/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*163 cases */, 53|128,85/*10933*/,  TARGET_VAL(ISD::ADD),// ->10938
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 84, /*->3937*/
/*3853*/      OPC_RecordChild0, // #0 = $acc
/*3854*/      OPC_Scope, 40, /*->3896*/ // 2 children in Scope
/*3856*/        OPC_MoveChild, 1,
/*3858*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3861*/        OPC_RecordChild0, // #1 = $a
/*3862*/        OPC_MoveChild, 0,
/*3864*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3866*/        OPC_MoveParent,
/*3867*/        OPC_RecordChild1, // #2 = $b
/*3868*/        OPC_MoveChild, 1,
/*3870*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3872*/        OPC_MoveParent,
/*3873*/        OPC_MoveParent,
/*3874*/        OPC_CheckType, MVT::i32,
/*3876*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3878*/        OPC_EmitInteger, MVT::i32, 14, 
/*3881*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3884*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3896*/      /*Scope*/ 39, /*->3936*/
/*3897*/        OPC_RecordChild1, // #1 = $imm
/*3898*/        OPC_MoveChild, 1,
/*3900*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3903*/        OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*3905*/        OPC_MoveParent,
/*3906*/        OPC_CheckType, MVT::i32,
/*3908*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3910*/        OPC_EmitConvertToTarget, 1,
/*3912*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3915*/        OPC_EmitInteger, MVT::i32, 14, 
/*3918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3921*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*3936*/      0, /*End of Scope*/
/*3937*/    /*Scope*/ 41, /*->3979*/
/*3938*/      OPC_MoveChild, 0,
/*3940*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3943*/      OPC_RecordChild0, // #0 = $a
/*3944*/      OPC_MoveChild, 0,
/*3946*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3948*/      OPC_MoveParent,
/*3949*/      OPC_RecordChild1, // #1 = $b
/*3950*/      OPC_MoveChild, 1,
/*3952*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3954*/      OPC_MoveParent,
/*3955*/      OPC_MoveParent,
/*3956*/      OPC_RecordChild1, // #2 = $acc
/*3957*/      OPC_CheckType, MVT::i32,
/*3959*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3961*/      OPC_EmitInteger, MVT::i32, 14, 
/*3964*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3967*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3979*/    /*Scope*/ 40|128,3/*424*/, /*->4405*/
/*3981*/      OPC_RecordChild0, // #0 = $Rn
/*3982*/      OPC_RecordChild1, // #1 = $imm
/*3983*/      OPC_MoveChild, 1,
/*3985*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3988*/      OPC_Scope, 30, /*->4020*/ // 11 children in Scope
/*3990*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*3992*/        OPC_MoveParent,
/*3993*/        OPC_CheckType, MVT::i32,
/*3995*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3997*/        OPC_EmitConvertToTarget, 1,
/*3999*/        OPC_EmitInteger, MVT::i32, 14, 
/*4002*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4008*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4020*/      /*Scope*/ 33, /*->4054*/
/*4021*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*4023*/        OPC_MoveParent,
/*4024*/        OPC_CheckType, MVT::i32,
/*4026*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4028*/        OPC_EmitConvertToTarget, 1,
/*4030*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4033*/        OPC_EmitInteger, MVT::i32, 14, 
/*4036*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4039*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*4054*/      /*Scope*/ 30, /*->4085*/
/*4055*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*4057*/        OPC_MoveParent,
/*4058*/        OPC_CheckType, MVT::i32,
/*4060*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4062*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4065*/        OPC_EmitConvertToTarget, 1,
/*4067*/        OPC_EmitInteger, MVT::i32, 14, 
/*4070*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4073*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*4085*/      /*Scope*/ 30, /*->4116*/
/*4086*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*4088*/        OPC_MoveParent,
/*4089*/        OPC_CheckType, MVT::i32,
/*4091*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4093*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4096*/        OPC_EmitConvertToTarget, 1,
/*4098*/        OPC_EmitInteger, MVT::i32, 14, 
/*4101*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4104*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*4116*/      /*Scope*/ 33, /*->4150*/
/*4117*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*4119*/        OPC_MoveParent,
/*4120*/        OPC_CheckType, MVT::i32,
/*4122*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4124*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4127*/        OPC_EmitConvertToTarget, 1,
/*4129*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4132*/        OPC_EmitInteger, MVT::i32, 14, 
/*4135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4138*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*4150*/      /*Scope*/ 33, /*->4184*/
/*4151*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*4153*/        OPC_MoveParent,
/*4154*/        OPC_CheckType, MVT::i32,
/*4156*/        OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4158*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4161*/        OPC_EmitConvertToTarget, 1,
/*4163*/        OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4166*/        OPC_EmitInteger, MVT::i32, 14, 
/*4169*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4172*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*4184*/      /*Scope*/ 30, /*->4215*/
/*4185*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*4187*/        OPC_MoveParent,
/*4188*/        OPC_CheckType, MVT::i32,
/*4190*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4192*/        OPC_EmitConvertToTarget, 1,
/*4194*/        OPC_EmitInteger, MVT::i32, 14, 
/*4197*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4200*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4203*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*4215*/      /*Scope*/ 26, /*->4242*/
/*4216*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*4218*/        OPC_MoveParent,
/*4219*/        OPC_CheckType, MVT::i32,
/*4221*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4223*/        OPC_EmitConvertToTarget, 1,
/*4225*/        OPC_EmitInteger, MVT::i32, 14, 
/*4228*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4231*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4242*/      /*Scope*/ 33, /*->4276*/
/*4243*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*4245*/        OPC_MoveParent,
/*4246*/        OPC_CheckType, MVT::i32,
/*4248*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4250*/        OPC_EmitConvertToTarget, 1,
/*4252*/        OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*4255*/        OPC_EmitInteger, MVT::i32, 14, 
/*4258*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4261*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4264*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4276*/      /*Scope*/ 29, /*->4306*/
/*4277*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*4279*/        OPC_MoveParent,
/*4280*/        OPC_CheckType, MVT::i32,
/*4282*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4284*/        OPC_EmitConvertToTarget, 1,
/*4286*/        OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4289*/        OPC_EmitInteger, MVT::i32, 14, 
/*4292*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4295*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4306*/      /*Scope*/ 97, /*->4404*/
/*4307*/        OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*4309*/        OPC_MoveParent,
/*4310*/        OPC_CheckType, MVT::i32,
/*4312*/        OPC_Scope, 44, /*->4358*/ // 2 children in Scope
/*4314*/          OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*4316*/          OPC_EmitConvertToTarget, 1,
/*4318*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4321*/          OPC_EmitInteger, MVT::i32, 14, 
/*4324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4327*/          OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4337*/          OPC_EmitInteger, MVT::i32, 14, 
/*4340*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4358*/        /*Scope*/ 44, /*->4403*/
/*4359*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4361*/          OPC_EmitConvertToTarget, 1,
/*4363*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4366*/          OPC_EmitInteger, MVT::i32, 14, 
/*4369*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4372*/          OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4382*/          OPC_EmitInteger, MVT::i32, 14, 
/*4385*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4391*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4403*/        0, /*End of Scope*/
/*4404*/      0, /*End of Scope*/
/*4405*/    /*Scope*/ 94, /*->4500*/
/*4406*/      OPC_MoveChild, 0,
/*4408*/      OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->4470
/*4412*/        OPC_RecordChild0, // #0 = $Rn
/*4413*/        OPC_RecordChild1, // #1 = $Rm
/*4414*/        OPC_MoveParent,
/*4415*/        OPC_RecordChild1, // #2 = $Ra
/*4416*/        OPC_CheckType, MVT::i32,
/*4418*/        OPC_Scope, 24, /*->4444*/ // 2 children in Scope
/*4420*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4422*/          OPC_EmitInteger, MVT::i32, 14, 
/*4425*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4428*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4431*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4444*/        /*Scope*/ 24, /*->4469*/
/*4445*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4447*/          OPC_EmitInteger, MVT::i32, 14, 
/*4450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4453*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4456*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4469*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4499
/*4473*/        OPC_RecordChild0, // #0 = $Rn
/*4474*/        OPC_RecordChild1, // #1 = $Rm
/*4475*/        OPC_MoveParent,
/*4476*/        OPC_RecordChild1, // #2 = $Ra
/*4477*/        OPC_CheckType, MVT::i32,
/*4479*/        OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4481*/        OPC_EmitInteger, MVT::i32, 14, 
/*4484*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4487*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4500*/    /*Scope*/ 67, /*->4568*/
/*4501*/      OPC_RecordChild0, // #0 = $Rn
/*4502*/      OPC_MoveChild, 1,
/*4504*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4507*/      OPC_RecordChild0, // #1 = $Rm
/*4508*/      OPC_MoveChild, 1,
/*4510*/      OPC_Scope, 27, /*->4539*/ // 2 children in Scope
/*4512*/        OPC_CheckValueType, MVT::i8,
/*4514*/        OPC_MoveParent,
/*4515*/        OPC_MoveParent,
/*4516*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4518*/        OPC_EmitInteger, MVT::i32, 0, 
/*4521*/        OPC_EmitInteger, MVT::i32, 14, 
/*4524*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4527*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4539*/      /*Scope*/ 27, /*->4567*/
/*4540*/        OPC_CheckValueType, MVT::i16,
/*4542*/        OPC_MoveParent,
/*4543*/        OPC_MoveParent,
/*4544*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4546*/        OPC_EmitInteger, MVT::i32, 0, 
/*4549*/        OPC_EmitInteger, MVT::i32, 14, 
/*4552*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4555*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4567*/      0, /*End of Scope*/
/*4568*/    /*Scope*/ 62, /*->4631*/
/*4569*/      OPC_MoveChild, 0,
/*4571*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->4601
/*4575*/        OPC_RecordChild0, // #0 = $Rn
/*4576*/        OPC_RecordChild1, // #1 = $Rm
/*4577*/        OPC_MoveParent,
/*4578*/        OPC_RecordChild1, // #2 = $Ra
/*4579*/        OPC_CheckType, MVT::i32,
/*4581*/        OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4583*/        OPC_EmitInteger, MVT::i32, 14, 
/*4586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->4630
/*4604*/        OPC_RecordChild0, // #0 = $Rm
/*4605*/        OPC_RecordChild1, // #1 = $Rn
/*4606*/        OPC_MoveParent,
/*4607*/        OPC_RecordChild1, // #2 = $Ra
/*4608*/        OPC_CheckType, MVT::i32,
/*4610*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4612*/        OPC_EmitInteger, MVT::i32, 14, 
/*4615*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4618*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*4631*/    /*Scope*/ 74|128,1/*202*/, /*->4835*/
/*4633*/      OPC_RecordChild0, // #0 = $Rn
/*4634*/      OPC_MoveChild, 1,
/*4636*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4701
/*4640*/        OPC_RecordChild0, // #1 = $Rm
/*4641*/        OPC_MoveChild, 1,
/*4643*/        OPC_Scope, 27, /*->4672*/ // 2 children in Scope
/*4645*/          OPC_CheckValueType, MVT::i8,
/*4647*/          OPC_MoveParent,
/*4648*/          OPC_MoveParent,
/*4649*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4651*/          OPC_EmitInteger, MVT::i32, 0, 
/*4654*/          OPC_EmitInteger, MVT::i32, 14, 
/*4657*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4660*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4672*/        /*Scope*/ 27, /*->4700*/
/*4673*/          OPC_CheckValueType, MVT::i16,
/*4675*/          OPC_MoveParent,
/*4676*/          OPC_MoveParent,
/*4677*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4679*/          OPC_EmitInteger, MVT::i32, 0, 
/*4682*/          OPC_EmitInteger, MVT::i32, 14, 
/*4685*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4688*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4700*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->4782
/*4704*/        OPC_RecordChild0, // #1 = $Rn
/*4705*/        OPC_RecordChild1, // #2 = $Rm
/*4706*/        OPC_MoveParent,
/*4707*/        OPC_CheckType, MVT::i32,
/*4709*/        OPC_Scope, 24, /*->4735*/ // 3 children in Scope
/*4711*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4713*/          OPC_EmitInteger, MVT::i32, 14, 
/*4716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4719*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4722*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4735*/        /*Scope*/ 24, /*->4760*/
/*4736*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4738*/          OPC_EmitInteger, MVT::i32, 14, 
/*4741*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4747*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4760*/        /*Scope*/ 20, /*->4781*/
/*4761*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4763*/          OPC_EmitInteger, MVT::i32, 14, 
/*4766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4781*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->4834
/*4785*/        OPC_RecordChild0, // #1 = $Rn
/*4786*/        OPC_RecordChild1, // #2 = $Rm
/*4787*/        OPC_MoveParent,
/*4788*/        OPC_CheckType, MVT::i32,
/*4790*/        OPC_Scope, 20, /*->4812*/ // 2 children in Scope
/*4792*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4794*/          OPC_EmitInteger, MVT::i32, 14, 
/*4797*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4800*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4812*/        /*Scope*/ 20, /*->4833*/
/*4813*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4815*/          OPC_EmitInteger, MVT::i32, 14, 
/*4818*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4821*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4833*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4835*/    /*Scope*/ 122, /*->4958*/
/*4836*/      OPC_MoveChild, 0,
/*4838*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4841*/      OPC_RecordChild0, // #0 = $Rm
/*4842*/      OPC_MoveChild, 1,
/*4844*/      OPC_Scope, 55, /*->4901*/ // 2 children in Scope
/*4846*/        OPC_CheckValueType, MVT::i8,
/*4848*/        OPC_MoveParent,
/*4849*/        OPC_MoveParent,
/*4850*/        OPC_RecordChild1, // #1 = $Rn
/*4851*/        OPC_Scope, 23, /*->4876*/ // 2 children in Scope
/*4853*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4855*/          OPC_EmitInteger, MVT::i32, 0, 
/*4858*/          OPC_EmitInteger, MVT::i32, 14, 
/*4861*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4864*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4876*/        /*Scope*/ 23, /*->4900*/
/*4877*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4879*/          OPC_EmitInteger, MVT::i32, 0, 
/*4882*/          OPC_EmitInteger, MVT::i32, 14, 
/*4885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4888*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4900*/        0, /*End of Scope*/
/*4901*/      /*Scope*/ 55, /*->4957*/
/*4902*/        OPC_CheckValueType, MVT::i16,
/*4904*/        OPC_MoveParent,
/*4905*/        OPC_MoveParent,
/*4906*/        OPC_RecordChild1, // #1 = $Rn
/*4907*/        OPC_Scope, 23, /*->4932*/ // 2 children in Scope
/*4909*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4911*/          OPC_EmitInteger, MVT::i32, 0, 
/*4914*/          OPC_EmitInteger, MVT::i32, 14, 
/*4917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4920*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4932*/        /*Scope*/ 23, /*->4956*/
/*4933*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4935*/          OPC_EmitInteger, MVT::i32, 0, 
/*4938*/          OPC_EmitInteger, MVT::i32, 14, 
/*4941*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4944*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4956*/        0, /*End of Scope*/
/*4957*/      0, /*End of Scope*/
/*4958*/    /*Scope*/ 57|128,2/*313*/, /*->5273*/
/*4960*/      OPC_RecordChild0, // #0 = $Rn
/*4961*/      OPC_Scope, 93, /*->5056*/ // 2 children in Scope
/*4963*/        OPC_RecordChild1, // #1 = $Rm
/*4964*/        OPC_CheckType, MVT::i32,
/*4966*/        OPC_Scope, 23, /*->4991*/ // 3 children in Scope
/*4968*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4970*/          OPC_EmitInteger, MVT::i32, 14, 
/*4973*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4976*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4979*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*4991*/        /*Scope*/ 23, /*->5015*/
/*4992*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4994*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4997*/          OPC_EmitInteger, MVT::i32, 14, 
/*5000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*5015*/        /*Scope*/ 39, /*->5055*/
/*5016*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*5018*/          OPC_EmitInteger, MVT::i32, 14, 
/*5021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5024*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5027*/          OPC_Scope, 12, /*->5041*/ // 2 children in Scope
/*5029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5041*/          /*Scope*/ 12, /*->5054*/
/*5042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5054*/          0, /*End of Scope*/
/*5055*/        0, /*End of Scope*/
/*5056*/      /*Scope*/ 86|128,1/*214*/, /*->5272*/
/*5058*/        OPC_MoveChild, 1,
/*5060*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5063*/        OPC_MoveChild, 0,
/*5065*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5068*/        OPC_MoveChild, 0,
/*5070*/        OPC_Scope, 99, /*->5171*/ // 2 children in Scope
/*5072*/          OPC_CheckInteger, 13, 
/*5074*/          OPC_MoveParent,
/*5075*/          OPC_RecordChild1, // #1 = $Vn
/*5076*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5108
/*5079*/            OPC_CheckChild1Type, MVT::v8i8,
/*5081*/            OPC_RecordChild2, // #2 = $Vm
/*5082*/            OPC_CheckChild2Type, MVT::v8i8,
/*5084*/            OPC_MoveParent,
/*5085*/            OPC_MoveParent,
/*5086*/            OPC_CheckType, MVT::v8i16,
/*5088*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5090*/            OPC_EmitInteger, MVT::i32, 14, 
/*5093*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5096*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5139
/*5110*/            OPC_CheckChild1Type, MVT::v4i16,
/*5112*/            OPC_RecordChild2, // #2 = $Vm
/*5113*/            OPC_CheckChild2Type, MVT::v4i16,
/*5115*/            OPC_MoveParent,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_CheckType, MVT::v4i32,
/*5119*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5121*/            OPC_EmitInteger, MVT::i32, 14, 
/*5124*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5127*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5170
/*5141*/            OPC_CheckChild1Type, MVT::v2i32,
/*5143*/            OPC_RecordChild2, // #2 = $Vm
/*5144*/            OPC_CheckChild2Type, MVT::v2i32,
/*5146*/            OPC_MoveParent,
/*5147*/            OPC_MoveParent,
/*5148*/            OPC_CheckType, MVT::v2i64,
/*5150*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5152*/            OPC_EmitInteger, MVT::i32, 14, 
/*5155*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5158*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5171*/        /*Scope*/ 99, /*->5271*/
/*5172*/          OPC_CheckInteger, 14, 
/*5174*/          OPC_MoveParent,
/*5175*/          OPC_RecordChild1, // #1 = $Vn
/*5176*/          OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->5208
/*5179*/            OPC_CheckChild1Type, MVT::v8i8,
/*5181*/            OPC_RecordChild2, // #2 = $Vm
/*5182*/            OPC_CheckChild2Type, MVT::v8i8,
/*5184*/            OPC_MoveParent,
/*5185*/            OPC_MoveParent,
/*5186*/            OPC_CheckType, MVT::v8i16,
/*5188*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5190*/            OPC_EmitInteger, MVT::i32, 14, 
/*5193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5196*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 29,  MVT::v4i16,// ->5239
/*5210*/            OPC_CheckChild1Type, MVT::v4i16,
/*5212*/            OPC_RecordChild2, // #2 = $Vm
/*5213*/            OPC_CheckChild2Type, MVT::v4i16,
/*5215*/            OPC_MoveParent,
/*5216*/            OPC_MoveParent,
/*5217*/            OPC_CheckType, MVT::v4i32,
/*5219*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5221*/            OPC_EmitInteger, MVT::i32, 14, 
/*5224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 29,  MVT::v2i32,// ->5270
/*5241*/            OPC_CheckChild1Type, MVT::v2i32,
/*5243*/            OPC_RecordChild2, // #2 = $Vm
/*5244*/            OPC_CheckChild2Type, MVT::v2i32,
/*5246*/            OPC_MoveParent,
/*5247*/            OPC_MoveParent,
/*5248*/            OPC_CheckType, MVT::v2i64,
/*5250*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5252*/            OPC_EmitInteger, MVT::i32, 14, 
/*5255*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5258*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  0, // EndSwitchType
/*5271*/        0, /*End of Scope*/
/*5272*/      0, /*End of Scope*/
/*5273*/    /*Scope*/ 92|128,1/*220*/, /*->5495*/
/*5275*/      OPC_MoveChild, 0,
/*5277*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5280*/      OPC_MoveChild, 0,
/*5282*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5285*/      OPC_MoveChild, 0,
/*5287*/      OPC_Scope, 102, /*->5391*/ // 2 children in Scope
/*5289*/        OPC_CheckInteger, 13, 
/*5291*/        OPC_MoveParent,
/*5292*/        OPC_RecordChild1, // #0 = $Vn
/*5293*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5326
/*5296*/          OPC_CheckChild1Type, MVT::v8i8,
/*5298*/          OPC_RecordChild2, // #1 = $Vm
/*5299*/          OPC_CheckChild2Type, MVT::v8i8,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_MoveParent,
/*5303*/          OPC_RecordChild1, // #2 = $src1
/*5304*/          OPC_CheckType, MVT::v8i16,
/*5306*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5358
/*5328*/          OPC_CheckChild1Type, MVT::v4i16,
/*5330*/          OPC_RecordChild2, // #1 = $Vm
/*5331*/          OPC_CheckChild2Type, MVT::v4i16,
/*5333*/          OPC_MoveParent,
/*5334*/          OPC_MoveParent,
/*5335*/          OPC_RecordChild1, // #2 = $src1
/*5336*/          OPC_CheckType, MVT::v4i32,
/*5338*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5340*/          OPC_EmitInteger, MVT::i32, 14, 
/*5343*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5346*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5390
/*5360*/          OPC_CheckChild1Type, MVT::v2i32,
/*5362*/          OPC_RecordChild2, // #1 = $Vm
/*5363*/          OPC_CheckChild2Type, MVT::v2i32,
/*5365*/          OPC_MoveParent,
/*5366*/          OPC_MoveParent,
/*5367*/          OPC_RecordChild1, // #2 = $src1
/*5368*/          OPC_CheckType, MVT::v2i64,
/*5370*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5372*/          OPC_EmitInteger, MVT::i32, 14, 
/*5375*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5378*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5391*/      /*Scope*/ 102, /*->5494*/
/*5392*/        OPC_CheckInteger, 14, 
/*5394*/        OPC_MoveParent,
/*5395*/        OPC_RecordChild1, // #0 = $Vn
/*5396*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->5429
/*5399*/          OPC_CheckChild1Type, MVT::v8i8,
/*5401*/          OPC_RecordChild2, // #1 = $Vm
/*5402*/          OPC_CheckChild2Type, MVT::v8i8,
/*5404*/          OPC_MoveParent,
/*5405*/          OPC_MoveParent,
/*5406*/          OPC_RecordChild1, // #2 = $src1
/*5407*/          OPC_CheckType, MVT::v8i16,
/*5409*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5411*/          OPC_EmitInteger, MVT::i32, 14, 
/*5414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->5461
/*5431*/          OPC_CheckChild1Type, MVT::v4i16,
/*5433*/          OPC_RecordChild2, // #1 = $Vm
/*5434*/          OPC_CheckChild2Type, MVT::v4i16,
/*5436*/          OPC_MoveParent,
/*5437*/          OPC_MoveParent,
/*5438*/          OPC_RecordChild1, // #2 = $src1
/*5439*/          OPC_CheckType, MVT::v4i32,
/*5441*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5443*/          OPC_EmitInteger, MVT::i32, 14, 
/*5446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->5493
/*5463*/          OPC_CheckChild1Type, MVT::v2i32,
/*5465*/          OPC_RecordChild2, // #1 = $Vm
/*5466*/          OPC_CheckChild2Type, MVT::v2i32,
/*5468*/          OPC_MoveParent,
/*5469*/          OPC_MoveParent,
/*5470*/          OPC_RecordChild1, // #2 = $src1
/*5471*/          OPC_CheckType, MVT::v2i64,
/*5473*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5475*/          OPC_EmitInteger, MVT::i32, 14, 
/*5478*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5481*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*5494*/      0, /*End of Scope*/
/*5495*/    /*Scope*/ 2|128,3/*386*/, /*->5883*/
/*5497*/      OPC_RecordChild0, // #0 = $src1
/*5498*/      OPC_MoveChild, 1,
/*5500*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->5690
/*5505*/        OPC_Scope, 9|128,1/*137*/, /*->5645*/ // 2 children in Scope
/*5508*/          OPC_RecordChild0, // #1 = $Vn
/*5509*/          OPC_MoveChild, 1,
/*5511*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5514*/          OPC_RecordChild0, // #2 = $Vm
/*5515*/          OPC_Scope, 63, /*->5580*/ // 2 children in Scope
/*5517*/            OPC_CheckChild0Type, MVT::v4i16,
/*5519*/            OPC_RecordChild1, // #3 = $lane
/*5520*/            OPC_MoveChild, 1,
/*5522*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5525*/            OPC_MoveParent,
/*5526*/            OPC_MoveParent,
/*5527*/            OPC_MoveParent,
/*5528*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->5554
/*5531*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5533*/              OPC_EmitConvertToTarget, 3,
/*5535*/              OPC_EmitInteger, MVT::i32, 14, 
/*5538*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5541*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->5579
/*5556*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5558*/              OPC_EmitConvertToTarget, 3,
/*5560*/              OPC_EmitInteger, MVT::i32, 14, 
/*5563*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5566*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5580*/          /*Scope*/ 63, /*->5644*/
/*5581*/            OPC_CheckChild0Type, MVT::v2i32,
/*5583*/            OPC_RecordChild1, // #3 = $lane
/*5584*/            OPC_MoveChild, 1,
/*5586*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5589*/            OPC_MoveParent,
/*5590*/            OPC_MoveParent,
/*5591*/            OPC_MoveParent,
/*5592*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->5618
/*5595*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5597*/              OPC_EmitConvertToTarget, 3,
/*5599*/              OPC_EmitInteger, MVT::i32, 14, 
/*5602*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5605*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->5643
/*5620*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5622*/              OPC_EmitConvertToTarget, 3,
/*5624*/              OPC_EmitInteger, MVT::i32, 14, 
/*5627*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5630*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*5644*/          0, /*End of Scope*/
/*5645*/        /*Scope*/ 43, /*->5689*/
/*5646*/          OPC_MoveChild, 0,
/*5648*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5651*/          OPC_RecordChild0, // #1 = $Vm
/*5652*/          OPC_CheckChild0Type, MVT::v4i16,
/*5654*/          OPC_RecordChild1, // #2 = $lane
/*5655*/          OPC_MoveChild, 1,
/*5657*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5660*/          OPC_MoveParent,
/*5661*/          OPC_MoveParent,
/*5662*/          OPC_RecordChild1, // #3 = $Vn
/*5663*/          OPC_MoveParent,
/*5664*/          OPC_CheckType, MVT::v4i16,
/*5666*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5668*/          OPC_EmitConvertToTarget, 2,
/*5670*/          OPC_EmitInteger, MVT::i32, 14, 
/*5673*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5676*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5689*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->5786
/*5693*/        OPC_RecordChild0, // #1 = $Vn
/*5694*/        OPC_Scope, 44, /*->5740*/ // 2 children in Scope
/*5696*/          OPC_CheckChild0Type, MVT::v4i16,
/*5698*/          OPC_MoveChild, 1,
/*5700*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5703*/          OPC_RecordChild0, // #2 = $Vm
/*5704*/          OPC_CheckChild0Type, MVT::v4i16,
/*5706*/          OPC_RecordChild1, // #3 = $lane
/*5707*/          OPC_MoveChild, 1,
/*5709*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5712*/          OPC_MoveParent,
/*5713*/          OPC_MoveParent,
/*5714*/          OPC_MoveParent,
/*5715*/          OPC_CheckType, MVT::v4i32,
/*5717*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5719*/          OPC_EmitConvertToTarget, 3,
/*5721*/          OPC_EmitInteger, MVT::i32, 14, 
/*5724*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5727*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5740*/        /*Scope*/ 44, /*->5785*/
/*5741*/          OPC_CheckChild0Type, MVT::v2i32,
/*5743*/          OPC_MoveChild, 1,
/*5745*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5748*/          OPC_RecordChild0, // #2 = $Vm
/*5749*/          OPC_CheckChild0Type, MVT::v2i32,
/*5751*/          OPC_RecordChild1, // #3 = $lane
/*5752*/          OPC_MoveChild, 1,
/*5754*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5757*/          OPC_MoveParent,
/*5758*/          OPC_MoveParent,
/*5759*/          OPC_MoveParent,
/*5760*/          OPC_CheckType, MVT::v2i64,
/*5762*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5764*/          OPC_EmitConvertToTarget, 3,
/*5766*/          OPC_EmitInteger, MVT::i32, 14, 
/*5769*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5772*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5785*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->5882
/*5789*/        OPC_RecordChild0, // #1 = $Vn
/*5790*/        OPC_Scope, 44, /*->5836*/ // 2 children in Scope
/*5792*/          OPC_CheckChild0Type, MVT::v4i16,
/*5794*/          OPC_MoveChild, 1,
/*5796*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5799*/          OPC_RecordChild0, // #2 = $Vm
/*5800*/          OPC_CheckChild0Type, MVT::v4i16,
/*5802*/          OPC_RecordChild1, // #3 = $lane
/*5803*/          OPC_MoveChild, 1,
/*5805*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5808*/          OPC_MoveParent,
/*5809*/          OPC_MoveParent,
/*5810*/          OPC_MoveParent,
/*5811*/          OPC_CheckType, MVT::v4i32,
/*5813*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5815*/          OPC_EmitConvertToTarget, 3,
/*5817*/          OPC_EmitInteger, MVT::i32, 14, 
/*5820*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5823*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5836*/        /*Scope*/ 44, /*->5881*/
/*5837*/          OPC_CheckChild0Type, MVT::v2i32,
/*5839*/          OPC_MoveChild, 1,
/*5841*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5844*/          OPC_RecordChild0, // #2 = $Vm
/*5845*/          OPC_CheckChild0Type, MVT::v2i32,
/*5847*/          OPC_RecordChild1, // #3 = $lane
/*5848*/          OPC_MoveChild, 1,
/*5850*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5853*/          OPC_MoveParent,
/*5854*/          OPC_MoveParent,
/*5855*/          OPC_MoveParent,
/*5856*/          OPC_CheckType, MVT::v2i64,
/*5858*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5860*/          OPC_EmitConvertToTarget, 3,
/*5862*/          OPC_EmitInteger, MVT::i32, 14, 
/*5865*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5868*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5881*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5883*/    /*Scope*/ 97, /*->5981*/
/*5884*/      OPC_MoveChild, 0,
/*5886*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5889*/      OPC_Scope, 44, /*->5935*/ // 2 children in Scope
/*5891*/        OPC_RecordChild0, // #0 = $Vn
/*5892*/        OPC_MoveChild, 1,
/*5894*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5897*/        OPC_RecordChild0, // #1 = $Vm
/*5898*/        OPC_CheckChild0Type, MVT::v4i16,
/*5900*/        OPC_RecordChild1, // #2 = $lane
/*5901*/        OPC_MoveChild, 1,
/*5903*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5906*/        OPC_MoveParent,
/*5907*/        OPC_MoveParent,
/*5908*/        OPC_MoveParent,
/*5909*/        OPC_RecordChild1, // #3 = $src1
/*5910*/        OPC_CheckType, MVT::v4i16,
/*5912*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5914*/        OPC_EmitConvertToTarget, 2,
/*5916*/        OPC_EmitInteger, MVT::i32, 14, 
/*5919*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5922*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5935*/      /*Scope*/ 44, /*->5980*/
/*5936*/        OPC_MoveChild, 0,
/*5938*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5941*/        OPC_RecordChild0, // #0 = $Vm
/*5942*/        OPC_CheckChild0Type, MVT::v4i16,
/*5944*/        OPC_RecordChild1, // #1 = $lane
/*5945*/        OPC_MoveChild, 1,
/*5947*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5950*/        OPC_MoveParent,
/*5951*/        OPC_MoveParent,
/*5952*/        OPC_RecordChild1, // #2 = $Vn
/*5953*/        OPC_MoveParent,
/*5954*/        OPC_RecordChild1, // #3 = $src1
/*5955*/        OPC_CheckType, MVT::v4i16,
/*5957*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5959*/        OPC_EmitConvertToTarget, 1,
/*5961*/        OPC_EmitInteger, MVT::i32, 14, 
/*5964*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5967*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5980*/      0, /*End of Scope*/
/*5981*/    /*Scope*/ 49, /*->6031*/
/*5982*/      OPC_RecordChild0, // #0 = $src1
/*5983*/      OPC_MoveChild, 1,
/*5985*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5988*/      OPC_MoveChild, 0,
/*5990*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5993*/      OPC_RecordChild0, // #1 = $Vm
/*5994*/      OPC_CheckChild0Type, MVT::v2i32,
/*5996*/      OPC_RecordChild1, // #2 = $lane
/*5997*/      OPC_MoveChild, 1,
/*5999*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6002*/      OPC_MoveParent,
/*6003*/      OPC_MoveParent,
/*6004*/      OPC_RecordChild1, // #3 = $Vn
/*6005*/      OPC_MoveParent,
/*6006*/      OPC_CheckType, MVT::v2i32,
/*6008*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6010*/      OPC_EmitConvertToTarget, 2,
/*6012*/      OPC_EmitInteger, MVT::i32, 14, 
/*6015*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6018*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6031*/    /*Scope*/ 97, /*->6129*/
/*6032*/      OPC_MoveChild, 0,
/*6034*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6037*/      OPC_Scope, 44, /*->6083*/ // 2 children in Scope
/*6039*/        OPC_RecordChild0, // #0 = $Vn
/*6040*/        OPC_MoveChild, 1,
/*6042*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6045*/        OPC_RecordChild0, // #1 = $Vm
/*6046*/        OPC_CheckChild0Type, MVT::v2i32,
/*6048*/        OPC_RecordChild1, // #2 = $lane
/*6049*/        OPC_MoveChild, 1,
/*6051*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6054*/        OPC_MoveParent,
/*6055*/        OPC_MoveParent,
/*6056*/        OPC_MoveParent,
/*6057*/        OPC_RecordChild1, // #3 = $src1
/*6058*/        OPC_CheckType, MVT::v2i32,
/*6060*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6062*/        OPC_EmitConvertToTarget, 2,
/*6064*/        OPC_EmitInteger, MVT::i32, 14, 
/*6067*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6070*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6083*/      /*Scope*/ 44, /*->6128*/
/*6084*/        OPC_MoveChild, 0,
/*6086*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6089*/        OPC_RecordChild0, // #0 = $Vm
/*6090*/        OPC_CheckChild0Type, MVT::v2i32,
/*6092*/        OPC_RecordChild1, // #1 = $lane
/*6093*/        OPC_MoveChild, 1,
/*6095*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6098*/        OPC_MoveParent,
/*6099*/        OPC_MoveParent,
/*6100*/        OPC_RecordChild1, // #2 = $Vn
/*6101*/        OPC_MoveParent,
/*6102*/        OPC_RecordChild1, // #3 = $src1
/*6103*/        OPC_CheckType, MVT::v2i32,
/*6105*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6107*/        OPC_EmitConvertToTarget, 1,
/*6109*/        OPC_EmitInteger, MVT::i32, 14, 
/*6112*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6115*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6128*/      0, /*End of Scope*/
/*6129*/    /*Scope*/ 49, /*->6179*/
/*6130*/      OPC_RecordChild0, // #0 = $src1
/*6131*/      OPC_MoveChild, 1,
/*6133*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6136*/      OPC_MoveChild, 0,
/*6138*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6141*/      OPC_RecordChild0, // #1 = $Vm
/*6142*/      OPC_CheckChild0Type, MVT::v4i16,
/*6144*/      OPC_RecordChild1, // #2 = $lane
/*6145*/      OPC_MoveChild, 1,
/*6147*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6150*/      OPC_MoveParent,
/*6151*/      OPC_MoveParent,
/*6152*/      OPC_RecordChild1, // #3 = $Vn
/*6153*/      OPC_MoveParent,
/*6154*/      OPC_CheckType, MVT::v8i16,
/*6156*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6158*/      OPC_EmitConvertToTarget, 2,
/*6160*/      OPC_EmitInteger, MVT::i32, 14, 
/*6163*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6166*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6179*/    /*Scope*/ 97, /*->6277*/
/*6180*/      OPC_MoveChild, 0,
/*6182*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6185*/      OPC_Scope, 44, /*->6231*/ // 2 children in Scope
/*6187*/        OPC_RecordChild0, // #0 = $Vn
/*6188*/        OPC_MoveChild, 1,
/*6190*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6193*/        OPC_RecordChild0, // #1 = $Vm
/*6194*/        OPC_CheckChild0Type, MVT::v4i16,
/*6196*/        OPC_RecordChild1, // #2 = $lane
/*6197*/        OPC_MoveChild, 1,
/*6199*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6202*/        OPC_MoveParent,
/*6203*/        OPC_MoveParent,
/*6204*/        OPC_MoveParent,
/*6205*/        OPC_RecordChild1, // #3 = $src1
/*6206*/        OPC_CheckType, MVT::v8i16,
/*6208*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6210*/        OPC_EmitConvertToTarget, 2,
/*6212*/        OPC_EmitInteger, MVT::i32, 14, 
/*6215*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6218*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6231*/      /*Scope*/ 44, /*->6276*/
/*6232*/        OPC_MoveChild, 0,
/*6234*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6237*/        OPC_RecordChild0, // #0 = $Vm
/*6238*/        OPC_CheckChild0Type, MVT::v4i16,
/*6240*/        OPC_RecordChild1, // #1 = $lane
/*6241*/        OPC_MoveChild, 1,
/*6243*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6246*/        OPC_MoveParent,
/*6247*/        OPC_MoveParent,
/*6248*/        OPC_RecordChild1, // #2 = $Vn
/*6249*/        OPC_MoveParent,
/*6250*/        OPC_RecordChild1, // #3 = $src1
/*6251*/        OPC_CheckType, MVT::v8i16,
/*6253*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6255*/        OPC_EmitConvertToTarget, 1,
/*6257*/        OPC_EmitInteger, MVT::i32, 14, 
/*6260*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6263*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6276*/      0, /*End of Scope*/
/*6277*/    /*Scope*/ 49, /*->6327*/
/*6278*/      OPC_RecordChild0, // #0 = $src1
/*6279*/      OPC_MoveChild, 1,
/*6281*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6284*/      OPC_MoveChild, 0,
/*6286*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6289*/      OPC_RecordChild0, // #1 = $Vm
/*6290*/      OPC_CheckChild0Type, MVT::v2i32,
/*6292*/      OPC_RecordChild1, // #2 = $lane
/*6293*/      OPC_MoveChild, 1,
/*6295*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6298*/      OPC_MoveParent,
/*6299*/      OPC_MoveParent,
/*6300*/      OPC_RecordChild1, // #3 = $Vn
/*6301*/      OPC_MoveParent,
/*6302*/      OPC_CheckType, MVT::v4i32,
/*6304*/      OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6306*/      OPC_EmitConvertToTarget, 2,
/*6308*/      OPC_EmitInteger, MVT::i32, 14, 
/*6311*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6314*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6327*/    /*Scope*/ 39|128,2/*295*/, /*->6624*/
/*6329*/      OPC_MoveChild, 0,
/*6331*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->6427
/*6335*/        OPC_Scope, 44, /*->6381*/ // 2 children in Scope
/*6337*/          OPC_RecordChild0, // #0 = $Vn
/*6338*/          OPC_MoveChild, 1,
/*6340*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6343*/          OPC_RecordChild0, // #1 = $Vm
/*6344*/          OPC_CheckChild0Type, MVT::v2i32,
/*6346*/          OPC_RecordChild1, // #2 = $lane
/*6347*/          OPC_MoveChild, 1,
/*6349*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6352*/          OPC_MoveParent,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_MoveParent,
/*6355*/          OPC_RecordChild1, // #3 = $src1
/*6356*/          OPC_CheckType, MVT::v4i32,
/*6358*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6360*/          OPC_EmitConvertToTarget, 2,
/*6362*/          OPC_EmitInteger, MVT::i32, 14, 
/*6365*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6368*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6381*/        /*Scope*/ 44, /*->6426*/
/*6382*/          OPC_MoveChild, 0,
/*6384*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6387*/          OPC_RecordChild0, // #0 = $Vm
/*6388*/          OPC_CheckChild0Type, MVT::v2i32,
/*6390*/          OPC_RecordChild1, // #1 = $lane
/*6391*/          OPC_MoveChild, 1,
/*6393*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6396*/          OPC_MoveParent,
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_RecordChild1, // #2 = $Vn
/*6399*/          OPC_MoveParent,
/*6400*/          OPC_RecordChild1, // #3 = $src1
/*6401*/          OPC_CheckType, MVT::v4i32,
/*6403*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6405*/          OPC_EmitConvertToTarget, 1,
/*6407*/          OPC_EmitInteger, MVT::i32, 14, 
/*6410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6426*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->6525
/*6430*/        OPC_RecordChild0, // #0 = $Vn
/*6431*/        OPC_Scope, 45, /*->6478*/ // 2 children in Scope
/*6433*/          OPC_CheckChild0Type, MVT::v4i16,
/*6435*/          OPC_MoveChild, 1,
/*6437*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6440*/          OPC_RecordChild0, // #1 = $Vm
/*6441*/          OPC_CheckChild0Type, MVT::v4i16,
/*6443*/          OPC_RecordChild1, // #2 = $lane
/*6444*/          OPC_MoveChild, 1,
/*6446*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6449*/          OPC_MoveParent,
/*6450*/          OPC_MoveParent,
/*6451*/          OPC_MoveParent,
/*6452*/          OPC_RecordChild1, // #3 = $src1
/*6453*/          OPC_CheckType, MVT::v4i32,
/*6455*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6457*/          OPC_EmitConvertToTarget, 2,
/*6459*/          OPC_EmitInteger, MVT::i32, 14, 
/*6462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6478*/        /*Scope*/ 45, /*->6524*/
/*6479*/          OPC_CheckChild0Type, MVT::v2i32,
/*6481*/          OPC_MoveChild, 1,
/*6483*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6486*/          OPC_RecordChild0, // #1 = $Vm
/*6487*/          OPC_CheckChild0Type, MVT::v2i32,
/*6489*/          OPC_RecordChild1, // #2 = $lane
/*6490*/          OPC_MoveChild, 1,
/*6492*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6495*/          OPC_MoveParent,
/*6496*/          OPC_MoveParent,
/*6497*/          OPC_MoveParent,
/*6498*/          OPC_RecordChild1, // #3 = $src1
/*6499*/          OPC_CheckType, MVT::v2i64,
/*6501*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6503*/          OPC_EmitConvertToTarget, 2,
/*6505*/          OPC_EmitInteger, MVT::i32, 14, 
/*6508*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6511*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6524*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->6623
/*6528*/        OPC_RecordChild0, // #0 = $Vn
/*6529*/        OPC_Scope, 45, /*->6576*/ // 2 children in Scope
/*6531*/          OPC_CheckChild0Type, MVT::v4i16,
/*6533*/          OPC_MoveChild, 1,
/*6535*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6538*/          OPC_RecordChild0, // #1 = $Vm
/*6539*/          OPC_CheckChild0Type, MVT::v4i16,
/*6541*/          OPC_RecordChild1, // #2 = $lane
/*6542*/          OPC_MoveChild, 1,
/*6544*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6547*/          OPC_MoveParent,
/*6548*/          OPC_MoveParent,
/*6549*/          OPC_MoveParent,
/*6550*/          OPC_RecordChild1, // #3 = $src1
/*6551*/          OPC_CheckType, MVT::v4i32,
/*6553*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6555*/          OPC_EmitConvertToTarget, 2,
/*6557*/          OPC_EmitInteger, MVT::i32, 14, 
/*6560*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6563*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6576*/        /*Scope*/ 45, /*->6622*/
/*6577*/          OPC_CheckChild0Type, MVT::v2i32,
/*6579*/          OPC_MoveChild, 1,
/*6581*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6584*/          OPC_RecordChild0, // #1 = $Vm
/*6585*/          OPC_CheckChild0Type, MVT::v2i32,
/*6587*/          OPC_RecordChild1, // #2 = $lane
/*6588*/          OPC_MoveChild, 1,
/*6590*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6593*/          OPC_MoveParent,
/*6594*/          OPC_MoveParent,
/*6595*/          OPC_MoveParent,
/*6596*/          OPC_RecordChild1, // #3 = $src1
/*6597*/          OPC_CheckType, MVT::v2i64,
/*6599*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6601*/          OPC_EmitConvertToTarget, 2,
/*6603*/          OPC_EmitInteger, MVT::i32, 14, 
/*6606*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6609*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6622*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*6624*/    /*Scope*/ 53|128,1/*181*/, /*->6807*/
/*6626*/      OPC_RecordChild0, // #0 = $src1
/*6627*/      OPC_MoveChild, 1,
/*6629*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6632*/      OPC_Scope, 113, /*->6747*/ // 2 children in Scope
/*6634*/        OPC_RecordChild0, // #1 = $src2
/*6635*/        OPC_MoveChild, 1,
/*6637*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6640*/        OPC_RecordChild0, // #2 = $src3
/*6641*/        OPC_Scope, 51, /*->6694*/ // 2 children in Scope
/*6643*/          OPC_CheckChild0Type, MVT::v8i16,
/*6645*/          OPC_RecordChild1, // #3 = $lane
/*6646*/          OPC_MoveChild, 1,
/*6648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6651*/          OPC_MoveParent,
/*6652*/          OPC_MoveParent,
/*6653*/          OPC_MoveParent,
/*6654*/          OPC_CheckType, MVT::v8i16,
/*6656*/          OPC_EmitConvertToTarget, 3,
/*6658*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6661*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*6670*/          OPC_EmitConvertToTarget, 3,
/*6672*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6675*/          OPC_EmitInteger, MVT::i32, 14, 
/*6678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6681*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6694*/        /*Scope*/ 51, /*->6746*/
/*6695*/          OPC_CheckChild0Type, MVT::v4i32,
/*6697*/          OPC_RecordChild1, // #3 = $lane
/*6698*/          OPC_MoveChild, 1,
/*6700*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6703*/          OPC_MoveParent,
/*6704*/          OPC_MoveParent,
/*6705*/          OPC_MoveParent,
/*6706*/          OPC_CheckType, MVT::v4i32,
/*6708*/          OPC_EmitConvertToTarget, 3,
/*6710*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6713*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*6722*/          OPC_EmitConvertToTarget, 3,
/*6724*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6727*/          OPC_EmitInteger, MVT::i32, 14, 
/*6730*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6733*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6746*/        0, /*End of Scope*/
/*6747*/      /*Scope*/ 58, /*->6806*/
/*6748*/        OPC_MoveChild, 0,
/*6750*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6753*/        OPC_RecordChild0, // #1 = $src3
/*6754*/        OPC_CheckChild0Type, MVT::v8i16,
/*6756*/        OPC_RecordChild1, // #2 = $lane
/*6757*/        OPC_MoveChild, 1,
/*6759*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6762*/        OPC_MoveParent,
/*6763*/        OPC_MoveParent,
/*6764*/        OPC_RecordChild1, // #3 = $src2
/*6765*/        OPC_MoveParent,
/*6766*/        OPC_CheckType, MVT::v8i16,
/*6768*/        OPC_EmitConvertToTarget, 2,
/*6770*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6773*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6782*/        OPC_EmitConvertToTarget, 2,
/*6784*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6787*/        OPC_EmitInteger, MVT::i32, 14, 
/*6790*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6793*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6806*/      0, /*End of Scope*/
/*6807*/    /*Scope*/ 127, /*->6935*/
/*6808*/      OPC_MoveChild, 0,
/*6810*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6813*/      OPC_Scope, 59, /*->6874*/ // 2 children in Scope
/*6815*/        OPC_RecordChild0, // #0 = $src2
/*6816*/        OPC_MoveChild, 1,
/*6818*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6821*/        OPC_RecordChild0, // #1 = $src3
/*6822*/        OPC_CheckChild0Type, MVT::v8i16,
/*6824*/        OPC_RecordChild1, // #2 = $lane
/*6825*/        OPC_MoveChild, 1,
/*6827*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6830*/        OPC_MoveParent,
/*6831*/        OPC_MoveParent,
/*6832*/        OPC_MoveParent,
/*6833*/        OPC_RecordChild1, // #3 = $src1
/*6834*/        OPC_CheckType, MVT::v8i16,
/*6836*/        OPC_EmitConvertToTarget, 2,
/*6838*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6841*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6850*/        OPC_EmitConvertToTarget, 2,
/*6852*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6855*/        OPC_EmitInteger, MVT::i32, 14, 
/*6858*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6861*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6874*/      /*Scope*/ 59, /*->6934*/
/*6875*/        OPC_MoveChild, 0,
/*6877*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6880*/        OPC_RecordChild0, // #0 = $src3
/*6881*/        OPC_CheckChild0Type, MVT::v8i16,
/*6883*/        OPC_RecordChild1, // #1 = $lane
/*6884*/        OPC_MoveChild, 1,
/*6886*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6889*/        OPC_MoveParent,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_RecordChild1, // #2 = $src2
/*6892*/        OPC_MoveParent,
/*6893*/        OPC_RecordChild1, // #3 = $src1
/*6894*/        OPC_CheckType, MVT::v8i16,
/*6896*/        OPC_EmitConvertToTarget, 1,
/*6898*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6901*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*6910*/        OPC_EmitConvertToTarget, 1,
/*6912*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6915*/        OPC_EmitInteger, MVT::i32, 14, 
/*6918*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6921*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6934*/      0, /*End of Scope*/
/*6935*/    /*Scope*/ 64, /*->7000*/
/*6936*/      OPC_RecordChild0, // #0 = $src1
/*6937*/      OPC_MoveChild, 1,
/*6939*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6942*/      OPC_MoveChild, 0,
/*6944*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6947*/      OPC_RecordChild0, // #1 = $src3
/*6948*/      OPC_CheckChild0Type, MVT::v4i32,
/*6950*/      OPC_RecordChild1, // #2 = $lane
/*6951*/      OPC_MoveChild, 1,
/*6953*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6956*/      OPC_MoveParent,
/*6957*/      OPC_MoveParent,
/*6958*/      OPC_RecordChild1, // #3 = $src2
/*6959*/      OPC_MoveParent,
/*6960*/      OPC_CheckType, MVT::v4i32,
/*6962*/      OPC_EmitConvertToTarget, 2,
/*6964*/      OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6967*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*6976*/      OPC_EmitConvertToTarget, 2,
/*6978*/      OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6981*/      OPC_EmitInteger, MVT::i32, 14, 
/*6984*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6987*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7000*/    /*Scope*/ 127, /*->7128*/
/*7001*/      OPC_MoveChild, 0,
/*7003*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7006*/      OPC_Scope, 59, /*->7067*/ // 2 children in Scope
/*7008*/        OPC_RecordChild0, // #0 = $src2
/*7009*/        OPC_MoveChild, 1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7014*/        OPC_RecordChild0, // #1 = $src3
/*7015*/        OPC_CheckChild0Type, MVT::v4i32,
/*7017*/        OPC_RecordChild1, // #2 = $lane
/*7018*/        OPC_MoveChild, 1,
/*7020*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7023*/        OPC_MoveParent,
/*7024*/        OPC_MoveParent,
/*7025*/        OPC_MoveParent,
/*7026*/        OPC_RecordChild1, // #3 = $src1
/*7027*/        OPC_CheckType, MVT::v4i32,
/*7029*/        OPC_EmitConvertToTarget, 2,
/*7031*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7034*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*7043*/        OPC_EmitConvertToTarget, 2,
/*7045*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7048*/        OPC_EmitInteger, MVT::i32, 14, 
/*7051*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7054*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7067*/      /*Scope*/ 59, /*->7127*/
/*7068*/        OPC_MoveChild, 0,
/*7070*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7073*/        OPC_RecordChild0, // #0 = $src3
/*7074*/        OPC_CheckChild0Type, MVT::v4i32,
/*7076*/        OPC_RecordChild1, // #1 = $lane
/*7077*/        OPC_MoveChild, 1,
/*7079*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7082*/        OPC_MoveParent,
/*7083*/        OPC_MoveParent,
/*7084*/        OPC_RecordChild1, // #2 = $src2
/*7085*/        OPC_MoveParent,
/*7086*/        OPC_RecordChild1, // #3 = $src1
/*7087*/        OPC_CheckType, MVT::v4i32,
/*7089*/        OPC_EmitConvertToTarget, 1,
/*7091*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7094*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*7103*/        OPC_EmitConvertToTarget, 1,
/*7105*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7108*/        OPC_EmitInteger, MVT::i32, 14, 
/*7111*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7114*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7127*/      0, /*End of Scope*/
/*7128*/    /*Scope*/ 118|128,2/*374*/, /*->7504*/
/*7130*/      OPC_RecordChild0, // #0 = $src1
/*7131*/      OPC_MoveChild, 1,
/*7133*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*7136*/      OPC_MoveChild, 0,
/*7138*/      OPC_Scope, 52|128,1/*180*/, /*->7321*/ // 2 children in Scope
/*7141*/        OPC_CheckInteger, 13, 
/*7143*/        OPC_MoveParent,
/*7144*/        OPC_RecordChild1, // #1 = $Vn
/*7145*/        OPC_Scope, 28, /*->7175*/ // 6 children in Scope
/*7147*/          OPC_CheckChild1Type, MVT::v8i8,
/*7149*/          OPC_RecordChild2, // #2 = $Vm
/*7150*/          OPC_CheckChild2Type, MVT::v8i8,
/*7152*/          OPC_MoveParent,
/*7153*/          OPC_CheckType, MVT::v8i8,
/*7155*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7157*/          OPC_EmitInteger, MVT::i32, 14, 
/*7160*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7163*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7175*/        /*Scope*/ 28, /*->7204*/
/*7176*/          OPC_CheckChild1Type, MVT::v4i16,
/*7178*/          OPC_RecordChild2, // #2 = $Vm
/*7179*/          OPC_CheckChild2Type, MVT::v4i16,
/*7181*/          OPC_MoveParent,
/*7182*/          OPC_CheckType, MVT::v4i16,
/*7184*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7186*/          OPC_EmitInteger, MVT::i32, 14, 
/*7189*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7192*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7204*/        /*Scope*/ 28, /*->7233*/
/*7205*/          OPC_CheckChild1Type, MVT::v2i32,
/*7207*/          OPC_RecordChild2, // #2 = $Vm
/*7208*/          OPC_CheckChild2Type, MVT::v2i32,
/*7210*/          OPC_MoveParent,
/*7211*/          OPC_CheckType, MVT::v2i32,
/*7213*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7215*/          OPC_EmitInteger, MVT::i32, 14, 
/*7218*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7221*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7233*/        /*Scope*/ 28, /*->7262*/
/*7234*/          OPC_CheckChild1Type, MVT::v16i8,
/*7236*/          OPC_RecordChild2, // #2 = $Vm
/*7237*/          OPC_CheckChild2Type, MVT::v16i8,
/*7239*/          OPC_MoveParent,
/*7240*/          OPC_CheckType, MVT::v16i8,
/*7242*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7244*/          OPC_EmitInteger, MVT::i32, 14, 
/*7247*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7250*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7262*/        /*Scope*/ 28, /*->7291*/
/*7263*/          OPC_CheckChild1Type, MVT::v8i16,
/*7265*/          OPC_RecordChild2, // #2 = $Vm
/*7266*/          OPC_CheckChild2Type, MVT::v8i16,
/*7268*/          OPC_MoveParent,
/*7269*/          OPC_CheckType, MVT::v8i16,
/*7271*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7273*/          OPC_EmitInteger, MVT::i32, 14, 
/*7276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7279*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7291*/        /*Scope*/ 28, /*->7320*/
/*7292*/          OPC_CheckChild1Type, MVT::v4i32,
/*7294*/          OPC_RecordChild2, // #2 = $Vm
/*7295*/          OPC_CheckChild2Type, MVT::v4i32,
/*7297*/          OPC_MoveParent,
/*7298*/          OPC_CheckType, MVT::v4i32,
/*7300*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7302*/          OPC_EmitInteger, MVT::i32, 14, 
/*7305*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7308*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7320*/        0, /*End of Scope*/
/*7321*/      /*Scope*/ 52|128,1/*180*/, /*->7503*/
/*7323*/        OPC_CheckInteger, 14, 
/*7325*/        OPC_MoveParent,
/*7326*/        OPC_RecordChild1, // #1 = $Vn
/*7327*/        OPC_Scope, 28, /*->7357*/ // 6 children in Scope
/*7329*/          OPC_CheckChild1Type, MVT::v8i8,
/*7331*/          OPC_RecordChild2, // #2 = $Vm
/*7332*/          OPC_CheckChild2Type, MVT::v8i8,
/*7334*/          OPC_MoveParent,
/*7335*/          OPC_CheckType, MVT::v8i8,
/*7337*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7339*/          OPC_EmitInteger, MVT::i32, 14, 
/*7342*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7357*/        /*Scope*/ 28, /*->7386*/
/*7358*/          OPC_CheckChild1Type, MVT::v4i16,
/*7360*/          OPC_RecordChild2, // #2 = $Vm
/*7361*/          OPC_CheckChild2Type, MVT::v4i16,
/*7363*/          OPC_MoveParent,
/*7364*/          OPC_CheckType, MVT::v4i16,
/*7366*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7368*/          OPC_EmitInteger, MVT::i32, 14, 
/*7371*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7374*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7386*/        /*Scope*/ 28, /*->7415*/
/*7387*/          OPC_CheckChild1Type, MVT::v2i32,
/*7389*/          OPC_RecordChild2, // #2 = $Vm
/*7390*/          OPC_CheckChild2Type, MVT::v2i32,
/*7392*/          OPC_MoveParent,
/*7393*/          OPC_CheckType, MVT::v2i32,
/*7395*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7397*/          OPC_EmitInteger, MVT::i32, 14, 
/*7400*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7403*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7415*/        /*Scope*/ 28, /*->7444*/
/*7416*/          OPC_CheckChild1Type, MVT::v16i8,
/*7418*/          OPC_RecordChild2, // #2 = $Vm
/*7419*/          OPC_CheckChild2Type, MVT::v16i8,
/*7421*/          OPC_MoveParent,
/*7422*/          OPC_CheckType, MVT::v16i8,
/*7424*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7426*/          OPC_EmitInteger, MVT::i32, 14, 
/*7429*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7432*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7444*/        /*Scope*/ 28, /*->7473*/
/*7445*/          OPC_CheckChild1Type, MVT::v8i16,
/*7447*/          OPC_RecordChild2, // #2 = $Vm
/*7448*/          OPC_CheckChild2Type, MVT::v8i16,
/*7450*/          OPC_MoveParent,
/*7451*/          OPC_CheckType, MVT::v8i16,
/*7453*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7455*/          OPC_EmitInteger, MVT::i32, 14, 
/*7458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7473*/        /*Scope*/ 28, /*->7502*/
/*7474*/          OPC_CheckChild1Type, MVT::v4i32,
/*7476*/          OPC_RecordChild2, // #2 = $Vm
/*7477*/          OPC_CheckChild2Type, MVT::v4i32,
/*7479*/          OPC_MoveParent,
/*7480*/          OPC_CheckType, MVT::v4i32,
/*7482*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7484*/          OPC_EmitInteger, MVT::i32, 14, 
/*7487*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7490*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7502*/        0, /*End of Scope*/
/*7503*/      0, /*End of Scope*/
/*7504*/    /*Scope*/ 92|128,4/*604*/, /*->8110*/
/*7506*/      OPC_MoveChild, 0,
/*7508*/      OPC_SwitchOpcode /*3 cases */, 124|128,2/*380*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->7893
/*7513*/        OPC_MoveChild, 0,
/*7515*/        OPC_Scope, 58|128,1/*186*/, /*->7704*/ // 2 children in Scope
/*7518*/          OPC_CheckInteger, 13, 
/*7520*/          OPC_MoveParent,
/*7521*/          OPC_RecordChild1, // #0 = $Vn
/*7522*/          OPC_Scope, 29, /*->7553*/ // 6 children in Scope
/*7524*/            OPC_CheckChild1Type, MVT::v8i8,
/*7526*/            OPC_RecordChild2, // #1 = $Vm
/*7527*/            OPC_CheckChild2Type, MVT::v8i8,
/*7529*/            OPC_MoveParent,
/*7530*/            OPC_RecordChild1, // #2 = $src1
/*7531*/            OPC_CheckType, MVT::v8i8,
/*7533*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7535*/            OPC_EmitInteger, MVT::i32, 14, 
/*7538*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7541*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7553*/          /*Scope*/ 29, /*->7583*/
/*7554*/            OPC_CheckChild1Type, MVT::v4i16,
/*7556*/            OPC_RecordChild2, // #1 = $Vm
/*7557*/            OPC_CheckChild2Type, MVT::v4i16,
/*7559*/            OPC_MoveParent,
/*7560*/            OPC_RecordChild1, // #2 = $src1
/*7561*/            OPC_CheckType, MVT::v4i16,
/*7563*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7565*/            OPC_EmitInteger, MVT::i32, 14, 
/*7568*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7571*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7583*/          /*Scope*/ 29, /*->7613*/
/*7584*/            OPC_CheckChild1Type, MVT::v2i32,
/*7586*/            OPC_RecordChild2, // #1 = $Vm
/*7587*/            OPC_CheckChild2Type, MVT::v2i32,
/*7589*/            OPC_MoveParent,
/*7590*/            OPC_RecordChild1, // #2 = $src1
/*7591*/            OPC_CheckType, MVT::v2i32,
/*7593*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7595*/            OPC_EmitInteger, MVT::i32, 14, 
/*7598*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7601*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7613*/          /*Scope*/ 29, /*->7643*/
/*7614*/            OPC_CheckChild1Type, MVT::v16i8,
/*7616*/            OPC_RecordChild2, // #1 = $Vm
/*7617*/            OPC_CheckChild2Type, MVT::v16i8,
/*7619*/            OPC_MoveParent,
/*7620*/            OPC_RecordChild1, // #2 = $src1
/*7621*/            OPC_CheckType, MVT::v16i8,
/*7623*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7625*/            OPC_EmitInteger, MVT::i32, 14, 
/*7628*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7631*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7643*/          /*Scope*/ 29, /*->7673*/
/*7644*/            OPC_CheckChild1Type, MVT::v8i16,
/*7646*/            OPC_RecordChild2, // #1 = $Vm
/*7647*/            OPC_CheckChild2Type, MVT::v8i16,
/*7649*/            OPC_MoveParent,
/*7650*/            OPC_RecordChild1, // #2 = $src1
/*7651*/            OPC_CheckType, MVT::v8i16,
/*7653*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7655*/            OPC_EmitInteger, MVT::i32, 14, 
/*7658*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7661*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7673*/          /*Scope*/ 29, /*->7703*/
/*7674*/            OPC_CheckChild1Type, MVT::v4i32,
/*7676*/            OPC_RecordChild2, // #1 = $Vm
/*7677*/            OPC_CheckChild2Type, MVT::v4i32,
/*7679*/            OPC_MoveParent,
/*7680*/            OPC_RecordChild1, // #2 = $src1
/*7681*/            OPC_CheckType, MVT::v4i32,
/*7683*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7685*/            OPC_EmitInteger, MVT::i32, 14, 
/*7688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7703*/          0, /*End of Scope*/
/*7704*/        /*Scope*/ 58|128,1/*186*/, /*->7892*/
/*7706*/          OPC_CheckInteger, 14, 
/*7708*/          OPC_MoveParent,
/*7709*/          OPC_RecordChild1, // #0 = $Vn
/*7710*/          OPC_Scope, 29, /*->7741*/ // 6 children in Scope
/*7712*/            OPC_CheckChild1Type, MVT::v8i8,
/*7714*/            OPC_RecordChild2, // #1 = $Vm
/*7715*/            OPC_CheckChild2Type, MVT::v8i8,
/*7717*/            OPC_MoveParent,
/*7718*/            OPC_RecordChild1, // #2 = $src1
/*7719*/            OPC_CheckType, MVT::v8i8,
/*7721*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7723*/            OPC_EmitInteger, MVT::i32, 14, 
/*7726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7729*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7741*/          /*Scope*/ 29, /*->7771*/
/*7742*/            OPC_CheckChild1Type, MVT::v4i16,
/*7744*/            OPC_RecordChild2, // #1 = $Vm
/*7745*/            OPC_CheckChild2Type, MVT::v4i16,
/*7747*/            OPC_MoveParent,
/*7748*/            OPC_RecordChild1, // #2 = $src1
/*7749*/            OPC_CheckType, MVT::v4i16,
/*7751*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7753*/            OPC_EmitInteger, MVT::i32, 14, 
/*7756*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7759*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7771*/          /*Scope*/ 29, /*->7801*/
/*7772*/            OPC_CheckChild1Type, MVT::v2i32,
/*7774*/            OPC_RecordChild2, // #1 = $Vm
/*7775*/            OPC_CheckChild2Type, MVT::v2i32,
/*7777*/            OPC_MoveParent,
/*7778*/            OPC_RecordChild1, // #2 = $src1
/*7779*/            OPC_CheckType, MVT::v2i32,
/*7781*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7783*/            OPC_EmitInteger, MVT::i32, 14, 
/*7786*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7789*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7801*/          /*Scope*/ 29, /*->7831*/
/*7802*/            OPC_CheckChild1Type, MVT::v16i8,
/*7804*/            OPC_RecordChild2, // #1 = $Vm
/*7805*/            OPC_CheckChild2Type, MVT::v16i8,
/*7807*/            OPC_MoveParent,
/*7808*/            OPC_RecordChild1, // #2 = $src1
/*7809*/            OPC_CheckType, MVT::v16i8,
/*7811*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7813*/            OPC_EmitInteger, MVT::i32, 14, 
/*7816*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7819*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7831*/          /*Scope*/ 29, /*->7861*/
/*7832*/            OPC_CheckChild1Type, MVT::v8i16,
/*7834*/            OPC_RecordChild2, // #1 = $Vm
/*7835*/            OPC_CheckChild2Type, MVT::v8i16,
/*7837*/            OPC_MoveParent,
/*7838*/            OPC_RecordChild1, // #2 = $src1
/*7839*/            OPC_CheckType, MVT::v8i16,
/*7841*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7843*/            OPC_EmitInteger, MVT::i32, 14, 
/*7846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7849*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7861*/          /*Scope*/ 29, /*->7891*/
/*7862*/            OPC_CheckChild1Type, MVT::v4i32,
/*7864*/            OPC_RecordChild2, // #1 = $Vm
/*7865*/            OPC_CheckChild2Type, MVT::v4i32,
/*7867*/            OPC_MoveParent,
/*7868*/            OPC_RecordChild1, // #2 = $src1
/*7869*/            OPC_CheckType, MVT::v4i32,
/*7871*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7873*/            OPC_EmitInteger, MVT::i32, 14, 
/*7876*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7879*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7891*/          0, /*End of Scope*/
/*7892*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->8001
/*7896*/        OPC_RecordChild0, // #0 = $Vn
/*7897*/        OPC_Scope, 33, /*->7932*/ // 3 children in Scope
/*7899*/          OPC_CheckChild0Type, MVT::v8i8,
/*7901*/          OPC_MoveParent,
/*7902*/          OPC_MoveChild, 1,
/*7904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7907*/          OPC_RecordChild0, // #1 = $Vm
/*7908*/          OPC_CheckChild0Type, MVT::v8i8,
/*7910*/          OPC_MoveParent,
/*7911*/          OPC_CheckType, MVT::v8i16,
/*7913*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7915*/          OPC_EmitInteger, MVT::i32, 14, 
/*7918*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7921*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7932*/        /*Scope*/ 33, /*->7966*/
/*7933*/          OPC_CheckChild0Type, MVT::v4i16,
/*7935*/          OPC_MoveParent,
/*7936*/          OPC_MoveChild, 1,
/*7938*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7941*/          OPC_RecordChild0, // #1 = $Vm
/*7942*/          OPC_CheckChild0Type, MVT::v4i16,
/*7944*/          OPC_MoveParent,
/*7945*/          OPC_CheckType, MVT::v4i32,
/*7947*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7949*/          OPC_EmitInteger, MVT::i32, 14, 
/*7952*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7955*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7966*/        /*Scope*/ 33, /*->8000*/
/*7967*/          OPC_CheckChild0Type, MVT::v2i32,
/*7969*/          OPC_MoveParent,
/*7970*/          OPC_MoveChild, 1,
/*7972*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7975*/          OPC_RecordChild0, // #1 = $Vm
/*7976*/          OPC_CheckChild0Type, MVT::v2i32,
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::v2i64,
/*7981*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7983*/          OPC_EmitInteger, MVT::i32, 14, 
/*7986*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7989*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8000*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->8109
/*8004*/        OPC_RecordChild0, // #0 = $Vn
/*8005*/        OPC_Scope, 33, /*->8040*/ // 3 children in Scope
/*8007*/          OPC_CheckChild0Type, MVT::v8i8,
/*8009*/          OPC_MoveParent,
/*8010*/          OPC_MoveChild, 1,
/*8012*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8015*/          OPC_RecordChild0, // #1 = $Vm
/*8016*/          OPC_CheckChild0Type, MVT::v8i8,
/*8018*/          OPC_MoveParent,
/*8019*/          OPC_CheckType, MVT::v8i16,
/*8021*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8023*/          OPC_EmitInteger, MVT::i32, 14, 
/*8026*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8029*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8040*/        /*Scope*/ 33, /*->8074*/
/*8041*/          OPC_CheckChild0Type, MVT::v4i16,
/*8043*/          OPC_MoveParent,
/*8044*/          OPC_MoveChild, 1,
/*8046*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8049*/          OPC_RecordChild0, // #1 = $Vm
/*8050*/          OPC_CheckChild0Type, MVT::v4i16,
/*8052*/          OPC_MoveParent,
/*8053*/          OPC_CheckType, MVT::v4i32,
/*8055*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8057*/          OPC_EmitInteger, MVT::i32, 14, 
/*8060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8063*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8074*/        /*Scope*/ 33, /*->8108*/
/*8075*/          OPC_CheckChild0Type, MVT::v2i32,
/*8077*/          OPC_MoveParent,
/*8078*/          OPC_MoveChild, 1,
/*8080*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8083*/          OPC_RecordChild0, // #1 = $Vm
/*8084*/          OPC_CheckChild0Type, MVT::v2i32,
/*8086*/          OPC_MoveParent,
/*8087*/          OPC_CheckType, MVT::v2i64,
/*8089*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8091*/          OPC_EmitInteger, MVT::i32, 14, 
/*8094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8108*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*8110*/    /*Scope*/ 65|128,6/*833*/, /*->8945*/
/*8112*/      OPC_RecordChild0, // #0 = $src1
/*8113*/      OPC_MoveChild, 1,
/*8115*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->8323
/*8120*/        OPC_RecordChild0, // #1 = $Vm
/*8121*/        OPC_RecordChild1, // #2 = $SIMM
/*8122*/        OPC_MoveChild, 1,
/*8124*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8127*/        OPC_MoveParent,
/*8128*/        OPC_MoveParent,
/*8129*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8154
/*8132*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8134*/          OPC_EmitConvertToTarget, 2,
/*8136*/          OPC_EmitInteger, MVT::i32, 14, 
/*8139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8178
/*8156*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8158*/          OPC_EmitConvertToTarget, 2,
/*8160*/          OPC_EmitInteger, MVT::i32, 14, 
/*8163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8202
/*8180*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8182*/          OPC_EmitConvertToTarget, 2,
/*8184*/          OPC_EmitInteger, MVT::i32, 14, 
/*8187*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8190*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8226
/*8204*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8206*/          OPC_EmitConvertToTarget, 2,
/*8208*/          OPC_EmitInteger, MVT::i32, 14, 
/*8211*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8214*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8250
/*8228*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8230*/          OPC_EmitConvertToTarget, 2,
/*8232*/          OPC_EmitInteger, MVT::i32, 14, 
/*8235*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8238*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8274
/*8252*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8254*/          OPC_EmitConvertToTarget, 2,
/*8256*/          OPC_EmitInteger, MVT::i32, 14, 
/*8259*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8262*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8298
/*8276*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8278*/          OPC_EmitConvertToTarget, 2,
/*8280*/          OPC_EmitInteger, MVT::i32, 14, 
/*8283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8322
/*8300*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8302*/          OPC_EmitConvertToTarget, 2,
/*8304*/          OPC_EmitInteger, MVT::i32, 14, 
/*8307*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8310*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->8530
/*8327*/        OPC_RecordChild0, // #1 = $Vm
/*8328*/        OPC_RecordChild1, // #2 = $SIMM
/*8329*/        OPC_MoveChild, 1,
/*8331*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8334*/        OPC_MoveParent,
/*8335*/        OPC_MoveParent,
/*8336*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8361
/*8339*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8341*/          OPC_EmitConvertToTarget, 2,
/*8343*/          OPC_EmitInteger, MVT::i32, 14, 
/*8346*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8349*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8385
/*8363*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8365*/          OPC_EmitConvertToTarget, 2,
/*8367*/          OPC_EmitInteger, MVT::i32, 14, 
/*8370*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8373*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8409
/*8387*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8389*/          OPC_EmitConvertToTarget, 2,
/*8391*/          OPC_EmitInteger, MVT::i32, 14, 
/*8394*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8397*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8433
/*8411*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8413*/          OPC_EmitConvertToTarget, 2,
/*8415*/          OPC_EmitInteger, MVT::i32, 14, 
/*8418*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8421*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8457
/*8435*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8437*/          OPC_EmitConvertToTarget, 2,
/*8439*/          OPC_EmitInteger, MVT::i32, 14, 
/*8442*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8445*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8481
/*8459*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8461*/          OPC_EmitConvertToTarget, 2,
/*8463*/          OPC_EmitInteger, MVT::i32, 14, 
/*8466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8469*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8505
/*8483*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8485*/          OPC_EmitConvertToTarget, 2,
/*8487*/          OPC_EmitInteger, MVT::i32, 14, 
/*8490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8493*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8529
/*8507*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8509*/          OPC_EmitConvertToTarget, 2,
/*8511*/          OPC_EmitInteger, MVT::i32, 14, 
/*8514*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8517*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8737
/*8534*/        OPC_RecordChild0, // #1 = $Vm
/*8535*/        OPC_RecordChild1, // #2 = $SIMM
/*8536*/        OPC_MoveChild, 1,
/*8538*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8541*/        OPC_MoveParent,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8568
/*8546*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8548*/          OPC_EmitConvertToTarget, 2,
/*8550*/          OPC_EmitInteger, MVT::i32, 14, 
/*8553*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8556*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8592
/*8570*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8572*/          OPC_EmitConvertToTarget, 2,
/*8574*/          OPC_EmitInteger, MVT::i32, 14, 
/*8577*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8580*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8616
/*8594*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8596*/          OPC_EmitConvertToTarget, 2,
/*8598*/          OPC_EmitInteger, MVT::i32, 14, 
/*8601*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8604*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8640
/*8618*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8620*/          OPC_EmitConvertToTarget, 2,
/*8622*/          OPC_EmitInteger, MVT::i32, 14, 
/*8625*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8628*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8664
/*8642*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8644*/          OPC_EmitConvertToTarget, 2,
/*8646*/          OPC_EmitInteger, MVT::i32, 14, 
/*8649*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8652*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8688
/*8666*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8668*/          OPC_EmitConvertToTarget, 2,
/*8670*/          OPC_EmitInteger, MVT::i32, 14, 
/*8673*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8676*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8712
/*8690*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8692*/          OPC_EmitConvertToTarget, 2,
/*8694*/          OPC_EmitInteger, MVT::i32, 14, 
/*8697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8700*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8736
/*8714*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8716*/          OPC_EmitConvertToTarget, 2,
/*8718*/          OPC_EmitInteger, MVT::i32, 14, 
/*8721*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8724*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8944
/*8741*/        OPC_RecordChild0, // #1 = $Vm
/*8742*/        OPC_RecordChild1, // #2 = $SIMM
/*8743*/        OPC_MoveChild, 1,
/*8745*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8748*/        OPC_MoveParent,
/*8749*/        OPC_MoveParent,
/*8750*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8775
/*8753*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8755*/          OPC_EmitConvertToTarget, 2,
/*8757*/          OPC_EmitInteger, MVT::i32, 14, 
/*8760*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8763*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8799
/*8777*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8779*/          OPC_EmitConvertToTarget, 2,
/*8781*/          OPC_EmitInteger, MVT::i32, 14, 
/*8784*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8787*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8823
/*8801*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8803*/          OPC_EmitConvertToTarget, 2,
/*8805*/          OPC_EmitInteger, MVT::i32, 14, 
/*8808*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8811*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8847
/*8825*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8827*/          OPC_EmitConvertToTarget, 2,
/*8829*/          OPC_EmitInteger, MVT::i32, 14, 
/*8832*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8835*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8871
/*8849*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8851*/          OPC_EmitConvertToTarget, 2,
/*8853*/          OPC_EmitInteger, MVT::i32, 14, 
/*8856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8859*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8895
/*8873*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8875*/          OPC_EmitConvertToTarget, 2,
/*8877*/          OPC_EmitInteger, MVT::i32, 14, 
/*8880*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8883*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8919
/*8897*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8899*/          OPC_EmitConvertToTarget, 2,
/*8901*/          OPC_EmitInteger, MVT::i32, 14, 
/*8904*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8907*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8943
/*8921*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8923*/          OPC_EmitConvertToTarget, 2,
/*8925*/          OPC_EmitInteger, MVT::i32, 14, 
/*8928*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8931*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8945*/    /*Scope*/ 68|128,6/*836*/, /*->9783*/
/*8947*/      OPC_MoveChild, 0,
/*8949*/      OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->9158
/*8954*/        OPC_RecordChild0, // #0 = $Vm
/*8955*/        OPC_RecordChild1, // #1 = $SIMM
/*8956*/        OPC_MoveChild, 1,
/*8958*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8961*/        OPC_MoveParent,
/*8962*/        OPC_MoveParent,
/*8963*/        OPC_RecordChild1, // #2 = $src1
/*8964*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8989
/*8967*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8969*/          OPC_EmitConvertToTarget, 1,
/*8971*/          OPC_EmitInteger, MVT::i32, 14, 
/*8974*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9013
/*8991*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8993*/          OPC_EmitConvertToTarget, 1,
/*8995*/          OPC_EmitInteger, MVT::i32, 14, 
/*8998*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9037
/*9015*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9017*/          OPC_EmitConvertToTarget, 1,
/*9019*/          OPC_EmitInteger, MVT::i32, 14, 
/*9022*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9025*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9061
/*9039*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9041*/          OPC_EmitConvertToTarget, 1,
/*9043*/          OPC_EmitInteger, MVT::i32, 14, 
/*9046*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9049*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9085
/*9063*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9109
/*9087*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9089*/          OPC_EmitConvertToTarget, 1,
/*9091*/          OPC_EmitInteger, MVT::i32, 14, 
/*9094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9133
/*9111*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9113*/          OPC_EmitConvertToTarget, 1,
/*9115*/          OPC_EmitInteger, MVT::i32, 14, 
/*9118*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9157
/*9135*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9137*/          OPC_EmitConvertToTarget, 1,
/*9139*/          OPC_EmitInteger, MVT::i32, 14, 
/*9142*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9145*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->9366
/*9162*/        OPC_RecordChild0, // #0 = $Vm
/*9163*/        OPC_RecordChild1, // #1 = $SIMM
/*9164*/        OPC_MoveChild, 1,
/*9166*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9169*/        OPC_MoveParent,
/*9170*/        OPC_MoveParent,
/*9171*/        OPC_RecordChild1, // #2 = $src1
/*9172*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9197
/*9175*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9177*/          OPC_EmitConvertToTarget, 1,
/*9179*/          OPC_EmitInteger, MVT::i32, 14, 
/*9182*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9185*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9221
/*9199*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9201*/          OPC_EmitConvertToTarget, 1,
/*9203*/          OPC_EmitInteger, MVT::i32, 14, 
/*9206*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9245
/*9223*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9225*/          OPC_EmitConvertToTarget, 1,
/*9227*/          OPC_EmitInteger, MVT::i32, 14, 
/*9230*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9233*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9269
/*9247*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9249*/          OPC_EmitConvertToTarget, 1,
/*9251*/          OPC_EmitInteger, MVT::i32, 14, 
/*9254*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9257*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9293
/*9271*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9273*/          OPC_EmitConvertToTarget, 1,
/*9275*/          OPC_EmitInteger, MVT::i32, 14, 
/*9278*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9281*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9317
/*9295*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9297*/          OPC_EmitConvertToTarget, 1,
/*9299*/          OPC_EmitInteger, MVT::i32, 14, 
/*9302*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9305*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9341
/*9319*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9321*/          OPC_EmitConvertToTarget, 1,
/*9323*/          OPC_EmitInteger, MVT::i32, 14, 
/*9326*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9329*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9365
/*9343*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9345*/          OPC_EmitConvertToTarget, 1,
/*9347*/          OPC_EmitInteger, MVT::i32, 14, 
/*9350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->9574
/*9370*/        OPC_RecordChild0, // #0 = $Vm
/*9371*/        OPC_RecordChild1, // #1 = $SIMM
/*9372*/        OPC_MoveChild, 1,
/*9374*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9377*/        OPC_MoveParent,
/*9378*/        OPC_MoveParent,
/*9379*/        OPC_RecordChild1, // #2 = $src1
/*9380*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9405
/*9383*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9385*/          OPC_EmitConvertToTarget, 1,
/*9387*/          OPC_EmitInteger, MVT::i32, 14, 
/*9390*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9393*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9429
/*9407*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9409*/          OPC_EmitConvertToTarget, 1,
/*9411*/          OPC_EmitInteger, MVT::i32, 14, 
/*9414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9453
/*9431*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9433*/          OPC_EmitConvertToTarget, 1,
/*9435*/          OPC_EmitInteger, MVT::i32, 14, 
/*9438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9441*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9477
/*9455*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9457*/          OPC_EmitConvertToTarget, 1,
/*9459*/          OPC_EmitInteger, MVT::i32, 14, 
/*9462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9465*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9501
/*9479*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9481*/          OPC_EmitConvertToTarget, 1,
/*9483*/          OPC_EmitInteger, MVT::i32, 14, 
/*9486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9489*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9525
/*9503*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9505*/          OPC_EmitConvertToTarget, 1,
/*9507*/          OPC_EmitInteger, MVT::i32, 14, 
/*9510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9513*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9549
/*9527*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9529*/          OPC_EmitConvertToTarget, 1,
/*9531*/          OPC_EmitInteger, MVT::i32, 14, 
/*9534*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9537*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9573
/*9551*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9553*/          OPC_EmitConvertToTarget, 1,
/*9555*/          OPC_EmitInteger, MVT::i32, 14, 
/*9558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9782
/*9578*/        OPC_RecordChild0, // #0 = $Vm
/*9579*/        OPC_RecordChild1, // #1 = $SIMM
/*9580*/        OPC_MoveChild, 1,
/*9582*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9585*/        OPC_MoveParent,
/*9586*/        OPC_MoveParent,
/*9587*/        OPC_RecordChild1, // #2 = $src1
/*9588*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->9613
/*9591*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9593*/          OPC_EmitConvertToTarget, 1,
/*9595*/          OPC_EmitInteger, MVT::i32, 14, 
/*9598*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9601*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->9637
/*9615*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9617*/          OPC_EmitConvertToTarget, 1,
/*9619*/          OPC_EmitInteger, MVT::i32, 14, 
/*9622*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9625*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9661
/*9639*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9641*/          OPC_EmitConvertToTarget, 1,
/*9643*/          OPC_EmitInteger, MVT::i32, 14, 
/*9646*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9649*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9685
/*9663*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9665*/          OPC_EmitConvertToTarget, 1,
/*9667*/          OPC_EmitInteger, MVT::i32, 14, 
/*9670*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9709
/*9687*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9689*/          OPC_EmitConvertToTarget, 1,
/*9691*/          OPC_EmitInteger, MVT::i32, 14, 
/*9694*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9697*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9733
/*9711*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9713*/          OPC_EmitConvertToTarget, 1,
/*9715*/          OPC_EmitInteger, MVT::i32, 14, 
/*9718*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9721*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9757
/*9735*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9737*/          OPC_EmitConvertToTarget, 1,
/*9739*/          OPC_EmitInteger, MVT::i32, 14, 
/*9742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9745*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9781
/*9759*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9761*/          OPC_EmitConvertToTarget, 1,
/*9763*/          OPC_EmitInteger, MVT::i32, 14, 
/*9766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*9783*/    /*Scope*/ 98|128,3/*482*/, /*->10267*/
/*9785*/      OPC_RecordChild0, // #0 = $Vn
/*9786*/      OPC_MoveChild, 1,
/*9788*/      OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9870
/*9792*/        OPC_RecordChild0, // #1 = $Vm
/*9793*/        OPC_Scope, 24, /*->9819*/ // 3 children in Scope
/*9795*/          OPC_CheckChild0Type, MVT::v8i8,
/*9797*/          OPC_MoveParent,
/*9798*/          OPC_CheckType, MVT::v8i16,
/*9800*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9802*/          OPC_EmitInteger, MVT::i32, 14, 
/*9805*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9808*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9819*/        /*Scope*/ 24, /*->9844*/
/*9820*/          OPC_CheckChild0Type, MVT::v4i16,
/*9822*/          OPC_MoveParent,
/*9823*/          OPC_CheckType, MVT::v4i32,
/*9825*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9827*/          OPC_EmitInteger, MVT::i32, 14, 
/*9830*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9833*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9844*/        /*Scope*/ 24, /*->9869*/
/*9845*/          OPC_CheckChild0Type, MVT::v2i32,
/*9847*/          OPC_MoveParent,
/*9848*/          OPC_CheckType, MVT::v2i64,
/*9850*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9852*/          OPC_EmitInteger, MVT::i32, 14, 
/*9855*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9858*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9869*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9951
/*9873*/        OPC_RecordChild0, // #1 = $Vm
/*9874*/        OPC_Scope, 24, /*->9900*/ // 3 children in Scope
/*9876*/          OPC_CheckChild0Type, MVT::v8i8,
/*9878*/          OPC_MoveParent,
/*9879*/          OPC_CheckType, MVT::v8i16,
/*9881*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9883*/          OPC_EmitInteger, MVT::i32, 14, 
/*9886*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9889*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9900*/        /*Scope*/ 24, /*->9925*/
/*9901*/          OPC_CheckChild0Type, MVT::v4i16,
/*9903*/          OPC_MoveParent,
/*9904*/          OPC_CheckType, MVT::v4i32,
/*9906*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9908*/          OPC_EmitInteger, MVT::i32, 14, 
/*9911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9925*/        /*Scope*/ 24, /*->9950*/
/*9926*/          OPC_CheckChild0Type, MVT::v2i32,
/*9928*/          OPC_MoveParent,
/*9929*/          OPC_CheckType, MVT::v2i64,
/*9931*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9933*/          OPC_EmitInteger, MVT::i32, 14, 
/*9936*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9939*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9950*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->10092
/*9955*/        OPC_RecordChild0, // #1 = $Vn
/*9956*/        OPC_RecordChild1, // #2 = $Vm
/*9957*/        OPC_MoveParent,
/*9958*/        OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9981
/*9961*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9963*/          OPC_EmitInteger, MVT::i32, 14, 
/*9966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9969*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10003
/*9983*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9985*/          OPC_EmitInteger, MVT::i32, 14, 
/*9988*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9991*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10025
/*10005*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10007*/         OPC_EmitInteger, MVT::i32, 14, 
/*10010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10013*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10047
/*10027*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10029*/         OPC_EmitInteger, MVT::i32, 14, 
/*10032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10069
/*10049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10051*/         OPC_EmitInteger, MVT::i32, 14, 
/*10054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10091
/*10071*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10073*/         OPC_EmitInteger, MVT::i32, 14, 
/*10076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10079*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10179
/*10095*/       OPC_RecordChild0, // #1 = $Vn
/*10096*/       OPC_Scope, 26, /*->10124*/ // 3 children in Scope
/*10098*/         OPC_CheckChild0Type, MVT::v8i8,
/*10100*/         OPC_RecordChild1, // #2 = $Vm
/*10101*/         OPC_MoveParent,
/*10102*/         OPC_CheckType, MVT::v8i16,
/*10104*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10106*/         OPC_EmitInteger, MVT::i32, 14, 
/*10109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10112*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10124*/       /*Scope*/ 26, /*->10151*/
/*10125*/         OPC_CheckChild0Type, MVT::v4i16,
/*10127*/         OPC_RecordChild1, // #2 = $Vm
/*10128*/         OPC_MoveParent,
/*10129*/         OPC_CheckType, MVT::v4i32,
/*10131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10133*/         OPC_EmitInteger, MVT::i32, 14, 
/*10136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10151*/       /*Scope*/ 26, /*->10178*/
/*10152*/         OPC_CheckChild0Type, MVT::v2i32,
/*10154*/         OPC_RecordChild1, // #2 = $Vm
/*10155*/         OPC_MoveParent,
/*10156*/         OPC_CheckType, MVT::v2i64,
/*10158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10160*/         OPC_EmitInteger, MVT::i32, 14, 
/*10163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10178*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10266
/*10182*/       OPC_RecordChild0, // #1 = $Vn
/*10183*/       OPC_Scope, 26, /*->10211*/ // 3 children in Scope
/*10185*/         OPC_CheckChild0Type, MVT::v8i8,
/*10187*/         OPC_RecordChild1, // #2 = $Vm
/*10188*/         OPC_MoveParent,
/*10189*/         OPC_CheckType, MVT::v8i16,
/*10191*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10193*/         OPC_EmitInteger, MVT::i32, 14, 
/*10196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10211*/       /*Scope*/ 26, /*->10238*/
/*10212*/         OPC_CheckChild0Type, MVT::v4i16,
/*10214*/         OPC_RecordChild1, // #2 = $Vm
/*10215*/         OPC_MoveParent,
/*10216*/         OPC_CheckType, MVT::v4i32,
/*10218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10220*/         OPC_EmitInteger, MVT::i32, 14, 
/*10223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10226*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10238*/       /*Scope*/ 26, /*->10265*/
/*10239*/         OPC_CheckChild0Type, MVT::v2i32,
/*10241*/         OPC_RecordChild1, // #2 = $Vm
/*10242*/         OPC_MoveParent,
/*10243*/         OPC_CheckType, MVT::v2i64,
/*10245*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10247*/         OPC_EmitInteger, MVT::i32, 14, 
/*10250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10265*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10267*/   /*Scope*/ 110|128,3/*494*/, /*->10763*/
/*10269*/     OPC_MoveChild, 0,
/*10271*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10356
/*10275*/       OPC_RecordChild0, // #0 = $Vm
/*10276*/       OPC_Scope, 25, /*->10303*/ // 3 children in Scope
/*10278*/         OPC_CheckChild0Type, MVT::v8i8,
/*10280*/         OPC_MoveParent,
/*10281*/         OPC_RecordChild1, // #1 = $Vn
/*10282*/         OPC_CheckType, MVT::v8i16,
/*10284*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10286*/         OPC_EmitInteger, MVT::i32, 14, 
/*10289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10303*/       /*Scope*/ 25, /*->10329*/
/*10304*/         OPC_CheckChild0Type, MVT::v4i16,
/*10306*/         OPC_MoveParent,
/*10307*/         OPC_RecordChild1, // #1 = $Vn
/*10308*/         OPC_CheckType, MVT::v4i32,
/*10310*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10312*/         OPC_EmitInteger, MVT::i32, 14, 
/*10315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10329*/       /*Scope*/ 25, /*->10355*/
/*10330*/         OPC_CheckChild0Type, MVT::v2i32,
/*10332*/         OPC_MoveParent,
/*10333*/         OPC_RecordChild1, // #1 = $Vn
/*10334*/         OPC_CheckType, MVT::v2i64,
/*10336*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10338*/         OPC_EmitInteger, MVT::i32, 14, 
/*10341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10355*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10440
/*10359*/       OPC_RecordChild0, // #0 = $Vm
/*10360*/       OPC_Scope, 25, /*->10387*/ // 3 children in Scope
/*10362*/         OPC_CheckChild0Type, MVT::v8i8,
/*10364*/         OPC_MoveParent,
/*10365*/         OPC_RecordChild1, // #1 = $Vn
/*10366*/         OPC_CheckType, MVT::v8i16,
/*10368*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10370*/         OPC_EmitInteger, MVT::i32, 14, 
/*10373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10387*/       /*Scope*/ 25, /*->10413*/
/*10388*/         OPC_CheckChild0Type, MVT::v4i16,
/*10390*/         OPC_MoveParent,
/*10391*/         OPC_RecordChild1, // #1 = $Vn
/*10392*/         OPC_CheckType, MVT::v4i32,
/*10394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10396*/         OPC_EmitInteger, MVT::i32, 14, 
/*10399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10413*/       /*Scope*/ 25, /*->10439*/
/*10414*/         OPC_CheckChild0Type, MVT::v2i32,
/*10416*/         OPC_MoveParent,
/*10417*/         OPC_RecordChild1, // #1 = $Vn
/*10418*/         OPC_CheckType, MVT::v2i64,
/*10420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10422*/         OPC_EmitInteger, MVT::i32, 14, 
/*10425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10428*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10439*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10582
/*10444*/       OPC_RecordChild0, // #0 = $Vn
/*10445*/       OPC_RecordChild1, // #1 = $Vm
/*10446*/       OPC_MoveParent,
/*10447*/       OPC_RecordChild1, // #2 = $src1
/*10448*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10471
/*10451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10453*/         OPC_EmitInteger, MVT::i32, 14, 
/*10456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10493
/*10473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10475*/         OPC_EmitInteger, MVT::i32, 14, 
/*10478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10515
/*10495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10497*/         OPC_EmitInteger, MVT::i32, 14, 
/*10500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10537
/*10517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10519*/         OPC_EmitInteger, MVT::i32, 14, 
/*10522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10559
/*10539*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10541*/         OPC_EmitInteger, MVT::i32, 14, 
/*10544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10581
/*10561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10563*/         OPC_EmitInteger, MVT::i32, 14, 
/*10566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10672
/*10585*/       OPC_RecordChild0, // #0 = $Vn
/*10586*/       OPC_Scope, 27, /*->10615*/ // 3 children in Scope
/*10588*/         OPC_CheckChild0Type, MVT::v8i8,
/*10590*/         OPC_RecordChild1, // #1 = $Vm
/*10591*/         OPC_MoveParent,
/*10592*/         OPC_RecordChild1, // #2 = $src1
/*10593*/         OPC_CheckType, MVT::v8i16,
/*10595*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10597*/         OPC_EmitInteger, MVT::i32, 14, 
/*10600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10615*/       /*Scope*/ 27, /*->10643*/
/*10616*/         OPC_CheckChild0Type, MVT::v4i16,
/*10618*/         OPC_RecordChild1, // #1 = $Vm
/*10619*/         OPC_MoveParent,
/*10620*/         OPC_RecordChild1, // #2 = $src1
/*10621*/         OPC_CheckType, MVT::v4i32,
/*10623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10625*/         OPC_EmitInteger, MVT::i32, 14, 
/*10628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10643*/       /*Scope*/ 27, /*->10671*/
/*10644*/         OPC_CheckChild0Type, MVT::v2i32,
/*10646*/         OPC_RecordChild1, // #1 = $Vm
/*10647*/         OPC_MoveParent,
/*10648*/         OPC_RecordChild1, // #2 = $src1
/*10649*/         OPC_CheckType, MVT::v2i64,
/*10651*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10653*/         OPC_EmitInteger, MVT::i32, 14, 
/*10656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10671*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10762
/*10675*/       OPC_RecordChild0, // #0 = $Vn
/*10676*/       OPC_Scope, 27, /*->10705*/ // 3 children in Scope
/*10678*/         OPC_CheckChild0Type, MVT::v8i8,
/*10680*/         OPC_RecordChild1, // #1 = $Vm
/*10681*/         OPC_MoveParent,
/*10682*/         OPC_RecordChild1, // #2 = $src1
/*10683*/         OPC_CheckType, MVT::v8i16,
/*10685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10687*/         OPC_EmitInteger, MVT::i32, 14, 
/*10690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10705*/       /*Scope*/ 27, /*->10733*/
/*10706*/         OPC_CheckChild0Type, MVT::v4i16,
/*10708*/         OPC_RecordChild1, // #1 = $Vm
/*10709*/         OPC_MoveParent,
/*10710*/         OPC_RecordChild1, // #2 = $src1
/*10711*/         OPC_CheckType, MVT::v4i32,
/*10713*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10715*/         OPC_EmitInteger, MVT::i32, 14, 
/*10718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10733*/       /*Scope*/ 27, /*->10761*/
/*10734*/         OPC_CheckChild0Type, MVT::v2i32,
/*10736*/         OPC_RecordChild1, // #1 = $Vm
/*10737*/         OPC_MoveParent,
/*10738*/         OPC_RecordChild1, // #2 = $src1
/*10739*/         OPC_CheckType, MVT::v2i64,
/*10741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10743*/         OPC_EmitInteger, MVT::i32, 14, 
/*10746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10761*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10763*/   /*Scope*/ 44|128,1/*172*/, /*->10937*/
/*10765*/     OPC_RecordChild0, // #0 = $Vn
/*10766*/     OPC_RecordChild1, // #1 = $Vm
/*10767*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10789
/*10770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10772*/       OPC_EmitInteger, MVT::i32, 14, 
/*10775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10810
/*10791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10793*/       OPC_EmitInteger, MVT::i32, 14, 
/*10796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10831
/*10812*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10814*/       OPC_EmitInteger, MVT::i32, 14, 
/*10817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10852
/*10833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10835*/       OPC_EmitInteger, MVT::i32, 14, 
/*10838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10873
/*10854*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10856*/       OPC_EmitInteger, MVT::i32, 14, 
/*10859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10894
/*10875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10877*/       OPC_EmitInteger, MVT::i32, 14, 
/*10880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10915
/*10896*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10898*/       OPC_EmitInteger, MVT::i32, 14, 
/*10901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10936
/*10917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10919*/       OPC_EmitInteger, MVT::i32, 14, 
/*10922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10937*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,47/*6047*/,  TARGET_VAL(ISD::OR),// ->16989
/*10942*/   OPC_Scope, 48|128,6/*816*/, /*->11761*/ // 17 children in Scope
/*10945*/     OPC_MoveChild, 0,
/*10947*/     OPC_Scope, 91, /*->11040*/ // 9 children in Scope
/*10949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10952*/       OPC_MoveChild, 0,
/*10954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10957*/       OPC_RecordChild0, // #0 = $Rm
/*10958*/       OPC_MoveChild, 1,
/*10960*/       OPC_CheckInteger, 24, 
/*10962*/       OPC_CheckType, MVT::i32,
/*10964*/       OPC_MoveParent,
/*10965*/       OPC_MoveParent,
/*10966*/       OPC_MoveChild, 1,
/*10968*/       OPC_CheckInteger, 16, 
/*10970*/       OPC_CheckType, MVT::i32,
/*10972*/       OPC_MoveParent,
/*10973*/       OPC_MoveParent,
/*10974*/       OPC_MoveChild, 1,
/*10976*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10979*/       OPC_MoveChild, 0,
/*10981*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10984*/       OPC_MoveChild, 0,
/*10986*/       OPC_CheckSame, 0,
/*10988*/       OPC_MoveParent,
/*10989*/       OPC_MoveChild, 1,
/*10991*/       OPC_CheckInteger, 8, 
/*10993*/       OPC_CheckType, MVT::i32,
/*10995*/       OPC_MoveParent,
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_MoveParent,
/*10998*/       OPC_CheckType, MVT::i32,
/*11000*/       OPC_Scope, 18, /*->11020*/ // 2 children in Scope
/*11002*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11004*/         OPC_EmitInteger, MVT::i32, 14, 
/*11007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11020*/       /*Scope*/ 18, /*->11039*/
/*11021*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11023*/         OPC_EmitInteger, MVT::i32, 14, 
/*11026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11039*/       0, /*End of Scope*/
/*11040*/     /*Scope*/ 91, /*->11132*/
/*11041*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11044*/       OPC_MoveChild, 0,
/*11046*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11049*/       OPC_RecordChild0, // #0 = $Rm
/*11050*/       OPC_MoveChild, 1,
/*11052*/       OPC_CheckInteger, 8, 
/*11054*/       OPC_CheckType, MVT::i32,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_MoveChild, 1,
/*11061*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11064*/       OPC_MoveChild, 0,
/*11066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11069*/       OPC_MoveChild, 0,
/*11071*/       OPC_CheckSame, 0,
/*11073*/       OPC_MoveParent,
/*11074*/       OPC_MoveChild, 1,
/*11076*/       OPC_CheckInteger, 24, 
/*11078*/       OPC_CheckType, MVT::i32,
/*11080*/       OPC_MoveParent,
/*11081*/       OPC_MoveParent,
/*11082*/       OPC_MoveChild, 1,
/*11084*/       OPC_CheckInteger, 16, 
/*11086*/       OPC_CheckType, MVT::i32,
/*11088*/       OPC_MoveParent,
/*11089*/       OPC_MoveParent,
/*11090*/       OPC_CheckType, MVT::i32,
/*11092*/       OPC_Scope, 18, /*->11112*/ // 2 children in Scope
/*11094*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11096*/         OPC_EmitInteger, MVT::i32, 14, 
/*11099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11112*/       /*Scope*/ 18, /*->11131*/
/*11113*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11115*/         OPC_EmitInteger, MVT::i32, 14, 
/*11118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11131*/       0, /*End of Scope*/
/*11132*/     /*Scope*/ 57, /*->11190*/
/*11133*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11137*/       OPC_RecordChild0, // #0 = $Rn
/*11138*/       OPC_MoveParent,
/*11139*/       OPC_MoveChild, 1,
/*11141*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11147*/       OPC_MoveChild, 0,
/*11149*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11152*/       OPC_RecordChild0, // #1 = $Rm
/*11153*/       OPC_RecordChild1, // #2 = $sh
/*11154*/       OPC_MoveChild, 1,
/*11156*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11159*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11161*/       OPC_CheckType, MVT::i32,
/*11163*/       OPC_MoveParent,
/*11164*/       OPC_MoveParent,
/*11165*/       OPC_MoveParent,
/*11166*/       OPC_CheckType, MVT::i32,
/*11168*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11170*/       OPC_EmitConvertToTarget, 2,
/*11172*/       OPC_EmitInteger, MVT::i32, 14, 
/*11175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11190*/     /*Scope*/ 100, /*->11291*/
/*11191*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11197*/       OPC_RecordChild0, // #0 = $Rn
/*11198*/       OPC_MoveParent,
/*11199*/       OPC_MoveChild, 1,
/*11201*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11205*/       OPC_MoveChild, 0,
/*11207*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11249
/*11211*/         OPC_RecordChild0, // #1 = $Rm
/*11212*/         OPC_RecordChild1, // #2 = $sh
/*11213*/         OPC_MoveChild, 1,
/*11215*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11218*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11220*/         OPC_CheckType, MVT::i32,
/*11222*/         OPC_MoveParent,
/*11223*/         OPC_MoveParent,
/*11224*/         OPC_MoveParent,
/*11225*/         OPC_CheckType, MVT::i32,
/*11227*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11229*/         OPC_EmitConvertToTarget, 2,
/*11231*/         OPC_EmitInteger, MVT::i32, 14, 
/*11234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11290
/*11252*/         OPC_RecordChild0, // #1 = $src2
/*11253*/         OPC_RecordChild1, // #2 = $sh
/*11254*/         OPC_MoveChild, 1,
/*11256*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11259*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11261*/         OPC_CheckType, MVT::i32,
/*11263*/         OPC_MoveParent,
/*11264*/         OPC_MoveParent,
/*11265*/         OPC_MoveParent,
/*11266*/         OPC_CheckType, MVT::i32,
/*11268*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11270*/         OPC_EmitConvertToTarget, 2,
/*11272*/         OPC_EmitInteger, MVT::i32, 14, 
/*11275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11291*/     /*Scope*/ 57, /*->11349*/
/*11292*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11296*/       OPC_RecordChild0, // #0 = $Rn
/*11297*/       OPC_MoveParent,
/*11298*/       OPC_MoveChild, 1,
/*11300*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11306*/       OPC_MoveChild, 0,
/*11308*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11311*/       OPC_RecordChild0, // #1 = $Rm
/*11312*/       OPC_RecordChild1, // #2 = $sh
/*11313*/       OPC_MoveChild, 1,
/*11315*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11318*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11320*/       OPC_CheckType, MVT::i32,
/*11322*/       OPC_MoveParent,
/*11323*/       OPC_MoveParent,
/*11324*/       OPC_MoveParent,
/*11325*/       OPC_CheckType, MVT::i32,
/*11327*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11329*/       OPC_EmitConvertToTarget, 2,
/*11331*/       OPC_EmitInteger, MVT::i32, 14, 
/*11334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11349*/     /*Scope*/ 27|128,1/*155*/, /*->11506*/
/*11351*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11357*/       OPC_Scope, 94, /*->11453*/ // 2 children in Scope
/*11359*/         OPC_RecordChild0, // #0 = $Rn
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_MoveChild, 1,
/*11363*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11367*/         OPC_MoveChild, 0,
/*11369*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11411
/*11373*/           OPC_RecordChild0, // #1 = $Rm
/*11374*/           OPC_RecordChild1, // #2 = $sh
/*11375*/           OPC_MoveChild, 1,
/*11377*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11380*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11382*/           OPC_CheckType, MVT::i32,
/*11384*/           OPC_MoveParent,
/*11385*/           OPC_MoveParent,
/*11386*/           OPC_MoveParent,
/*11387*/           OPC_CheckType, MVT::i32,
/*11389*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11391*/           OPC_EmitConvertToTarget, 2,
/*11393*/           OPC_EmitInteger, MVT::i32, 14, 
/*11396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11399*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11452
/*11414*/           OPC_RecordChild0, // #1 = $src2
/*11415*/           OPC_RecordChild1, // #2 = $sh
/*11416*/           OPC_MoveChild, 1,
/*11418*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11421*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11423*/           OPC_CheckType, MVT::i32,
/*11425*/           OPC_MoveParent,
/*11426*/           OPC_MoveParent,
/*11427*/           OPC_MoveParent,
/*11428*/           OPC_CheckType, MVT::i32,
/*11430*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11432*/           OPC_EmitConvertToTarget, 2,
/*11434*/           OPC_EmitInteger, MVT::i32, 14, 
/*11437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11453*/       /*Scope*/ 51, /*->11505*/
/*11454*/         OPC_MoveChild, 0,
/*11456*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11459*/         OPC_RecordChild0, // #0 = $Rm
/*11460*/         OPC_RecordChild1, // #1 = $sh
/*11461*/         OPC_MoveChild, 1,
/*11463*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11466*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11468*/         OPC_CheckType, MVT::i32,
/*11470*/         OPC_MoveParent,
/*11471*/         OPC_MoveParent,
/*11472*/         OPC_MoveParent,
/*11473*/         OPC_MoveChild, 1,
/*11475*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11479*/         OPC_RecordChild0, // #2 = $Rn
/*11480*/         OPC_MoveParent,
/*11481*/         OPC_CheckType, MVT::i32,
/*11483*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11485*/         OPC_EmitConvertToTarget, 1,
/*11487*/         OPC_EmitInteger, MVT::i32, 14, 
/*11490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11505*/       0, /*End of Scope*/
/*11506*/     /*Scope*/ 57, /*->11564*/
/*11507*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11511*/       OPC_MoveChild, 0,
/*11513*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11516*/       OPC_RecordChild0, // #0 = $Rm
/*11517*/       OPC_RecordChild1, // #1 = $sh
/*11518*/       OPC_MoveChild, 1,
/*11520*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11523*/       OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11525*/       OPC_CheckType, MVT::i32,
/*11527*/       OPC_MoveParent,
/*11528*/       OPC_MoveParent,
/*11529*/       OPC_MoveParent,
/*11530*/       OPC_MoveChild, 1,
/*11532*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11538*/       OPC_RecordChild0, // #2 = $Rn
/*11539*/       OPC_MoveParent,
/*11540*/       OPC_CheckType, MVT::i32,
/*11542*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11544*/       OPC_EmitConvertToTarget, 1,
/*11546*/       OPC_EmitInteger, MVT::i32, 14, 
/*11549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11564*/     /*Scope*/ 57, /*->11622*/
/*11565*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11571*/       OPC_MoveChild, 0,
/*11573*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11576*/       OPC_RecordChild0, // #0 = $Rm
/*11577*/       OPC_RecordChild1, // #1 = $sh
/*11578*/       OPC_MoveChild, 1,
/*11580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11583*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11585*/       OPC_CheckType, MVT::i32,
/*11587*/       OPC_MoveParent,
/*11588*/       OPC_MoveParent,
/*11589*/       OPC_MoveParent,
/*11590*/       OPC_MoveChild, 1,
/*11592*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11596*/       OPC_RecordChild0, // #2 = $Rn
/*11597*/       OPC_MoveParent,
/*11598*/       OPC_CheckType, MVT::i32,
/*11600*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11602*/       OPC_EmitConvertToTarget, 1,
/*11604*/       OPC_EmitInteger, MVT::i32, 14, 
/*11607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11622*/     /*Scope*/ 8|128,1/*136*/, /*->11760*/
/*11624*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11628*/       OPC_MoveChild, 0,
/*11630*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11682
/*11634*/         OPC_RecordChild0, // #0 = $Rm
/*11635*/         OPC_RecordChild1, // #1 = $sh
/*11636*/         OPC_MoveChild, 1,
/*11638*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11641*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11643*/         OPC_CheckType, MVT::i32,
/*11645*/         OPC_MoveParent,
/*11646*/         OPC_MoveParent,
/*11647*/         OPC_MoveParent,
/*11648*/         OPC_MoveChild, 1,
/*11650*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11656*/         OPC_RecordChild0, // #2 = $Rn
/*11657*/         OPC_MoveParent,
/*11658*/         OPC_CheckType, MVT::i32,
/*11660*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11662*/         OPC_EmitConvertToTarget, 1,
/*11664*/         OPC_EmitInteger, MVT::i32, 14, 
/*11667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11759
/*11685*/         OPC_RecordChild0, // #0 = $src2
/*11686*/         OPC_RecordChild1, // #1 = $sh
/*11687*/         OPC_MoveChild, 1,
/*11689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11692*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11694*/         OPC_CheckType, MVT::i32,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_MoveParent,
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_MoveChild, 1,
/*11701*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11707*/         OPC_RecordChild0, // #2 = $src1
/*11708*/         OPC_MoveParent,
/*11709*/         OPC_CheckType, MVT::i32,
/*11711*/         OPC_Scope, 22, /*->11735*/ // 2 children in Scope
/*11713*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11715*/           OPC_EmitConvertToTarget, 1,
/*11717*/           OPC_EmitInteger, MVT::i32, 14, 
/*11720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11735*/         /*Scope*/ 22, /*->11758*/
/*11736*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11738*/           OPC_EmitConvertToTarget, 1,
/*11740*/           OPC_EmitInteger, MVT::i32, 14, 
/*11743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11746*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11758*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11760*/     0, /*End of Scope*/
/*11761*/   /*Scope*/ 51, /*->11813*/
/*11762*/     OPC_RecordChild0, // #0 = $Rn
/*11763*/     OPC_MoveChild, 1,
/*11765*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11768*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11769*/     OPC_MoveChild, 1,
/*11771*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11782*/     OPC_MoveParent,
/*11783*/     OPC_MoveParent,
/*11784*/     OPC_CheckType, MVT::i32,
/*11786*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11788*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11791*/     OPC_EmitInteger, MVT::i32, 14, 
/*11794*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11813*/   /*Scope*/ 74|128,4/*586*/, /*->12401*/
/*11815*/     OPC_MoveChild, 0,
/*11817*/     OPC_Scope, 49, /*->11868*/ // 10 children in Scope
/*11819*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11822*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11823*/       OPC_MoveChild, 1,
/*11825*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11836*/       OPC_MoveParent,
/*11837*/       OPC_MoveParent,
/*11838*/       OPC_RecordChild1, // #1 = $Rn
/*11839*/       OPC_CheckType, MVT::i32,
/*11841*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11843*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11846*/       OPC_EmitInteger, MVT::i32, 14, 
/*11849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11855*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11868*/     /*Scope*/ 68, /*->11937*/
/*11869*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11873*/       OPC_RecordChild0, // #0 = $Rn
/*11874*/       OPC_MoveParent,
/*11875*/       OPC_MoveChild, 1,
/*11877*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11883*/       OPC_RecordChild0, // #1 = $Rm
/*11884*/       OPC_MoveParent,
/*11885*/       OPC_CheckType, MVT::i32,
/*11887*/       OPC_Scope, 23, /*->11912*/ // 2 children in Scope
/*11889*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11891*/         OPC_EmitInteger, MVT::i32, 0, 
/*11894*/         OPC_EmitInteger, MVT::i32, 14, 
/*11897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11900*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11912*/       /*Scope*/ 23, /*->11936*/
/*11913*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11915*/         OPC_EmitInteger, MVT::i32, 0, 
/*11918*/         OPC_EmitInteger, MVT::i32, 14, 
/*11921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11936*/       0, /*End of Scope*/
/*11937*/     /*Scope*/ 68, /*->12006*/
/*11938*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11944*/       OPC_RecordChild0, // #0 = $Rm
/*11945*/       OPC_MoveParent,
/*11946*/       OPC_MoveChild, 1,
/*11948*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11952*/       OPC_RecordChild0, // #1 = $Rn
/*11953*/       OPC_MoveParent,
/*11954*/       OPC_CheckType, MVT::i32,
/*11956*/       OPC_Scope, 23, /*->11981*/ // 2 children in Scope
/*11958*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11960*/         OPC_EmitInteger, MVT::i32, 0, 
/*11963*/         OPC_EmitInteger, MVT::i32, 14, 
/*11966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11981*/       /*Scope*/ 23, /*->12005*/
/*11982*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11984*/         OPC_EmitInteger, MVT::i32, 0, 
/*11987*/         OPC_EmitInteger, MVT::i32, 14, 
/*11990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12005*/       0, /*End of Scope*/
/*12006*/     /*Scope*/ 48, /*->12055*/
/*12007*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12011*/       OPC_RecordChild0, // #0 = $Rn
/*12012*/       OPC_MoveParent,
/*12013*/       OPC_MoveChild, 1,
/*12015*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12018*/       OPC_RecordChild0, // #1 = $Rm
/*12019*/       OPC_RecordChild1, // #2 = $sh
/*12020*/       OPC_MoveChild, 1,
/*12022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12025*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12027*/       OPC_CheckType, MVT::i32,
/*12029*/       OPC_MoveParent,
/*12030*/       OPC_MoveParent,
/*12031*/       OPC_CheckType, MVT::i32,
/*12033*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12035*/       OPC_EmitConvertToTarget, 2,
/*12037*/       OPC_EmitInteger, MVT::i32, 14, 
/*12040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12055*/     /*Scope*/ 50, /*->12106*/
/*12056*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12062*/       OPC_RecordChild0, // #0 = $src1
/*12063*/       OPC_MoveParent,
/*12064*/       OPC_MoveChild, 1,
/*12066*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12069*/       OPC_RecordChild0, // #1 = $src2
/*12070*/       OPC_RecordChild1, // #2 = $sh
/*12071*/       OPC_MoveChild, 1,
/*12073*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12076*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12078*/       OPC_CheckType, MVT::i32,
/*12080*/       OPC_MoveParent,
/*12081*/       OPC_MoveParent,
/*12082*/       OPC_CheckType, MVT::i32,
/*12084*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12086*/       OPC_EmitConvertToTarget, 2,
/*12088*/       OPC_EmitInteger, MVT::i32, 14, 
/*12091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12106*/     /*Scope*/ 48, /*->12155*/
/*12107*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12111*/       OPC_RecordChild0, // #0 = $src1
/*12112*/       OPC_MoveParent,
/*12113*/       OPC_MoveChild, 1,
/*12115*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12118*/       OPC_RecordChild0, // #1 = $src2
/*12119*/       OPC_RecordChild1, // #2 = $sh
/*12120*/       OPC_MoveChild, 1,
/*12122*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12125*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12127*/       OPC_CheckType, MVT::i32,
/*12129*/       OPC_MoveParent,
/*12130*/       OPC_MoveParent,
/*12131*/       OPC_CheckType, MVT::i32,
/*12133*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12135*/       OPC_EmitConvertToTarget, 2,
/*12137*/       OPC_EmitInteger, MVT::i32, 14, 
/*12140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12155*/     /*Scope*/ 50, /*->12206*/
/*12156*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12162*/       OPC_RecordChild0, // #0 = $src1
/*12163*/       OPC_MoveParent,
/*12164*/       OPC_MoveChild, 1,
/*12166*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12169*/       OPC_RecordChild0, // #1 = $src2
/*12170*/       OPC_RecordChild1, // #2 = $sh
/*12171*/       OPC_MoveChild, 1,
/*12173*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12176*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12178*/       OPC_CheckType, MVT::i32,
/*12180*/       OPC_MoveParent,
/*12181*/       OPC_MoveParent,
/*12182*/       OPC_CheckType, MVT::i32,
/*12184*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12186*/       OPC_EmitConvertToTarget, 2,
/*12188*/       OPC_EmitInteger, MVT::i32, 14, 
/*12191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12206*/     /*Scope*/ 74, /*->12281*/
/*12207*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12210*/       OPC_RecordChild0, // #0 = $Rm
/*12211*/       OPC_RecordChild1, // #1 = $sh
/*12212*/       OPC_MoveChild, 1,
/*12214*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12217*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12219*/       OPC_CheckType, MVT::i32,
/*12221*/       OPC_MoveParent,
/*12222*/       OPC_MoveParent,
/*12223*/       OPC_MoveChild, 1,
/*12225*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12229*/       OPC_RecordChild0, // #2 = $Rn
/*12230*/       OPC_MoveParent,
/*12231*/       OPC_CheckType, MVT::i32,
/*12233*/       OPC_Scope, 22, /*->12257*/ // 2 children in Scope
/*12235*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12237*/         OPC_EmitConvertToTarget, 1,
/*12239*/         OPC_EmitInteger, MVT::i32, 14, 
/*12242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12257*/       /*Scope*/ 22, /*->12280*/
/*12258*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12260*/         OPC_EmitConvertToTarget, 1,
/*12262*/         OPC_EmitInteger, MVT::i32, 14, 
/*12265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12280*/       0, /*End of Scope*/
/*12281*/     /*Scope*/ 76, /*->12358*/
/*12282*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12285*/       OPC_RecordChild0, // #0 = $src2
/*12286*/       OPC_RecordChild1, // #1 = $sh
/*12287*/       OPC_MoveChild, 1,
/*12289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12292*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12294*/       OPC_CheckType, MVT::i32,
/*12296*/       OPC_MoveParent,
/*12297*/       OPC_MoveParent,
/*12298*/       OPC_MoveChild, 1,
/*12300*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12306*/       OPC_RecordChild0, // #2 = $src1
/*12307*/       OPC_MoveParent,
/*12308*/       OPC_CheckType, MVT::i32,
/*12310*/       OPC_Scope, 22, /*->12334*/ // 2 children in Scope
/*12312*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12314*/         OPC_EmitConvertToTarget, 1,
/*12316*/         OPC_EmitInteger, MVT::i32, 14, 
/*12319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12334*/       /*Scope*/ 22, /*->12357*/
/*12335*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12337*/         OPC_EmitConvertToTarget, 1,
/*12339*/         OPC_EmitInteger, MVT::i32, 14, 
/*12342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12357*/       0, /*End of Scope*/
/*12358*/     /*Scope*/ 41, /*->12400*/
/*12359*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12363*/       OPC_RecordChild0, // #0 = $src
/*12364*/       OPC_MoveParent,
/*12365*/       OPC_RecordChild1, // #1 = $imm
/*12366*/       OPC_MoveChild, 1,
/*12368*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12371*/       OPC_CheckPredicate, 18, // Predicate_lo16AllZero
/*12373*/       OPC_MoveParent,
/*12374*/       OPC_CheckType, MVT::i32,
/*12376*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12378*/       OPC_EmitConvertToTarget, 1,
/*12380*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12383*/       OPC_EmitInteger, MVT::i32, 14, 
/*12386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12400*/     0, /*End of Scope*/
/*12401*/   /*Scope*/ 32, /*->12434*/
/*12402*/     OPC_RecordChild0, // #0 = $Rn
/*12403*/     OPC_RecordChild1, // #1 = $shift
/*12404*/     OPC_CheckType, MVT::i32,
/*12406*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12408*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12411*/     OPC_EmitInteger, MVT::i32, 14, 
/*12414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12434*/   /*Scope*/ 43, /*->12478*/
/*12435*/     OPC_MoveChild, 0,
/*12437*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12441*/     OPC_RecordChild0, // #0 = $src
/*12442*/     OPC_MoveParent,
/*12443*/     OPC_RecordChild1, // #1 = $imm
/*12444*/     OPC_MoveChild, 1,
/*12446*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12449*/     OPC_CheckPredicate, 18, // Predicate_lo16AllZero
/*12451*/     OPC_MoveParent,
/*12452*/     OPC_CheckType, MVT::i32,
/*12454*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12456*/     OPC_EmitConvertToTarget, 1,
/*12458*/     OPC_EmitNodeXForm, 7, 2, // hi16
/*12461*/     OPC_EmitInteger, MVT::i32, 14, 
/*12464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12467*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12478*/   /*Scope*/ 21|128,1/*149*/, /*->12629*/
/*12480*/     OPC_RecordChild0, // #0 = $Rn
/*12481*/     OPC_Scope, 56, /*->12539*/ // 3 children in Scope
/*12483*/       OPC_MoveChild, 1,
/*12485*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12488*/       OPC_RecordChild0, // #1 = $imm
/*12489*/       OPC_MoveChild, 0,
/*12491*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12494*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12496*/       OPC_MoveParent,
/*12497*/       OPC_MoveChild, 1,
/*12499*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12510*/       OPC_MoveParent,
/*12511*/       OPC_MoveParent,
/*12512*/       OPC_CheckType, MVT::i32,
/*12514*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12516*/       OPC_EmitConvertToTarget, 1,
/*12518*/       OPC_EmitInteger, MVT::i32, 14, 
/*12521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12539*/     /*Scope*/ 31, /*->12571*/
/*12540*/       OPC_RecordChild1, // #1 = $Rn
/*12541*/       OPC_CheckType, MVT::i32,
/*12543*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12545*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12548*/       OPC_EmitInteger, MVT::i32, 14, 
/*12551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12571*/     /*Scope*/ 56, /*->12628*/
/*12572*/       OPC_MoveChild, 1,
/*12574*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12577*/       OPC_MoveChild, 0,
/*12579*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12590*/       OPC_MoveParent,
/*12591*/       OPC_RecordChild1, // #1 = $imm
/*12592*/       OPC_MoveChild, 1,
/*12594*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12597*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12599*/       OPC_MoveParent,
/*12600*/       OPC_MoveParent,
/*12601*/       OPC_CheckType, MVT::i32,
/*12603*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12605*/       OPC_EmitConvertToTarget, 1,
/*12607*/       OPC_EmitInteger, MVT::i32, 14, 
/*12610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12628*/     0, /*End of Scope*/
/*12629*/   /*Scope*/ 113, /*->12743*/
/*12630*/     OPC_MoveChild, 0,
/*12632*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12635*/     OPC_Scope, 52, /*->12689*/ // 2 children in Scope
/*12637*/       OPC_RecordChild0, // #0 = $imm
/*12638*/       OPC_MoveChild, 0,
/*12640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12643*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12645*/       OPC_MoveParent,
/*12646*/       OPC_MoveChild, 1,
/*12648*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12659*/       OPC_MoveParent,
/*12660*/       OPC_MoveParent,
/*12661*/       OPC_RecordChild1, // #1 = $Rn
/*12662*/       OPC_CheckType, MVT::i32,
/*12664*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12666*/       OPC_EmitConvertToTarget, 0,
/*12668*/       OPC_EmitInteger, MVT::i32, 14, 
/*12671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12689*/     /*Scope*/ 52, /*->12742*/
/*12690*/       OPC_MoveChild, 0,
/*12692*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12703*/       OPC_MoveParent,
/*12704*/       OPC_RecordChild1, // #0 = $imm
/*12705*/       OPC_MoveChild, 1,
/*12707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12710*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12712*/       OPC_MoveParent,
/*12713*/       OPC_MoveParent,
/*12714*/       OPC_RecordChild1, // #1 = $Rn
/*12715*/       OPC_CheckType, MVT::i32,
/*12717*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12719*/       OPC_EmitConvertToTarget, 0,
/*12721*/       OPC_EmitInteger, MVT::i32, 14, 
/*12724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12742*/     0, /*End of Scope*/
/*12743*/   /*Scope*/ 40|128,1/*168*/, /*->12913*/
/*12745*/     OPC_RecordChild0, // #0 = $Rn
/*12746*/     OPC_Scope, 117, /*->12865*/ // 2 children in Scope
/*12748*/       OPC_RecordChild1, // #1 = $shift
/*12749*/       OPC_CheckType, MVT::i32,
/*12751*/       OPC_Scope, 27, /*->12780*/ // 4 children in Scope
/*12753*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12755*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12758*/         OPC_EmitInteger, MVT::i32, 14, 
/*12761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12780*/       /*Scope*/ 27, /*->12808*/
/*12781*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12783*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12786*/         OPC_EmitInteger, MVT::i32, 14, 
/*12789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12808*/       /*Scope*/ 27, /*->12836*/
/*12809*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12811*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12814*/         OPC_EmitInteger, MVT::i32, 14, 
/*12817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12836*/       /*Scope*/ 27, /*->12864*/
/*12837*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12839*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12842*/         OPC_EmitInteger, MVT::i32, 14, 
/*12845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12864*/       0, /*End of Scope*/
/*12865*/     /*Scope*/ 46, /*->12912*/
/*12866*/       OPC_MoveChild, 1,
/*12868*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12871*/       OPC_RecordChild0, // #1 = $Rm
/*12872*/       OPC_MoveChild, 1,
/*12874*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12885*/       OPC_MoveParent,
/*12886*/       OPC_MoveParent,
/*12887*/       OPC_CheckType, MVT::i32,
/*12889*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12891*/       OPC_EmitInteger, MVT::i32, 14, 
/*12894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12912*/     0, /*End of Scope*/
/*12913*/   /*Scope*/ 47, /*->12961*/
/*12914*/     OPC_MoveChild, 0,
/*12916*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12919*/     OPC_RecordChild0, // #0 = $Rm
/*12920*/     OPC_MoveChild, 1,
/*12922*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12933*/     OPC_MoveParent,
/*12934*/     OPC_MoveParent,
/*12935*/     OPC_RecordChild1, // #1 = $Rn
/*12936*/     OPC_CheckType, MVT::i32,
/*12938*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12940*/     OPC_EmitInteger, MVT::i32, 14, 
/*12943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12946*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12949*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
              // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
              // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*12961*/   /*Scope*/ 61, /*->13023*/
/*12962*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12968*/     OPC_RecordChild0, // #0 = $src
/*12969*/     OPC_CheckType, MVT::i32,
/*12971*/     OPC_Scope, 24, /*->12997*/ // 2 children in Scope
/*12973*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12975*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*12980*/       OPC_EmitInteger, MVT::i32, 14, 
/*12983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*12997*/     /*Scope*/ 24, /*->13022*/
/*12998*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13000*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13005*/       OPC_EmitInteger, MVT::i32, 14, 
/*13008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*13022*/     0, /*End of Scope*/
/*13023*/   /*Scope*/ 57|128,1/*185*/, /*->13210*/
/*13025*/     OPC_RecordChild0, // #0 = $Rn
/*13026*/     OPC_RecordChild1, // #1 = $imm
/*13027*/     OPC_Scope, 103, /*->13132*/ // 2 children in Scope
/*13029*/       OPC_MoveChild, 1,
/*13031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13034*/       OPC_Scope, 30, /*->13066*/ // 3 children in Scope
/*13036*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*13038*/         OPC_MoveParent,
/*13039*/         OPC_CheckType, MVT::i32,
/*13041*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13043*/         OPC_EmitConvertToTarget, 1,
/*13045*/         OPC_EmitInteger, MVT::i32, 14, 
/*13048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*13066*/       /*Scope*/ 30, /*->13097*/
/*13067*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*13069*/         OPC_MoveParent,
/*13070*/         OPC_CheckType, MVT::i32,
/*13072*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13074*/         OPC_EmitConvertToTarget, 1,
/*13076*/         OPC_EmitInteger, MVT::i32, 14, 
/*13079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*13097*/       /*Scope*/ 33, /*->13131*/
/*13098*/         OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*13100*/         OPC_MoveParent,
/*13101*/         OPC_CheckType, MVT::i32,
/*13103*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13105*/         OPC_EmitConvertToTarget, 1,
/*13107*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*13110*/         OPC_EmitInteger, MVT::i32, 14, 
/*13113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13131*/       0, /*End of Scope*/
/*13132*/     /*Scope*/ 76, /*->13209*/
/*13133*/       OPC_CheckType, MVT::i32,
/*13135*/       OPC_Scope, 23, /*->13160*/ // 3 children in Scope
/*13137*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13139*/         OPC_EmitInteger, MVT::i32, 14, 
/*13142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13148*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13160*/       /*Scope*/ 23, /*->13184*/
/*13161*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13163*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13166*/         OPC_EmitInteger, MVT::i32, 14, 
/*13169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13184*/       /*Scope*/ 23, /*->13208*/
/*13185*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13187*/         OPC_EmitInteger, MVT::i32, 14, 
/*13190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13208*/       0, /*End of Scope*/
/*13209*/     0, /*End of Scope*/
/*13210*/   /*Scope*/ 15|128,26/*3343*/, /*->16555*/
/*13212*/     OPC_MoveChild, 0,
/*13214*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13217*/     OPC_Scope, 94|128,5/*734*/, /*->13954*/ // 8 children in Scope
/*13220*/       OPC_RecordChild0, // #0 = $Vn
/*13221*/       OPC_Scope, 22|128,4/*534*/, /*->13758*/ // 2 children in Scope
/*13224*/         OPC_RecordChild1, // #1 = $Vd
/*13225*/         OPC_MoveParent,
/*13226*/         OPC_MoveChild, 1,
/*13228*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13231*/         OPC_Scope, 60|128,1/*188*/, /*->13422*/ // 4 children in Scope
/*13234*/           OPC_RecordChild0, // #2 = $Vm
/*13235*/           OPC_MoveChild, 1,
/*13237*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13240*/           OPC_MoveChild, 0,
/*13242*/           OPC_Scope, 127, /*->13371*/ // 2 children in Scope
/*13244*/             OPC_CheckSame, 1,
/*13246*/             OPC_MoveParent,
/*13247*/             OPC_MoveChild, 1,
/*13249*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13252*/             OPC_MoveChild, 0,
/*13254*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13257*/             OPC_MoveChild, 0,
/*13259*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13262*/             OPC_MoveParent,
/*13263*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13265*/             OPC_SwitchType /*2 cases */, 50,  MVT::v8i8,// ->13318
/*13268*/               OPC_MoveParent,
/*13269*/               OPC_MoveParent,
/*13270*/               OPC_MoveParent,
/*13271*/               OPC_MoveParent,
/*13272*/               OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->13295
/*13275*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13277*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13280*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13283*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                        /*SwitchType*/ 20,  MVT::v1i64,// ->13317
/*13297*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13299*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13302*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13305*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                        0, // EndSwitchType
                      /*SwitchType*/ 50,  MVT::v16i8,// ->13370
/*13320*/               OPC_MoveParent,
/*13321*/               OPC_MoveParent,
/*13322*/               OPC_MoveParent,
/*13323*/               OPC_MoveParent,
/*13324*/               OPC_SwitchType /*2 cases */, 20,  MVT::v4i32,// ->13347
/*13327*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13329*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13332*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13335*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                        /*SwitchType*/ 20,  MVT::v2i64,// ->13369
/*13349*/                 OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13351*/                 OPC_EmitInteger, MVT::i32, 14, 
/*13354*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13357*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                        0, // EndSwitchType
                      0, // EndSwitchType
/*13371*/           /*Scope*/ 49, /*->13421*/
/*13372*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13375*/             OPC_MoveChild, 0,
/*13377*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13380*/             OPC_MoveChild, 0,
/*13382*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13385*/             OPC_MoveParent,
/*13386*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13388*/             OPC_CheckType, MVT::v8i8,
/*13390*/             OPC_MoveParent,
/*13391*/             OPC_MoveParent,
/*13392*/             OPC_MoveChild, 1,
/*13394*/             OPC_CheckSame, 1,
/*13396*/             OPC_MoveParent,
/*13397*/             OPC_MoveParent,
/*13398*/             OPC_MoveParent,
/*13399*/             OPC_CheckType, MVT::v2i32,
/*13401*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13403*/             OPC_EmitInteger, MVT::i32, 14, 
/*13406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13409*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13421*/           0, /*End of Scope*/
/*13422*/         /*Scope*/ 111, /*->13534*/
/*13423*/           OPC_MoveChild, 0,
/*13425*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13428*/           OPC_MoveChild, 0,
/*13430*/           OPC_Scope, 50, /*->13482*/ // 2 children in Scope
/*13432*/             OPC_CheckSame, 1,
/*13434*/             OPC_MoveParent,
/*13435*/             OPC_MoveChild, 1,
/*13437*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13440*/             OPC_MoveChild, 0,
/*13442*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13445*/             OPC_MoveChild, 0,
/*13447*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13450*/             OPC_MoveParent,
/*13451*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13453*/             OPC_CheckType, MVT::v8i8,
/*13455*/             OPC_MoveParent,
/*13456*/             OPC_MoveParent,
/*13457*/             OPC_MoveParent,
/*13458*/             OPC_RecordChild1, // #2 = $Vm
/*13459*/             OPC_MoveParent,
/*13460*/             OPC_CheckType, MVT::v2i32,
/*13462*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13464*/             OPC_EmitInteger, MVT::i32, 14, 
/*13467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13470*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13482*/           /*Scope*/ 50, /*->13533*/
/*13483*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13486*/             OPC_MoveChild, 0,
/*13488*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13491*/             OPC_MoveChild, 0,
/*13493*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13496*/             OPC_MoveParent,
/*13497*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13499*/             OPC_CheckType, MVT::v8i8,
/*13501*/             OPC_MoveParent,
/*13502*/             OPC_MoveParent,
/*13503*/             OPC_MoveChild, 1,
/*13505*/             OPC_CheckSame, 1,
/*13507*/             OPC_MoveParent,
/*13508*/             OPC_MoveParent,
/*13509*/             OPC_RecordChild1, // #2 = $Vm
/*13510*/             OPC_MoveParent,
/*13511*/             OPC_CheckType, MVT::v2i32,
/*13513*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13515*/             OPC_EmitInteger, MVT::i32, 14, 
/*13518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13521*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13533*/           0, /*End of Scope*/
/*13534*/         /*Scope*/ 110, /*->13645*/
/*13535*/           OPC_RecordChild0, // #2 = $Vm
/*13536*/           OPC_MoveChild, 1,
/*13538*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13541*/           OPC_MoveChild, 0,
/*13543*/           OPC_Scope, 49, /*->13594*/ // 2 children in Scope
/*13545*/             OPC_CheckSame, 0,
/*13547*/             OPC_MoveParent,
/*13548*/             OPC_MoveChild, 1,
/*13550*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13553*/             OPC_MoveChild, 0,
/*13555*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13558*/             OPC_MoveChild, 0,
/*13560*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13563*/             OPC_MoveParent,
/*13564*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13566*/             OPC_CheckType, MVT::v8i8,
/*13568*/             OPC_MoveParent,
/*13569*/             OPC_MoveParent,
/*13570*/             OPC_MoveParent,
/*13571*/             OPC_MoveParent,
/*13572*/             OPC_CheckType, MVT::v2i32,
/*13574*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13576*/             OPC_EmitInteger, MVT::i32, 14, 
/*13579*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13582*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13594*/           /*Scope*/ 49, /*->13644*/
/*13595*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13598*/             OPC_MoveChild, 0,
/*13600*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13603*/             OPC_MoveChild, 0,
/*13605*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13608*/             OPC_MoveParent,
/*13609*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13611*/             OPC_CheckType, MVT::v8i8,
/*13613*/             OPC_MoveParent,
/*13614*/             OPC_MoveParent,
/*13615*/             OPC_MoveChild, 1,
/*13617*/             OPC_CheckSame, 0,
/*13619*/             OPC_MoveParent,
/*13620*/             OPC_MoveParent,
/*13621*/             OPC_MoveParent,
/*13622*/             OPC_CheckType, MVT::v2i32,
/*13624*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13626*/             OPC_EmitInteger, MVT::i32, 14, 
/*13629*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13632*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13644*/           0, /*End of Scope*/
/*13645*/         /*Scope*/ 111, /*->13757*/
/*13646*/           OPC_MoveChild, 0,
/*13648*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13651*/           OPC_MoveChild, 0,
/*13653*/           OPC_Scope, 50, /*->13705*/ // 2 children in Scope
/*13655*/             OPC_CheckSame, 0,
/*13657*/             OPC_MoveParent,
/*13658*/             OPC_MoveChild, 1,
/*13660*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13663*/             OPC_MoveChild, 0,
/*13665*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13668*/             OPC_MoveChild, 0,
/*13670*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13673*/             OPC_MoveParent,
/*13674*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13676*/             OPC_CheckType, MVT::v8i8,
/*13678*/             OPC_MoveParent,
/*13679*/             OPC_MoveParent,
/*13680*/             OPC_MoveParent,
/*13681*/             OPC_RecordChild1, // #2 = $Vm
/*13682*/             OPC_MoveParent,
/*13683*/             OPC_CheckType, MVT::v2i32,
/*13685*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13687*/             OPC_EmitInteger, MVT::i32, 14, 
/*13690*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13693*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13705*/           /*Scope*/ 50, /*->13756*/
/*13706*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13709*/             OPC_MoveChild, 0,
/*13711*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13714*/             OPC_MoveChild, 0,
/*13716*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13719*/             OPC_MoveParent,
/*13720*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13722*/             OPC_CheckType, MVT::v8i8,
/*13724*/             OPC_MoveParent,
/*13725*/             OPC_MoveParent,
/*13726*/             OPC_MoveChild, 1,
/*13728*/             OPC_CheckSame, 0,
/*13730*/             OPC_MoveParent,
/*13731*/             OPC_MoveParent,
/*13732*/             OPC_RecordChild1, // #2 = $Vm
/*13733*/             OPC_MoveParent,
/*13734*/             OPC_CheckType, MVT::v2i32,
/*13736*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13738*/             OPC_EmitInteger, MVT::i32, 14, 
/*13741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13744*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13756*/           0, /*End of Scope*/
/*13757*/         0, /*End of Scope*/
/*13758*/       /*Scope*/ 65|128,1/*193*/, /*->13953*/
/*13760*/         OPC_MoveChild, 1,
/*13762*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13765*/         OPC_Scope, 92, /*->13859*/ // 2 children in Scope
/*13767*/           OPC_RecordChild0, // #1 = $Vd
/*13768*/           OPC_MoveChild, 1,
/*13770*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13773*/           OPC_MoveChild, 0,
/*13775*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13778*/           OPC_MoveChild, 0,
/*13780*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13783*/           OPC_MoveParent,
/*13784*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13786*/           OPC_CheckType, MVT::v8i8,
/*13788*/           OPC_MoveParent,
/*13789*/           OPC_MoveParent,
/*13790*/           OPC_MoveParent,
/*13791*/           OPC_MoveParent,
/*13792*/           OPC_MoveChild, 1,
/*13794*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13797*/           OPC_Scope, 29, /*->13828*/ // 2 children in Scope
/*13799*/             OPC_RecordChild0, // #2 = $Vn
/*13800*/             OPC_MoveChild, 1,
/*13802*/             OPC_CheckSame, 1,
/*13804*/             OPC_MoveParent,
/*13805*/             OPC_MoveParent,
/*13806*/             OPC_CheckType, MVT::v2i32,
/*13808*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13810*/             OPC_EmitInteger, MVT::i32, 14, 
/*13813*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13816*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13828*/           /*Scope*/ 29, /*->13858*/
/*13829*/             OPC_MoveChild, 0,
/*13831*/             OPC_CheckSame, 1,
/*13833*/             OPC_MoveParent,
/*13834*/             OPC_RecordChild1, // #2 = $Vn
/*13835*/             OPC_MoveParent,
/*13836*/             OPC_CheckType, MVT::v2i32,
/*13838*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13840*/             OPC_EmitInteger, MVT::i32, 14, 
/*13843*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13846*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13858*/           0, /*End of Scope*/
/*13859*/         /*Scope*/ 92, /*->13952*/
/*13860*/           OPC_MoveChild, 0,
/*13862*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13865*/           OPC_MoveChild, 0,
/*13867*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13870*/           OPC_MoveChild, 0,
/*13872*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13875*/           OPC_MoveParent,
/*13876*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13878*/           OPC_CheckType, MVT::v8i8,
/*13880*/           OPC_MoveParent,
/*13881*/           OPC_MoveParent,
/*13882*/           OPC_RecordChild1, // #1 = $Vd
/*13883*/           OPC_MoveParent,
/*13884*/           OPC_MoveParent,
/*13885*/           OPC_MoveChild, 1,
/*13887*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13890*/           OPC_Scope, 29, /*->13921*/ // 2 children in Scope
/*13892*/             OPC_RecordChild0, // #2 = $Vn
/*13893*/             OPC_MoveChild, 1,
/*13895*/             OPC_CheckSame, 1,
/*13897*/             OPC_MoveParent,
/*13898*/             OPC_MoveParent,
/*13899*/             OPC_CheckType, MVT::v2i32,
/*13901*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13903*/             OPC_EmitInteger, MVT::i32, 14, 
/*13906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13909*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13921*/           /*Scope*/ 29, /*->13951*/
/*13922*/             OPC_MoveChild, 0,
/*13924*/             OPC_CheckSame, 1,
/*13926*/             OPC_MoveParent,
/*13927*/             OPC_RecordChild1, // #2 = $Vn
/*13928*/             OPC_MoveParent,
/*13929*/             OPC_CheckType, MVT::v2i32,
/*13931*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13933*/             OPC_EmitInteger, MVT::i32, 14, 
/*13936*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13939*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13951*/           0, /*End of Scope*/
/*13952*/         0, /*End of Scope*/
/*13953*/       0, /*End of Scope*/
/*13954*/     /*Scope*/ 67|128,1/*195*/, /*->14151*/
/*13956*/       OPC_MoveChild, 0,
/*13958*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13961*/       OPC_Scope, 93, /*->14056*/ // 2 children in Scope
/*13963*/         OPC_RecordChild0, // #0 = $Vd
/*13964*/         OPC_MoveChild, 1,
/*13966*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13969*/         OPC_MoveChild, 0,
/*13971*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13974*/         OPC_MoveChild, 0,
/*13976*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13979*/         OPC_MoveParent,
/*13980*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13982*/         OPC_CheckType, MVT::v8i8,
/*13984*/         OPC_MoveParent,
/*13985*/         OPC_MoveParent,
/*13986*/         OPC_MoveParent,
/*13987*/         OPC_RecordChild1, // #1 = $Vm
/*13988*/         OPC_MoveParent,
/*13989*/         OPC_MoveChild, 1,
/*13991*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13994*/         OPC_Scope, 29, /*->14025*/ // 2 children in Scope
/*13996*/           OPC_RecordChild0, // #2 = $Vn
/*13997*/           OPC_MoveChild, 1,
/*13999*/           OPC_CheckSame, 0,
/*14001*/           OPC_MoveParent,
/*14002*/           OPC_MoveParent,
/*14003*/           OPC_CheckType, MVT::v2i32,
/*14005*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14007*/           OPC_EmitInteger, MVT::i32, 14, 
/*14010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14013*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14025*/         /*Scope*/ 29, /*->14055*/
/*14026*/           OPC_MoveChild, 0,
/*14028*/           OPC_CheckSame, 0,
/*14030*/           OPC_MoveParent,
/*14031*/           OPC_RecordChild1, // #2 = $Vn
/*14032*/           OPC_MoveParent,
/*14033*/           OPC_CheckType, MVT::v2i32,
/*14035*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14037*/           OPC_EmitInteger, MVT::i32, 14, 
/*14040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14055*/         0, /*End of Scope*/
/*14056*/       /*Scope*/ 93, /*->14150*/
/*14057*/         OPC_MoveChild, 0,
/*14059*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14062*/         OPC_MoveChild, 0,
/*14064*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14067*/         OPC_MoveChild, 0,
/*14069*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14072*/         OPC_MoveParent,
/*14073*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14075*/         OPC_CheckType, MVT::v8i8,
/*14077*/         OPC_MoveParent,
/*14078*/         OPC_MoveParent,
/*14079*/         OPC_RecordChild1, // #0 = $Vd
/*14080*/         OPC_MoveParent,
/*14081*/         OPC_RecordChild1, // #1 = $Vm
/*14082*/         OPC_MoveParent,
/*14083*/         OPC_MoveChild, 1,
/*14085*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14088*/         OPC_Scope, 29, /*->14119*/ // 2 children in Scope
/*14090*/           OPC_RecordChild0, // #2 = $Vn
/*14091*/           OPC_MoveChild, 1,
/*14093*/           OPC_CheckSame, 0,
/*14095*/           OPC_MoveParent,
/*14096*/           OPC_MoveParent,
/*14097*/           OPC_CheckType, MVT::v2i32,
/*14099*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14101*/           OPC_EmitInteger, MVT::i32, 14, 
/*14104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14107*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14119*/         /*Scope*/ 29, /*->14149*/
/*14120*/           OPC_MoveChild, 0,
/*14122*/           OPC_CheckSame, 0,
/*14124*/           OPC_MoveParent,
/*14125*/           OPC_RecordChild1, // #2 = $Vn
/*14126*/           OPC_MoveParent,
/*14127*/           OPC_CheckType, MVT::v2i32,
/*14129*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14131*/           OPC_EmitInteger, MVT::i32, 14, 
/*14134*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14137*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14149*/         0, /*End of Scope*/
/*14150*/       0, /*End of Scope*/
/*14151*/     /*Scope*/ 90|128,4/*602*/, /*->14755*/
/*14153*/       OPC_RecordChild0, // #0 = $Vn
/*14154*/       OPC_Scope, 18|128,3/*402*/, /*->14559*/ // 2 children in Scope
/*14157*/         OPC_RecordChild1, // #1 = $Vd
/*14158*/         OPC_MoveParent,
/*14159*/         OPC_MoveChild, 1,
/*14161*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14164*/         OPC_Scope, 57, /*->14223*/ // 4 children in Scope
/*14166*/           OPC_RecordChild0, // #2 = $Vm
/*14167*/           OPC_MoveChild, 1,
/*14169*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14172*/           OPC_MoveChild, 0,
/*14174*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14177*/           OPC_MoveChild, 0,
/*14179*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14182*/           OPC_MoveChild, 0,
/*14184*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14187*/           OPC_MoveParent,
/*14188*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14190*/           OPC_CheckType, MVT::v8i8,
/*14192*/           OPC_MoveParent,
/*14193*/           OPC_MoveParent,
/*14194*/           OPC_MoveChild, 1,
/*14196*/           OPC_CheckSame, 1,
/*14198*/           OPC_MoveParent,
/*14199*/           OPC_MoveParent,
/*14200*/           OPC_MoveParent,
/*14201*/           OPC_CheckType, MVT::v1i64,
/*14203*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14205*/           OPC_EmitInteger, MVT::i32, 14, 
/*14208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14211*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14223*/         /*Scope*/ 111, /*->14335*/
/*14224*/           OPC_MoveChild, 0,
/*14226*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14229*/           OPC_MoveChild, 0,
/*14231*/           OPC_Scope, 50, /*->14283*/ // 2 children in Scope
/*14233*/             OPC_CheckSame, 1,
/*14235*/             OPC_MoveParent,
/*14236*/             OPC_MoveChild, 1,
/*14238*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14241*/             OPC_MoveChild, 0,
/*14243*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14246*/             OPC_MoveChild, 0,
/*14248*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14251*/             OPC_MoveParent,
/*14252*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14254*/             OPC_CheckType, MVT::v8i8,
/*14256*/             OPC_MoveParent,
/*14257*/             OPC_MoveParent,
/*14258*/             OPC_MoveParent,
/*14259*/             OPC_RecordChild1, // #2 = $Vm
/*14260*/             OPC_MoveParent,
/*14261*/             OPC_CheckType, MVT::v1i64,
/*14263*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14265*/             OPC_EmitInteger, MVT::i32, 14, 
/*14268*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14271*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14283*/           /*Scope*/ 50, /*->14334*/
/*14284*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14287*/             OPC_MoveChild, 0,
/*14289*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14292*/             OPC_MoveChild, 0,
/*14294*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14297*/             OPC_MoveParent,
/*14298*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14300*/             OPC_CheckType, MVT::v8i8,
/*14302*/             OPC_MoveParent,
/*14303*/             OPC_MoveParent,
/*14304*/             OPC_MoveChild, 1,
/*14306*/             OPC_CheckSame, 1,
/*14308*/             OPC_MoveParent,
/*14309*/             OPC_MoveParent,
/*14310*/             OPC_RecordChild1, // #2 = $Vm
/*14311*/             OPC_MoveParent,
/*14312*/             OPC_CheckType, MVT::v1i64,
/*14314*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14316*/             OPC_EmitInteger, MVT::i32, 14, 
/*14319*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14322*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14334*/           0, /*End of Scope*/
/*14335*/         /*Scope*/ 110, /*->14446*/
/*14336*/           OPC_RecordChild0, // #2 = $Vm
/*14337*/           OPC_MoveChild, 1,
/*14339*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14342*/           OPC_MoveChild, 0,
/*14344*/           OPC_Scope, 49, /*->14395*/ // 2 children in Scope
/*14346*/             OPC_CheckSame, 0,
/*14348*/             OPC_MoveParent,
/*14349*/             OPC_MoveChild, 1,
/*14351*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14354*/             OPC_MoveChild, 0,
/*14356*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14359*/             OPC_MoveChild, 0,
/*14361*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14364*/             OPC_MoveParent,
/*14365*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14367*/             OPC_CheckType, MVT::v8i8,
/*14369*/             OPC_MoveParent,
/*14370*/             OPC_MoveParent,
/*14371*/             OPC_MoveParent,
/*14372*/             OPC_MoveParent,
/*14373*/             OPC_CheckType, MVT::v1i64,
/*14375*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14377*/             OPC_EmitInteger, MVT::i32, 14, 
/*14380*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14383*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14395*/           /*Scope*/ 49, /*->14445*/
/*14396*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14399*/             OPC_MoveChild, 0,
/*14401*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14404*/             OPC_MoveChild, 0,
/*14406*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14409*/             OPC_MoveParent,
/*14410*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14412*/             OPC_CheckType, MVT::v8i8,
/*14414*/             OPC_MoveParent,
/*14415*/             OPC_MoveParent,
/*14416*/             OPC_MoveChild, 1,
/*14418*/             OPC_CheckSame, 0,
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_MoveParent,
/*14423*/             OPC_CheckType, MVT::v1i64,
/*14425*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14427*/             OPC_EmitInteger, MVT::i32, 14, 
/*14430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14433*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14445*/           0, /*End of Scope*/
/*14446*/         /*Scope*/ 111, /*->14558*/
/*14447*/           OPC_MoveChild, 0,
/*14449*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14452*/           OPC_MoveChild, 0,
/*14454*/           OPC_Scope, 50, /*->14506*/ // 2 children in Scope
/*14456*/             OPC_CheckSame, 0,
/*14458*/             OPC_MoveParent,
/*14459*/             OPC_MoveChild, 1,
/*14461*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14464*/             OPC_MoveChild, 0,
/*14466*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14469*/             OPC_MoveChild, 0,
/*14471*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14474*/             OPC_MoveParent,
/*14475*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14477*/             OPC_CheckType, MVT::v8i8,
/*14479*/             OPC_MoveParent,
/*14480*/             OPC_MoveParent,
/*14481*/             OPC_MoveParent,
/*14482*/             OPC_RecordChild1, // #2 = $Vm
/*14483*/             OPC_MoveParent,
/*14484*/             OPC_CheckType, MVT::v1i64,
/*14486*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14488*/             OPC_EmitInteger, MVT::i32, 14, 
/*14491*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14494*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14506*/           /*Scope*/ 50, /*->14557*/
/*14507*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14510*/             OPC_MoveChild, 0,
/*14512*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14515*/             OPC_MoveChild, 0,
/*14517*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14520*/             OPC_MoveParent,
/*14521*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14523*/             OPC_CheckType, MVT::v8i8,
/*14525*/             OPC_MoveParent,
/*14526*/             OPC_MoveParent,
/*14527*/             OPC_MoveChild, 1,
/*14529*/             OPC_CheckSame, 0,
/*14531*/             OPC_MoveParent,
/*14532*/             OPC_MoveParent,
/*14533*/             OPC_RecordChild1, // #2 = $Vm
/*14534*/             OPC_MoveParent,
/*14535*/             OPC_CheckType, MVT::v1i64,
/*14537*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14539*/             OPC_EmitInteger, MVT::i32, 14, 
/*14542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14545*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14557*/           0, /*End of Scope*/
/*14558*/         0, /*End of Scope*/
/*14559*/       /*Scope*/ 65|128,1/*193*/, /*->14754*/
/*14561*/         OPC_MoveChild, 1,
/*14563*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14566*/         OPC_Scope, 92, /*->14660*/ // 2 children in Scope
/*14568*/           OPC_RecordChild0, // #1 = $Vd
/*14569*/           OPC_MoveChild, 1,
/*14571*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14574*/           OPC_MoveChild, 0,
/*14576*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14579*/           OPC_MoveChild, 0,
/*14581*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14584*/           OPC_MoveParent,
/*14585*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14587*/           OPC_CheckType, MVT::v8i8,
/*14589*/           OPC_MoveParent,
/*14590*/           OPC_MoveParent,
/*14591*/           OPC_MoveParent,
/*14592*/           OPC_MoveParent,
/*14593*/           OPC_MoveChild, 1,
/*14595*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14598*/           OPC_Scope, 29, /*->14629*/ // 2 children in Scope
/*14600*/             OPC_RecordChild0, // #2 = $Vn
/*14601*/             OPC_MoveChild, 1,
/*14603*/             OPC_CheckSame, 1,
/*14605*/             OPC_MoveParent,
/*14606*/             OPC_MoveParent,
/*14607*/             OPC_CheckType, MVT::v1i64,
/*14609*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14611*/             OPC_EmitInteger, MVT::i32, 14, 
/*14614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14617*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14629*/           /*Scope*/ 29, /*->14659*/
/*14630*/             OPC_MoveChild, 0,
/*14632*/             OPC_CheckSame, 1,
/*14634*/             OPC_MoveParent,
/*14635*/             OPC_RecordChild1, // #2 = $Vn
/*14636*/             OPC_MoveParent,
/*14637*/             OPC_CheckType, MVT::v1i64,
/*14639*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14641*/             OPC_EmitInteger, MVT::i32, 14, 
/*14644*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14647*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14659*/           0, /*End of Scope*/
/*14660*/         /*Scope*/ 92, /*->14753*/
/*14661*/           OPC_MoveChild, 0,
/*14663*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14666*/           OPC_MoveChild, 0,
/*14668*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14671*/           OPC_MoveChild, 0,
/*14673*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14676*/           OPC_MoveParent,
/*14677*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14679*/           OPC_CheckType, MVT::v8i8,
/*14681*/           OPC_MoveParent,
/*14682*/           OPC_MoveParent,
/*14683*/           OPC_RecordChild1, // #1 = $Vd
/*14684*/           OPC_MoveParent,
/*14685*/           OPC_MoveParent,
/*14686*/           OPC_MoveChild, 1,
/*14688*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14691*/           OPC_Scope, 29, /*->14722*/ // 2 children in Scope
/*14693*/             OPC_RecordChild0, // #2 = $Vn
/*14694*/             OPC_MoveChild, 1,
/*14696*/             OPC_CheckSame, 1,
/*14698*/             OPC_MoveParent,
/*14699*/             OPC_MoveParent,
/*14700*/             OPC_CheckType, MVT::v1i64,
/*14702*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14704*/             OPC_EmitInteger, MVT::i32, 14, 
/*14707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14710*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14722*/           /*Scope*/ 29, /*->14752*/
/*14723*/             OPC_MoveChild, 0,
/*14725*/             OPC_CheckSame, 1,
/*14727*/             OPC_MoveParent,
/*14728*/             OPC_RecordChild1, // #2 = $Vn
/*14729*/             OPC_MoveParent,
/*14730*/             OPC_CheckType, MVT::v1i64,
/*14732*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14734*/             OPC_EmitInteger, MVT::i32, 14, 
/*14737*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14740*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14752*/           0, /*End of Scope*/
/*14753*/         0, /*End of Scope*/
/*14754*/       0, /*End of Scope*/
/*14755*/     /*Scope*/ 67|128,1/*195*/, /*->14952*/
/*14757*/       OPC_MoveChild, 0,
/*14759*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14762*/       OPC_Scope, 93, /*->14857*/ // 2 children in Scope
/*14764*/         OPC_RecordChild0, // #0 = $Vd
/*14765*/         OPC_MoveChild, 1,
/*14767*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14770*/         OPC_MoveChild, 0,
/*14772*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14775*/         OPC_MoveChild, 0,
/*14777*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14780*/         OPC_MoveParent,
/*14781*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14783*/         OPC_CheckType, MVT::v8i8,
/*14785*/         OPC_MoveParent,
/*14786*/         OPC_MoveParent,
/*14787*/         OPC_MoveParent,
/*14788*/         OPC_RecordChild1, // #1 = $Vm
/*14789*/         OPC_MoveParent,
/*14790*/         OPC_MoveChild, 1,
/*14792*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14795*/         OPC_Scope, 29, /*->14826*/ // 2 children in Scope
/*14797*/           OPC_RecordChild0, // #2 = $Vn
/*14798*/           OPC_MoveChild, 1,
/*14800*/           OPC_CheckSame, 0,
/*14802*/           OPC_MoveParent,
/*14803*/           OPC_MoveParent,
/*14804*/           OPC_CheckType, MVT::v1i64,
/*14806*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14808*/           OPC_EmitInteger, MVT::i32, 14, 
/*14811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14826*/         /*Scope*/ 29, /*->14856*/
/*14827*/           OPC_MoveChild, 0,
/*14829*/           OPC_CheckSame, 0,
/*14831*/           OPC_MoveParent,
/*14832*/           OPC_RecordChild1, // #2 = $Vn
/*14833*/           OPC_MoveParent,
/*14834*/           OPC_CheckType, MVT::v1i64,
/*14836*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14838*/           OPC_EmitInteger, MVT::i32, 14, 
/*14841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14844*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14856*/         0, /*End of Scope*/
/*14857*/       /*Scope*/ 93, /*->14951*/
/*14858*/         OPC_MoveChild, 0,
/*14860*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14863*/         OPC_MoveChild, 0,
/*14865*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14868*/         OPC_MoveChild, 0,
/*14870*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14873*/         OPC_MoveParent,
/*14874*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14876*/         OPC_CheckType, MVT::v8i8,
/*14878*/         OPC_MoveParent,
/*14879*/         OPC_MoveParent,
/*14880*/         OPC_RecordChild1, // #0 = $Vd
/*14881*/         OPC_MoveParent,
/*14882*/         OPC_RecordChild1, // #1 = $Vm
/*14883*/         OPC_MoveParent,
/*14884*/         OPC_MoveChild, 1,
/*14886*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14889*/         OPC_Scope, 29, /*->14920*/ // 2 children in Scope
/*14891*/           OPC_RecordChild0, // #2 = $Vn
/*14892*/           OPC_MoveChild, 1,
/*14894*/           OPC_CheckSame, 0,
/*14896*/           OPC_MoveParent,
/*14897*/           OPC_MoveParent,
/*14898*/           OPC_CheckType, MVT::v1i64,
/*14900*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14902*/           OPC_EmitInteger, MVT::i32, 14, 
/*14905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14920*/         /*Scope*/ 29, /*->14950*/
/*14921*/           OPC_MoveChild, 0,
/*14923*/           OPC_CheckSame, 0,
/*14925*/           OPC_MoveParent,
/*14926*/           OPC_RecordChild1, // #2 = $Vn
/*14927*/           OPC_MoveParent,
/*14928*/           OPC_CheckType, MVT::v1i64,
/*14930*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14932*/           OPC_EmitInteger, MVT::i32, 14, 
/*14935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14950*/         0, /*End of Scope*/
/*14951*/       0, /*End of Scope*/
/*14952*/     /*Scope*/ 90|128,4/*602*/, /*->15556*/
/*14954*/       OPC_RecordChild0, // #0 = $Vn
/*14955*/       OPC_Scope, 18|128,3/*402*/, /*->15360*/ // 2 children in Scope
/*14958*/         OPC_RecordChild1, // #1 = $Vd
/*14959*/         OPC_MoveParent,
/*14960*/         OPC_MoveChild, 1,
/*14962*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14965*/         OPC_Scope, 57, /*->15024*/ // 4 children in Scope
/*14967*/           OPC_RecordChild0, // #2 = $Vm
/*14968*/           OPC_MoveChild, 1,
/*14970*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14973*/           OPC_MoveChild, 0,
/*14975*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14978*/           OPC_MoveChild, 0,
/*14980*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14983*/           OPC_MoveChild, 0,
/*14985*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14988*/           OPC_MoveParent,
/*14989*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14991*/           OPC_CheckType, MVT::v16i8,
/*14993*/           OPC_MoveParent,
/*14994*/           OPC_MoveParent,
/*14995*/           OPC_MoveChild, 1,
/*14997*/           OPC_CheckSame, 1,
/*14999*/           OPC_MoveParent,
/*15000*/           OPC_MoveParent,
/*15001*/           OPC_MoveParent,
/*15002*/           OPC_CheckType, MVT::v4i32,
/*15004*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15006*/           OPC_EmitInteger, MVT::i32, 14, 
/*15009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15024*/         /*Scope*/ 111, /*->15136*/
/*15025*/           OPC_MoveChild, 0,
/*15027*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15030*/           OPC_MoveChild, 0,
/*15032*/           OPC_Scope, 50, /*->15084*/ // 2 children in Scope
/*15034*/             OPC_CheckSame, 1,
/*15036*/             OPC_MoveParent,
/*15037*/             OPC_MoveChild, 1,
/*15039*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15042*/             OPC_MoveChild, 0,
/*15044*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15047*/             OPC_MoveChild, 0,
/*15049*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15052*/             OPC_MoveParent,
/*15053*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15055*/             OPC_CheckType, MVT::v16i8,
/*15057*/             OPC_MoveParent,
/*15058*/             OPC_MoveParent,
/*15059*/             OPC_MoveParent,
/*15060*/             OPC_RecordChild1, // #2 = $Vm
/*15061*/             OPC_MoveParent,
/*15062*/             OPC_CheckType, MVT::v4i32,
/*15064*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15066*/             OPC_EmitInteger, MVT::i32, 14, 
/*15069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15084*/           /*Scope*/ 50, /*->15135*/
/*15085*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15088*/             OPC_MoveChild, 0,
/*15090*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15093*/             OPC_MoveChild, 0,
/*15095*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15098*/             OPC_MoveParent,
/*15099*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15101*/             OPC_CheckType, MVT::v16i8,
/*15103*/             OPC_MoveParent,
/*15104*/             OPC_MoveParent,
/*15105*/             OPC_MoveChild, 1,
/*15107*/             OPC_CheckSame, 1,
/*15109*/             OPC_MoveParent,
/*15110*/             OPC_MoveParent,
/*15111*/             OPC_RecordChild1, // #2 = $Vm
/*15112*/             OPC_MoveParent,
/*15113*/             OPC_CheckType, MVT::v4i32,
/*15115*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15117*/             OPC_EmitInteger, MVT::i32, 14, 
/*15120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15123*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15135*/           0, /*End of Scope*/
/*15136*/         /*Scope*/ 110, /*->15247*/
/*15137*/           OPC_RecordChild0, // #2 = $Vm
/*15138*/           OPC_MoveChild, 1,
/*15140*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15143*/           OPC_MoveChild, 0,
/*15145*/           OPC_Scope, 49, /*->15196*/ // 2 children in Scope
/*15147*/             OPC_CheckSame, 0,
/*15149*/             OPC_MoveParent,
/*15150*/             OPC_MoveChild, 1,
/*15152*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15155*/             OPC_MoveChild, 0,
/*15157*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15160*/             OPC_MoveChild, 0,
/*15162*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15165*/             OPC_MoveParent,
/*15166*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15168*/             OPC_CheckType, MVT::v16i8,
/*15170*/             OPC_MoveParent,
/*15171*/             OPC_MoveParent,
/*15172*/             OPC_MoveParent,
/*15173*/             OPC_MoveParent,
/*15174*/             OPC_CheckType, MVT::v4i32,
/*15176*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15178*/             OPC_EmitInteger, MVT::i32, 14, 
/*15181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15184*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15196*/           /*Scope*/ 49, /*->15246*/
/*15197*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15200*/             OPC_MoveChild, 0,
/*15202*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15205*/             OPC_MoveChild, 0,
/*15207*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15210*/             OPC_MoveParent,
/*15211*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15213*/             OPC_CheckType, MVT::v16i8,
/*15215*/             OPC_MoveParent,
/*15216*/             OPC_MoveParent,
/*15217*/             OPC_MoveChild, 1,
/*15219*/             OPC_CheckSame, 0,
/*15221*/             OPC_MoveParent,
/*15222*/             OPC_MoveParent,
/*15223*/             OPC_MoveParent,
/*15224*/             OPC_CheckType, MVT::v4i32,
/*15226*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15228*/             OPC_EmitInteger, MVT::i32, 14, 
/*15231*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15234*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15246*/           0, /*End of Scope*/
/*15247*/         /*Scope*/ 111, /*->15359*/
/*15248*/           OPC_MoveChild, 0,
/*15250*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15253*/           OPC_MoveChild, 0,
/*15255*/           OPC_Scope, 50, /*->15307*/ // 2 children in Scope
/*15257*/             OPC_CheckSame, 0,
/*15259*/             OPC_MoveParent,
/*15260*/             OPC_MoveChild, 1,
/*15262*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15265*/             OPC_MoveChild, 0,
/*15267*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15270*/             OPC_MoveChild, 0,
/*15272*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15275*/             OPC_MoveParent,
/*15276*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15278*/             OPC_CheckType, MVT::v16i8,
/*15280*/             OPC_MoveParent,
/*15281*/             OPC_MoveParent,
/*15282*/             OPC_MoveParent,
/*15283*/             OPC_RecordChild1, // #2 = $Vm
/*15284*/             OPC_MoveParent,
/*15285*/             OPC_CheckType, MVT::v4i32,
/*15287*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15289*/             OPC_EmitInteger, MVT::i32, 14, 
/*15292*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15295*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15307*/           /*Scope*/ 50, /*->15358*/
/*15308*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15311*/             OPC_MoveChild, 0,
/*15313*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15316*/             OPC_MoveChild, 0,
/*15318*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15321*/             OPC_MoveParent,
/*15322*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15324*/             OPC_CheckType, MVT::v16i8,
/*15326*/             OPC_MoveParent,
/*15327*/             OPC_MoveParent,
/*15328*/             OPC_MoveChild, 1,
/*15330*/             OPC_CheckSame, 0,
/*15332*/             OPC_MoveParent,
/*15333*/             OPC_MoveParent,
/*15334*/             OPC_RecordChild1, // #2 = $Vm
/*15335*/             OPC_MoveParent,
/*15336*/             OPC_CheckType, MVT::v4i32,
/*15338*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15340*/             OPC_EmitInteger, MVT::i32, 14, 
/*15343*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15346*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15358*/           0, /*End of Scope*/
/*15359*/         0, /*End of Scope*/
/*15360*/       /*Scope*/ 65|128,1/*193*/, /*->15555*/
/*15362*/         OPC_MoveChild, 1,
/*15364*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15367*/         OPC_Scope, 92, /*->15461*/ // 2 children in Scope
/*15369*/           OPC_RecordChild0, // #1 = $Vd
/*15370*/           OPC_MoveChild, 1,
/*15372*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15375*/           OPC_MoveChild, 0,
/*15377*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15380*/           OPC_MoveChild, 0,
/*15382*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15385*/           OPC_MoveParent,
/*15386*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15388*/           OPC_CheckType, MVT::v16i8,
/*15390*/           OPC_MoveParent,
/*15391*/           OPC_MoveParent,
/*15392*/           OPC_MoveParent,
/*15393*/           OPC_MoveParent,
/*15394*/           OPC_MoveChild, 1,
/*15396*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15399*/           OPC_Scope, 29, /*->15430*/ // 2 children in Scope
/*15401*/             OPC_RecordChild0, // #2 = $Vn
/*15402*/             OPC_MoveChild, 1,
/*15404*/             OPC_CheckSame, 1,
/*15406*/             OPC_MoveParent,
/*15407*/             OPC_MoveParent,
/*15408*/             OPC_CheckType, MVT::v4i32,
/*15410*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15412*/             OPC_EmitInteger, MVT::i32, 14, 
/*15415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15430*/           /*Scope*/ 29, /*->15460*/
/*15431*/             OPC_MoveChild, 0,
/*15433*/             OPC_CheckSame, 1,
/*15435*/             OPC_MoveParent,
/*15436*/             OPC_RecordChild1, // #2 = $Vn
/*15437*/             OPC_MoveParent,
/*15438*/             OPC_CheckType, MVT::v4i32,
/*15440*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15442*/             OPC_EmitInteger, MVT::i32, 14, 
/*15445*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15448*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15460*/           0, /*End of Scope*/
/*15461*/         /*Scope*/ 92, /*->15554*/
/*15462*/           OPC_MoveChild, 0,
/*15464*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15467*/           OPC_MoveChild, 0,
/*15469*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15472*/           OPC_MoveChild, 0,
/*15474*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15477*/           OPC_MoveParent,
/*15478*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15480*/           OPC_CheckType, MVT::v16i8,
/*15482*/           OPC_MoveParent,
/*15483*/           OPC_MoveParent,
/*15484*/           OPC_RecordChild1, // #1 = $Vd
/*15485*/           OPC_MoveParent,
/*15486*/           OPC_MoveParent,
/*15487*/           OPC_MoveChild, 1,
/*15489*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15492*/           OPC_Scope, 29, /*->15523*/ // 2 children in Scope
/*15494*/             OPC_RecordChild0, // #2 = $Vn
/*15495*/             OPC_MoveChild, 1,
/*15497*/             OPC_CheckSame, 1,
/*15499*/             OPC_MoveParent,
/*15500*/             OPC_MoveParent,
/*15501*/             OPC_CheckType, MVT::v4i32,
/*15503*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15505*/             OPC_EmitInteger, MVT::i32, 14, 
/*15508*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15511*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15523*/           /*Scope*/ 29, /*->15553*/
/*15524*/             OPC_MoveChild, 0,
/*15526*/             OPC_CheckSame, 1,
/*15528*/             OPC_MoveParent,
/*15529*/             OPC_RecordChild1, // #2 = $Vn
/*15530*/             OPC_MoveParent,
/*15531*/             OPC_CheckType, MVT::v4i32,
/*15533*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15535*/             OPC_EmitInteger, MVT::i32, 14, 
/*15538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15553*/           0, /*End of Scope*/
/*15554*/         0, /*End of Scope*/
/*15555*/       0, /*End of Scope*/
/*15556*/     /*Scope*/ 67|128,1/*195*/, /*->15753*/
/*15558*/       OPC_MoveChild, 0,
/*15560*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15563*/       OPC_Scope, 93, /*->15658*/ // 2 children in Scope
/*15565*/         OPC_RecordChild0, // #0 = $Vd
/*15566*/         OPC_MoveChild, 1,
/*15568*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15571*/         OPC_MoveChild, 0,
/*15573*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15576*/         OPC_MoveChild, 0,
/*15578*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15581*/         OPC_MoveParent,
/*15582*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15584*/         OPC_CheckType, MVT::v16i8,
/*15586*/         OPC_MoveParent,
/*15587*/         OPC_MoveParent,
/*15588*/         OPC_MoveParent,
/*15589*/         OPC_RecordChild1, // #1 = $Vm
/*15590*/         OPC_MoveParent,
/*15591*/         OPC_MoveChild, 1,
/*15593*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15596*/         OPC_Scope, 29, /*->15627*/ // 2 children in Scope
/*15598*/           OPC_RecordChild0, // #2 = $Vn
/*15599*/           OPC_MoveChild, 1,
/*15601*/           OPC_CheckSame, 0,
/*15603*/           OPC_MoveParent,
/*15604*/           OPC_MoveParent,
/*15605*/           OPC_CheckType, MVT::v4i32,
/*15607*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15609*/           OPC_EmitInteger, MVT::i32, 14, 
/*15612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15627*/         /*Scope*/ 29, /*->15657*/
/*15628*/           OPC_MoveChild, 0,
/*15630*/           OPC_CheckSame, 0,
/*15632*/           OPC_MoveParent,
/*15633*/           OPC_RecordChild1, // #2 = $Vn
/*15634*/           OPC_MoveParent,
/*15635*/           OPC_CheckType, MVT::v4i32,
/*15637*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15639*/           OPC_EmitInteger, MVT::i32, 14, 
/*15642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15657*/         0, /*End of Scope*/
/*15658*/       /*Scope*/ 93, /*->15752*/
/*15659*/         OPC_MoveChild, 0,
/*15661*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15664*/         OPC_MoveChild, 0,
/*15666*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15669*/         OPC_MoveChild, 0,
/*15671*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15674*/         OPC_MoveParent,
/*15675*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15677*/         OPC_CheckType, MVT::v16i8,
/*15679*/         OPC_MoveParent,
/*15680*/         OPC_MoveParent,
/*15681*/         OPC_RecordChild1, // #0 = $Vd
/*15682*/         OPC_MoveParent,
/*15683*/         OPC_RecordChild1, // #1 = $Vm
/*15684*/         OPC_MoveParent,
/*15685*/         OPC_MoveChild, 1,
/*15687*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15690*/         OPC_Scope, 29, /*->15721*/ // 2 children in Scope
/*15692*/           OPC_RecordChild0, // #2 = $Vn
/*15693*/           OPC_MoveChild, 1,
/*15695*/           OPC_CheckSame, 0,
/*15697*/           OPC_MoveParent,
/*15698*/           OPC_MoveParent,
/*15699*/           OPC_CheckType, MVT::v4i32,
/*15701*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15703*/           OPC_EmitInteger, MVT::i32, 14, 
/*15706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15709*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15721*/         /*Scope*/ 29, /*->15751*/
/*15722*/           OPC_MoveChild, 0,
/*15724*/           OPC_CheckSame, 0,
/*15726*/           OPC_MoveParent,
/*15727*/           OPC_RecordChild1, // #2 = $Vn
/*15728*/           OPC_MoveParent,
/*15729*/           OPC_CheckType, MVT::v4i32,
/*15731*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15733*/           OPC_EmitInteger, MVT::i32, 14, 
/*15736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15751*/         0, /*End of Scope*/
/*15752*/       0, /*End of Scope*/
/*15753*/     /*Scope*/ 90|128,4/*602*/, /*->16357*/
/*15755*/       OPC_RecordChild0, // #0 = $Vn
/*15756*/       OPC_Scope, 18|128,3/*402*/, /*->16161*/ // 2 children in Scope
/*15759*/         OPC_RecordChild1, // #1 = $Vd
/*15760*/         OPC_MoveParent,
/*15761*/         OPC_MoveChild, 1,
/*15763*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15766*/         OPC_Scope, 57, /*->15825*/ // 4 children in Scope
/*15768*/           OPC_RecordChild0, // #2 = $Vm
/*15769*/           OPC_MoveChild, 1,
/*15771*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15774*/           OPC_MoveChild, 0,
/*15776*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15779*/           OPC_MoveChild, 0,
/*15781*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15784*/           OPC_MoveChild, 0,
/*15786*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15789*/           OPC_MoveParent,
/*15790*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15792*/           OPC_CheckType, MVT::v16i8,
/*15794*/           OPC_MoveParent,
/*15795*/           OPC_MoveParent,
/*15796*/           OPC_MoveChild, 1,
/*15798*/           OPC_CheckSame, 1,
/*15800*/           OPC_MoveParent,
/*15801*/           OPC_MoveParent,
/*15802*/           OPC_MoveParent,
/*15803*/           OPC_CheckType, MVT::v2i64,
/*15805*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15807*/           OPC_EmitInteger, MVT::i32, 14, 
/*15810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15813*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15825*/         /*Scope*/ 111, /*->15937*/
/*15826*/           OPC_MoveChild, 0,
/*15828*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15831*/           OPC_MoveChild, 0,
/*15833*/           OPC_Scope, 50, /*->15885*/ // 2 children in Scope
/*15835*/             OPC_CheckSame, 1,
/*15837*/             OPC_MoveParent,
/*15838*/             OPC_MoveChild, 1,
/*15840*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15843*/             OPC_MoveChild, 0,
/*15845*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15848*/             OPC_MoveChild, 0,
/*15850*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15853*/             OPC_MoveParent,
/*15854*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15856*/             OPC_CheckType, MVT::v16i8,
/*15858*/             OPC_MoveParent,
/*15859*/             OPC_MoveParent,
/*15860*/             OPC_MoveParent,
/*15861*/             OPC_RecordChild1, // #2 = $Vm
/*15862*/             OPC_MoveParent,
/*15863*/             OPC_CheckType, MVT::v2i64,
/*15865*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15867*/             OPC_EmitInteger, MVT::i32, 14, 
/*15870*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15873*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15885*/           /*Scope*/ 50, /*->15936*/
/*15886*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15889*/             OPC_MoveChild, 0,
/*15891*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15894*/             OPC_MoveChild, 0,
/*15896*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15899*/             OPC_MoveParent,
/*15900*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15902*/             OPC_CheckType, MVT::v16i8,
/*15904*/             OPC_MoveParent,
/*15905*/             OPC_MoveParent,
/*15906*/             OPC_MoveChild, 1,
/*15908*/             OPC_CheckSame, 1,
/*15910*/             OPC_MoveParent,
/*15911*/             OPC_MoveParent,
/*15912*/             OPC_RecordChild1, // #2 = $Vm
/*15913*/             OPC_MoveParent,
/*15914*/             OPC_CheckType, MVT::v2i64,
/*15916*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15918*/             OPC_EmitInteger, MVT::i32, 14, 
/*15921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15924*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15936*/           0, /*End of Scope*/
/*15937*/         /*Scope*/ 110, /*->16048*/
/*15938*/           OPC_RecordChild0, // #2 = $Vm
/*15939*/           OPC_MoveChild, 1,
/*15941*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15944*/           OPC_MoveChild, 0,
/*15946*/           OPC_Scope, 49, /*->15997*/ // 2 children in Scope
/*15948*/             OPC_CheckSame, 0,
/*15950*/             OPC_MoveParent,
/*15951*/             OPC_MoveChild, 1,
/*15953*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15956*/             OPC_MoveChild, 0,
/*15958*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15961*/             OPC_MoveChild, 0,
/*15963*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15966*/             OPC_MoveParent,
/*15967*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15969*/             OPC_CheckType, MVT::v16i8,
/*15971*/             OPC_MoveParent,
/*15972*/             OPC_MoveParent,
/*15973*/             OPC_MoveParent,
/*15974*/             OPC_MoveParent,
/*15975*/             OPC_CheckType, MVT::v2i64,
/*15977*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15979*/             OPC_EmitInteger, MVT::i32, 14, 
/*15982*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15985*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15997*/           /*Scope*/ 49, /*->16047*/
/*15998*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16001*/             OPC_MoveChild, 0,
/*16003*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16006*/             OPC_MoveChild, 0,
/*16008*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16011*/             OPC_MoveParent,
/*16012*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16014*/             OPC_CheckType, MVT::v16i8,
/*16016*/             OPC_MoveParent,
/*16017*/             OPC_MoveParent,
/*16018*/             OPC_MoveChild, 1,
/*16020*/             OPC_CheckSame, 0,
/*16022*/             OPC_MoveParent,
/*16023*/             OPC_MoveParent,
/*16024*/             OPC_MoveParent,
/*16025*/             OPC_CheckType, MVT::v2i64,
/*16027*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16029*/             OPC_EmitInteger, MVT::i32, 14, 
/*16032*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16035*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16047*/           0, /*End of Scope*/
/*16048*/         /*Scope*/ 111, /*->16160*/
/*16049*/           OPC_MoveChild, 0,
/*16051*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16054*/           OPC_MoveChild, 0,
/*16056*/           OPC_Scope, 50, /*->16108*/ // 2 children in Scope
/*16058*/             OPC_CheckSame, 0,
/*16060*/             OPC_MoveParent,
/*16061*/             OPC_MoveChild, 1,
/*16063*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16066*/             OPC_MoveChild, 0,
/*16068*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16071*/             OPC_MoveChild, 0,
/*16073*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16076*/             OPC_MoveParent,
/*16077*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16079*/             OPC_CheckType, MVT::v16i8,
/*16081*/             OPC_MoveParent,
/*16082*/             OPC_MoveParent,
/*16083*/             OPC_MoveParent,
/*16084*/             OPC_RecordChild1, // #2 = $Vm
/*16085*/             OPC_MoveParent,
/*16086*/             OPC_CheckType, MVT::v2i64,
/*16088*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16090*/             OPC_EmitInteger, MVT::i32, 14, 
/*16093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16096*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16108*/           /*Scope*/ 50, /*->16159*/
/*16109*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16112*/             OPC_MoveChild, 0,
/*16114*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16117*/             OPC_MoveChild, 0,
/*16119*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16122*/             OPC_MoveParent,
/*16123*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16125*/             OPC_CheckType, MVT::v16i8,
/*16127*/             OPC_MoveParent,
/*16128*/             OPC_MoveParent,
/*16129*/             OPC_MoveChild, 1,
/*16131*/             OPC_CheckSame, 0,
/*16133*/             OPC_MoveParent,
/*16134*/             OPC_MoveParent,
/*16135*/             OPC_RecordChild1, // #2 = $Vm
/*16136*/             OPC_MoveParent,
/*16137*/             OPC_CheckType, MVT::v2i64,
/*16139*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16141*/             OPC_EmitInteger, MVT::i32, 14, 
/*16144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16159*/           0, /*End of Scope*/
/*16160*/         0, /*End of Scope*/
/*16161*/       /*Scope*/ 65|128,1/*193*/, /*->16356*/
/*16163*/         OPC_MoveChild, 1,
/*16165*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16168*/         OPC_Scope, 92, /*->16262*/ // 2 children in Scope
/*16170*/           OPC_RecordChild0, // #1 = $Vd
/*16171*/           OPC_MoveChild, 1,
/*16173*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16176*/           OPC_MoveChild, 0,
/*16178*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16181*/           OPC_MoveChild, 0,
/*16183*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16186*/           OPC_MoveParent,
/*16187*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16189*/           OPC_CheckType, MVT::v16i8,
/*16191*/           OPC_MoveParent,
/*16192*/           OPC_MoveParent,
/*16193*/           OPC_MoveParent,
/*16194*/           OPC_MoveParent,
/*16195*/           OPC_MoveChild, 1,
/*16197*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16200*/           OPC_Scope, 29, /*->16231*/ // 2 children in Scope
/*16202*/             OPC_RecordChild0, // #2 = $Vn
/*16203*/             OPC_MoveChild, 1,
/*16205*/             OPC_CheckSame, 1,
/*16207*/             OPC_MoveParent,
/*16208*/             OPC_MoveParent,
/*16209*/             OPC_CheckType, MVT::v2i64,
/*16211*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16213*/             OPC_EmitInteger, MVT::i32, 14, 
/*16216*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16219*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16231*/           /*Scope*/ 29, /*->16261*/
/*16232*/             OPC_MoveChild, 0,
/*16234*/             OPC_CheckSame, 1,
/*16236*/             OPC_MoveParent,
/*16237*/             OPC_RecordChild1, // #2 = $Vn
/*16238*/             OPC_MoveParent,
/*16239*/             OPC_CheckType, MVT::v2i64,
/*16241*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16243*/             OPC_EmitInteger, MVT::i32, 14, 
/*16246*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16249*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16261*/           0, /*End of Scope*/
/*16262*/         /*Scope*/ 92, /*->16355*/
/*16263*/           OPC_MoveChild, 0,
/*16265*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16268*/           OPC_MoveChild, 0,
/*16270*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16273*/           OPC_MoveChild, 0,
/*16275*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16278*/           OPC_MoveParent,
/*16279*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16281*/           OPC_CheckType, MVT::v16i8,
/*16283*/           OPC_MoveParent,
/*16284*/           OPC_MoveParent,
/*16285*/           OPC_RecordChild1, // #1 = $Vd
/*16286*/           OPC_MoveParent,
/*16287*/           OPC_MoveParent,
/*16288*/           OPC_MoveChild, 1,
/*16290*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16293*/           OPC_Scope, 29, /*->16324*/ // 2 children in Scope
/*16295*/             OPC_RecordChild0, // #2 = $Vn
/*16296*/             OPC_MoveChild, 1,
/*16298*/             OPC_CheckSame, 1,
/*16300*/             OPC_MoveParent,
/*16301*/             OPC_MoveParent,
/*16302*/             OPC_CheckType, MVT::v2i64,
/*16304*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16306*/             OPC_EmitInteger, MVT::i32, 14, 
/*16309*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16312*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16324*/           /*Scope*/ 29, /*->16354*/
/*16325*/             OPC_MoveChild, 0,
/*16327*/             OPC_CheckSame, 1,
/*16329*/             OPC_MoveParent,
/*16330*/             OPC_RecordChild1, // #2 = $Vn
/*16331*/             OPC_MoveParent,
/*16332*/             OPC_CheckType, MVT::v2i64,
/*16334*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16336*/             OPC_EmitInteger, MVT::i32, 14, 
/*16339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16354*/           0, /*End of Scope*/
/*16355*/         0, /*End of Scope*/
/*16356*/       0, /*End of Scope*/
/*16357*/     /*Scope*/ 67|128,1/*195*/, /*->16554*/
/*16359*/       OPC_MoveChild, 0,
/*16361*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16364*/       OPC_Scope, 93, /*->16459*/ // 2 children in Scope
/*16366*/         OPC_RecordChild0, // #0 = $Vd
/*16367*/         OPC_MoveChild, 1,
/*16369*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16372*/         OPC_MoveChild, 0,
/*16374*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16377*/         OPC_MoveChild, 0,
/*16379*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16382*/         OPC_MoveParent,
/*16383*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16385*/         OPC_CheckType, MVT::v16i8,
/*16387*/         OPC_MoveParent,
/*16388*/         OPC_MoveParent,
/*16389*/         OPC_MoveParent,
/*16390*/         OPC_RecordChild1, // #1 = $Vm
/*16391*/         OPC_MoveParent,
/*16392*/         OPC_MoveChild, 1,
/*16394*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16397*/         OPC_Scope, 29, /*->16428*/ // 2 children in Scope
/*16399*/           OPC_RecordChild0, // #2 = $Vn
/*16400*/           OPC_MoveChild, 1,
/*16402*/           OPC_CheckSame, 0,
/*16404*/           OPC_MoveParent,
/*16405*/           OPC_MoveParent,
/*16406*/           OPC_CheckType, MVT::v2i64,
/*16408*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16410*/           OPC_EmitInteger, MVT::i32, 14, 
/*16413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16428*/         /*Scope*/ 29, /*->16458*/
/*16429*/           OPC_MoveChild, 0,
/*16431*/           OPC_CheckSame, 0,
/*16433*/           OPC_MoveParent,
/*16434*/           OPC_RecordChild1, // #2 = $Vn
/*16435*/           OPC_MoveParent,
/*16436*/           OPC_CheckType, MVT::v2i64,
/*16438*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16440*/           OPC_EmitInteger, MVT::i32, 14, 
/*16443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16446*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16458*/         0, /*End of Scope*/
/*16459*/       /*Scope*/ 93, /*->16553*/
/*16460*/         OPC_MoveChild, 0,
/*16462*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16465*/         OPC_MoveChild, 0,
/*16467*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16470*/         OPC_MoveChild, 0,
/*16472*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16475*/         OPC_MoveParent,
/*16476*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16478*/         OPC_CheckType, MVT::v16i8,
/*16480*/         OPC_MoveParent,
/*16481*/         OPC_MoveParent,
/*16482*/         OPC_RecordChild1, // #0 = $Vd
/*16483*/         OPC_MoveParent,
/*16484*/         OPC_RecordChild1, // #1 = $Vm
/*16485*/         OPC_MoveParent,
/*16486*/         OPC_MoveChild, 1,
/*16488*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16491*/         OPC_Scope, 29, /*->16522*/ // 2 children in Scope
/*16493*/           OPC_RecordChild0, // #2 = $Vn
/*16494*/           OPC_MoveChild, 1,
/*16496*/           OPC_CheckSame, 0,
/*16498*/           OPC_MoveParent,
/*16499*/           OPC_MoveParent,
/*16500*/           OPC_CheckType, MVT::v2i64,
/*16502*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16504*/           OPC_EmitInteger, MVT::i32, 14, 
/*16507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16510*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16522*/         /*Scope*/ 29, /*->16552*/
/*16523*/           OPC_MoveChild, 0,
/*16525*/           OPC_CheckSame, 0,
/*16527*/           OPC_MoveParent,
/*16528*/           OPC_RecordChild1, // #2 = $Vn
/*16529*/           OPC_MoveParent,
/*16530*/           OPC_CheckType, MVT::v2i64,
/*16532*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16534*/           OPC_EmitInteger, MVT::i32, 14, 
/*16537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16540*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                    // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                    // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16552*/         0, /*End of Scope*/
/*16553*/       0, /*End of Scope*/
/*16554*/     0, /*End of Scope*/
/*16555*/   /*Scope*/ 0|128,1/*128*/, /*->16685*/
/*16557*/     OPC_RecordChild0, // #0 = $Vn
/*16558*/     OPC_MoveChild, 1,
/*16560*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16563*/     OPC_Scope, 73, /*->16638*/ // 2 children in Scope
/*16565*/       OPC_RecordChild0, // #1 = $Vm
/*16566*/       OPC_MoveChild, 1,
/*16568*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16571*/       OPC_MoveChild, 0,
/*16573*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16576*/       OPC_MoveChild, 0,
/*16578*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16581*/       OPC_MoveParent,
/*16582*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16584*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->16611
/*16587*/         OPC_MoveParent,
/*16588*/         OPC_MoveParent,
/*16589*/         OPC_MoveParent,
/*16590*/         OPC_CheckType, MVT::v2i32,
/*16592*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16594*/         OPC_EmitInteger, MVT::i32, 14, 
/*16597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->16637
/*16613*/         OPC_MoveParent,
/*16614*/         OPC_MoveParent,
/*16615*/         OPC_MoveParent,
/*16616*/         OPC_CheckType, MVT::v4i32,
/*16618*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16620*/         OPC_EmitInteger, MVT::i32, 14, 
/*16623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16626*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*16638*/     /*Scope*/ 45, /*->16684*/
/*16639*/       OPC_MoveChild, 0,
/*16641*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16644*/       OPC_MoveChild, 0,
/*16646*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16649*/       OPC_MoveChild, 0,
/*16651*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16654*/       OPC_MoveParent,
/*16655*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16657*/       OPC_CheckType, MVT::v8i8,
/*16659*/       OPC_MoveParent,
/*16660*/       OPC_MoveParent,
/*16661*/       OPC_RecordChild1, // #1 = $Vm
/*16662*/       OPC_MoveParent,
/*16663*/       OPC_CheckType, MVT::v2i32,
/*16665*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16667*/       OPC_EmitInteger, MVT::i32, 14, 
/*16670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16684*/     0, /*End of Scope*/
/*16685*/   /*Scope*/ 101, /*->16787*/
/*16686*/     OPC_MoveChild, 0,
/*16688*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16691*/     OPC_Scope, 46, /*->16739*/ // 2 children in Scope
/*16693*/       OPC_RecordChild0, // #0 = $Vm
/*16694*/       OPC_MoveChild, 1,
/*16696*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16699*/       OPC_MoveChild, 0,
/*16701*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16704*/       OPC_MoveChild, 0,
/*16706*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16709*/       OPC_MoveParent,
/*16710*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16712*/       OPC_CheckType, MVT::v8i8,
/*16714*/       OPC_MoveParent,
/*16715*/       OPC_MoveParent,
/*16716*/       OPC_MoveParent,
/*16717*/       OPC_RecordChild1, // #1 = $Vn
/*16718*/       OPC_CheckType, MVT::v2i32,
/*16720*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16722*/       OPC_EmitInteger, MVT::i32, 14, 
/*16725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16739*/     /*Scope*/ 46, /*->16786*/
/*16740*/       OPC_MoveChild, 0,
/*16742*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16745*/       OPC_MoveChild, 0,
/*16747*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16750*/       OPC_MoveChild, 0,
/*16752*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16755*/       OPC_MoveParent,
/*16756*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16758*/       OPC_CheckType, MVT::v8i8,
/*16760*/       OPC_MoveParent,
/*16761*/       OPC_MoveParent,
/*16762*/       OPC_RecordChild1, // #0 = $Vm
/*16763*/       OPC_MoveParent,
/*16764*/       OPC_RecordChild1, // #1 = $Vn
/*16765*/       OPC_CheckType, MVT::v2i32,
/*16767*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16769*/       OPC_EmitInteger, MVT::i32, 14, 
/*16772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16786*/     0, /*End of Scope*/
/*16787*/   /*Scope*/ 51, /*->16839*/
/*16788*/     OPC_RecordChild0, // #0 = $Vn
/*16789*/     OPC_MoveChild, 1,
/*16791*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16794*/     OPC_MoveChild, 0,
/*16796*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16799*/     OPC_MoveChild, 0,
/*16801*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16804*/     OPC_MoveChild, 0,
/*16806*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16809*/     OPC_MoveParent,
/*16810*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16812*/     OPC_CheckType, MVT::v16i8,
/*16814*/     OPC_MoveParent,
/*16815*/     OPC_MoveParent,
/*16816*/     OPC_RecordChild1, // #1 = $Vm
/*16817*/     OPC_MoveParent,
/*16818*/     OPC_CheckType, MVT::v4i32,
/*16820*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16822*/     OPC_EmitInteger, MVT::i32, 14, 
/*16825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16839*/   /*Scope*/ 101, /*->16941*/
/*16840*/     OPC_MoveChild, 0,
/*16842*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16845*/     OPC_Scope, 46, /*->16893*/ // 2 children in Scope
/*16847*/       OPC_RecordChild0, // #0 = $Vm
/*16848*/       OPC_MoveChild, 1,
/*16850*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16853*/       OPC_MoveChild, 0,
/*16855*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16858*/       OPC_MoveChild, 0,
/*16860*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16863*/       OPC_MoveParent,
/*16864*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16866*/       OPC_CheckType, MVT::v16i8,
/*16868*/       OPC_MoveParent,
/*16869*/       OPC_MoveParent,
/*16870*/       OPC_MoveParent,
/*16871*/       OPC_RecordChild1, // #1 = $Vn
/*16872*/       OPC_CheckType, MVT::v4i32,
/*16874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16876*/       OPC_EmitInteger, MVT::i32, 14, 
/*16879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16893*/     /*Scope*/ 46, /*->16940*/
/*16894*/       OPC_MoveChild, 0,
/*16896*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16899*/       OPC_MoveChild, 0,
/*16901*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16904*/       OPC_MoveChild, 0,
/*16906*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16909*/       OPC_MoveParent,
/*16910*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16912*/       OPC_CheckType, MVT::v16i8,
/*16914*/       OPC_MoveParent,
/*16915*/       OPC_MoveParent,
/*16916*/       OPC_RecordChild1, // #0 = $Vm
/*16917*/       OPC_MoveParent,
/*16918*/       OPC_RecordChild1, // #1 = $Vn
/*16919*/       OPC_CheckType, MVT::v4i32,
/*16921*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16923*/       OPC_EmitInteger, MVT::i32, 14, 
/*16926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16940*/     0, /*End of Scope*/
/*16941*/   /*Scope*/ 46, /*->16988*/
/*16942*/     OPC_RecordChild0, // #0 = $Vn
/*16943*/     OPC_RecordChild1, // #1 = $Vm
/*16944*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->16966
/*16947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16949*/       OPC_EmitInteger, MVT::i32, 14, 
/*16952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->16987
/*16968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16970*/       OPC_EmitInteger, MVT::i32, 14, 
/*16973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*16988*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,9/*1260*/,  TARGET_VAL(ISD::MUL),// ->18253
/*16993*/   OPC_Scope, 95|128,2/*351*/, /*->17347*/ // 8 children in Scope
/*16996*/     OPC_MoveChild, 0,
/*16998*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->17280
/*17003*/       OPC_Scope, 104, /*->17109*/ // 2 children in Scope
/*17005*/         OPC_MoveChild, 0,
/*17007*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17010*/         OPC_RecordChild0, // #0 = $a
/*17011*/         OPC_MoveChild, 1,
/*17013*/         OPC_CheckInteger, 16, 
/*17015*/         OPC_CheckType, MVT::i32,
/*17017*/         OPC_MoveParent,
/*17018*/         OPC_MoveParent,
/*17019*/         OPC_MoveChild, 1,
/*17021*/         OPC_CheckInteger, 16, 
/*17023*/         OPC_CheckType, MVT::i32,
/*17025*/         OPC_MoveParent,
/*17026*/         OPC_MoveParent,
/*17027*/         OPC_MoveChild, 1,
/*17029*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17032*/         OPC_Scope, 43, /*->17077*/ // 2 children in Scope
/*17034*/           OPC_MoveChild, 0,
/*17036*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17039*/           OPC_RecordChild0, // #1 = $b
/*17040*/           OPC_MoveChild, 1,
/*17042*/           OPC_CheckInteger, 16, 
/*17044*/           OPC_CheckType, MVT::i32,
/*17046*/           OPC_MoveParent,
/*17047*/           OPC_MoveParent,
/*17048*/           OPC_MoveChild, 1,
/*17050*/           OPC_CheckInteger, 16, 
/*17052*/           OPC_CheckType, MVT::i32,
/*17054*/           OPC_MoveParent,
/*17055*/           OPC_MoveParent,
/*17056*/           OPC_CheckType, MVT::i32,
/*17058*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17060*/           OPC_EmitInteger, MVT::i32, 14, 
/*17063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17077*/         /*Scope*/ 30, /*->17108*/
/*17078*/           OPC_RecordChild0, // #1 = $b
/*17079*/           OPC_MoveChild, 1,
/*17081*/           OPC_CheckInteger, 16, 
/*17083*/           OPC_CheckType, MVT::i32,
/*17085*/           OPC_MoveParent,
/*17086*/           OPC_MoveParent,
/*17087*/           OPC_CheckType, MVT::i32,
/*17089*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17091*/           OPC_EmitInteger, MVT::i32, 14, 
/*17094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17097*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17108*/         0, /*End of Scope*/
/*17109*/       /*Scope*/ 40|128,1/*168*/, /*->17279*/
/*17111*/         OPC_RecordChild0, // #0 = $a
/*17112*/         OPC_MoveChild, 1,
/*17114*/         OPC_CheckInteger, 16, 
/*17116*/         OPC_CheckType, MVT::i32,
/*17118*/         OPC_MoveParent,
/*17119*/         OPC_MoveParent,
/*17120*/         OPC_MoveChild, 1,
/*17122*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->17226
/*17126*/           OPC_Scope, 43, /*->17171*/ // 2 children in Scope
/*17128*/             OPC_MoveChild, 0,
/*17130*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17133*/             OPC_RecordChild0, // #1 = $b
/*17134*/             OPC_MoveChild, 1,
/*17136*/             OPC_CheckInteger, 16, 
/*17138*/             OPC_CheckType, MVT::i32,
/*17140*/             OPC_MoveParent,
/*17141*/             OPC_MoveParent,
/*17142*/             OPC_MoveChild, 1,
/*17144*/             OPC_CheckInteger, 16, 
/*17146*/             OPC_CheckType, MVT::i32,
/*17148*/             OPC_MoveParent,
/*17149*/             OPC_MoveParent,
/*17150*/             OPC_CheckType, MVT::i32,
/*17152*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17154*/             OPC_EmitInteger, MVT::i32, 14, 
/*17157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17171*/           /*Scope*/ 53, /*->17225*/
/*17172*/             OPC_RecordChild0, // #1 = $Rm
/*17173*/             OPC_MoveChild, 1,
/*17175*/             OPC_CheckInteger, 16, 
/*17177*/             OPC_CheckType, MVT::i32,
/*17179*/             OPC_MoveParent,
/*17180*/             OPC_MoveParent,
/*17181*/             OPC_CheckType, MVT::i32,
/*17183*/             OPC_Scope, 19, /*->17204*/ // 2 children in Scope
/*17185*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17187*/               OPC_EmitInteger, MVT::i32, 14, 
/*17190*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17193*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17204*/             /*Scope*/ 19, /*->17224*/
/*17205*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17207*/               OPC_EmitInteger, MVT::i32, 14, 
/*17210*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17213*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17224*/             0, /*End of Scope*/
/*17225*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17278
/*17229*/           OPC_RecordChild0, // #1 = $Rm
/*17230*/           OPC_MoveChild, 1,
/*17232*/           OPC_CheckValueType, MVT::i16,
/*17234*/           OPC_MoveParent,
/*17235*/           OPC_MoveParent,
/*17236*/           OPC_Scope, 19, /*->17257*/ // 2 children in Scope
/*17238*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17240*/             OPC_EmitInteger, MVT::i32, 14, 
/*17243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17257*/           /*Scope*/ 19, /*->17277*/
/*17258*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17260*/             OPC_EmitInteger, MVT::i32, 14, 
/*17263*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17266*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17277*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*17279*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17346
/*17283*/       OPC_RecordChild0, // #0 = $Rn
/*17284*/       OPC_MoveChild, 1,
/*17286*/       OPC_CheckValueType, MVT::i16,
/*17288*/       OPC_MoveParent,
/*17289*/       OPC_MoveParent,
/*17290*/       OPC_MoveChild, 1,
/*17292*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17295*/       OPC_RecordChild0, // #1 = $Rm
/*17296*/       OPC_MoveChild, 1,
/*17298*/       OPC_CheckInteger, 16, 
/*17300*/       OPC_CheckType, MVT::i32,
/*17302*/       OPC_MoveParent,
/*17303*/       OPC_MoveParent,
/*17304*/       OPC_Scope, 19, /*->17325*/ // 2 children in Scope
/*17306*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17308*/         OPC_EmitInteger, MVT::i32, 14, 
/*17311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17325*/       /*Scope*/ 19, /*->17345*/
/*17326*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17328*/         OPC_EmitInteger, MVT::i32, 14, 
/*17331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17345*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17347*/   /*Scope*/ 41, /*->17389*/
/*17348*/     OPC_RecordChild0, // #0 = $a
/*17349*/     OPC_MoveChild, 0,
/*17351*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17353*/     OPC_MoveParent,
/*17354*/     OPC_MoveChild, 1,
/*17356*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17359*/     OPC_RecordChild0, // #1 = $b
/*17360*/     OPC_MoveChild, 1,
/*17362*/     OPC_CheckInteger, 16, 
/*17364*/     OPC_CheckType, MVT::i32,
/*17366*/     OPC_MoveParent,
/*17367*/     OPC_MoveParent,
/*17368*/     OPC_CheckType, MVT::i32,
/*17370*/     OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17372*/     OPC_EmitInteger, MVT::i32, 14, 
/*17375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17389*/   /*Scope*/ 107, /*->17497*/
/*17390*/     OPC_MoveChild, 0,
/*17392*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->17432
/*17396*/       OPC_RecordChild0, // #0 = $a
/*17397*/       OPC_MoveChild, 1,
/*17399*/       OPC_CheckInteger, 16, 
/*17401*/       OPC_CheckType, MVT::i32,
/*17403*/       OPC_MoveParent,
/*17404*/       OPC_MoveParent,
/*17405*/       OPC_RecordChild1, // #1 = $b
/*17406*/       OPC_MoveChild, 1,
/*17408*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17410*/       OPC_MoveParent,
/*17411*/       OPC_CheckType, MVT::i32,
/*17413*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17415*/       OPC_EmitInteger, MVT::i32, 14, 
/*17418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17496
/*17435*/       OPC_RecordChild0, // #0 = $Rn
/*17436*/       OPC_MoveChild, 1,
/*17438*/       OPC_CheckValueType, MVT::i16,
/*17440*/       OPC_MoveParent,
/*17441*/       OPC_MoveParent,
/*17442*/       OPC_MoveChild, 1,
/*17444*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17447*/       OPC_RecordChild0, // #1 = $Rm
/*17448*/       OPC_MoveChild, 1,
/*17450*/       OPC_CheckValueType, MVT::i16,
/*17452*/       OPC_MoveParent,
/*17453*/       OPC_MoveParent,
/*17454*/       OPC_Scope, 19, /*->17475*/ // 2 children in Scope
/*17456*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17458*/         OPC_EmitInteger, MVT::i32, 14, 
/*17461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17475*/       /*Scope*/ 19, /*->17495*/
/*17476*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17478*/         OPC_EmitInteger, MVT::i32, 14, 
/*17481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17495*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17497*/   /*Scope*/ 10|128,2/*266*/, /*->17765*/
/*17499*/     OPC_RecordChild0, // #0 = $a
/*17500*/     OPC_Scope, 32, /*->17534*/ // 3 children in Scope
/*17502*/       OPC_MoveChild, 0,
/*17504*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17506*/       OPC_MoveParent,
/*17507*/       OPC_RecordChild1, // #1 = $b
/*17508*/       OPC_MoveChild, 1,
/*17510*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17512*/       OPC_MoveParent,
/*17513*/       OPC_CheckType, MVT::i32,
/*17515*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17517*/       OPC_EmitInteger, MVT::i32, 14, 
/*17520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17534*/     /*Scope*/ 97, /*->17632*/
/*17535*/       OPC_RecordChild1, // #1 = $Rm
/*17536*/       OPC_CheckType, MVT::i32,
/*17538*/       OPC_Scope, 23, /*->17563*/ // 4 children in Scope
/*17540*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17542*/         OPC_EmitInteger, MVT::i32, 14, 
/*17545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17563*/       /*Scope*/ 23, /*->17587*/
/*17564*/         OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*17566*/         OPC_EmitInteger, MVT::i32, 14, 
/*17569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17587*/       /*Scope*/ 23, /*->17611*/
/*17588*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17590*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17593*/         OPC_EmitInteger, MVT::i32, 14, 
/*17596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17611*/       /*Scope*/ 19, /*->17631*/
/*17612*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17614*/         OPC_EmitInteger, MVT::i32, 14, 
/*17617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17631*/       0, /*End of Scope*/
/*17632*/     /*Scope*/ 2|128,1/*130*/, /*->17764*/
/*17634*/       OPC_MoveChild, 1,
/*17636*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17639*/       OPC_RecordChild0, // #1 = $Vm
/*17640*/       OPC_Scope, 60, /*->17702*/ // 2 children in Scope
/*17642*/         OPC_CheckChild0Type, MVT::v4i16,
/*17644*/         OPC_RecordChild1, // #2 = $lane
/*17645*/         OPC_MoveChild, 1,
/*17647*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17650*/         OPC_MoveParent,
/*17651*/         OPC_MoveParent,
/*17652*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17677
/*17655*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17657*/           OPC_EmitConvertToTarget, 2,
/*17659*/           OPC_EmitInteger, MVT::i32, 14, 
/*17662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17665*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->17701
/*17679*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17681*/           OPC_EmitConvertToTarget, 2,
/*17683*/           OPC_EmitInteger, MVT::i32, 14, 
/*17686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17689*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17702*/       /*Scope*/ 60, /*->17763*/
/*17703*/         OPC_CheckChild0Type, MVT::v2i32,
/*17705*/         OPC_RecordChild1, // #2 = $lane
/*17706*/         OPC_MoveChild, 1,
/*17708*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17711*/         OPC_MoveParent,
/*17712*/         OPC_MoveParent,
/*17713*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17738
/*17716*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17718*/           OPC_EmitConvertToTarget, 2,
/*17720*/           OPC_EmitInteger, MVT::i32, 14, 
/*17723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17726*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->17762
/*17740*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17742*/           OPC_EmitConvertToTarget, 2,
/*17744*/           OPC_EmitInteger, MVT::i32, 14, 
/*17747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17750*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*17763*/       0, /*End of Scope*/
/*17764*/     0, /*End of Scope*/
/*17765*/   /*Scope*/ 4|128,1/*132*/, /*->17899*/
/*17767*/     OPC_MoveChild, 0,
/*17769*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17772*/     OPC_RecordChild0, // #0 = $Vm
/*17773*/     OPC_Scope, 61, /*->17836*/ // 2 children in Scope
/*17775*/       OPC_CheckChild0Type, MVT::v4i16,
/*17777*/       OPC_RecordChild1, // #1 = $lane
/*17778*/       OPC_MoveChild, 1,
/*17780*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17783*/       OPC_MoveParent,
/*17784*/       OPC_MoveParent,
/*17785*/       OPC_RecordChild1, // #2 = $Vn
/*17786*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17811
/*17789*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17791*/         OPC_EmitConvertToTarget, 1,
/*17793*/         OPC_EmitInteger, MVT::i32, 14, 
/*17796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17835
/*17813*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17815*/         OPC_EmitConvertToTarget, 1,
/*17817*/         OPC_EmitInteger, MVT::i32, 14, 
/*17820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17823*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17836*/     /*Scope*/ 61, /*->17898*/
/*17837*/       OPC_CheckChild0Type, MVT::v2i32,
/*17839*/       OPC_RecordChild1, // #1 = $lane
/*17840*/       OPC_MoveChild, 1,
/*17842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17845*/       OPC_MoveParent,
/*17846*/       OPC_MoveParent,
/*17847*/       OPC_RecordChild1, // #2 = $Vn
/*17848*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17873
/*17851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17853*/         OPC_EmitConvertToTarget, 1,
/*17855*/         OPC_EmitInteger, MVT::i32, 14, 
/*17858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->17897
/*17875*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17877*/         OPC_EmitConvertToTarget, 1,
/*17879*/         OPC_EmitInteger, MVT::i32, 14, 
/*17882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17898*/     0, /*End of Scope*/
/*17899*/   /*Scope*/ 109, /*->18009*/
/*17900*/     OPC_RecordChild0, // #0 = $src1
/*17901*/     OPC_MoveChild, 1,
/*17903*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17906*/     OPC_RecordChild0, // #1 = $src2
/*17907*/     OPC_Scope, 49, /*->17958*/ // 2 children in Scope
/*17909*/       OPC_CheckChild0Type, MVT::v8i16,
/*17911*/       OPC_RecordChild1, // #2 = $lane
/*17912*/       OPC_MoveChild, 1,
/*17914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17917*/       OPC_MoveParent,
/*17918*/       OPC_MoveParent,
/*17919*/       OPC_CheckType, MVT::v8i16,
/*17921*/       OPC_EmitConvertToTarget, 2,
/*17923*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*17926*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*17935*/       OPC_EmitConvertToTarget, 2,
/*17937*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*17940*/       OPC_EmitInteger, MVT::i32, 14, 
/*17943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17958*/     /*Scope*/ 49, /*->18008*/
/*17959*/       OPC_CheckChild0Type, MVT::v4i32,
/*17961*/       OPC_RecordChild1, // #2 = $lane
/*17962*/       OPC_MoveChild, 1,
/*17964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17967*/       OPC_MoveParent,
/*17968*/       OPC_MoveParent,
/*17969*/       OPC_CheckType, MVT::v4i32,
/*17971*/       OPC_EmitConvertToTarget, 2,
/*17973*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*17976*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*17985*/       OPC_EmitConvertToTarget, 2,
/*17987*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*17990*/       OPC_EmitInteger, MVT::i32, 14, 
/*17993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18008*/     0, /*End of Scope*/
/*18009*/   /*Scope*/ 110, /*->18120*/
/*18010*/     OPC_MoveChild, 0,
/*18012*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18015*/     OPC_RecordChild0, // #0 = $src2
/*18016*/     OPC_Scope, 50, /*->18068*/ // 2 children in Scope
/*18018*/       OPC_CheckChild0Type, MVT::v8i16,
/*18020*/       OPC_RecordChild1, // #1 = $lane
/*18021*/       OPC_MoveChild, 1,
/*18023*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18026*/       OPC_MoveParent,
/*18027*/       OPC_MoveParent,
/*18028*/       OPC_RecordChild1, // #2 = $src1
/*18029*/       OPC_CheckType, MVT::v8i16,
/*18031*/       OPC_EmitConvertToTarget, 1,
/*18033*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*18036*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*18045*/       OPC_EmitConvertToTarget, 1,
/*18047*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*18050*/       OPC_EmitInteger, MVT::i32, 14, 
/*18053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18068*/     /*Scope*/ 50, /*->18119*/
/*18069*/       OPC_CheckChild0Type, MVT::v4i32,
/*18071*/       OPC_RecordChild1, // #1 = $lane
/*18072*/       OPC_MoveChild, 1,
/*18074*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18077*/       OPC_MoveParent,
/*18078*/       OPC_MoveParent,
/*18079*/       OPC_RecordChild1, // #2 = $src1
/*18080*/       OPC_CheckType, MVT::v4i32,
/*18082*/       OPC_EmitConvertToTarget, 1,
/*18084*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*18087*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*18096*/       OPC_EmitConvertToTarget, 1,
/*18098*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*18101*/       OPC_EmitInteger, MVT::i32, 14, 
/*18104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18119*/     0, /*End of Scope*/
/*18120*/   /*Scope*/ 2|128,1/*130*/, /*->18252*/
/*18122*/     OPC_RecordChild0, // #0 = $Vn
/*18123*/     OPC_RecordChild1, // #1 = $Vm
/*18124*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->18146
/*18127*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18129*/       OPC_EmitInteger, MVT::i32, 14, 
/*18132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->18167
/*18148*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18150*/       OPC_EmitInteger, MVT::i32, 14, 
/*18153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->18188
/*18169*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18171*/       OPC_EmitInteger, MVT::i32, 14, 
/*18174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->18209
/*18190*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18192*/       OPC_EmitInteger, MVT::i32, 14, 
/*18195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->18230
/*18211*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18213*/       OPC_EmitInteger, MVT::i32, 14, 
/*18216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->18251
/*18232*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18234*/       OPC_EmitInteger, MVT::i32, 14, 
/*18237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*18252*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,19/*2469*/,  TARGET_VAL(ISD::AND),// ->20726
/*18257*/   OPC_Scope, 69, /*->18328*/ // 30 children in Scope
/*18259*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18264*/     OPC_MoveChild, 0,
/*18266*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18269*/     OPC_RecordChild0, // #0 = $Src
/*18270*/     OPC_MoveChild, 1,
/*18272*/     OPC_CheckInteger, 8, 
/*18274*/     OPC_CheckType, MVT::i32,
/*18276*/     OPC_MoveParent,
/*18277*/     OPC_MoveParent,
/*18278*/     OPC_CheckType, MVT::i32,
/*18280*/     OPC_Scope, 22, /*->18304*/ // 2 children in Scope
/*18282*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18284*/       OPC_EmitInteger, MVT::i32, 1, 
/*18287*/       OPC_EmitInteger, MVT::i32, 14, 
/*18290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18304*/     /*Scope*/ 22, /*->18327*/
/*18305*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18307*/       OPC_EmitInteger, MVT::i32, 1, 
/*18310*/       OPC_EmitInteger, MVT::i32, 14, 
/*18313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18327*/     0, /*End of Scope*/
/*18328*/   /*Scope*/ 47, /*->18376*/
/*18329*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18332*/     OPC_MoveChild, 0,
/*18334*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18337*/     OPC_RecordChild0, // #0 = $Rm
/*18338*/     OPC_RecordChild1, // #1 = $rot
/*18339*/     OPC_MoveChild, 1,
/*18341*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18344*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18346*/     OPC_CheckType, MVT::i32,
/*18348*/     OPC_MoveParent,
/*18349*/     OPC_MoveParent,
/*18350*/     OPC_CheckType, MVT::i32,
/*18352*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18354*/     OPC_EmitConvertToTarget, 1,
/*18356*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18359*/     OPC_EmitInteger, MVT::i32, 14, 
/*18362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18376*/   /*Scope*/ 48, /*->18425*/
/*18377*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18381*/     OPC_MoveChild, 0,
/*18383*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18386*/     OPC_RecordChild0, // #0 = $Rm
/*18387*/     OPC_RecordChild1, // #1 = $rot
/*18388*/     OPC_MoveChild, 1,
/*18390*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18393*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18395*/     OPC_CheckType, MVT::i32,
/*18397*/     OPC_MoveParent,
/*18398*/     OPC_MoveParent,
/*18399*/     OPC_CheckType, MVT::i32,
/*18401*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18403*/     OPC_EmitConvertToTarget, 1,
/*18405*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18408*/     OPC_EmitInteger, MVT::i32, 14, 
/*18411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18425*/   /*Scope*/ 49, /*->18475*/
/*18426*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18431*/     OPC_MoveChild, 0,
/*18433*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18436*/     OPC_RecordChild0, // #0 = $Rm
/*18437*/     OPC_RecordChild1, // #1 = $rot
/*18438*/     OPC_MoveChild, 1,
/*18440*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18443*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18445*/     OPC_CheckType, MVT::i32,
/*18447*/     OPC_MoveParent,
/*18448*/     OPC_MoveParent,
/*18449*/     OPC_CheckType, MVT::i32,
/*18451*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18453*/     OPC_EmitConvertToTarget, 1,
/*18455*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18458*/     OPC_EmitInteger, MVT::i32, 14, 
/*18461*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18464*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18475*/   /*Scope*/ 47, /*->18523*/
/*18476*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18479*/     OPC_MoveChild, 0,
/*18481*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18484*/     OPC_RecordChild0, // #0 = $Rm
/*18485*/     OPC_RecordChild1, // #1 = $rot
/*18486*/     OPC_MoveChild, 1,
/*18488*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18491*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18493*/     OPC_CheckType, MVT::i32,
/*18495*/     OPC_MoveParent,
/*18496*/     OPC_MoveParent,
/*18497*/     OPC_CheckType, MVT::i32,
/*18499*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18501*/     OPC_EmitConvertToTarget, 1,
/*18503*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18506*/     OPC_EmitInteger, MVT::i32, 14, 
/*18509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18523*/   /*Scope*/ 48, /*->18572*/
/*18524*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18528*/     OPC_MoveChild, 0,
/*18530*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18533*/     OPC_RecordChild0, // #0 = $Rm
/*18534*/     OPC_RecordChild1, // #1 = $rot
/*18535*/     OPC_MoveChild, 1,
/*18537*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18540*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18542*/     OPC_CheckType, MVT::i32,
/*18544*/     OPC_MoveParent,
/*18545*/     OPC_MoveParent,
/*18546*/     OPC_CheckType, MVT::i32,
/*18548*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18550*/     OPC_EmitConvertToTarget, 1,
/*18552*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18555*/     OPC_EmitInteger, MVT::i32, 14, 
/*18558*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18572*/   /*Scope*/ 49, /*->18622*/
/*18573*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18578*/     OPC_MoveChild, 0,
/*18580*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18583*/     OPC_RecordChild0, // #0 = $Rm
/*18584*/     OPC_RecordChild1, // #1 = $rot
/*18585*/     OPC_MoveChild, 1,
/*18587*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18590*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18592*/     OPC_CheckType, MVT::i32,
/*18594*/     OPC_MoveParent,
/*18595*/     OPC_MoveParent,
/*18596*/     OPC_CheckType, MVT::i32,
/*18598*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18600*/     OPC_EmitConvertToTarget, 1,
/*18602*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18605*/     OPC_EmitInteger, MVT::i32, 14, 
/*18608*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18611*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18622*/   /*Scope*/ 28, /*->18651*/
/*18623*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18626*/     OPC_RecordChild0, // #0 = $Src
/*18627*/     OPC_CheckType, MVT::i32,
/*18629*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18631*/     OPC_EmitInteger, MVT::i32, 0, 
/*18634*/     OPC_EmitInteger, MVT::i32, 14, 
/*18637*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18640*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18651*/   /*Scope*/ 29, /*->18681*/
/*18652*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18656*/     OPC_RecordChild0, // #0 = $Src
/*18657*/     OPC_CheckType, MVT::i32,
/*18659*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18661*/     OPC_EmitInteger, MVT::i32, 0, 
/*18664*/     OPC_EmitInteger, MVT::i32, 14, 
/*18667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18670*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18681*/   /*Scope*/ 30, /*->18712*/
/*18682*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18687*/     OPC_RecordChild0, // #0 = $Src
/*18688*/     OPC_CheckType, MVT::i32,
/*18690*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18692*/     OPC_EmitInteger, MVT::i32, 0, 
/*18695*/     OPC_EmitInteger, MVT::i32, 14, 
/*18698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18712*/   /*Scope*/ 28, /*->18741*/
/*18713*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18716*/     OPC_RecordChild0, // #0 = $Rm
/*18717*/     OPC_CheckType, MVT::i32,
/*18719*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18721*/     OPC_EmitInteger, MVT::i32, 0, 
/*18724*/     OPC_EmitInteger, MVT::i32, 14, 
/*18727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18730*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18741*/   /*Scope*/ 29, /*->18771*/
/*18742*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18746*/     OPC_RecordChild0, // #0 = $Rm
/*18747*/     OPC_CheckType, MVT::i32,
/*18749*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18751*/     OPC_EmitInteger, MVT::i32, 0, 
/*18754*/     OPC_EmitInteger, MVT::i32, 14, 
/*18757*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18771*/   /*Scope*/ 30, /*->18802*/
/*18772*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18777*/     OPC_RecordChild0, // #0 = $Rm
/*18778*/     OPC_CheckType, MVT::i32,
/*18780*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18782*/     OPC_EmitInteger, MVT::i32, 0, 
/*18785*/     OPC_EmitInteger, MVT::i32, 14, 
/*18788*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18791*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18802*/   /*Scope*/ 52, /*->18855*/
/*18803*/     OPC_RecordChild0, // #0 = $Rn
/*18804*/     OPC_MoveChild, 1,
/*18806*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18809*/     OPC_RecordChild0, // #1 = $shift
/*18810*/     OPC_MoveChild, 1,
/*18812*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18823*/     OPC_MoveParent,
/*18824*/     OPC_MoveParent,
/*18825*/     OPC_CheckType, MVT::i32,
/*18827*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18829*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18832*/     OPC_EmitInteger, MVT::i32, 14, 
/*18835*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18841*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18855*/   /*Scope*/ 52, /*->18908*/
/*18856*/     OPC_MoveChild, 0,
/*18858*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18861*/     OPC_RecordChild0, // #0 = $shift
/*18862*/     OPC_MoveChild, 1,
/*18864*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18875*/     OPC_MoveParent,
/*18876*/     OPC_MoveParent,
/*18877*/     OPC_RecordChild1, // #1 = $Rn
/*18878*/     OPC_CheckType, MVT::i32,
/*18880*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18882*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*18885*/     OPC_EmitInteger, MVT::i32, 14, 
/*18888*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18908*/   /*Scope*/ 82, /*->18991*/
/*18909*/     OPC_RecordChild0, // #0 = $Rn
/*18910*/     OPC_MoveChild, 1,
/*18912*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18915*/     OPC_RecordChild0, // #1 = $shift
/*18916*/     OPC_MoveChild, 1,
/*18918*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18929*/     OPC_MoveParent,
/*18930*/     OPC_MoveParent,
/*18931*/     OPC_CheckType, MVT::i32,
/*18933*/     OPC_Scope, 27, /*->18962*/ // 2 children in Scope
/*18935*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18937*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18940*/       OPC_EmitInteger, MVT::i32, 14, 
/*18943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18962*/     /*Scope*/ 27, /*->18990*/
/*18963*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18965*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18968*/       OPC_EmitInteger, MVT::i32, 14, 
/*18971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18990*/     0, /*End of Scope*/
/*18991*/   /*Scope*/ 82, /*->19074*/
/*18992*/     OPC_MoveChild, 0,
/*18994*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18997*/     OPC_RecordChild0, // #0 = $shift
/*18998*/     OPC_MoveChild, 1,
/*19000*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19011*/     OPC_MoveParent,
/*19012*/     OPC_MoveParent,
/*19013*/     OPC_RecordChild1, // #1 = $Rn
/*19014*/     OPC_CheckType, MVT::i32,
/*19016*/     OPC_Scope, 27, /*->19045*/ // 2 children in Scope
/*19018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19020*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19023*/       OPC_EmitInteger, MVT::i32, 14, 
/*19026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19045*/     /*Scope*/ 27, /*->19073*/
/*19046*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19048*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19051*/       OPC_EmitInteger, MVT::i32, 14, 
/*19054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19073*/     0, /*End of Scope*/
/*19074*/   /*Scope*/ 102|128,1/*230*/, /*->19306*/
/*19076*/     OPC_RecordChild0, // #0 = $Rn
/*19077*/     OPC_Scope, 31, /*->19110*/ // 4 children in Scope
/*19079*/       OPC_RecordChild1, // #1 = $shift
/*19080*/       OPC_CheckType, MVT::i32,
/*19082*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19084*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19087*/       OPC_EmitInteger, MVT::i32, 14, 
/*19090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19110*/     /*Scope*/ 105, /*->19216*/
/*19111*/       OPC_MoveChild, 1,
/*19113*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19116*/       OPC_RecordChild0, // #1 = $imm
/*19117*/       OPC_MoveChild, 0,
/*19119*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19122*/       OPC_Scope, 45, /*->19169*/ // 2 children in Scope
/*19124*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19126*/         OPC_MoveParent,
/*19127*/         OPC_MoveChild, 1,
/*19129*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19140*/         OPC_MoveParent,
/*19141*/         OPC_MoveParent,
/*19142*/         OPC_CheckType, MVT::i32,
/*19144*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19146*/         OPC_EmitConvertToTarget, 1,
/*19148*/         OPC_EmitInteger, MVT::i32, 14, 
/*19151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19169*/       /*Scope*/ 45, /*->19215*/
/*19170*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19172*/         OPC_MoveParent,
/*19173*/         OPC_MoveChild, 1,
/*19175*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19186*/         OPC_MoveParent,
/*19187*/         OPC_MoveParent,
/*19188*/         OPC_CheckType, MVT::i32,
/*19190*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19192*/         OPC_EmitConvertToTarget, 1,
/*19194*/         OPC_EmitInteger, MVT::i32, 14, 
/*19197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19215*/       0, /*End of Scope*/
/*19216*/     /*Scope*/ 31, /*->19248*/
/*19217*/       OPC_RecordChild1, // #1 = $Rn
/*19218*/       OPC_CheckType, MVT::i32,
/*19220*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19222*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19225*/       OPC_EmitInteger, MVT::i32, 14, 
/*19228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19231*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19234*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19248*/     /*Scope*/ 56, /*->19305*/
/*19249*/       OPC_MoveChild, 1,
/*19251*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19254*/       OPC_MoveChild, 0,
/*19256*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19267*/       OPC_MoveParent,
/*19268*/       OPC_RecordChild1, // #1 = $imm
/*19269*/       OPC_MoveChild, 1,
/*19271*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19274*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19276*/       OPC_MoveParent,
/*19277*/       OPC_MoveParent,
/*19278*/       OPC_CheckType, MVT::i32,
/*19280*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19282*/       OPC_EmitConvertToTarget, 1,
/*19284*/       OPC_EmitInteger, MVT::i32, 14, 
/*19287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19305*/     0, /*End of Scope*/
/*19306*/   /*Scope*/ 113, /*->19420*/
/*19307*/     OPC_MoveChild, 0,
/*19309*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19312*/     OPC_Scope, 52, /*->19366*/ // 2 children in Scope
/*19314*/       OPC_RecordChild0, // #0 = $imm
/*19315*/       OPC_MoveChild, 0,
/*19317*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19320*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19322*/       OPC_MoveParent,
/*19323*/       OPC_MoveChild, 1,
/*19325*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19336*/       OPC_MoveParent,
/*19337*/       OPC_MoveParent,
/*19338*/       OPC_RecordChild1, // #1 = $Rn
/*19339*/       OPC_CheckType, MVT::i32,
/*19341*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19343*/       OPC_EmitConvertToTarget, 0,
/*19345*/       OPC_EmitInteger, MVT::i32, 14, 
/*19348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19366*/     /*Scope*/ 52, /*->19419*/
/*19367*/       OPC_MoveChild, 0,
/*19369*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19380*/       OPC_MoveParent,
/*19381*/       OPC_RecordChild1, // #0 = $imm
/*19382*/       OPC_MoveChild, 1,
/*19384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19387*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19389*/       OPC_MoveParent,
/*19390*/       OPC_MoveParent,
/*19391*/       OPC_RecordChild1, // #1 = $Rn
/*19392*/       OPC_CheckType, MVT::i32,
/*19394*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19396*/       OPC_EmitConvertToTarget, 0,
/*19398*/       OPC_EmitInteger, MVT::i32, 14, 
/*19401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19419*/     0, /*End of Scope*/
/*19420*/   /*Scope*/ 57, /*->19478*/
/*19421*/     OPC_RecordChild0, // #0 = $Rn
/*19422*/     OPC_MoveChild, 1,
/*19424*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19427*/     OPC_MoveChild, 0,
/*19429*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19440*/     OPC_MoveParent,
/*19441*/     OPC_RecordChild1, // #1 = $imm
/*19442*/     OPC_MoveChild, 1,
/*19444*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19447*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19449*/     OPC_MoveParent,
/*19450*/     OPC_MoveParent,
/*19451*/     OPC_CheckType, MVT::i32,
/*19453*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19455*/     OPC_EmitConvertToTarget, 1,
/*19457*/     OPC_EmitInteger, MVT::i32, 14, 
/*19460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19463*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19466*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19478*/   /*Scope*/ 113, /*->19592*/
/*19479*/     OPC_MoveChild, 0,
/*19481*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19484*/     OPC_Scope, 52, /*->19538*/ // 2 children in Scope
/*19486*/       OPC_RecordChild0, // #0 = $imm
/*19487*/       OPC_MoveChild, 0,
/*19489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19492*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19494*/       OPC_MoveParent,
/*19495*/       OPC_MoveChild, 1,
/*19497*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19508*/       OPC_MoveParent,
/*19509*/       OPC_MoveParent,
/*19510*/       OPC_RecordChild1, // #1 = $Rn
/*19511*/       OPC_CheckType, MVT::i32,
/*19513*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19515*/       OPC_EmitConvertToTarget, 0,
/*19517*/       OPC_EmitInteger, MVT::i32, 14, 
/*19520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19538*/     /*Scope*/ 52, /*->19591*/
/*19539*/       OPC_MoveChild, 0,
/*19541*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19552*/       OPC_MoveParent,
/*19553*/       OPC_RecordChild1, // #0 = $imm
/*19554*/       OPC_MoveChild, 1,
/*19556*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19559*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19561*/       OPC_MoveParent,
/*19562*/       OPC_MoveParent,
/*19563*/       OPC_RecordChild1, // #1 = $Rn
/*19564*/       OPC_CheckType, MVT::i32,
/*19566*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19568*/       OPC_EmitConvertToTarget, 0,
/*19570*/       OPC_EmitInteger, MVT::i32, 14, 
/*19573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19591*/     0, /*End of Scope*/
/*19592*/   /*Scope*/ 91|128,1/*219*/, /*->19813*/
/*19594*/     OPC_RecordChild0, // #0 = $Rn
/*19595*/     OPC_Scope, 117, /*->19714*/ // 2 children in Scope
/*19597*/       OPC_RecordChild1, // #1 = $shift
/*19598*/       OPC_CheckType, MVT::i32,
/*19600*/       OPC_Scope, 27, /*->19629*/ // 4 children in Scope
/*19602*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19604*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19607*/         OPC_EmitInteger, MVT::i32, 14, 
/*19610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19629*/       /*Scope*/ 27, /*->19657*/
/*19630*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19632*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19635*/         OPC_EmitInteger, MVT::i32, 14, 
/*19638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19657*/       /*Scope*/ 27, /*->19685*/
/*19658*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19660*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19663*/         OPC_EmitInteger, MVT::i32, 14, 
/*19666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19685*/       /*Scope*/ 27, /*->19713*/
/*19686*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19688*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19691*/         OPC_EmitInteger, MVT::i32, 14, 
/*19694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19713*/       0, /*End of Scope*/
/*19714*/     /*Scope*/ 97, /*->19812*/
/*19715*/       OPC_MoveChild, 1,
/*19717*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19720*/       OPC_RecordChild0, // #1 = $Rm
/*19721*/       OPC_MoveChild, 1,
/*19723*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19734*/       OPC_MoveParent,
/*19735*/       OPC_MoveParent,
/*19736*/       OPC_CheckType, MVT::i32,
/*19738*/       OPC_Scope, 23, /*->19763*/ // 3 children in Scope
/*19740*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19742*/         OPC_EmitInteger, MVT::i32, 14, 
/*19745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19763*/       /*Scope*/ 23, /*->19787*/
/*19764*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19766*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19769*/         OPC_EmitInteger, MVT::i32, 14, 
/*19772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19787*/       /*Scope*/ 23, /*->19811*/
/*19788*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19790*/         OPC_EmitInteger, MVT::i32, 14, 
/*19793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19811*/       0, /*End of Scope*/
/*19812*/     0, /*End of Scope*/
/*19813*/   /*Scope*/ 98, /*->19912*/
/*19814*/     OPC_MoveChild, 0,
/*19816*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19819*/     OPC_RecordChild0, // #0 = $Rm
/*19820*/     OPC_MoveChild, 1,
/*19822*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19833*/     OPC_MoveParent,
/*19834*/     OPC_MoveParent,
/*19835*/     OPC_RecordChild1, // #1 = $Rn
/*19836*/     OPC_CheckType, MVT::i32,
/*19838*/     OPC_Scope, 23, /*->19863*/ // 3 children in Scope
/*19840*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19842*/       OPC_EmitInteger, MVT::i32, 14, 
/*19845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19863*/     /*Scope*/ 23, /*->19887*/
/*19864*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19866*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19869*/       OPC_EmitInteger, MVT::i32, 14, 
/*19872*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19875*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19887*/     /*Scope*/ 23, /*->19911*/
/*19888*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19890*/       OPC_EmitInteger, MVT::i32, 14, 
/*19893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19911*/     0, /*End of Scope*/
/*19912*/   /*Scope*/ 24, /*->19937*/
/*19913*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19916*/     OPC_RecordChild0, // #0 = $Rm
/*19917*/     OPC_CheckType, MVT::i32,
/*19919*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19921*/     OPC_EmitInteger, MVT::i32, 14, 
/*19924*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*19937*/   /*Scope*/ 25, /*->19963*/
/*19938*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19942*/     OPC_RecordChild0, // #0 = $Rm
/*19943*/     OPC_CheckType, MVT::i32,
/*19945*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*19947*/     OPC_EmitInteger, MVT::i32, 14, 
/*19950*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*19963*/   /*Scope*/ 73|128,3/*457*/, /*->20422*/
/*19965*/     OPC_RecordChild0, // #0 = $src
/*19966*/     OPC_Scope, 39, /*->20007*/ // 4 children in Scope
/*19968*/       OPC_RecordChild1, // #1 = $imm
/*19969*/       OPC_MoveChild, 1,
/*19971*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19974*/       OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*19976*/       OPC_MoveParent,
/*19977*/       OPC_CheckType, MVT::i32,
/*19979*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19981*/       OPC_EmitConvertToTarget, 1,
/*19983*/       OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*19986*/       OPC_EmitInteger, MVT::i32, 14, 
/*19989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20007*/     /*Scope*/ 44, /*->20052*/
/*20008*/       OPC_MoveChild, 0,
/*20010*/       OPC_CheckPredicate, 21, // Predicate_top16Zero
/*20012*/       OPC_MoveParent,
/*20013*/       OPC_RecordChild1, // #1 = $imm
/*20014*/       OPC_MoveChild, 1,
/*20016*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20019*/       OPC_CheckPredicate, 22, // Predicate_t2_so_imm_notSext
/*20021*/       OPC_MoveParent,
/*20022*/       OPC_CheckType, MVT::i32,
/*20024*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20026*/       OPC_EmitConvertToTarget, 1,
/*20028*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20031*/       OPC_EmitInteger, MVT::i32, 14, 
/*20034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20052*/     /*Scope*/ 111|128,1/*239*/, /*->20293*/
/*20054*/       OPC_RecordChild1, // #1 = $imm
/*20055*/       OPC_Scope, 29|128,1/*157*/, /*->20215*/ // 2 children in Scope
/*20058*/         OPC_MoveChild, 1,
/*20060*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20063*/         OPC_Scope, 30, /*->20095*/ // 5 children in Scope
/*20065*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*20067*/           OPC_MoveParent,
/*20068*/           OPC_CheckType, MVT::i32,
/*20070*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20072*/           OPC_EmitConvertToTarget, 1,
/*20074*/           OPC_EmitInteger, MVT::i32, 14, 
/*20077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20095*/         /*Scope*/ 26, /*->20122*/
/*20096*/           OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*20098*/           OPC_MoveParent,
/*20099*/           OPC_CheckType, MVT::i32,
/*20101*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20103*/           OPC_EmitConvertToTarget, 1,
/*20105*/           OPC_EmitInteger, MVT::i32, 14, 
/*20108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20111*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20122*/         /*Scope*/ 33, /*->20156*/
/*20123*/           OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*20125*/           OPC_MoveParent,
/*20126*/           OPC_CheckType, MVT::i32,
/*20128*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20130*/           OPC_EmitConvertToTarget, 1,
/*20132*/           OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20135*/           OPC_EmitInteger, MVT::i32, 14, 
/*20138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20156*/         /*Scope*/ 30, /*->20187*/
/*20157*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*20159*/           OPC_MoveParent,
/*20160*/           OPC_CheckType, MVT::i32,
/*20162*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20164*/           OPC_EmitConvertToTarget, 1,
/*20166*/           OPC_EmitInteger, MVT::i32, 14, 
/*20169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20187*/         /*Scope*/ 26, /*->20214*/
/*20188*/           OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*20190*/           OPC_MoveParent,
/*20191*/           OPC_CheckType, MVT::i32,
/*20193*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20195*/           OPC_EmitConvertToTarget, 1,
/*20197*/           OPC_EmitInteger, MVT::i32, 14, 
/*20200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20214*/         0, /*End of Scope*/
/*20215*/       /*Scope*/ 76, /*->20292*/
/*20216*/         OPC_CheckType, MVT::i32,
/*20218*/         OPC_Scope, 23, /*->20243*/ // 3 children in Scope
/*20220*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20222*/           OPC_EmitInteger, MVT::i32, 14, 
/*20225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20231*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20243*/         /*Scope*/ 23, /*->20267*/
/*20244*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20246*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20249*/           OPC_EmitInteger, MVT::i32, 14, 
/*20252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20255*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20267*/         /*Scope*/ 23, /*->20291*/
/*20268*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20270*/           OPC_EmitInteger, MVT::i32, 14, 
/*20273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20279*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20291*/         0, /*End of Scope*/
/*20292*/       0, /*End of Scope*/
/*20293*/     /*Scope*/ 127, /*->20421*/
/*20294*/       OPC_MoveChild, 1,
/*20296*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20299*/       OPC_Scope, 73, /*->20374*/ // 2 children in Scope
/*20301*/         OPC_RecordChild0, // #1 = $Vm
/*20302*/         OPC_MoveChild, 1,
/*20304*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20307*/         OPC_MoveChild, 0,
/*20309*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20312*/         OPC_MoveChild, 0,
/*20314*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20317*/         OPC_MoveParent,
/*20318*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20320*/         OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->20347
/*20323*/           OPC_MoveParent,
/*20324*/           OPC_MoveParent,
/*20325*/           OPC_MoveParent,
/*20326*/           OPC_CheckType, MVT::v2i32,
/*20328*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20330*/           OPC_EmitInteger, MVT::i32, 14, 
/*20333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20336*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 24,  MVT::v16i8,// ->20373
/*20349*/           OPC_MoveParent,
/*20350*/           OPC_MoveParent,
/*20351*/           OPC_MoveParent,
/*20352*/           OPC_CheckType, MVT::v4i32,
/*20354*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20356*/           OPC_EmitInteger, MVT::i32, 14, 
/*20359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
/*20374*/       /*Scope*/ 45, /*->20420*/
/*20375*/         OPC_MoveChild, 0,
/*20377*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20380*/         OPC_MoveChild, 0,
/*20382*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20385*/         OPC_MoveChild, 0,
/*20387*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20390*/         OPC_MoveParent,
/*20391*/         OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20393*/         OPC_CheckType, MVT::v8i8,
/*20395*/         OPC_MoveParent,
/*20396*/         OPC_MoveParent,
/*20397*/         OPC_RecordChild1, // #1 = $Vm
/*20398*/         OPC_MoveParent,
/*20399*/         OPC_CheckType, MVT::v2i32,
/*20401*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20403*/         OPC_EmitInteger, MVT::i32, 14, 
/*20406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20420*/       0, /*End of Scope*/
/*20421*/     0, /*End of Scope*/
/*20422*/   /*Scope*/ 101, /*->20524*/
/*20423*/     OPC_MoveChild, 0,
/*20425*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20428*/     OPC_Scope, 46, /*->20476*/ // 2 children in Scope
/*20430*/       OPC_RecordChild0, // #0 = $Vm
/*20431*/       OPC_MoveChild, 1,
/*20433*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20436*/       OPC_MoveChild, 0,
/*20438*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20441*/       OPC_MoveChild, 0,
/*20443*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20446*/       OPC_MoveParent,
/*20447*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20449*/       OPC_CheckType, MVT::v8i8,
/*20451*/       OPC_MoveParent,
/*20452*/       OPC_MoveParent,
/*20453*/       OPC_MoveParent,
/*20454*/       OPC_RecordChild1, // #1 = $Vn
/*20455*/       OPC_CheckType, MVT::v2i32,
/*20457*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20459*/       OPC_EmitInteger, MVT::i32, 14, 
/*20462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20465*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20476*/     /*Scope*/ 46, /*->20523*/
/*20477*/       OPC_MoveChild, 0,
/*20479*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20482*/       OPC_MoveChild, 0,
/*20484*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20487*/       OPC_MoveChild, 0,
/*20489*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20492*/       OPC_MoveParent,
/*20493*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20495*/       OPC_CheckType, MVT::v8i8,
/*20497*/       OPC_MoveParent,
/*20498*/       OPC_MoveParent,
/*20499*/       OPC_RecordChild1, // #0 = $Vm
/*20500*/       OPC_MoveParent,
/*20501*/       OPC_RecordChild1, // #1 = $Vn
/*20502*/       OPC_CheckType, MVT::v2i32,
/*20504*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20506*/       OPC_EmitInteger, MVT::i32, 14, 
/*20509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20523*/     0, /*End of Scope*/
/*20524*/   /*Scope*/ 51, /*->20576*/
/*20525*/     OPC_RecordChild0, // #0 = $Vn
/*20526*/     OPC_MoveChild, 1,
/*20528*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20531*/     OPC_MoveChild, 0,
/*20533*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20536*/     OPC_MoveChild, 0,
/*20538*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20541*/     OPC_MoveChild, 0,
/*20543*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20546*/     OPC_MoveParent,
/*20547*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20549*/     OPC_CheckType, MVT::v16i8,
/*20551*/     OPC_MoveParent,
/*20552*/     OPC_MoveParent,
/*20553*/     OPC_RecordChild1, // #1 = $Vm
/*20554*/     OPC_MoveParent,
/*20555*/     OPC_CheckType, MVT::v4i32,
/*20557*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20559*/     OPC_EmitInteger, MVT::i32, 14, 
/*20562*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20565*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20576*/   /*Scope*/ 101, /*->20678*/
/*20577*/     OPC_MoveChild, 0,
/*20579*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20582*/     OPC_Scope, 46, /*->20630*/ // 2 children in Scope
/*20584*/       OPC_RecordChild0, // #0 = $Vm
/*20585*/       OPC_MoveChild, 1,
/*20587*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20590*/       OPC_MoveChild, 0,
/*20592*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20595*/       OPC_MoveChild, 0,
/*20597*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20600*/       OPC_MoveParent,
/*20601*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20603*/       OPC_CheckType, MVT::v16i8,
/*20605*/       OPC_MoveParent,
/*20606*/       OPC_MoveParent,
/*20607*/       OPC_MoveParent,
/*20608*/       OPC_RecordChild1, // #1 = $Vn
/*20609*/       OPC_CheckType, MVT::v4i32,
/*20611*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20613*/       OPC_EmitInteger, MVT::i32, 14, 
/*20616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20630*/     /*Scope*/ 46, /*->20677*/
/*20631*/       OPC_MoveChild, 0,
/*20633*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20636*/       OPC_MoveChild, 0,
/*20638*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20641*/       OPC_MoveChild, 0,
/*20643*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20646*/       OPC_MoveParent,
/*20647*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20649*/       OPC_CheckType, MVT::v16i8,
/*20651*/       OPC_MoveParent,
/*20652*/       OPC_MoveParent,
/*20653*/       OPC_RecordChild1, // #0 = $Vm
/*20654*/       OPC_MoveParent,
/*20655*/       OPC_RecordChild1, // #1 = $Vn
/*20656*/       OPC_CheckType, MVT::v4i32,
/*20658*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20660*/       OPC_EmitInteger, MVT::i32, 14, 
/*20663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20677*/     0, /*End of Scope*/
/*20678*/   /*Scope*/ 46, /*->20725*/
/*20679*/     OPC_RecordChild0, // #0 = $Vn
/*20680*/     OPC_RecordChild1, // #1 = $Vm
/*20681*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->20703
/*20684*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20686*/       OPC_EmitInteger, MVT::i32, 14, 
/*20689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->20724
/*20705*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20707*/       OPC_EmitInteger, MVT::i32, 14, 
/*20710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*20725*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->21489
/*20730*/   OPC_Scope, 38|128,3/*422*/, /*->21155*/ // 5 children in Scope
/*20733*/     OPC_MoveChild, 0,
/*20735*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->21122
/*20740*/       OPC_Scope, 57, /*->20799*/ // 6 children in Scope
/*20742*/         OPC_RecordChild0, // #0 = $a
/*20743*/         OPC_MoveChild, 1,
/*20745*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20748*/         OPC_MoveChild, 0,
/*20750*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20753*/         OPC_RecordChild0, // #1 = $b
/*20754*/         OPC_MoveChild, 1,
/*20756*/         OPC_CheckInteger, 16, 
/*20758*/         OPC_CheckType, MVT::i32,
/*20760*/         OPC_MoveParent,
/*20761*/         OPC_MoveParent,
/*20762*/         OPC_MoveChild, 1,
/*20764*/         OPC_CheckInteger, 16, 
/*20766*/         OPC_CheckType, MVT::i32,
/*20768*/         OPC_MoveParent,
/*20769*/         OPC_MoveParent,
/*20770*/         OPC_MoveParent,
/*20771*/         OPC_MoveChild, 1,
/*20773*/         OPC_CheckInteger, 16, 
/*20775*/         OPC_CheckType, MVT::i32,
/*20777*/         OPC_MoveParent,
/*20778*/         OPC_CheckType, MVT::i32,
/*20780*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20782*/         OPC_EmitInteger, MVT::i32, 14, 
/*20785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20799*/       /*Scope*/ 57, /*->20857*/
/*20800*/         OPC_MoveChild, 0,
/*20802*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20805*/         OPC_MoveChild, 0,
/*20807*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20810*/         OPC_RecordChild0, // #0 = $b
/*20811*/         OPC_MoveChild, 1,
/*20813*/         OPC_CheckInteger, 16, 
/*20815*/         OPC_CheckType, MVT::i32,
/*20817*/         OPC_MoveParent,
/*20818*/         OPC_MoveParent,
/*20819*/         OPC_MoveChild, 1,
/*20821*/         OPC_CheckInteger, 16, 
/*20823*/         OPC_CheckType, MVT::i32,
/*20825*/         OPC_MoveParent,
/*20826*/         OPC_MoveParent,
/*20827*/         OPC_RecordChild1, // #1 = $a
/*20828*/         OPC_MoveParent,
/*20829*/         OPC_MoveChild, 1,
/*20831*/         OPC_CheckInteger, 16, 
/*20833*/         OPC_CheckType, MVT::i32,
/*20835*/         OPC_MoveParent,
/*20836*/         OPC_CheckType, MVT::i32,
/*20838*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20840*/         OPC_EmitInteger, MVT::i32, 14, 
/*20843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20857*/       /*Scope*/ 67, /*->20925*/
/*20858*/         OPC_RecordChild0, // #0 = $Rn
/*20859*/         OPC_MoveChild, 1,
/*20861*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20864*/         OPC_RecordChild0, // #1 = $Rm
/*20865*/         OPC_MoveChild, 1,
/*20867*/         OPC_CheckInteger, 16, 
/*20869*/         OPC_CheckType, MVT::i32,
/*20871*/         OPC_MoveParent,
/*20872*/         OPC_MoveParent,
/*20873*/         OPC_MoveParent,
/*20874*/         OPC_MoveChild, 1,
/*20876*/         OPC_CheckInteger, 16, 
/*20878*/         OPC_CheckType, MVT::i32,
/*20880*/         OPC_MoveParent,
/*20881*/         OPC_CheckType, MVT::i32,
/*20883*/         OPC_Scope, 19, /*->20904*/ // 2 children in Scope
/*20885*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20887*/           OPC_EmitInteger, MVT::i32, 14, 
/*20890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20893*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20904*/         /*Scope*/ 19, /*->20924*/
/*20905*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20907*/           OPC_EmitInteger, MVT::i32, 14, 
/*20910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20913*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20924*/         0, /*End of Scope*/
/*20925*/       /*Scope*/ 67, /*->20993*/
/*20926*/         OPC_MoveChild, 0,
/*20928*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20931*/         OPC_RecordChild0, // #0 = $Rm
/*20932*/         OPC_MoveChild, 1,
/*20934*/         OPC_CheckInteger, 16, 
/*20936*/         OPC_CheckType, MVT::i32,
/*20938*/         OPC_MoveParent,
/*20939*/         OPC_MoveParent,
/*20940*/         OPC_RecordChild1, // #1 = $Rn
/*20941*/         OPC_MoveParent,
/*20942*/         OPC_MoveChild, 1,
/*20944*/         OPC_CheckInteger, 16, 
/*20946*/         OPC_CheckType, MVT::i32,
/*20948*/         OPC_MoveParent,
/*20949*/         OPC_CheckType, MVT::i32,
/*20951*/         OPC_Scope, 19, /*->20972*/ // 2 children in Scope
/*20953*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20955*/           OPC_EmitInteger, MVT::i32, 14, 
/*20958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20961*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20972*/         /*Scope*/ 19, /*->20992*/
/*20973*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*20975*/           OPC_EmitInteger, MVT::i32, 14, 
/*20978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20992*/         0, /*End of Scope*/
/*20993*/       /*Scope*/ 63, /*->21057*/
/*20994*/         OPC_RecordChild0, // #0 = $Rn
/*20995*/         OPC_MoveChild, 1,
/*20997*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21000*/         OPC_RecordChild0, // #1 = $Rm
/*21001*/         OPC_MoveChild, 1,
/*21003*/         OPC_CheckValueType, MVT::i16,
/*21005*/         OPC_MoveParent,
/*21006*/         OPC_MoveParent,
/*21007*/         OPC_MoveParent,
/*21008*/         OPC_MoveChild, 1,
/*21010*/         OPC_CheckInteger, 16, 
/*21012*/         OPC_CheckType, MVT::i32,
/*21014*/         OPC_MoveParent,
/*21015*/         OPC_Scope, 19, /*->21036*/ // 2 children in Scope
/*21017*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21019*/           OPC_EmitInteger, MVT::i32, 14, 
/*21022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21036*/         /*Scope*/ 19, /*->21056*/
/*21037*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21039*/           OPC_EmitInteger, MVT::i32, 14, 
/*21042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21056*/         0, /*End of Scope*/
/*21057*/       /*Scope*/ 63, /*->21121*/
/*21058*/         OPC_MoveChild, 0,
/*21060*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21063*/         OPC_RecordChild0, // #0 = $Rm
/*21064*/         OPC_MoveChild, 1,
/*21066*/         OPC_CheckValueType, MVT::i16,
/*21068*/         OPC_MoveParent,
/*21069*/         OPC_MoveParent,
/*21070*/         OPC_RecordChild1, // #1 = $Rn
/*21071*/         OPC_MoveParent,
/*21072*/         OPC_MoveChild, 1,
/*21074*/         OPC_CheckInteger, 16, 
/*21076*/         OPC_CheckType, MVT::i32,
/*21078*/         OPC_MoveParent,
/*21079*/         OPC_Scope, 19, /*->21100*/ // 2 children in Scope
/*21081*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21083*/           OPC_EmitInteger, MVT::i32, 14, 
/*21086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21100*/         /*Scope*/ 19, /*->21120*/
/*21101*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21103*/           OPC_EmitInteger, MVT::i32, 14, 
/*21106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21120*/         0, /*End of Scope*/
/*21121*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->21154
/*21125*/       OPC_RecordChild0, // #0 = $Rm
/*21126*/       OPC_MoveParent,
/*21127*/       OPC_MoveChild, 1,
/*21129*/       OPC_CheckInteger, 16, 
/*21131*/       OPC_CheckType, MVT::i32,
/*21133*/       OPC_MoveParent,
/*21134*/       OPC_CheckType, MVT::i32,
/*21136*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21138*/       OPC_EmitInteger, MVT::i32, 14, 
/*21141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*21155*/   /*Scope*/ 30, /*->21186*/
/*21156*/     OPC_RecordNode, // #0 = $src
/*21157*/     OPC_CheckType, MVT::i32,
/*21159*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21161*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21164*/     OPC_EmitInteger, MVT::i32, 14, 
/*21167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21170*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21173*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21186*/   /*Scope*/ 8|128,1/*136*/, /*->21324*/
/*21188*/     OPC_MoveChild, 0,
/*21190*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->21269
/*21194*/       OPC_RecordChild0, // #0 = $a
/*21195*/       OPC_Scope, 35, /*->21232*/ // 2 children in Scope
/*21197*/         OPC_RecordChild1, // #1 = $b
/*21198*/         OPC_MoveChild, 1,
/*21200*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21202*/         OPC_MoveParent,
/*21203*/         OPC_MoveParent,
/*21204*/         OPC_MoveChild, 1,
/*21206*/         OPC_CheckInteger, 16, 
/*21208*/         OPC_CheckType, MVT::i32,
/*21210*/         OPC_MoveParent,
/*21211*/         OPC_CheckType, MVT::i32,
/*21213*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21215*/         OPC_EmitInteger, MVT::i32, 14, 
/*21218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21232*/       /*Scope*/ 35, /*->21268*/
/*21233*/         OPC_MoveChild, 0,
/*21235*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21237*/         OPC_MoveParent,
/*21238*/         OPC_RecordChild1, // #1 = $a
/*21239*/         OPC_MoveParent,
/*21240*/         OPC_MoveChild, 1,
/*21242*/         OPC_CheckInteger, 16, 
/*21244*/         OPC_CheckType, MVT::i32,
/*21246*/         OPC_MoveParent,
/*21247*/         OPC_CheckType, MVT::i32,
/*21249*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21251*/         OPC_EmitInteger, MVT::i32, 14, 
/*21254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21268*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->21323
/*21272*/       OPC_RecordChild0, // #0 = $Rm
/*21273*/       OPC_MoveParent,
/*21274*/       OPC_MoveChild, 1,
/*21276*/       OPC_CheckInteger, 16, 
/*21278*/       OPC_CheckType, MVT::i32,
/*21280*/       OPC_MoveParent,
/*21281*/       OPC_CheckType, MVT::i32,
/*21283*/       OPC_Scope, 18, /*->21303*/ // 2 children in Scope
/*21285*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21287*/         OPC_EmitInteger, MVT::i32, 14, 
/*21290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21303*/       /*Scope*/ 18, /*->21322*/
/*21304*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21306*/         OPC_EmitInteger, MVT::i32, 14, 
/*21309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21322*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21324*/   /*Scope*/ 29, /*->21354*/
/*21325*/     OPC_RecordNode, // #0 = $src
/*21326*/     OPC_CheckType, MVT::i32,
/*21328*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21330*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21333*/     OPC_EmitInteger, MVT::i32, 14, 
/*21336*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21354*/   /*Scope*/ 4|128,1/*132*/, /*->21488*/
/*21356*/     OPC_RecordChild0, // #0 = $Rm
/*21357*/     OPC_RecordChild1, // #1 = $imm5
/*21358*/     OPC_Scope, 72, /*->21432*/ // 2 children in Scope
/*21360*/       OPC_MoveChild, 1,
/*21362*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21365*/       OPC_CheckPredicate, 25, // Predicate_imm_sr
/*21367*/       OPC_CheckType, MVT::i32,
/*21369*/       OPC_MoveParent,
/*21370*/       OPC_CheckType, MVT::i32,
/*21372*/       OPC_Scope, 28, /*->21402*/ // 2 children in Scope
/*21374*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21376*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21379*/         OPC_EmitConvertToTarget, 1,
/*21381*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21384*/         OPC_EmitInteger, MVT::i32, 14, 
/*21387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21402*/       /*Scope*/ 28, /*->21431*/
/*21403*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21405*/         OPC_EmitConvertToTarget, 1,
/*21407*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21410*/         OPC_EmitInteger, MVT::i32, 14, 
/*21413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21431*/       0, /*End of Scope*/
/*21432*/     /*Scope*/ 54, /*->21487*/
/*21433*/       OPC_CheckChild1Type, MVT::i32,
/*21435*/       OPC_CheckType, MVT::i32,
/*21437*/       OPC_Scope, 23, /*->21462*/ // 2 children in Scope
/*21439*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21441*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21444*/         OPC_EmitInteger, MVT::i32, 14, 
/*21447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21462*/       /*Scope*/ 23, /*->21486*/
/*21463*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21465*/         OPC_EmitInteger, MVT::i32, 14, 
/*21468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21474*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21486*/       0, /*End of Scope*/
/*21487*/     0, /*End of Scope*/
/*21488*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78|128,4/*590*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->22083
/*21493*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*21494*/   OPC_MoveChild, 1,
/*21496*/   OPC_Scope, 111, /*->21609*/ // 7 children in Scope
/*21498*/     OPC_CheckInteger, 3, 
/*21500*/     OPC_MoveParent,
/*21501*/     OPC_RecordChild2, // #1 = $cop
/*21502*/     OPC_MoveChild, 2,
/*21504*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21507*/     OPC_MoveParent,
/*21508*/     OPC_RecordChild3, // #2 = $opc1
/*21509*/     OPC_MoveChild, 3,
/*21511*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21514*/     OPC_MoveParent,
/*21515*/     OPC_RecordChild4, // #3 = $CRd
/*21516*/     OPC_MoveChild, 4,
/*21518*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21521*/     OPC_MoveParent,
/*21522*/     OPC_RecordChild5, // #4 = $CRn
/*21523*/     OPC_MoveChild, 5,
/*21525*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21528*/     OPC_MoveParent,
/*21529*/     OPC_RecordChild6, // #5 = $CRm
/*21530*/     OPC_MoveChild, 6,
/*21532*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21535*/     OPC_MoveParent,
/*21536*/     OPC_RecordChild7, // #6 = $opc2
/*21537*/     OPC_MoveChild, 7,
/*21539*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21542*/     OPC_MoveParent,
/*21543*/     OPC_Scope, 35, /*->21580*/ // 2 children in Scope
/*21545*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21547*/       OPC_EmitMergeInputChains1_0,
/*21548*/       OPC_EmitConvertToTarget, 1,
/*21550*/       OPC_EmitConvertToTarget, 2,
/*21552*/       OPC_EmitConvertToTarget, 3,
/*21554*/       OPC_EmitConvertToTarget, 4,
/*21556*/       OPC_EmitConvertToTarget, 5,
/*21558*/       OPC_EmitConvertToTarget, 6,
/*21560*/       OPC_EmitInteger, MVT::i32, 14, 
/*21563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21580*/     /*Scope*/ 27, /*->21608*/
/*21581*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21583*/       OPC_EmitMergeInputChains1_0,
/*21584*/       OPC_EmitConvertToTarget, 1,
/*21586*/       OPC_EmitConvertToTarget, 2,
/*21588*/       OPC_EmitConvertToTarget, 3,
/*21590*/       OPC_EmitConvertToTarget, 4,
/*21592*/       OPC_EmitConvertToTarget, 5,
/*21594*/       OPC_EmitConvertToTarget, 6,
/*21596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCDP), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 3:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (tCDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21608*/     0, /*End of Scope*/
/*21609*/   /*Scope*/ 103, /*->21713*/
/*21610*/     OPC_CheckInteger, 4, 
/*21612*/     OPC_MoveParent,
/*21613*/     OPC_RecordChild2, // #1 = $cop
/*21614*/     OPC_MoveChild, 2,
/*21616*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21619*/     OPC_MoveParent,
/*21620*/     OPC_RecordChild3, // #2 = $opc1
/*21621*/     OPC_MoveChild, 3,
/*21623*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21626*/     OPC_MoveParent,
/*21627*/     OPC_RecordChild4, // #3 = $CRd
/*21628*/     OPC_MoveChild, 4,
/*21630*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21633*/     OPC_MoveParent,
/*21634*/     OPC_RecordChild5, // #4 = $CRn
/*21635*/     OPC_MoveChild, 5,
/*21637*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21640*/     OPC_MoveParent,
/*21641*/     OPC_RecordChild6, // #5 = $CRm
/*21642*/     OPC_MoveChild, 6,
/*21644*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21647*/     OPC_MoveParent,
/*21648*/     OPC_RecordChild7, // #6 = $opc2
/*21649*/     OPC_MoveChild, 7,
/*21651*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21654*/     OPC_MoveParent,
/*21655*/     OPC_Scope, 27, /*->21684*/ // 2 children in Scope
/*21657*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21659*/       OPC_EmitMergeInputChains1_0,
/*21660*/       OPC_EmitConvertToTarget, 1,
/*21662*/       OPC_EmitConvertToTarget, 2,
/*21664*/       OPC_EmitConvertToTarget, 3,
/*21666*/       OPC_EmitConvertToTarget, 4,
/*21668*/       OPC_EmitConvertToTarget, 5,
/*21670*/       OPC_EmitConvertToTarget, 6,
/*21672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21684*/     /*Scope*/ 27, /*->21712*/
/*21685*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21687*/       OPC_EmitMergeInputChains1_0,
/*21688*/       OPC_EmitConvertToTarget, 1,
/*21690*/       OPC_EmitConvertToTarget, 2,
/*21692*/       OPC_EmitConvertToTarget, 3,
/*21694*/       OPC_EmitConvertToTarget, 4,
/*21696*/       OPC_EmitConvertToTarget, 5,
/*21698*/       OPC_EmitConvertToTarget, 6,
/*21700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 4:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21712*/     0, /*End of Scope*/
/*21713*/   /*Scope*/ 101, /*->21815*/
/*21714*/     OPC_CheckInteger, 7, 
/*21716*/     OPC_MoveParent,
/*21717*/     OPC_RecordChild2, // #1 = $cop
/*21718*/     OPC_MoveChild, 2,
/*21720*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21723*/     OPC_MoveParent,
/*21724*/     OPC_RecordChild3, // #2 = $opc1
/*21725*/     OPC_MoveChild, 3,
/*21727*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21730*/     OPC_MoveParent,
/*21731*/     OPC_RecordChild4, // #3 = $Rt
/*21732*/     OPC_RecordChild5, // #4 = $CRn
/*21733*/     OPC_MoveChild, 5,
/*21735*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21738*/     OPC_MoveParent,
/*21739*/     OPC_RecordChild6, // #5 = $CRm
/*21740*/     OPC_MoveChild, 6,
/*21742*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21745*/     OPC_MoveParent,
/*21746*/     OPC_RecordChild7, // #6 = $opc2
/*21747*/     OPC_MoveChild, 7,
/*21749*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21752*/     OPC_MoveParent,
/*21753*/     OPC_Scope, 33, /*->21788*/ // 2 children in Scope
/*21755*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21757*/       OPC_EmitMergeInputChains1_0,
/*21758*/       OPC_EmitConvertToTarget, 1,
/*21760*/       OPC_EmitConvertToTarget, 2,
/*21762*/       OPC_EmitConvertToTarget, 4,
/*21764*/       OPC_EmitConvertToTarget, 5,
/*21766*/       OPC_EmitConvertToTarget, 6,
/*21768*/       OPC_EmitInteger, MVT::i32, 14, 
/*21771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21788*/     /*Scope*/ 25, /*->21814*/
/*21789*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21791*/       OPC_EmitMergeInputChains1_0,
/*21792*/       OPC_EmitConvertToTarget, 1,
/*21794*/       OPC_EmitConvertToTarget, 2,
/*21796*/       OPC_EmitConvertToTarget, 4,
/*21798*/       OPC_EmitConvertToTarget, 5,
/*21800*/       OPC_EmitConvertToTarget, 6,
/*21802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 7:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21814*/     0, /*End of Scope*/
/*21815*/   /*Scope*/ 93, /*->21909*/
/*21816*/     OPC_CheckInteger, 8, 
/*21818*/     OPC_MoveParent,
/*21819*/     OPC_RecordChild2, // #1 = $cop
/*21820*/     OPC_MoveChild, 2,
/*21822*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21825*/     OPC_MoveParent,
/*21826*/     OPC_RecordChild3, // #2 = $opc1
/*21827*/     OPC_MoveChild, 3,
/*21829*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21832*/     OPC_MoveParent,
/*21833*/     OPC_RecordChild4, // #3 = $Rt
/*21834*/     OPC_RecordChild5, // #4 = $CRn
/*21835*/     OPC_MoveChild, 5,
/*21837*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21840*/     OPC_MoveParent,
/*21841*/     OPC_RecordChild6, // #5 = $CRm
/*21842*/     OPC_MoveChild, 6,
/*21844*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21847*/     OPC_MoveParent,
/*21848*/     OPC_RecordChild7, // #6 = $opc2
/*21849*/     OPC_MoveChild, 7,
/*21851*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21854*/     OPC_MoveParent,
/*21855*/     OPC_Scope, 25, /*->21882*/ // 2 children in Scope
/*21857*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21859*/       OPC_EmitMergeInputChains1_0,
/*21860*/       OPC_EmitConvertToTarget, 1,
/*21862*/       OPC_EmitConvertToTarget, 2,
/*21864*/       OPC_EmitConvertToTarget, 4,
/*21866*/       OPC_EmitConvertToTarget, 5,
/*21868*/       OPC_EmitConvertToTarget, 6,
/*21870*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21882*/     /*Scope*/ 25, /*->21908*/
/*21883*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21885*/       OPC_EmitMergeInputChains1_0,
/*21886*/       OPC_EmitConvertToTarget, 1,
/*21888*/       OPC_EmitConvertToTarget, 2,
/*21890*/       OPC_EmitConvertToTarget, 4,
/*21892*/       OPC_EmitConvertToTarget, 5,
/*21894*/       OPC_EmitConvertToTarget, 6,
/*21896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 8:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21908*/     0, /*End of Scope*/
/*21909*/   /*Scope*/ 78, /*->21988*/
/*21910*/     OPC_CheckInteger, 9, 
/*21912*/     OPC_MoveParent,
/*21913*/     OPC_RecordChild2, // #1 = $cop
/*21914*/     OPC_MoveChild, 2,
/*21916*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21919*/     OPC_MoveParent,
/*21920*/     OPC_RecordChild3, // #2 = $opc1
/*21921*/     OPC_MoveChild, 3,
/*21923*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21926*/     OPC_MoveParent,
/*21927*/     OPC_RecordChild4, // #3 = $Rt
/*21928*/     OPC_RecordChild5, // #4 = $Rt2
/*21929*/     OPC_RecordChild6, // #5 = $CRm
/*21930*/     OPC_MoveChild, 6,
/*21932*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21935*/     OPC_MoveParent,
/*21936*/     OPC_Scope, 28, /*->21966*/ // 2 children in Scope
/*21938*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21940*/       OPC_EmitMergeInputChains1_0,
/*21941*/       OPC_EmitConvertToTarget, 1,
/*21943*/       OPC_EmitConvertToTarget, 2,
/*21945*/       OPC_EmitConvertToTarget, 5,
/*21947*/       OPC_EmitInteger, MVT::i32, 14, 
/*21950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*21966*/     /*Scope*/ 20, /*->21987*/
/*21967*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21969*/       OPC_EmitMergeInputChains1_0,
/*21970*/       OPC_EmitConvertToTarget, 1,
/*21972*/       OPC_EmitConvertToTarget, 2,
/*21974*/       OPC_EmitConvertToTarget, 5,
/*21976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 9:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*21987*/     0, /*End of Scope*/
/*21988*/   /*Scope*/ 70, /*->22059*/
/*21989*/     OPC_CheckInteger, 10, 
/*21991*/     OPC_MoveParent,
/*21992*/     OPC_RecordChild2, // #1 = $cop
/*21993*/     OPC_MoveChild, 2,
/*21995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21998*/     OPC_MoveParent,
/*21999*/     OPC_RecordChild3, // #2 = $opc1
/*22000*/     OPC_MoveChild, 3,
/*22002*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22005*/     OPC_MoveParent,
/*22006*/     OPC_RecordChild4, // #3 = $Rt
/*22007*/     OPC_RecordChild5, // #4 = $Rt2
/*22008*/     OPC_RecordChild6, // #5 = $CRm
/*22009*/     OPC_MoveChild, 6,
/*22011*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22014*/     OPC_MoveParent,
/*22015*/     OPC_Scope, 20, /*->22037*/ // 2 children in Scope
/*22017*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22019*/       OPC_EmitMergeInputChains1_0,
/*22020*/       OPC_EmitConvertToTarget, 1,
/*22022*/       OPC_EmitConvertToTarget, 2,
/*22024*/       OPC_EmitConvertToTarget, 5,
/*22026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22037*/     /*Scope*/ 20, /*->22058*/
/*22038*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22040*/       OPC_EmitMergeInputChains1_0,
/*22041*/       OPC_EmitConvertToTarget, 1,
/*22043*/       OPC_EmitConvertToTarget, 2,
/*22045*/       OPC_EmitConvertToTarget, 5,
/*22047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22058*/     0, /*End of Scope*/
/*22059*/   /*Scope*/ 22, /*->22082*/
/*22060*/     OPC_CheckInteger, 119, 
/*22062*/     OPC_MoveParent,
/*22063*/     OPC_RecordChild2, // #1 = $src
/*22064*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*22066*/     OPC_EmitMergeInputChains1_0,
/*22067*/     OPC_EmitInteger, MVT::i32, 14, 
/*22070*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22073*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 119:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*22082*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->22438
/*22087*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*22088*/   OPC_RecordChild1, // #1 = $shift
/*22089*/   OPC_CheckChild1Type, MVT::i32,
/*22091*/   OPC_MoveChild, 2,
/*22093*/   OPC_CheckType, MVT::i32,
/*22095*/   OPC_Scope, 22|128,1/*150*/, /*->22248*/ // 2 children in Scope
/*22098*/     OPC_CheckInteger, 1, 
/*22100*/     OPC_MoveParent,
/*22101*/     OPC_MoveChild, 3,
/*22103*/     OPC_Scope, 34, /*->22139*/ // 2 children in Scope
/*22105*/       OPC_CheckInteger, 1, 
/*22107*/       OPC_MoveParent,
/*22108*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22110*/       OPC_Scope, 13, /*->22125*/ // 2 children in Scope
/*22112*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22115*/         OPC_EmitMergeInputChains1_0,
/*22116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22125*/       /*Scope*/ 12, /*->22138*/
/*22126*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22129*/         OPC_EmitMergeInputChains1_0,
/*22130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22138*/       0, /*End of Scope*/
/*22139*/     /*Scope*/ 107, /*->22247*/
/*22140*/       OPC_CheckInteger, 0, 
/*22142*/       OPC_MoveParent,
/*22143*/       OPC_Scope, 15, /*->22160*/ // 4 children in Scope
/*22145*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22147*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22150*/         OPC_EmitMergeInputChains1_0,
/*22151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22160*/       /*Scope*/ 23, /*->22184*/
/*22161*/         OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22163*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22166*/         OPC_EmitMergeInputChains1_0,
/*22167*/         OPC_EmitInteger, MVT::i32, 14, 
/*22170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22184*/       /*Scope*/ 14, /*->22199*/
/*22185*/         OPC_CheckPatternPredicate, 17, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22187*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22190*/         OPC_EmitMergeInputChains1_0,
/*22191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22199*/       /*Scope*/ 46, /*->22246*/
/*22200*/         OPC_CheckPatternPredicate, 18, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22202*/         OPC_Scope, 20, /*->22224*/ // 2 children in Scope
/*22204*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22207*/           OPC_EmitMergeInputChains1_0,
/*22208*/           OPC_EmitInteger, MVT::i32, 14, 
/*22211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22224*/         /*Scope*/ 20, /*->22245*/
/*22225*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22228*/           OPC_EmitMergeInputChains1_0,
/*22229*/           OPC_EmitInteger, MVT::i32, 14, 
/*22232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22245*/         0, /*End of Scope*/
/*22246*/       0, /*End of Scope*/
/*22247*/     0, /*End of Scope*/
/*22248*/   /*Scope*/ 59|128,1/*187*/, /*->22437*/
/*22250*/     OPC_CheckInteger, 0, 
/*22252*/     OPC_MoveParent,
/*22253*/     OPC_MoveChild, 3,
/*22255*/     OPC_Scope, 107, /*->22364*/ // 2 children in Scope
/*22257*/       OPC_CheckInteger, 1, 
/*22259*/       OPC_MoveParent,
/*22260*/       OPC_Scope, 15, /*->22277*/ // 4 children in Scope
/*22262*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22264*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22267*/         OPC_EmitMergeInputChains1_0,
/*22268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22277*/       /*Scope*/ 23, /*->22301*/
/*22278*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22280*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22283*/         OPC_EmitMergeInputChains1_0,
/*22284*/         OPC_EmitInteger, MVT::i32, 14, 
/*22287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22301*/       /*Scope*/ 14, /*->22316*/
/*22302*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22304*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22307*/         OPC_EmitMergeInputChains1_0,
/*22308*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22316*/       /*Scope*/ 46, /*->22363*/
/*22317*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22319*/         OPC_Scope, 20, /*->22341*/ // 2 children in Scope
/*22321*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22324*/           OPC_EmitMergeInputChains1_0,
/*22325*/           OPC_EmitInteger, MVT::i32, 14, 
/*22328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22341*/         /*Scope*/ 20, /*->22362*/
/*22342*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22345*/           OPC_EmitMergeInputChains1_0,
/*22346*/           OPC_EmitInteger, MVT::i32, 14, 
/*22349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22352*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22362*/         0, /*End of Scope*/
/*22363*/       0, /*End of Scope*/
/*22364*/     /*Scope*/ 71, /*->22436*/
/*22365*/       OPC_CheckInteger, 0, 
/*22367*/       OPC_MoveParent,
/*22368*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22370*/       OPC_Scope, 21, /*->22393*/ // 3 children in Scope
/*22372*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22375*/         OPC_EmitMergeInputChains1_0,
/*22376*/         OPC_EmitInteger, MVT::i32, 14, 
/*22379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22393*/       /*Scope*/ 20, /*->22414*/
/*22394*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22397*/         OPC_EmitMergeInputChains1_0,
/*22398*/         OPC_EmitInteger, MVT::i32, 14, 
/*22401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22414*/       /*Scope*/ 20, /*->22435*/
/*22415*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22418*/         OPC_EmitMergeInputChains1_0,
/*22419*/         OPC_EmitInteger, MVT::i32, 14, 
/*22422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22425*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22435*/       0, /*End of Scope*/
/*22436*/     0, /*End of Scope*/
/*22437*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->22589
/*22442*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*22443*/   OPC_Scope, 93, /*->22538*/ // 2 children in Scope
/*22445*/     OPC_MoveChild, 1,
/*22447*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->22500
/*22451*/       OPC_RecordMemRef,
/*22452*/       OPC_RecordNode, // #1 = 'ld' chained node
/*22453*/       OPC_CheckFoldableChainNode,
/*22454*/       OPC_RecordChild1, // #2 = $target
/*22455*/       OPC_CheckChild1Type, MVT::i32,
/*22457*/       OPC_CheckPredicate, 26, // Predicate_unindexedload
/*22459*/       OPC_CheckPredicate, 27, // Predicate_load
/*22461*/       OPC_CheckType, MVT::i32,
/*22463*/       OPC_MoveParent,
/*22464*/       OPC_RecordChild2, // #3 = $jt
/*22465*/       OPC_MoveChild, 2,
/*22467*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22470*/       OPC_MoveParent,
/*22471*/       OPC_RecordChild3, // #4 = $id
/*22472*/       OPC_MoveChild, 3,
/*22474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22477*/       OPC_MoveParent,
/*22478*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22480*/       OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*22483*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*22487*/       OPC_EmitConvertToTarget, 4,
/*22489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->22537
/*22503*/       OPC_RecordChild0, // #1 = $target
/*22504*/       OPC_RecordChild1, // #2 = $idx
/*22505*/       OPC_CheckType, MVT::i32,
/*22507*/       OPC_MoveParent,
/*22508*/       OPC_RecordChild2, // #3 = $jt
/*22509*/       OPC_MoveChild, 2,
/*22511*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22514*/       OPC_MoveParent,
/*22515*/       OPC_RecordChild3, // #4 = $id
/*22516*/       OPC_MoveChild, 3,
/*22518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22521*/       OPC_MoveParent,
/*22522*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22524*/       OPC_EmitMergeInputChains1_0,
/*22525*/       OPC_EmitConvertToTarget, 4,
/*22527*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*22538*/   /*Scope*/ 49, /*->22588*/
/*22539*/     OPC_RecordChild1, // #1 = $target
/*22540*/     OPC_CheckChild1Type, MVT::i32,
/*22542*/     OPC_RecordChild2, // #2 = $jt
/*22543*/     OPC_MoveChild, 2,
/*22545*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22548*/     OPC_MoveParent,
/*22549*/     OPC_RecordChild3, // #3 = $id
/*22550*/     OPC_MoveChild, 3,
/*22552*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22555*/     OPC_MoveParent,
/*22556*/     OPC_Scope, 14, /*->22572*/ // 2 children in Scope
/*22558*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22560*/       OPC_EmitMergeInputChains1_0,
/*22561*/       OPC_EmitConvertToTarget, 3,
/*22563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*22572*/     /*Scope*/ 14, /*->22587*/
/*22573*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22575*/       OPC_EmitMergeInputChains1_0,
/*22576*/       OPC_EmitConvertToTarget, 3,
/*22578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*22587*/     0, /*End of Scope*/
/*22588*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50|128,17/*2226*/,  TARGET_VAL(ISD::STORE),// ->24819
/*22593*/   OPC_RecordMemRef,
/*22594*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*22595*/   OPC_Scope, 85|128,2/*341*/, /*->22939*/ // 4 children in Scope
/*22598*/     OPC_MoveChild, 1,
/*22600*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->22824
/*22605*/       OPC_RecordChild0, // #1 = $Vd
/*22606*/       OPC_Scope, 53, /*->22661*/ // 4 children in Scope
/*22608*/         OPC_CheckChild0Type, MVT::v8i8,
/*22610*/         OPC_RecordChild1, // #2 = $lane
/*22611*/         OPC_MoveChild, 1,
/*22613*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22616*/         OPC_MoveParent,
/*22617*/         OPC_MoveParent,
/*22618*/         OPC_RecordChild2, // #3 = $Rn
/*22619*/         OPC_RecordChild3, // #4 = $Rm
/*22620*/         OPC_CheckChild3Type, MVT::i32,
/*22622*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22624*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22626*/         OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*22628*/         OPC_CheckType, MVT::i32,
/*22630*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22632*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22635*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22638*/         OPC_EmitMergeInputChains1_0,
/*22639*/         OPC_EmitConvertToTarget, 2,
/*22641*/         OPC_EmitInteger, MVT::i32, 14, 
/*22644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*22661*/       /*Scope*/ 53, /*->22715*/
/*22662*/         OPC_CheckChild0Type, MVT::v4i16,
/*22664*/         OPC_RecordChild1, // #2 = $lane
/*22665*/         OPC_MoveChild, 1,
/*22667*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22670*/         OPC_MoveParent,
/*22671*/         OPC_MoveParent,
/*22672*/         OPC_RecordChild2, // #3 = $Rn
/*22673*/         OPC_RecordChild3, // #4 = $Rm
/*22674*/         OPC_CheckChild3Type, MVT::i32,
/*22676*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22678*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22680*/         OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*22682*/         OPC_CheckType, MVT::i32,
/*22684*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22686*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22689*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22692*/         OPC_EmitMergeInputChains1_0,
/*22693*/         OPC_EmitConvertToTarget, 2,
/*22695*/         OPC_EmitInteger, MVT::i32, 14, 
/*22698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*22715*/       /*Scope*/ 53, /*->22769*/
/*22716*/         OPC_CheckChild0Type, MVT::v16i8,
/*22718*/         OPC_RecordChild1, // #2 = $lane
/*22719*/         OPC_MoveChild, 1,
/*22721*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22724*/         OPC_MoveParent,
/*22725*/         OPC_MoveParent,
/*22726*/         OPC_RecordChild2, // #3 = $addr
/*22727*/         OPC_RecordChild3, // #4 = $offset
/*22728*/         OPC_CheckChild3Type, MVT::i32,
/*22730*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22732*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22734*/         OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*22736*/         OPC_CheckType, MVT::i32,
/*22738*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22740*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22743*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22746*/         OPC_EmitMergeInputChains1_0,
/*22747*/         OPC_EmitConvertToTarget, 2,
/*22749*/         OPC_EmitInteger, MVT::i32, 14, 
/*22752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*22769*/       /*Scope*/ 53, /*->22823*/
/*22770*/         OPC_CheckChild0Type, MVT::v8i16,
/*22772*/         OPC_RecordChild1, // #2 = $lane
/*22773*/         OPC_MoveChild, 1,
/*22775*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22778*/         OPC_MoveParent,
/*22779*/         OPC_MoveParent,
/*22780*/         OPC_RecordChild2, // #3 = $addr
/*22781*/         OPC_RecordChild3, // #4 = $offset
/*22782*/         OPC_CheckChild3Type, MVT::i32,
/*22784*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*22786*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*22788*/         OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*22790*/         OPC_CheckType, MVT::i32,
/*22792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22794*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22797*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22800*/         OPC_EmitMergeInputChains1_0,
/*22801*/         OPC_EmitConvertToTarget, 2,
/*22803*/         OPC_EmitInteger, MVT::i32, 14, 
/*22806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*22823*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22938
/*22827*/       OPC_RecordChild0, // #1 = $Vd
/*22828*/       OPC_Scope, 53, /*->22883*/ // 2 children in Scope
/*22830*/         OPC_CheckChild0Type, MVT::v2i32,
/*22832*/         OPC_RecordChild1, // #2 = $lane
/*22833*/         OPC_MoveChild, 1,
/*22835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22838*/         OPC_MoveParent,
/*22839*/         OPC_CheckType, MVT::i32,
/*22841*/         OPC_MoveParent,
/*22842*/         OPC_RecordChild2, // #3 = $Rn
/*22843*/         OPC_RecordChild3, // #4 = $Rm
/*22844*/         OPC_CheckChild3Type, MVT::i32,
/*22846*/         OPC_CheckPredicate, 32, // Predicate_istore
/*22848*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*22850*/         OPC_CheckType, MVT::i32,
/*22852*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22854*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22857*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22860*/         OPC_EmitMergeInputChains1_0,
/*22861*/         OPC_EmitConvertToTarget, 2,
/*22863*/         OPC_EmitInteger, MVT::i32, 14, 
/*22866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*22883*/       /*Scope*/ 53, /*->22937*/
/*22884*/         OPC_CheckChild0Type, MVT::v4i32,
/*22886*/         OPC_RecordChild1, // #2 = $lane
/*22887*/         OPC_MoveChild, 1,
/*22889*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22892*/         OPC_MoveParent,
/*22893*/         OPC_CheckType, MVT::i32,
/*22895*/         OPC_MoveParent,
/*22896*/         OPC_RecordChild2, // #3 = $addr
/*22897*/         OPC_RecordChild3, // #4 = $offset
/*22898*/         OPC_CheckChild3Type, MVT::i32,
/*22900*/         OPC_CheckPredicate, 32, // Predicate_istore
/*22902*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*22904*/         OPC_CheckType, MVT::i32,
/*22906*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22908*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22911*/         OPC_CheckComplexPat, /*CP*/12, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22914*/         OPC_EmitMergeInputChains1_0,
/*22915*/         OPC_EmitConvertToTarget, 2,
/*22917*/         OPC_EmitInteger, MVT::i32, 14, 
/*22920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*22937*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22939*/   /*Scope*/ 5|128,2/*261*/, /*->23202*/
/*22941*/     OPC_RecordChild1, // #1 = $src
/*22942*/     OPC_CheckChild1Type, MVT::i32,
/*22944*/     OPC_RecordChild2, // #2 = $addr
/*22945*/     OPC_Scope, 89, /*->23036*/ // 2 children in Scope
/*22947*/       OPC_CheckChild2Type, MVT::i32,
/*22949*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*22951*/       OPC_Scope, 25, /*->22978*/ // 2 children in Scope
/*22953*/         OPC_CheckPredicate, 35, // Predicate_store
/*22955*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22957*/         OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22960*/         OPC_EmitMergeInputChains1_0,
/*22961*/         OPC_EmitInteger, MVT::i32, 14, 
/*22964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*22978*/       /*Scope*/ 56, /*->23035*/
/*22979*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*22981*/         OPC_Scope, 25, /*->23008*/ // 2 children in Scope
/*22983*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22985*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22987*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22990*/           OPC_EmitMergeInputChains1_0,
/*22991*/           OPC_EmitInteger, MVT::i32, 14, 
/*22994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22997*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*23008*/         /*Scope*/ 25, /*->23034*/
/*23009*/           OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23011*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23013*/           OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23016*/           OPC_EmitMergeInputChains1_0,
/*23017*/           OPC_EmitInteger, MVT::i32, 14, 
/*23020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*23034*/         0, /*End of Scope*/
/*23035*/       0, /*End of Scope*/
/*23036*/     /*Scope*/ 35|128,1/*163*/, /*->23201*/
/*23038*/       OPC_RecordChild3, // #3 = $offset
/*23039*/       OPC_CheckChild3Type, MVT::i32,
/*23041*/       OPC_CheckType, MVT::i32,
/*23043*/       OPC_Scope, 59, /*->23104*/ // 2 children in Scope
/*23045*/         OPC_CheckPredicate, 32, // Predicate_istore
/*23047*/         OPC_CheckPredicate, 33, // Predicate_post_store
/*23049*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23051*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23054*/         OPC_Scope, 23, /*->23079*/ // 2 children in Scope
/*23056*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23059*/           OPC_EmitMergeInputChains1_0,
/*23060*/           OPC_EmitInteger, MVT::i32, 14, 
/*23063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23066*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23079*/         /*Scope*/ 23, /*->23103*/
/*23080*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23083*/           OPC_EmitMergeInputChains1_0,
/*23084*/           OPC_EmitInteger, MVT::i32, 14, 
/*23087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23103*/         0, /*End of Scope*/
/*23104*/       /*Scope*/ 95, /*->23200*/
/*23105*/         OPC_CheckPredicate, 28, // Predicate_itruncstore
/*23107*/         OPC_CheckPredicate, 29, // Predicate_post_truncst
/*23109*/         OPC_Scope, 57, /*->23168*/ // 2 children in Scope
/*23111*/           OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*23113*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23115*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23118*/           OPC_Scope, 23, /*->23143*/ // 2 children in Scope
/*23120*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23123*/             OPC_EmitMergeInputChains1_0,
/*23124*/             OPC_EmitInteger, MVT::i32, 14, 
/*23127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23130*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23143*/           /*Scope*/ 23, /*->23167*/
/*23144*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23147*/             OPC_EmitMergeInputChains1_0,
/*23148*/             OPC_EmitInteger, MVT::i32, 14, 
/*23151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23154*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23167*/           0, /*End of Scope*/
/*23168*/         /*Scope*/ 30, /*->23199*/
/*23169*/           OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*23171*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23173*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23176*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*23179*/           OPC_EmitMergeInputChains1_0,
/*23180*/           OPC_EmitInteger, MVT::i32, 14, 
/*23183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23186*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*23199*/         0, /*End of Scope*/
/*23200*/       0, /*End of Scope*/
/*23201*/     0, /*End of Scope*/
/*23202*/   /*Scope*/ 126|128,2/*382*/, /*->23586*/
/*23204*/     OPC_MoveChild, 1,
/*23206*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23398
/*23211*/       OPC_RecordChild0, // #1 = $Vd
/*23212*/       OPC_Scope, 45, /*->23259*/ // 4 children in Scope
/*23214*/         OPC_CheckChild0Type, MVT::v8i8,
/*23216*/         OPC_RecordChild1, // #2 = $lane
/*23217*/         OPC_MoveChild, 1,
/*23219*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23222*/         OPC_MoveParent,
/*23223*/         OPC_MoveParent,
/*23224*/         OPC_RecordChild2, // #3 = $Rn
/*23225*/         OPC_CheckChild2Type, MVT::i32,
/*23227*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23229*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23231*/         OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23235*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23238*/         OPC_EmitMergeInputChains1_0,
/*23239*/         OPC_EmitConvertToTarget, 2,
/*23241*/         OPC_EmitInteger, MVT::i32, 14, 
/*23244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23259*/       /*Scope*/ 45, /*->23305*/
/*23260*/         OPC_CheckChild0Type, MVT::v4i16,
/*23262*/         OPC_RecordChild1, // #2 = $lane
/*23263*/         OPC_MoveChild, 1,
/*23265*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23268*/         OPC_MoveParent,
/*23269*/         OPC_MoveParent,
/*23270*/         OPC_RecordChild2, // #3 = $Rn
/*23271*/         OPC_CheckChild2Type, MVT::i32,
/*23273*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23275*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23277*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23281*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23284*/         OPC_EmitMergeInputChains1_0,
/*23285*/         OPC_EmitConvertToTarget, 2,
/*23287*/         OPC_EmitInteger, MVT::i32, 14, 
/*23290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23305*/       /*Scope*/ 45, /*->23351*/
/*23306*/         OPC_CheckChild0Type, MVT::v16i8,
/*23308*/         OPC_RecordChild1, // #2 = $lane
/*23309*/         OPC_MoveChild, 1,
/*23311*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23314*/         OPC_MoveParent,
/*23315*/         OPC_MoveParent,
/*23316*/         OPC_RecordChild2, // #3 = $addr
/*23317*/         OPC_CheckChild2Type, MVT::i32,
/*23319*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23321*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23323*/         OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23325*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23327*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23330*/         OPC_EmitMergeInputChains1_0,
/*23331*/         OPC_EmitConvertToTarget, 2,
/*23333*/         OPC_EmitInteger, MVT::i32, 14, 
/*23336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*23351*/       /*Scope*/ 45, /*->23397*/
/*23352*/         OPC_CheckChild0Type, MVT::v8i16,
/*23354*/         OPC_RecordChild1, // #2 = $lane
/*23355*/         OPC_MoveChild, 1,
/*23357*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23360*/         OPC_MoveParent,
/*23361*/         OPC_MoveParent,
/*23362*/         OPC_RecordChild2, // #3 = $addr
/*23363*/         OPC_CheckChild2Type, MVT::i32,
/*23365*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23367*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*23369*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23371*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23373*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23376*/         OPC_EmitMergeInputChains1_0,
/*23377*/         OPC_EmitConvertToTarget, 2,
/*23379*/         OPC_EmitInteger, MVT::i32, 14, 
/*23382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*23397*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23585
/*23402*/       OPC_RecordChild0, // #1 = $Vd
/*23403*/       OPC_Scope, 45, /*->23450*/ // 4 children in Scope
/*23405*/         OPC_CheckChild0Type, MVT::v2i32,
/*23407*/         OPC_RecordChild1, // #2 = $lane
/*23408*/         OPC_MoveChild, 1,
/*23410*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23413*/         OPC_MoveParent,
/*23414*/         OPC_CheckType, MVT::i32,
/*23416*/         OPC_MoveParent,
/*23417*/         OPC_RecordChild2, // #3 = $Rn
/*23418*/         OPC_CheckChild2Type, MVT::i32,
/*23420*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23422*/         OPC_CheckPredicate, 35, // Predicate_store
/*23424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23426*/         OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23429*/         OPC_EmitMergeInputChains1_0,
/*23430*/         OPC_EmitConvertToTarget, 2,
/*23432*/         OPC_EmitInteger, MVT::i32, 14, 
/*23435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23450*/       /*Scope*/ 45, /*->23496*/
/*23451*/         OPC_CheckChild0Type, MVT::v4i32,
/*23453*/         OPC_RecordChild1, // #2 = $lane
/*23454*/         OPC_MoveChild, 1,
/*23456*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23459*/         OPC_MoveParent,
/*23460*/         OPC_CheckType, MVT::i32,
/*23462*/         OPC_MoveParent,
/*23463*/         OPC_RecordChild2, // #3 = $addr
/*23464*/         OPC_CheckChild2Type, MVT::i32,
/*23466*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23468*/         OPC_CheckPredicate, 35, // Predicate_store
/*23470*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23472*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23475*/         OPC_EmitMergeInputChains1_0,
/*23476*/         OPC_EmitConvertToTarget, 2,
/*23478*/         OPC_EmitInteger, MVT::i32, 14, 
/*23481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*23496*/       /*Scope*/ 43, /*->23540*/
/*23497*/         OPC_CheckChild0Type, MVT::v2f32,
/*23499*/         OPC_RecordChild1, // #2 = $lane
/*23500*/         OPC_MoveChild, 1,
/*23502*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23505*/         OPC_MoveParent,
/*23506*/         OPC_CheckType, MVT::f32,
/*23508*/         OPC_MoveParent,
/*23509*/         OPC_RecordChild2, // #3 = $addr
/*23510*/         OPC_CheckChild2Type, MVT::i32,
/*23512*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23514*/         OPC_CheckPredicate, 35, // Predicate_store
/*23516*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23519*/         OPC_EmitMergeInputChains1_0,
/*23520*/         OPC_EmitConvertToTarget, 2,
/*23522*/         OPC_EmitInteger, MVT::i32, 14, 
/*23525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*23540*/       /*Scope*/ 43, /*->23584*/
/*23541*/         OPC_CheckChild0Type, MVT::v4f32,
/*23543*/         OPC_RecordChild1, // #2 = $lane
/*23544*/         OPC_MoveChild, 1,
/*23546*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23549*/         OPC_MoveParent,
/*23550*/         OPC_CheckType, MVT::f32,
/*23552*/         OPC_MoveParent,
/*23553*/         OPC_RecordChild2, // #3 = $addr
/*23554*/         OPC_CheckChild2Type, MVT::i32,
/*23556*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23558*/         OPC_CheckPredicate, 35, // Predicate_store
/*23560*/         OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23563*/         OPC_EmitMergeInputChains1_0,
/*23564*/         OPC_EmitConvertToTarget, 2,
/*23566*/         OPC_EmitInteger, MVT::i32, 14, 
/*23569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*23584*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23586*/   /*Scope*/ 78|128,9/*1230*/, /*->24818*/
/*23588*/     OPC_RecordChild1, // #1 = $Rt
/*23589*/     OPC_Scope, 47|128,7/*943*/, /*->24535*/ // 4 children in Scope
/*23592*/       OPC_CheckChild1Type, MVT::i32,
/*23594*/       OPC_RecordChild2, // #2 = $shift
/*23595*/       OPC_Scope, 50|128,1/*178*/, /*->23776*/ // 4 children in Scope
/*23598*/         OPC_CheckChild2Type, MVT::i32,
/*23600*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23602*/         OPC_Scope, 26, /*->23630*/ // 4 children in Scope
/*23604*/           OPC_CheckPredicate, 35, // Predicate_store
/*23606*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23608*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23611*/           OPC_EmitMergeInputChains1_0,
/*23612*/           OPC_EmitInteger, MVT::i32, 14, 
/*23615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23618*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*23630*/         /*Scope*/ 58, /*->23689*/
/*23631*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23633*/           OPC_Scope, 26, /*->23661*/ // 2 children in Scope
/*23635*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23637*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23639*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23642*/             OPC_EmitMergeInputChains1_0,
/*23643*/             OPC_EmitInteger, MVT::i32, 14, 
/*23646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23649*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*23661*/           /*Scope*/ 26, /*->23688*/
/*23662*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23664*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23666*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*23669*/             OPC_EmitMergeInputChains1_0,
/*23670*/             OPC_EmitInteger, MVT::i32, 14, 
/*23673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23676*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*23688*/           0, /*End of Scope*/
/*23689*/         /*Scope*/ 26, /*->23716*/
/*23690*/           OPC_CheckPredicate, 35, // Predicate_store
/*23692*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23694*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23697*/           OPC_EmitMergeInputChains1_0,
/*23698*/           OPC_EmitInteger, MVT::i32, 14, 
/*23701*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23704*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23716*/         /*Scope*/ 58, /*->23775*/
/*23717*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23719*/           OPC_Scope, 26, /*->23747*/ // 2 children in Scope
/*23721*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23723*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23725*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23728*/             OPC_EmitMergeInputChains1_0,
/*23729*/             OPC_EmitInteger, MVT::i32, 14, 
/*23732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23735*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23747*/           /*Scope*/ 26, /*->23774*/
/*23748*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23750*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23752*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23755*/             OPC_EmitMergeInputChains1_0,
/*23756*/             OPC_EmitInteger, MVT::i32, 14, 
/*23759*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23762*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23774*/           0, /*End of Scope*/
/*23775*/         0, /*End of Scope*/
/*23776*/       /*Scope*/ 106, /*->23883*/
/*23777*/         OPC_RecordChild3, // #3 = $offset
/*23778*/         OPC_CheckChild3Type, MVT::i32,
/*23780*/         OPC_CheckType, MVT::i32,
/*23782*/         OPC_Scope, 31, /*->23815*/ // 2 children in Scope
/*23784*/           OPC_CheckPredicate, 32, // Predicate_istore
/*23786*/           OPC_CheckPredicate, 33, // Predicate_post_store
/*23788*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23790*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23793*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23796*/           OPC_EmitMergeInputChains1_0,
/*23797*/           OPC_EmitInteger, MVT::i32, 14, 
/*23800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23815*/         /*Scope*/ 66, /*->23882*/
/*23816*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*23818*/           OPC_CheckPredicate, 29, // Predicate_post_truncst
/*23820*/           OPC_Scope, 29, /*->23851*/ // 2 children in Scope
/*23822*/             OPC_CheckPredicate, 31, // Predicate_post_truncsti16
/*23824*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23826*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23829*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23832*/             OPC_EmitMergeInputChains1_0,
/*23833*/             OPC_EmitInteger, MVT::i32, 14, 
/*23836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23839*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23851*/           /*Scope*/ 29, /*->23881*/
/*23852*/             OPC_CheckPredicate, 30, // Predicate_post_truncsti8
/*23854*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23856*/             OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23859*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23862*/             OPC_EmitMergeInputChains1_0,
/*23863*/             OPC_EmitInteger, MVT::i32, 14, 
/*23866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23869*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23881*/           0, /*End of Scope*/
/*23882*/         0, /*End of Scope*/
/*23883*/       /*Scope*/ 19|128,3/*403*/, /*->24288*/
/*23885*/         OPC_CheckChild2Type, MVT::i32,
/*23887*/         OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*23889*/         OPC_Scope, 25, /*->23916*/ // 6 children in Scope
/*23891*/           OPC_CheckPredicate, 35, // Predicate_store
/*23893*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23895*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23898*/           OPC_EmitMergeInputChains1_0,
/*23899*/           OPC_EmitInteger, MVT::i32, 14, 
/*23902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23905*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*23916*/         /*Scope*/ 27, /*->23944*/
/*23917*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23919*/           OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*23921*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23923*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23926*/           OPC_EmitMergeInputChains1_0,
/*23927*/           OPC_EmitInteger, MVT::i32, 14, 
/*23930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23933*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*23944*/         /*Scope*/ 50, /*->23995*/
/*23945*/           OPC_CheckPredicate, 35, // Predicate_store
/*23947*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23949*/           OPC_Scope, 21, /*->23972*/ // 2 children in Scope
/*23951*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*23954*/             OPC_EmitMergeInputChains1_0,
/*23955*/             OPC_EmitInteger, MVT::i32, 14, 
/*23958*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23961*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*23972*/           /*Scope*/ 21, /*->23994*/
/*23973*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*23976*/             OPC_EmitMergeInputChains1_0,
/*23977*/             OPC_EmitInteger, MVT::i32, 14, 
/*23980*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23983*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*23994*/           0, /*End of Scope*/
/*23995*/         /*Scope*/ 106, /*->24102*/
/*23996*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*23998*/           OPC_Scope, 50, /*->24050*/ // 2 children in Scope
/*24000*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*24002*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24004*/             OPC_Scope, 21, /*->24027*/ // 2 children in Scope
/*24006*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*24009*/               OPC_EmitMergeInputChains1_0,
/*24010*/               OPC_EmitInteger, MVT::i32, 14, 
/*24013*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24016*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*24027*/             /*Scope*/ 21, /*->24049*/
/*24028*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*24031*/               OPC_EmitMergeInputChains1_0,
/*24032*/               OPC_EmitInteger, MVT::i32, 14, 
/*24035*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24038*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*24049*/             0, /*End of Scope*/
/*24050*/           /*Scope*/ 50, /*->24101*/
/*24051*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*24053*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24055*/             OPC_Scope, 21, /*->24078*/ // 2 children in Scope
/*24057*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*24060*/               OPC_EmitMergeInputChains1_0,
/*24061*/               OPC_EmitInteger, MVT::i32, 14, 
/*24064*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24067*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*24078*/             /*Scope*/ 21, /*->24100*/
/*24079*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*24082*/               OPC_EmitMergeInputChains1_0,
/*24083*/               OPC_EmitInteger, MVT::i32, 14, 
/*24086*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24089*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*24100*/             0, /*End of Scope*/
/*24101*/           0, /*End of Scope*/
/*24102*/         /*Scope*/ 77, /*->24180*/
/*24103*/           OPC_CheckPredicate, 35, // Predicate_store
/*24105*/           OPC_Scope, 23, /*->24130*/ // 2 children in Scope
/*24107*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24109*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*24112*/             OPC_EmitMergeInputChains1_0,
/*24113*/             OPC_EmitInteger, MVT::i32, 14, 
/*24116*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24119*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*24130*/           /*Scope*/ 48, /*->24179*/
/*24131*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24133*/             OPC_Scope, 21, /*->24156*/ // 2 children in Scope
/*24135*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24138*/               OPC_EmitMergeInputChains1_0,
/*24139*/               OPC_EmitInteger, MVT::i32, 14, 
/*24142*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24145*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24156*/             /*Scope*/ 21, /*->24178*/
/*24157*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24160*/               OPC_EmitMergeInputChains1_0,
/*24161*/               OPC_EmitInteger, MVT::i32, 14, 
/*24164*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24167*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24178*/             0, /*End of Scope*/
/*24179*/           0, /*End of Scope*/
/*24180*/         /*Scope*/ 106, /*->24287*/
/*24181*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*24183*/           OPC_Scope, 50, /*->24235*/ // 2 children in Scope
/*24185*/             OPC_CheckPredicate, 38, // Predicate_truncstorei8
/*24187*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24189*/             OPC_Scope, 21, /*->24212*/ // 2 children in Scope
/*24191*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24194*/               OPC_EmitMergeInputChains1_0,
/*24195*/               OPC_EmitInteger, MVT::i32, 14, 
/*24198*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24201*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24212*/             /*Scope*/ 21, /*->24234*/
/*24213*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24216*/               OPC_EmitMergeInputChains1_0,
/*24217*/               OPC_EmitInteger, MVT::i32, 14, 
/*24220*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24223*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24234*/             0, /*End of Scope*/
/*24235*/           /*Scope*/ 50, /*->24286*/
/*24236*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*24238*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24240*/             OPC_Scope, 21, /*->24263*/ // 2 children in Scope
/*24242*/               OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24245*/               OPC_EmitMergeInputChains1_0,
/*24246*/               OPC_EmitInteger, MVT::i32, 14, 
/*24249*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24252*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24263*/             /*Scope*/ 21, /*->24285*/
/*24264*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24267*/               OPC_EmitMergeInputChains1_0,
/*24268*/               OPC_EmitInteger, MVT::i32, 14, 
/*24271*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24274*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24285*/             0, /*End of Scope*/
/*24286*/           0, /*End of Scope*/
/*24287*/         0, /*End of Scope*/
/*24288*/       /*Scope*/ 116|128,1/*244*/, /*->24534*/
/*24290*/         OPC_RecordChild3, // #3 = $offset
/*24291*/         OPC_CheckChild3Type, MVT::i32,
/*24293*/         OPC_CheckType, MVT::i32,
/*24295*/         OPC_Scope, 56, /*->24353*/ // 4 children in Scope
/*24297*/           OPC_CheckPredicate, 32, // Predicate_istore
/*24299*/           OPC_CheckPredicate, 39, // Predicate_pre_store
/*24301*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24303*/           OPC_Scope, 23, /*->24328*/ // 2 children in Scope
/*24305*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24308*/             OPC_EmitMergeInputChains1_0,
/*24309*/             OPC_EmitInteger, MVT::i32, 14, 
/*24312*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24315*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24328*/           /*Scope*/ 23, /*->24352*/
/*24329*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24332*/             OPC_EmitMergeInputChains1_0,
/*24333*/             OPC_EmitInteger, MVT::i32, 14, 
/*24336*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24339*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24352*/           0, /*End of Scope*/
/*24353*/         /*Scope*/ 89, /*->24443*/
/*24354*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*24356*/           OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*24358*/           OPC_Scope, 54, /*->24414*/ // 2 children in Scope
/*24360*/             OPC_CheckPredicate, 41, // Predicate_pre_truncsti8
/*24362*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24364*/             OPC_Scope, 23, /*->24389*/ // 2 children in Scope
/*24366*/               OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24369*/               OPC_EmitMergeInputChains1_0,
/*24370*/               OPC_EmitInteger, MVT::i32, 14, 
/*24373*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24376*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24389*/             /*Scope*/ 23, /*->24413*/
/*24390*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24393*/               OPC_EmitMergeInputChains1_0,
/*24394*/               OPC_EmitInteger, MVT::i32, 14, 
/*24397*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24400*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24413*/             0, /*End of Scope*/
/*24414*/           /*Scope*/ 27, /*->24442*/
/*24415*/             OPC_CheckPredicate, 42, // Predicate_pre_truncsti16
/*24417*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24419*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*24422*/             OPC_EmitMergeInputChains1_0,
/*24423*/             OPC_EmitInteger, MVT::i32, 14, 
/*24426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24429*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*24442*/           0, /*End of Scope*/
/*24443*/         /*Scope*/ 28, /*->24472*/
/*24444*/           OPC_CheckPredicate, 32, // Predicate_istore
/*24446*/           OPC_CheckPredicate, 39, // Predicate_pre_store
/*24448*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24450*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24453*/           OPC_EmitMergeInputChains1_0,
/*24454*/           OPC_EmitInteger, MVT::i32, 14, 
/*24457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24472*/         /*Scope*/ 60, /*->24533*/
/*24473*/           OPC_CheckPredicate, 28, // Predicate_itruncstore
/*24475*/           OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*24477*/           OPC_Scope, 26, /*->24505*/ // 2 children in Scope
/*24479*/             OPC_CheckPredicate, 41, // Predicate_pre_truncsti8
/*24481*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24483*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24486*/             OPC_EmitMergeInputChains1_0,
/*24487*/             OPC_EmitInteger, MVT::i32, 14, 
/*24490*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24493*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24505*/           /*Scope*/ 26, /*->24532*/
/*24506*/             OPC_CheckPredicate, 42, // Predicate_pre_truncsti16
/*24508*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24510*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24513*/             OPC_EmitMergeInputChains1_0,
/*24514*/             OPC_EmitInteger, MVT::i32, 14, 
/*24517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24520*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24532*/           0, /*End of Scope*/
/*24533*/         0, /*End of Scope*/
/*24534*/       0, /*End of Scope*/
/*24535*/     /*Scope*/ 115, /*->24651*/
/*24536*/       OPC_CheckChild1Type, MVT::f64,
/*24538*/       OPC_RecordChild2, // #2 = $addr
/*24539*/       OPC_CheckChild2Type, MVT::i32,
/*24541*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24543*/       OPC_CheckPredicate, 35, // Predicate_store
/*24545*/       OPC_Scope, 25, /*->24572*/ // 4 children in Scope
/*24547*/         OPC_CheckPredicate, 43, // Predicate_alignedstore32
/*24549*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24551*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24554*/         OPC_EmitMergeInputChains1_0,
/*24555*/         OPC_EmitInteger, MVT::i32, 14, 
/*24558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*24572*/       /*Scope*/ 25, /*->24598*/
/*24573*/         OPC_CheckPredicate, 44, // Predicate_hword_alignedstore
/*24575*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24577*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24580*/         OPC_EmitMergeInputChains1_0,
/*24581*/         OPC_EmitInteger, MVT::i32, 14, 
/*24584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*24598*/       /*Scope*/ 25, /*->24624*/
/*24599*/         OPC_CheckPredicate, 45, // Predicate_byte_alignedstore
/*24601*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24603*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24606*/         OPC_EmitMergeInputChains1_0,
/*24607*/         OPC_EmitInteger, MVT::i32, 14, 
/*24610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*24624*/       /*Scope*/ 25, /*->24650*/
/*24625*/         OPC_CheckPredicate, 46, // Predicate_non_word_alignedstore
/*24627*/         OPC_CheckPatternPredicate, 22, // (TLI.isBigEndian())
/*24629*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24632*/         OPC_EmitMergeInputChains1_0,
/*24633*/         OPC_EmitInteger, MVT::i32, 14, 
/*24636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*24650*/       0, /*End of Scope*/
/*24651*/     /*Scope*/ 32, /*->24684*/
/*24652*/       OPC_CheckChild1Type, MVT::f32,
/*24654*/       OPC_RecordChild2, // #2 = $addr
/*24655*/       OPC_CheckChild2Type, MVT::i32,
/*24657*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24659*/       OPC_CheckPredicate, 35, // Predicate_store
/*24661*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24663*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24666*/       OPC_EmitMergeInputChains1_0,
/*24667*/       OPC_EmitInteger, MVT::i32, 14, 
/*24670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*24684*/     /*Scope*/ 3|128,1/*131*/, /*->24817*/
/*24686*/       OPC_CheckChild1Type, MVT::v2f64,
/*24688*/       OPC_RecordChild2, // #2 = $addr
/*24689*/       OPC_CheckChild2Type, MVT::i32,
/*24691*/       OPC_CheckPredicate, 34, // Predicate_unindexedstore
/*24693*/       OPC_CheckPredicate, 35, // Predicate_store
/*24695*/       OPC_Scope, 23, /*->24720*/ // 5 children in Scope
/*24697*/         OPC_CheckPredicate, 47, // Predicate_dword_alignedstore
/*24699*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24702*/         OPC_EmitMergeInputChains1_0,
/*24703*/         OPC_EmitInteger, MVT::i32, 14, 
/*24706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24720*/       /*Scope*/ 23, /*->24744*/
/*24721*/         OPC_CheckPredicate, 48, // Predicate_word_alignedstore
/*24723*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24726*/         OPC_EmitMergeInputChains1_0,
/*24727*/         OPC_EmitInteger, MVT::i32, 14, 
/*24730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24744*/       /*Scope*/ 25, /*->24770*/
/*24745*/         OPC_CheckPredicate, 44, // Predicate_hword_alignedstore
/*24747*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24749*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24752*/         OPC_EmitMergeInputChains1_0,
/*24753*/         OPC_EmitInteger, MVT::i32, 14, 
/*24756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24759*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24770*/       /*Scope*/ 25, /*->24796*/
/*24771*/         OPC_CheckPredicate, 45, // Predicate_byte_alignedstore
/*24773*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*24775*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24778*/         OPC_EmitMergeInputChains1_0,
/*24779*/         OPC_EmitInteger, MVT::i32, 14, 
/*24782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24796*/       /*Scope*/ 19, /*->24816*/
/*24797*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24799*/         OPC_EmitMergeInputChains1_0,
/*24800*/         OPC_EmitInteger, MVT::i32, 14, 
/*24803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24806*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*24816*/       0, /*End of Scope*/
/*24817*/     0, /*End of Scope*/
/*24818*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 77|128,11/*1485*/,  TARGET_VAL(ARMISD::CMPZ),// ->26308
/*24823*/   OPC_Scope, 6|128,1/*134*/, /*->24960*/ // 12 children in Scope
/*24826*/     OPC_MoveChild, 0,
/*24828*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->24894
/*24832*/       OPC_RecordChild0, // #0 = $Rn
/*24833*/       OPC_RecordChild1, // #1 = $shift
/*24834*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*24836*/       OPC_CheckType, MVT::i32,
/*24838*/       OPC_MoveParent,
/*24839*/       OPC_MoveChild, 1,
/*24841*/       OPC_CheckInteger, 0, 
/*24843*/       OPC_MoveParent,
/*24844*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24846*/       OPC_Scope, 22, /*->24870*/ // 2 children in Scope
/*24848*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24851*/         OPC_EmitInteger, MVT::i32, 14, 
/*24854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24870*/       /*Scope*/ 22, /*->24893*/
/*24871*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24874*/         OPC_EmitInteger, MVT::i32, 14, 
/*24877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24893*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->24959
/*24897*/       OPC_RecordChild0, // #0 = $Rn
/*24898*/       OPC_RecordChild1, // #1 = $shift
/*24899*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*24901*/       OPC_CheckType, MVT::i32,
/*24903*/       OPC_MoveParent,
/*24904*/       OPC_MoveChild, 1,
/*24906*/       OPC_CheckInteger, 0, 
/*24908*/       OPC_MoveParent,
/*24909*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24911*/       OPC_Scope, 22, /*->24935*/ // 2 children in Scope
/*24913*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24916*/         OPC_EmitInteger, MVT::i32, 14, 
/*24919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24935*/       /*Scope*/ 22, /*->24958*/
/*24936*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24939*/         OPC_EmitInteger, MVT::i32, 14, 
/*24942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24958*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24960*/   /*Scope*/ 39, /*->25000*/
/*24961*/     OPC_RecordChild0, // #0 = $Rn
/*24962*/     OPC_CheckChild0Type, MVT::i32,
/*24964*/     OPC_MoveChild, 1,
/*24966*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24969*/     OPC_MoveChild, 0,
/*24971*/     OPC_CheckInteger, 0, 
/*24973*/     OPC_MoveParent,
/*24974*/     OPC_RecordChild1, // #1 = $shift
/*24975*/     OPC_MoveParent,
/*24976*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24978*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*24981*/     OPC_EmitInteger, MVT::i32, 14, 
/*24984*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24987*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25000*/   /*Scope*/ 11|128,2/*267*/, /*->25269*/
/*25002*/     OPC_MoveChild, 0,
/*25004*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->25042
/*25008*/       OPC_MoveChild, 0,
/*25010*/       OPC_CheckInteger, 0, 
/*25012*/       OPC_MoveParent,
/*25013*/       OPC_RecordChild1, // #0 = $shift
/*25014*/       OPC_CheckType, MVT::i32,
/*25016*/       OPC_MoveParent,
/*25017*/       OPC_RecordChild1, // #1 = $Rn
/*25018*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25020*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25023*/       OPC_EmitInteger, MVT::i32, 14, 
/*25026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->25155
/*25045*/       OPC_RecordChild0, // #0 = $Rn
/*25046*/       OPC_RecordChild1, // #1 = $shift
/*25047*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25049*/       OPC_CheckType, MVT::i32,
/*25051*/       OPC_MoveParent,
/*25052*/       OPC_MoveChild, 1,
/*25054*/       OPC_CheckInteger, 0, 
/*25056*/       OPC_MoveParent,
/*25057*/       OPC_Scope, 23, /*->25082*/ // 4 children in Scope
/*25059*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25061*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25064*/         OPC_EmitInteger, MVT::i32, 14, 
/*25067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25082*/       /*Scope*/ 23, /*->25106*/
/*25083*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25085*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25088*/         OPC_EmitInteger, MVT::i32, 14, 
/*25091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25106*/       /*Scope*/ 23, /*->25130*/
/*25107*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25109*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25112*/         OPC_EmitInteger, MVT::i32, 14, 
/*25115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25130*/       /*Scope*/ 23, /*->25154*/
/*25131*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25133*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25136*/         OPC_EmitInteger, MVT::i32, 14, 
/*25139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25154*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->25268
/*25158*/       OPC_RecordChild0, // #0 = $Rn
/*25159*/       OPC_RecordChild1, // #1 = $shift
/*25160*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25162*/       OPC_CheckType, MVT::i32,
/*25164*/       OPC_MoveParent,
/*25165*/       OPC_MoveChild, 1,
/*25167*/       OPC_CheckInteger, 0, 
/*25169*/       OPC_MoveParent,
/*25170*/       OPC_Scope, 23, /*->25195*/ // 4 children in Scope
/*25172*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25174*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25177*/         OPC_EmitInteger, MVT::i32, 14, 
/*25180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25195*/       /*Scope*/ 23, /*->25219*/
/*25196*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25198*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25201*/         OPC_EmitInteger, MVT::i32, 14, 
/*25204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25219*/       /*Scope*/ 23, /*->25243*/
/*25220*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25222*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25225*/         OPC_EmitInteger, MVT::i32, 14, 
/*25228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25243*/       /*Scope*/ 23, /*->25267*/
/*25244*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25246*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25249*/         OPC_EmitInteger, MVT::i32, 14, 
/*25252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25267*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25269*/   /*Scope*/ 65, /*->25335*/
/*25270*/     OPC_RecordChild0, // #0 = $Rn
/*25271*/     OPC_CheckChild0Type, MVT::i32,
/*25273*/     OPC_MoveChild, 1,
/*25275*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25278*/     OPC_MoveChild, 0,
/*25280*/     OPC_CheckInteger, 0, 
/*25282*/     OPC_MoveParent,
/*25283*/     OPC_RecordChild1, // #1 = $shift
/*25284*/     OPC_MoveParent,
/*25285*/     OPC_Scope, 23, /*->25310*/ // 2 children in Scope
/*25287*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25289*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25292*/       OPC_EmitInteger, MVT::i32, 14, 
/*25295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25298*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25310*/     /*Scope*/ 23, /*->25334*/
/*25311*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25313*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25316*/       OPC_EmitInteger, MVT::i32, 14, 
/*25319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25334*/     0, /*End of Scope*/
/*25335*/   /*Scope*/ 103|128,1/*231*/, /*->25568*/
/*25337*/     OPC_MoveChild, 0,
/*25339*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->25403
/*25343*/       OPC_MoveChild, 0,
/*25345*/       OPC_CheckInteger, 0, 
/*25347*/       OPC_MoveParent,
/*25348*/       OPC_RecordChild1, // #0 = $shift
/*25349*/       OPC_CheckType, MVT::i32,
/*25351*/       OPC_MoveParent,
/*25352*/       OPC_RecordChild1, // #1 = $Rn
/*25353*/       OPC_Scope, 23, /*->25378*/ // 2 children in Scope
/*25355*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25357*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25360*/         OPC_EmitInteger, MVT::i32, 14, 
/*25363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25378*/       /*Scope*/ 23, /*->25402*/
/*25379*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25381*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25384*/         OPC_EmitInteger, MVT::i32, 14, 
/*25387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25402*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->25485
/*25406*/       OPC_RecordChild0, // #0 = $Rn
/*25407*/       OPC_RecordChild1, // #1 = $imm
/*25408*/       OPC_MoveChild, 1,
/*25410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25413*/       OPC_Scope, 34, /*->25449*/ // 2 children in Scope
/*25415*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25417*/         OPC_MoveParent,
/*25418*/         OPC_CheckPredicate, 49, // Predicate_and_su
/*25420*/         OPC_CheckType, MVT::i32,
/*25422*/         OPC_MoveParent,
/*25423*/         OPC_MoveChild, 1,
/*25425*/         OPC_CheckInteger, 0, 
/*25427*/         OPC_MoveParent,
/*25428*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25430*/         OPC_EmitConvertToTarget, 1,
/*25432*/         OPC_EmitInteger, MVT::i32, 14, 
/*25435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25449*/       /*Scope*/ 34, /*->25484*/
/*25450*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25452*/         OPC_MoveParent,
/*25453*/         OPC_CheckPredicate, 49, // Predicate_and_su
/*25455*/         OPC_CheckType, MVT::i32,
/*25457*/         OPC_MoveParent,
/*25458*/         OPC_MoveChild, 1,
/*25460*/         OPC_CheckInteger, 0, 
/*25462*/         OPC_MoveParent,
/*25463*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25465*/         OPC_EmitConvertToTarget, 1,
/*25467*/         OPC_EmitInteger, MVT::i32, 14, 
/*25470*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25484*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->25567
/*25488*/       OPC_RecordChild0, // #0 = $Rn
/*25489*/       OPC_RecordChild1, // #1 = $imm
/*25490*/       OPC_MoveChild, 1,
/*25492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25495*/       OPC_Scope, 34, /*->25531*/ // 2 children in Scope
/*25497*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25499*/         OPC_MoveParent,
/*25500*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25502*/         OPC_CheckType, MVT::i32,
/*25504*/         OPC_MoveParent,
/*25505*/         OPC_MoveChild, 1,
/*25507*/         OPC_CheckInteger, 0, 
/*25509*/         OPC_MoveParent,
/*25510*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25512*/         OPC_EmitConvertToTarget, 1,
/*25514*/         OPC_EmitInteger, MVT::i32, 14, 
/*25517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25531*/       /*Scope*/ 34, /*->25566*/
/*25532*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25534*/         OPC_MoveParent,
/*25535*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*25537*/         OPC_CheckType, MVT::i32,
/*25539*/         OPC_MoveParent,
/*25540*/         OPC_MoveChild, 1,
/*25542*/         OPC_CheckInteger, 0, 
/*25544*/         OPC_MoveParent,
/*25545*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25547*/         OPC_EmitConvertToTarget, 1,
/*25549*/         OPC_EmitInteger, MVT::i32, 14, 
/*25552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25566*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25568*/   /*Scope*/ 76, /*->25645*/
/*25569*/     OPC_RecordChild0, // #0 = $src
/*25570*/     OPC_CheckChild0Type, MVT::i32,
/*25572*/     OPC_RecordChild1, // #1 = $rhs
/*25573*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25575*/     OPC_Scope, 22, /*->25599*/ // 3 children in Scope
/*25577*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*25580*/       OPC_EmitInteger, MVT::i32, 14, 
/*25583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25599*/     /*Scope*/ 22, /*->25622*/
/*25600*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*25603*/       OPC_EmitInteger, MVT::i32, 14, 
/*25606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*25622*/     /*Scope*/ 21, /*->25644*/
/*25623*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*25626*/       OPC_EmitInteger, MVT::i32, 14, 
/*25629*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25632*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25644*/     0, /*End of Scope*/
/*25645*/   /*Scope*/ 95, /*->25741*/
/*25646*/     OPC_MoveChild, 0,
/*25648*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->25706
/*25652*/       OPC_RecordChild0, // #0 = $Rn
/*25653*/       OPC_RecordChild1, // #1 = $Rm
/*25654*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25656*/       OPC_CheckType, MVT::i32,
/*25658*/       OPC_MoveParent,
/*25659*/       OPC_MoveChild, 1,
/*25661*/       OPC_CheckInteger, 0, 
/*25663*/       OPC_MoveParent,
/*25664*/       OPC_Scope, 19, /*->25685*/ // 2 children in Scope
/*25666*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25668*/         OPC_EmitInteger, MVT::i32, 14, 
/*25671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25674*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25685*/       /*Scope*/ 19, /*->25705*/
/*25686*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25688*/         OPC_EmitInteger, MVT::i32, 14, 
/*25691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25705*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->25740
/*25709*/       OPC_RecordChild0, // #0 = $Rn
/*25710*/       OPC_RecordChild1, // #1 = $Rm
/*25711*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25713*/       OPC_CheckType, MVT::i32,
/*25715*/       OPC_MoveParent,
/*25716*/       OPC_MoveChild, 1,
/*25718*/       OPC_CheckInteger, 0, 
/*25720*/       OPC_MoveParent,
/*25721*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25723*/       OPC_EmitInteger, MVT::i32, 14, 
/*25726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*25741*/   /*Scope*/ 27, /*->25769*/
/*25742*/     OPC_RecordChild0, // #0 = $lhs
/*25743*/     OPC_CheckChild0Type, MVT::i32,
/*25745*/     OPC_RecordChild1, // #1 = $rhs
/*25746*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25748*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25751*/     OPC_EmitInteger, MVT::i32, 14, 
/*25754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25769*/   /*Scope*/ 102, /*->25872*/
/*25770*/     OPC_MoveChild, 0,
/*25772*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->25822
/*25776*/       OPC_RecordChild0, // #0 = $Rn
/*25777*/       OPC_RecordChild1, // #1 = $Rm
/*25778*/       OPC_CheckPredicate, 49, // Predicate_and_su
/*25780*/       OPC_CheckType, MVT::i32,
/*25782*/       OPC_MoveParent,
/*25783*/       OPC_MoveChild, 1,
/*25785*/       OPC_CheckInteger, 0, 
/*25787*/       OPC_MoveParent,
/*25788*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25790*/       OPC_EmitInteger, MVT::i32, 14, 
/*25793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25796*/       OPC_Scope, 11, /*->25809*/ // 2 children in Scope
/*25798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25809*/       /*Scope*/ 11, /*->25821*/
/*25810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25821*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->25871
/*25825*/       OPC_RecordChild0, // #0 = $Rn
/*25826*/       OPC_RecordChild1, // #1 = $Rm
/*25827*/       OPC_CheckPredicate, 50, // Predicate_xor_su
/*25829*/       OPC_CheckType, MVT::i32,
/*25831*/       OPC_MoveParent,
/*25832*/       OPC_MoveChild, 1,
/*25834*/       OPC_CheckInteger, 0, 
/*25836*/       OPC_MoveParent,
/*25837*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25839*/       OPC_EmitInteger, MVT::i32, 14, 
/*25842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25845*/       OPC_Scope, 11, /*->25858*/ // 2 children in Scope
/*25847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25858*/       /*Scope*/ 11, /*->25870*/
/*25859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25870*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25872*/   /*Scope*/ 4|128,1/*132*/, /*->26006*/
/*25874*/     OPC_RecordChild0, // #0 = $rhs
/*25875*/     OPC_CheckChild0Type, MVT::i32,
/*25877*/     OPC_Scope, 51, /*->25930*/ // 2 children in Scope
/*25879*/       OPC_RecordChild1, // #1 = $src
/*25880*/       OPC_Scope, 23, /*->25905*/ // 2 children in Scope
/*25882*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25884*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*25887*/         OPC_EmitInteger, MVT::i32, 14, 
/*25890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*25905*/       /*Scope*/ 23, /*->25929*/
/*25906*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25908*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*25911*/         OPC_EmitInteger, MVT::i32, 14, 
/*25914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*25929*/       0, /*End of Scope*/
/*25930*/     /*Scope*/ 74, /*->26005*/
/*25931*/       OPC_MoveChild, 1,
/*25933*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25936*/       OPC_MoveChild, 0,
/*25938*/       OPC_CheckInteger, 0, 
/*25940*/       OPC_MoveParent,
/*25941*/       OPC_RecordChild1, // #1 = $Rm
/*25942*/       OPC_MoveParent,
/*25943*/       OPC_Scope, 19, /*->25964*/ // 3 children in Scope
/*25945*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25947*/         OPC_EmitInteger, MVT::i32, 14, 
/*25950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*25964*/       /*Scope*/ 19, /*->25984*/
/*25965*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25967*/         OPC_EmitInteger, MVT::i32, 14, 
/*25970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25984*/       /*Scope*/ 19, /*->26004*/
/*25985*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25987*/         OPC_EmitInteger, MVT::i32, 14, 
/*25990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26004*/       0, /*End of Scope*/
/*26005*/     0, /*End of Scope*/
/*26006*/   /*Scope*/ 77, /*->26084*/
/*26007*/     OPC_MoveChild, 0,
/*26009*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26012*/     OPC_MoveChild, 0,
/*26014*/     OPC_CheckInteger, 0, 
/*26016*/     OPC_MoveParent,
/*26017*/     OPC_RecordChild1, // #0 = $Rm
/*26018*/     OPC_CheckType, MVT::i32,
/*26020*/     OPC_MoveParent,
/*26021*/     OPC_RecordChild1, // #1 = $Rn
/*26022*/     OPC_Scope, 19, /*->26043*/ // 3 children in Scope
/*26024*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26026*/       OPC_EmitInteger, MVT::i32, 14, 
/*26029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26043*/     /*Scope*/ 19, /*->26063*/
/*26044*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26046*/       OPC_EmitInteger, MVT::i32, 14, 
/*26049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26063*/     /*Scope*/ 19, /*->26083*/
/*26064*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26066*/       OPC_EmitInteger, MVT::i32, 14, 
/*26069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26083*/     0, /*End of Scope*/
/*26084*/   /*Scope*/ 93|128,1/*221*/, /*->26307*/
/*26086*/     OPC_RecordChild0, // #0 = $src
/*26087*/     OPC_CheckChild0Type, MVT::i32,
/*26089*/     OPC_RecordChild1, // #1 = $imm
/*26090*/     OPC_Scope, 10|128,1/*138*/, /*->26231*/ // 4 children in Scope
/*26093*/       OPC_MoveChild, 1,
/*26095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26098*/       OPC_Scope, 24, /*->26124*/ // 5 children in Scope
/*26100*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*26102*/         OPC_MoveParent,
/*26103*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26105*/         OPC_EmitConvertToTarget, 1,
/*26107*/         OPC_EmitInteger, MVT::i32, 14, 
/*26110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26124*/       /*Scope*/ 27, /*->26152*/
/*26125*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26127*/         OPC_MoveParent,
/*26128*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26130*/         OPC_EmitConvertToTarget, 1,
/*26132*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*26135*/         OPC_EmitInteger, MVT::i32, 14, 
/*26138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26152*/       /*Scope*/ 24, /*->26177*/
/*26153*/         OPC_CheckPredicate, 51, // Predicate_imm0_255
/*26155*/         OPC_MoveParent,
/*26156*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26158*/         OPC_EmitConvertToTarget, 1,
/*26160*/         OPC_EmitInteger, MVT::i32, 14, 
/*26163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26177*/       /*Scope*/ 24, /*->26202*/
/*26178*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26180*/         OPC_MoveParent,
/*26181*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26183*/         OPC_EmitConvertToTarget, 1,
/*26185*/         OPC_EmitInteger, MVT::i32, 14, 
/*26188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26202*/       /*Scope*/ 27, /*->26230*/
/*26203*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26205*/         OPC_MoveParent,
/*26206*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26208*/         OPC_EmitConvertToTarget, 1,
/*26210*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*26213*/         OPC_EmitInteger, MVT::i32, 14, 
/*26216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26230*/       0, /*End of Scope*/
/*26231*/     /*Scope*/ 19, /*->26251*/
/*26232*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26234*/       OPC_EmitInteger, MVT::i32, 14, 
/*26237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26251*/     /*Scope*/ 19, /*->26271*/
/*26252*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26254*/       OPC_EmitInteger, MVT::i32, 14, 
/*26257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26271*/     /*Scope*/ 34, /*->26306*/
/*26272*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26274*/       OPC_EmitInteger, MVT::i32, 14, 
/*26277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26280*/       OPC_Scope, 11, /*->26293*/ // 2 children in Scope
/*26282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26293*/       /*Scope*/ 11, /*->26305*/
/*26294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26305*/       0, /*End of Scope*/
/*26306*/     0, /*End of Scope*/
/*26307*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 1|128,38/*4865*/,  TARGET_VAL(ISD::LOAD),// ->31177
/*26312*/   OPC_RecordMemRef,
/*26313*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*26314*/   OPC_Scope, 74|128,1/*202*/, /*->26519*/ // 5 children in Scope
/*26317*/     OPC_RecordChild1, // #1 = $addr
/*26318*/     OPC_CheckChild1Type, MVT::i32,
/*26320*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26322*/     OPC_CheckType, MVT::i32,
/*26324*/     OPC_Scope, 25, /*->26351*/ // 3 children in Scope
/*26326*/       OPC_CheckPredicate, 27, // Predicate_load
/*26328*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26330*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26333*/       OPC_EmitMergeInputChains1_0,
/*26334*/       OPC_EmitInteger, MVT::i32, 14, 
/*26337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*26351*/     /*Scope*/ 56, /*->26408*/
/*26352*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26354*/       OPC_Scope, 25, /*->26381*/ // 2 children in Scope
/*26356*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26358*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26360*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26363*/         OPC_EmitMergeInputChains1_0,
/*26364*/         OPC_EmitInteger, MVT::i32, 14, 
/*26367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26381*/       /*Scope*/ 25, /*->26407*/
/*26382*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26384*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26386*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26389*/         OPC_EmitMergeInputChains1_0,
/*26390*/         OPC_EmitInteger, MVT::i32, 14, 
/*26393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26407*/       0, /*End of Scope*/
/*26408*/     /*Scope*/ 109, /*->26518*/
/*26409*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26411*/       OPC_Scope, 25, /*->26438*/ // 3 children in Scope
/*26413*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26415*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26417*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26420*/         OPC_EmitMergeInputChains1_0,
/*26421*/         OPC_EmitInteger, MVT::i32, 14, 
/*26424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26438*/       /*Scope*/ 52, /*->26491*/
/*26439*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26441*/         OPC_Scope, 23, /*->26466*/ // 2 children in Scope
/*26443*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26445*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26448*/           OPC_EmitMergeInputChains1_0,
/*26449*/           OPC_EmitInteger, MVT::i32, 14, 
/*26452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26455*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26466*/         /*Scope*/ 23, /*->26490*/
/*26467*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26469*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26472*/           OPC_EmitMergeInputChains1_0,
/*26473*/           OPC_EmitInteger, MVT::i32, 14, 
/*26476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26490*/         0, /*End of Scope*/
/*26491*/       /*Scope*/ 25, /*->26517*/
/*26492*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26494*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26496*/         OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26499*/         OPC_EmitMergeInputChains1_0,
/*26500*/         OPC_EmitInteger, MVT::i32, 14, 
/*26503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26517*/       0, /*End of Scope*/
/*26518*/     0, /*End of Scope*/
/*26519*/   /*Scope*/ 30, /*->26550*/
/*26520*/     OPC_MoveChild, 1,
/*26522*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*26525*/     OPC_RecordChild0, // #1 = $addr
/*26526*/     OPC_MoveChild, 0,
/*26528*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26531*/     OPC_MoveParent,
/*26532*/     OPC_MoveParent,
/*26533*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26535*/     OPC_CheckPredicate, 27, // Predicate_load
/*26537*/     OPC_CheckType, MVT::i32,
/*26539*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*26541*/     OPC_EmitMergeInputChains1_0,
/*26542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26550*/   /*Scope*/ 97|128,17/*2273*/, /*->28825*/
/*26552*/     OPC_RecordChild1, // #1 = $shift
/*26553*/     OPC_CheckChild1Type, MVT::i32,
/*26555*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*26557*/     OPC_Scope, 28, /*->26587*/ // 25 children in Scope
/*26559*/       OPC_CheckPredicate, 27, // Predicate_load
/*26561*/       OPC_CheckType, MVT::i32,
/*26563*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26565*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26568*/       OPC_EmitMergeInputChains1_0,
/*26569*/       OPC_EmitInteger, MVT::i32, 14, 
/*26572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26587*/     /*Scope*/ 60, /*->26648*/
/*26588*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26590*/       OPC_CheckType, MVT::i32,
/*26592*/       OPC_Scope, 26, /*->26620*/ // 2 children in Scope
/*26594*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26596*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26598*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26601*/         OPC_EmitMergeInputChains1_0,
/*26602*/         OPC_EmitInteger, MVT::i32, 14, 
/*26605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26620*/       /*Scope*/ 26, /*->26647*/
/*26621*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26623*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26625*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26628*/         OPC_EmitMergeInputChains1_0,
/*26629*/         OPC_EmitInteger, MVT::i32, 14, 
/*26632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26647*/       0, /*End of Scope*/
/*26648*/     /*Scope*/ 60, /*->26709*/
/*26649*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26651*/       OPC_CheckType, MVT::i32,
/*26653*/       OPC_Scope, 26, /*->26681*/ // 2 children in Scope
/*26655*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26657*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26659*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26662*/         OPC_EmitMergeInputChains1_0,
/*26663*/         OPC_EmitInteger, MVT::i32, 14, 
/*26666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26681*/       /*Scope*/ 26, /*->26708*/
/*26682*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26684*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26686*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26689*/         OPC_EmitMergeInputChains1_0,
/*26690*/         OPC_EmitInteger, MVT::i32, 14, 
/*26693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26708*/       0, /*End of Scope*/
/*26709*/     /*Scope*/ 30, /*->26740*/
/*26710*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26712*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*26714*/       OPC_CheckType, MVT::i32,
/*26716*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26718*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26721*/       OPC_EmitMergeInputChains1_0,
/*26722*/       OPC_EmitInteger, MVT::i32, 14, 
/*26725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26740*/     /*Scope*/ 87, /*->26828*/
/*26741*/       OPC_CheckPredicate, 59, // Predicate_extload
/*26743*/       OPC_CheckType, MVT::i32,
/*26745*/       OPC_Scope, 26, /*->26773*/ // 3 children in Scope
/*26747*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*26749*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26751*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26754*/         OPC_EmitMergeInputChains1_0,
/*26755*/         OPC_EmitInteger, MVT::i32, 14, 
/*26758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26761*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26773*/       /*Scope*/ 26, /*->26800*/
/*26774*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*26776*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26778*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26781*/         OPC_EmitMergeInputChains1_0,
/*26782*/         OPC_EmitInteger, MVT::i32, 14, 
/*26785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26800*/       /*Scope*/ 26, /*->26827*/
/*26801*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*26803*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26805*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26808*/         OPC_EmitMergeInputChains1_0,
/*26809*/         OPC_EmitInteger, MVT::i32, 14, 
/*26812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26827*/       0, /*End of Scope*/
/*26828*/     /*Scope*/ 28, /*->26857*/
/*26829*/       OPC_CheckPredicate, 27, // Predicate_load
/*26831*/       OPC_CheckType, MVT::i32,
/*26833*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26835*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26838*/       OPC_EmitMergeInputChains1_0,
/*26839*/       OPC_EmitInteger, MVT::i32, 14, 
/*26842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26857*/     /*Scope*/ 60, /*->26918*/
/*26858*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26860*/       OPC_CheckType, MVT::i32,
/*26862*/       OPC_Scope, 26, /*->26890*/ // 2 children in Scope
/*26864*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*26866*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26868*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26871*/         OPC_EmitMergeInputChains1_0,
/*26872*/         OPC_EmitInteger, MVT::i32, 14, 
/*26875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26890*/       /*Scope*/ 26, /*->26917*/
/*26891*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26893*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26895*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26898*/         OPC_EmitMergeInputChains1_0,
/*26899*/         OPC_EmitInteger, MVT::i32, 14, 
/*26902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26905*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26917*/       0, /*End of Scope*/
/*26918*/     /*Scope*/ 60, /*->26979*/
/*26919*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*26921*/       OPC_CheckType, MVT::i32,
/*26923*/       OPC_Scope, 26, /*->26951*/ // 2 children in Scope
/*26925*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*26927*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26929*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26932*/         OPC_EmitMergeInputChains1_0,
/*26933*/         OPC_EmitInteger, MVT::i32, 14, 
/*26936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26951*/       /*Scope*/ 26, /*->26978*/
/*26952*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*26954*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26956*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26959*/         OPC_EmitMergeInputChains1_0,
/*26960*/         OPC_EmitInteger, MVT::i32, 14, 
/*26963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26978*/       0, /*End of Scope*/
/*26979*/     /*Scope*/ 30, /*->27010*/
/*26980*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*26982*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*26984*/       OPC_CheckType, MVT::i32,
/*26986*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26988*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26991*/       OPC_EmitMergeInputChains1_0,
/*26992*/       OPC_EmitInteger, MVT::i32, 14, 
/*26995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27010*/     /*Scope*/ 87, /*->27098*/
/*27011*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27013*/       OPC_CheckType, MVT::i32,
/*27015*/       OPC_Scope, 26, /*->27043*/ // 3 children in Scope
/*27017*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27019*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27021*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27024*/         OPC_EmitMergeInputChains1_0,
/*27025*/         OPC_EmitInteger, MVT::i32, 14, 
/*27028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27043*/       /*Scope*/ 26, /*->27070*/
/*27044*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27046*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27048*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27051*/         OPC_EmitMergeInputChains1_0,
/*27052*/         OPC_EmitInteger, MVT::i32, 14, 
/*27055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27058*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*27070*/       /*Scope*/ 26, /*->27097*/
/*27071*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27073*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27075*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27078*/         OPC_EmitMergeInputChains1_0,
/*27079*/         OPC_EmitInteger, MVT::i32, 14, 
/*27082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*27097*/       0, /*End of Scope*/
/*27098*/     /*Scope*/ 27, /*->27126*/
/*27099*/       OPC_CheckPredicate, 27, // Predicate_load
/*27101*/       OPC_CheckType, MVT::i32,
/*27103*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27105*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27108*/       OPC_EmitMergeInputChains1_0,
/*27109*/       OPC_EmitInteger, MVT::i32, 14, 
/*27112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*27126*/     /*Scope*/ 58, /*->27185*/
/*27127*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27129*/       OPC_CheckType, MVT::i32,
/*27131*/       OPC_Scope, 25, /*->27158*/ // 2 children in Scope
/*27133*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27135*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27137*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27140*/         OPC_EmitMergeInputChains1_0,
/*27141*/         OPC_EmitInteger, MVT::i32, 14, 
/*27144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27158*/       /*Scope*/ 25, /*->27184*/
/*27159*/         OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27161*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27163*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27166*/         OPC_EmitMergeInputChains1_0,
/*27167*/         OPC_EmitInteger, MVT::i32, 14, 
/*27170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27184*/       0, /*End of Scope*/
/*27185*/     /*Scope*/ 109, /*->27295*/
/*27186*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27188*/       OPC_CheckType, MVT::i32,
/*27190*/       OPC_Scope, 25, /*->27217*/ // 3 children in Scope
/*27192*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27194*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27196*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27199*/         OPC_EmitMergeInputChains1_0,
/*27200*/         OPC_EmitInteger, MVT::i32, 14, 
/*27203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27217*/       /*Scope*/ 50, /*->27268*/
/*27218*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27220*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27222*/         OPC_Scope, 21, /*->27245*/ // 2 children in Scope
/*27224*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*27227*/           OPC_EmitMergeInputChains1_0,
/*27228*/           OPC_EmitInteger, MVT::i32, 14, 
/*27231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27234*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*27245*/         /*Scope*/ 21, /*->27267*/
/*27246*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27249*/           OPC_EmitMergeInputChains1_0,
/*27250*/           OPC_EmitInteger, MVT::i32, 14, 
/*27253*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27256*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27267*/         0, /*End of Scope*/
/*27268*/       /*Scope*/ 25, /*->27294*/
/*27269*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27271*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27273*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27276*/         OPC_EmitMergeInputChains1_0,
/*27277*/         OPC_EmitInteger, MVT::i32, 14, 
/*27280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27283*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27294*/       0, /*End of Scope*/
/*27295*/     /*Scope*/ 52, /*->27348*/
/*27296*/       OPC_CheckPredicate, 27, // Predicate_load
/*27298*/       OPC_CheckType, MVT::i32,
/*27300*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27302*/       OPC_Scope, 21, /*->27325*/ // 2 children in Scope
/*27304*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*27307*/         OPC_EmitMergeInputChains1_0,
/*27308*/         OPC_EmitInteger, MVT::i32, 14, 
/*27311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*27325*/       /*Scope*/ 21, /*->27347*/
/*27326*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*27329*/         OPC_EmitMergeInputChains1_0,
/*27330*/         OPC_EmitInteger, MVT::i32, 14, 
/*27333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*27347*/       0, /*End of Scope*/
/*27348*/     /*Scope*/ 108, /*->27457*/
/*27349*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27351*/       OPC_CheckType, MVT::i32,
/*27353*/       OPC_Scope, 50, /*->27405*/ // 2 children in Scope
/*27355*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27357*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27359*/         OPC_Scope, 21, /*->27382*/ // 2 children in Scope
/*27361*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27364*/           OPC_EmitMergeInputChains1_0,
/*27365*/           OPC_EmitInteger, MVT::i32, 14, 
/*27368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27371*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27382*/         /*Scope*/ 21, /*->27404*/
/*27383*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27386*/           OPC_EmitMergeInputChains1_0,
/*27387*/           OPC_EmitInteger, MVT::i32, 14, 
/*27390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27393*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27404*/         0, /*End of Scope*/
/*27405*/       /*Scope*/ 50, /*->27456*/
/*27406*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*27408*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27410*/         OPC_Scope, 21, /*->27433*/ // 2 children in Scope
/*27412*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27415*/           OPC_EmitMergeInputChains1_0,
/*27416*/           OPC_EmitInteger, MVT::i32, 14, 
/*27419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27422*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27433*/         /*Scope*/ 21, /*->27455*/
/*27434*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27437*/           OPC_EmitMergeInputChains1_0,
/*27438*/           OPC_EmitInteger, MVT::i32, 14, 
/*27441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27444*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27455*/         0, /*End of Scope*/
/*27456*/       0, /*End of Scope*/
/*27457*/     /*Scope*/ 27, /*->27485*/
/*27458*/       OPC_CheckPredicate, 27, // Predicate_load
/*27460*/       OPC_CheckType, MVT::i32,
/*27462*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27464*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27467*/       OPC_EmitMergeInputChains1_0,
/*27468*/       OPC_EmitInteger, MVT::i32, 14, 
/*27471*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27474*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27485*/     /*Scope*/ 54, /*->27540*/
/*27486*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27488*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27490*/       OPC_CheckType, MVT::i32,
/*27492*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27494*/       OPC_Scope, 21, /*->27517*/ // 2 children in Scope
/*27496*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27499*/         OPC_EmitMergeInputChains1_0,
/*27500*/         OPC_EmitInteger, MVT::i32, 14, 
/*27503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27506*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27517*/       /*Scope*/ 21, /*->27539*/
/*27518*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27521*/         OPC_EmitMergeInputChains1_0,
/*27522*/         OPC_EmitInteger, MVT::i32, 14, 
/*27525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27539*/       0, /*End of Scope*/
/*27540*/     /*Scope*/ 31|128,1/*159*/, /*->27701*/
/*27542*/       OPC_CheckPredicate, 59, // Predicate_extload
/*27544*/       OPC_CheckType, MVT::i32,
/*27546*/       OPC_Scope, 50, /*->27598*/ // 3 children in Scope
/*27548*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*27550*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27552*/         OPC_Scope, 21, /*->27575*/ // 2 children in Scope
/*27554*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27557*/           OPC_EmitMergeInputChains1_0,
/*27558*/           OPC_EmitInteger, MVT::i32, 14, 
/*27561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27564*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27575*/         /*Scope*/ 21, /*->27597*/
/*27576*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27579*/           OPC_EmitMergeInputChains1_0,
/*27580*/           OPC_EmitInteger, MVT::i32, 14, 
/*27583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27586*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27597*/         0, /*End of Scope*/
/*27598*/       /*Scope*/ 50, /*->27649*/
/*27599*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*27601*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27603*/         OPC_Scope, 21, /*->27626*/ // 2 children in Scope
/*27605*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*27608*/           OPC_EmitMergeInputChains1_0,
/*27609*/           OPC_EmitInteger, MVT::i32, 14, 
/*27612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*27626*/         /*Scope*/ 21, /*->27648*/
/*27627*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27630*/           OPC_EmitMergeInputChains1_0,
/*27631*/           OPC_EmitInteger, MVT::i32, 14, 
/*27634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27637*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27648*/         0, /*End of Scope*/
/*27649*/       /*Scope*/ 50, /*->27700*/
/*27650*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*27652*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27654*/         OPC_Scope, 21, /*->27677*/ // 2 children in Scope
/*27656*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*27659*/           OPC_EmitMergeInputChains1_0,
/*27660*/           OPC_EmitInteger, MVT::i32, 14, 
/*27663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27666*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*27677*/         /*Scope*/ 21, /*->27699*/
/*27678*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27681*/           OPC_EmitMergeInputChains1_0,
/*27682*/           OPC_EmitInteger, MVT::i32, 14, 
/*27685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27688*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27699*/         0, /*End of Scope*/
/*27700*/       0, /*End of Scope*/
/*27701*/     /*Scope*/ 52, /*->27754*/
/*27702*/       OPC_CheckPredicate, 27, // Predicate_load
/*27704*/       OPC_CheckType, MVT::i32,
/*27706*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27708*/       OPC_Scope, 21, /*->27731*/ // 2 children in Scope
/*27710*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27713*/         OPC_EmitMergeInputChains1_0,
/*27714*/         OPC_EmitInteger, MVT::i32, 14, 
/*27717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27731*/       /*Scope*/ 21, /*->27753*/
/*27732*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27735*/         OPC_EmitMergeInputChains1_0,
/*27736*/         OPC_EmitInteger, MVT::i32, 14, 
/*27739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27753*/       0, /*End of Scope*/
/*27754*/     /*Scope*/ 108, /*->27863*/
/*27755*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27757*/       OPC_CheckType, MVT::i32,
/*27759*/       OPC_Scope, 50, /*->27811*/ // 2 children in Scope
/*27761*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*27763*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27765*/         OPC_Scope, 21, /*->27788*/ // 2 children in Scope
/*27767*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27770*/           OPC_EmitMergeInputChains1_0,
/*27771*/           OPC_EmitInteger, MVT::i32, 14, 
/*27774*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27777*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27788*/         /*Scope*/ 21, /*->27810*/
/*27789*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27792*/           OPC_EmitMergeInputChains1_0,
/*27793*/           OPC_EmitInteger, MVT::i32, 14, 
/*27796*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27799*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27810*/         0, /*End of Scope*/
/*27811*/       /*Scope*/ 50, /*->27862*/
/*27812*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27814*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27816*/         OPC_Scope, 21, /*->27839*/ // 2 children in Scope
/*27818*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27821*/           OPC_EmitMergeInputChains1_0,
/*27822*/           OPC_EmitInteger, MVT::i32, 14, 
/*27825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27828*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27839*/         /*Scope*/ 21, /*->27861*/
/*27840*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27843*/           OPC_EmitMergeInputChains1_0,
/*27844*/           OPC_EmitInteger, MVT::i32, 14, 
/*27847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27861*/         0, /*End of Scope*/
/*27862*/       0, /*End of Scope*/
/*27863*/     /*Scope*/ 108, /*->27972*/
/*27864*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*27866*/       OPC_CheckType, MVT::i32,
/*27868*/       OPC_Scope, 50, /*->27920*/ // 2 children in Scope
/*27870*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*27872*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27874*/         OPC_Scope, 21, /*->27897*/ // 2 children in Scope
/*27876*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27879*/           OPC_EmitMergeInputChains1_0,
/*27880*/           OPC_EmitInteger, MVT::i32, 14, 
/*27883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27886*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27897*/         /*Scope*/ 21, /*->27919*/
/*27898*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27901*/           OPC_EmitMergeInputChains1_0,
/*27902*/           OPC_EmitInteger, MVT::i32, 14, 
/*27905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27919*/         0, /*End of Scope*/
/*27920*/       /*Scope*/ 50, /*->27971*/
/*27921*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*27923*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27925*/         OPC_Scope, 21, /*->27948*/ // 2 children in Scope
/*27927*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27930*/           OPC_EmitMergeInputChains1_0,
/*27931*/           OPC_EmitInteger, MVT::i32, 14, 
/*27934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27937*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27948*/         /*Scope*/ 21, /*->27970*/
/*27949*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27952*/           OPC_EmitMergeInputChains1_0,
/*27953*/           OPC_EmitInteger, MVT::i32, 14, 
/*27956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27959*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27970*/         0, /*End of Scope*/
/*27971*/       0, /*End of Scope*/
/*27972*/     /*Scope*/ 54, /*->28027*/
/*27973*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*27975*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*27977*/       OPC_CheckType, MVT::i32,
/*27979*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27981*/       OPC_Scope, 21, /*->28004*/ // 2 children in Scope
/*27983*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27986*/         OPC_EmitMergeInputChains1_0,
/*27987*/         OPC_EmitInteger, MVT::i32, 14, 
/*27990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28004*/       /*Scope*/ 21, /*->28026*/
/*28005*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28008*/         OPC_EmitMergeInputChains1_0,
/*28009*/         OPC_EmitInteger, MVT::i32, 14, 
/*28012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28026*/       0, /*End of Scope*/
/*28027*/     /*Scope*/ 31|128,1/*159*/, /*->28188*/
/*28029*/       OPC_CheckPredicate, 59, // Predicate_extload
/*28031*/       OPC_CheckType, MVT::i32,
/*28033*/       OPC_Scope, 50, /*->28085*/ // 3 children in Scope
/*28035*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*28037*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28039*/         OPC_Scope, 21, /*->28062*/ // 2 children in Scope
/*28041*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28044*/           OPC_EmitMergeInputChains1_0,
/*28045*/           OPC_EmitInteger, MVT::i32, 14, 
/*28048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28051*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28062*/         /*Scope*/ 21, /*->28084*/
/*28063*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28066*/           OPC_EmitMergeInputChains1_0,
/*28067*/           OPC_EmitInteger, MVT::i32, 14, 
/*28070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28073*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28084*/         0, /*End of Scope*/
/*28085*/       /*Scope*/ 50, /*->28136*/
/*28086*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*28088*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28090*/         OPC_Scope, 21, /*->28113*/ // 2 children in Scope
/*28092*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28095*/           OPC_EmitMergeInputChains1_0,
/*28096*/           OPC_EmitInteger, MVT::i32, 14, 
/*28099*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28102*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28113*/         /*Scope*/ 21, /*->28135*/
/*28114*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28117*/           OPC_EmitMergeInputChains1_0,
/*28118*/           OPC_EmitInteger, MVT::i32, 14, 
/*28121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28124*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28135*/         0, /*End of Scope*/
/*28136*/       /*Scope*/ 50, /*->28187*/
/*28137*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*28139*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28141*/         OPC_Scope, 21, /*->28164*/ // 2 children in Scope
/*28143*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28146*/           OPC_EmitMergeInputChains1_0,
/*28147*/           OPC_EmitInteger, MVT::i32, 14, 
/*28150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28164*/         /*Scope*/ 21, /*->28186*/
/*28165*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28168*/           OPC_EmitMergeInputChains1_0,
/*28169*/           OPC_EmitInteger, MVT::i32, 14, 
/*28172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28186*/         0, /*End of Scope*/
/*28187*/       0, /*End of Scope*/
/*28188*/     /*Scope*/ 108|128,3/*492*/, /*->28682*/
/*28190*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*28192*/       OPC_CheckType, MVT::i32,
/*28194*/       OPC_Scope, 88, /*->28284*/ // 4 children in Scope
/*28196*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28198*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28200*/         OPC_Scope, 40, /*->28242*/ // 2 children in Scope
/*28202*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28205*/           OPC_EmitMergeInputChains1_0,
/*28206*/           OPC_EmitInteger, MVT::i32, 14, 
/*28209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28212*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28223*/           OPC_EmitInteger, MVT::i32, 14, 
/*28226*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28229*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28239*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*28242*/         /*Scope*/ 40, /*->28283*/
/*28243*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28246*/           OPC_EmitMergeInputChains1_0,
/*28247*/           OPC_EmitInteger, MVT::i32, 14, 
/*28250*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28253*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28264*/           OPC_EmitInteger, MVT::i32, 14, 
/*28267*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28270*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28280*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*28283*/         0, /*End of Scope*/
/*28284*/       /*Scope*/ 88, /*->28373*/
/*28285*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28287*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*28289*/         OPC_Scope, 40, /*->28331*/ // 2 children in Scope
/*28291*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28294*/           OPC_EmitMergeInputChains1_0,
/*28295*/           OPC_EmitInteger, MVT::i32, 14, 
/*28298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28301*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28312*/           OPC_EmitInteger, MVT::i32, 14, 
/*28315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28318*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28328*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28331*/         /*Scope*/ 40, /*->28372*/
/*28332*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28335*/           OPC_EmitMergeInputChains1_0,
/*28336*/           OPC_EmitInteger, MVT::i32, 14, 
/*28339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28342*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28353*/           OPC_EmitInteger, MVT::i32, 14, 
/*28356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28359*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28369*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*28372*/         0, /*End of Scope*/
/*28373*/       /*Scope*/ 24|128,1/*152*/, /*->28527*/
/*28375*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28377*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28379*/         OPC_Scope, 72, /*->28453*/ // 2 children in Scope
/*28381*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28384*/           OPC_EmitMergeInputChains1_0,
/*28385*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28388*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28391*/           OPC_EmitInteger, MVT::i32, 14, 
/*28394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28397*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28408*/           OPC_EmitInteger, MVT::i32, 24, 
/*28411*/           OPC_EmitInteger, MVT::i32, 14, 
/*28414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28417*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28429*/           OPC_EmitInteger, MVT::i32, 24, 
/*28432*/           OPC_EmitInteger, MVT::i32, 14, 
/*28435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28438*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28450*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*28453*/         /*Scope*/ 72, /*->28526*/
/*28454*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28457*/           OPC_EmitMergeInputChains1_0,
/*28458*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28461*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28464*/           OPC_EmitInteger, MVT::i32, 14, 
/*28467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28470*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28481*/           OPC_EmitInteger, MVT::i32, 24, 
/*28484*/           OPC_EmitInteger, MVT::i32, 14, 
/*28487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28490*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28502*/           OPC_EmitInteger, MVT::i32, 24, 
/*28505*/           OPC_EmitInteger, MVT::i32, 14, 
/*28508*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28511*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28523*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28526*/         0, /*End of Scope*/
/*28527*/       /*Scope*/ 24|128,1/*152*/, /*->28681*/
/*28529*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28531*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28533*/         OPC_Scope, 72, /*->28607*/ // 2 children in Scope
/*28535*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28538*/           OPC_EmitMergeInputChains1_0,
/*28539*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28542*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28545*/           OPC_EmitInteger, MVT::i32, 14, 
/*28548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28551*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28562*/           OPC_EmitInteger, MVT::i32, 16, 
/*28565*/           OPC_EmitInteger, MVT::i32, 14, 
/*28568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28571*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28583*/           OPC_EmitInteger, MVT::i32, 16, 
/*28586*/           OPC_EmitInteger, MVT::i32, 14, 
/*28589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28592*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28604*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*28607*/         /*Scope*/ 72, /*->28680*/
/*28608*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28611*/           OPC_EmitMergeInputChains1_0,
/*28612*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28615*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28618*/           OPC_EmitInteger, MVT::i32, 14, 
/*28621*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28624*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28635*/           OPC_EmitInteger, MVT::i32, 16, 
/*28638*/           OPC_EmitInteger, MVT::i32, 14, 
/*28641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28644*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28656*/           OPC_EmitInteger, MVT::i32, 16, 
/*28659*/           OPC_EmitInteger, MVT::i32, 14, 
/*28662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28665*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28677*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28680*/         0, /*End of Scope*/
/*28681*/       0, /*End of Scope*/
/*28682*/     /*Scope*/ 12|128,1/*140*/, /*->28824*/
/*28684*/       OPC_CheckPredicate, 27, // Predicate_load
/*28686*/       OPC_SwitchType /*2 cases */, 109,  MVT::f64,// ->28798
/*28689*/         OPC_Scope, 25, /*->28716*/ // 2 children in Scope
/*28691*/           OPC_CheckPredicate, 63, // Predicate_alignedload32
/*28693*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28695*/           OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28698*/           OPC_EmitMergeInputChains1_0,
/*28699*/           OPC_EmitInteger, MVT::i32, 14, 
/*28702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28705*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                    // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28716*/         /*Scope*/ 80, /*->28797*/
/*28717*/           OPC_Scope, 25, /*->28744*/ // 3 children in Scope
/*28719*/             OPC_CheckPredicate, 64, // Predicate_hword_alignedload
/*28721*/             OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*28723*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28726*/             OPC_EmitMergeInputChains1_0,
/*28727*/             OPC_EmitInteger, MVT::i32, 14, 
/*28730*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28733*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                      // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28744*/           /*Scope*/ 25, /*->28770*/
/*28745*/             OPC_CheckPredicate, 65, // Predicate_byte_alignedload
/*28747*/             OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*28749*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28752*/             OPC_EmitMergeInputChains1_0,
/*28753*/             OPC_EmitInteger, MVT::i32, 14, 
/*28756*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28759*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28770*/           /*Scope*/ 25, /*->28796*/
/*28771*/             OPC_CheckPredicate, 66, // Predicate_non_word_alignedload
/*28773*/             OPC_CheckPatternPredicate, 22, // (TLI.isBigEndian())
/*28775*/             OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28778*/             OPC_EmitMergeInputChains1_0,
/*28779*/             OPC_EmitInteger, MVT::i32, 14, 
/*28782*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28785*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                      // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*28796*/           0, /*End of Scope*/
/*28797*/         0, /*End of Scope*/
                /*SwitchType*/ 23,  MVT::f32,// ->28823
/*28800*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*28802*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28805*/         OPC_EmitMergeInputChains1_0,
/*28806*/         OPC_EmitInteger, MVT::i32, 14, 
/*28809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
                0, // EndSwitchType
/*28824*/     0, /*End of Scope*/
/*28825*/   /*Scope*/ 1|128,2/*257*/, /*->29084*/
/*28827*/     OPC_MoveChild, 1,
/*28829*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28832*/     OPC_RecordChild0, // #1 = $addr
/*28833*/     OPC_MoveChild, 0,
/*28835*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28838*/     OPC_MoveParent,
/*28839*/     OPC_MoveParent,
/*28840*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*28842*/     OPC_CheckType, MVT::i32,
/*28844*/     OPC_Scope, 44, /*->28890*/ // 5 children in Scope
/*28846*/       OPC_CheckPredicate, 27, // Predicate_load
/*28848*/       OPC_Scope, 19, /*->28869*/ // 2 children in Scope
/*28850*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28852*/         OPC_EmitMergeInputChains1_0,
/*28853*/         OPC_EmitInteger, MVT::i32, 14, 
/*28856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*28869*/       /*Scope*/ 19, /*->28889*/
/*28870*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28872*/         OPC_EmitMergeInputChains1_0,
/*28873*/         OPC_EmitInteger, MVT::i32, 14, 
/*28876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28889*/       0, /*End of Scope*/
/*28890*/     /*Scope*/ 48, /*->28939*/
/*28891*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*28893*/       OPC_Scope, 21, /*->28916*/ // 2 children in Scope
/*28895*/         OPC_CheckPredicate, 53, // Predicate_zextloadi16
/*28897*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28899*/         OPC_EmitMergeInputChains1_0,
/*28900*/         OPC_EmitInteger, MVT::i32, 14, 
/*28903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28916*/       /*Scope*/ 21, /*->28938*/
/*28917*/         OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*28919*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28921*/         OPC_EmitMergeInputChains1_0,
/*28922*/         OPC_EmitInteger, MVT::i32, 14, 
/*28925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28938*/       0, /*End of Scope*/
/*28939*/     /*Scope*/ 48, /*->28988*/
/*28940*/       OPC_CheckPredicate, 55, // Predicate_sextload
/*28942*/       OPC_Scope, 21, /*->28965*/ // 2 children in Scope
/*28944*/         OPC_CheckPredicate, 56, // Predicate_sextloadi16
/*28946*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28948*/         OPC_EmitMergeInputChains1_0,
/*28949*/         OPC_EmitInteger, MVT::i32, 14, 
/*28952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28965*/       /*Scope*/ 21, /*->28987*/
/*28966*/         OPC_CheckPredicate, 57, // Predicate_sextloadi8
/*28968*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28970*/         OPC_EmitMergeInputChains1_0,
/*28971*/         OPC_EmitInteger, MVT::i32, 14, 
/*28974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28977*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28987*/       0, /*End of Scope*/
/*28988*/     /*Scope*/ 23, /*->29012*/
/*28989*/       OPC_CheckPredicate, 52, // Predicate_zextload
/*28991*/       OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*28993*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28995*/       OPC_EmitMergeInputChains1_0,
/*28996*/       OPC_EmitInteger, MVT::i32, 14, 
/*28999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29012*/     /*Scope*/ 70, /*->29083*/
/*29013*/       OPC_CheckPredicate, 59, // Predicate_extload
/*29015*/       OPC_Scope, 21, /*->29038*/ // 3 children in Scope
/*29017*/         OPC_CheckPredicate, 60, // Predicate_extloadi1
/*29019*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29021*/         OPC_EmitMergeInputChains1_0,
/*29022*/         OPC_EmitInteger, MVT::i32, 14, 
/*29025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29038*/       /*Scope*/ 21, /*->29060*/
/*29039*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*29041*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29043*/         OPC_EmitMergeInputChains1_0,
/*29044*/         OPC_EmitInteger, MVT::i32, 14, 
/*29047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29060*/       /*Scope*/ 21, /*->29082*/
/*29061*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*29063*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29065*/         OPC_EmitMergeInputChains1_0,
/*29066*/         OPC_EmitInteger, MVT::i32, 14, 
/*29069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*29082*/       0, /*End of Scope*/
/*29083*/     0, /*End of Scope*/
/*29084*/   /*Scope*/ 42|128,16/*2090*/, /*->31176*/
/*29086*/     OPC_RecordChild1, // #1 = $addr
/*29087*/     OPC_CheckChild1Type, MVT::i32,
/*29089*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*29091*/     OPC_SwitchType /*6 cases */, 9|128,1/*137*/,  MVT::v8i16,// ->29232
/*29095*/       OPC_Scope, 44, /*->29141*/ // 3 children in Scope
/*29097*/         OPC_CheckPredicate, 59, // Predicate_extload
/*29099*/         OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29101*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29104*/         OPC_EmitMergeInputChains1_0,
/*29105*/         OPC_EmitInteger, MVT::i32, 14, 
/*29108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29111*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29122*/         OPC_EmitInteger, MVT::i32, 14, 
/*29125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29128*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29138*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29141*/       /*Scope*/ 44, /*->29186*/
/*29142*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*29144*/         OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29146*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29149*/         OPC_EmitMergeInputChains1_0,
/*29150*/         OPC_EmitInteger, MVT::i32, 14, 
/*29153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29156*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29167*/         OPC_EmitInteger, MVT::i32, 14, 
/*29170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29173*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29183*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29186*/       /*Scope*/ 44, /*->29231*/
/*29187*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29189*/         OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*29191*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29194*/         OPC_EmitMergeInputChains1_0,
/*29195*/         OPC_EmitInteger, MVT::i32, 14, 
/*29198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29201*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29212*/         OPC_EmitInteger, MVT::i32, 14, 
/*29215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29218*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29228*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*29231*/       0, /*End of Scope*/
              /*SwitchType*/ 8|128,3/*392*/,  MVT::v4i32,// ->29627
/*29235*/       OPC_Scope, 44, /*->29281*/ // 6 children in Scope
/*29237*/         OPC_CheckPredicate, 59, // Predicate_extload
/*29239*/         OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*29241*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29244*/         OPC_EmitMergeInputChains1_0,
/*29245*/         OPC_EmitInteger, MVT::i32, 14, 
/*29248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29251*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29262*/         OPC_EmitInteger, MVT::i32, 14, 
/*29265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29268*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29278*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29281*/       /*Scope*/ 44, /*->29326*/
/*29282*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*29284*/         OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*29286*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29289*/         OPC_EmitMergeInputChains1_0,
/*29290*/         OPC_EmitInteger, MVT::i32, 14, 
/*29293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29296*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29307*/         OPC_EmitInteger, MVT::i32, 14, 
/*29310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29313*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29323*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29326*/       /*Scope*/ 44, /*->29371*/
/*29327*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29329*/         OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*29331*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29334*/         OPC_EmitMergeInputChains1_0,
/*29335*/         OPC_EmitInteger, MVT::i32, 14, 
/*29338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29341*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29352*/         OPC_EmitInteger, MVT::i32, 14, 
/*29355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29358*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29368*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29371*/       /*Scope*/ 84, /*->29456*/
/*29372*/         OPC_CheckPredicate, 59, // Predicate_extload
/*29374*/         OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*29376*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29379*/         OPC_EmitMergeInputChains1_0,
/*29380*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29387*/         OPC_EmitInteger, MVT::i32, 0, 
/*29390*/         OPC_EmitInteger, MVT::i32, 14, 
/*29393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29396*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29409*/         OPC_EmitInteger, MVT::i32, 14, 
/*29412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29415*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29425*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29428*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29437*/         OPC_EmitInteger, MVT::i32, 14, 
/*29440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29443*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29453*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29456*/       /*Scope*/ 84, /*->29541*/
/*29457*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*29459*/         OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*29461*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29464*/         OPC_EmitMergeInputChains1_0,
/*29465*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29472*/         OPC_EmitInteger, MVT::i32, 0, 
/*29475*/         OPC_EmitInteger, MVT::i32, 14, 
/*29478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29481*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29494*/         OPC_EmitInteger, MVT::i32, 14, 
/*29497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29500*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29510*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29513*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29522*/         OPC_EmitInteger, MVT::i32, 14, 
/*29525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29528*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29538*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29541*/       /*Scope*/ 84, /*->29626*/
/*29542*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29544*/         OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*29546*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29549*/         OPC_EmitMergeInputChains1_0,
/*29550*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29557*/         OPC_EmitInteger, MVT::i32, 0, 
/*29560*/         OPC_EmitInteger, MVT::i32, 14, 
/*29563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29566*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29579*/         OPC_EmitInteger, MVT::i32, 14, 
/*29582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29585*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29595*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29598*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29607*/         OPC_EmitInteger, MVT::i32, 14, 
/*29610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29613*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29623*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29626*/       0, /*End of Scope*/
              /*SwitchType*/ 91|128,5/*731*/,  MVT::v2i64,// ->30361
/*29630*/       OPC_Scope, 44, /*->29676*/ // 9 children in Scope
/*29632*/         OPC_CheckPredicate, 59, // Predicate_extload
/*29634*/         OPC_CheckPredicate, 73, // Predicate_extloadvi32
/*29636*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29639*/         OPC_EmitMergeInputChains1_0,
/*29640*/         OPC_EmitInteger, MVT::i32, 14, 
/*29643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29646*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29657*/         OPC_EmitInteger, MVT::i32, 14, 
/*29660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29663*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29673*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29676*/       /*Scope*/ 44, /*->29721*/
/*29677*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*29679*/         OPC_CheckPredicate, 74, // Predicate_zextloadvi32
/*29681*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29684*/         OPC_EmitMergeInputChains1_0,
/*29685*/         OPC_EmitInteger, MVT::i32, 14, 
/*29688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29691*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29702*/         OPC_EmitInteger, MVT::i32, 14, 
/*29705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29708*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29718*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29721*/       /*Scope*/ 44, /*->29766*/
/*29722*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29724*/         OPC_CheckPredicate, 75, // Predicate_sextloadvi32
/*29726*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29729*/         OPC_EmitMergeInputChains1_0,
/*29730*/         OPC_EmitInteger, MVT::i32, 14, 
/*29733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29736*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29747*/         OPC_EmitInteger, MVT::i32, 14, 
/*29750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29753*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29763*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29766*/       /*Scope*/ 84, /*->29851*/
/*29767*/         OPC_CheckPredicate, 59, // Predicate_extload
/*29769*/         OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*29771*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29774*/         OPC_EmitMergeInputChains1_0,
/*29775*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29782*/         OPC_EmitInteger, MVT::i32, 0, 
/*29785*/         OPC_EmitInteger, MVT::i32, 14, 
/*29788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29791*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29804*/         OPC_EmitInteger, MVT::i32, 14, 
/*29807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29810*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29820*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29823*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29832*/         OPC_EmitInteger, MVT::i32, 14, 
/*29835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29838*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29848*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29851*/       /*Scope*/ 84, /*->29936*/
/*29852*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*29854*/         OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*29856*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29859*/         OPC_EmitMergeInputChains1_0,
/*29860*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29867*/         OPC_EmitInteger, MVT::i32, 0, 
/*29870*/         OPC_EmitInteger, MVT::i32, 14, 
/*29873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29876*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29889*/         OPC_EmitInteger, MVT::i32, 14, 
/*29892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29895*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29905*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29908*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29917*/         OPC_EmitInteger, MVT::i32, 14, 
/*29920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29923*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29933*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29936*/       /*Scope*/ 84, /*->30021*/
/*29937*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29939*/         OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*29941*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29944*/         OPC_EmitMergeInputChains1_0,
/*29945*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29952*/         OPC_EmitInteger, MVT::i32, 0, 
/*29955*/         OPC_EmitInteger, MVT::i32, 14, 
/*29958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29961*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29974*/         OPC_EmitInteger, MVT::i32, 14, 
/*29977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29980*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29990*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29993*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30002*/         OPC_EmitInteger, MVT::i32, 14, 
/*30005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30008*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30018*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30021*/       /*Scope*/ 112, /*->30134*/
/*30022*/         OPC_CheckPredicate, 59, // Predicate_extload
/*30024*/         OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30026*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30029*/         OPC_EmitMergeInputChains1_0,
/*30030*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30037*/         OPC_EmitInteger, MVT::i32, 0, 
/*30040*/         OPC_EmitInteger, MVT::i32, 14, 
/*30043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30046*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30059*/         OPC_EmitInteger, MVT::i32, 14, 
/*30062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30065*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30075*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30078*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30087*/         OPC_EmitInteger, MVT::i32, 14, 
/*30090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30093*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30103*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30106*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30115*/         OPC_EmitInteger, MVT::i32, 14, 
/*30118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30121*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30131*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30134*/       /*Scope*/ 112, /*->30247*/
/*30135*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*30137*/         OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30139*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30142*/         OPC_EmitMergeInputChains1_0,
/*30143*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30150*/         OPC_EmitInteger, MVT::i32, 0, 
/*30153*/         OPC_EmitInteger, MVT::i32, 14, 
/*30156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30159*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30172*/         OPC_EmitInteger, MVT::i32, 14, 
/*30175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30178*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30188*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30191*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30200*/         OPC_EmitInteger, MVT::i32, 14, 
/*30203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30206*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30216*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30219*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30228*/         OPC_EmitInteger, MVT::i32, 14, 
/*30231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30234*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30244*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30247*/       /*Scope*/ 112, /*->30360*/
/*30248*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30250*/         OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30252*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30255*/         OPC_EmitMergeInputChains1_0,
/*30256*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30263*/         OPC_EmitInteger, MVT::i32, 0, 
/*30266*/         OPC_EmitInteger, MVT::i32, 14, 
/*30269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30272*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30285*/         OPC_EmitInteger, MVT::i32, 14, 
/*30288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30291*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30301*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30304*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30313*/         OPC_EmitInteger, MVT::i32, 14, 
/*30316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30319*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30329*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30332*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30341*/         OPC_EmitInteger, MVT::i32, 14, 
/*30344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30347*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30357*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30360*/       0, /*End of Scope*/
              /*SwitchType*/ 72|128,1/*200*/,  MVT::v4i16,// ->30564
/*30364*/       OPC_Scope, 65, /*->30431*/ // 3 children in Scope
/*30366*/         OPC_CheckPredicate, 59, // Predicate_extload
/*30368*/         OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30370*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30373*/         OPC_EmitMergeInputChains1_0,
/*30374*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30381*/         OPC_EmitInteger, MVT::i32, 0, 
/*30384*/         OPC_EmitInteger, MVT::i32, 14, 
/*30387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30390*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30403*/         OPC_EmitInteger, MVT::i32, 14, 
/*30406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30409*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30419*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30422*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30431*/       /*Scope*/ 65, /*->30497*/
/*30432*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*30434*/         OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30436*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30439*/         OPC_EmitMergeInputChains1_0,
/*30440*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30447*/         OPC_EmitInteger, MVT::i32, 0, 
/*30450*/         OPC_EmitInteger, MVT::i32, 14, 
/*30453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30456*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30469*/         OPC_EmitInteger, MVT::i32, 14, 
/*30472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30475*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30485*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30488*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30497*/       /*Scope*/ 65, /*->30563*/
/*30498*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30500*/         OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30502*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30505*/         OPC_EmitMergeInputChains1_0,
/*30506*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30513*/         OPC_EmitInteger, MVT::i32, 0, 
/*30516*/         OPC_EmitInteger, MVT::i32, 14, 
/*30519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30522*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30535*/         OPC_EmitInteger, MVT::i32, 14, 
/*30538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30541*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30551*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30554*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30563*/       0, /*End of Scope*/
              /*SwitchType*/ 98|128,3/*482*/,  MVT::v2i32,// ->31049
/*30567*/       OPC_Scope, 65, /*->30634*/ // 6 children in Scope
/*30569*/         OPC_CheckPredicate, 59, // Predicate_extload
/*30571*/         OPC_CheckPredicate, 70, // Predicate_extloadvi16
/*30573*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30576*/         OPC_EmitMergeInputChains1_0,
/*30577*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30584*/         OPC_EmitInteger, MVT::i32, 0, 
/*30587*/         OPC_EmitInteger, MVT::i32, 14, 
/*30590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30593*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30606*/         OPC_EmitInteger, MVT::i32, 14, 
/*30609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30612*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30622*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30625*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30634*/       /*Scope*/ 65, /*->30700*/
/*30635*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*30637*/         OPC_CheckPredicate, 71, // Predicate_zextloadvi16
/*30639*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30642*/         OPC_EmitMergeInputChains1_0,
/*30643*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30650*/         OPC_EmitInteger, MVT::i32, 0, 
/*30653*/         OPC_EmitInteger, MVT::i32, 14, 
/*30656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30659*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30672*/         OPC_EmitInteger, MVT::i32, 14, 
/*30675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30678*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30688*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30691*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30700*/       /*Scope*/ 65, /*->30766*/
/*30701*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30703*/         OPC_CheckPredicate, 72, // Predicate_sextloadvi16
/*30705*/         OPC_CheckComplexPat, /*CP*/13, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30708*/         OPC_EmitMergeInputChains1_0,
/*30709*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30716*/         OPC_EmitInteger, MVT::i32, 0, 
/*30719*/         OPC_EmitInteger, MVT::i32, 14, 
/*30722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30725*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30738*/         OPC_EmitInteger, MVT::i32, 14, 
/*30741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30744*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30754*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30757*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30766*/       /*Scope*/ 93, /*->30860*/
/*30767*/         OPC_CheckPredicate, 59, // Predicate_extload
/*30769*/         OPC_CheckPredicate, 67, // Predicate_extloadvi8
/*30771*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30774*/         OPC_EmitMergeInputChains1_0,
/*30775*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30782*/         OPC_EmitInteger, MVT::i32, 0, 
/*30785*/         OPC_EmitInteger, MVT::i32, 14, 
/*30788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30791*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30804*/         OPC_EmitInteger, MVT::i32, 14, 
/*30807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30810*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30820*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30823*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30832*/         OPC_EmitInteger, MVT::i32, 14, 
/*30835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30838*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30848*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30851*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30860*/       /*Scope*/ 93, /*->30954*/
/*30861*/         OPC_CheckPredicate, 52, // Predicate_zextload
/*30863*/         OPC_CheckPredicate, 68, // Predicate_zextloadvi8
/*30865*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30868*/         OPC_EmitMergeInputChains1_0,
/*30869*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30876*/         OPC_EmitInteger, MVT::i32, 0, 
/*30879*/         OPC_EmitInteger, MVT::i32, 14, 
/*30882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30885*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30898*/         OPC_EmitInteger, MVT::i32, 14, 
/*30901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30904*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30914*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30917*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30926*/         OPC_EmitInteger, MVT::i32, 14, 
/*30929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30932*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30942*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30945*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30954*/       /*Scope*/ 93, /*->31048*/
/*30955*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30957*/         OPC_CheckPredicate, 69, // Predicate_sextloadvi8
/*30959*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30962*/         OPC_EmitMergeInputChains1_0,
/*30963*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30970*/         OPC_EmitInteger, MVT::i32, 0, 
/*30973*/         OPC_EmitInteger, MVT::i32, 14, 
/*30976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30979*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30992*/         OPC_EmitInteger, MVT::i32, 14, 
/*30995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30998*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31008*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31011*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31020*/         OPC_EmitInteger, MVT::i32, 14, 
/*31023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31026*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31036*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31039*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31048*/       0, /*End of Scope*/
              /*SwitchType*/ 124,  MVT::v2f64,// ->31175
/*31051*/       OPC_CheckPredicate, 27, // Predicate_load
/*31053*/       OPC_Scope, 23, /*->31078*/ // 5 children in Scope
/*31055*/         OPC_CheckPredicate, 76, // Predicate_dword_alignedload
/*31057*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31060*/         OPC_EmitMergeInputChains1_0,
/*31061*/         OPC_EmitInteger, MVT::i32, 14, 
/*31064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31078*/       /*Scope*/ 23, /*->31102*/
/*31079*/         OPC_CheckPredicate, 77, // Predicate_word_alignedload
/*31081*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31084*/         OPC_EmitMergeInputChains1_0,
/*31085*/         OPC_EmitInteger, MVT::i32, 14, 
/*31088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                  // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31102*/       /*Scope*/ 25, /*->31128*/
/*31103*/         OPC_CheckPredicate, 64, // Predicate_hword_alignedload
/*31105*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*31107*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31110*/         OPC_EmitMergeInputChains1_0,
/*31111*/         OPC_EmitInteger, MVT::i32, 14, 
/*31114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31128*/       /*Scope*/ 25, /*->31154*/
/*31129*/         OPC_CheckPredicate, 65, // Predicate_byte_alignedload
/*31131*/         OPC_CheckPatternPredicate, 21, // (TLI.isLittleEndian())
/*31133*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31136*/         OPC_EmitMergeInputChains1_0,
/*31137*/         OPC_EmitInteger, MVT::i32, 14, 
/*31140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                  // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31154*/       /*Scope*/ 19, /*->31174*/
/*31155*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*31157*/         OPC_EmitMergeInputChains1_0,
/*31158*/         OPC_EmitInteger, MVT::i32, 14, 
/*31161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31164*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31174*/       0, /*End of Scope*/
              0, // EndSwitchType
/*31176*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->31380
/*31181*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*31182*/   OPC_MoveChild, 1,
/*31184*/   OPC_Scope, 100, /*->31286*/ // 2 children in Scope
/*31186*/     OPC_CheckInteger, 11, 
/*31188*/     OPC_MoveParent,
/*31189*/     OPC_RecordChild2, // #1 = $cop
/*31190*/     OPC_MoveChild, 2,
/*31192*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31195*/     OPC_MoveParent,
/*31196*/     OPC_RecordChild3, // #2 = $opc1
/*31197*/     OPC_MoveChild, 3,
/*31199*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31202*/     OPC_MoveParent,
/*31203*/     OPC_RecordChild4, // #3 = $CRn
/*31204*/     OPC_MoveChild, 4,
/*31206*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31209*/     OPC_MoveParent,
/*31210*/     OPC_RecordChild5, // #4 = $CRm
/*31211*/     OPC_MoveChild, 5,
/*31213*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31216*/     OPC_MoveParent,
/*31217*/     OPC_RecordChild6, // #5 = $opc2
/*31218*/     OPC_MoveChild, 6,
/*31220*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31223*/     OPC_MoveParent,
/*31224*/     OPC_Scope, 33, /*->31259*/ // 2 children in Scope
/*31226*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31228*/       OPC_EmitMergeInputChains1_0,
/*31229*/       OPC_EmitConvertToTarget, 1,
/*31231*/       OPC_EmitConvertToTarget, 2,
/*31233*/       OPC_EmitConvertToTarget, 3,
/*31235*/       OPC_EmitConvertToTarget, 4,
/*31237*/       OPC_EmitConvertToTarget, 5,
/*31239*/       OPC_EmitInteger, MVT::i32, 14, 
/*31242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31259*/     /*Scope*/ 25, /*->31285*/
/*31260*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*31262*/       OPC_EmitMergeInputChains1_0,
/*31263*/       OPC_EmitConvertToTarget, 1,
/*31265*/       OPC_EmitConvertToTarget, 2,
/*31267*/       OPC_EmitConvertToTarget, 3,
/*31269*/       OPC_EmitConvertToTarget, 4,
/*31271*/       OPC_EmitConvertToTarget, 5,
/*31273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31285*/     0, /*End of Scope*/
/*31286*/   /*Scope*/ 92, /*->31379*/
/*31287*/     OPC_CheckInteger, 12, 
/*31289*/     OPC_MoveParent,
/*31290*/     OPC_RecordChild2, // #1 = $cop
/*31291*/     OPC_MoveChild, 2,
/*31293*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31296*/     OPC_MoveParent,
/*31297*/     OPC_RecordChild3, // #2 = $opc1
/*31298*/     OPC_MoveChild, 3,
/*31300*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31303*/     OPC_MoveParent,
/*31304*/     OPC_RecordChild4, // #3 = $CRn
/*31305*/     OPC_MoveChild, 4,
/*31307*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31310*/     OPC_MoveParent,
/*31311*/     OPC_RecordChild5, // #4 = $CRm
/*31312*/     OPC_MoveChild, 5,
/*31314*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31317*/     OPC_MoveParent,
/*31318*/     OPC_RecordChild6, // #5 = $opc2
/*31319*/     OPC_MoveChild, 6,
/*31321*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31324*/     OPC_MoveParent,
/*31325*/     OPC_Scope, 25, /*->31352*/ // 2 children in Scope
/*31327*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*31329*/       OPC_EmitMergeInputChains1_0,
/*31330*/       OPC_EmitConvertToTarget, 1,
/*31332*/       OPC_EmitConvertToTarget, 2,
/*31334*/       OPC_EmitConvertToTarget, 3,
/*31336*/       OPC_EmitConvertToTarget, 4,
/*31338*/       OPC_EmitConvertToTarget, 5,
/*31340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31352*/     /*Scope*/ 25, /*->31378*/
/*31353*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*31355*/       OPC_EmitMergeInputChains1_0,
/*31356*/       OPC_EmitConvertToTarget, 1,
/*31358*/       OPC_EmitConvertToTarget, 2,
/*31360*/       OPC_EmitConvertToTarget, 3,
/*31362*/       OPC_EmitConvertToTarget, 4,
/*31364*/       OPC_EmitConvertToTarget, 5,
/*31366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 12:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*31378*/     0, /*End of Scope*/
/*31379*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,7/*899*/,  TARGET_VAL(ISD::XOR),// ->32283
/*31384*/   OPC_Scope, 87|128,1/*215*/, /*->31602*/ // 5 children in Scope
/*31387*/     OPC_RecordChild0, // #0 = $shift
/*31388*/     OPC_Scope, 100, /*->31490*/ // 3 children in Scope
/*31390*/       OPC_MoveChild, 1,
/*31392*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31403*/       OPC_MoveParent,
/*31404*/       OPC_CheckType, MVT::i32,
/*31406*/       OPC_Scope, 27, /*->31435*/ // 3 children in Scope
/*31408*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31410*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*31413*/         OPC_EmitInteger, MVT::i32, 14, 
/*31416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*31435*/       /*Scope*/ 26, /*->31462*/
/*31436*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31438*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*31441*/         OPC_EmitInteger, MVT::i32, 14, 
/*31444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*31462*/       /*Scope*/ 26, /*->31489*/
/*31463*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31465*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*31468*/         OPC_EmitInteger, MVT::i32, 14, 
/*31471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*31489*/       0, /*End of Scope*/
/*31490*/     /*Scope*/ 61, /*->31552*/
/*31491*/       OPC_RecordChild1, // #1 = $shift
/*31492*/       OPC_CheckType, MVT::i32,
/*31494*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31496*/       OPC_Scope, 26, /*->31524*/ // 2 children in Scope
/*31498*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*31501*/         OPC_EmitInteger, MVT::i32, 14, 
/*31504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*31524*/       /*Scope*/ 26, /*->31551*/
/*31525*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*31528*/         OPC_EmitInteger, MVT::i32, 14, 
/*31531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31537*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*31551*/       0, /*End of Scope*/
/*31552*/     /*Scope*/ 48, /*->31601*/
/*31553*/       OPC_MoveChild, 0,
/*31555*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31558*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31560*/       OPC_MoveParent,
/*31561*/       OPC_MoveChild, 1,
/*31563*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31574*/       OPC_MoveParent,
/*31575*/       OPC_CheckType, MVT::i32,
/*31577*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31579*/       OPC_EmitConvertToTarget, 0,
/*31581*/       OPC_EmitInteger, MVT::i32, 14, 
/*31584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31587*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31590*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*31601*/     0, /*End of Scope*/
/*31602*/   /*Scope*/ 49, /*->31652*/
/*31603*/     OPC_MoveChild, 0,
/*31605*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31616*/     OPC_MoveParent,
/*31617*/     OPC_RecordChild1, // #0 = $imm
/*31618*/     OPC_MoveChild, 1,
/*31620*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31623*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31625*/     OPC_MoveParent,
/*31626*/     OPC_CheckType, MVT::i32,
/*31628*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31630*/     OPC_EmitConvertToTarget, 0,
/*31632*/     OPC_EmitInteger, MVT::i32, 14, 
/*31635*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31638*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31641*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*31652*/   /*Scope*/ 86|128,3/*470*/, /*->32124*/
/*31654*/     OPC_RecordChild0, // #0 = $Rn
/*31655*/     OPC_Scope, 117, /*->31774*/ // 4 children in Scope
/*31657*/       OPC_RecordChild1, // #1 = $shift
/*31658*/       OPC_CheckType, MVT::i32,
/*31660*/       OPC_Scope, 27, /*->31689*/ // 4 children in Scope
/*31662*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31664*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*31667*/         OPC_EmitInteger, MVT::i32, 14, 
/*31670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*31689*/       /*Scope*/ 27, /*->31717*/
/*31690*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31692*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*31695*/         OPC_EmitInteger, MVT::i32, 14, 
/*31698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*31717*/       /*Scope*/ 27, /*->31745*/
/*31718*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31720*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*31723*/         OPC_EmitInteger, MVT::i32, 14, 
/*31726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*31745*/       /*Scope*/ 27, /*->31773*/
/*31746*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31748*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*31751*/         OPC_EmitInteger, MVT::i32, 14, 
/*31754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*31773*/       0, /*End of Scope*/
/*31774*/     /*Scope*/ 87, /*->31862*/
/*31775*/       OPC_MoveChild, 1,
/*31777*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*31788*/       OPC_MoveParent,
/*31789*/       OPC_CheckType, MVT::i32,
/*31791*/       OPC_Scope, 22, /*->31815*/ // 3 children in Scope
/*31793*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31795*/         OPC_EmitInteger, MVT::i32, 14, 
/*31798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*31815*/       /*Scope*/ 22, /*->31838*/
/*31816*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31818*/         OPC_EmitInteger, MVT::i32, 14, 
/*31821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*31838*/       /*Scope*/ 22, /*->31861*/
/*31839*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31841*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*31844*/         OPC_EmitInteger, MVT::i32, 14, 
/*31847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*31861*/       0, /*End of Scope*/
/*31862*/     /*Scope*/ 22|128,1/*150*/, /*->32014*/
/*31864*/       OPC_RecordChild1, // #1 = $imm
/*31865*/       OPC_Scope, 69, /*->31936*/ // 2 children in Scope
/*31867*/         OPC_MoveChild, 1,
/*31869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31872*/         OPC_Scope, 30, /*->31904*/ // 2 children in Scope
/*31874*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*31876*/           OPC_MoveParent,
/*31877*/           OPC_CheckType, MVT::i32,
/*31879*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31881*/           OPC_EmitConvertToTarget, 1,
/*31883*/           OPC_EmitInteger, MVT::i32, 14, 
/*31886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31892*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31904*/         /*Scope*/ 30, /*->31935*/
/*31905*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*31907*/           OPC_MoveParent,
/*31908*/           OPC_CheckType, MVT::i32,
/*31910*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31912*/           OPC_EmitConvertToTarget, 1,
/*31914*/           OPC_EmitInteger, MVT::i32, 14, 
/*31917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31920*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31923*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*31935*/         0, /*End of Scope*/
/*31936*/       /*Scope*/ 76, /*->32013*/
/*31937*/         OPC_CheckType, MVT::i32,
/*31939*/         OPC_Scope, 23, /*->31964*/ // 3 children in Scope
/*31941*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31943*/           OPC_EmitInteger, MVT::i32, 14, 
/*31946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31949*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31952*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31964*/         /*Scope*/ 23, /*->31988*/
/*31965*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31967*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*31970*/           OPC_EmitInteger, MVT::i32, 14, 
/*31973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31976*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31988*/         /*Scope*/ 23, /*->32012*/
/*31989*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*31991*/           OPC_EmitInteger, MVT::i32, 14, 
/*31994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*32012*/         0, /*End of Scope*/
/*32013*/       0, /*End of Scope*/
/*32014*/     /*Scope*/ 108, /*->32123*/
/*32015*/       OPC_MoveChild, 1,
/*32017*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32020*/       OPC_MoveChild, 0,
/*32022*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*32025*/       OPC_MoveChild, 0,
/*32027*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*32030*/       OPC_MoveParent,
/*32031*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*32033*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->32078
/*32036*/         OPC_MoveParent,
/*32037*/         OPC_MoveParent,
/*32038*/         OPC_CheckType, MVT::v2i32,
/*32040*/         OPC_Scope, 18, /*->32060*/ // 2 children in Scope
/*32042*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32044*/           OPC_EmitInteger, MVT::i32, 14, 
/*32047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32050*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*32060*/         /*Scope*/ 16, /*->32077*/
/*32061*/           OPC_EmitInteger, MVT::i32, 14, 
/*32064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32067*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*32077*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->32122
/*32080*/         OPC_MoveParent,
/*32081*/         OPC_MoveParent,
/*32082*/         OPC_CheckType, MVT::v4i32,
/*32084*/         OPC_Scope, 18, /*->32104*/ // 2 children in Scope
/*32086*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32088*/           OPC_EmitInteger, MVT::i32, 14, 
/*32091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*32104*/         /*Scope*/ 16, /*->32121*/
/*32105*/           OPC_EmitInteger, MVT::i32, 14, 
/*32108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32111*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*32121*/         0, /*End of Scope*/
                0, // EndSwitchType
/*32123*/     0, /*End of Scope*/
/*32124*/   /*Scope*/ 110, /*->32235*/
/*32125*/     OPC_MoveChild, 0,
/*32127*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*32130*/     OPC_MoveChild, 0,
/*32132*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*32135*/     OPC_MoveChild, 0,
/*32137*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*32140*/     OPC_MoveParent,
/*32141*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*32143*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->32189
/*32146*/       OPC_MoveParent,
/*32147*/       OPC_MoveParent,
/*32148*/       OPC_RecordChild1, // #0 = $Vm
/*32149*/       OPC_CheckType, MVT::v2i32,
/*32151*/       OPC_Scope, 18, /*->32171*/ // 2 children in Scope
/*32153*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32155*/         OPC_EmitInteger, MVT::i32, 14, 
/*32158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*32171*/       /*Scope*/ 16, /*->32188*/
/*32172*/         OPC_EmitInteger, MVT::i32, 14, 
/*32175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*32188*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->32234
/*32191*/       OPC_MoveParent,
/*32192*/       OPC_MoveParent,
/*32193*/       OPC_RecordChild1, // #0 = $Vm
/*32194*/       OPC_CheckType, MVT::v4i32,
/*32196*/       OPC_Scope, 18, /*->32216*/ // 2 children in Scope
/*32198*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32200*/         OPC_EmitInteger, MVT::i32, 14, 
/*32203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*32216*/       /*Scope*/ 16, /*->32233*/
/*32217*/         OPC_EmitInteger, MVT::i32, 14, 
/*32220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*32233*/       0, /*End of Scope*/
              0, // EndSwitchType
/*32235*/   /*Scope*/ 46, /*->32282*/
/*32236*/     OPC_RecordChild0, // #0 = $Vn
/*32237*/     OPC_RecordChild1, // #1 = $Vm
/*32238*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2i32,// ->32260
/*32241*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32243*/       OPC_EmitInteger, MVT::i32, 14, 
/*32246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->32281
/*32262*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*32264*/       OPC_EmitInteger, MVT::i32, 14, 
/*32267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*32282*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,2/*297*/,  TARGET_VAL(ISD::ROTR),// ->32584
/*32287*/   OPC_Scope, 34, /*->32323*/ // 6 children in Scope
/*32289*/     OPC_MoveChild, 0,
/*32291*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*32294*/     OPC_RecordChild0, // #0 = $Rm
/*32295*/     OPC_MoveParent,
/*32296*/     OPC_MoveChild, 1,
/*32298*/     OPC_CheckInteger, 16, 
/*32300*/     OPC_CheckType, MVT::i32,
/*32302*/     OPC_MoveParent,
/*32303*/     OPC_CheckType, MVT::i32,
/*32305*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*32307*/     OPC_EmitInteger, MVT::i32, 14, 
/*32310*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32313*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*32323*/   /*Scope*/ 30, /*->32354*/
/*32324*/     OPC_RecordNode, // #0 = $src
/*32325*/     OPC_CheckType, MVT::i32,
/*32327*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32329*/     OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*32332*/     OPC_EmitInteger, MVT::i32, 14, 
/*32335*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*32354*/   /*Scope*/ 56, /*->32411*/
/*32355*/     OPC_MoveChild, 0,
/*32357*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*32360*/     OPC_RecordChild0, // #0 = $Rm
/*32361*/     OPC_MoveParent,
/*32362*/     OPC_MoveChild, 1,
/*32364*/     OPC_CheckInteger, 16, 
/*32366*/     OPC_CheckType, MVT::i32,
/*32368*/     OPC_MoveParent,
/*32369*/     OPC_CheckType, MVT::i32,
/*32371*/     OPC_Scope, 18, /*->32391*/ // 2 children in Scope
/*32373*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*32375*/       OPC_EmitInteger, MVT::i32, 14, 
/*32378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*32391*/     /*Scope*/ 18, /*->32410*/
/*32392*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32394*/       OPC_EmitInteger, MVT::i32, 14, 
/*32397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32400*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*32410*/     0, /*End of Scope*/
/*32411*/   /*Scope*/ 43, /*->32455*/
/*32412*/     OPC_RecordChild0, // #0 = $lhs
/*32413*/     OPC_MoveChild, 1,
/*32415*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*32418*/     OPC_RecordChild0, // #1 = $rhs
/*32419*/     OPC_MoveChild, 1,
/*32421*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32424*/     OPC_CheckPredicate, 78, // Predicate_lo5AllOne
/*32426*/     OPC_MoveParent,
/*32427*/     OPC_CheckType, MVT::i32,
/*32429*/     OPC_MoveParent,
/*32430*/     OPC_CheckType, MVT::i32,
/*32432*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32434*/     OPC_EmitInteger, MVT::i32, 14, 
/*32437*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32440*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32443*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*32455*/   /*Scope*/ 29, /*->32485*/
/*32456*/     OPC_RecordNode, // #0 = $src
/*32457*/     OPC_CheckType, MVT::i32,
/*32459*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32461*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*32464*/     OPC_EmitInteger, MVT::i32, 14, 
/*32467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32470*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*32485*/   /*Scope*/ 97, /*->32583*/
/*32486*/     OPC_RecordChild0, // #0 = $Rm
/*32487*/     OPC_RecordChild1, // #1 = $imm
/*32488*/     OPC_Scope, 37, /*->32527*/ // 2 children in Scope
/*32490*/       OPC_MoveChild, 1,
/*32492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32495*/       OPC_CheckPredicate, 79, // Predicate_imm0_31
/*32497*/       OPC_CheckType, MVT::i32,
/*32499*/       OPC_MoveParent,
/*32500*/       OPC_CheckType, MVT::i32,
/*32502*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32504*/       OPC_EmitConvertToTarget, 1,
/*32506*/       OPC_EmitInteger, MVT::i32, 14, 
/*32509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*32527*/     /*Scope*/ 54, /*->32582*/
/*32528*/       OPC_CheckChild1Type, MVT::i32,
/*32530*/       OPC_CheckType, MVT::i32,
/*32532*/       OPC_Scope, 23, /*->32557*/ // 2 children in Scope
/*32534*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32536*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*32539*/         OPC_EmitInteger, MVT::i32, 14, 
/*32542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32545*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*32557*/       /*Scope*/ 23, /*->32581*/
/*32558*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32560*/         OPC_EmitInteger, MVT::i32, 14, 
/*32563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*32581*/       0, /*End of Scope*/
/*32582*/     0, /*End of Scope*/
/*32583*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->33117
/*32588*/   OPC_RecordMemRef,
/*32589*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*32590*/   OPC_RecordChild1, // #1 = $src
/*32591*/   OPC_CheckChild1Type, MVT::i32,
/*32593*/   OPC_CheckType, MVT::i32,
/*32595*/   OPC_Scope, 26, /*->32623*/ // 14 children in Scope
/*32597*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32599*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32601*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*32604*/     OPC_EmitMergeInputChains1_0,
/*32605*/     OPC_EmitInteger, MVT::i32, 14, 
/*32608*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32611*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*32623*/   /*Scope*/ 26, /*->32650*/
/*32624*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32626*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32628*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*32631*/     OPC_EmitMergeInputChains1_0,
/*32632*/     OPC_EmitInteger, MVT::i32, 14, 
/*32635*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32638*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*32650*/   /*Scope*/ 26, /*->32677*/
/*32651*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32653*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32655*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*32658*/     OPC_EmitMergeInputChains1_0,
/*32659*/     OPC_EmitInteger, MVT::i32, 14, 
/*32662*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32665*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*32677*/   /*Scope*/ 26, /*->32704*/
/*32678*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32680*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32682*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32685*/     OPC_EmitMergeInputChains1_0,
/*32686*/     OPC_EmitInteger, MVT::i32, 14, 
/*32689*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32692*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32704*/   /*Scope*/ 26, /*->32731*/
/*32705*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32707*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32709*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32712*/     OPC_EmitMergeInputChains1_0,
/*32713*/     OPC_EmitInteger, MVT::i32, 14, 
/*32716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32731*/   /*Scope*/ 26, /*->32758*/
/*32732*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32734*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32736*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32739*/     OPC_EmitMergeInputChains1_0,
/*32740*/     OPC_EmitInteger, MVT::i32, 14, 
/*32743*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32746*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*32758*/   /*Scope*/ 25, /*->32784*/
/*32759*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32761*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32763*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*32766*/     OPC_EmitMergeInputChains1_0,
/*32767*/     OPC_EmitInteger, MVT::i32, 14, 
/*32770*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32773*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*32784*/   /*Scope*/ 25, /*->32810*/
/*32785*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32787*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32789*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*32792*/     OPC_EmitMergeInputChains1_0,
/*32793*/     OPC_EmitInteger, MVT::i32, 14, 
/*32796*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32799*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*32810*/   /*Scope*/ 50, /*->32861*/
/*32811*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32813*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32815*/     OPC_Scope, 21, /*->32838*/ // 2 children in Scope
/*32817*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*32820*/       OPC_EmitMergeInputChains1_0,
/*32821*/       OPC_EmitInteger, MVT::i32, 14, 
/*32824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*32838*/     /*Scope*/ 21, /*->32860*/
/*32839*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*32842*/       OPC_EmitMergeInputChains1_0,
/*32843*/       OPC_EmitInteger, MVT::i32, 14, 
/*32846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32849*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*32860*/     0, /*End of Scope*/
/*32861*/   /*Scope*/ 50, /*->32912*/
/*32862*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*32864*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32866*/     OPC_Scope, 21, /*->32889*/ // 2 children in Scope
/*32868*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*32871*/       OPC_EmitMergeInputChains1_0,
/*32872*/       OPC_EmitInteger, MVT::i32, 14, 
/*32875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*32889*/     /*Scope*/ 21, /*->32911*/
/*32890*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*32893*/       OPC_EmitMergeInputChains1_0,
/*32894*/       OPC_EmitInteger, MVT::i32, 14, 
/*32897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*32911*/     0, /*End of Scope*/
/*32912*/   /*Scope*/ 50, /*->32963*/
/*32913*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*32915*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32917*/     OPC_Scope, 21, /*->32940*/ // 2 children in Scope
/*32919*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*32922*/       OPC_EmitMergeInputChains1_0,
/*32923*/       OPC_EmitInteger, MVT::i32, 14, 
/*32926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*32940*/     /*Scope*/ 21, /*->32962*/
/*32941*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*32944*/       OPC_EmitMergeInputChains1_0,
/*32945*/       OPC_EmitInteger, MVT::i32, 14, 
/*32948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*32962*/     0, /*End of Scope*/
/*32963*/   /*Scope*/ 50, /*->33014*/
/*32964*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_8
/*32966*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32968*/     OPC_Scope, 21, /*->32991*/ // 2 children in Scope
/*32970*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*32973*/       OPC_EmitMergeInputChains1_0,
/*32974*/       OPC_EmitInteger, MVT::i32, 14, 
/*32977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*32991*/     /*Scope*/ 21, /*->33013*/
/*32992*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*32995*/       OPC_EmitMergeInputChains1_0,
/*32996*/       OPC_EmitInteger, MVT::i32, 14, 
/*32999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*33013*/     0, /*End of Scope*/
/*33014*/   /*Scope*/ 50, /*->33065*/
/*33015*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_16
/*33017*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33019*/     OPC_Scope, 21, /*->33042*/ // 2 children in Scope
/*33021*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33024*/       OPC_EmitMergeInputChains1_0,
/*33025*/       OPC_EmitInteger, MVT::i32, 14, 
/*33028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33042*/     /*Scope*/ 21, /*->33064*/
/*33043*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33046*/       OPC_EmitMergeInputChains1_0,
/*33047*/       OPC_EmitInteger, MVT::i32, 14, 
/*33050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33053*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*33064*/     0, /*End of Scope*/
/*33065*/   /*Scope*/ 50, /*->33116*/
/*33066*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_32
/*33068*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33070*/     OPC_Scope, 21, /*->33093*/ // 2 children in Scope
/*33072*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33075*/       OPC_EmitMergeInputChains1_0,
/*33076*/       OPC_EmitInteger, MVT::i32, 14, 
/*33079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*33093*/     /*Scope*/ 21, /*->33115*/
/*33094*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33097*/       OPC_EmitMergeInputChains1_0,
/*33098*/       OPC_EmitInteger, MVT::i32, 14, 
/*33101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33104*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*33115*/     0, /*End of Scope*/
/*33116*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->33651
/*33121*/   OPC_RecordMemRef,
/*33122*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*33123*/   OPC_RecordChild1, // #1 = $ptr
/*33124*/   OPC_CheckChild1Type, MVT::i32,
/*33126*/   OPC_RecordChild2, // #2 = $val
/*33127*/   OPC_CheckChild2Type, MVT::i32,
/*33129*/   OPC_Scope, 26, /*->33157*/ // 14 children in Scope
/*33131*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33133*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33135*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*33138*/     OPC_EmitMergeInputChains1_0,
/*33139*/     OPC_EmitInteger, MVT::i32, 14, 
/*33142*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*33157*/   /*Scope*/ 26, /*->33184*/
/*33158*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33160*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33162*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*33165*/     OPC_EmitMergeInputChains1_0,
/*33166*/     OPC_EmitInteger, MVT::i32, 14, 
/*33169*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*33184*/   /*Scope*/ 26, /*->33211*/
/*33185*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33187*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33189*/     OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*33192*/     OPC_EmitMergeInputChains1_0,
/*33193*/     OPC_EmitInteger, MVT::i32, 14, 
/*33196*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33199*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*33211*/   /*Scope*/ 26, /*->33238*/
/*33212*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33214*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33216*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33219*/     OPC_EmitMergeInputChains1_0,
/*33220*/     OPC_EmitInteger, MVT::i32, 14, 
/*33223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33238*/   /*Scope*/ 26, /*->33265*/
/*33239*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33241*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33243*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33246*/     OPC_EmitMergeInputChains1_0,
/*33247*/     OPC_EmitInteger, MVT::i32, 14, 
/*33250*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33253*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33265*/   /*Scope*/ 26, /*->33292*/
/*33266*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33268*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33270*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*33273*/     OPC_EmitMergeInputChains1_0,
/*33274*/     OPC_EmitInteger, MVT::i32, 14, 
/*33277*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33280*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*33292*/   /*Scope*/ 25, /*->33318*/
/*33293*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33295*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33297*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*33300*/     OPC_EmitMergeInputChains1_0,
/*33301*/     OPC_EmitInteger, MVT::i32, 14, 
/*33304*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33307*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*33318*/   /*Scope*/ 25, /*->33344*/
/*33319*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33321*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33323*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*33326*/     OPC_EmitMergeInputChains1_0,
/*33327*/     OPC_EmitInteger, MVT::i32, 14, 
/*33330*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*33344*/   /*Scope*/ 50, /*->33395*/
/*33345*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33347*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33349*/     OPC_Scope, 21, /*->33372*/ // 2 children in Scope
/*33351*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*33354*/       OPC_EmitMergeInputChains1_0,
/*33355*/       OPC_EmitInteger, MVT::i32, 14, 
/*33358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*33372*/     /*Scope*/ 21, /*->33394*/
/*33373*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*33376*/       OPC_EmitMergeInputChains1_0,
/*33377*/       OPC_EmitInteger, MVT::i32, 14, 
/*33380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*33394*/     0, /*End of Scope*/
/*33395*/   /*Scope*/ 50, /*->33446*/
/*33396*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33398*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33400*/     OPC_Scope, 21, /*->33423*/ // 2 children in Scope
/*33402*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*33405*/       OPC_EmitMergeInputChains1_0,
/*33406*/       OPC_EmitInteger, MVT::i32, 14, 
/*33409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*33423*/     /*Scope*/ 21, /*->33445*/
/*33424*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*33427*/       OPC_EmitMergeInputChains1_0,
/*33428*/       OPC_EmitInteger, MVT::i32, 14, 
/*33431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*33445*/     0, /*End of Scope*/
/*33446*/   /*Scope*/ 50, /*->33497*/
/*33447*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33449*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33451*/     OPC_Scope, 21, /*->33474*/ // 2 children in Scope
/*33453*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*33456*/       OPC_EmitMergeInputChains1_0,
/*33457*/       OPC_EmitInteger, MVT::i32, 14, 
/*33460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*33474*/     /*Scope*/ 21, /*->33496*/
/*33475*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*33478*/       OPC_EmitMergeInputChains1_0,
/*33479*/       OPC_EmitInteger, MVT::i32, 14, 
/*33482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*33496*/     0, /*End of Scope*/
/*33497*/   /*Scope*/ 50, /*->33548*/
/*33498*/     OPC_CheckPredicate, 83, // Predicate_atomic_store_8
/*33500*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33502*/     OPC_Scope, 21, /*->33525*/ // 2 children in Scope
/*33504*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33507*/       OPC_EmitMergeInputChains1_0,
/*33508*/       OPC_EmitInteger, MVT::i32, 14, 
/*33511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33525*/     /*Scope*/ 21, /*->33547*/
/*33526*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33529*/       OPC_EmitMergeInputChains1_0,
/*33530*/       OPC_EmitInteger, MVT::i32, 14, 
/*33533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33547*/     0, /*End of Scope*/
/*33548*/   /*Scope*/ 50, /*->33599*/
/*33549*/     OPC_CheckPredicate, 84, // Predicate_atomic_store_16
/*33551*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33553*/     OPC_Scope, 21, /*->33576*/ // 2 children in Scope
/*33555*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33558*/       OPC_EmitMergeInputChains1_0,
/*33559*/       OPC_EmitInteger, MVT::i32, 14, 
/*33562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33565*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33576*/     /*Scope*/ 21, /*->33598*/
/*33577*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33580*/       OPC_EmitMergeInputChains1_0,
/*33581*/       OPC_EmitInteger, MVT::i32, 14, 
/*33584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33598*/     0, /*End of Scope*/
/*33599*/   /*Scope*/ 50, /*->33650*/
/*33600*/     OPC_CheckPredicate, 85, // Predicate_atomic_store_32
/*33602*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33604*/     OPC_Scope, 21, /*->33627*/ // 2 children in Scope
/*33606*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*33609*/       OPC_EmitMergeInputChains1_0,
/*33610*/       OPC_EmitInteger, MVT::i32, 14, 
/*33613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*33627*/     /*Scope*/ 21, /*->33649*/
/*33628*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*33631*/       OPC_EmitMergeInputChains1_0,
/*33632*/       OPC_EmitInteger, MVT::i32, 14, 
/*33635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*33649*/     0, /*End of Scope*/
/*33650*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->33773
/*33654*/   OPC_Scope, 67, /*->33723*/ // 2 children in Scope
/*33656*/     OPC_MoveChild, 0,
/*33658*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*33661*/     OPC_RecordMemRef,
/*33662*/     OPC_RecordNode, // #0 = 'ld' chained node
/*33663*/     OPC_CheckFoldableChainNode,
/*33664*/     OPC_MoveChild, 1,
/*33666*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*33669*/     OPC_RecordChild0, // #1 = $addr
/*33670*/     OPC_MoveChild, 0,
/*33672*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*33675*/     OPC_MoveParent,
/*33676*/     OPC_MoveParent,
/*33677*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*33679*/     OPC_CheckPredicate, 27, // Predicate_load
/*33681*/     OPC_MoveParent,
/*33682*/     OPC_RecordChild1, // #2 = $cp
/*33683*/     OPC_MoveChild, 1,
/*33685*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33688*/     OPC_MoveParent,
/*33689*/     OPC_CheckType, MVT::i32,
/*33691*/     OPC_Scope, 14, /*->33707*/ // 2 children in Scope
/*33693*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33695*/       OPC_EmitMergeInputChains1_0,
/*33696*/       OPC_EmitConvertToTarget, 2,
/*33698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*33707*/     /*Scope*/ 14, /*->33722*/
/*33708*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33710*/       OPC_EmitMergeInputChains1_0,
/*33711*/       OPC_EmitConvertToTarget, 2,
/*33713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*33722*/     0, /*End of Scope*/
/*33723*/   /*Scope*/ 48, /*->33772*/
/*33724*/     OPC_RecordChild0, // #0 = $a
/*33725*/     OPC_RecordChild1, // #1 = $cp
/*33726*/     OPC_MoveChild, 1,
/*33728*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33731*/     OPC_MoveParent,
/*33732*/     OPC_CheckType, MVT::i32,
/*33734*/     OPC_Scope, 21, /*->33757*/ // 2 children in Scope
/*33736*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33738*/       OPC_EmitConvertToTarget, 1,
/*33740*/       OPC_EmitInteger, MVT::i32, 14, 
/*33743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*33757*/     /*Scope*/ 13, /*->33771*/
/*33758*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*33760*/       OPC_EmitConvertToTarget, 1,
/*33762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*33771*/     0, /*End of Scope*/
/*33772*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->33846
/*33776*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*33777*/   OPC_RecordChild1, // #1 = $cc
/*33778*/   OPC_MoveChild, 1,
/*33780*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33783*/   OPC_MoveParent,
/*33784*/   OPC_RecordChild2, // #2 = $lhs1
/*33785*/   OPC_RecordChild3, // #3 = $lhs2
/*33786*/   OPC_Scope, 31, /*->33819*/ // 2 children in Scope
/*33788*/     OPC_MoveChild, 4,
/*33790*/     OPC_CheckInteger, 0, 
/*33792*/     OPC_MoveParent,
/*33793*/     OPC_MoveChild, 5,
/*33795*/     OPC_CheckInteger, 0, 
/*33797*/     OPC_MoveParent,
/*33798*/     OPC_RecordChild6, // #4 = $dst
/*33799*/     OPC_MoveChild, 6,
/*33801*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*33804*/     OPC_MoveParent,
/*33805*/     OPC_EmitMergeInputChains1_0,
/*33806*/     OPC_EmitConvertToTarget, 1,
/*33808*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*33819*/   /*Scope*/ 25, /*->33845*/
/*33820*/     OPC_RecordChild4, // #4 = $rhs1
/*33821*/     OPC_RecordChild5, // #5 = $rhs2
/*33822*/     OPC_RecordChild6, // #6 = $dst
/*33823*/     OPC_MoveChild, 6,
/*33825*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*33828*/     OPC_MoveParent,
/*33829*/     OPC_EmitMergeInputChains1_0,
/*33830*/     OPC_EmitConvertToTarget, 1,
/*33832*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*33845*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,19/*2442*/,  TARGET_VAL(ISD::SUB),// ->36292
/*33850*/   OPC_Scope, 46|128,1/*174*/, /*->34027*/ // 7 children in Scope
/*33853*/     OPC_RecordChild0, // #0 = $Rn
/*33854*/     OPC_RecordChild1, // #1 = $shift
/*33855*/     OPC_CheckType, MVT::i32,
/*33857*/     OPC_Scope, 110, /*->33969*/ // 2 children in Scope
/*33859*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33861*/       OPC_Scope, 26, /*->33889*/ // 4 children in Scope
/*33863*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33866*/         OPC_EmitInteger, MVT::i32, 14, 
/*33869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33889*/       /*Scope*/ 26, /*->33916*/
/*33890*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33893*/         OPC_EmitInteger, MVT::i32, 14, 
/*33896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33916*/       /*Scope*/ 25, /*->33942*/
/*33917*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33920*/         OPC_EmitInteger, MVT::i32, 14, 
/*33923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33942*/       /*Scope*/ 25, /*->33968*/
/*33943*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33946*/         OPC_EmitInteger, MVT::i32, 14, 
/*33949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33955*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33968*/       0, /*End of Scope*/
/*33969*/     /*Scope*/ 56, /*->34026*/
/*33970*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33972*/       OPC_Scope, 25, /*->33999*/ // 2 children in Scope
/*33974*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33977*/         OPC_EmitInteger, MVT::i32, 14, 
/*33980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33999*/       /*Scope*/ 25, /*->34025*/
/*34000*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34003*/         OPC_EmitInteger, MVT::i32, 14, 
/*34006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34025*/       0, /*End of Scope*/
/*34026*/     0, /*End of Scope*/
/*34027*/   /*Scope*/ 30, /*->34058*/
/*34028*/     OPC_MoveChild, 0,
/*34030*/     OPC_CheckInteger, 0, 
/*34032*/     OPC_MoveParent,
/*34033*/     OPC_RecordChild1, // #0 = $Rn
/*34034*/     OPC_CheckType, MVT::i32,
/*34036*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34038*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34041*/     OPC_EmitInteger, MVT::i32, 14, 
/*34044*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34047*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
              // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*34058*/   /*Scope*/ 88|128,2/*344*/, /*->34404*/
/*34060*/     OPC_RecordChild0, // #0 = $Rn
/*34061*/     OPC_Scope, 36, /*->34099*/ // 6 children in Scope
/*34063*/       OPC_RecordChild1, // #1 = $imm
/*34064*/       OPC_MoveChild, 1,
/*34066*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34069*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*34071*/       OPC_MoveParent,
/*34072*/       OPC_CheckType, MVT::i32,
/*34074*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34076*/       OPC_EmitConvertToTarget, 1,
/*34078*/       OPC_EmitInteger, MVT::i32, 14, 
/*34081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34099*/     /*Scope*/ 36, /*->34136*/
/*34100*/       OPC_MoveChild, 0,
/*34102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34105*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*34107*/       OPC_MoveParent,
/*34108*/       OPC_RecordChild1, // #1 = $Rn
/*34109*/       OPC_CheckType, MVT::i32,
/*34111*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34113*/       OPC_EmitConvertToTarget, 0,
/*34115*/       OPC_EmitInteger, MVT::i32, 14, 
/*34118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34124*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34136*/     /*Scope*/ 66, /*->34203*/
/*34137*/       OPC_RecordChild1, // #1 = $imm
/*34138*/       OPC_MoveChild, 1,
/*34140*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34143*/       OPC_Scope, 30, /*->34175*/ // 2 children in Scope
/*34145*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*34147*/         OPC_MoveParent,
/*34148*/         OPC_CheckType, MVT::i32,
/*34150*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34152*/         OPC_EmitConvertToTarget, 1,
/*34154*/         OPC_EmitInteger, MVT::i32, 14, 
/*34157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*34175*/       /*Scope*/ 26, /*->34202*/
/*34176*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*34178*/         OPC_MoveParent,
/*34179*/         OPC_CheckType, MVT::i32,
/*34181*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34183*/         OPC_EmitConvertToTarget, 1,
/*34185*/         OPC_EmitInteger, MVT::i32, 14, 
/*34188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34202*/       0, /*End of Scope*/
/*34203*/     /*Scope*/ 36, /*->34240*/
/*34204*/       OPC_MoveChild, 0,
/*34206*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34209*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*34211*/       OPC_MoveParent,
/*34212*/       OPC_RecordChild1, // #1 = $Rn
/*34213*/       OPC_CheckType, MVT::i32,
/*34215*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34217*/       OPC_EmitConvertToTarget, 0,
/*34219*/       OPC_EmitInteger, MVT::i32, 14, 
/*34222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34240*/     /*Scope*/ 84, /*->34325*/
/*34241*/       OPC_MoveChild, 1,
/*34243*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->34296
/*34247*/         OPC_RecordChild0, // #1 = $Rn
/*34248*/         OPC_RecordChild1, // #2 = $Rm
/*34249*/         OPC_MoveParent,
/*34250*/         OPC_CheckType, MVT::i32,
/*34252*/         OPC_Scope, 20, /*->34274*/ // 2 children in Scope
/*34254*/           OPC_CheckPatternPredicate, 27, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*34256*/           OPC_EmitInteger, MVT::i32, 14, 
/*34259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34262*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*34274*/         /*Scope*/ 20, /*->34295*/
/*34275*/           OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*34277*/           OPC_EmitInteger, MVT::i32, 14, 
/*34280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*34295*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->34324
/*34299*/         OPC_RecordChild0, // #1 = $Rn
/*34300*/         OPC_RecordChild1, // #2 = $Rm
/*34301*/         OPC_MoveParent,
/*34302*/         OPC_CheckType, MVT::i32,
/*34304*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*34306*/         OPC_EmitInteger, MVT::i32, 14, 
/*34309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*34325*/     /*Scope*/ 77, /*->34403*/
/*34326*/       OPC_RecordChild1, // #1 = $Rm
/*34327*/       OPC_CheckType, MVT::i32,
/*34329*/       OPC_Scope, 23, /*->34354*/ // 3 children in Scope
/*34331*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34333*/         OPC_EmitInteger, MVT::i32, 14, 
/*34336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34354*/       /*Scope*/ 23, /*->34378*/
/*34355*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34357*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34360*/         OPC_EmitInteger, MVT::i32, 14, 
/*34363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34378*/       /*Scope*/ 23, /*->34402*/
/*34379*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34381*/         OPC_EmitInteger, MVT::i32, 14, 
/*34384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*34402*/       0, /*End of Scope*/
/*34403*/     0, /*End of Scope*/
/*34404*/   /*Scope*/ 66|128,1/*194*/, /*->34600*/
/*34406*/     OPC_MoveChild, 0,
/*34408*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34411*/     OPC_MoveChild, 0,
/*34413*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34416*/     OPC_MoveChild, 0,
/*34418*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34421*/     OPC_MoveParent,
/*34422*/     OPC_CheckPredicate, 86, // Predicate_NEONimmAllZerosV
/*34424*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->34512
/*34427*/       OPC_MoveParent,
/*34428*/       OPC_MoveParent,
/*34429*/       OPC_RecordChild1, // #0 = $Vm
/*34430*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->34471
/*34433*/         OPC_Scope, 18, /*->34453*/ // 2 children in Scope
/*34435*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34437*/           OPC_EmitInteger, MVT::i32, 14, 
/*34440*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34443*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*34453*/         /*Scope*/ 16, /*->34470*/
/*34454*/           OPC_EmitInteger, MVT::i32, 14, 
/*34457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*34470*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->34511
/*34473*/         OPC_Scope, 18, /*->34493*/ // 2 children in Scope
/*34475*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34477*/           OPC_EmitInteger, MVT::i32, 14, 
/*34480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*34493*/         /*Scope*/ 16, /*->34510*/
/*34494*/           OPC_EmitInteger, MVT::i32, 14, 
/*34497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34500*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*34510*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->34599
/*34514*/       OPC_MoveParent,
/*34515*/       OPC_MoveParent,
/*34516*/       OPC_RecordChild1, // #0 = $Vm
/*34517*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->34558
/*34520*/         OPC_Scope, 18, /*->34540*/ // 2 children in Scope
/*34522*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34524*/           OPC_EmitInteger, MVT::i32, 14, 
/*34527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*34540*/         /*Scope*/ 16, /*->34557*/
/*34541*/           OPC_EmitInteger, MVT::i32, 14, 
/*34544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*34557*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->34598
/*34560*/         OPC_Scope, 18, /*->34580*/ // 2 children in Scope
/*34562*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34564*/           OPC_EmitInteger, MVT::i32, 14, 
/*34567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*34580*/         /*Scope*/ 16, /*->34597*/
/*34581*/           OPC_EmitInteger, MVT::i32, 14, 
/*34584*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34587*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*34597*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*34600*/   /*Scope*/ 71|128,5/*711*/, /*->35313*/
/*34602*/     OPC_RecordChild0, // #0 = $src1
/*34603*/     OPC_MoveChild, 1,
/*34605*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->35120
/*34610*/       OPC_Scope, 9|128,1/*137*/, /*->34750*/ // 4 children in Scope
/*34613*/         OPC_RecordChild0, // #1 = $Vn
/*34614*/         OPC_MoveChild, 1,
/*34616*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34619*/         OPC_RecordChild0, // #2 = $Vm
/*34620*/         OPC_Scope, 63, /*->34685*/ // 2 children in Scope
/*34622*/           OPC_CheckChild0Type, MVT::v4i16,
/*34624*/           OPC_RecordChild1, // #3 = $lane
/*34625*/           OPC_MoveChild, 1,
/*34627*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34630*/           OPC_MoveParent,
/*34631*/           OPC_MoveParent,
/*34632*/           OPC_MoveParent,
/*34633*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->34659
/*34636*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34638*/             OPC_EmitConvertToTarget, 3,
/*34640*/             OPC_EmitInteger, MVT::i32, 14, 
/*34643*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34646*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->34684
/*34661*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34663*/             OPC_EmitConvertToTarget, 3,
/*34665*/             OPC_EmitInteger, MVT::i32, 14, 
/*34668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34671*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34685*/         /*Scope*/ 63, /*->34749*/
/*34686*/           OPC_CheckChild0Type, MVT::v2i32,
/*34688*/           OPC_RecordChild1, // #3 = $lane
/*34689*/           OPC_MoveChild, 1,
/*34691*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34694*/           OPC_MoveParent,
/*34695*/           OPC_MoveParent,
/*34696*/           OPC_MoveParent,
/*34697*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->34723
/*34700*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34702*/             OPC_EmitConvertToTarget, 3,
/*34704*/             OPC_EmitInteger, MVT::i32, 14, 
/*34707*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34710*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->34748
/*34725*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34727*/             OPC_EmitConvertToTarget, 3,
/*34729*/             OPC_EmitInteger, MVT::i32, 14, 
/*34732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34735*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34749*/         0, /*End of Scope*/
/*34750*/       /*Scope*/ 10|128,1/*138*/, /*->34890*/
/*34752*/         OPC_MoveChild, 0,
/*34754*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34757*/         OPC_RecordChild0, // #1 = $Vm
/*34758*/         OPC_Scope, 64, /*->34824*/ // 2 children in Scope
/*34760*/           OPC_CheckChild0Type, MVT::v4i16,
/*34762*/           OPC_RecordChild1, // #2 = $lane
/*34763*/           OPC_MoveChild, 1,
/*34765*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34768*/           OPC_MoveParent,
/*34769*/           OPC_MoveParent,
/*34770*/           OPC_RecordChild1, // #3 = $Vn
/*34771*/           OPC_MoveParent,
/*34772*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->34798
/*34775*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34777*/             OPC_EmitConvertToTarget, 2,
/*34779*/             OPC_EmitInteger, MVT::i32, 14, 
/*34782*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34785*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->34823
/*34800*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34802*/             OPC_EmitConvertToTarget, 2,
/*34804*/             OPC_EmitInteger, MVT::i32, 14, 
/*34807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34810*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34824*/         /*Scope*/ 64, /*->34889*/
/*34825*/           OPC_CheckChild0Type, MVT::v2i32,
/*34827*/           OPC_RecordChild1, // #2 = $lane
/*34828*/           OPC_MoveChild, 1,
/*34830*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34833*/           OPC_MoveParent,
/*34834*/           OPC_MoveParent,
/*34835*/           OPC_RecordChild1, // #3 = $Vn
/*34836*/           OPC_MoveParent,
/*34837*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->34863
/*34840*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34842*/             OPC_EmitConvertToTarget, 2,
/*34844*/             OPC_EmitInteger, MVT::i32, 14, 
/*34847*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34850*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->34888
/*34865*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*34867*/             OPC_EmitConvertToTarget, 2,
/*34869*/             OPC_EmitInteger, MVT::i32, 14, 
/*34872*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34875*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*34889*/         0, /*End of Scope*/
/*34890*/       /*Scope*/ 113, /*->35004*/
/*34891*/         OPC_RecordChild0, // #1 = $src2
/*34892*/         OPC_MoveChild, 1,
/*34894*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*34897*/         OPC_RecordChild0, // #2 = $src3
/*34898*/         OPC_Scope, 51, /*->34951*/ // 2 children in Scope
/*34900*/           OPC_CheckChild0Type, MVT::v8i16,
/*34902*/           OPC_RecordChild1, // #3 = $lane
/*34903*/           OPC_MoveChild, 1,
/*34905*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34908*/           OPC_MoveParent,
/*34909*/           OPC_MoveParent,
/*34910*/           OPC_MoveParent,
/*34911*/           OPC_CheckType, MVT::v8i16,
/*34913*/           OPC_EmitConvertToTarget, 3,
/*34915*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*34918*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*34927*/           OPC_EmitConvertToTarget, 3,
/*34929*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*34932*/           OPC_EmitInteger, MVT::i32, 14, 
/*34935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34938*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*34951*/         /*Scope*/ 51, /*->35003*/
/*34952*/           OPC_CheckChild0Type, MVT::v4i32,
/*34954*/           OPC_RecordChild1, // #3 = $lane
/*34955*/           OPC_MoveChild, 1,
/*34957*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34960*/           OPC_MoveParent,
/*34961*/           OPC_MoveParent,
/*34962*/           OPC_MoveParent,
/*34963*/           OPC_CheckType, MVT::v4i32,
/*34965*/           OPC_EmitConvertToTarget, 3,
/*34967*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*34970*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*34979*/           OPC_EmitConvertToTarget, 3,
/*34981*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*34984*/           OPC_EmitInteger, MVT::i32, 14, 
/*34987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34990*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*35003*/         0, /*End of Scope*/
/*35004*/       /*Scope*/ 114, /*->35119*/
/*35005*/         OPC_MoveChild, 0,
/*35007*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35010*/         OPC_RecordChild0, // #1 = $src3
/*35011*/         OPC_Scope, 52, /*->35065*/ // 2 children in Scope
/*35013*/           OPC_CheckChild0Type, MVT::v8i16,
/*35015*/           OPC_RecordChild1, // #2 = $lane
/*35016*/           OPC_MoveChild, 1,
/*35018*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35021*/           OPC_MoveParent,
/*35022*/           OPC_MoveParent,
/*35023*/           OPC_RecordChild1, // #3 = $src2
/*35024*/           OPC_MoveParent,
/*35025*/           OPC_CheckType, MVT::v8i16,
/*35027*/           OPC_EmitConvertToTarget, 2,
/*35029*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*35032*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*35041*/           OPC_EmitConvertToTarget, 2,
/*35043*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*35046*/           OPC_EmitInteger, MVT::i32, 14, 
/*35049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*35065*/         /*Scope*/ 52, /*->35118*/
/*35066*/           OPC_CheckChild0Type, MVT::v4i32,
/*35068*/           OPC_RecordChild1, // #2 = $lane
/*35069*/           OPC_MoveChild, 1,
/*35071*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35074*/           OPC_MoveParent,
/*35075*/           OPC_MoveParent,
/*35076*/           OPC_RecordChild1, // #3 = $src2
/*35077*/           OPC_MoveParent,
/*35078*/           OPC_CheckType, MVT::v4i32,
/*35080*/           OPC_EmitConvertToTarget, 2,
/*35082*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*35085*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*35094*/           OPC_EmitConvertToTarget, 2,
/*35096*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*35099*/           OPC_EmitInteger, MVT::i32, 14, 
/*35102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35105*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*35118*/         0, /*End of Scope*/
/*35119*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->35216
/*35123*/       OPC_RecordChild0, // #1 = $Vn
/*35124*/       OPC_Scope, 44, /*->35170*/ // 2 children in Scope
/*35126*/         OPC_CheckChild0Type, MVT::v4i16,
/*35128*/         OPC_MoveChild, 1,
/*35130*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35133*/         OPC_RecordChild0, // #2 = $Vm
/*35134*/         OPC_CheckChild0Type, MVT::v4i16,
/*35136*/         OPC_RecordChild1, // #3 = $lane
/*35137*/         OPC_MoveChild, 1,
/*35139*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35142*/         OPC_MoveParent,
/*35143*/         OPC_MoveParent,
/*35144*/         OPC_MoveParent,
/*35145*/         OPC_CheckType, MVT::v4i32,
/*35147*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35149*/         OPC_EmitConvertToTarget, 3,
/*35151*/         OPC_EmitInteger, MVT::i32, 14, 
/*35154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35157*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35170*/       /*Scope*/ 44, /*->35215*/
/*35171*/         OPC_CheckChild0Type, MVT::v2i32,
/*35173*/         OPC_MoveChild, 1,
/*35175*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35178*/         OPC_RecordChild0, // #2 = $Vm
/*35179*/         OPC_CheckChild0Type, MVT::v2i32,
/*35181*/         OPC_RecordChild1, // #3 = $lane
/*35182*/         OPC_MoveChild, 1,
/*35184*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35187*/         OPC_MoveParent,
/*35188*/         OPC_MoveParent,
/*35189*/         OPC_MoveParent,
/*35190*/         OPC_CheckType, MVT::v2i64,
/*35192*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35194*/         OPC_EmitConvertToTarget, 3,
/*35196*/         OPC_EmitInteger, MVT::i32, 14, 
/*35199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35202*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35215*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->35312
/*35219*/       OPC_RecordChild0, // #1 = $Vn
/*35220*/       OPC_Scope, 44, /*->35266*/ // 2 children in Scope
/*35222*/         OPC_CheckChild0Type, MVT::v4i16,
/*35224*/         OPC_MoveChild, 1,
/*35226*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35229*/         OPC_RecordChild0, // #2 = $Vm
/*35230*/         OPC_CheckChild0Type, MVT::v4i16,
/*35232*/         OPC_RecordChild1, // #3 = $lane
/*35233*/         OPC_MoveChild, 1,
/*35235*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35238*/         OPC_MoveParent,
/*35239*/         OPC_MoveParent,
/*35240*/         OPC_MoveParent,
/*35241*/         OPC_CheckType, MVT::v4i32,
/*35243*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35245*/         OPC_EmitConvertToTarget, 3,
/*35247*/         OPC_EmitInteger, MVT::i32, 14, 
/*35250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35253*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*35266*/       /*Scope*/ 44, /*->35311*/
/*35267*/         OPC_CheckChild0Type, MVT::v2i32,
/*35269*/         OPC_MoveChild, 1,
/*35271*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*35274*/         OPC_RecordChild0, // #2 = $Vm
/*35275*/         OPC_CheckChild0Type, MVT::v2i32,
/*35277*/         OPC_RecordChild1, // #3 = $lane
/*35278*/         OPC_MoveChild, 1,
/*35280*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35283*/         OPC_MoveParent,
/*35284*/         OPC_MoveParent,
/*35285*/         OPC_MoveParent,
/*35286*/         OPC_CheckType, MVT::v2i64,
/*35288*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35290*/         OPC_EmitConvertToTarget, 3,
/*35292*/         OPC_EmitInteger, MVT::i32, 14, 
/*35295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*35311*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*35313*/   /*Scope*/ 59|128,2/*315*/, /*->35630*/
/*35315*/     OPC_MoveChild, 0,
/*35317*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ARMISD::VMOVIMM),// ->35413
/*35321*/       OPC_MoveChild, 0,
/*35323*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35326*/       OPC_MoveParent,
/*35327*/       OPC_CheckPredicate, 86, // Predicate_NEONimmAllZerosV
/*35329*/       OPC_MoveParent,
/*35330*/       OPC_RecordChild1, // #0 = $Vm
/*35331*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->35372
/*35334*/         OPC_Scope, 18, /*->35354*/ // 2 children in Scope
/*35336*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35338*/           OPC_EmitInteger, MVT::i32, 14, 
/*35341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35344*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*35354*/         /*Scope*/ 16, /*->35371*/
/*35355*/           OPC_EmitInteger, MVT::i32, 14, 
/*35358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35361*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*35371*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->35412
/*35374*/         OPC_Scope, 18, /*->35394*/ // 2 children in Scope
/*35376*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35378*/           OPC_EmitInteger, MVT::i32, 14, 
/*35381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*35394*/         /*Scope*/ 16, /*->35411*/
/*35395*/           OPC_EmitInteger, MVT::i32, 14, 
/*35398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35401*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*35411*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->35521
/*35416*/       OPC_RecordChild0, // #0 = $Vn
/*35417*/       OPC_Scope, 33, /*->35452*/ // 3 children in Scope
/*35419*/         OPC_CheckChild0Type, MVT::v8i8,
/*35421*/         OPC_MoveParent,
/*35422*/         OPC_MoveChild, 1,
/*35424*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35427*/         OPC_RecordChild0, // #1 = $Vm
/*35428*/         OPC_CheckChild0Type, MVT::v8i8,
/*35430*/         OPC_MoveParent,
/*35431*/         OPC_CheckType, MVT::v8i16,
/*35433*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35435*/         OPC_EmitInteger, MVT::i32, 14, 
/*35438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35452*/       /*Scope*/ 33, /*->35486*/
/*35453*/         OPC_CheckChild0Type, MVT::v4i16,
/*35455*/         OPC_MoveParent,
/*35456*/         OPC_MoveChild, 1,
/*35458*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35461*/         OPC_RecordChild0, // #1 = $Vm
/*35462*/         OPC_CheckChild0Type, MVT::v4i16,
/*35464*/         OPC_MoveParent,
/*35465*/         OPC_CheckType, MVT::v4i32,
/*35467*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35469*/         OPC_EmitInteger, MVT::i32, 14, 
/*35472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35486*/       /*Scope*/ 33, /*->35520*/
/*35487*/         OPC_CheckChild0Type, MVT::v2i32,
/*35489*/         OPC_MoveParent,
/*35490*/         OPC_MoveChild, 1,
/*35492*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*35495*/         OPC_RecordChild0, // #1 = $Vm
/*35496*/         OPC_CheckChild0Type, MVT::v2i32,
/*35498*/         OPC_MoveParent,
/*35499*/         OPC_CheckType, MVT::v2i64,
/*35501*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35503*/         OPC_EmitInteger, MVT::i32, 14, 
/*35506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35509*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35520*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->35629
/*35524*/       OPC_RecordChild0, // #0 = $Vn
/*35525*/       OPC_Scope, 33, /*->35560*/ // 3 children in Scope
/*35527*/         OPC_CheckChild0Type, MVT::v8i8,
/*35529*/         OPC_MoveParent,
/*35530*/         OPC_MoveChild, 1,
/*35532*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35535*/         OPC_RecordChild0, // #1 = $Vm
/*35536*/         OPC_CheckChild0Type, MVT::v8i8,
/*35538*/         OPC_MoveParent,
/*35539*/         OPC_CheckType, MVT::v8i16,
/*35541*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35543*/         OPC_EmitInteger, MVT::i32, 14, 
/*35546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35560*/       /*Scope*/ 33, /*->35594*/
/*35561*/         OPC_CheckChild0Type, MVT::v4i16,
/*35563*/         OPC_MoveParent,
/*35564*/         OPC_MoveChild, 1,
/*35566*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35569*/         OPC_RecordChild0, // #1 = $Vm
/*35570*/         OPC_CheckChild0Type, MVT::v4i16,
/*35572*/         OPC_MoveParent,
/*35573*/         OPC_CheckType, MVT::v4i32,
/*35575*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35577*/         OPC_EmitInteger, MVT::i32, 14, 
/*35580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35594*/       /*Scope*/ 33, /*->35628*/
/*35595*/         OPC_CheckChild0Type, MVT::v2i32,
/*35597*/         OPC_MoveParent,
/*35598*/         OPC_MoveChild, 1,
/*35600*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35603*/         OPC_RecordChild0, // #1 = $Vm
/*35604*/         OPC_CheckChild0Type, MVT::v2i32,
/*35606*/         OPC_MoveParent,
/*35607*/         OPC_CheckType, MVT::v2i64,
/*35609*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35611*/         OPC_EmitInteger, MVT::i32, 14, 
/*35614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35628*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*35630*/   /*Scope*/ 19|128,5/*659*/, /*->36291*/
/*35632*/     OPC_RecordChild0, // #0 = $src1
/*35633*/     OPC_Scope, 97|128,3/*481*/, /*->36117*/ // 2 children in Scope
/*35636*/       OPC_MoveChild, 1,
/*35638*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->35780
/*35643*/         OPC_RecordChild0, // #1 = $Vn
/*35644*/         OPC_RecordChild1, // #2 = $Vm
/*35645*/         OPC_MoveParent,
/*35646*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->35669
/*35649*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35651*/           OPC_EmitInteger, MVT::i32, 14, 
/*35654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35657*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->35691
/*35671*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35673*/           OPC_EmitInteger, MVT::i32, 14, 
/*35676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35679*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->35713
/*35693*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35695*/           OPC_EmitInteger, MVT::i32, 14, 
/*35698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35701*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->35735
/*35715*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35717*/           OPC_EmitInteger, MVT::i32, 14, 
/*35720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->35757
/*35737*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35739*/           OPC_EmitInteger, MVT::i32, 14, 
/*35742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->35779
/*35759*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35761*/           OPC_EmitInteger, MVT::i32, 14, 
/*35764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->35867
/*35783*/         OPC_RecordChild0, // #1 = $Vn
/*35784*/         OPC_Scope, 26, /*->35812*/ // 3 children in Scope
/*35786*/           OPC_CheckChild0Type, MVT::v8i8,
/*35788*/           OPC_RecordChild1, // #2 = $Vm
/*35789*/           OPC_MoveParent,
/*35790*/           OPC_CheckType, MVT::v8i16,
/*35792*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35794*/           OPC_EmitInteger, MVT::i32, 14, 
/*35797*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35800*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35812*/         /*Scope*/ 26, /*->35839*/
/*35813*/           OPC_CheckChild0Type, MVT::v4i16,
/*35815*/           OPC_RecordChild1, // #2 = $Vm
/*35816*/           OPC_MoveParent,
/*35817*/           OPC_CheckType, MVT::v4i32,
/*35819*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35821*/           OPC_EmitInteger, MVT::i32, 14, 
/*35824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35839*/         /*Scope*/ 26, /*->35866*/
/*35840*/           OPC_CheckChild0Type, MVT::v2i32,
/*35842*/           OPC_RecordChild1, // #2 = $Vm
/*35843*/           OPC_MoveParent,
/*35844*/           OPC_CheckType, MVT::v2i64,
/*35846*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35848*/           OPC_EmitInteger, MVT::i32, 14, 
/*35851*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35866*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->35954
/*35870*/         OPC_RecordChild0, // #1 = $Vn
/*35871*/         OPC_Scope, 26, /*->35899*/ // 3 children in Scope
/*35873*/           OPC_CheckChild0Type, MVT::v8i8,
/*35875*/           OPC_RecordChild1, // #2 = $Vm
/*35876*/           OPC_MoveParent,
/*35877*/           OPC_CheckType, MVT::v8i16,
/*35879*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35881*/           OPC_EmitInteger, MVT::i32, 14, 
/*35884*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35887*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*35899*/         /*Scope*/ 26, /*->35926*/
/*35900*/           OPC_CheckChild0Type, MVT::v4i16,
/*35902*/           OPC_RecordChild1, // #2 = $Vm
/*35903*/           OPC_MoveParent,
/*35904*/           OPC_CheckType, MVT::v4i32,
/*35906*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35908*/           OPC_EmitInteger, MVT::i32, 14, 
/*35911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35914*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*35926*/         /*Scope*/ 26, /*->35953*/
/*35927*/           OPC_CheckChild0Type, MVT::v2i32,
/*35929*/           OPC_RecordChild1, // #2 = $Vm
/*35930*/           OPC_MoveParent,
/*35931*/           OPC_CheckType, MVT::v2i64,
/*35933*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35935*/           OPC_EmitInteger, MVT::i32, 14, 
/*35938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35953*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->36035
/*35957*/         OPC_RecordChild0, // #1 = $Vm
/*35958*/         OPC_Scope, 24, /*->35984*/ // 3 children in Scope
/*35960*/           OPC_CheckChild0Type, MVT::v8i8,
/*35962*/           OPC_MoveParent,
/*35963*/           OPC_CheckType, MVT::v8i16,
/*35965*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35967*/           OPC_EmitInteger, MVT::i32, 14, 
/*35970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*35984*/         /*Scope*/ 24, /*->36009*/
/*35985*/           OPC_CheckChild0Type, MVT::v4i16,
/*35987*/           OPC_MoveParent,
/*35988*/           OPC_CheckType, MVT::v4i32,
/*35990*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35992*/           OPC_EmitInteger, MVT::i32, 14, 
/*35995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35998*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*36009*/         /*Scope*/ 24, /*->36034*/
/*36010*/           OPC_CheckChild0Type, MVT::v2i32,
/*36012*/           OPC_MoveParent,
/*36013*/           OPC_CheckType, MVT::v2i64,
/*36015*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36017*/           OPC_EmitInteger, MVT::i32, 14, 
/*36020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*36034*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->36116
/*36038*/         OPC_RecordChild0, // #1 = $Vm
/*36039*/         OPC_Scope, 24, /*->36065*/ // 3 children in Scope
/*36041*/           OPC_CheckChild0Type, MVT::v8i8,
/*36043*/           OPC_MoveParent,
/*36044*/           OPC_CheckType, MVT::v8i16,
/*36046*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36048*/           OPC_EmitInteger, MVT::i32, 14, 
/*36051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*36065*/         /*Scope*/ 24, /*->36090*/
/*36066*/           OPC_CheckChild0Type, MVT::v4i16,
/*36068*/           OPC_MoveParent,
/*36069*/           OPC_CheckType, MVT::v4i32,
/*36071*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36073*/           OPC_EmitInteger, MVT::i32, 14, 
/*36076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36079*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*36090*/         /*Scope*/ 24, /*->36115*/
/*36091*/           OPC_CheckChild0Type, MVT::v2i32,
/*36093*/           OPC_MoveParent,
/*36094*/           OPC_CheckType, MVT::v2i64,
/*36096*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36098*/           OPC_EmitInteger, MVT::i32, 14, 
/*36101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36104*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*36115*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*36117*/     /*Scope*/ 43|128,1/*171*/, /*->36290*/
/*36119*/       OPC_RecordChild1, // #1 = $Vm
/*36120*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->36142
/*36123*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36125*/         OPC_EmitInteger, MVT::i32, 14, 
/*36128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->36163
/*36144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36146*/         OPC_EmitInteger, MVT::i32, 14, 
/*36149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->36184
/*36165*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36167*/         OPC_EmitInteger, MVT::i32, 14, 
/*36170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->36205
/*36186*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36188*/         OPC_EmitInteger, MVT::i32, 14, 
/*36191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->36226
/*36207*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36209*/         OPC_EmitInteger, MVT::i32, 14, 
/*36212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->36247
/*36228*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36230*/         OPC_EmitInteger, MVT::i32, 14, 
/*36233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->36268
/*36249*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36251*/         OPC_EmitInteger, MVT::i32, 14, 
/*36254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36257*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->36289
/*36270*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36272*/         OPC_EmitInteger, MVT::i32, 14, 
/*36275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36278*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*36290*/     0, /*End of Scope*/
/*36291*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,3/*474*/,  TARGET_VAL(ARMISD::ADDC),// ->36770
/*36296*/   OPC_RecordChild0, // #0 = $Rn
/*36297*/   OPC_RecordChild1, // #1 = $shift
/*36298*/   OPC_Scope, 27|128,1/*155*/, /*->36456*/ // 3 children in Scope
/*36301*/     OPC_CheckType, MVT::i32,
/*36303*/     OPC_Scope, 75, /*->36380*/ // 4 children in Scope
/*36305*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36307*/       OPC_Scope, 23, /*->36332*/ // 3 children in Scope
/*36309*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36312*/         OPC_EmitInteger, MVT::i32, 14, 
/*36315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36318*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36332*/       /*Scope*/ 23, /*->36356*/
/*36333*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36336*/         OPC_EmitInteger, MVT::i32, 14, 
/*36339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36356*/       /*Scope*/ 22, /*->36379*/
/*36357*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36360*/         OPC_EmitInteger, MVT::i32, 14, 
/*36363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36379*/       0, /*End of Scope*/
/*36380*/     /*Scope*/ 24, /*->36405*/
/*36381*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36383*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36386*/       OPC_EmitInteger, MVT::i32, 14, 
/*36389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36405*/     /*Scope*/ 24, /*->36430*/
/*36406*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36408*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36411*/       OPC_EmitInteger, MVT::i32, 14, 
/*36414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36430*/     /*Scope*/ 24, /*->36455*/
/*36431*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36433*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36436*/       OPC_EmitInteger, MVT::i32, 14, 
/*36439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36455*/     0, /*End of Scope*/
/*36456*/   /*Scope*/ 120|128,1/*248*/, /*->36706*/
/*36458*/     OPC_MoveChild, 1,
/*36460*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36463*/     OPC_Scope, 30, /*->36495*/ // 6 children in Scope
/*36465*/       OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*36467*/       OPC_MoveParent,
/*36468*/       OPC_CheckType, MVT::i32,
/*36470*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36472*/       OPC_EmitConvertToTarget, 1,
/*36474*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*36477*/       OPC_EmitInteger, MVT::i32, 14, 
/*36480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*36495*/     /*Scope*/ 27, /*->36523*/
/*36496*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*36498*/       OPC_MoveParent,
/*36499*/       OPC_CheckType, MVT::i32,
/*36501*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36503*/       OPC_EmitConvertToTarget, 1,
/*36505*/       OPC_EmitInteger, MVT::i32, 14, 
/*36508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36523*/     /*Scope*/ 30, /*->36554*/
/*36524*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*36526*/       OPC_MoveParent,
/*36527*/       OPC_CheckType, MVT::i32,
/*36529*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36531*/       OPC_EmitConvertToTarget, 1,
/*36533*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*36536*/       OPC_EmitInteger, MVT::i32, 14, 
/*36539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*36554*/     /*Scope*/ 27, /*->36582*/
/*36555*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*36557*/       OPC_MoveParent,
/*36558*/       OPC_CheckType, MVT::i32,
/*36560*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36562*/       OPC_EmitConvertToTarget, 1,
/*36564*/       OPC_EmitInteger, MVT::i32, 14, 
/*36567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*36582*/     /*Scope*/ 30, /*->36613*/
/*36583*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*36585*/       OPC_MoveParent,
/*36586*/       OPC_CheckType, MVT::i32,
/*36588*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36590*/       OPC_EmitConvertToTarget, 1,
/*36592*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*36595*/       OPC_EmitInteger, MVT::i32, 14, 
/*36598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*36613*/     /*Scope*/ 91, /*->36705*/
/*36614*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*36616*/       OPC_MoveParent,
/*36617*/       OPC_CheckType, MVT::i32,
/*36619*/       OPC_Scope, 41, /*->36662*/ // 2 children in Scope
/*36621*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*36623*/         OPC_EmitConvertToTarget, 1,
/*36625*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*36628*/         OPC_EmitInteger, MVT::i32, 14, 
/*36631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36634*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*36644*/         OPC_EmitInteger, MVT::i32, 14, 
/*36647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*36662*/       /*Scope*/ 41, /*->36704*/
/*36663*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36665*/         OPC_EmitConvertToTarget, 1,
/*36667*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*36670*/         OPC_EmitInteger, MVT::i32, 14, 
/*36673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36676*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*36686*/         OPC_EmitInteger, MVT::i32, 14, 
/*36689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*36704*/       0, /*End of Scope*/
/*36705*/     0, /*End of Scope*/
/*36706*/   /*Scope*/ 62, /*->36769*/
/*36707*/     OPC_CheckType, MVT::i32,
/*36709*/     OPC_Scope, 20, /*->36731*/ // 2 children in Scope
/*36711*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36713*/       OPC_EmitInteger, MVT::i32, 14, 
/*36716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36731*/     /*Scope*/ 36, /*->36768*/
/*36732*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36734*/       OPC_EmitInteger, MVT::i32, 14, 
/*36737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36740*/       OPC_Scope, 12, /*->36754*/ // 2 children in Scope
/*36742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*36754*/       /*Scope*/ 12, /*->36767*/
/*36755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*36767*/       0, /*End of Scope*/
/*36768*/     0, /*End of Scope*/
/*36769*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->37121
/*36774*/   OPC_RecordChild0, // #0 = $Rn
/*36775*/   OPC_Scope, 64|128,1/*192*/, /*->36970*/ // 5 children in Scope
/*36778*/     OPC_RecordChild1, // #1 = $shift
/*36779*/     OPC_Scope, 26|128,1/*154*/, /*->36936*/ // 2 children in Scope
/*36782*/       OPC_CheckType, MVT::i32,
/*36784*/       OPC_Scope, 98, /*->36884*/ // 2 children in Scope
/*36786*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36788*/         OPC_Scope, 23, /*->36813*/ // 4 children in Scope
/*36790*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36793*/           OPC_EmitInteger, MVT::i32, 14, 
/*36796*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36799*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36813*/         /*Scope*/ 23, /*->36837*/
/*36814*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36817*/           OPC_EmitInteger, MVT::i32, 14, 
/*36820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36823*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36837*/         /*Scope*/ 22, /*->36860*/
/*36838*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36841*/           OPC_EmitInteger, MVT::i32, 14, 
/*36844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36860*/         /*Scope*/ 22, /*->36883*/
/*36861*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36864*/           OPC_EmitInteger, MVT::i32, 14, 
/*36867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36870*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36883*/         0, /*End of Scope*/
/*36884*/       /*Scope*/ 50, /*->36935*/
/*36885*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36887*/         OPC_Scope, 22, /*->36911*/ // 2 children in Scope
/*36889*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36892*/           OPC_EmitInteger, MVT::i32, 14, 
/*36895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36911*/         /*Scope*/ 22, /*->36934*/
/*36912*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36915*/           OPC_EmitInteger, MVT::i32, 14, 
/*36918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36921*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36934*/         0, /*End of Scope*/
/*36935*/       0, /*End of Scope*/
/*36936*/     /*Scope*/ 32, /*->36969*/
/*36937*/       OPC_MoveChild, 1,
/*36939*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36942*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*36944*/       OPC_MoveParent,
/*36945*/       OPC_CheckType, MVT::i32,
/*36947*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36949*/       OPC_EmitConvertToTarget, 1,
/*36951*/       OPC_EmitInteger, MVT::i32, 14, 
/*36954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36969*/     0, /*End of Scope*/
/*36970*/   /*Scope*/ 33, /*->37004*/
/*36971*/     OPC_MoveChild, 0,
/*36973*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36976*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*36978*/     OPC_MoveParent,
/*36979*/     OPC_RecordChild1, // #1 = $Rn
/*36980*/     OPC_CheckType, MVT::i32,
/*36982*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36984*/     OPC_EmitConvertToTarget, 0,
/*36986*/     OPC_EmitInteger, MVT::i32, 14, 
/*36989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37004*/   /*Scope*/ 33, /*->37038*/
/*37005*/     OPC_RecordChild1, // #1 = $imm
/*37006*/     OPC_MoveChild, 1,
/*37008*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37011*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37013*/     OPC_MoveParent,
/*37014*/     OPC_CheckType, MVT::i32,
/*37016*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37018*/     OPC_EmitConvertToTarget, 1,
/*37020*/     OPC_EmitInteger, MVT::i32, 14, 
/*37023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*37038*/   /*Scope*/ 33, /*->37072*/
/*37039*/     OPC_MoveChild, 0,
/*37041*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37044*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37046*/     OPC_MoveParent,
/*37047*/     OPC_RecordChild1, // #1 = $Rn
/*37048*/     OPC_CheckType, MVT::i32,
/*37050*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37052*/     OPC_EmitConvertToTarget, 0,
/*37054*/     OPC_EmitInteger, MVT::i32, 14, 
/*37057*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37072*/   /*Scope*/ 47, /*->37120*/
/*37073*/     OPC_RecordChild1, // #1 = $Rm
/*37074*/     OPC_CheckType, MVT::i32,
/*37076*/     OPC_Scope, 20, /*->37098*/ // 2 children in Scope
/*37078*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37080*/       OPC_EmitInteger, MVT::i32, 14, 
/*37083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37098*/     /*Scope*/ 20, /*->37119*/
/*37099*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37101*/       OPC_EmitInteger, MVT::i32, 14, 
/*37104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*37119*/     0, /*End of Scope*/
/*37120*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,3/*475*/,  TARGET_VAL(ARMISD::ADDE),// ->37600
/*37125*/   OPC_RecordChild0, // #0 = $Rn
/*37126*/   OPC_RecordChild1, // #1 = $shift
/*37127*/   OPC_Scope, 103, /*->37232*/ // 3 children in Scope
/*37129*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37130*/     OPC_CheckType, MVT::i32,
/*37132*/     OPC_Scope, 65, /*->37199*/ // 2 children in Scope
/*37134*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37136*/       OPC_Scope, 30, /*->37168*/ // 2 children in Scope
/*37138*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*37141*/         OPC_EmitInteger, MVT::i32, 14, 
/*37144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37150*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*37168*/       /*Scope*/ 29, /*->37198*/
/*37169*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*37172*/         OPC_EmitInteger, MVT::i32, 14, 
/*37175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37181*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37198*/       0, /*End of Scope*/
/*37199*/     /*Scope*/ 31, /*->37231*/
/*37200*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37202*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*37205*/       OPC_EmitInteger, MVT::i32, 14, 
/*37208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37214*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37231*/     0, /*End of Scope*/
/*37232*/   /*Scope*/ 47|128,2/*303*/, /*->37537*/
/*37234*/     OPC_MoveChild, 1,
/*37236*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37239*/     OPC_Scope, 38, /*->37279*/ // 6 children in Scope
/*37241*/       OPC_CheckPredicate, 87, // Predicate_imm0_255_not
/*37243*/       OPC_MoveParent,
/*37244*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37245*/       OPC_CheckType, MVT::i32,
/*37247*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37249*/       OPC_EmitConvertToTarget, 1,
/*37251*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*37254*/       OPC_EmitInteger, MVT::i32, 14, 
/*37257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37263*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*37279*/     /*Scope*/ 35, /*->37315*/
/*37280*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37282*/       OPC_MoveParent,
/*37283*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37284*/       OPC_CheckType, MVT::i32,
/*37286*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37288*/       OPC_EmitConvertToTarget, 1,
/*37290*/       OPC_EmitInteger, MVT::i32, 14, 
/*37293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37299*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37315*/     /*Scope*/ 38, /*->37354*/
/*37316*/       OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*37318*/       OPC_MoveParent,
/*37319*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37320*/       OPC_CheckType, MVT::i32,
/*37322*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37324*/       OPC_EmitConvertToTarget, 1,
/*37326*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37329*/       OPC_EmitInteger, MVT::i32, 14, 
/*37332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37338*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*37354*/     /*Scope*/ 35, /*->37390*/
/*37355*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37357*/       OPC_MoveParent,
/*37358*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37359*/       OPC_CheckType, MVT::i32,
/*37361*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37363*/       OPC_EmitConvertToTarget, 1,
/*37365*/       OPC_EmitInteger, MVT::i32, 14, 
/*37368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37374*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37377*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37390*/     /*Scope*/ 38, /*->37429*/
/*37391*/       OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*37393*/       OPC_MoveParent,
/*37394*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37395*/       OPC_CheckType, MVT::i32,
/*37397*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37399*/       OPC_EmitConvertToTarget, 1,
/*37401*/       OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*37404*/       OPC_EmitInteger, MVT::i32, 14, 
/*37407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37413*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*37429*/     /*Scope*/ 106, /*->37536*/
/*37430*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*37432*/       OPC_MoveParent,
/*37433*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37434*/       OPC_CheckType, MVT::i32,
/*37436*/       OPC_Scope, 48, /*->37486*/ // 2 children in Scope
/*37438*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37440*/         OPC_EmitConvertToTarget, 1,
/*37442*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37445*/         OPC_EmitInteger, MVT::i32, 14, 
/*37448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37451*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*37461*/         OPC_EmitInteger, MVT::i32, 14, 
/*37464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37470*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37473*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*37486*/       /*Scope*/ 48, /*->37535*/
/*37487*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37489*/         OPC_EmitConvertToTarget, 1,
/*37491*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*37494*/         OPC_EmitInteger, MVT::i32, 14, 
/*37497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37500*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*37510*/         OPC_EmitInteger, MVT::i32, 14, 
/*37513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37519*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*37535*/       0, /*End of Scope*/
/*37536*/     0, /*End of Scope*/
/*37537*/   /*Scope*/ 61, /*->37599*/
/*37538*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37539*/     OPC_CheckType, MVT::i32,
/*37541*/     OPC_Scope, 27, /*->37570*/ // 2 children in Scope
/*37543*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37545*/       OPC_EmitInteger, MVT::i32, 14, 
/*37548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37554*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37570*/     /*Scope*/ 27, /*->37598*/
/*37571*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37573*/       OPC_EmitInteger, MVT::i32, 14, 
/*37576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37582*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37598*/     0, /*End of Scope*/
/*37599*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->37968
/*37604*/   OPC_RecordChild0, // #0 = $Rn
/*37605*/   OPC_Scope, 82|128,1/*210*/, /*->37818*/ // 3 children in Scope
/*37608*/     OPC_RecordChild1, // #1 = $shift
/*37609*/     OPC_Scope, 36|128,1/*164*/, /*->37776*/ // 2 children in Scope
/*37612*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37613*/       OPC_CheckType, MVT::i32,
/*37615*/       OPC_Scope, 126, /*->37743*/ // 2 children in Scope
/*37617*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37619*/         OPC_Scope, 30, /*->37651*/ // 4 children in Scope
/*37621*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*37624*/           OPC_EmitInteger, MVT::i32, 14, 
/*37627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37630*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37633*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37636*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*37651*/         /*Scope*/ 30, /*->37682*/
/*37652*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*37655*/           OPC_EmitInteger, MVT::i32, 14, 
/*37658*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37664*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37667*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*37682*/         /*Scope*/ 29, /*->37712*/
/*37683*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*37686*/           OPC_EmitInteger, MVT::i32, 14, 
/*37689*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37695*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37712*/         /*Scope*/ 29, /*->37742*/
/*37713*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*37716*/           OPC_EmitInteger, MVT::i32, 14, 
/*37719*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37722*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37725*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37728*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*37742*/         0, /*End of Scope*/
/*37743*/       /*Scope*/ 31, /*->37775*/
/*37744*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37746*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*37749*/         OPC_EmitInteger, MVT::i32, 14, 
/*37752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37758*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37761*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*37775*/       0, /*End of Scope*/
/*37776*/     /*Scope*/ 40, /*->37817*/
/*37777*/       OPC_MoveChild, 1,
/*37779*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37782*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*37784*/       OPC_MoveParent,
/*37785*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37786*/       OPC_CheckType, MVT::i32,
/*37788*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37790*/       OPC_EmitConvertToTarget, 1,
/*37792*/       OPC_EmitInteger, MVT::i32, 14, 
/*37795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37801*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37817*/     0, /*End of Scope*/
/*37818*/   /*Scope*/ 41, /*->37860*/
/*37819*/     OPC_MoveChild, 0,
/*37821*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37824*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*37826*/     OPC_MoveParent,
/*37827*/     OPC_RecordChild1, // #1 = $Rn
/*37828*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*37829*/     OPC_CheckType, MVT::i32,
/*37831*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37833*/     OPC_EmitConvertToTarget, 0,
/*37835*/     OPC_EmitInteger, MVT::i32, 14, 
/*37838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37841*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37844*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37847*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37860*/   /*Scope*/ 106, /*->37967*/
/*37861*/     OPC_RecordChild1, // #1 = $imm
/*37862*/     OPC_Scope, 40, /*->37904*/ // 2 children in Scope
/*37864*/       OPC_MoveChild, 1,
/*37866*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37869*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*37871*/       OPC_MoveParent,
/*37872*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37873*/       OPC_CheckType, MVT::i32,
/*37875*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37877*/       OPC_EmitConvertToTarget, 1,
/*37879*/       OPC_EmitInteger, MVT::i32, 14, 
/*37882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37888*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*37904*/     /*Scope*/ 61, /*->37966*/
/*37905*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*37906*/       OPC_CheckType, MVT::i32,
/*37908*/       OPC_Scope, 27, /*->37937*/ // 2 children in Scope
/*37910*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37912*/         OPC_EmitInteger, MVT::i32, 14, 
/*37915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37921*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*37937*/       /*Scope*/ 27, /*->37965*/
/*37938*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37940*/         OPC_EmitInteger, MVT::i32, 14, 
/*37943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37949*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*37952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37965*/       0, /*End of Scope*/
/*37966*/     0, /*End of Scope*/
/*37967*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 24|128,2/*280*/,  TARGET_VAL(ARMISD::CMP),// ->38252
/*37972*/   OPC_RecordChild0, // #0 = $Rn
/*37973*/   OPC_CheckChild0Type, MVT::i32,
/*37975*/   OPC_RecordChild1, // #1 = $shift
/*37976*/   OPC_Scope, 49, /*->38027*/ // 6 children in Scope
/*37978*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37980*/     OPC_Scope, 22, /*->38004*/ // 2 children in Scope
/*37982*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*37985*/       OPC_EmitInteger, MVT::i32, 14, 
/*37988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*38004*/     /*Scope*/ 21, /*->38026*/
/*38005*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38008*/       OPC_EmitInteger, MVT::i32, 14, 
/*38011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38026*/     0, /*End of Scope*/
/*38027*/   /*Scope*/ 23, /*->38051*/
/*38028*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38030*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38033*/     OPC_EmitInteger, MVT::i32, 14, 
/*38036*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38039*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38051*/   /*Scope*/ 10|128,1/*138*/, /*->38191*/
/*38053*/     OPC_MoveChild, 1,
/*38055*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38058*/     OPC_Scope, 24, /*->38084*/ // 5 children in Scope
/*38060*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38062*/       OPC_MoveParent,
/*38063*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38065*/       OPC_EmitConvertToTarget, 1,
/*38067*/       OPC_EmitInteger, MVT::i32, 14, 
/*38070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38084*/     /*Scope*/ 27, /*->38112*/
/*38085*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*38087*/       OPC_MoveParent,
/*38088*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38090*/       OPC_EmitConvertToTarget, 1,
/*38092*/       OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*38095*/       OPC_EmitInteger, MVT::i32, 14, 
/*38098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*38112*/     /*Scope*/ 24, /*->38137*/
/*38113*/       OPC_CheckPredicate, 51, // Predicate_imm0_255
/*38115*/       OPC_MoveParent,
/*38116*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38118*/       OPC_EmitConvertToTarget, 1,
/*38120*/       OPC_EmitInteger, MVT::i32, 14, 
/*38123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*38137*/     /*Scope*/ 24, /*->38162*/
/*38138*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38140*/       OPC_MoveParent,
/*38141*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38143*/       OPC_EmitConvertToTarget, 1,
/*38145*/       OPC_EmitInteger, MVT::i32, 14, 
/*38148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38162*/     /*Scope*/ 27, /*->38190*/
/*38163*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*38165*/       OPC_MoveParent,
/*38166*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38168*/       OPC_EmitConvertToTarget, 1,
/*38170*/       OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*38173*/       OPC_EmitInteger, MVT::i32, 14, 
/*38176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*38190*/     0, /*End of Scope*/
/*38191*/   /*Scope*/ 19, /*->38211*/
/*38192*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38194*/     OPC_EmitInteger, MVT::i32, 14, 
/*38197*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38200*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38211*/   /*Scope*/ 19, /*->38231*/
/*38212*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38214*/     OPC_EmitInteger, MVT::i32, 14, 
/*38217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38231*/   /*Scope*/ 19, /*->38251*/
/*38232*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38234*/     OPC_EmitInteger, MVT::i32, 14, 
/*38237*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38240*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38251*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::CMN),// ->38333
/*38255*/   OPC_RecordChild0, // #0 = $Rn
/*38256*/   OPC_CheckChild0Type, MVT::i32,
/*38258*/   OPC_Scope, 41, /*->38301*/ // 2 children in Scope
/*38260*/     OPC_MoveChild, 1,
/*38262*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*38265*/     OPC_MoveChild, 0,
/*38267*/     OPC_CheckInteger, 0, 
/*38269*/     OPC_MoveParent,
/*38270*/     OPC_RecordChild1, // #1 = $imm
/*38271*/     OPC_MoveChild, 1,
/*38273*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38276*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38278*/     OPC_MoveParent,
/*38279*/     OPC_MoveParent,
/*38280*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38282*/     OPC_EmitConvertToTarget, 1,
/*38284*/     OPC_EmitInteger, MVT::i32, 14, 
/*38287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38290*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38301*/   /*Scope*/ 30, /*->38332*/
/*38302*/     OPC_RecordChild1, // #1 = $imm
/*38303*/     OPC_MoveChild, 1,
/*38305*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38308*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*38310*/     OPC_MoveParent,
/*38311*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38313*/     OPC_EmitConvertToTarget, 1,
/*38315*/     OPC_EmitInteger, MVT::i32, 14, 
/*38318*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38321*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
              // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38332*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->38529
/*38337*/   OPC_Scope, 58, /*->38397*/ // 2 children in Scope
/*38339*/     OPC_RecordNode, // #0 = $src
/*38340*/     OPC_CheckType, MVT::i32,
/*38342*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38344*/     OPC_Scope, 25, /*->38371*/ // 2 children in Scope
/*38346*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38349*/       OPC_EmitInteger, MVT::i32, 14, 
/*38352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38371*/     /*Scope*/ 24, /*->38396*/
/*38372*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38375*/       OPC_EmitInteger, MVT::i32, 14, 
/*38378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38396*/     0, /*End of Scope*/
/*38397*/   /*Scope*/ 1|128,1/*129*/, /*->38528*/
/*38399*/     OPC_RecordChild0, // #0 = $Rm
/*38400*/     OPC_RecordChild1, // #1 = $imm
/*38401*/     OPC_Scope, 69, /*->38472*/ // 2 children in Scope
/*38403*/       OPC_MoveChild, 1,
/*38405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38408*/       OPC_CheckType, MVT::i32,
/*38410*/       OPC_Scope, 30, /*->38442*/ // 2 children in Scope
/*38412*/         OPC_CheckPredicate, 79, // Predicate_imm0_31
/*38414*/         OPC_MoveParent,
/*38415*/         OPC_CheckType, MVT::i32,
/*38417*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38419*/         OPC_EmitConvertToTarget, 1,
/*38421*/         OPC_EmitInteger, MVT::i32, 14, 
/*38424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38442*/       /*Scope*/ 28, /*->38471*/
/*38443*/         OPC_MoveParent,
/*38444*/         OPC_CheckType, MVT::i32,
/*38446*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38448*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38451*/         OPC_EmitConvertToTarget, 1,
/*38453*/         OPC_EmitInteger, MVT::i32, 14, 
/*38456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*38471*/       0, /*End of Scope*/
/*38472*/     /*Scope*/ 54, /*->38527*/
/*38473*/       OPC_CheckChild1Type, MVT::i32,
/*38475*/       OPC_CheckType, MVT::i32,
/*38477*/       OPC_Scope, 23, /*->38502*/ // 2 children in Scope
/*38479*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38481*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38484*/         OPC_EmitInteger, MVT::i32, 14, 
/*38487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38502*/       /*Scope*/ 23, /*->38526*/
/*38503*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38505*/         OPC_EmitInteger, MVT::i32, 14, 
/*38508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38514*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38526*/       0, /*End of Scope*/
/*38527*/     0, /*End of Scope*/
/*38528*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->38728
/*38533*/   OPC_Scope, 58, /*->38593*/ // 2 children in Scope
/*38535*/     OPC_RecordNode, // #0 = $src
/*38536*/     OPC_CheckType, MVT::i32,
/*38538*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38540*/     OPC_Scope, 25, /*->38567*/ // 2 children in Scope
/*38542*/       OPC_CheckComplexPat, /*CP*/3, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38545*/       OPC_EmitInteger, MVT::i32, 14, 
/*38548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38554*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38567*/     /*Scope*/ 24, /*->38592*/
/*38568*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38571*/       OPC_EmitInteger, MVT::i32, 14, 
/*38574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38592*/     0, /*End of Scope*/
/*38593*/   /*Scope*/ 4|128,1/*132*/, /*->38727*/
/*38595*/     OPC_RecordChild0, // #0 = $Rm
/*38596*/     OPC_RecordChild1, // #1 = $imm5
/*38597*/     OPC_Scope, 72, /*->38671*/ // 2 children in Scope
/*38599*/       OPC_MoveChild, 1,
/*38601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38604*/       OPC_CheckPredicate, 25, // Predicate_imm_sr
/*38606*/       OPC_CheckType, MVT::i32,
/*38608*/       OPC_MoveParent,
/*38609*/       OPC_CheckType, MVT::i32,
/*38611*/       OPC_Scope, 28, /*->38641*/ // 2 children in Scope
/*38613*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38615*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38618*/         OPC_EmitConvertToTarget, 1,
/*38620*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38623*/         OPC_EmitInteger, MVT::i32, 14, 
/*38626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38641*/       /*Scope*/ 28, /*->38670*/
/*38642*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38644*/         OPC_EmitConvertToTarget, 1,
/*38646*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38649*/         OPC_EmitInteger, MVT::i32, 14, 
/*38652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38658*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38670*/       0, /*End of Scope*/
/*38671*/     /*Scope*/ 54, /*->38726*/
/*38672*/       OPC_CheckChild1Type, MVT::i32,
/*38674*/       OPC_CheckType, MVT::i32,
/*38676*/       OPC_Scope, 23, /*->38701*/ // 2 children in Scope
/*38678*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38680*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38683*/         OPC_EmitInteger, MVT::i32, 14, 
/*38686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38701*/       /*Scope*/ 23, /*->38725*/
/*38702*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38704*/         OPC_EmitInteger, MVT::i32, 14, 
/*38707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38713*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38725*/       0, /*End of Scope*/
/*38726*/     0, /*End of Scope*/
/*38727*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 61|128,84/*10813*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->49545
/*38732*/   OPC_MoveChild, 0,
/*38734*/   OPC_Scope, 65, /*->38801*/ // 75 children in Scope
/*38736*/     OPC_CheckInteger, 120, 
/*38738*/     OPC_MoveParent,
/*38739*/     OPC_RecordChild1, // #0 = $a
/*38740*/     OPC_RecordChild2, // #1 = $pos
/*38741*/     OPC_MoveChild, 2,
/*38743*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38746*/     OPC_MoveParent,
/*38747*/     OPC_Scope, 25, /*->38774*/ // 2 children in Scope
/*38749*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38751*/       OPC_EmitConvertToTarget, 1,
/*38753*/       OPC_EmitInteger, MVT::i32, 0, 
/*38756*/       OPC_EmitInteger, MVT::i32, 14, 
/*38759*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 120:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*38774*/     /*Scope*/ 25, /*->38800*/
/*38775*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38777*/       OPC_EmitConvertToTarget, 1,
/*38779*/       OPC_EmitInteger, MVT::i32, 0, 
/*38782*/       OPC_EmitInteger, MVT::i32, 14, 
/*38785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 120:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*38800*/     0, /*End of Scope*/
/*38801*/   /*Scope*/ 65, /*->38867*/
/*38802*/     OPC_CheckInteger, 123, 
/*38804*/     OPC_MoveParent,
/*38805*/     OPC_RecordChild1, // #0 = $a
/*38806*/     OPC_RecordChild2, // #1 = $pos
/*38807*/     OPC_MoveChild, 2,
/*38809*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38812*/     OPC_MoveParent,
/*38813*/     OPC_Scope, 25, /*->38840*/ // 2 children in Scope
/*38815*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38817*/       OPC_EmitConvertToTarget, 1,
/*38819*/       OPC_EmitInteger, MVT::i32, 0, 
/*38822*/       OPC_EmitInteger, MVT::i32, 14, 
/*38825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 123:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*38840*/     /*Scope*/ 25, /*->38866*/
/*38841*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38843*/       OPC_EmitConvertToTarget, 1,
/*38845*/       OPC_EmitInteger, MVT::i32, 0, 
/*38848*/       OPC_EmitInteger, MVT::i32, 14, 
/*38851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 123:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*38866*/     0, /*End of Scope*/
/*38867*/   /*Scope*/ 47, /*->38915*/
/*38868*/     OPC_CheckInteger, 117, 
/*38870*/     OPC_MoveParent,
/*38871*/     OPC_RecordChild1, // #0 = $Rm
/*38872*/     OPC_RecordChild2, // #1 = $Rn
/*38873*/     OPC_Scope, 19, /*->38894*/ // 2 children in Scope
/*38875*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38877*/       OPC_EmitInteger, MVT::i32, 14, 
/*38880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38883*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*38894*/     /*Scope*/ 19, /*->38914*/
/*38895*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*38897*/       OPC_EmitInteger, MVT::i32, 14, 
/*38900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 117:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*38914*/     0, /*End of Scope*/
/*38915*/   /*Scope*/ 47, /*->38963*/
/*38916*/     OPC_CheckInteger, 118, 
/*38918*/     OPC_MoveParent,
/*38919*/     OPC_RecordChild1, // #0 = $Rm
/*38920*/     OPC_RecordChild2, // #1 = $Rn
/*38921*/     OPC_Scope, 19, /*->38942*/ // 2 children in Scope
/*38923*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38925*/       OPC_EmitInteger, MVT::i32, 14, 
/*38928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 118:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*38942*/     /*Scope*/ 19, /*->38962*/
/*38943*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*38945*/       OPC_EmitInteger, MVT::i32, 14, 
/*38948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 118:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*38962*/     0, /*End of Scope*/
/*38963*/   /*Scope*/ 20, /*->38984*/
/*38964*/     OPC_CheckInteger, 5, 
/*38966*/     OPC_MoveParent,
/*38967*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*38969*/     OPC_EmitInteger, MVT::i32, 14, 
/*38972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 5:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*38984*/   /*Scope*/ 48, /*->39033*/
/*38985*/     OPC_CheckInteger, 124, 
/*38987*/     OPC_MoveParent,
/*38988*/     OPC_RecordChild1, // #0 = $Dm
/*38989*/     OPC_Scope, 20, /*->39011*/ // 2 children in Scope
/*38991*/       OPC_CheckChild1Type, MVT::f64,
/*38993*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*38995*/       OPC_EmitInteger, MVT::i32, 14, 
/*38998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*39011*/     /*Scope*/ 20, /*->39032*/
/*39012*/       OPC_CheckChild1Type, MVT::f32,
/*39014*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*39016*/       OPC_EmitInteger, MVT::i32, 14, 
/*39019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 124:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*39032*/     0, /*End of Scope*/
/*39033*/   /*Scope*/ 48, /*->39082*/
/*39034*/     OPC_CheckInteger, 125, 
/*39036*/     OPC_MoveParent,
/*39037*/     OPC_RecordChild1, // #0 = $Dm
/*39038*/     OPC_Scope, 20, /*->39060*/ // 2 children in Scope
/*39040*/       OPC_CheckChild1Type, MVT::f64,
/*39042*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*39044*/       OPC_EmitInteger, MVT::i32, 14, 
/*39047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 125:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*39060*/     /*Scope*/ 20, /*->39081*/
/*39061*/       OPC_CheckChild1Type, MVT::f32,
/*39063*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*39065*/       OPC_EmitInteger, MVT::i32, 14, 
/*39068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39071*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 125:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*39081*/     0, /*End of Scope*/
/*39082*/   /*Scope*/ 55|128,5/*695*/, /*->39779*/
/*39084*/     OPC_CheckInteger, 64, 
/*39086*/     OPC_MoveParent,
/*39087*/     OPC_Scope, 55|128,1/*183*/, /*->39273*/ // 5 children in Scope
/*39090*/       OPC_RecordChild1, // #0 = $Vn
/*39091*/       OPC_Scope, 44, /*->39137*/ // 4 children in Scope
/*39093*/         OPC_CheckChild1Type, MVT::v4i16,
/*39095*/         OPC_MoveChild, 2,
/*39097*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39100*/         OPC_RecordChild0, // #1 = $Vm
/*39101*/         OPC_CheckChild0Type, MVT::v4i16,
/*39103*/         OPC_RecordChild1, // #2 = $lane
/*39104*/         OPC_MoveChild, 1,
/*39106*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39109*/         OPC_MoveParent,
/*39110*/         OPC_CheckType, MVT::v4i16,
/*39112*/         OPC_MoveParent,
/*39113*/         OPC_CheckType, MVT::v4i16,
/*39115*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39117*/         OPC_EmitConvertToTarget, 2,
/*39119*/         OPC_EmitInteger, MVT::i32, 14, 
/*39122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39137*/       /*Scope*/ 44, /*->39182*/
/*39138*/         OPC_CheckChild1Type, MVT::v2i32,
/*39140*/         OPC_MoveChild, 2,
/*39142*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39145*/         OPC_RecordChild0, // #1 = $Vm
/*39146*/         OPC_CheckChild0Type, MVT::v2i32,
/*39148*/         OPC_RecordChild1, // #2 = $lane
/*39149*/         OPC_MoveChild, 1,
/*39151*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39154*/         OPC_MoveParent,
/*39155*/         OPC_CheckType, MVT::v2i32,
/*39157*/         OPC_MoveParent,
/*39158*/         OPC_CheckType, MVT::v2i32,
/*39160*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39162*/         OPC_EmitConvertToTarget, 2,
/*39164*/         OPC_EmitInteger, MVT::i32, 14, 
/*39167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39182*/       /*Scope*/ 44, /*->39227*/
/*39183*/         OPC_CheckChild1Type, MVT::v8i16,
/*39185*/         OPC_MoveChild, 2,
/*39187*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39190*/         OPC_RecordChild0, // #1 = $Vm
/*39191*/         OPC_CheckChild0Type, MVT::v4i16,
/*39193*/         OPC_RecordChild1, // #2 = $lane
/*39194*/         OPC_MoveChild, 1,
/*39196*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39199*/         OPC_MoveParent,
/*39200*/         OPC_CheckType, MVT::v8i16,
/*39202*/         OPC_MoveParent,
/*39203*/         OPC_CheckType, MVT::v8i16,
/*39205*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39207*/         OPC_EmitConvertToTarget, 2,
/*39209*/         OPC_EmitInteger, MVT::i32, 14, 
/*39212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39227*/       /*Scope*/ 44, /*->39272*/
/*39228*/         OPC_CheckChild1Type, MVT::v4i32,
/*39230*/         OPC_MoveChild, 2,
/*39232*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39235*/         OPC_RecordChild0, // #1 = $Vm
/*39236*/         OPC_CheckChild0Type, MVT::v2i32,
/*39238*/         OPC_RecordChild1, // #2 = $lane
/*39239*/         OPC_MoveChild, 1,
/*39241*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39244*/         OPC_MoveParent,
/*39245*/         OPC_CheckType, MVT::v4i32,
/*39247*/         OPC_MoveParent,
/*39248*/         OPC_CheckType, MVT::v4i32,
/*39250*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39252*/         OPC_EmitConvertToTarget, 2,
/*39254*/         OPC_EmitInteger, MVT::i32, 14, 
/*39257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39272*/       0, /*End of Scope*/
/*39273*/     /*Scope*/ 24|128,1/*152*/, /*->39427*/
/*39275*/       OPC_MoveChild, 1,
/*39277*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39280*/       OPC_RecordChild0, // #0 = $Vm
/*39281*/       OPC_Scope, 71, /*->39354*/ // 2 children in Scope
/*39283*/         OPC_CheckChild0Type, MVT::v4i16,
/*39285*/         OPC_RecordChild1, // #1 = $lane
/*39286*/         OPC_MoveChild, 1,
/*39288*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39291*/         OPC_MoveParent,
/*39292*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->39323
/*39295*/           OPC_MoveParent,
/*39296*/           OPC_RecordChild2, // #2 = $Vn
/*39297*/           OPC_CheckChild2Type, MVT::v4i16,
/*39299*/           OPC_CheckType, MVT::v4i16,
/*39301*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39303*/           OPC_EmitConvertToTarget, 1,
/*39305*/           OPC_EmitInteger, MVT::i32, 14, 
/*39308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 64:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->39353
/*39325*/           OPC_MoveParent,
/*39326*/           OPC_RecordChild2, // #2 = $Vn
/*39327*/           OPC_CheckChild2Type, MVT::v8i16,
/*39329*/           OPC_CheckType, MVT::v8i16,
/*39331*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39333*/           OPC_EmitConvertToTarget, 1,
/*39335*/           OPC_EmitInteger, MVT::i32, 14, 
/*39338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39341*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 64:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*39354*/       /*Scope*/ 71, /*->39426*/
/*39355*/         OPC_CheckChild0Type, MVT::v2i32,
/*39357*/         OPC_RecordChild1, // #1 = $lane
/*39358*/         OPC_MoveChild, 1,
/*39360*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39363*/         OPC_MoveParent,
/*39364*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->39395
/*39367*/           OPC_MoveParent,
/*39368*/           OPC_RecordChild2, // #2 = $Vn
/*39369*/           OPC_CheckChild2Type, MVT::v2i32,
/*39371*/           OPC_CheckType, MVT::v2i32,
/*39373*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39375*/           OPC_EmitConvertToTarget, 1,
/*39377*/           OPC_EmitInteger, MVT::i32, 14, 
/*39380*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39383*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 64:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->39425
/*39397*/           OPC_MoveParent,
/*39398*/           OPC_RecordChild2, // #2 = $Vn
/*39399*/           OPC_CheckChild2Type, MVT::v4i32,
/*39401*/           OPC_CheckType, MVT::v4i32,
/*39403*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39405*/           OPC_EmitConvertToTarget, 1,
/*39407*/           OPC_EmitInteger, MVT::i32, 14, 
/*39410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39413*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*39426*/       0, /*End of Scope*/
/*39427*/     /*Scope*/ 123, /*->39551*/
/*39428*/       OPC_RecordChild1, // #0 = $src1
/*39429*/       OPC_Scope, 59, /*->39490*/ // 2 children in Scope
/*39431*/         OPC_CheckChild1Type, MVT::v8i16,
/*39433*/         OPC_MoveChild, 2,
/*39435*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39438*/         OPC_RecordChild0, // #1 = $src2
/*39439*/         OPC_CheckChild0Type, MVT::v8i16,
/*39441*/         OPC_RecordChild1, // #2 = $lane
/*39442*/         OPC_MoveChild, 1,
/*39444*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39447*/         OPC_MoveParent,
/*39448*/         OPC_CheckType, MVT::v8i16,
/*39450*/         OPC_MoveParent,
/*39451*/         OPC_CheckType, MVT::v8i16,
/*39453*/         OPC_EmitConvertToTarget, 2,
/*39455*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*39458*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*39467*/         OPC_EmitConvertToTarget, 2,
/*39469*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*39472*/         OPC_EmitInteger, MVT::i32, 14, 
/*39475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39478*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39490*/       /*Scope*/ 59, /*->39550*/
/*39491*/         OPC_CheckChild1Type, MVT::v4i32,
/*39493*/         OPC_MoveChild, 2,
/*39495*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39498*/         OPC_RecordChild0, // #1 = $src2
/*39499*/         OPC_CheckChild0Type, MVT::v4i32,
/*39501*/         OPC_RecordChild1, // #2 = $lane
/*39502*/         OPC_MoveChild, 1,
/*39504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39507*/         OPC_MoveParent,
/*39508*/         OPC_CheckType, MVT::v4i32,
/*39510*/         OPC_MoveParent,
/*39511*/         OPC_CheckType, MVT::v4i32,
/*39513*/         OPC_EmitConvertToTarget, 2,
/*39515*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*39518*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*39527*/         OPC_EmitConvertToTarget, 2,
/*39529*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*39532*/         OPC_EmitInteger, MVT::i32, 14, 
/*39535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39550*/       0, /*End of Scope*/
/*39551*/     /*Scope*/ 118, /*->39670*/
/*39552*/       OPC_MoveChild, 1,
/*39554*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39557*/       OPC_RecordChild0, // #0 = $src2
/*39558*/       OPC_Scope, 54, /*->39614*/ // 2 children in Scope
/*39560*/         OPC_CheckChild0Type, MVT::v8i16,
/*39562*/         OPC_RecordChild1, // #1 = $lane
/*39563*/         OPC_MoveChild, 1,
/*39565*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39568*/         OPC_MoveParent,
/*39569*/         OPC_CheckType, MVT::v8i16,
/*39571*/         OPC_MoveParent,
/*39572*/         OPC_RecordChild2, // #2 = $src1
/*39573*/         OPC_CheckChild2Type, MVT::v8i16,
/*39575*/         OPC_CheckType, MVT::v8i16,
/*39577*/         OPC_EmitConvertToTarget, 1,
/*39579*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*39582*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*39591*/         OPC_EmitConvertToTarget, 1,
/*39593*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*39596*/         OPC_EmitInteger, MVT::i32, 14, 
/*39599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39614*/       /*Scope*/ 54, /*->39669*/
/*39615*/         OPC_CheckChild0Type, MVT::v4i32,
/*39617*/         OPC_RecordChild1, // #1 = $lane
/*39618*/         OPC_MoveChild, 1,
/*39620*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39623*/         OPC_MoveParent,
/*39624*/         OPC_CheckType, MVT::v4i32,
/*39626*/         OPC_MoveParent,
/*39627*/         OPC_RecordChild2, // #2 = $src1
/*39628*/         OPC_CheckChild2Type, MVT::v4i32,
/*39630*/         OPC_CheckType, MVT::v4i32,
/*39632*/         OPC_EmitConvertToTarget, 1,
/*39634*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*39637*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*39646*/         OPC_EmitConvertToTarget, 1,
/*39648*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*39651*/         OPC_EmitInteger, MVT::i32, 14, 
/*39654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39669*/       0, /*End of Scope*/
/*39670*/     /*Scope*/ 107, /*->39778*/
/*39671*/       OPC_RecordChild1, // #0 = $Vn
/*39672*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->39699
/*39675*/         OPC_CheckChild1Type, MVT::v4i16,
/*39677*/         OPC_RecordChild2, // #1 = $Vm
/*39678*/         OPC_CheckChild2Type, MVT::v4i16,
/*39680*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39682*/         OPC_EmitInteger, MVT::i32, 14, 
/*39685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 64:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->39725
/*39701*/         OPC_CheckChild1Type, MVT::v2i32,
/*39703*/         OPC_RecordChild2, // #1 = $Vm
/*39704*/         OPC_CheckChild2Type, MVT::v2i32,
/*39706*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39708*/         OPC_EmitInteger, MVT::i32, 14, 
/*39711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39714*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 64:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->39751
/*39727*/         OPC_CheckChild1Type, MVT::v8i16,
/*39729*/         OPC_RecordChild2, // #1 = $Vm
/*39730*/         OPC_CheckChild2Type, MVT::v8i16,
/*39732*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39734*/         OPC_EmitInteger, MVT::i32, 14, 
/*39737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 64:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->39777
/*39753*/         OPC_CheckChild1Type, MVT::v4i32,
/*39755*/         OPC_RecordChild2, // #1 = $Vm
/*39756*/         OPC_CheckChild2Type, MVT::v4i32,
/*39758*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39760*/         OPC_EmitInteger, MVT::i32, 14, 
/*39763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 64:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*39778*/     0, /*End of Scope*/
/*39779*/   /*Scope*/ 55|128,5/*695*/, /*->40476*/
/*39781*/     OPC_CheckInteger, 70, 
/*39783*/     OPC_MoveParent,
/*39784*/     OPC_Scope, 55|128,1/*183*/, /*->39970*/ // 5 children in Scope
/*39787*/       OPC_RecordChild1, // #0 = $Vn
/*39788*/       OPC_Scope, 44, /*->39834*/ // 4 children in Scope
/*39790*/         OPC_CheckChild1Type, MVT::v4i16,
/*39792*/         OPC_MoveChild, 2,
/*39794*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39797*/         OPC_RecordChild0, // #1 = $Vm
/*39798*/         OPC_CheckChild0Type, MVT::v4i16,
/*39800*/         OPC_RecordChild1, // #2 = $lane
/*39801*/         OPC_MoveChild, 1,
/*39803*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39806*/         OPC_MoveParent,
/*39807*/         OPC_CheckType, MVT::v4i16,
/*39809*/         OPC_MoveParent,
/*39810*/         OPC_CheckType, MVT::v4i16,
/*39812*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39814*/         OPC_EmitConvertToTarget, 2,
/*39816*/         OPC_EmitInteger, MVT::i32, 14, 
/*39819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39834*/       /*Scope*/ 44, /*->39879*/
/*39835*/         OPC_CheckChild1Type, MVT::v2i32,
/*39837*/         OPC_MoveChild, 2,
/*39839*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39842*/         OPC_RecordChild0, // #1 = $Vm
/*39843*/         OPC_CheckChild0Type, MVT::v2i32,
/*39845*/         OPC_RecordChild1, // #2 = $lane
/*39846*/         OPC_MoveChild, 1,
/*39848*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39851*/         OPC_MoveParent,
/*39852*/         OPC_CheckType, MVT::v2i32,
/*39854*/         OPC_MoveParent,
/*39855*/         OPC_CheckType, MVT::v2i32,
/*39857*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39859*/         OPC_EmitConvertToTarget, 2,
/*39861*/         OPC_EmitInteger, MVT::i32, 14, 
/*39864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39867*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39879*/       /*Scope*/ 44, /*->39924*/
/*39880*/         OPC_CheckChild1Type, MVT::v8i16,
/*39882*/         OPC_MoveChild, 2,
/*39884*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39887*/         OPC_RecordChild0, // #1 = $Vm
/*39888*/         OPC_CheckChild0Type, MVT::v4i16,
/*39890*/         OPC_RecordChild1, // #2 = $lane
/*39891*/         OPC_MoveChild, 1,
/*39893*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39896*/         OPC_MoveParent,
/*39897*/         OPC_CheckType, MVT::v8i16,
/*39899*/         OPC_MoveParent,
/*39900*/         OPC_CheckType, MVT::v8i16,
/*39902*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39904*/         OPC_EmitConvertToTarget, 2,
/*39906*/         OPC_EmitInteger, MVT::i32, 14, 
/*39909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39924*/       /*Scope*/ 44, /*->39969*/
/*39925*/         OPC_CheckChild1Type, MVT::v4i32,
/*39927*/         OPC_MoveChild, 2,
/*39929*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39932*/         OPC_RecordChild0, // #1 = $Vm
/*39933*/         OPC_CheckChild0Type, MVT::v2i32,
/*39935*/         OPC_RecordChild1, // #2 = $lane
/*39936*/         OPC_MoveChild, 1,
/*39938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39941*/         OPC_MoveParent,
/*39942*/         OPC_CheckType, MVT::v4i32,
/*39944*/         OPC_MoveParent,
/*39945*/         OPC_CheckType, MVT::v4i32,
/*39947*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39949*/         OPC_EmitConvertToTarget, 2,
/*39951*/         OPC_EmitInteger, MVT::i32, 14, 
/*39954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39969*/       0, /*End of Scope*/
/*39970*/     /*Scope*/ 24|128,1/*152*/, /*->40124*/
/*39972*/       OPC_MoveChild, 1,
/*39974*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39977*/       OPC_RecordChild0, // #0 = $Vm
/*39978*/       OPC_Scope, 71, /*->40051*/ // 2 children in Scope
/*39980*/         OPC_CheckChild0Type, MVT::v4i16,
/*39982*/         OPC_RecordChild1, // #1 = $lane
/*39983*/         OPC_MoveChild, 1,
/*39985*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39988*/         OPC_MoveParent,
/*39989*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->40020
/*39992*/           OPC_MoveParent,
/*39993*/           OPC_RecordChild2, // #2 = $Vn
/*39994*/           OPC_CheckChild2Type, MVT::v4i16,
/*39996*/           OPC_CheckType, MVT::v4i16,
/*39998*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40000*/           OPC_EmitConvertToTarget, 1,
/*40002*/           OPC_EmitInteger, MVT::i32, 14, 
/*40005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 70:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->40050
/*40022*/           OPC_MoveParent,
/*40023*/           OPC_RecordChild2, // #2 = $Vn
/*40024*/           OPC_CheckChild2Type, MVT::v8i16,
/*40026*/           OPC_CheckType, MVT::v8i16,
/*40028*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40030*/           OPC_EmitConvertToTarget, 1,
/*40032*/           OPC_EmitInteger, MVT::i32, 14, 
/*40035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40038*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 70:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40051*/       /*Scope*/ 71, /*->40123*/
/*40052*/         OPC_CheckChild0Type, MVT::v2i32,
/*40054*/         OPC_RecordChild1, // #1 = $lane
/*40055*/         OPC_MoveChild, 1,
/*40057*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40060*/         OPC_MoveParent,
/*40061*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->40092
/*40064*/           OPC_MoveParent,
/*40065*/           OPC_RecordChild2, // #2 = $Vn
/*40066*/           OPC_CheckChild2Type, MVT::v2i32,
/*40068*/           OPC_CheckType, MVT::v2i32,
/*40070*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40072*/           OPC_EmitConvertToTarget, 1,
/*40074*/           OPC_EmitInteger, MVT::i32, 14, 
/*40077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40080*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 70:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->40122
/*40094*/           OPC_MoveParent,
/*40095*/           OPC_RecordChild2, // #2 = $Vn
/*40096*/           OPC_CheckChild2Type, MVT::v4i32,
/*40098*/           OPC_CheckType, MVT::v4i32,
/*40100*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40102*/           OPC_EmitConvertToTarget, 1,
/*40104*/           OPC_EmitInteger, MVT::i32, 14, 
/*40107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 70:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40123*/       0, /*End of Scope*/
/*40124*/     /*Scope*/ 123, /*->40248*/
/*40125*/       OPC_RecordChild1, // #0 = $src1
/*40126*/       OPC_Scope, 59, /*->40187*/ // 2 children in Scope
/*40128*/         OPC_CheckChild1Type, MVT::v8i16,
/*40130*/         OPC_MoveChild, 2,
/*40132*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40135*/         OPC_RecordChild0, // #1 = $src2
/*40136*/         OPC_CheckChild0Type, MVT::v8i16,
/*40138*/         OPC_RecordChild1, // #2 = $lane
/*40139*/         OPC_MoveChild, 1,
/*40141*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40144*/         OPC_MoveParent,
/*40145*/         OPC_CheckType, MVT::v8i16,
/*40147*/         OPC_MoveParent,
/*40148*/         OPC_CheckType, MVT::v8i16,
/*40150*/         OPC_EmitConvertToTarget, 2,
/*40152*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*40155*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*40164*/         OPC_EmitConvertToTarget, 2,
/*40166*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*40169*/         OPC_EmitInteger, MVT::i32, 14, 
/*40172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40175*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40187*/       /*Scope*/ 59, /*->40247*/
/*40188*/         OPC_CheckChild1Type, MVT::v4i32,
/*40190*/         OPC_MoveChild, 2,
/*40192*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40195*/         OPC_RecordChild0, // #1 = $src2
/*40196*/         OPC_CheckChild0Type, MVT::v4i32,
/*40198*/         OPC_RecordChild1, // #2 = $lane
/*40199*/         OPC_MoveChild, 1,
/*40201*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40204*/         OPC_MoveParent,
/*40205*/         OPC_CheckType, MVT::v4i32,
/*40207*/         OPC_MoveParent,
/*40208*/         OPC_CheckType, MVT::v4i32,
/*40210*/         OPC_EmitConvertToTarget, 2,
/*40212*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*40215*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*40224*/         OPC_EmitConvertToTarget, 2,
/*40226*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*40229*/         OPC_EmitInteger, MVT::i32, 14, 
/*40232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40247*/       0, /*End of Scope*/
/*40248*/     /*Scope*/ 118, /*->40367*/
/*40249*/       OPC_MoveChild, 1,
/*40251*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40254*/       OPC_RecordChild0, // #0 = $src2
/*40255*/       OPC_Scope, 54, /*->40311*/ // 2 children in Scope
/*40257*/         OPC_CheckChild0Type, MVT::v8i16,
/*40259*/         OPC_RecordChild1, // #1 = $lane
/*40260*/         OPC_MoveChild, 1,
/*40262*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40265*/         OPC_MoveParent,
/*40266*/         OPC_CheckType, MVT::v8i16,
/*40268*/         OPC_MoveParent,
/*40269*/         OPC_RecordChild2, // #2 = $src1
/*40270*/         OPC_CheckChild2Type, MVT::v8i16,
/*40272*/         OPC_CheckType, MVT::v8i16,
/*40274*/         OPC_EmitConvertToTarget, 1,
/*40276*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*40279*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*40288*/         OPC_EmitConvertToTarget, 1,
/*40290*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*40293*/         OPC_EmitInteger, MVT::i32, 14, 
/*40296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40311*/       /*Scope*/ 54, /*->40366*/
/*40312*/         OPC_CheckChild0Type, MVT::v4i32,
/*40314*/         OPC_RecordChild1, // #1 = $lane
/*40315*/         OPC_MoveChild, 1,
/*40317*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40320*/         OPC_MoveParent,
/*40321*/         OPC_CheckType, MVT::v4i32,
/*40323*/         OPC_MoveParent,
/*40324*/         OPC_RecordChild2, // #2 = $src1
/*40325*/         OPC_CheckChild2Type, MVT::v4i32,
/*40327*/         OPC_CheckType, MVT::v4i32,
/*40329*/         OPC_EmitConvertToTarget, 1,
/*40331*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*40334*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*40343*/         OPC_EmitConvertToTarget, 1,
/*40345*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*40348*/         OPC_EmitInteger, MVT::i32, 14, 
/*40351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40366*/       0, /*End of Scope*/
/*40367*/     /*Scope*/ 107, /*->40475*/
/*40368*/       OPC_RecordChild1, // #0 = $Vn
/*40369*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->40396
/*40372*/         OPC_CheckChild1Type, MVT::v4i16,
/*40374*/         OPC_RecordChild2, // #1 = $Vm
/*40375*/         OPC_CheckChild2Type, MVT::v4i16,
/*40377*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40379*/         OPC_EmitInteger, MVT::i32, 14, 
/*40382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->40422
/*40398*/         OPC_CheckChild1Type, MVT::v2i32,
/*40400*/         OPC_RecordChild2, // #1 = $Vm
/*40401*/         OPC_CheckChild2Type, MVT::v2i32,
/*40403*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40405*/         OPC_EmitInteger, MVT::i32, 14, 
/*40408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->40448
/*40424*/         OPC_CheckChild1Type, MVT::v8i16,
/*40426*/         OPC_RecordChild2, // #1 = $Vm
/*40427*/         OPC_CheckChild2Type, MVT::v8i16,
/*40429*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40431*/         OPC_EmitInteger, MVT::i32, 14, 
/*40434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->40474
/*40450*/         OPC_CheckChild1Type, MVT::v4i32,
/*40452*/         OPC_RecordChild2, // #1 = $Vm
/*40453*/         OPC_CheckChild2Type, MVT::v4i32,
/*40455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40457*/         OPC_EmitInteger, MVT::i32, 14, 
/*40460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*40475*/     0, /*End of Scope*/
/*40476*/   /*Scope*/ 116|128,1/*244*/, /*->40722*/
/*40478*/     OPC_CheckInteger, 65, 
/*40480*/     OPC_MoveParent,
/*40481*/     OPC_Scope, 93, /*->40576*/ // 3 children in Scope
/*40483*/       OPC_RecordChild1, // #0 = $Vn
/*40484*/       OPC_Scope, 44, /*->40530*/ // 2 children in Scope
/*40486*/         OPC_CheckChild1Type, MVT::v4i16,
/*40488*/         OPC_MoveChild, 2,
/*40490*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40493*/         OPC_RecordChild0, // #1 = $Vm
/*40494*/         OPC_CheckChild0Type, MVT::v4i16,
/*40496*/         OPC_RecordChild1, // #2 = $lane
/*40497*/         OPC_MoveChild, 1,
/*40499*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40502*/         OPC_MoveParent,
/*40503*/         OPC_CheckType, MVT::v4i16,
/*40505*/         OPC_MoveParent,
/*40506*/         OPC_CheckType, MVT::v4i32,
/*40508*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40510*/         OPC_EmitConvertToTarget, 2,
/*40512*/         OPC_EmitInteger, MVT::i32, 14, 
/*40515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40530*/       /*Scope*/ 44, /*->40575*/
/*40531*/         OPC_CheckChild1Type, MVT::v2i32,
/*40533*/         OPC_MoveChild, 2,
/*40535*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40538*/         OPC_RecordChild0, // #1 = $Vm
/*40539*/         OPC_CheckChild0Type, MVT::v2i32,
/*40541*/         OPC_RecordChild1, // #2 = $lane
/*40542*/         OPC_MoveChild, 1,
/*40544*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40547*/         OPC_MoveParent,
/*40548*/         OPC_CheckType, MVT::v2i32,
/*40550*/         OPC_MoveParent,
/*40551*/         OPC_CheckType, MVT::v2i64,
/*40553*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40555*/         OPC_EmitConvertToTarget, 2,
/*40557*/         OPC_EmitInteger, MVT::i32, 14, 
/*40560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40563*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40575*/       0, /*End of Scope*/
/*40576*/     /*Scope*/ 88, /*->40665*/
/*40577*/       OPC_MoveChild, 1,
/*40579*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40582*/       OPC_RecordChild0, // #0 = $Vm
/*40583*/       OPC_Scope, 39, /*->40624*/ // 2 children in Scope
/*40585*/         OPC_CheckChild0Type, MVT::v4i16,
/*40587*/         OPC_RecordChild1, // #1 = $lane
/*40588*/         OPC_MoveChild, 1,
/*40590*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40593*/         OPC_MoveParent,
/*40594*/         OPC_CheckType, MVT::v4i16,
/*40596*/         OPC_MoveParent,
/*40597*/         OPC_RecordChild2, // #2 = $Vn
/*40598*/         OPC_CheckChild2Type, MVT::v4i16,
/*40600*/         OPC_CheckType, MVT::v4i32,
/*40602*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40604*/         OPC_EmitConvertToTarget, 1,
/*40606*/         OPC_EmitInteger, MVT::i32, 14, 
/*40609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40624*/       /*Scope*/ 39, /*->40664*/
/*40625*/         OPC_CheckChild0Type, MVT::v2i32,
/*40627*/         OPC_RecordChild1, // #1 = $lane
/*40628*/         OPC_MoveChild, 1,
/*40630*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40633*/         OPC_MoveParent,
/*40634*/         OPC_CheckType, MVT::v2i32,
/*40636*/         OPC_MoveParent,
/*40637*/         OPC_RecordChild2, // #2 = $Vn
/*40638*/         OPC_CheckChild2Type, MVT::v2i32,
/*40640*/         OPC_CheckType, MVT::v2i64,
/*40642*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40644*/         OPC_EmitConvertToTarget, 1,
/*40646*/         OPC_EmitInteger, MVT::i32, 14, 
/*40649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40664*/       0, /*End of Scope*/
/*40665*/     /*Scope*/ 55, /*->40721*/
/*40666*/       OPC_RecordChild1, // #0 = $Vn
/*40667*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->40694
/*40670*/         OPC_CheckChild1Type, MVT::v4i16,
/*40672*/         OPC_RecordChild2, // #1 = $Vm
/*40673*/         OPC_CheckChild2Type, MVT::v4i16,
/*40675*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40677*/         OPC_EmitInteger, MVT::i32, 14, 
/*40680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 65:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->40720
/*40696*/         OPC_CheckChild1Type, MVT::v2i32,
/*40698*/         OPC_RecordChild2, // #1 = $Vm
/*40699*/         OPC_CheckChild2Type, MVT::v2i32,
/*40701*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40703*/         OPC_EmitInteger, MVT::i32, 14, 
/*40706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 65:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*40721*/     0, /*End of Scope*/
/*40722*/   /*Scope*/ 62|128,2/*318*/, /*->41042*/
/*40724*/     OPC_CheckInteger, 62, 
/*40726*/     OPC_MoveParent,
/*40727*/     OPC_RecordChild1, // #0 = $src1
/*40728*/     OPC_Scope, 77, /*->40807*/ // 4 children in Scope
/*40730*/       OPC_CheckChild1Type, MVT::v4i32,
/*40732*/       OPC_RecordChild2, // #1 = $Vn
/*40733*/       OPC_CheckChild2Type, MVT::v4i16,
/*40735*/       OPC_Scope, 43, /*->40780*/ // 2 children in Scope
/*40737*/         OPC_MoveChild, 3,
/*40739*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40742*/         OPC_RecordChild0, // #2 = $Vm
/*40743*/         OPC_CheckChild0Type, MVT::v4i16,
/*40745*/         OPC_RecordChild1, // #3 = $lane
/*40746*/         OPC_MoveChild, 1,
/*40748*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40751*/         OPC_MoveParent,
/*40752*/         OPC_CheckType, MVT::v4i16,
/*40754*/         OPC_MoveParent,
/*40755*/         OPC_CheckType, MVT::v4i32,
/*40757*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40759*/         OPC_EmitConvertToTarget, 3,
/*40761*/         OPC_EmitInteger, MVT::i32, 14, 
/*40764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40767*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40780*/       /*Scope*/ 25, /*->40806*/
/*40781*/         OPC_RecordChild3, // #2 = $Vm
/*40782*/         OPC_CheckChild3Type, MVT::v4i16,
/*40784*/         OPC_CheckType, MVT::v4i32,
/*40786*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40788*/         OPC_EmitInteger, MVT::i32, 14, 
/*40791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40806*/       0, /*End of Scope*/
/*40807*/     /*Scope*/ 77, /*->40885*/
/*40808*/       OPC_CheckChild1Type, MVT::v2i64,
/*40810*/       OPC_RecordChild2, // #1 = $Vn
/*40811*/       OPC_CheckChild2Type, MVT::v2i32,
/*40813*/       OPC_Scope, 43, /*->40858*/ // 2 children in Scope
/*40815*/         OPC_MoveChild, 3,
/*40817*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40820*/         OPC_RecordChild0, // #2 = $Vm
/*40821*/         OPC_CheckChild0Type, MVT::v2i32,
/*40823*/         OPC_RecordChild1, // #3 = $lane
/*40824*/         OPC_MoveChild, 1,
/*40826*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40829*/         OPC_MoveParent,
/*40830*/         OPC_CheckType, MVT::v2i32,
/*40832*/         OPC_MoveParent,
/*40833*/         OPC_CheckType, MVT::v2i64,
/*40835*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40837*/         OPC_EmitConvertToTarget, 3,
/*40839*/         OPC_EmitInteger, MVT::i32, 14, 
/*40842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40858*/       /*Scope*/ 25, /*->40884*/
/*40859*/         OPC_RecordChild3, // #2 = $Vm
/*40860*/         OPC_CheckChild3Type, MVT::v2i32,
/*40862*/         OPC_CheckType, MVT::v2i64,
/*40864*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40866*/         OPC_EmitInteger, MVT::i32, 14, 
/*40869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40884*/       0, /*End of Scope*/
/*40885*/     /*Scope*/ 77, /*->40963*/
/*40886*/       OPC_CheckChild1Type, MVT::v4i16,
/*40888*/       OPC_RecordChild2, // #1 = $src1
/*40889*/       OPC_CheckChild2Type, MVT::v4i32,
/*40891*/       OPC_Scope, 43, /*->40936*/ // 2 children in Scope
/*40893*/         OPC_MoveChild, 3,
/*40895*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40898*/         OPC_RecordChild0, // #2 = $Vm
/*40899*/         OPC_CheckChild0Type, MVT::v4i16,
/*40901*/         OPC_RecordChild1, // #3 = $lane
/*40902*/         OPC_MoveChild, 1,
/*40904*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40907*/         OPC_MoveParent,
/*40908*/         OPC_CheckType, MVT::v4i16,
/*40910*/         OPC_MoveParent,
/*40911*/         OPC_CheckType, MVT::v4i32,
/*40913*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40915*/         OPC_EmitConvertToTarget, 3,
/*40917*/         OPC_EmitInteger, MVT::i32, 14, 
/*40920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40936*/       /*Scope*/ 25, /*->40962*/
/*40937*/         OPC_RecordChild3, // #2 = $Vm
/*40938*/         OPC_CheckChild3Type, MVT::v4i16,
/*40940*/         OPC_CheckType, MVT::v4i32,
/*40942*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40944*/         OPC_EmitInteger, MVT::i32, 14, 
/*40947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 62:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40962*/       0, /*End of Scope*/
/*40963*/     /*Scope*/ 77, /*->41041*/
/*40964*/       OPC_CheckChild1Type, MVT::v2i32,
/*40966*/       OPC_RecordChild2, // #1 = $src1
/*40967*/       OPC_CheckChild2Type, MVT::v2i64,
/*40969*/       OPC_Scope, 43, /*->41014*/ // 2 children in Scope
/*40971*/         OPC_MoveChild, 3,
/*40973*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40976*/         OPC_RecordChild0, // #2 = $Vm
/*40977*/         OPC_CheckChild0Type, MVT::v2i32,
/*40979*/         OPC_RecordChild1, // #3 = $lane
/*40980*/         OPC_MoveChild, 1,
/*40982*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40985*/         OPC_MoveParent,
/*40986*/         OPC_CheckType, MVT::v2i32,
/*40988*/         OPC_MoveParent,
/*40989*/         OPC_CheckType, MVT::v2i64,
/*40991*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40993*/         OPC_EmitConvertToTarget, 3,
/*40995*/         OPC_EmitInteger, MVT::i32, 14, 
/*40998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41014*/       /*Scope*/ 25, /*->41040*/
/*41015*/         OPC_RecordChild3, // #2 = $Vm
/*41016*/         OPC_CheckChild3Type, MVT::v2i32,
/*41018*/         OPC_CheckType, MVT::v2i64,
/*41020*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41022*/         OPC_EmitInteger, MVT::i32, 14, 
/*41025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 62:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41040*/       0, /*End of Scope*/
/*41041*/     0, /*End of Scope*/
/*41042*/   /*Scope*/ 62|128,2/*318*/, /*->41362*/
/*41044*/     OPC_CheckInteger, 63, 
/*41046*/     OPC_MoveParent,
/*41047*/     OPC_RecordChild1, // #0 = $src1
/*41048*/     OPC_Scope, 77, /*->41127*/ // 4 children in Scope
/*41050*/       OPC_CheckChild1Type, MVT::v4i32,
/*41052*/       OPC_RecordChild2, // #1 = $Vn
/*41053*/       OPC_CheckChild2Type, MVT::v4i16,
/*41055*/       OPC_Scope, 43, /*->41100*/ // 2 children in Scope
/*41057*/         OPC_MoveChild, 3,
/*41059*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41062*/         OPC_RecordChild0, // #2 = $Vm
/*41063*/         OPC_CheckChild0Type, MVT::v4i16,
/*41065*/         OPC_RecordChild1, // #3 = $lane
/*41066*/         OPC_MoveChild, 1,
/*41068*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41071*/         OPC_MoveParent,
/*41072*/         OPC_CheckType, MVT::v4i16,
/*41074*/         OPC_MoveParent,
/*41075*/         OPC_CheckType, MVT::v4i32,
/*41077*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41079*/         OPC_EmitConvertToTarget, 3,
/*41081*/         OPC_EmitInteger, MVT::i32, 14, 
/*41084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41100*/       /*Scope*/ 25, /*->41126*/
/*41101*/         OPC_RecordChild3, // #2 = $Vm
/*41102*/         OPC_CheckChild3Type, MVT::v4i16,
/*41104*/         OPC_CheckType, MVT::v4i32,
/*41106*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41108*/         OPC_EmitInteger, MVT::i32, 14, 
/*41111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41126*/       0, /*End of Scope*/
/*41127*/     /*Scope*/ 77, /*->41205*/
/*41128*/       OPC_CheckChild1Type, MVT::v2i64,
/*41130*/       OPC_RecordChild2, // #1 = $Vn
/*41131*/       OPC_CheckChild2Type, MVT::v2i32,
/*41133*/       OPC_Scope, 43, /*->41178*/ // 2 children in Scope
/*41135*/         OPC_MoveChild, 3,
/*41137*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41140*/         OPC_RecordChild0, // #2 = $Vm
/*41141*/         OPC_CheckChild0Type, MVT::v2i32,
/*41143*/         OPC_RecordChild1, // #3 = $lane
/*41144*/         OPC_MoveChild, 1,
/*41146*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41149*/         OPC_MoveParent,
/*41150*/         OPC_CheckType, MVT::v2i32,
/*41152*/         OPC_MoveParent,
/*41153*/         OPC_CheckType, MVT::v2i64,
/*41155*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41157*/         OPC_EmitConvertToTarget, 3,
/*41159*/         OPC_EmitInteger, MVT::i32, 14, 
/*41162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41178*/       /*Scope*/ 25, /*->41204*/
/*41179*/         OPC_RecordChild3, // #2 = $Vm
/*41180*/         OPC_CheckChild3Type, MVT::v2i32,
/*41182*/         OPC_CheckType, MVT::v2i64,
/*41184*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41186*/         OPC_EmitInteger, MVT::i32, 14, 
/*41189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41192*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41204*/       0, /*End of Scope*/
/*41205*/     /*Scope*/ 77, /*->41283*/
/*41206*/       OPC_CheckChild1Type, MVT::v4i16,
/*41208*/       OPC_RecordChild2, // #1 = $src1
/*41209*/       OPC_CheckChild2Type, MVT::v4i32,
/*41211*/       OPC_Scope, 43, /*->41256*/ // 2 children in Scope
/*41213*/         OPC_MoveChild, 3,
/*41215*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41218*/         OPC_RecordChild0, // #2 = $Vm
/*41219*/         OPC_CheckChild0Type, MVT::v4i16,
/*41221*/         OPC_RecordChild1, // #3 = $lane
/*41222*/         OPC_MoveChild, 1,
/*41224*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41227*/         OPC_MoveParent,
/*41228*/         OPC_CheckType, MVT::v4i16,
/*41230*/         OPC_MoveParent,
/*41231*/         OPC_CheckType, MVT::v4i32,
/*41233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41235*/         OPC_EmitConvertToTarget, 3,
/*41237*/         OPC_EmitInteger, MVT::i32, 14, 
/*41240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41256*/       /*Scope*/ 25, /*->41282*/
/*41257*/         OPC_RecordChild3, // #2 = $Vm
/*41258*/         OPC_CheckChild3Type, MVT::v4i16,
/*41260*/         OPC_CheckType, MVT::v4i32,
/*41262*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41264*/         OPC_EmitInteger, MVT::i32, 14, 
/*41267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 63:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41282*/       0, /*End of Scope*/
/*41283*/     /*Scope*/ 77, /*->41361*/
/*41284*/       OPC_CheckChild1Type, MVT::v2i32,
/*41286*/       OPC_RecordChild2, // #1 = $src1
/*41287*/       OPC_CheckChild2Type, MVT::v2i64,
/*41289*/       OPC_Scope, 43, /*->41334*/ // 2 children in Scope
/*41291*/         OPC_MoveChild, 3,
/*41293*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41296*/         OPC_RecordChild0, // #2 = $Vm
/*41297*/         OPC_CheckChild0Type, MVT::v2i32,
/*41299*/         OPC_RecordChild1, // #3 = $lane
/*41300*/         OPC_MoveChild, 1,
/*41302*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41305*/         OPC_MoveParent,
/*41306*/         OPC_CheckType, MVT::v2i32,
/*41308*/         OPC_MoveParent,
/*41309*/         OPC_CheckType, MVT::v2i64,
/*41311*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41313*/         OPC_EmitConvertToTarget, 3,
/*41315*/         OPC_EmitInteger, MVT::i32, 14, 
/*41318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41321*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41334*/       /*Scope*/ 25, /*->41360*/
/*41335*/         OPC_RecordChild3, // #2 = $Vm
/*41336*/         OPC_CheckChild3Type, MVT::v2i32,
/*41338*/         OPC_CheckType, MVT::v2i64,
/*41340*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41342*/         OPC_EmitInteger, MVT::i32, 14, 
/*41345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 63:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41360*/       0, /*End of Scope*/
/*41361*/     0, /*End of Scope*/
/*41362*/   /*Scope*/ 72, /*->41435*/
/*41363*/     OPC_CheckInteger, 25, 
/*41365*/     OPC_MoveParent,
/*41366*/     OPC_RecordChild1, // #0 = $Vm
/*41367*/     OPC_Scope, 32, /*->41401*/ // 2 children in Scope
/*41369*/       OPC_CheckChild1Type, MVT::v2f32,
/*41371*/       OPC_RecordChild2, // #1 = $SIMM
/*41372*/       OPC_MoveChild, 2,
/*41374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41377*/       OPC_MoveParent,
/*41378*/       OPC_CheckType, MVT::v2i32,
/*41380*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41382*/       OPC_EmitConvertToTarget, 1,
/*41384*/       OPC_EmitInteger, MVT::i32, 14, 
/*41387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*41401*/     /*Scope*/ 32, /*->41434*/
/*41402*/       OPC_CheckChild1Type, MVT::v4f32,
/*41404*/       OPC_RecordChild2, // #1 = $SIMM
/*41405*/       OPC_MoveChild, 2,
/*41407*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41410*/       OPC_MoveParent,
/*41411*/       OPC_CheckType, MVT::v4i32,
/*41413*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41415*/       OPC_EmitConvertToTarget, 1,
/*41417*/       OPC_EmitInteger, MVT::i32, 14, 
/*41420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41423*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 25:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*41434*/     0, /*End of Scope*/
/*41435*/   /*Scope*/ 72, /*->41508*/
/*41436*/     OPC_CheckInteger, 26, 
/*41438*/     OPC_MoveParent,
/*41439*/     OPC_RecordChild1, // #0 = $Vm
/*41440*/     OPC_Scope, 32, /*->41474*/ // 2 children in Scope
/*41442*/       OPC_CheckChild1Type, MVT::v2f32,
/*41444*/       OPC_RecordChild2, // #1 = $SIMM
/*41445*/       OPC_MoveChild, 2,
/*41447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41450*/       OPC_MoveParent,
/*41451*/       OPC_CheckType, MVT::v2i32,
/*41453*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41455*/       OPC_EmitConvertToTarget, 1,
/*41457*/       OPC_EmitInteger, MVT::i32, 14, 
/*41460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 26:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*41474*/     /*Scope*/ 32, /*->41507*/
/*41475*/       OPC_CheckChild1Type, MVT::v4f32,
/*41477*/       OPC_RecordChild2, // #1 = $SIMM
/*41478*/       OPC_MoveChild, 2,
/*41480*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41483*/       OPC_MoveParent,
/*41484*/       OPC_CheckType, MVT::v4i32,
/*41486*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41488*/       OPC_EmitConvertToTarget, 1,
/*41490*/       OPC_EmitInteger, MVT::i32, 14, 
/*41493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 26:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*41507*/     0, /*End of Scope*/
/*41508*/   /*Scope*/ 34|128,1/*162*/, /*->41672*/
/*41510*/     OPC_CheckInteger, 31, 
/*41512*/     OPC_MoveParent,
/*41513*/     OPC_RecordChild1, // #0 = $Vn
/*41514*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41541
/*41517*/       OPC_CheckChild1Type, MVT::v4i16,
/*41519*/       OPC_RecordChild2, // #1 = $Vm
/*41520*/       OPC_CheckChild2Type, MVT::v4i16,
/*41522*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41524*/       OPC_EmitInteger, MVT::i32, 14, 
/*41527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 31:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41567
/*41543*/       OPC_CheckChild1Type, MVT::v2i32,
/*41545*/       OPC_RecordChild2, // #1 = $Vm
/*41546*/       OPC_CheckChild2Type, MVT::v2i32,
/*41548*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41550*/       OPC_EmitInteger, MVT::i32, 14, 
/*41553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41556*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 31:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41593
/*41569*/       OPC_CheckChild1Type, MVT::v8i16,
/*41571*/       OPC_RecordChild2, // #1 = $Vm
/*41572*/       OPC_CheckChild2Type, MVT::v8i16,
/*41574*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41576*/       OPC_EmitInteger, MVT::i32, 14, 
/*41579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 31:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41619
/*41595*/       OPC_CheckChild1Type, MVT::v4i32,
/*41597*/       OPC_RecordChild2, // #1 = $Vm
/*41598*/       OPC_CheckChild2Type, MVT::v4i32,
/*41600*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41602*/       OPC_EmitInteger, MVT::i32, 14, 
/*41605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 31:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41645
/*41621*/       OPC_CheckChild1Type, MVT::v8i8,
/*41623*/       OPC_RecordChild2, // #1 = $Vm
/*41624*/       OPC_CheckChild2Type, MVT::v8i8,
/*41626*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41628*/       OPC_EmitInteger, MVT::i32, 14, 
/*41631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 31:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41671
/*41647*/       OPC_CheckChild1Type, MVT::v16i8,
/*41649*/       OPC_RecordChild2, // #1 = $Vm
/*41650*/       OPC_CheckChild2Type, MVT::v16i8,
/*41652*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41654*/       OPC_EmitInteger, MVT::i32, 14, 
/*41657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41660*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 31:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*41672*/   /*Scope*/ 34|128,1/*162*/, /*->41836*/
/*41674*/     OPC_CheckInteger, 32, 
/*41676*/     OPC_MoveParent,
/*41677*/     OPC_RecordChild1, // #0 = $Vn
/*41678*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41705
/*41681*/       OPC_CheckChild1Type, MVT::v4i16,
/*41683*/       OPC_RecordChild2, // #1 = $Vm
/*41684*/       OPC_CheckChild2Type, MVT::v4i16,
/*41686*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41688*/       OPC_EmitInteger, MVT::i32, 14, 
/*41691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41731
/*41707*/       OPC_CheckChild1Type, MVT::v2i32,
/*41709*/       OPC_RecordChild2, // #1 = $Vm
/*41710*/       OPC_CheckChild2Type, MVT::v2i32,
/*41712*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41714*/       OPC_EmitInteger, MVT::i32, 14, 
/*41717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41757
/*41733*/       OPC_CheckChild1Type, MVT::v8i16,
/*41735*/       OPC_RecordChild2, // #1 = $Vm
/*41736*/       OPC_CheckChild2Type, MVT::v8i16,
/*41738*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41740*/       OPC_EmitInteger, MVT::i32, 14, 
/*41743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41783
/*41759*/       OPC_CheckChild1Type, MVT::v4i32,
/*41761*/       OPC_RecordChild2, // #1 = $Vm
/*41762*/       OPC_CheckChild2Type, MVT::v4i32,
/*41764*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41766*/       OPC_EmitInteger, MVT::i32, 14, 
/*41769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41772*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41809
/*41785*/       OPC_CheckChild1Type, MVT::v8i8,
/*41787*/       OPC_RecordChild2, // #1 = $Vm
/*41788*/       OPC_CheckChild2Type, MVT::v8i8,
/*41790*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41792*/       OPC_EmitInteger, MVT::i32, 14, 
/*41795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41798*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41835
/*41811*/       OPC_CheckChild1Type, MVT::v16i8,
/*41813*/       OPC_RecordChild2, // #1 = $Vm
/*41814*/       OPC_CheckChild2Type, MVT::v16i8,
/*41816*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41818*/       OPC_EmitInteger, MVT::i32, 14, 
/*41821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*41836*/   /*Scope*/ 34|128,1/*162*/, /*->42000*/
/*41838*/     OPC_CheckInteger, 87, 
/*41840*/     OPC_MoveParent,
/*41841*/     OPC_RecordChild1, // #0 = $Vn
/*41842*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->41869
/*41845*/       OPC_CheckChild1Type, MVT::v4i16,
/*41847*/       OPC_RecordChild2, // #1 = $Vm
/*41848*/       OPC_CheckChild2Type, MVT::v4i16,
/*41850*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41852*/       OPC_EmitInteger, MVT::i32, 14, 
/*41855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->41895
/*41871*/       OPC_CheckChild1Type, MVT::v2i32,
/*41873*/       OPC_RecordChild2, // #1 = $Vm
/*41874*/       OPC_CheckChild2Type, MVT::v2i32,
/*41876*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41878*/       OPC_EmitInteger, MVT::i32, 14, 
/*41881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->41921
/*41897*/       OPC_CheckChild1Type, MVT::v8i16,
/*41899*/       OPC_RecordChild2, // #1 = $Vm
/*41900*/       OPC_CheckChild2Type, MVT::v8i16,
/*41902*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41904*/       OPC_EmitInteger, MVT::i32, 14, 
/*41907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->41947
/*41923*/       OPC_CheckChild1Type, MVT::v4i32,
/*41925*/       OPC_RecordChild2, // #1 = $Vm
/*41926*/       OPC_CheckChild2Type, MVT::v4i32,
/*41928*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41930*/       OPC_EmitInteger, MVT::i32, 14, 
/*41933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->41973
/*41949*/       OPC_CheckChild1Type, MVT::v8i8,
/*41951*/       OPC_RecordChild2, // #1 = $Vm
/*41952*/       OPC_CheckChild2Type, MVT::v8i8,
/*41954*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41956*/       OPC_EmitInteger, MVT::i32, 14, 
/*41959*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41962*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->41999
/*41975*/       OPC_CheckChild1Type, MVT::v16i8,
/*41977*/       OPC_RecordChild2, // #1 = $Vm
/*41978*/       OPC_CheckChild2Type, MVT::v16i8,
/*41980*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41982*/       OPC_EmitInteger, MVT::i32, 14, 
/*41985*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41988*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42000*/   /*Scope*/ 34|128,1/*162*/, /*->42164*/
/*42002*/     OPC_CheckInteger, 88, 
/*42004*/     OPC_MoveParent,
/*42005*/     OPC_RecordChild1, // #0 = $Vn
/*42006*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42033
/*42009*/       OPC_CheckChild1Type, MVT::v4i16,
/*42011*/       OPC_RecordChild2, // #1 = $Vm
/*42012*/       OPC_CheckChild2Type, MVT::v4i16,
/*42014*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42016*/       OPC_EmitInteger, MVT::i32, 14, 
/*42019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42059
/*42035*/       OPC_CheckChild1Type, MVT::v2i32,
/*42037*/       OPC_RecordChild2, // #1 = $Vm
/*42038*/       OPC_CheckChild2Type, MVT::v2i32,
/*42040*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42042*/       OPC_EmitInteger, MVT::i32, 14, 
/*42045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42085
/*42061*/       OPC_CheckChild1Type, MVT::v8i16,
/*42063*/       OPC_RecordChild2, // #1 = $Vm
/*42064*/       OPC_CheckChild2Type, MVT::v8i16,
/*42066*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42068*/       OPC_EmitInteger, MVT::i32, 14, 
/*42071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42111
/*42087*/       OPC_CheckChild1Type, MVT::v4i32,
/*42089*/       OPC_RecordChild2, // #1 = $Vm
/*42090*/       OPC_CheckChild2Type, MVT::v4i32,
/*42092*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42094*/       OPC_EmitInteger, MVT::i32, 14, 
/*42097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42137
/*42113*/       OPC_CheckChild1Type, MVT::v8i8,
/*42115*/       OPC_RecordChild2, // #1 = $Vm
/*42116*/       OPC_CheckChild2Type, MVT::v8i8,
/*42118*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42120*/       OPC_EmitInteger, MVT::i32, 14, 
/*42123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42163
/*42139*/       OPC_CheckChild1Type, MVT::v16i8,
/*42141*/       OPC_RecordChild2, // #1 = $Vm
/*42142*/       OPC_CheckChild2Type, MVT::v16i8,
/*42144*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42146*/       OPC_EmitInteger, MVT::i32, 14, 
/*42149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42164*/   /*Scope*/ 86|128,1/*214*/, /*->42380*/
/*42166*/     OPC_CheckInteger, 60, 
/*42168*/     OPC_MoveParent,
/*42169*/     OPC_RecordChild1, // #0 = $Vn
/*42170*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42197
/*42173*/       OPC_CheckChild1Type, MVT::v4i16,
/*42175*/       OPC_RecordChild2, // #1 = $Vm
/*42176*/       OPC_CheckChild2Type, MVT::v4i16,
/*42178*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42180*/       OPC_EmitInteger, MVT::i32, 14, 
/*42183*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42186*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42223
/*42199*/       OPC_CheckChild1Type, MVT::v2i32,
/*42201*/       OPC_RecordChild2, // #1 = $Vm
/*42202*/       OPC_CheckChild2Type, MVT::v2i32,
/*42204*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42206*/       OPC_EmitInteger, MVT::i32, 14, 
/*42209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42249
/*42225*/       OPC_CheckChild1Type, MVT::v8i16,
/*42227*/       OPC_RecordChild2, // #1 = $Vm
/*42228*/       OPC_CheckChild2Type, MVT::v8i16,
/*42230*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42232*/       OPC_EmitInteger, MVT::i32, 14, 
/*42235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42275
/*42251*/       OPC_CheckChild1Type, MVT::v4i32,
/*42253*/       OPC_RecordChild2, // #1 = $Vm
/*42254*/       OPC_CheckChild2Type, MVT::v4i32,
/*42256*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42258*/       OPC_EmitInteger, MVT::i32, 14, 
/*42261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42301
/*42277*/       OPC_CheckChild1Type, MVT::v8i8,
/*42279*/       OPC_RecordChild2, // #1 = $Vm
/*42280*/       OPC_CheckChild2Type, MVT::v8i8,
/*42282*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42284*/       OPC_EmitInteger, MVT::i32, 14, 
/*42287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42327
/*42303*/       OPC_CheckChild1Type, MVT::v16i8,
/*42305*/       OPC_RecordChild2, // #1 = $Vm
/*42306*/       OPC_CheckChild2Type, MVT::v16i8,
/*42308*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42310*/       OPC_EmitInteger, MVT::i32, 14, 
/*42313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42353
/*42329*/       OPC_CheckChild1Type, MVT::v1i64,
/*42331*/       OPC_RecordChild2, // #1 = $Vm
/*42332*/       OPC_CheckChild2Type, MVT::v1i64,
/*42334*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42336*/       OPC_EmitInteger, MVT::i32, 14, 
/*42339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42342*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 60:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42379
/*42355*/       OPC_CheckChild1Type, MVT::v2i64,
/*42357*/       OPC_RecordChild2, // #1 = $Vm
/*42358*/       OPC_CheckChild2Type, MVT::v2i64,
/*42360*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42362*/       OPC_EmitInteger, MVT::i32, 14, 
/*42365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 60:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42380*/   /*Scope*/ 86|128,1/*214*/, /*->42596*/
/*42382*/     OPC_CheckInteger, 61, 
/*42384*/     OPC_MoveParent,
/*42385*/     OPC_RecordChild1, // #0 = $Vn
/*42386*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42413
/*42389*/       OPC_CheckChild1Type, MVT::v4i16,
/*42391*/       OPC_RecordChild2, // #1 = $Vm
/*42392*/       OPC_CheckChild2Type, MVT::v4i16,
/*42394*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42396*/       OPC_EmitInteger, MVT::i32, 14, 
/*42399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 61:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42439
/*42415*/       OPC_CheckChild1Type, MVT::v2i32,
/*42417*/       OPC_RecordChild2, // #1 = $Vm
/*42418*/       OPC_CheckChild2Type, MVT::v2i32,
/*42420*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42422*/       OPC_EmitInteger, MVT::i32, 14, 
/*42425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 61:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42465
/*42441*/       OPC_CheckChild1Type, MVT::v8i16,
/*42443*/       OPC_RecordChild2, // #1 = $Vm
/*42444*/       OPC_CheckChild2Type, MVT::v8i16,
/*42446*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42448*/       OPC_EmitInteger, MVT::i32, 14, 
/*42451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 61:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42491
/*42467*/       OPC_CheckChild1Type, MVT::v4i32,
/*42469*/       OPC_RecordChild2, // #1 = $Vm
/*42470*/       OPC_CheckChild2Type, MVT::v4i32,
/*42472*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42474*/       OPC_EmitInteger, MVT::i32, 14, 
/*42477*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42480*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 61:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42517
/*42493*/       OPC_CheckChild1Type, MVT::v8i8,
/*42495*/       OPC_RecordChild2, // #1 = $Vm
/*42496*/       OPC_CheckChild2Type, MVT::v8i8,
/*42498*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42500*/       OPC_EmitInteger, MVT::i32, 14, 
/*42503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 61:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42543
/*42519*/       OPC_CheckChild1Type, MVT::v16i8,
/*42521*/       OPC_RecordChild2, // #1 = $Vm
/*42522*/       OPC_CheckChild2Type, MVT::v16i8,
/*42524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42526*/       OPC_EmitInteger, MVT::i32, 14, 
/*42529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 61:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->42569
/*42545*/       OPC_CheckChild1Type, MVT::v1i64,
/*42547*/       OPC_RecordChild2, // #1 = $Vm
/*42548*/       OPC_CheckChild2Type, MVT::v1i64,
/*42550*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42552*/       OPC_EmitInteger, MVT::i32, 14, 
/*42555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 61:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->42595
/*42571*/       OPC_CheckChild1Type, MVT::v2i64,
/*42573*/       OPC_RecordChild2, // #1 = $Vm
/*42574*/       OPC_CheckChild2Type, MVT::v2i64,
/*42576*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42578*/       OPC_EmitInteger, MVT::i32, 14, 
/*42581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 61:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42596*/   /*Scope*/ 84, /*->42681*/
/*42597*/     OPC_CheckInteger, 20, 
/*42599*/     OPC_MoveParent,
/*42600*/     OPC_RecordChild1, // #0 = $Vn
/*42601*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->42628
/*42604*/       OPC_CheckChild1Type, MVT::v8i16,
/*42606*/       OPC_RecordChild2, // #1 = $Vm
/*42607*/       OPC_CheckChild2Type, MVT::v8i16,
/*42609*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42611*/       OPC_EmitInteger, MVT::i32, 14, 
/*42614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42617*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 20:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->42654
/*42630*/       OPC_CheckChild1Type, MVT::v4i32,
/*42632*/       OPC_RecordChild2, // #1 = $Vm
/*42633*/       OPC_CheckChild2Type, MVT::v4i32,
/*42635*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42637*/       OPC_EmitInteger, MVT::i32, 14, 
/*42640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 20:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42680
/*42656*/       OPC_CheckChild1Type, MVT::v2i64,
/*42658*/       OPC_RecordChild2, // #1 = $Vm
/*42659*/       OPC_CheckChild2Type, MVT::v2i64,
/*42661*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42663*/       OPC_EmitInteger, MVT::i32, 14, 
/*42666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 20:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42681*/   /*Scope*/ 84, /*->42766*/
/*42682*/     OPC_CheckInteger, 84, 
/*42684*/     OPC_MoveParent,
/*42685*/     OPC_RecordChild1, // #0 = $Vn
/*42686*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->42713
/*42689*/       OPC_CheckChild1Type, MVT::v8i16,
/*42691*/       OPC_RecordChild2, // #1 = $Vm
/*42692*/       OPC_CheckChild2Type, MVT::v8i16,
/*42694*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42696*/       OPC_EmitInteger, MVT::i32, 14, 
/*42699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 84:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->42739
/*42715*/       OPC_CheckChild1Type, MVT::v4i32,
/*42717*/       OPC_RecordChild2, // #1 = $Vm
/*42718*/       OPC_CheckChild2Type, MVT::v4i32,
/*42720*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42722*/       OPC_EmitInteger, MVT::i32, 14, 
/*42725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 84:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42765
/*42741*/       OPC_CheckChild1Type, MVT::v2i64,
/*42743*/       OPC_RecordChild2, // #1 = $Vm
/*42744*/       OPC_CheckChild2Type, MVT::v2i64,
/*42746*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42748*/       OPC_EmitInteger, MVT::i32, 14, 
/*42751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42754*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 84:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*42766*/   /*Scope*/ 58, /*->42825*/
/*42767*/     OPC_CheckInteger, 49, 
/*42769*/     OPC_MoveParent,
/*42770*/     OPC_RecordChild1, // #0 = $Vn
/*42771*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->42798
/*42774*/       OPC_CheckChild1Type, MVT::v8i8,
/*42776*/       OPC_RecordChild2, // #1 = $Vm
/*42777*/       OPC_CheckChild2Type, MVT::v8i8,
/*42779*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42781*/       OPC_EmitInteger, MVT::i32, 14, 
/*42784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->42824
/*42800*/       OPC_CheckChild1Type, MVT::v16i8,
/*42802*/       OPC_RecordChild2, // #1 = $Vm
/*42803*/       OPC_CheckChild2Type, MVT::v16i8,
/*42805*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42807*/       OPC_EmitInteger, MVT::i32, 14, 
/*42810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*42825*/   /*Scope*/ 30, /*->42856*/
/*42826*/     OPC_CheckInteger, 46, 
/*42828*/     OPC_MoveParent,
/*42829*/     OPC_RecordChild1, // #0 = $Vn
/*42830*/     OPC_CheckChild1Type, MVT::v8i8,
/*42832*/     OPC_RecordChild2, // #1 = $Vm
/*42833*/     OPC_CheckChild2Type, MVT::v8i8,
/*42835*/     OPC_CheckType, MVT::v8i16,
/*42837*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42839*/     OPC_EmitInteger, MVT::i32, 14, 
/*42842*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42845*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 46:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*42856*/   /*Scope*/ 34|128,1/*162*/, /*->43020*/
/*42858*/     OPC_CheckInteger, 33, 
/*42860*/     OPC_MoveParent,
/*42861*/     OPC_RecordChild1, // #0 = $Vn
/*42862*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->42889
/*42865*/       OPC_CheckChild1Type, MVT::v4i16,
/*42867*/       OPC_RecordChild2, // #1 = $Vm
/*42868*/       OPC_CheckChild2Type, MVT::v4i16,
/*42870*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42872*/       OPC_EmitInteger, MVT::i32, 14, 
/*42875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->42915
/*42891*/       OPC_CheckChild1Type, MVT::v2i32,
/*42893*/       OPC_RecordChild2, // #1 = $Vm
/*42894*/       OPC_CheckChild2Type, MVT::v2i32,
/*42896*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42898*/       OPC_EmitInteger, MVT::i32, 14, 
/*42901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->42941
/*42917*/       OPC_CheckChild1Type, MVT::v8i16,
/*42919*/       OPC_RecordChild2, // #1 = $Vm
/*42920*/       OPC_CheckChild2Type, MVT::v8i16,
/*42922*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42924*/       OPC_EmitInteger, MVT::i32, 14, 
/*42927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->42967
/*42943*/       OPC_CheckChild1Type, MVT::v4i32,
/*42945*/       OPC_RecordChild2, // #1 = $Vm
/*42946*/       OPC_CheckChild2Type, MVT::v4i32,
/*42948*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42950*/       OPC_EmitInteger, MVT::i32, 14, 
/*42953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->42993
/*42969*/       OPC_CheckChild1Type, MVT::v8i8,
/*42971*/       OPC_RecordChild2, // #1 = $Vm
/*42972*/       OPC_CheckChild2Type, MVT::v8i8,
/*42974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42976*/       OPC_EmitInteger, MVT::i32, 14, 
/*42979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43019
/*42995*/       OPC_CheckChild1Type, MVT::v16i8,
/*42997*/       OPC_RecordChild2, // #1 = $Vm
/*42998*/       OPC_CheckChild2Type, MVT::v16i8,
/*43000*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43002*/       OPC_EmitInteger, MVT::i32, 14, 
/*43005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43020*/   /*Scope*/ 34|128,1/*162*/, /*->43184*/
/*43022*/     OPC_CheckInteger, 34, 
/*43024*/     OPC_MoveParent,
/*43025*/     OPC_RecordChild1, // #0 = $Vn
/*43026*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43053
/*43029*/       OPC_CheckChild1Type, MVT::v4i16,
/*43031*/       OPC_RecordChild2, // #1 = $Vm
/*43032*/       OPC_CheckChild2Type, MVT::v4i16,
/*43034*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43036*/       OPC_EmitInteger, MVT::i32, 14, 
/*43039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 34:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43079
/*43055*/       OPC_CheckChild1Type, MVT::v2i32,
/*43057*/       OPC_RecordChild2, // #1 = $Vm
/*43058*/       OPC_CheckChild2Type, MVT::v2i32,
/*43060*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43062*/       OPC_EmitInteger, MVT::i32, 14, 
/*43065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43105
/*43081*/       OPC_CheckChild1Type, MVT::v8i16,
/*43083*/       OPC_RecordChild2, // #1 = $Vm
/*43084*/       OPC_CheckChild2Type, MVT::v8i16,
/*43086*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43088*/       OPC_EmitInteger, MVT::i32, 14, 
/*43091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 34:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43131
/*43107*/       OPC_CheckChild1Type, MVT::v4i32,
/*43109*/       OPC_RecordChild2, // #1 = $Vm
/*43110*/       OPC_CheckChild2Type, MVT::v4i32,
/*43112*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43114*/       OPC_EmitInteger, MVT::i32, 14, 
/*43117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43120*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43157
/*43133*/       OPC_CheckChild1Type, MVT::v8i8,
/*43135*/       OPC_RecordChild2, // #1 = $Vm
/*43136*/       OPC_CheckChild2Type, MVT::v8i8,
/*43138*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43140*/       OPC_EmitInteger, MVT::i32, 14, 
/*43143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 34:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43183
/*43159*/       OPC_CheckChild1Type, MVT::v16i8,
/*43161*/       OPC_RecordChild2, // #1 = $Vm
/*43162*/       OPC_CheckChild2Type, MVT::v16i8,
/*43164*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43166*/       OPC_EmitInteger, MVT::i32, 14, 
/*43169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 34:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43184*/   /*Scope*/ 86|128,1/*214*/, /*->43400*/
/*43186*/     OPC_CheckInteger, 82, 
/*43188*/     OPC_MoveParent,
/*43189*/     OPC_RecordChild1, // #0 = $Vn
/*43190*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43217
/*43193*/       OPC_CheckChild1Type, MVT::v4i16,
/*43195*/       OPC_RecordChild2, // #1 = $Vm
/*43196*/       OPC_CheckChild2Type, MVT::v4i16,
/*43198*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43200*/       OPC_EmitInteger, MVT::i32, 14, 
/*43203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43243
/*43219*/       OPC_CheckChild1Type, MVT::v2i32,
/*43221*/       OPC_RecordChild2, // #1 = $Vm
/*43222*/       OPC_CheckChild2Type, MVT::v2i32,
/*43224*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43226*/       OPC_EmitInteger, MVT::i32, 14, 
/*43229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43269
/*43245*/       OPC_CheckChild1Type, MVT::v8i16,
/*43247*/       OPC_RecordChild2, // #1 = $Vm
/*43248*/       OPC_CheckChild2Type, MVT::v8i16,
/*43250*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43252*/       OPC_EmitInteger, MVT::i32, 14, 
/*43255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43295
/*43271*/       OPC_CheckChild1Type, MVT::v4i32,
/*43273*/       OPC_RecordChild2, // #1 = $Vm
/*43274*/       OPC_CheckChild2Type, MVT::v4i32,
/*43276*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43278*/       OPC_EmitInteger, MVT::i32, 14, 
/*43281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43321
/*43297*/       OPC_CheckChild1Type, MVT::v8i8,
/*43299*/       OPC_RecordChild2, // #1 = $Vm
/*43300*/       OPC_CheckChild2Type, MVT::v8i8,
/*43302*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43304*/       OPC_EmitInteger, MVT::i32, 14, 
/*43307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43347
/*43323*/       OPC_CheckChild1Type, MVT::v16i8,
/*43325*/       OPC_RecordChild2, // #1 = $Vm
/*43326*/       OPC_CheckChild2Type, MVT::v16i8,
/*43328*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43330*/       OPC_EmitInteger, MVT::i32, 14, 
/*43333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 82:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43373
/*43349*/       OPC_CheckChild1Type, MVT::v1i64,
/*43351*/       OPC_RecordChild2, // #1 = $Vm
/*43352*/       OPC_CheckChild2Type, MVT::v1i64,
/*43354*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43356*/       OPC_EmitInteger, MVT::i32, 14, 
/*43359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 82:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43399
/*43375*/       OPC_CheckChild1Type, MVT::v2i64,
/*43377*/       OPC_RecordChild2, // #1 = $Vm
/*43378*/       OPC_CheckChild2Type, MVT::v2i64,
/*43380*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43382*/       OPC_EmitInteger, MVT::i32, 14, 
/*43385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43400*/   /*Scope*/ 86|128,1/*214*/, /*->43616*/
/*43402*/     OPC_CheckInteger, 83, 
/*43404*/     OPC_MoveParent,
/*43405*/     OPC_RecordChild1, // #0 = $Vn
/*43406*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->43433
/*43409*/       OPC_CheckChild1Type, MVT::v4i16,
/*43411*/       OPC_RecordChild2, // #1 = $Vm
/*43412*/       OPC_CheckChild2Type, MVT::v4i16,
/*43414*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43416*/       OPC_EmitInteger, MVT::i32, 14, 
/*43419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43422*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 83:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43459
/*43435*/       OPC_CheckChild1Type, MVT::v2i32,
/*43437*/       OPC_RecordChild2, // #1 = $Vm
/*43438*/       OPC_CheckChild2Type, MVT::v2i32,
/*43440*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43442*/       OPC_EmitInteger, MVT::i32, 14, 
/*43445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 83:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43485
/*43461*/       OPC_CheckChild1Type, MVT::v8i16,
/*43463*/       OPC_RecordChild2, // #1 = $Vm
/*43464*/       OPC_CheckChild2Type, MVT::v8i16,
/*43466*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43468*/       OPC_EmitInteger, MVT::i32, 14, 
/*43471*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43474*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 83:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43511
/*43487*/       OPC_CheckChild1Type, MVT::v4i32,
/*43489*/       OPC_RecordChild2, // #1 = $Vm
/*43490*/       OPC_CheckChild2Type, MVT::v4i32,
/*43492*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43494*/       OPC_EmitInteger, MVT::i32, 14, 
/*43497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 83:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43537
/*43513*/       OPC_CheckChild1Type, MVT::v8i8,
/*43515*/       OPC_RecordChild2, // #1 = $Vm
/*43516*/       OPC_CheckChild2Type, MVT::v8i8,
/*43518*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43520*/       OPC_EmitInteger, MVT::i32, 14, 
/*43523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 83:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43563
/*43539*/       OPC_CheckChild1Type, MVT::v16i8,
/*43541*/       OPC_RecordChild2, // #1 = $Vm
/*43542*/       OPC_CheckChild2Type, MVT::v16i8,
/*43544*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43546*/       OPC_EmitInteger, MVT::i32, 14, 
/*43549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 83:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->43589
/*43565*/       OPC_CheckChild1Type, MVT::v1i64,
/*43567*/       OPC_RecordChild2, // #1 = $Vm
/*43568*/       OPC_CheckChild2Type, MVT::v1i64,
/*43570*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43572*/       OPC_EmitInteger, MVT::i32, 14, 
/*43575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 83:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->43615
/*43591*/       OPC_CheckChild1Type, MVT::v2i64,
/*43593*/       OPC_RecordChild2, // #1 = $Vm
/*43594*/       OPC_CheckChild2Type, MVT::v2i64,
/*43596*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43598*/       OPC_EmitInteger, MVT::i32, 14, 
/*43601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 83:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43616*/   /*Scope*/ 84, /*->43701*/
/*43617*/     OPC_CheckInteger, 108, 
/*43619*/     OPC_MoveParent,
/*43620*/     OPC_RecordChild1, // #0 = $Vn
/*43621*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43648
/*43624*/       OPC_CheckChild1Type, MVT::v8i16,
/*43626*/       OPC_RecordChild2, // #1 = $Vm
/*43627*/       OPC_CheckChild2Type, MVT::v8i16,
/*43629*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43631*/       OPC_EmitInteger, MVT::i32, 14, 
/*43634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 108:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43674
/*43650*/       OPC_CheckChild1Type, MVT::v4i32,
/*43652*/       OPC_RecordChild2, // #1 = $Vm
/*43653*/       OPC_CheckChild2Type, MVT::v4i32,
/*43655*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43657*/       OPC_EmitInteger, MVT::i32, 14, 
/*43660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 108:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43700
/*43676*/       OPC_CheckChild1Type, MVT::v2i64,
/*43678*/       OPC_RecordChild2, // #1 = $Vm
/*43679*/       OPC_CheckChild2Type, MVT::v2i64,
/*43681*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43683*/       OPC_EmitInteger, MVT::i32, 14, 
/*43686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 108:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43701*/   /*Scope*/ 84, /*->43786*/
/*43702*/     OPC_CheckInteger, 94, 
/*43704*/     OPC_MoveParent,
/*43705*/     OPC_RecordChild1, // #0 = $Vn
/*43706*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->43733
/*43709*/       OPC_CheckChild1Type, MVT::v8i16,
/*43711*/       OPC_RecordChild2, // #1 = $Vm
/*43712*/       OPC_CheckChild2Type, MVT::v8i16,
/*43714*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43716*/       OPC_EmitInteger, MVT::i32, 14, 
/*43719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 94:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->43759
/*43735*/       OPC_CheckChild1Type, MVT::v4i32,
/*43737*/       OPC_RecordChild2, // #1 = $Vm
/*43738*/       OPC_CheckChild2Type, MVT::v4i32,
/*43740*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43742*/       OPC_EmitInteger, MVT::i32, 14, 
/*43745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 94:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43785
/*43761*/       OPC_CheckChild1Type, MVT::v2i64,
/*43763*/       OPC_RecordChild2, // #1 = $Vm
/*43764*/       OPC_CheckChild2Type, MVT::v2i64,
/*43766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43768*/       OPC_EmitInteger, MVT::i32, 14, 
/*43771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 94:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*43786*/   /*Scope*/ 24, /*->43811*/
/*43787*/     OPC_CheckInteger, 16, 
/*43789*/     OPC_MoveParent,
/*43790*/     OPC_RecordChild1, // #0 = $Vn
/*43791*/     OPC_RecordChild2, // #1 = $Vm
/*43792*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43794*/     OPC_EmitInteger, MVT::i32, 14, 
/*43797*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43800*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*43811*/   /*Scope*/ 24, /*->43836*/
/*43812*/     OPC_CheckInteger, 17, 
/*43814*/     OPC_MoveParent,
/*43815*/     OPC_RecordChild1, // #0 = $Vn
/*43816*/     OPC_RecordChild2, // #1 = $Vm
/*43817*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43819*/     OPC_EmitInteger, MVT::i32, 14, 
/*43822*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43825*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 17:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*43836*/   /*Scope*/ 24, /*->43861*/
/*43837*/     OPC_CheckInteger, 18, 
/*43839*/     OPC_MoveParent,
/*43840*/     OPC_RecordChild1, // #0 = $Vn
/*43841*/     OPC_RecordChild2, // #1 = $Vm
/*43842*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43844*/     OPC_EmitInteger, MVT::i32, 14, 
/*43847*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43850*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 18:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*43861*/   /*Scope*/ 24, /*->43886*/
/*43862*/     OPC_CheckInteger, 19, 
/*43864*/     OPC_MoveParent,
/*43865*/     OPC_RecordChild1, // #0 = $Vn
/*43866*/     OPC_RecordChild2, // #1 = $Vm
/*43867*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43869*/     OPC_EmitInteger, MVT::i32, 14, 
/*43872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43875*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 19:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*43886*/   /*Scope*/ 50|128,2/*306*/, /*->44194*/
/*43888*/     OPC_CheckInteger, 21, 
/*43890*/     OPC_MoveParent,
/*43891*/     OPC_RecordChild1, // #0 = $src1
/*43892*/     OPC_SwitchType /*10 cases */, 28,  MVT::v8i8,// ->43923
/*43895*/       OPC_CheckChild1Type, MVT::v8i8,
/*43897*/       OPC_RecordChild2, // #1 = $Vn
/*43898*/       OPC_CheckChild2Type, MVT::v8i8,
/*43900*/       OPC_RecordChild3, // #2 = $Vm
/*43901*/       OPC_CheckChild3Type, MVT::v8i8,
/*43903*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43905*/       OPC_EmitInteger, MVT::i32, 14, 
/*43908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 28,  MVT::v4i16,// ->43953
/*43925*/       OPC_CheckChild1Type, MVT::v4i16,
/*43927*/       OPC_RecordChild2, // #1 = $Vn
/*43928*/       OPC_CheckChild2Type, MVT::v4i16,
/*43930*/       OPC_RecordChild3, // #2 = $Vm
/*43931*/       OPC_CheckChild3Type, MVT::v4i16,
/*43933*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43935*/       OPC_EmitInteger, MVT::i32, 14, 
/*43938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 28,  MVT::v2i32,// ->43983
/*43955*/       OPC_CheckChild1Type, MVT::v2i32,
/*43957*/       OPC_RecordChild2, // #1 = $Vn
/*43958*/       OPC_CheckChild2Type, MVT::v2i32,
/*43960*/       OPC_RecordChild3, // #2 = $Vm
/*43961*/       OPC_CheckChild3Type, MVT::v2i32,
/*43963*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43965*/       OPC_EmitInteger, MVT::i32, 14, 
/*43968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 28,  MVT::v1i64,// ->44013
/*43985*/       OPC_CheckChild1Type, MVT::v1i64,
/*43987*/       OPC_RecordChild2, // #1 = $Vn
/*43988*/       OPC_CheckChild2Type, MVT::v1i64,
/*43990*/       OPC_RecordChild3, // #2 = $Vm
/*43991*/       OPC_CheckChild3Type, MVT::v1i64,
/*43993*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*43995*/       OPC_EmitInteger, MVT::i32, 14, 
/*43998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v1i64 21:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 28,  MVT::v16i8,// ->44043
/*44015*/       OPC_CheckChild1Type, MVT::v16i8,
/*44017*/       OPC_RecordChild2, // #1 = $Vn
/*44018*/       OPC_CheckChild2Type, MVT::v16i8,
/*44020*/       OPC_RecordChild3, // #2 = $Vm
/*44021*/       OPC_CheckChild3Type, MVT::v16i8,
/*44023*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44025*/       OPC_EmitInteger, MVT::i32, 14, 
/*44028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 28,  MVT::v8i16,// ->44073
/*44045*/       OPC_CheckChild1Type, MVT::v8i16,
/*44047*/       OPC_RecordChild2, // #1 = $Vn
/*44048*/       OPC_CheckChild2Type, MVT::v8i16,
/*44050*/       OPC_RecordChild3, // #2 = $Vm
/*44051*/       OPC_CheckChild3Type, MVT::v8i16,
/*44053*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44055*/       OPC_EmitInteger, MVT::i32, 14, 
/*44058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 28,  MVT::v4i32,// ->44103
/*44075*/       OPC_CheckChild1Type, MVT::v4i32,
/*44077*/       OPC_RecordChild2, // #1 = $Vn
/*44078*/       OPC_CheckChild2Type, MVT::v4i32,
/*44080*/       OPC_RecordChild3, // #2 = $Vm
/*44081*/       OPC_CheckChild3Type, MVT::v4i32,
/*44083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44085*/       OPC_EmitInteger, MVT::i32, 14, 
/*44088*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44091*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 28,  MVT::v2i64,// ->44133
/*44105*/       OPC_CheckChild1Type, MVT::v2i64,
/*44107*/       OPC_RecordChild2, // #1 = $Vn
/*44108*/       OPC_CheckChild2Type, MVT::v2i64,
/*44110*/       OPC_RecordChild3, // #2 = $Vm
/*44111*/       OPC_CheckChild3Type, MVT::v2i64,
/*44113*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44115*/       OPC_EmitInteger, MVT::i32, 14, 
/*44118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i64 21:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              /*SwitchType*/ 28,  MVT::v2f32,// ->44163
/*44135*/       OPC_CheckChild1Type, MVT::v2f32,
/*44137*/       OPC_RecordChild2, // #1 = $Vn
/*44138*/       OPC_CheckChild2Type, MVT::v2f32,
/*44140*/       OPC_RecordChild3, // #2 = $Vm
/*44141*/       OPC_CheckChild3Type, MVT::v2f32,
/*44143*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44145*/       OPC_EmitInteger, MVT::i32, 14, 
/*44148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 21:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 28,  MVT::v4f32,// ->44193
/*44165*/       OPC_CheckChild1Type, MVT::v4f32,
/*44167*/       OPC_RecordChild2, // #1 = $Vn
/*44168*/       OPC_CheckChild2Type, MVT::v4f32,
/*44170*/       OPC_RecordChild3, // #2 = $Vm
/*44171*/       OPC_CheckChild3Type, MVT::v4f32,
/*44173*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44175*/       OPC_EmitInteger, MVT::i32, 14, 
/*44178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 21:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44194*/   /*Scope*/ 86|128,1/*214*/, /*->44410*/
/*44196*/     OPC_CheckInteger, 13, 
/*44198*/     OPC_MoveParent,
/*44199*/     OPC_RecordChild1, // #0 = $Vn
/*44200*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44227
/*44203*/       OPC_CheckChild1Type, MVT::v4i16,
/*44205*/       OPC_RecordChild2, // #1 = $Vm
/*44206*/       OPC_CheckChild2Type, MVT::v4i16,
/*44208*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44210*/       OPC_EmitInteger, MVT::i32, 14, 
/*44213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44253
/*44229*/       OPC_CheckChild1Type, MVT::v2i32,
/*44231*/       OPC_RecordChild2, // #1 = $Vm
/*44232*/       OPC_CheckChild2Type, MVT::v2i32,
/*44234*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44236*/       OPC_EmitInteger, MVT::i32, 14, 
/*44239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44279
/*44255*/       OPC_CheckChild1Type, MVT::v8i16,
/*44257*/       OPC_RecordChild2, // #1 = $Vm
/*44258*/       OPC_CheckChild2Type, MVT::v8i16,
/*44260*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44262*/       OPC_EmitInteger, MVT::i32, 14, 
/*44265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44305
/*44281*/       OPC_CheckChild1Type, MVT::v4i32,
/*44283*/       OPC_RecordChild2, // #1 = $Vm
/*44284*/       OPC_CheckChild2Type, MVT::v4i32,
/*44286*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44288*/       OPC_EmitInteger, MVT::i32, 14, 
/*44291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44331
/*44307*/       OPC_CheckChild1Type, MVT::v8i8,
/*44309*/       OPC_RecordChild2, // #1 = $Vm
/*44310*/       OPC_CheckChild2Type, MVT::v8i8,
/*44312*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44314*/       OPC_EmitInteger, MVT::i32, 14, 
/*44317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44357
/*44333*/       OPC_CheckChild1Type, MVT::v16i8,
/*44335*/       OPC_RecordChild2, // #1 = $Vm
/*44336*/       OPC_CheckChild2Type, MVT::v16i8,
/*44338*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44340*/       OPC_EmitInteger, MVT::i32, 14, 
/*44343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->44383
/*44359*/       OPC_CheckChild1Type, MVT::v2f32,
/*44361*/       OPC_RecordChild2, // #1 = $Vm
/*44362*/       OPC_CheckChild2Type, MVT::v2f32,
/*44364*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44366*/       OPC_EmitInteger, MVT::i32, 14, 
/*44369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 13:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44409
/*44385*/       OPC_CheckChild1Type, MVT::v4f32,
/*44387*/       OPC_RecordChild2, // #1 = $Vm
/*44388*/       OPC_CheckChild2Type, MVT::v4f32,
/*44390*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44392*/       OPC_EmitInteger, MVT::i32, 14, 
/*44395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 13:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44410*/   /*Scope*/ 34|128,1/*162*/, /*->44574*/
/*44412*/     OPC_CheckInteger, 14, 
/*44414*/     OPC_MoveParent,
/*44415*/     OPC_RecordChild1, // #0 = $Vn
/*44416*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44443
/*44419*/       OPC_CheckChild1Type, MVT::v4i16,
/*44421*/       OPC_RecordChild2, // #1 = $Vm
/*44422*/       OPC_CheckChild2Type, MVT::v4i16,
/*44424*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44426*/       OPC_EmitInteger, MVT::i32, 14, 
/*44429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44469
/*44445*/       OPC_CheckChild1Type, MVT::v2i32,
/*44447*/       OPC_RecordChild2, // #1 = $Vm
/*44448*/       OPC_CheckChild2Type, MVT::v2i32,
/*44450*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44452*/       OPC_EmitInteger, MVT::i32, 14, 
/*44455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44495
/*44471*/       OPC_CheckChild1Type, MVT::v8i16,
/*44473*/       OPC_RecordChild2, // #1 = $Vm
/*44474*/       OPC_CheckChild2Type, MVT::v8i16,
/*44476*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44478*/       OPC_EmitInteger, MVT::i32, 14, 
/*44481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 14:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44521
/*44497*/       OPC_CheckChild1Type, MVT::v4i32,
/*44499*/       OPC_RecordChild2, // #1 = $Vm
/*44500*/       OPC_CheckChild2Type, MVT::v4i32,
/*44502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44504*/       OPC_EmitInteger, MVT::i32, 14, 
/*44507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 14:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44547
/*44523*/       OPC_CheckChild1Type, MVT::v8i8,
/*44525*/       OPC_RecordChild2, // #1 = $Vm
/*44526*/       OPC_CheckChild2Type, MVT::v8i8,
/*44528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44530*/       OPC_EmitInteger, MVT::i32, 14, 
/*44533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44573
/*44549*/       OPC_CheckChild1Type, MVT::v16i8,
/*44551*/       OPC_RecordChild2, // #1 = $Vm
/*44552*/       OPC_CheckChild2Type, MVT::v16i8,
/*44554*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44556*/       OPC_EmitInteger, MVT::i32, 14, 
/*44559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44574*/   /*Scope*/ 86|128,1/*214*/, /*->44790*/
/*44576*/     OPC_CheckInteger, 42, 
/*44578*/     OPC_MoveParent,
/*44579*/     OPC_RecordChild1, // #0 = $Vn
/*44580*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44607
/*44583*/       OPC_CheckChild1Type, MVT::v4i16,
/*44585*/       OPC_RecordChild2, // #1 = $Vm
/*44586*/       OPC_CheckChild2Type, MVT::v4i16,
/*44588*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44590*/       OPC_EmitInteger, MVT::i32, 14, 
/*44593*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44633
/*44609*/       OPC_CheckChild1Type, MVT::v2i32,
/*44611*/       OPC_RecordChild2, // #1 = $Vm
/*44612*/       OPC_CheckChild2Type, MVT::v2i32,
/*44614*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44616*/       OPC_EmitInteger, MVT::i32, 14, 
/*44619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44659
/*44635*/       OPC_CheckChild1Type, MVT::v8i16,
/*44637*/       OPC_RecordChild2, // #1 = $Vm
/*44638*/       OPC_CheckChild2Type, MVT::v8i16,
/*44640*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44642*/       OPC_EmitInteger, MVT::i32, 14, 
/*44645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44648*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44685
/*44661*/       OPC_CheckChild1Type, MVT::v4i32,
/*44663*/       OPC_RecordChild2, // #1 = $Vm
/*44664*/       OPC_CheckChild2Type, MVT::v4i32,
/*44666*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44668*/       OPC_EmitInteger, MVT::i32, 14, 
/*44671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44674*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44711
/*44687*/       OPC_CheckChild1Type, MVT::v8i8,
/*44689*/       OPC_RecordChild2, // #1 = $Vm
/*44690*/       OPC_CheckChild2Type, MVT::v8i8,
/*44692*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44694*/       OPC_EmitInteger, MVT::i32, 14, 
/*44697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44700*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 42:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44737
/*44713*/       OPC_CheckChild1Type, MVT::v16i8,
/*44715*/       OPC_RecordChild2, // #1 = $Vm
/*44716*/       OPC_CheckChild2Type, MVT::v16i8,
/*44718*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44720*/       OPC_EmitInteger, MVT::i32, 14, 
/*44723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44726*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 42:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->44763
/*44739*/       OPC_CheckChild1Type, MVT::v2f32,
/*44741*/       OPC_RecordChild2, // #1 = $Vm
/*44742*/       OPC_CheckChild2Type, MVT::v2f32,
/*44744*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44746*/       OPC_EmitInteger, MVT::i32, 14, 
/*44749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44752*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 42:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->44789
/*44765*/       OPC_CheckChild1Type, MVT::v4f32,
/*44767*/       OPC_RecordChild2, // #1 = $Vm
/*44768*/       OPC_CheckChild2Type, MVT::v4f32,
/*44770*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44772*/       OPC_EmitInteger, MVT::i32, 14, 
/*44775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 42:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*44790*/   /*Scope*/ 34|128,1/*162*/, /*->44954*/
/*44792*/     OPC_CheckInteger, 43, 
/*44794*/     OPC_MoveParent,
/*44795*/     OPC_RecordChild1, // #0 = $Vn
/*44796*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44823
/*44799*/       OPC_CheckChild1Type, MVT::v4i16,
/*44801*/       OPC_RecordChild2, // #1 = $Vm
/*44802*/       OPC_CheckChild2Type, MVT::v4i16,
/*44804*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44806*/       OPC_EmitInteger, MVT::i32, 14, 
/*44809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44849
/*44825*/       OPC_CheckChild1Type, MVT::v2i32,
/*44827*/       OPC_RecordChild2, // #1 = $Vm
/*44828*/       OPC_CheckChild2Type, MVT::v2i32,
/*44830*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44832*/       OPC_EmitInteger, MVT::i32, 14, 
/*44835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44875
/*44851*/       OPC_CheckChild1Type, MVT::v8i16,
/*44853*/       OPC_RecordChild2, // #1 = $Vm
/*44854*/       OPC_CheckChild2Type, MVT::v8i16,
/*44856*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44858*/       OPC_EmitInteger, MVT::i32, 14, 
/*44861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 43:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44901
/*44877*/       OPC_CheckChild1Type, MVT::v4i32,
/*44879*/       OPC_RecordChild2, // #1 = $Vm
/*44880*/       OPC_CheckChild2Type, MVT::v4i32,
/*44882*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44884*/       OPC_EmitInteger, MVT::i32, 14, 
/*44887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44890*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44927
/*44903*/       OPC_CheckChild1Type, MVT::v8i8,
/*44905*/       OPC_RecordChild2, // #1 = $Vm
/*44906*/       OPC_CheckChild2Type, MVT::v8i8,
/*44908*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44910*/       OPC_EmitInteger, MVT::i32, 14, 
/*44913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44953
/*44929*/       OPC_CheckChild1Type, MVT::v16i8,
/*44931*/       OPC_RecordChild2, // #1 = $Vm
/*44932*/       OPC_CheckChild2Type, MVT::v16i8,
/*44934*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44936*/       OPC_EmitInteger, MVT::i32, 14, 
/*44939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 43:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44954*/   /*Scope*/ 86|128,1/*214*/, /*->45170*/
/*44956*/     OPC_CheckInteger, 44, 
/*44958*/     OPC_MoveParent,
/*44959*/     OPC_RecordChild1, // #0 = $Vn
/*44960*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44987
/*44963*/       OPC_CheckChild1Type, MVT::v4i16,
/*44965*/       OPC_RecordChild2, // #1 = $Vm
/*44966*/       OPC_CheckChild2Type, MVT::v4i16,
/*44968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44970*/       OPC_EmitInteger, MVT::i32, 14, 
/*44973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45013
/*44989*/       OPC_CheckChild1Type, MVT::v2i32,
/*44991*/       OPC_RecordChild2, // #1 = $Vm
/*44992*/       OPC_CheckChild2Type, MVT::v2i32,
/*44994*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*44996*/       OPC_EmitInteger, MVT::i32, 14, 
/*44999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45039
/*45015*/       OPC_CheckChild1Type, MVT::v8i16,
/*45017*/       OPC_RecordChild2, // #1 = $Vm
/*45018*/       OPC_CheckChild2Type, MVT::v8i16,
/*45020*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45022*/       OPC_EmitInteger, MVT::i32, 14, 
/*45025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 44:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45065
/*45041*/       OPC_CheckChild1Type, MVT::v4i32,
/*45043*/       OPC_RecordChild2, // #1 = $Vm
/*45044*/       OPC_CheckChild2Type, MVT::v4i32,
/*45046*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45048*/       OPC_EmitInteger, MVT::i32, 14, 
/*45051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45091
/*45067*/       OPC_CheckChild1Type, MVT::v8i8,
/*45069*/       OPC_RecordChild2, // #1 = $Vm
/*45070*/       OPC_CheckChild2Type, MVT::v8i8,
/*45072*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45074*/       OPC_EmitInteger, MVT::i32, 14, 
/*45077*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45080*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45117
/*45093*/       OPC_CheckChild1Type, MVT::v16i8,
/*45095*/       OPC_RecordChild2, // #1 = $Vm
/*45096*/       OPC_CheckChild2Type, MVT::v16i8,
/*45098*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45100*/       OPC_EmitInteger, MVT::i32, 14, 
/*45103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 44:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45143
/*45119*/       OPC_CheckChild1Type, MVT::v2f32,
/*45121*/       OPC_RecordChild2, // #1 = $Vm
/*45122*/       OPC_CheckChild2Type, MVT::v2f32,
/*45124*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45126*/       OPC_EmitInteger, MVT::i32, 14, 
/*45129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 44:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45169
/*45145*/       OPC_CheckChild1Type, MVT::v4f32,
/*45147*/       OPC_RecordChild2, // #1 = $Vm
/*45148*/       OPC_CheckChild2Type, MVT::v4f32,
/*45150*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45152*/       OPC_EmitInteger, MVT::i32, 14, 
/*45155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 44:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*45170*/   /*Scope*/ 34|128,1/*162*/, /*->45334*/
/*45172*/     OPC_CheckInteger, 45, 
/*45174*/     OPC_MoveParent,
/*45175*/     OPC_RecordChild1, // #0 = $Vn
/*45176*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45203
/*45179*/       OPC_CheckChild1Type, MVT::v4i16,
/*45181*/       OPC_RecordChild2, // #1 = $Vm
/*45182*/       OPC_CheckChild2Type, MVT::v4i16,
/*45184*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45186*/       OPC_EmitInteger, MVT::i32, 14, 
/*45189*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45192*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45229
/*45205*/       OPC_CheckChild1Type, MVT::v2i32,
/*45207*/       OPC_RecordChild2, // #1 = $Vm
/*45208*/       OPC_CheckChild2Type, MVT::v2i32,
/*45210*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45212*/       OPC_EmitInteger, MVT::i32, 14, 
/*45215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45255
/*45231*/       OPC_CheckChild1Type, MVT::v8i16,
/*45233*/       OPC_RecordChild2, // #1 = $Vm
/*45234*/       OPC_CheckChild2Type, MVT::v8i16,
/*45236*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45238*/       OPC_EmitInteger, MVT::i32, 14, 
/*45241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45244*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 45:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45281
/*45257*/       OPC_CheckChild1Type, MVT::v4i32,
/*45259*/       OPC_RecordChild2, // #1 = $Vm
/*45260*/       OPC_CheckChild2Type, MVT::v4i32,
/*45262*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45264*/       OPC_EmitInteger, MVT::i32, 14, 
/*45267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 45:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45307
/*45283*/       OPC_CheckChild1Type, MVT::v8i8,
/*45285*/       OPC_RecordChild2, // #1 = $Vm
/*45286*/       OPC_CheckChild2Type, MVT::v8i8,
/*45288*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45290*/       OPC_EmitInteger, MVT::i32, 14, 
/*45293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45333
/*45309*/       OPC_CheckChild1Type, MVT::v16i8,
/*45311*/       OPC_RecordChild2, // #1 = $Vm
/*45312*/       OPC_CheckChild2Type, MVT::v16i8,
/*45314*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45316*/       OPC_EmitInteger, MVT::i32, 14, 
/*45319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 45:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45334*/   /*Scope*/ 110, /*->45445*/
/*45335*/     OPC_CheckInteger, 52, 
/*45337*/     OPC_MoveParent,
/*45338*/     OPC_RecordChild1, // #0 = $Vn
/*45339*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->45366
/*45342*/       OPC_CheckChild1Type, MVT::v8i8,
/*45344*/       OPC_RecordChild2, // #1 = $Vm
/*45345*/       OPC_CheckChild2Type, MVT::v8i8,
/*45347*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45349*/       OPC_EmitInteger, MVT::i32, 14, 
/*45352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 52:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45392
/*45368*/       OPC_CheckChild1Type, MVT::v4i16,
/*45370*/       OPC_RecordChild2, // #1 = $Vm
/*45371*/       OPC_CheckChild2Type, MVT::v4i16,
/*45373*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45375*/       OPC_EmitInteger, MVT::i32, 14, 
/*45378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45418
/*45394*/       OPC_CheckChild1Type, MVT::v2i32,
/*45396*/       OPC_RecordChild2, // #1 = $Vm
/*45397*/       OPC_CheckChild2Type, MVT::v2i32,
/*45399*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45401*/       OPC_EmitInteger, MVT::i32, 14, 
/*45404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45444
/*45420*/       OPC_CheckChild1Type, MVT::v2f32,
/*45422*/       OPC_RecordChild2, // #1 = $Vm
/*45423*/       OPC_CheckChild2Type, MVT::v2f32,
/*45425*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45427*/       OPC_EmitInteger, MVT::i32, 14, 
/*45430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 52:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*45445*/   /*Scope*/ 10|128,1/*138*/, /*->45585*/
/*45447*/     OPC_CheckInteger, 53, 
/*45449*/     OPC_MoveParent,
/*45450*/     OPC_RecordChild1, // #0 = $Vm
/*45451*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->45474
/*45454*/       OPC_CheckChild1Type, MVT::v8i8,
/*45456*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45458*/       OPC_EmitInteger, MVT::i32, 14, 
/*45461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 53:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->45496
/*45476*/       OPC_CheckChild1Type, MVT::v4i16,
/*45478*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45480*/       OPC_EmitInteger, MVT::i32, 14, 
/*45483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 53:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->45518
/*45498*/       OPC_CheckChild1Type, MVT::v2i32,
/*45500*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45502*/       OPC_EmitInteger, MVT::i32, 14, 
/*45505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 53:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->45540
/*45520*/       OPC_CheckChild1Type, MVT::v16i8,
/*45522*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45524*/       OPC_EmitInteger, MVT::i32, 14, 
/*45527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 53:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->45562
/*45542*/       OPC_CheckChild1Type, MVT::v8i16,
/*45544*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45546*/       OPC_EmitInteger, MVT::i32, 14, 
/*45549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 53:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->45584
/*45564*/       OPC_CheckChild1Type, MVT::v4i32,
/*45566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45568*/       OPC_EmitInteger, MVT::i32, 14, 
/*45571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 53:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*45585*/   /*Scope*/ 10|128,1/*138*/, /*->45725*/
/*45587*/     OPC_CheckInteger, 54, 
/*45589*/     OPC_MoveParent,
/*45590*/     OPC_RecordChild1, // #0 = $Vm
/*45591*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->45614
/*45594*/       OPC_CheckChild1Type, MVT::v8i8,
/*45596*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45598*/       OPC_EmitInteger, MVT::i32, 14, 
/*45601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->45636
/*45616*/       OPC_CheckChild1Type, MVT::v4i16,
/*45618*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45620*/       OPC_EmitInteger, MVT::i32, 14, 
/*45623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->45658
/*45638*/       OPC_CheckChild1Type, MVT::v2i32,
/*45640*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45642*/       OPC_EmitInteger, MVT::i32, 14, 
/*45645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45648*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 54:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->45680
/*45660*/       OPC_CheckChild1Type, MVT::v16i8,
/*45662*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45664*/       OPC_EmitInteger, MVT::i32, 14, 
/*45667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 54:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->45702
/*45682*/       OPC_CheckChild1Type, MVT::v8i16,
/*45684*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45686*/       OPC_EmitInteger, MVT::i32, 14, 
/*45689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45692*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 54:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->45724
/*45704*/       OPC_CheckChild1Type, MVT::v4i32,
/*45706*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45708*/       OPC_EmitInteger, MVT::i32, 14, 
/*45711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 54:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*45725*/   /*Scope*/ 34|128,1/*162*/, /*->45889*/
/*45727*/     OPC_CheckInteger, 50, 
/*45729*/     OPC_MoveParent,
/*45730*/     OPC_RecordChild1, // #0 = $src1
/*45731*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45758
/*45734*/       OPC_CheckChild1Type, MVT::v4i16,
/*45736*/       OPC_RecordChild2, // #1 = $Vm
/*45737*/       OPC_CheckChild2Type, MVT::v8i8,
/*45739*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45741*/       OPC_EmitInteger, MVT::i32, 14, 
/*45744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45784
/*45760*/       OPC_CheckChild1Type, MVT::v2i32,
/*45762*/       OPC_RecordChild2, // #1 = $Vm
/*45763*/       OPC_CheckChild2Type, MVT::v4i16,
/*45765*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45767*/       OPC_EmitInteger, MVT::i32, 14, 
/*45770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45810
/*45786*/       OPC_CheckChild1Type, MVT::v1i64,
/*45788*/       OPC_RecordChild2, // #1 = $Vm
/*45789*/       OPC_CheckChild2Type, MVT::v2i32,
/*45791*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45793*/       OPC_EmitInteger, MVT::i32, 14, 
/*45796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 50:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45836
/*45812*/       OPC_CheckChild1Type, MVT::v8i16,
/*45814*/       OPC_RecordChild2, // #1 = $Vm
/*45815*/       OPC_CheckChild2Type, MVT::v16i8,
/*45817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45819*/       OPC_EmitInteger, MVT::i32, 14, 
/*45822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45862
/*45838*/       OPC_CheckChild1Type, MVT::v4i32,
/*45840*/       OPC_RecordChild2, // #1 = $Vm
/*45841*/       OPC_CheckChild2Type, MVT::v8i16,
/*45843*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45845*/       OPC_EmitInteger, MVT::i32, 14, 
/*45848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45888
/*45864*/       OPC_CheckChild1Type, MVT::v2i64,
/*45866*/       OPC_RecordChild2, // #1 = $Vm
/*45867*/       OPC_CheckChild2Type, MVT::v4i32,
/*45869*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45871*/       OPC_EmitInteger, MVT::i32, 14, 
/*45874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*45889*/   /*Scope*/ 34|128,1/*162*/, /*->46053*/
/*45891*/     OPC_CheckInteger, 51, 
/*45893*/     OPC_MoveParent,
/*45894*/     OPC_RecordChild1, // #0 = $src1
/*45895*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45922
/*45898*/       OPC_CheckChild1Type, MVT::v4i16,
/*45900*/       OPC_RecordChild2, // #1 = $Vm
/*45901*/       OPC_CheckChild2Type, MVT::v8i8,
/*45903*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45905*/       OPC_EmitInteger, MVT::i32, 14, 
/*45908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 51:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45948
/*45924*/       OPC_CheckChild1Type, MVT::v2i32,
/*45926*/       OPC_RecordChild2, // #1 = $Vm
/*45927*/       OPC_CheckChild2Type, MVT::v4i16,
/*45929*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45931*/       OPC_EmitInteger, MVT::i32, 14, 
/*45934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 51:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45974
/*45950*/       OPC_CheckChild1Type, MVT::v1i64,
/*45952*/       OPC_RecordChild2, // #1 = $Vm
/*45953*/       OPC_CheckChild2Type, MVT::v2i32,
/*45955*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45957*/       OPC_EmitInteger, MVT::i32, 14, 
/*45960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 51:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46000
/*45976*/       OPC_CheckChild1Type, MVT::v8i16,
/*45978*/       OPC_RecordChild2, // #1 = $Vm
/*45979*/       OPC_CheckChild2Type, MVT::v16i8,
/*45981*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45983*/       OPC_EmitInteger, MVT::i32, 14, 
/*45986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 51:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46026
/*46002*/       OPC_CheckChild1Type, MVT::v4i32,
/*46004*/       OPC_RecordChild2, // #1 = $Vm
/*46005*/       OPC_CheckChild2Type, MVT::v8i16,
/*46007*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46009*/       OPC_EmitInteger, MVT::i32, 14, 
/*46012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46052
/*46028*/       OPC_CheckChild1Type, MVT::v2i64,
/*46030*/       OPC_RecordChild2, // #1 = $Vm
/*46031*/       OPC_CheckChild2Type, MVT::v4i32,
/*46033*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46035*/       OPC_EmitInteger, MVT::i32, 14, 
/*46038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*46053*/   /*Scope*/ 110, /*->46164*/
/*46054*/     OPC_CheckInteger, 55, 
/*46056*/     OPC_MoveParent,
/*46057*/     OPC_RecordChild1, // #0 = $Vn
/*46058*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46085
/*46061*/       OPC_CheckChild1Type, MVT::v8i8,
/*46063*/       OPC_RecordChild2, // #1 = $Vm
/*46064*/       OPC_CheckChild2Type, MVT::v8i8,
/*46066*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46068*/       OPC_EmitInteger, MVT::i32, 14, 
/*46071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46074*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46111
/*46087*/       OPC_CheckChild1Type, MVT::v4i16,
/*46089*/       OPC_RecordChild2, // #1 = $Vm
/*46090*/       OPC_CheckChild2Type, MVT::v4i16,
/*46092*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46094*/       OPC_EmitInteger, MVT::i32, 14, 
/*46097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46137
/*46113*/       OPC_CheckChild1Type, MVT::v2i32,
/*46115*/       OPC_RecordChild2, // #1 = $Vm
/*46116*/       OPC_CheckChild2Type, MVT::v2i32,
/*46118*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46120*/       OPC_EmitInteger, MVT::i32, 14, 
/*46123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46126*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46163
/*46139*/       OPC_CheckChild1Type, MVT::v2f32,
/*46141*/       OPC_RecordChild2, // #1 = $Vm
/*46142*/       OPC_CheckChild2Type, MVT::v2f32,
/*46144*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46146*/       OPC_EmitInteger, MVT::i32, 14, 
/*46149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 55:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46164*/   /*Scope*/ 84, /*->46249*/
/*46165*/     OPC_CheckInteger, 56, 
/*46167*/     OPC_MoveParent,
/*46168*/     OPC_RecordChild1, // #0 = $Vn
/*46169*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46196
/*46172*/       OPC_CheckChild1Type, MVT::v8i8,
/*46174*/       OPC_RecordChild2, // #1 = $Vm
/*46175*/       OPC_CheckChild2Type, MVT::v8i8,
/*46177*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46179*/       OPC_EmitInteger, MVT::i32, 14, 
/*46182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46222
/*46198*/       OPC_CheckChild1Type, MVT::v4i16,
/*46200*/       OPC_RecordChild2, // #1 = $Vm
/*46201*/       OPC_CheckChild2Type, MVT::v4i16,
/*46203*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46205*/       OPC_EmitInteger, MVT::i32, 14, 
/*46208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46211*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46248
/*46224*/       OPC_CheckChild1Type, MVT::v2i32,
/*46226*/       OPC_RecordChild2, // #1 = $Vm
/*46227*/       OPC_CheckChild2Type, MVT::v2i32,
/*46229*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46231*/       OPC_EmitInteger, MVT::i32, 14, 
/*46234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*46249*/   /*Scope*/ 110, /*->46360*/
/*46250*/     OPC_CheckInteger, 57, 
/*46252*/     OPC_MoveParent,
/*46253*/     OPC_RecordChild1, // #0 = $Vn
/*46254*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46281
/*46257*/       OPC_CheckChild1Type, MVT::v8i8,
/*46259*/       OPC_RecordChild2, // #1 = $Vm
/*46260*/       OPC_CheckChild2Type, MVT::v8i8,
/*46262*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46264*/       OPC_EmitInteger, MVT::i32, 14, 
/*46267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46307
/*46283*/       OPC_CheckChild1Type, MVT::v4i16,
/*46285*/       OPC_RecordChild2, // #1 = $Vm
/*46286*/       OPC_CheckChild2Type, MVT::v4i16,
/*46288*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46290*/       OPC_EmitInteger, MVT::i32, 14, 
/*46293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46333
/*46309*/       OPC_CheckChild1Type, MVT::v2i32,
/*46311*/       OPC_RecordChild2, // #1 = $Vm
/*46312*/       OPC_CheckChild2Type, MVT::v2i32,
/*46314*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46316*/       OPC_EmitInteger, MVT::i32, 14, 
/*46319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46359
/*46335*/       OPC_CheckChild1Type, MVT::v2f32,
/*46337*/       OPC_RecordChild2, // #1 = $Vm
/*46338*/       OPC_CheckChild2Type, MVT::v2f32,
/*46340*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46342*/       OPC_EmitInteger, MVT::i32, 14, 
/*46345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 57:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46360*/   /*Scope*/ 84, /*->46445*/
/*46361*/     OPC_CheckInteger, 58, 
/*46363*/     OPC_MoveParent,
/*46364*/     OPC_RecordChild1, // #0 = $Vn
/*46365*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46392
/*46368*/       OPC_CheckChild1Type, MVT::v8i8,
/*46370*/       OPC_RecordChild2, // #1 = $Vm
/*46371*/       OPC_CheckChild2Type, MVT::v8i8,
/*46373*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46375*/       OPC_EmitInteger, MVT::i32, 14, 
/*46378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 58:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46418
/*46394*/       OPC_CheckChild1Type, MVT::v4i16,
/*46396*/       OPC_RecordChild2, // #1 = $Vm
/*46397*/       OPC_CheckChild2Type, MVT::v4i16,
/*46399*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46401*/       OPC_EmitInteger, MVT::i32, 14, 
/*46404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46444
/*46420*/       OPC_CheckChild1Type, MVT::v2i32,
/*46422*/       OPC_RecordChild2, // #1 = $Vm
/*46423*/       OPC_CheckChild2Type, MVT::v2i32,
/*46425*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46427*/       OPC_EmitInteger, MVT::i32, 14, 
/*46430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*46445*/   /*Scope*/ 94, /*->46540*/
/*46446*/     OPC_CheckInteger, 85, 
/*46448*/     OPC_MoveParent,
/*46449*/     OPC_RecordChild1, // #0 = $Vm
/*46450*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->46473
/*46453*/       OPC_CheckChild1Type, MVT::v2i32,
/*46455*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46457*/       OPC_EmitInteger, MVT::i32, 14, 
/*46460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 85:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46495
/*46475*/       OPC_CheckChild1Type, MVT::v4i32,
/*46477*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46479*/       OPC_EmitInteger, MVT::i32, 14, 
/*46482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 85:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->46517
/*46497*/       OPC_CheckChild1Type, MVT::v2f32,
/*46499*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46501*/       OPC_EmitInteger, MVT::i32, 14, 
/*46504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 85:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->46539
/*46519*/       OPC_CheckChild1Type, MVT::v4f32,
/*46521*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46523*/       OPC_EmitInteger, MVT::i32, 14, 
/*46526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 85:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46540*/   /*Scope*/ 94, /*->46635*/
/*46541*/     OPC_CheckInteger, 92, 
/*46543*/     OPC_MoveParent,
/*46544*/     OPC_RecordChild1, // #0 = $Vm
/*46545*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->46568
/*46548*/       OPC_CheckChild1Type, MVT::v2i32,
/*46550*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46552*/       OPC_EmitInteger, MVT::i32, 14, 
/*46555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 92:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->46590
/*46570*/       OPC_CheckChild1Type, MVT::v4i32,
/*46572*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46574*/       OPC_EmitInteger, MVT::i32, 14, 
/*46577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46580*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 92:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->46612
/*46592*/       OPC_CheckChild1Type, MVT::v2f32,
/*46594*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46596*/       OPC_EmitInteger, MVT::i32, 14, 
/*46599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 92:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->46634
/*46614*/       OPC_CheckChild1Type, MVT::v4f32,
/*46616*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46618*/       OPC_EmitInteger, MVT::i32, 14, 
/*46621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 92:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46635*/   /*Scope*/ 86|128,1/*214*/, /*->46851*/
/*46637*/     OPC_CheckInteger, 99, 
/*46639*/     OPC_MoveParent,
/*46640*/     OPC_RecordChild1, // #0 = $Vm
/*46641*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46668
/*46644*/       OPC_CheckChild1Type, MVT::v4i16,
/*46646*/       OPC_RecordChild2, // #1 = $Vn
/*46647*/       OPC_CheckChild2Type, MVT::v4i16,
/*46649*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46651*/       OPC_EmitInteger, MVT::i32, 14, 
/*46654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 99:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46694
/*46670*/       OPC_CheckChild1Type, MVT::v2i32,
/*46672*/       OPC_RecordChild2, // #1 = $Vn
/*46673*/       OPC_CheckChild2Type, MVT::v2i32,
/*46675*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46677*/       OPC_EmitInteger, MVT::i32, 14, 
/*46680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 99:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46720
/*46696*/       OPC_CheckChild1Type, MVT::v8i16,
/*46698*/       OPC_RecordChild2, // #1 = $Vn
/*46699*/       OPC_CheckChild2Type, MVT::v8i16,
/*46701*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46703*/       OPC_EmitInteger, MVT::i32, 14, 
/*46706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 99:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46746
/*46722*/       OPC_CheckChild1Type, MVT::v4i32,
/*46724*/       OPC_RecordChild2, // #1 = $Vn
/*46725*/       OPC_CheckChild2Type, MVT::v4i32,
/*46727*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46729*/       OPC_EmitInteger, MVT::i32, 14, 
/*46732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 99:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46772
/*46748*/       OPC_CheckChild1Type, MVT::v8i8,
/*46750*/       OPC_RecordChild2, // #1 = $Vn
/*46751*/       OPC_CheckChild2Type, MVT::v8i8,
/*46753*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46755*/       OPC_EmitInteger, MVT::i32, 14, 
/*46758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46798
/*46774*/       OPC_CheckChild1Type, MVT::v16i8,
/*46776*/       OPC_RecordChild2, // #1 = $Vn
/*46777*/       OPC_CheckChild2Type, MVT::v16i8,
/*46779*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46781*/       OPC_EmitInteger, MVT::i32, 14, 
/*46784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 99:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46824
/*46800*/       OPC_CheckChild1Type, MVT::v1i64,
/*46802*/       OPC_RecordChild2, // #1 = $Vn
/*46803*/       OPC_CheckChild2Type, MVT::v1i64,
/*46805*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46807*/       OPC_EmitInteger, MVT::i32, 14, 
/*46810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 99:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46850
/*46826*/       OPC_CheckChild1Type, MVT::v2i64,
/*46828*/       OPC_RecordChild2, // #1 = $Vn
/*46829*/       OPC_CheckChild2Type, MVT::v2i64,
/*46831*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46833*/       OPC_EmitInteger, MVT::i32, 14, 
/*46836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 99:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*46851*/   /*Scope*/ 86|128,1/*214*/, /*->47067*/
/*46853*/     OPC_CheckInteger, 100, 
/*46855*/     OPC_MoveParent,
/*46856*/     OPC_RecordChild1, // #0 = $Vm
/*46857*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46884
/*46860*/       OPC_CheckChild1Type, MVT::v4i16,
/*46862*/       OPC_RecordChild2, // #1 = $Vn
/*46863*/       OPC_CheckChild2Type, MVT::v4i16,
/*46865*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46867*/       OPC_EmitInteger, MVT::i32, 14, 
/*46870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 100:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46910
/*46886*/       OPC_CheckChild1Type, MVT::v2i32,
/*46888*/       OPC_RecordChild2, // #1 = $Vn
/*46889*/       OPC_CheckChild2Type, MVT::v2i32,
/*46891*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46893*/       OPC_EmitInteger, MVT::i32, 14, 
/*46896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46899*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 100:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46936
/*46912*/       OPC_CheckChild1Type, MVT::v8i16,
/*46914*/       OPC_RecordChild2, // #1 = $Vn
/*46915*/       OPC_CheckChild2Type, MVT::v8i16,
/*46917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46919*/       OPC_EmitInteger, MVT::i32, 14, 
/*46922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 100:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46962
/*46938*/       OPC_CheckChild1Type, MVT::v4i32,
/*46940*/       OPC_RecordChild2, // #1 = $Vn
/*46941*/       OPC_CheckChild2Type, MVT::v4i32,
/*46943*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46945*/       OPC_EmitInteger, MVT::i32, 14, 
/*46948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 100:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46988
/*46964*/       OPC_CheckChild1Type, MVT::v8i8,
/*46966*/       OPC_RecordChild2, // #1 = $Vn
/*46967*/       OPC_CheckChild2Type, MVT::v8i8,
/*46969*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46971*/       OPC_EmitInteger, MVT::i32, 14, 
/*46974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 100:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47014
/*46990*/       OPC_CheckChild1Type, MVT::v16i8,
/*46992*/       OPC_RecordChild2, // #1 = $Vn
/*46993*/       OPC_CheckChild2Type, MVT::v16i8,
/*46995*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46997*/       OPC_EmitInteger, MVT::i32, 14, 
/*47000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 100:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47040
/*47016*/       OPC_CheckChild1Type, MVT::v1i64,
/*47018*/       OPC_RecordChild2, // #1 = $Vn
/*47019*/       OPC_CheckChild2Type, MVT::v1i64,
/*47021*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47023*/       OPC_EmitInteger, MVT::i32, 14, 
/*47026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 100:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47066
/*47042*/       OPC_CheckChild1Type, MVT::v2i64,
/*47044*/       OPC_RecordChild2, // #1 = $Vn
/*47045*/       OPC_CheckChild2Type, MVT::v2i64,
/*47047*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47049*/       OPC_EmitInteger, MVT::i32, 14, 
/*47052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 100:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47067*/   /*Scope*/ 86|128,1/*214*/, /*->47283*/
/*47069*/     OPC_CheckInteger, 90, 
/*47071*/     OPC_MoveParent,
/*47072*/     OPC_RecordChild1, // #0 = $Vm
/*47073*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47100
/*47076*/       OPC_CheckChild1Type, MVT::v4i16,
/*47078*/       OPC_RecordChild2, // #1 = $Vn
/*47079*/       OPC_CheckChild2Type, MVT::v4i16,
/*47081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47083*/       OPC_EmitInteger, MVT::i32, 14, 
/*47086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 90:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47126
/*47102*/       OPC_CheckChild1Type, MVT::v2i32,
/*47104*/       OPC_RecordChild2, // #1 = $Vn
/*47105*/       OPC_CheckChild2Type, MVT::v2i32,
/*47107*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47109*/       OPC_EmitInteger, MVT::i32, 14, 
/*47112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 90:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47152
/*47128*/       OPC_CheckChild1Type, MVT::v8i16,
/*47130*/       OPC_RecordChild2, // #1 = $Vn
/*47131*/       OPC_CheckChild2Type, MVT::v8i16,
/*47133*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47135*/       OPC_EmitInteger, MVT::i32, 14, 
/*47138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 90:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47178
/*47154*/       OPC_CheckChild1Type, MVT::v4i32,
/*47156*/       OPC_RecordChild2, // #1 = $Vn
/*47157*/       OPC_CheckChild2Type, MVT::v4i32,
/*47159*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47161*/       OPC_EmitInteger, MVT::i32, 14, 
/*47164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 90:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47204
/*47180*/       OPC_CheckChild1Type, MVT::v8i8,
/*47182*/       OPC_RecordChild2, // #1 = $Vn
/*47183*/       OPC_CheckChild2Type, MVT::v8i8,
/*47185*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47187*/       OPC_EmitInteger, MVT::i32, 14, 
/*47190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 90:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47230
/*47206*/       OPC_CheckChild1Type, MVT::v16i8,
/*47208*/       OPC_RecordChild2, // #1 = $Vn
/*47209*/       OPC_CheckChild2Type, MVT::v16i8,
/*47211*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47213*/       OPC_EmitInteger, MVT::i32, 14, 
/*47216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 90:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47256
/*47232*/       OPC_CheckChild1Type, MVT::v1i64,
/*47234*/       OPC_RecordChild2, // #1 = $Vn
/*47235*/       OPC_CheckChild2Type, MVT::v1i64,
/*47237*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47239*/       OPC_EmitInteger, MVT::i32, 14, 
/*47242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 90:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47282
/*47258*/       OPC_CheckChild1Type, MVT::v2i64,
/*47260*/       OPC_RecordChild2, // #1 = $Vn
/*47261*/       OPC_CheckChild2Type, MVT::v2i64,
/*47263*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47265*/       OPC_EmitInteger, MVT::i32, 14, 
/*47268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 90:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47283*/   /*Scope*/ 86|128,1/*214*/, /*->47499*/
/*47285*/     OPC_CheckInteger, 91, 
/*47287*/     OPC_MoveParent,
/*47288*/     OPC_RecordChild1, // #0 = $Vm
/*47289*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47316
/*47292*/       OPC_CheckChild1Type, MVT::v4i16,
/*47294*/       OPC_RecordChild2, // #1 = $Vn
/*47295*/       OPC_CheckChild2Type, MVT::v4i16,
/*47297*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47299*/       OPC_EmitInteger, MVT::i32, 14, 
/*47302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 91:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47342
/*47318*/       OPC_CheckChild1Type, MVT::v2i32,
/*47320*/       OPC_RecordChild2, // #1 = $Vn
/*47321*/       OPC_CheckChild2Type, MVT::v2i32,
/*47323*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47325*/       OPC_EmitInteger, MVT::i32, 14, 
/*47328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 91:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47368
/*47344*/       OPC_CheckChild1Type, MVT::v8i16,
/*47346*/       OPC_RecordChild2, // #1 = $Vn
/*47347*/       OPC_CheckChild2Type, MVT::v8i16,
/*47349*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47351*/       OPC_EmitInteger, MVT::i32, 14, 
/*47354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 91:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47394
/*47370*/       OPC_CheckChild1Type, MVT::v4i32,
/*47372*/       OPC_RecordChild2, // #1 = $Vn
/*47373*/       OPC_CheckChild2Type, MVT::v4i32,
/*47375*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47377*/       OPC_EmitInteger, MVT::i32, 14, 
/*47380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 91:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47420
/*47396*/       OPC_CheckChild1Type, MVT::v8i8,
/*47398*/       OPC_RecordChild2, // #1 = $Vn
/*47399*/       OPC_CheckChild2Type, MVT::v8i8,
/*47401*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47403*/       OPC_EmitInteger, MVT::i32, 14, 
/*47406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 91:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47446
/*47422*/       OPC_CheckChild1Type, MVT::v16i8,
/*47424*/       OPC_RecordChild2, // #1 = $Vn
/*47425*/       OPC_CheckChild2Type, MVT::v16i8,
/*47427*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47429*/       OPC_EmitInteger, MVT::i32, 14, 
/*47432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 91:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47472
/*47448*/       OPC_CheckChild1Type, MVT::v1i64,
/*47450*/       OPC_RecordChild2, // #1 = $Vn
/*47451*/       OPC_CheckChild2Type, MVT::v1i64,
/*47453*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47455*/       OPC_EmitInteger, MVT::i32, 14, 
/*47458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 91:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47498
/*47474*/       OPC_CheckChild1Type, MVT::v2i64,
/*47476*/       OPC_RecordChild2, // #1 = $Vn
/*47477*/       OPC_CheckChild2Type, MVT::v2i64,
/*47479*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47481*/       OPC_EmitInteger, MVT::i32, 14, 
/*47484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47487*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 91:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47499*/   /*Scope*/ 86|128,1/*214*/, /*->47715*/
/*47501*/     OPC_CheckInteger, 79, 
/*47503*/     OPC_MoveParent,
/*47504*/     OPC_RecordChild1, // #0 = $Vm
/*47505*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47532
/*47508*/       OPC_CheckChild1Type, MVT::v4i16,
/*47510*/       OPC_RecordChild2, // #1 = $Vn
/*47511*/       OPC_CheckChild2Type, MVT::v4i16,
/*47513*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47515*/       OPC_EmitInteger, MVT::i32, 14, 
/*47518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47521*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47558
/*47534*/       OPC_CheckChild1Type, MVT::v2i32,
/*47536*/       OPC_RecordChild2, // #1 = $Vn
/*47537*/       OPC_CheckChild2Type, MVT::v2i32,
/*47539*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47541*/       OPC_EmitInteger, MVT::i32, 14, 
/*47544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47584
/*47560*/       OPC_CheckChild1Type, MVT::v8i16,
/*47562*/       OPC_RecordChild2, // #1 = $Vn
/*47563*/       OPC_CheckChild2Type, MVT::v8i16,
/*47565*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47567*/       OPC_EmitInteger, MVT::i32, 14, 
/*47570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47573*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47610
/*47586*/       OPC_CheckChild1Type, MVT::v4i32,
/*47588*/       OPC_RecordChild2, // #1 = $Vn
/*47589*/       OPC_CheckChild2Type, MVT::v4i32,
/*47591*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47593*/       OPC_EmitInteger, MVT::i32, 14, 
/*47596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47636
/*47612*/       OPC_CheckChild1Type, MVT::v8i8,
/*47614*/       OPC_RecordChild2, // #1 = $Vn
/*47615*/       OPC_CheckChild2Type, MVT::v8i8,
/*47617*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47619*/       OPC_EmitInteger, MVT::i32, 14, 
/*47622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47662
/*47638*/       OPC_CheckChild1Type, MVT::v16i8,
/*47640*/       OPC_RecordChild2, // #1 = $Vn
/*47641*/       OPC_CheckChild2Type, MVT::v16i8,
/*47643*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47645*/       OPC_EmitInteger, MVT::i32, 14, 
/*47648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47651*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47688
/*47664*/       OPC_CheckChild1Type, MVT::v1i64,
/*47666*/       OPC_RecordChild2, // #1 = $Vn
/*47667*/       OPC_CheckChild2Type, MVT::v1i64,
/*47669*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47671*/       OPC_EmitInteger, MVT::i32, 14, 
/*47674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47714
/*47690*/       OPC_CheckChild1Type, MVT::v2i64,
/*47692*/       OPC_RecordChild2, // #1 = $Vn
/*47693*/       OPC_CheckChild2Type, MVT::v2i64,
/*47695*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47697*/       OPC_EmitInteger, MVT::i32, 14, 
/*47700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47715*/   /*Scope*/ 86|128,1/*214*/, /*->47931*/
/*47717*/     OPC_CheckInteger, 81, 
/*47719*/     OPC_MoveParent,
/*47720*/     OPC_RecordChild1, // #0 = $Vm
/*47721*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47748
/*47724*/       OPC_CheckChild1Type, MVT::v4i16,
/*47726*/       OPC_RecordChild2, // #1 = $Vn
/*47727*/       OPC_CheckChild2Type, MVT::v4i16,
/*47729*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47731*/       OPC_EmitInteger, MVT::i32, 14, 
/*47734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 81:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47774
/*47750*/       OPC_CheckChild1Type, MVT::v2i32,
/*47752*/       OPC_RecordChild2, // #1 = $Vn
/*47753*/       OPC_CheckChild2Type, MVT::v2i32,
/*47755*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47757*/       OPC_EmitInteger, MVT::i32, 14, 
/*47760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 81:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47800
/*47776*/       OPC_CheckChild1Type, MVT::v8i16,
/*47778*/       OPC_RecordChild2, // #1 = $Vn
/*47779*/       OPC_CheckChild2Type, MVT::v8i16,
/*47781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47783*/       OPC_EmitInteger, MVT::i32, 14, 
/*47786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 81:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47826
/*47802*/       OPC_CheckChild1Type, MVT::v4i32,
/*47804*/       OPC_RecordChild2, // #1 = $Vn
/*47805*/       OPC_CheckChild2Type, MVT::v4i32,
/*47807*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47809*/       OPC_EmitInteger, MVT::i32, 14, 
/*47812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 81:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47852
/*47828*/       OPC_CheckChild1Type, MVT::v8i8,
/*47830*/       OPC_RecordChild2, // #1 = $Vn
/*47831*/       OPC_CheckChild2Type, MVT::v8i8,
/*47833*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47835*/       OPC_EmitInteger, MVT::i32, 14, 
/*47838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 81:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47878
/*47854*/       OPC_CheckChild1Type, MVT::v16i8,
/*47856*/       OPC_RecordChild2, // #1 = $Vn
/*47857*/       OPC_CheckChild2Type, MVT::v16i8,
/*47859*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47861*/       OPC_EmitInteger, MVT::i32, 14, 
/*47864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 81:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47904
/*47880*/       OPC_CheckChild1Type, MVT::v1i64,
/*47882*/       OPC_RecordChild2, // #1 = $Vn
/*47883*/       OPC_CheckChild2Type, MVT::v1i64,
/*47885*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47887*/       OPC_EmitInteger, MVT::i32, 14, 
/*47890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 81:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47930
/*47906*/       OPC_CheckChild1Type, MVT::v2i64,
/*47908*/       OPC_RecordChild2, // #1 = $Vn
/*47909*/       OPC_CheckChild2Type, MVT::v2i64,
/*47911*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47913*/       OPC_EmitInteger, MVT::i32, 14, 
/*47916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 81:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*47931*/   /*Scope*/ 86|128,1/*214*/, /*->48147*/
/*47933*/     OPC_CheckInteger, 74, 
/*47935*/     OPC_MoveParent,
/*47936*/     OPC_RecordChild1, // #0 = $Vm
/*47937*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47964
/*47940*/       OPC_CheckChild1Type, MVT::v4i16,
/*47942*/       OPC_RecordChild2, // #1 = $Vn
/*47943*/       OPC_CheckChild2Type, MVT::v4i16,
/*47945*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47947*/       OPC_EmitInteger, MVT::i32, 14, 
/*47950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47953*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47990
/*47966*/       OPC_CheckChild1Type, MVT::v2i32,
/*47968*/       OPC_RecordChild2, // #1 = $Vn
/*47969*/       OPC_CheckChild2Type, MVT::v2i32,
/*47971*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47973*/       OPC_EmitInteger, MVT::i32, 14, 
/*47976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47979*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48016
/*47992*/       OPC_CheckChild1Type, MVT::v8i16,
/*47994*/       OPC_RecordChild2, // #1 = $Vn
/*47995*/       OPC_CheckChild2Type, MVT::v8i16,
/*47997*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47999*/       OPC_EmitInteger, MVT::i32, 14, 
/*48002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 74:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48042
/*48018*/       OPC_CheckChild1Type, MVT::v4i32,
/*48020*/       OPC_RecordChild2, // #1 = $Vn
/*48021*/       OPC_CheckChild2Type, MVT::v4i32,
/*48023*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48025*/       OPC_EmitInteger, MVT::i32, 14, 
/*48028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 74:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48068
/*48044*/       OPC_CheckChild1Type, MVT::v8i8,
/*48046*/       OPC_RecordChild2, // #1 = $Vn
/*48047*/       OPC_CheckChild2Type, MVT::v8i8,
/*48049*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48051*/       OPC_EmitInteger, MVT::i32, 14, 
/*48054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48094
/*48070*/       OPC_CheckChild1Type, MVT::v16i8,
/*48072*/       OPC_RecordChild2, // #1 = $Vn
/*48073*/       OPC_CheckChild2Type, MVT::v16i8,
/*48075*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48077*/       OPC_EmitInteger, MVT::i32, 14, 
/*48080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 74:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48120
/*48096*/       OPC_CheckChild1Type, MVT::v1i64,
/*48098*/       OPC_RecordChild2, // #1 = $Vn
/*48099*/       OPC_CheckChild2Type, MVT::v1i64,
/*48101*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48103*/       OPC_EmitInteger, MVT::i32, 14, 
/*48106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 74:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48146
/*48122*/       OPC_CheckChild1Type, MVT::v2i64,
/*48124*/       OPC_RecordChild2, // #1 = $Vn
/*48125*/       OPC_CheckChild2Type, MVT::v2i64,
/*48127*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48129*/       OPC_EmitInteger, MVT::i32, 14, 
/*48132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 74:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48147*/   /*Scope*/ 86|128,1/*214*/, /*->48363*/
/*48149*/     OPC_CheckInteger, 75, 
/*48151*/     OPC_MoveParent,
/*48152*/     OPC_RecordChild1, // #0 = $Vm
/*48153*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48180
/*48156*/       OPC_CheckChild1Type, MVT::v4i16,
/*48158*/       OPC_RecordChild2, // #1 = $Vn
/*48159*/       OPC_CheckChild2Type, MVT::v4i16,
/*48161*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48163*/       OPC_EmitInteger, MVT::i32, 14, 
/*48166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48206
/*48182*/       OPC_CheckChild1Type, MVT::v2i32,
/*48184*/       OPC_RecordChild2, // #1 = $Vn
/*48185*/       OPC_CheckChild2Type, MVT::v2i32,
/*48187*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48189*/       OPC_EmitInteger, MVT::i32, 14, 
/*48192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48232
/*48208*/       OPC_CheckChild1Type, MVT::v8i16,
/*48210*/       OPC_RecordChild2, // #1 = $Vn
/*48211*/       OPC_CheckChild2Type, MVT::v8i16,
/*48213*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48215*/       OPC_EmitInteger, MVT::i32, 14, 
/*48218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 75:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48258
/*48234*/       OPC_CheckChild1Type, MVT::v4i32,
/*48236*/       OPC_RecordChild2, // #1 = $Vn
/*48237*/       OPC_CheckChild2Type, MVT::v4i32,
/*48239*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48241*/       OPC_EmitInteger, MVT::i32, 14, 
/*48244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 75:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48284
/*48260*/       OPC_CheckChild1Type, MVT::v8i8,
/*48262*/       OPC_RecordChild2, // #1 = $Vn
/*48263*/       OPC_CheckChild2Type, MVT::v8i8,
/*48265*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48267*/       OPC_EmitInteger, MVT::i32, 14, 
/*48270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48310
/*48286*/       OPC_CheckChild1Type, MVT::v16i8,
/*48288*/       OPC_RecordChild2, // #1 = $Vn
/*48289*/       OPC_CheckChild2Type, MVT::v16i8,
/*48291*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48293*/       OPC_EmitInteger, MVT::i32, 14, 
/*48296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 75:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48336
/*48312*/       OPC_CheckChild1Type, MVT::v1i64,
/*48314*/       OPC_RecordChild2, // #1 = $Vn
/*48315*/       OPC_CheckChild2Type, MVT::v1i64,
/*48317*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48319*/       OPC_EmitInteger, MVT::i32, 14, 
/*48322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 75:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48362
/*48338*/       OPC_CheckChild1Type, MVT::v2i64,
/*48340*/       OPC_RecordChild2, // #1 = $Vn
/*48341*/       OPC_CheckChild2Type, MVT::v2i64,
/*48343*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48345*/       OPC_EmitInteger, MVT::i32, 14, 
/*48348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 75:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48363*/   /*Scope*/ 50|128,1/*178*/, /*->48543*/
/*48365*/     OPC_CheckInteger, 15, 
/*48367*/     OPC_MoveParent,
/*48368*/     OPC_RecordChild1, // #0 = $Vm
/*48369*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->48392
/*48372*/       OPC_CheckChild1Type, MVT::v8i8,
/*48374*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48376*/       OPC_EmitInteger, MVT::i32, 14, 
/*48379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 15:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48414
/*48394*/       OPC_CheckChild1Type, MVT::v4i16,
/*48396*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48398*/       OPC_EmitInteger, MVT::i32, 14, 
/*48401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48404*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 15:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48436
/*48416*/       OPC_CheckChild1Type, MVT::v2i32,
/*48418*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48420*/       OPC_EmitInteger, MVT::i32, 14, 
/*48423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48458
/*48438*/       OPC_CheckChild1Type, MVT::v16i8,
/*48440*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48442*/       OPC_EmitInteger, MVT::i32, 14, 
/*48445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 15:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48480
/*48460*/       OPC_CheckChild1Type, MVT::v8i16,
/*48462*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48464*/       OPC_EmitInteger, MVT::i32, 14, 
/*48467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 15:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48502
/*48482*/       OPC_CheckChild1Type, MVT::v4i32,
/*48484*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48486*/       OPC_EmitInteger, MVT::i32, 14, 
/*48489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 18,  MVT::v2f32,// ->48522
/*48504*/       OPC_CheckChild1Type, MVT::v2f32,
/*48506*/       OPC_EmitInteger, MVT::i32, 14, 
/*48509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 15:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->48542
/*48524*/       OPC_CheckChild1Type, MVT::v4f32,
/*48526*/       OPC_EmitInteger, MVT::i32, 14, 
/*48529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 15:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*48543*/   /*Scope*/ 10|128,1/*138*/, /*->48683*/
/*48545*/     OPC_CheckInteger, 59, 
/*48547*/     OPC_MoveParent,
/*48548*/     OPC_RecordChild1, // #0 = $Vm
/*48549*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48572
/*48552*/       OPC_CheckChild1Type, MVT::v8i8,
/*48554*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48556*/       OPC_EmitInteger, MVT::i32, 14, 
/*48559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 59:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48594
/*48574*/       OPC_CheckChild1Type, MVT::v4i16,
/*48576*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48578*/       OPC_EmitInteger, MVT::i32, 14, 
/*48581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 59:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48616
/*48596*/       OPC_CheckChild1Type, MVT::v2i32,
/*48598*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48600*/       OPC_EmitInteger, MVT::i32, 14, 
/*48603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 59:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48638
/*48618*/       OPC_CheckChild1Type, MVT::v16i8,
/*48620*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48622*/       OPC_EmitInteger, MVT::i32, 14, 
/*48625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48628*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 59:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48660
/*48640*/       OPC_CheckChild1Type, MVT::v8i16,
/*48642*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48644*/       OPC_EmitInteger, MVT::i32, 14, 
/*48647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 59:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48682
/*48662*/       OPC_CheckChild1Type, MVT::v4i32,
/*48664*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48666*/       OPC_EmitInteger, MVT::i32, 14, 
/*48669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 59:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48683*/   /*Scope*/ 10|128,1/*138*/, /*->48823*/
/*48685*/     OPC_CheckInteger, 69, 
/*48687*/     OPC_MoveParent,
/*48688*/     OPC_RecordChild1, // #0 = $Vm
/*48689*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48712
/*48692*/       OPC_CheckChild1Type, MVT::v8i8,
/*48694*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48696*/       OPC_EmitInteger, MVT::i32, 14, 
/*48699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48734
/*48714*/       OPC_CheckChild1Type, MVT::v4i16,
/*48716*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48718*/       OPC_EmitInteger, MVT::i32, 14, 
/*48721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48756
/*48736*/       OPC_CheckChild1Type, MVT::v2i32,
/*48738*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48740*/       OPC_EmitInteger, MVT::i32, 14, 
/*48743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48778
/*48758*/       OPC_CheckChild1Type, MVT::v16i8,
/*48760*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48762*/       OPC_EmitInteger, MVT::i32, 14, 
/*48765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48800
/*48780*/       OPC_CheckChild1Type, MVT::v8i16,
/*48782*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48784*/       OPC_EmitInteger, MVT::i32, 14, 
/*48787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48790*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48822
/*48802*/       OPC_CheckChild1Type, MVT::v4i32,
/*48804*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48806*/       OPC_EmitInteger, MVT::i32, 14, 
/*48809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48812*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48823*/   /*Scope*/ 10|128,1/*138*/, /*->48963*/
/*48825*/     OPC_CheckInteger, 22, 
/*48827*/     OPC_MoveParent,
/*48828*/     OPC_RecordChild1, // #0 = $Vm
/*48829*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->48852
/*48832*/       OPC_CheckChild1Type, MVT::v8i8,
/*48834*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48836*/       OPC_EmitInteger, MVT::i32, 14, 
/*48839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->48874
/*48854*/       OPC_CheckChild1Type, MVT::v4i16,
/*48856*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48858*/       OPC_EmitInteger, MVT::i32, 14, 
/*48861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48864*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48896
/*48876*/       OPC_CheckChild1Type, MVT::v2i32,
/*48878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48880*/       OPC_EmitInteger, MVT::i32, 14, 
/*48883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->48918
/*48898*/       OPC_CheckChild1Type, MVT::v16i8,
/*48900*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48902*/       OPC_EmitInteger, MVT::i32, 14, 
/*48905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48940
/*48920*/       OPC_CheckChild1Type, MVT::v8i16,
/*48922*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48924*/       OPC_EmitInteger, MVT::i32, 14, 
/*48927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48962
/*48942*/       OPC_CheckChild1Type, MVT::v4i32,
/*48944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48946*/       OPC_EmitInteger, MVT::i32, 14, 
/*48949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48963*/   /*Scope*/ 72, /*->49036*/
/*48964*/     OPC_CheckInteger, 66, 
/*48966*/     OPC_MoveParent,
/*48967*/     OPC_RecordChild1, // #0 = $Vm
/*48968*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->48991
/*48971*/       OPC_CheckChild1Type, MVT::v8i16,
/*48973*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48975*/       OPC_EmitInteger, MVT::i32, 14, 
/*48978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 66:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49013
/*48993*/       OPC_CheckChild1Type, MVT::v4i32,
/*48995*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48997*/       OPC_EmitInteger, MVT::i32, 14, 
/*49000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49003*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 66:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49035
/*49015*/       OPC_CheckChild1Type, MVT::v2i64,
/*49017*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49019*/       OPC_EmitInteger, MVT::i32, 14, 
/*49022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 66:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49036*/   /*Scope*/ 72, /*->49109*/
/*49037*/     OPC_CheckInteger, 68, 
/*49039*/     OPC_MoveParent,
/*49040*/     OPC_RecordChild1, // #0 = $Vm
/*49041*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49064
/*49044*/       OPC_CheckChild1Type, MVT::v8i16,
/*49046*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49048*/       OPC_EmitInteger, MVT::i32, 14, 
/*49051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 68:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49086
/*49066*/       OPC_CheckChild1Type, MVT::v4i32,
/*49068*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49070*/       OPC_EmitInteger, MVT::i32, 14, 
/*49073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49108
/*49088*/       OPC_CheckChild1Type, MVT::v2i64,
/*49090*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49092*/       OPC_EmitInteger, MVT::i32, 14, 
/*49095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49109*/   /*Scope*/ 72, /*->49182*/
/*49110*/     OPC_CheckInteger, 67, 
/*49112*/     OPC_MoveParent,
/*49113*/     OPC_RecordChild1, // #0 = $Vm
/*49114*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->49137
/*49117*/       OPC_CheckChild1Type, MVT::v8i16,
/*49119*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49121*/       OPC_EmitInteger, MVT::i32, 14, 
/*49124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49159
/*49139*/       OPC_CheckChild1Type, MVT::v4i32,
/*49141*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49143*/       OPC_EmitInteger, MVT::i32, 14, 
/*49146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49181
/*49161*/       OPC_CheckChild1Type, MVT::v2i64,
/*49163*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49165*/       OPC_EmitInteger, MVT::i32, 14, 
/*49168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*49182*/   /*Scope*/ 22, /*->49205*/
/*49183*/     OPC_CheckInteger, 27, 
/*49185*/     OPC_MoveParent,
/*49186*/     OPC_RecordChild1, // #0 = $Vm
/*49187*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*49189*/     OPC_EmitInteger, MVT::i32, 14, 
/*49192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49195*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 27:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*49205*/   /*Scope*/ 24, /*->49230*/
/*49206*/     OPC_CheckInteger, 109, 
/*49208*/     OPC_MoveParent,
/*49209*/     OPC_RecordChild1, // #0 = $Vn
/*49210*/     OPC_RecordChild2, // #1 = $Vm
/*49211*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49213*/     OPC_EmitInteger, MVT::i32, 14, 
/*49216*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 109:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*49230*/   /*Scope*/ 26, /*->49257*/
/*49231*/     OPC_CheckInteger, 113, 
/*49233*/     OPC_MoveParent,
/*49234*/     OPC_RecordChild1, // #0 = $orig
/*49235*/     OPC_RecordChild2, // #1 = $Vn
/*49236*/     OPC_RecordChild3, // #2 = $Vm
/*49237*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49239*/     OPC_EmitInteger, MVT::i32, 14, 
/*49242*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49245*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 113:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*49257*/   /*Scope*/ 72, /*->49330*/
/*49258*/     OPC_CheckInteger, 28, 
/*49260*/     OPC_MoveParent,
/*49261*/     OPC_RecordChild1, // #0 = $Vm
/*49262*/     OPC_Scope, 32, /*->49296*/ // 2 children in Scope
/*49264*/       OPC_CheckChild1Type, MVT::v2i32,
/*49266*/       OPC_RecordChild2, // #1 = $SIMM
/*49267*/       OPC_MoveChild, 2,
/*49269*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49272*/       OPC_MoveParent,
/*49273*/       OPC_CheckType, MVT::v2f32,
/*49275*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49277*/       OPC_EmitConvertToTarget, 1,
/*49279*/       OPC_EmitInteger, MVT::i32, 14, 
/*49282*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 28:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*49296*/     /*Scope*/ 32, /*->49329*/
/*49297*/       OPC_CheckChild1Type, MVT::v4i32,
/*49299*/       OPC_RecordChild2, // #1 = $SIMM
/*49300*/       OPC_MoveChild, 2,
/*49302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49305*/       OPC_MoveParent,
/*49306*/       OPC_CheckType, MVT::v4f32,
/*49308*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49310*/       OPC_EmitConvertToTarget, 1,
/*49312*/       OPC_EmitInteger, MVT::i32, 14, 
/*49315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 28:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*49329*/     0, /*End of Scope*/
/*49330*/   /*Scope*/ 72, /*->49403*/
/*49331*/     OPC_CheckInteger, 29, 
/*49333*/     OPC_MoveParent,
/*49334*/     OPC_RecordChild1, // #0 = $Vm
/*49335*/     OPC_Scope, 32, /*->49369*/ // 2 children in Scope
/*49337*/       OPC_CheckChild1Type, MVT::v2i32,
/*49339*/       OPC_RecordChild2, // #1 = $SIMM
/*49340*/       OPC_MoveChild, 2,
/*49342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49345*/       OPC_MoveParent,
/*49346*/       OPC_CheckType, MVT::v2f32,
/*49348*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49350*/       OPC_EmitConvertToTarget, 1,
/*49352*/       OPC_EmitInteger, MVT::i32, 14, 
/*49355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 29:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*49369*/     /*Scope*/ 32, /*->49402*/
/*49370*/       OPC_CheckChild1Type, MVT::v4i32,
/*49372*/       OPC_RecordChild2, // #1 = $SIMM
/*49373*/       OPC_MoveChild, 2,
/*49375*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49378*/       OPC_MoveParent,
/*49379*/       OPC_CheckType, MVT::v4f32,
/*49381*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49383*/       OPC_EmitConvertToTarget, 1,
/*49385*/       OPC_EmitInteger, MVT::i32, 14, 
/*49388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 29:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*49402*/     0, /*End of Scope*/
/*49403*/   /*Scope*/ 58, /*->49462*/
/*49404*/     OPC_CheckInteger, 86, 
/*49406*/     OPC_MoveParent,
/*49407*/     OPC_RecordChild1, // #0 = $Vn
/*49408*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->49435
/*49411*/       OPC_CheckChild1Type, MVT::v2f32,
/*49413*/       OPC_RecordChild2, // #1 = $Vm
/*49414*/       OPC_CheckChild2Type, MVT::v2f32,
/*49416*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49418*/       OPC_EmitInteger, MVT::i32, 14, 
/*49421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 86:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->49461
/*49437*/       OPC_CheckChild1Type, MVT::v4f32,
/*49439*/       OPC_RecordChild2, // #1 = $Vm
/*49440*/       OPC_CheckChild2Type, MVT::v4f32,
/*49442*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49444*/       OPC_EmitInteger, MVT::i32, 14, 
/*49447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 86:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49462*/   /*Scope*/ 58, /*->49521*/
/*49463*/     OPC_CheckInteger, 93, 
/*49465*/     OPC_MoveParent,
/*49466*/     OPC_RecordChild1, // #0 = $Vn
/*49467*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->49494
/*49470*/       OPC_CheckChild1Type, MVT::v2f32,
/*49472*/       OPC_RecordChild2, // #1 = $Vm
/*49473*/       OPC_CheckChild2Type, MVT::v2f32,
/*49475*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49477*/       OPC_EmitInteger, MVT::i32, 14, 
/*49480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 93:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->49520
/*49496*/       OPC_CheckChild1Type, MVT::v4f32,
/*49498*/       OPC_RecordChild2, // #1 = $Vm
/*49499*/       OPC_CheckChild2Type, MVT::v4f32,
/*49501*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49503*/       OPC_EmitInteger, MVT::i32, 14, 
/*49506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 93:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49521*/   /*Scope*/ 22, /*->49544*/
/*49522*/     OPC_CheckInteger, 30, 
/*49524*/     OPC_MoveParent,
/*49525*/     OPC_RecordChild1, // #0 = $Vm
/*49526*/     OPC_CheckPatternPredicate, 29, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*49528*/     OPC_EmitInteger, MVT::i32, 14, 
/*49531*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49534*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 30:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*49544*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->49836
/*49549*/   OPC_Scope, 6|128,1/*134*/, /*->49686*/ // 2 children in Scope
/*49552*/     OPC_MoveChild, 0,
/*49554*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*49557*/     OPC_RecordChild0, // #0 = $Rm
/*49558*/     OPC_RecordChild1, // #1 = $rot
/*49559*/     OPC_MoveChild, 1,
/*49561*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49564*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*49566*/     OPC_CheckType, MVT::i32,
/*49568*/     OPC_MoveParent,
/*49569*/     OPC_MoveParent,
/*49570*/     OPC_MoveChild, 1,
/*49572*/     OPC_Scope, 55, /*->49629*/ // 2 children in Scope
/*49574*/       OPC_CheckValueType, MVT::i8,
/*49576*/       OPC_MoveParent,
/*49577*/       OPC_Scope, 24, /*->49603*/ // 2 children in Scope
/*49579*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49581*/         OPC_EmitConvertToTarget, 1,
/*49583*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49586*/         OPC_EmitInteger, MVT::i32, 14, 
/*49589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49603*/       /*Scope*/ 24, /*->49628*/
/*49604*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49606*/         OPC_EmitConvertToTarget, 1,
/*49608*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49611*/         OPC_EmitInteger, MVT::i32, 14, 
/*49614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49628*/       0, /*End of Scope*/
/*49629*/     /*Scope*/ 55, /*->49685*/
/*49630*/       OPC_CheckValueType, MVT::i16,
/*49632*/       OPC_MoveParent,
/*49633*/       OPC_Scope, 24, /*->49659*/ // 2 children in Scope
/*49635*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49637*/         OPC_EmitConvertToTarget, 1,
/*49639*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49642*/         OPC_EmitInteger, MVT::i32, 14, 
/*49645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49648*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49659*/       /*Scope*/ 24, /*->49684*/
/*49660*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49662*/         OPC_EmitConvertToTarget, 1,
/*49664*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*49667*/         OPC_EmitInteger, MVT::i32, 14, 
/*49670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*49684*/       0, /*End of Scope*/
/*49685*/     0, /*End of Scope*/
/*49686*/   /*Scope*/ 19|128,1/*147*/, /*->49835*/
/*49688*/     OPC_RecordChild0, // #0 = $Src
/*49689*/     OPC_MoveChild, 1,
/*49691*/     OPC_Scope, 70, /*->49763*/ // 2 children in Scope
/*49693*/       OPC_CheckValueType, MVT::i8,
/*49695*/       OPC_MoveParent,
/*49696*/       OPC_Scope, 22, /*->49720*/ // 3 children in Scope
/*49698*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49700*/         OPC_EmitInteger, MVT::i32, 0, 
/*49703*/         OPC_EmitInteger, MVT::i32, 14, 
/*49706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*49720*/       /*Scope*/ 18, /*->49739*/
/*49721*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*49723*/         OPC_EmitInteger, MVT::i32, 14, 
/*49726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*49739*/       /*Scope*/ 22, /*->49762*/
/*49740*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49742*/         OPC_EmitInteger, MVT::i32, 0, 
/*49745*/         OPC_EmitInteger, MVT::i32, 14, 
/*49748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*49762*/       0, /*End of Scope*/
/*49763*/     /*Scope*/ 70, /*->49834*/
/*49764*/       OPC_CheckValueType, MVT::i16,
/*49766*/       OPC_MoveParent,
/*49767*/       OPC_Scope, 22, /*->49791*/ // 3 children in Scope
/*49769*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*49771*/         OPC_EmitInteger, MVT::i32, 0, 
/*49774*/         OPC_EmitInteger, MVT::i32, 14, 
/*49777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*49791*/       /*Scope*/ 18, /*->49810*/
/*49792*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*49794*/         OPC_EmitInteger, MVT::i32, 14, 
/*49797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49800*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*49810*/       /*Scope*/ 22, /*->49833*/
/*49811*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*49813*/         OPC_EmitInteger, MVT::i32, 0, 
/*49816*/         OPC_EmitInteger, MVT::i32, 14, 
/*49819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*49833*/       0, /*End of Scope*/
/*49834*/     0, /*End of Scope*/
/*49835*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,16/*2170*/,  TARGET_VAL(ISD::FADD),// ->52010
/*49840*/   OPC_Scope, 113, /*->49955*/ // 16 children in Scope
/*49842*/     OPC_MoveChild, 0,
/*49844*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*49847*/     OPC_MoveChild, 0,
/*49849*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49852*/     OPC_RecordChild0, // #0 = $Dn
/*49853*/     OPC_RecordChild1, // #1 = $Dm
/*49854*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*49856*/     OPC_MoveParent,
/*49857*/     OPC_MoveParent,
/*49858*/     OPC_RecordChild1, // #2 = $Ddin
/*49859*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*49861*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->49908
/*49864*/       OPC_Scope, 20, /*->49886*/ // 2 children in Scope
/*49866*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49868*/         OPC_EmitInteger, MVT::i32, 14, 
/*49871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*49886*/       /*Scope*/ 20, /*->49907*/
/*49887*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*49889*/         OPC_EmitInteger, MVT::i32, 14, 
/*49892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*49907*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->49954
/*49910*/       OPC_Scope, 20, /*->49932*/ // 2 children in Scope
/*49912*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49914*/         OPC_EmitInteger, MVT::i32, 14, 
/*49917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49920*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*49932*/       /*Scope*/ 20, /*->49953*/
/*49933*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*49935*/         OPC_EmitInteger, MVT::i32, 14, 
/*49938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*49953*/       0, /*End of Scope*/
              0, // EndSwitchType
/*49955*/   /*Scope*/ 113, /*->50069*/
/*49956*/     OPC_RecordChild0, // #0 = $Ddin
/*49957*/     OPC_MoveChild, 1,
/*49959*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*49962*/     OPC_MoveChild, 0,
/*49964*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*49967*/     OPC_RecordChild0, // #1 = $Dn
/*49968*/     OPC_RecordChild1, // #2 = $Dm
/*49969*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*49971*/     OPC_MoveParent,
/*49972*/     OPC_MoveParent,
/*49973*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*49975*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->50022
/*49978*/       OPC_Scope, 20, /*->50000*/ // 2 children in Scope
/*49980*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*49982*/         OPC_EmitInteger, MVT::i32, 14, 
/*49985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*50000*/       /*Scope*/ 20, /*->50021*/
/*50001*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50003*/         OPC_EmitInteger, MVT::i32, 14, 
/*50006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50009*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*50021*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->50068
/*50024*/       OPC_Scope, 20, /*->50046*/ // 2 children in Scope
/*50026*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50028*/         OPC_EmitInteger, MVT::i32, 14, 
/*50031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*50046*/       /*Scope*/ 20, /*->50067*/
/*50047*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50049*/         OPC_EmitInteger, MVT::i32, 14, 
/*50052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*50067*/       0, /*End of Scope*/
              0, // EndSwitchType
/*50069*/   /*Scope*/ 59, /*->50129*/
/*50070*/     OPC_MoveChild, 0,
/*50072*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50075*/     OPC_RecordChild0, // #0 = $Dn
/*50076*/     OPC_RecordChild1, // #1 = $Dm
/*50077*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50079*/     OPC_MoveParent,
/*50080*/     OPC_RecordChild1, // #2 = $Ddin
/*50081*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50083*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50106
/*50086*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50088*/       OPC_EmitInteger, MVT::i32, 14, 
/*50091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->50128
/*50108*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50110*/       OPC_EmitInteger, MVT::i32, 14, 
/*50113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*50129*/   /*Scope*/ 59, /*->50189*/
/*50130*/     OPC_RecordChild0, // #0 = $dstin
/*50131*/     OPC_MoveChild, 1,
/*50133*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50136*/     OPC_RecordChild0, // #1 = $a
/*50137*/     OPC_RecordChild1, // #2 = $b
/*50138*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50140*/     OPC_MoveParent,
/*50141*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50143*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50166
/*50146*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50148*/       OPC_EmitInteger, MVT::i32, 14, 
/*50151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->50188
/*50168*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50170*/       OPC_EmitInteger, MVT::i32, 14, 
/*50173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*50189*/   /*Scope*/ 59, /*->50249*/
/*50190*/     OPC_MoveChild, 0,
/*50192*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50195*/     OPC_RecordChild0, // #0 = $Dn
/*50196*/     OPC_RecordChild1, // #1 = $Dm
/*50197*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50199*/     OPC_MoveParent,
/*50200*/     OPC_RecordChild1, // #2 = $Ddin
/*50201*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50203*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50226
/*50206*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50208*/       OPC_EmitInteger, MVT::i32, 14, 
/*50211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->50248
/*50228*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50230*/       OPC_EmitInteger, MVT::i32, 14, 
/*50233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*50249*/   /*Scope*/ 97|128,2/*353*/, /*->50604*/
/*50251*/     OPC_RecordChild0, // #0 = $dstin
/*50252*/     OPC_MoveChild, 1,
/*50254*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50257*/     OPC_RecordChild0, // #1 = $a
/*50258*/     OPC_RecordChild1, // #2 = $b
/*50259*/     OPC_Scope, 51, /*->50312*/ // 2 children in Scope
/*50261*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*50263*/       OPC_MoveParent,
/*50264*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*50266*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->50289
/*50269*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50271*/         OPC_EmitInteger, MVT::i32, 14, 
/*50274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->50311
/*50291*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50293*/         OPC_EmitInteger, MVT::i32, 14, 
/*50296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*50312*/     /*Scope*/ 33|128,2/*289*/, /*->50603*/
/*50314*/       OPC_MoveParent,
/*50315*/       OPC_CheckType, MVT::f32,
/*50317*/       OPC_Scope, 12|128,1/*140*/, /*->50460*/ // 2 children in Scope
/*50320*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50322*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*50329*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50332*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*50341*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50344*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*50354*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*50361*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50364*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*50373*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50376*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*50386*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*50393*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50396*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*50405*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50408*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*50418*/         OPC_EmitInteger, MVT::i32, 14, 
/*50421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50424*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*50436*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50439*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*50448*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50451*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50460*/       /*Scope*/ 12|128,1/*140*/, /*->50602*/
/*50462*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50464*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*50471*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50474*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*50483*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50486*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*50496*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*50503*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50506*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*50515*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50518*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*50528*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*50535*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50538*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*50547*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50550*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*50560*/         OPC_EmitInteger, MVT::i32, 14, 
/*50563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50566*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*50578*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50581*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*50590*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50593*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50602*/       0, /*End of Scope*/
/*50603*/     0, /*End of Scope*/
/*50604*/   /*Scope*/ 41|128,2/*297*/, /*->50903*/
/*50606*/     OPC_MoveChild, 0,
/*50608*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*50611*/     OPC_RecordChild0, // #0 = $a
/*50612*/     OPC_RecordChild1, // #1 = $b
/*50613*/     OPC_MoveParent,
/*50614*/     OPC_RecordChild1, // #2 = $acc
/*50615*/     OPC_CheckType, MVT::f32,
/*50617*/     OPC_Scope, 12|128,1/*140*/, /*->50760*/ // 2 children in Scope
/*50620*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*50622*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*50629*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50632*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*50641*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50644*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*50654*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*50661*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50664*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*50673*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50676*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*50686*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*50693*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50696*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*50705*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50708*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*50718*/       OPC_EmitInteger, MVT::i32, 14, 
/*50721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50724*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*50736*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50739*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*50748*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50751*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50760*/     /*Scope*/ 12|128,1/*140*/, /*->50902*/
/*50762*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*50764*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*50771*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50774*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*50783*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50786*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*50796*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*50803*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50806*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*50815*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50818*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*50828*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*50835*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50838*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*50847*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50850*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*50860*/       OPC_EmitInteger, MVT::i32, 14, 
/*50863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50866*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*50878*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50881*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*50890*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50893*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*50902*/     0, /*End of Scope*/
/*50903*/   /*Scope*/ 38|128,2/*294*/, /*->51199*/
/*50905*/     OPC_RecordChild0, // #0 = $Dn
/*50906*/     OPC_Scope, 29|128,1/*157*/, /*->51066*/ // 2 children in Scope
/*50909*/       OPC_RecordChild1, // #1 = $Dm
/*50910*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->50932
/*50913*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*50915*/         OPC_EmitInteger, MVT::i32, 14, 
/*50918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->51065
/*50935*/         OPC_Scope, 19, /*->50956*/ // 2 children in Scope
/*50937*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*50939*/           OPC_EmitInteger, MVT::i32, 14, 
/*50942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*50956*/         /*Scope*/ 107, /*->51064*/
/*50957*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*50959*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*50966*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*50969*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*50978*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*50981*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*50991*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*50998*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51001*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*51010*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51013*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*51023*/           OPC_EmitInteger, MVT::i32, 14, 
/*51026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51029*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*51040*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*51043*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*51052*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*51055*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*51064*/         0, /*End of Scope*/
                0, // EndSwitchType
/*51066*/     /*Scope*/ 2|128,1/*130*/, /*->51198*/
/*51068*/       OPC_MoveChild, 1,
/*51070*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51073*/       OPC_Scope, 74, /*->51149*/ // 2 children in Scope
/*51075*/         OPC_RecordChild0, // #1 = $Vn
/*51076*/         OPC_MoveChild, 1,
/*51078*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51081*/         OPC_RecordChild0, // #2 = $Vm
/*51082*/         OPC_CheckChild0Type, MVT::v2f32,
/*51084*/         OPC_RecordChild1, // #3 = $lane
/*51085*/         OPC_MoveChild, 1,
/*51087*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51090*/         OPC_MoveParent,
/*51091*/         OPC_MoveParent,
/*51092*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51094*/         OPC_MoveParent,
/*51095*/         OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51097*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->51123
/*51100*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51102*/           OPC_EmitConvertToTarget, 3,
/*51104*/           OPC_EmitInteger, MVT::i32, 14, 
/*51107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->51148
/*51125*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51127*/           OPC_EmitConvertToTarget, 3,
/*51129*/           OPC_EmitInteger, MVT::i32, 14, 
/*51132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51135*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*51149*/       /*Scope*/ 47, /*->51197*/
/*51150*/         OPC_MoveChild, 0,
/*51152*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51155*/         OPC_RecordChild0, // #1 = $Vm
/*51156*/         OPC_CheckChild0Type, MVT::v2f32,
/*51158*/         OPC_RecordChild1, // #2 = $lane
/*51159*/         OPC_MoveChild, 1,
/*51161*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51164*/         OPC_MoveParent,
/*51165*/         OPC_MoveParent,
/*51166*/         OPC_RecordChild1, // #3 = $Vn
/*51167*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51169*/         OPC_MoveParent,
/*51170*/         OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51172*/         OPC_CheckType, MVT::v2f32,
/*51174*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51176*/         OPC_EmitConvertToTarget, 2,
/*51178*/         OPC_EmitInteger, MVT::i32, 14, 
/*51181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51197*/       0, /*End of Scope*/
/*51198*/     0, /*End of Scope*/
/*51199*/   /*Scope*/ 105, /*->51305*/
/*51200*/     OPC_MoveChild, 0,
/*51202*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51205*/     OPC_Scope, 48, /*->51255*/ // 2 children in Scope
/*51207*/       OPC_RecordChild0, // #0 = $Vn
/*51208*/       OPC_MoveChild, 1,
/*51210*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51213*/       OPC_RecordChild0, // #1 = $Vm
/*51214*/       OPC_CheckChild0Type, MVT::v2f32,
/*51216*/       OPC_RecordChild1, // #2 = $lane
/*51217*/       OPC_MoveChild, 1,
/*51219*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51222*/       OPC_MoveParent,
/*51223*/       OPC_MoveParent,
/*51224*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51226*/       OPC_MoveParent,
/*51227*/       OPC_RecordChild1, // #3 = $src1
/*51228*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51230*/       OPC_CheckType, MVT::v2f32,
/*51232*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51234*/       OPC_EmitConvertToTarget, 2,
/*51236*/       OPC_EmitInteger, MVT::i32, 14, 
/*51239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51255*/     /*Scope*/ 48, /*->51304*/
/*51256*/       OPC_MoveChild, 0,
/*51258*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51261*/       OPC_RecordChild0, // #0 = $Vm
/*51262*/       OPC_CheckChild0Type, MVT::v2f32,
/*51264*/       OPC_RecordChild1, // #1 = $lane
/*51265*/       OPC_MoveChild, 1,
/*51267*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51270*/       OPC_MoveParent,
/*51271*/       OPC_MoveParent,
/*51272*/       OPC_RecordChild1, // #2 = $Vn
/*51273*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51275*/       OPC_MoveParent,
/*51276*/       OPC_RecordChild1, // #3 = $src1
/*51277*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51279*/       OPC_CheckType, MVT::v2f32,
/*51281*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51283*/       OPC_EmitConvertToTarget, 1,
/*51285*/       OPC_EmitInteger, MVT::i32, 14, 
/*51288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51304*/     0, /*End of Scope*/
/*51305*/   /*Scope*/ 53, /*->51359*/
/*51306*/     OPC_RecordChild0, // #0 = $src1
/*51307*/     OPC_MoveChild, 1,
/*51309*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51312*/     OPC_MoveChild, 0,
/*51314*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51317*/     OPC_RecordChild0, // #1 = $Vm
/*51318*/     OPC_CheckChild0Type, MVT::v2f32,
/*51320*/     OPC_RecordChild1, // #2 = $lane
/*51321*/     OPC_MoveChild, 1,
/*51323*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51326*/     OPC_MoveParent,
/*51327*/     OPC_MoveParent,
/*51328*/     OPC_RecordChild1, // #3 = $Vn
/*51329*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51331*/     OPC_MoveParent,
/*51332*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51334*/     OPC_CheckType, MVT::v4f32,
/*51336*/     OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51338*/     OPC_EmitConvertToTarget, 2,
/*51340*/     OPC_EmitInteger, MVT::i32, 14, 
/*51343*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51359*/   /*Scope*/ 105, /*->51465*/
/*51360*/     OPC_MoveChild, 0,
/*51362*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51365*/     OPC_Scope, 48, /*->51415*/ // 2 children in Scope
/*51367*/       OPC_RecordChild0, // #0 = $Vn
/*51368*/       OPC_MoveChild, 1,
/*51370*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51373*/       OPC_RecordChild0, // #1 = $Vm
/*51374*/       OPC_CheckChild0Type, MVT::v2f32,
/*51376*/       OPC_RecordChild1, // #2 = $lane
/*51377*/       OPC_MoveChild, 1,
/*51379*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51382*/       OPC_MoveParent,
/*51383*/       OPC_MoveParent,
/*51384*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51386*/       OPC_MoveParent,
/*51387*/       OPC_RecordChild1, // #3 = $src1
/*51388*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51390*/       OPC_CheckType, MVT::v4f32,
/*51392*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51394*/       OPC_EmitConvertToTarget, 2,
/*51396*/       OPC_EmitInteger, MVT::i32, 14, 
/*51399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51415*/     /*Scope*/ 48, /*->51464*/
/*51416*/       OPC_MoveChild, 0,
/*51418*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51421*/       OPC_RecordChild0, // #0 = $Vm
/*51422*/       OPC_CheckChild0Type, MVT::v2f32,
/*51424*/       OPC_RecordChild1, // #1 = $lane
/*51425*/       OPC_MoveChild, 1,
/*51427*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51430*/       OPC_MoveParent,
/*51431*/       OPC_MoveParent,
/*51432*/       OPC_RecordChild1, // #2 = $Vn
/*51433*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51435*/       OPC_MoveParent,
/*51436*/       OPC_RecordChild1, // #3 = $src1
/*51437*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51439*/       OPC_CheckType, MVT::v4f32,
/*51441*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51443*/       OPC_EmitConvertToTarget, 1,
/*51445*/       OPC_EmitInteger, MVT::i32, 14, 
/*51448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51464*/     0, /*End of Scope*/
/*51465*/   /*Scope*/ 10|128,1/*138*/, /*->51605*/
/*51467*/     OPC_RecordChild0, // #0 = $src1
/*51468*/     OPC_MoveChild, 1,
/*51470*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51473*/     OPC_Scope, 64, /*->51539*/ // 2 children in Scope
/*51475*/       OPC_RecordChild0, // #1 = $src2
/*51476*/       OPC_MoveChild, 1,
/*51478*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51481*/       OPC_RecordChild0, // #2 = $src3
/*51482*/       OPC_CheckChild0Type, MVT::v4f32,
/*51484*/       OPC_RecordChild1, // #3 = $lane
/*51485*/       OPC_MoveChild, 1,
/*51487*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51490*/       OPC_MoveParent,
/*51491*/       OPC_MoveParent,
/*51492*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51494*/       OPC_MoveParent,
/*51495*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51497*/       OPC_CheckType, MVT::v4f32,
/*51499*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51501*/       OPC_EmitConvertToTarget, 3,
/*51503*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*51506*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*51515*/       OPC_EmitConvertToTarget, 3,
/*51517*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*51520*/       OPC_EmitInteger, MVT::i32, 14, 
/*51523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51539*/     /*Scope*/ 64, /*->51604*/
/*51540*/       OPC_MoveChild, 0,
/*51542*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51545*/       OPC_RecordChild0, // #1 = $src3
/*51546*/       OPC_CheckChild0Type, MVT::v4f32,
/*51548*/       OPC_RecordChild1, // #2 = $lane
/*51549*/       OPC_MoveChild, 1,
/*51551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51554*/       OPC_MoveParent,
/*51555*/       OPC_MoveParent,
/*51556*/       OPC_RecordChild1, // #3 = $src2
/*51557*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51559*/       OPC_MoveParent,
/*51560*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51562*/       OPC_CheckType, MVT::v4f32,
/*51564*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51566*/       OPC_EmitConvertToTarget, 2,
/*51568*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*51571*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*51580*/       OPC_EmitConvertToTarget, 2,
/*51582*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*51585*/       OPC_EmitInteger, MVT::i32, 14, 
/*51588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51604*/     0, /*End of Scope*/
/*51605*/   /*Scope*/ 11|128,1/*139*/, /*->51746*/
/*51607*/     OPC_MoveChild, 0,
/*51609*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51612*/     OPC_Scope, 65, /*->51679*/ // 2 children in Scope
/*51614*/       OPC_RecordChild0, // #0 = $src2
/*51615*/       OPC_MoveChild, 1,
/*51617*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51620*/       OPC_RecordChild0, // #1 = $src3
/*51621*/       OPC_CheckChild0Type, MVT::v4f32,
/*51623*/       OPC_RecordChild1, // #2 = $lane
/*51624*/       OPC_MoveChild, 1,
/*51626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51629*/       OPC_MoveParent,
/*51630*/       OPC_MoveParent,
/*51631*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51633*/       OPC_MoveParent,
/*51634*/       OPC_RecordChild1, // #3 = $src1
/*51635*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51637*/       OPC_CheckType, MVT::v4f32,
/*51639*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51641*/       OPC_EmitConvertToTarget, 2,
/*51643*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*51646*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*51655*/       OPC_EmitConvertToTarget, 2,
/*51657*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*51660*/       OPC_EmitInteger, MVT::i32, 14, 
/*51663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51666*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51679*/     /*Scope*/ 65, /*->51745*/
/*51680*/       OPC_MoveChild, 0,
/*51682*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51685*/       OPC_RecordChild0, // #0 = $src3
/*51686*/       OPC_CheckChild0Type, MVT::v4f32,
/*51688*/       OPC_RecordChild1, // #1 = $lane
/*51689*/       OPC_MoveChild, 1,
/*51691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51694*/       OPC_MoveParent,
/*51695*/       OPC_MoveParent,
/*51696*/       OPC_RecordChild1, // #2 = $src2
/*51697*/       OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51699*/       OPC_MoveParent,
/*51700*/       OPC_RecordChild1, // #3 = $src1
/*51701*/       OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51703*/       OPC_CheckType, MVT::v4f32,
/*51705*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51707*/       OPC_EmitConvertToTarget, 1,
/*51709*/       OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*51712*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*51721*/       OPC_EmitConvertToTarget, 1,
/*51723*/       OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*51726*/       OPC_EmitInteger, MVT::i32, 14, 
/*51729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51745*/     0, /*End of Scope*/
/*51746*/   /*Scope*/ 107, /*->51854*/
/*51747*/     OPC_RecordChild0, // #0 = $src1
/*51748*/     OPC_MoveChild, 1,
/*51750*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51753*/     OPC_RecordChild0, // #1 = $Vn
/*51754*/     OPC_RecordChild1, // #2 = $Vm
/*51755*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51757*/     OPC_MoveParent,
/*51758*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51760*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->51807
/*51763*/       OPC_Scope, 20, /*->51785*/ // 2 children in Scope
/*51765*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51767*/         OPC_EmitInteger, MVT::i32, 14, 
/*51770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51785*/       /*Scope*/ 20, /*->51806*/
/*51786*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51788*/         OPC_EmitInteger, MVT::i32, 14, 
/*51791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51806*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->51853
/*51809*/       OPC_Scope, 20, /*->51831*/ // 2 children in Scope
/*51811*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51813*/         OPC_EmitInteger, MVT::i32, 14, 
/*51816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51831*/       /*Scope*/ 20, /*->51852*/
/*51832*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51834*/         OPC_EmitInteger, MVT::i32, 14, 
/*51837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51852*/       0, /*End of Scope*/
              0, // EndSwitchType
/*51854*/   /*Scope*/ 107, /*->51962*/
/*51855*/     OPC_MoveChild, 0,
/*51857*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51860*/     OPC_RecordChild0, // #0 = $Vn
/*51861*/     OPC_RecordChild1, // #1 = $Vm
/*51862*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*51864*/     OPC_MoveParent,
/*51865*/     OPC_RecordChild1, // #2 = $src1
/*51866*/     OPC_CheckPredicate, 89, // Predicate_fadd_mlx
/*51868*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->51915
/*51871*/       OPC_Scope, 20, /*->51893*/ // 2 children in Scope
/*51873*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51875*/         OPC_EmitInteger, MVT::i32, 14, 
/*51878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51893*/       /*Scope*/ 20, /*->51914*/
/*51894*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51896*/         OPC_EmitInteger, MVT::i32, 14, 
/*51899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51914*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->51961
/*51917*/       OPC_Scope, 20, /*->51939*/ // 2 children in Scope
/*51919*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*51921*/         OPC_EmitInteger, MVT::i32, 14, 
/*51924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51927*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51939*/       /*Scope*/ 20, /*->51960*/
/*51940*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*51942*/         OPC_EmitInteger, MVT::i32, 14, 
/*51945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51960*/       0, /*End of Scope*/
              0, // EndSwitchType
/*51962*/   /*Scope*/ 46, /*->52009*/
/*51963*/     OPC_RecordChild0, // #0 = $Vn
/*51964*/     OPC_RecordChild1, // #1 = $Vm
/*51965*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->51987
/*51968*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51970*/       OPC_EmitInteger, MVT::i32, 14, 
/*51973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->52008
/*51989*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51991*/       OPC_EmitInteger, MVT::i32, 14, 
/*51994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52009*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103|128,9/*1255*/,  TARGET_VAL(ISD::FSUB),// ->53269
/*52014*/   OPC_Scope, 113, /*->52129*/ // 6 children in Scope
/*52016*/     OPC_MoveChild, 0,
/*52018*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52021*/     OPC_MoveChild, 0,
/*52023*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52026*/     OPC_RecordChild0, // #0 = $Dn
/*52027*/     OPC_RecordChild1, // #1 = $Dm
/*52028*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52030*/     OPC_MoveParent,
/*52031*/     OPC_MoveParent,
/*52032*/     OPC_RecordChild1, // #2 = $Ddin
/*52033*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52035*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->52082
/*52038*/       OPC_Scope, 20, /*->52060*/ // 2 children in Scope
/*52040*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52042*/         OPC_EmitInteger, MVT::i32, 14, 
/*52045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*52060*/       /*Scope*/ 20, /*->52081*/
/*52061*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52063*/         OPC_EmitInteger, MVT::i32, 14, 
/*52066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*52081*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->52128
/*52084*/       OPC_Scope, 20, /*->52106*/ // 2 children in Scope
/*52086*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52088*/         OPC_EmitInteger, MVT::i32, 14, 
/*52091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*52106*/       /*Scope*/ 20, /*->52127*/
/*52107*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52109*/         OPC_EmitInteger, MVT::i32, 14, 
/*52112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*52127*/       0, /*End of Scope*/
              0, // EndSwitchType
/*52129*/   /*Scope*/ 59, /*->52189*/
/*52130*/     OPC_RecordChild0, // #0 = $dstin
/*52131*/     OPC_MoveChild, 1,
/*52133*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52136*/     OPC_RecordChild0, // #1 = $a
/*52137*/     OPC_RecordChild1, // #2 = $b
/*52138*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52140*/     OPC_MoveParent,
/*52141*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52143*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52166
/*52146*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52148*/       OPC_EmitInteger, MVT::i32, 14, 
/*52151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52188
/*52168*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52170*/       OPC_EmitInteger, MVT::i32, 14, 
/*52173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52189*/   /*Scope*/ 59, /*->52249*/
/*52190*/     OPC_MoveChild, 0,
/*52192*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52195*/     OPC_RecordChild0, // #0 = $Dn
/*52196*/     OPC_RecordChild1, // #1 = $Dm
/*52197*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52199*/     OPC_MoveParent,
/*52200*/     OPC_RecordChild1, // #2 = $Ddin
/*52201*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52203*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52226
/*52206*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52208*/       OPC_EmitInteger, MVT::i32, 14, 
/*52211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->52248
/*52228*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52230*/       OPC_EmitInteger, MVT::i32, 14, 
/*52233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*52249*/   /*Scope*/ 59, /*->52309*/
/*52250*/     OPC_RecordChild0, // #0 = $dstin
/*52251*/     OPC_MoveChild, 1,
/*52253*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52256*/     OPC_RecordChild0, // #1 = $a
/*52257*/     OPC_RecordChild1, // #2 = $b
/*52258*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52260*/     OPC_MoveParent,
/*52261*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52263*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52286
/*52266*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52268*/       OPC_EmitInteger, MVT::i32, 14, 
/*52271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52308
/*52288*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52290*/       OPC_EmitInteger, MVT::i32, 14, 
/*52293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52296*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52309*/   /*Scope*/ 59, /*->52369*/
/*52310*/     OPC_MoveChild, 0,
/*52312*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52315*/     OPC_RecordChild0, // #0 = $Dn
/*52316*/     OPC_RecordChild1, // #1 = $Dm
/*52317*/     OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52319*/     OPC_MoveParent,
/*52320*/     OPC_RecordChild1, // #2 = $Ddin
/*52321*/     OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52323*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52346
/*52326*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52328*/       OPC_EmitInteger, MVT::i32, 14, 
/*52331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->52368
/*52348*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52350*/       OPC_EmitInteger, MVT::i32, 14, 
/*52353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*52369*/   /*Scope*/ 1|128,7/*897*/, /*->53268*/
/*52371*/     OPC_RecordChild0, // #0 = $acc
/*52372*/     OPC_Scope, 40|128,2/*296*/, /*->52671*/ // 4 children in Scope
/*52375*/       OPC_MoveChild, 1,
/*52377*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52380*/       OPC_RecordChild0, // #1 = $a
/*52381*/       OPC_RecordChild1, // #2 = $b
/*52382*/       OPC_MoveParent,
/*52383*/       OPC_CheckType, MVT::f32,
/*52385*/       OPC_Scope, 12|128,1/*140*/, /*->52528*/ // 2 children in Scope
/*52388*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*52390*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*52397*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52400*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*52409*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52412*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*52422*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*52429*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52432*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*52441*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52444*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*52454*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*52461*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52464*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*52473*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52476*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*52486*/         OPC_EmitInteger, MVT::i32, 14, 
/*52489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52492*/         OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*52504*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52507*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*52516*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52519*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52528*/       /*Scope*/ 12|128,1/*140*/, /*->52670*/
/*52530*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*52532*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*52539*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52542*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*52551*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52554*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*52564*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*52571*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52574*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*52583*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52586*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*52596*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*52603*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52606*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*52615*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52618*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*52628*/         OPC_EmitInteger, MVT::i32, 14, 
/*52631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52634*/         OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*52646*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52649*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*52658*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52661*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52670*/       0, /*End of Scope*/
/*52671*/     /*Scope*/ 29|128,1/*157*/, /*->52830*/
/*52673*/       OPC_RecordChild1, // #1 = $Dm
/*52674*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->52696
/*52677*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*52679*/         OPC_EmitInteger, MVT::i32, 14, 
/*52682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->52829
/*52699*/         OPC_Scope, 19, /*->52720*/ // 2 children in Scope
/*52701*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*52703*/           OPC_EmitInteger, MVT::i32, 14, 
/*52706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52709*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*52720*/         /*Scope*/ 107, /*->52828*/
/*52721*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*52723*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*52730*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52733*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*52742*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52745*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*52755*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*52762*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52765*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*52774*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52777*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*52787*/           OPC_EmitInteger, MVT::i32, 14, 
/*52790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52793*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*52804*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52807*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*52816*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52819*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52828*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52830*/     /*Scope*/ 5|128,3/*389*/, /*->53221*/
/*52832*/       OPC_MoveChild, 1,
/*52834*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52837*/       OPC_Scope, 74, /*->52913*/ // 5 children in Scope
/*52839*/         OPC_RecordChild0, // #1 = $Vn
/*52840*/         OPC_MoveChild, 1,
/*52842*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52845*/         OPC_RecordChild0, // #2 = $Vm
/*52846*/         OPC_CheckChild0Type, MVT::v2f32,
/*52848*/         OPC_RecordChild1, // #3 = $lane
/*52849*/         OPC_MoveChild, 1,
/*52851*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52854*/         OPC_MoveParent,
/*52855*/         OPC_MoveParent,
/*52856*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52858*/         OPC_MoveParent,
/*52859*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52861*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->52887
/*52864*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52866*/           OPC_EmitConvertToTarget, 3,
/*52868*/           OPC_EmitInteger, MVT::i32, 14, 
/*52871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52874*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->52912
/*52889*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52891*/           OPC_EmitConvertToTarget, 3,
/*52893*/           OPC_EmitInteger, MVT::i32, 14, 
/*52896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52899*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*52913*/       /*Scope*/ 74, /*->52988*/
/*52914*/         OPC_MoveChild, 0,
/*52916*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52919*/         OPC_RecordChild0, // #1 = $Vm
/*52920*/         OPC_CheckChild0Type, MVT::v2f32,
/*52922*/         OPC_RecordChild1, // #2 = $lane
/*52923*/         OPC_MoveChild, 1,
/*52925*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52928*/         OPC_MoveParent,
/*52929*/         OPC_MoveParent,
/*52930*/         OPC_RecordChild1, // #3 = $Vn
/*52931*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*52933*/         OPC_MoveParent,
/*52934*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*52936*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->52962
/*52939*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52941*/           OPC_EmitConvertToTarget, 2,
/*52943*/           OPC_EmitInteger, MVT::i32, 14, 
/*52946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->52987
/*52964*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52966*/           OPC_EmitConvertToTarget, 2,
/*52968*/           OPC_EmitInteger, MVT::i32, 14, 
/*52971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52974*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*52988*/       /*Scope*/ 64, /*->53053*/
/*52989*/         OPC_RecordChild0, // #1 = $src2
/*52990*/         OPC_MoveChild, 1,
/*52992*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52995*/         OPC_RecordChild0, // #2 = $src3
/*52996*/         OPC_CheckChild0Type, MVT::v4f32,
/*52998*/         OPC_RecordChild1, // #3 = $lane
/*52999*/         OPC_MoveChild, 1,
/*53001*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53004*/         OPC_MoveParent,
/*53005*/         OPC_MoveParent,
/*53006*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53008*/         OPC_MoveParent,
/*53009*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*53011*/         OPC_CheckType, MVT::v4f32,
/*53013*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53015*/         OPC_EmitConvertToTarget, 3,
/*53017*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*53020*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*53029*/         OPC_EmitConvertToTarget, 3,
/*53031*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*53034*/         OPC_EmitInteger, MVT::i32, 14, 
/*53037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53053*/       /*Scope*/ 64, /*->53118*/
/*53054*/         OPC_MoveChild, 0,
/*53056*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53059*/         OPC_RecordChild0, // #1 = $src3
/*53060*/         OPC_CheckChild0Type, MVT::v4f32,
/*53062*/         OPC_RecordChild1, // #2 = $lane
/*53063*/         OPC_MoveChild, 1,
/*53065*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53068*/         OPC_MoveParent,
/*53069*/         OPC_MoveParent,
/*53070*/         OPC_RecordChild1, // #3 = $src2
/*53071*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53073*/         OPC_MoveParent,
/*53074*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*53076*/         OPC_CheckType, MVT::v4f32,
/*53078*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53080*/         OPC_EmitConvertToTarget, 2,
/*53082*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*53085*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*53094*/         OPC_EmitConvertToTarget, 2,
/*53096*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*53099*/         OPC_EmitInteger, MVT::i32, 14, 
/*53102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53105*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53118*/       /*Scope*/ 101, /*->53220*/
/*53119*/         OPC_RecordChild0, // #1 = $Vn
/*53120*/         OPC_RecordChild1, // #2 = $Vm
/*53121*/         OPC_CheckPredicate, 88, // Predicate_fmul_su
/*53123*/         OPC_MoveParent,
/*53124*/         OPC_CheckPredicate, 90, // Predicate_fsub_mlx
/*53126*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->53173
/*53129*/           OPC_Scope, 20, /*->53151*/ // 2 children in Scope
/*53131*/             OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53133*/             OPC_EmitInteger, MVT::i32, 14, 
/*53136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53139*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53151*/           /*Scope*/ 20, /*->53172*/
/*53152*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53154*/             OPC_EmitInteger, MVT::i32, 14, 
/*53157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53160*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*53172*/           0, /*End of Scope*/
                  /*SwitchType*/ 44,  MVT::v4f32,// ->53219
/*53175*/           OPC_Scope, 20, /*->53197*/ // 2 children in Scope
/*53177*/             OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin())
/*53179*/             OPC_EmitInteger, MVT::i32, 14, 
/*53182*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53185*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53197*/           /*Scope*/ 20, /*->53218*/
/*53198*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53200*/             OPC_EmitInteger, MVT::i32, 14, 
/*53203*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53206*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*53218*/           0, /*End of Scope*/
                  0, // EndSwitchType
/*53220*/       0, /*End of Scope*/
/*53221*/     /*Scope*/ 45, /*->53267*/
/*53222*/       OPC_RecordChild1, // #1 = $Vm
/*53223*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->53245
/*53226*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53228*/         OPC_EmitInteger, MVT::i32, 14, 
/*53231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->53266
/*53247*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53249*/         OPC_EmitInteger, MVT::i32, 14, 
/*53252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53255*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*53267*/     0, /*End of Scope*/
/*53268*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->53335
/*53272*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*53273*/   OPC_CaptureGlueInput,
/*53274*/   OPC_RecordChild1, // #1 = $amt1
/*53275*/   OPC_MoveChild, 1,
/*53277*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->53307
/*53281*/     OPC_MoveParent,
/*53282*/     OPC_RecordChild2, // #2 = $amt2
/*53283*/     OPC_MoveChild, 2,
/*53285*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*53288*/     OPC_MoveParent,
/*53289*/     OPC_EmitMergeInputChains1_0,
/*53290*/     OPC_EmitInteger, MVT::i32, 14, 
/*53293*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53296*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->53334
/*53310*/     OPC_MoveParent,
/*53311*/     OPC_RecordChild2, // #2 = $amt2
/*53312*/     OPC_MoveChild, 2,
/*53314*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53317*/     OPC_MoveParent,
/*53318*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53320*/     OPC_EmitMergeInputChains1_0,
/*53321*/     OPC_EmitConvertToTarget, 1,
/*53323*/     OPC_EmitConvertToTarget, 2,
/*53325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->53420
/*53338*/   OPC_RecordChild0, // #0 = $dst
/*53339*/   OPC_MoveChild, 0,
/*53341*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*53344*/   OPC_MoveParent,
/*53345*/   OPC_RecordChild1, // #1 = $id
/*53346*/   OPC_MoveChild, 1,
/*53348*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53351*/   OPC_MoveParent,
/*53352*/   OPC_Scope, 21, /*->53375*/ // 3 children in Scope
/*53354*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53356*/     OPC_EmitConvertToTarget, 1,
/*53358*/     OPC_EmitInteger, MVT::i32, 14, 
/*53361*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53364*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*53375*/   /*Scope*/ 21, /*->53397*/
/*53376*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53378*/     OPC_EmitConvertToTarget, 1,
/*53380*/     OPC_EmitInteger, MVT::i32, 14, 
/*53383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*53397*/   /*Scope*/ 21, /*->53419*/
/*53398*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53400*/     OPC_EmitConvertToTarget, 1,
/*53402*/     OPC_EmitInteger, MVT::i32, 14, 
/*53405*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53408*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*53419*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->53457
/*53423*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*53424*/   OPC_RecordChild1, // #1 = $target
/*53425*/   OPC_CheckChild1Type, MVT::i32,
/*53427*/   OPC_RecordChild2, // #2 = $index
/*53428*/   OPC_RecordChild3, // #3 = $jt
/*53429*/   OPC_MoveChild, 3,
/*53431*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*53434*/   OPC_MoveParent,
/*53435*/   OPC_RecordChild4, // #4 = $id
/*53436*/   OPC_MoveChild, 4,
/*53438*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53441*/   OPC_MoveParent,
/*53442*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53444*/   OPC_EmitMergeInputChains1_0,
/*53445*/   OPC_EmitConvertToTarget, 4,
/*53447*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->53493
/*53460*/   OPC_RecordNode,   // #0 = 'ARMcopystructbyval' chained node
/*53461*/   OPC_CaptureGlueInput,
/*53462*/   OPC_RecordChild1, // #1 = $dst
/*53463*/   OPC_RecordChild2, // #2 = $src
/*53464*/   OPC_RecordChild3, // #3 = $size
/*53465*/   OPC_MoveChild, 3,
/*53467*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53470*/   OPC_MoveParent,
/*53471*/   OPC_RecordChild4, // #4 = $alignment
/*53472*/   OPC_MoveChild, 4,
/*53474*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53477*/   OPC_MoveParent,
/*53478*/   OPC_EmitMergeInputChains1_0,
/*53479*/   OPC_EmitConvertToTarget, 3,
/*53481*/   OPC_EmitConvertToTarget, 4,
/*53483*/   OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
            // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
            // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->53555
/*53496*/   OPC_RecordChild0, // #0 = $src
/*53497*/   OPC_RecordChild1, // #1 = $Rn
/*53498*/   OPC_RecordChild2, // #2 = $imm
/*53499*/   OPC_MoveChild, 2,
/*53501*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53504*/   OPC_CheckPredicate, 23, // Predicate_bf_inv_mask_imm
/*53506*/   OPC_MoveParent,
/*53507*/   OPC_Scope, 22, /*->53531*/ // 2 children in Scope
/*53509*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*53511*/     OPC_EmitConvertToTarget, 2,
/*53513*/     OPC_EmitInteger, MVT::i32, 14, 
/*53516*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53519*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*53531*/   /*Scope*/ 22, /*->53554*/
/*53532*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53534*/     OPC_EmitConvertToTarget, 2,
/*53536*/     OPC_EmitInteger, MVT::i32, 14, 
/*53539*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*53554*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->53728
/*53559*/   OPC_RecordChild0, // #0 = $lhs
/*53560*/   OPC_RecordChild1, // #1 = $rhs
/*53561*/   OPC_Scope, 9|128,1/*137*/, /*->53701*/ // 2 children in Scope
/*53564*/     OPC_MoveChild, 1,
/*53566*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53569*/     OPC_Scope, 30, /*->53601*/ // 4 children in Scope
/*53571*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*53573*/       OPC_MoveParent,
/*53574*/       OPC_CheckType, MVT::i32,
/*53576*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53578*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53581*/       OPC_EmitConvertToTarget, 1,
/*53583*/       OPC_EmitInteger, MVT::i32, 14, 
/*53586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*53601*/     /*Scope*/ 30, /*->53632*/
/*53602*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*53604*/       OPC_MoveParent,
/*53605*/       OPC_CheckType, MVT::i32,
/*53607*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53609*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53612*/       OPC_EmitConvertToTarget, 1,
/*53614*/       OPC_EmitInteger, MVT::i32, 14, 
/*53617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*53632*/     /*Scope*/ 33, /*->53666*/
/*53633*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*53635*/       OPC_MoveParent,
/*53636*/       OPC_CheckType, MVT::i32,
/*53638*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53640*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53643*/       OPC_EmitConvertToTarget, 1,
/*53645*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*53648*/       OPC_EmitInteger, MVT::i32, 14, 
/*53651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*53666*/     /*Scope*/ 33, /*->53700*/
/*53667*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*53669*/       OPC_MoveParent,
/*53670*/       OPC_CheckType, MVT::i32,
/*53672*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53674*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53677*/       OPC_EmitConvertToTarget, 1,
/*53679*/       OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*53682*/       OPC_EmitInteger, MVT::i32, 14, 
/*53685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*53700*/     0, /*End of Scope*/
/*53701*/   /*Scope*/ 25, /*->53727*/
/*53702*/     OPC_CheckType, MVT::i32,
/*53704*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53706*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*53709*/     OPC_EmitInteger, MVT::i32, 14, 
/*53712*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53715*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*53727*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->53775
/*53731*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*53732*/   OPC_RecordChild1, // #1 = $amt
/*53733*/   OPC_MoveChild, 1,
/*53735*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->53757
/*53739*/     OPC_MoveParent,
/*53740*/     OPC_EmitMergeInputChains1_0,
/*53741*/     OPC_EmitInteger, MVT::i32, 14, 
/*53744*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53747*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->53774
/*53760*/     OPC_MoveParent,
/*53761*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53763*/     OPC_EmitMergeInputChains1_0,
/*53764*/     OPC_EmitConvertToTarget, 1,
/*53766*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->53901
/*53778*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*53779*/   OPC_CaptureGlueInput,
/*53780*/   OPC_RecordChild1, // #1 = $func
/*53781*/   OPC_Scope, 80, /*->53863*/ // 2 children in Scope
/*53783*/     OPC_MoveChild, 1,
/*53785*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->53824
/*53789*/       OPC_MoveParent,
/*53790*/       OPC_Scope, 11, /*->53803*/ // 2 children in Scope
/*53792*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53794*/         OPC_EmitMergeInputChains1_0,
/*53795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*53803*/       /*Scope*/ 19, /*->53823*/
/*53804*/         OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*53806*/         OPC_EmitMergeInputChains1_0,
/*53807*/         OPC_EmitInteger, MVT::i32, 14, 
/*53810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*53823*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->53862
/*53827*/       OPC_MoveParent,
/*53828*/       OPC_Scope, 11, /*->53841*/ // 2 children in Scope
/*53830*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53832*/         OPC_EmitMergeInputChains1_0,
/*53833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*53841*/       /*Scope*/ 19, /*->53861*/
/*53842*/         OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*53844*/         OPC_EmitMergeInputChains1_0,
/*53845*/         OPC_EmitInteger, MVT::i32, 14, 
/*53848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*53861*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*53863*/   /*Scope*/ 36, /*->53900*/
/*53864*/     OPC_CheckChild1Type, MVT::i32,
/*53866*/     OPC_Scope, 11, /*->53879*/ // 2 children in Scope
/*53868*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*53870*/       OPC_EmitMergeInputChains1_0,
/*53871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*53879*/     /*Scope*/ 19, /*->53899*/
/*53880*/       OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*53882*/       OPC_EmitMergeInputChains1_0,
/*53883*/       OPC_EmitInteger, MVT::i32, 14, 
/*53886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*53899*/     0, /*End of Scope*/
/*53900*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->53957
/*53904*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*53905*/   OPC_CaptureGlueInput,
/*53906*/   OPC_RecordChild1, // #1 = $func
/*53907*/   OPC_Scope, 25, /*->53934*/ // 2 children in Scope
/*53909*/     OPC_MoveChild, 1,
/*53911*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*53914*/     OPC_MoveParent,
/*53915*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53917*/     OPC_EmitMergeInputChains1_0,
/*53918*/     OPC_EmitInteger, MVT::i32, 14, 
/*53921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*53934*/   /*Scope*/ 21, /*->53956*/
/*53935*/     OPC_CheckChild1Type, MVT::i32,
/*53937*/     OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*53939*/     OPC_EmitMergeInputChains1_0,
/*53940*/     OPC_EmitInteger, MVT::i32, 14, 
/*53943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53946*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*53956*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->54041
/*53960*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*53961*/   OPC_CaptureGlueInput,
/*53962*/   OPC_RecordChild1, // #1 = $func
/*53963*/   OPC_Scope, 34, /*->53999*/ // 2 children in Scope
/*53965*/     OPC_MoveChild, 1,
/*53967*/     OPC_SwitchOpcode /*2 cases */, 12,  TARGET_VAL(ISD::TargetGlobalAddress),// ->53983
/*53971*/       OPC_MoveParent,
/*53972*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53974*/       OPC_EmitMergeInputChains1_0,
/*53975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::TargetExternalSymbol),// ->53998
/*53986*/       OPC_MoveParent,
/*53987*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53989*/       OPC_EmitMergeInputChains1_0,
/*53990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*53999*/   /*Scope*/ 40, /*->54040*/
/*54000*/     OPC_CheckChild1Type, MVT::i32,
/*54002*/     OPC_Scope, 11, /*->54015*/ // 3 children in Scope
/*54004*/       OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*54006*/       OPC_EmitMergeInputChains1_0,
/*54007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*54015*/     /*Scope*/ 11, /*->54027*/
/*54016*/       OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*54018*/       OPC_EmitMergeInputChains1_0,
/*54019*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*54027*/     /*Scope*/ 11, /*->54039*/
/*54028*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54030*/       OPC_EmitMergeInputChains1_0,
/*54031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*54039*/     0, /*End of Scope*/
/*54040*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->54082
/*54044*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*54045*/   OPC_RecordChild1, // #1 = $opt
/*54046*/   OPC_MoveChild, 1,
/*54048*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54051*/   OPC_CheckType, MVT::i32,
/*54053*/   OPC_MoveParent,
/*54054*/   OPC_Scope, 12, /*->54068*/ // 2 children in Scope
/*54056*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*54058*/     OPC_EmitMergeInputChains1_0,
/*54059*/     OPC_EmitConvertToTarget, 1,
/*54061*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*54068*/   /*Scope*/ 12, /*->54081*/
/*54069*/     OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*54071*/     OPC_EmitMergeInputChains1_0,
/*54072*/     OPC_EmitConvertToTarget, 1,
/*54074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*54081*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->54118
/*54085*/   OPC_RecordChild0, // #0 = $addr
/*54086*/   OPC_MoveChild, 0,
/*54088*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*54091*/   OPC_MoveParent,
/*54092*/   OPC_CheckType, MVT::i32,
/*54094*/   OPC_Scope, 10, /*->54106*/ // 2 children in Scope
/*54096*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*54098*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*54106*/   /*Scope*/ 10, /*->54117*/
/*54107*/     OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*54109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*54117*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->54154
/*54121*/   OPC_RecordChild0, // #0 = $addr
/*54122*/   OPC_MoveChild, 0,
/*54124*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*54127*/   OPC_MoveParent,
/*54128*/   OPC_CheckType, MVT::i32,
/*54130*/   OPC_Scope, 10, /*->54142*/ // 2 children in Scope
/*54132*/     OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*54134*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*54142*/   /*Scope*/ 10, /*->54153*/
/*54143*/     OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*54145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*54153*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->54315
/*54158*/   OPC_RecordChild0, // #0 = $dst
/*54159*/   OPC_MoveChild, 0,
/*54161*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->54249
/*54165*/     OPC_MoveParent,
/*54166*/     OPC_CheckType, MVT::i32,
/*54168*/     OPC_Scope, 18, /*->54188*/ // 5 children in Scope
/*54170*/       OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*54172*/       OPC_EmitInteger, MVT::i32, 14, 
/*54175*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54178*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*54188*/     /*Scope*/ 10, /*->54199*/
/*54189*/       OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*54191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*54199*/     /*Scope*/ 18, /*->54218*/
/*54200*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54202*/       OPC_EmitInteger, MVT::i32, 14, 
/*54205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*54218*/     /*Scope*/ 18, /*->54237*/
/*54219*/       OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*54221*/       OPC_EmitInteger, MVT::i32, 14, 
/*54224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54227*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*54237*/     /*Scope*/ 10, /*->54248*/
/*54238*/       OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*54240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*54248*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->54314
/*54252*/     OPC_MoveParent,
/*54253*/     OPC_CheckType, MVT::i32,
/*54255*/     OPC_Scope, 18, /*->54275*/ // 3 children in Scope
/*54257*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54259*/       OPC_EmitInteger, MVT::i32, 14, 
/*54262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54265*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*54275*/     /*Scope*/ 18, /*->54294*/
/*54276*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54278*/       OPC_EmitInteger, MVT::i32, 14, 
/*54281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*54294*/     /*Scope*/ 18, /*->54313*/
/*54295*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*54297*/       OPC_EmitInteger, MVT::i32, 14, 
/*54300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*54313*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->54367
/*54318*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*54319*/   OPC_CaptureGlueInput,
/*54320*/   OPC_RecordChild1, // #1 = $dst
/*54321*/   OPC_Scope, 32, /*->54355*/ // 2 children in Scope
/*54323*/     OPC_MoveChild, 1,
/*54325*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->54340
/*54329*/       OPC_CheckType, MVT::i32,
/*54331*/       OPC_MoveParent,
/*54332*/       OPC_EmitMergeInputChains1_0,
/*54333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->54354
/*54343*/       OPC_CheckType, MVT::i32,
/*54345*/       OPC_MoveParent,
/*54346*/       OPC_EmitMergeInputChains1_0,
/*54347*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              0, // EndSwitchOpcode
/*54355*/   /*Scope*/ 10, /*->54366*/
/*54356*/     OPC_CheckChild1Type, MVT::i32,
/*54358*/     OPC_EmitMergeInputChains1_0,
/*54359*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*54366*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->54448
/*54370*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*54371*/   OPC_CaptureGlueInput,
/*54372*/   OPC_RecordChild1, // #1 = $func
/*54373*/   OPC_Scope, 50, /*->54425*/ // 2 children in Scope
/*54375*/     OPC_MoveChild, 1,
/*54377*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->54401
/*54381*/       OPC_MoveParent,
/*54382*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*54384*/       OPC_EmitMergeInputChains1_0,
/*54385*/       OPC_EmitInteger, MVT::i32, 14, 
/*54388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->54424
/*54404*/       OPC_MoveParent,
/*54405*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*54407*/       OPC_EmitMergeInputChains1_0,
/*54408*/       OPC_EmitInteger, MVT::i32, 14, 
/*54411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*54425*/   /*Scope*/ 21, /*->54447*/
/*54426*/     OPC_CheckChild1Type, MVT::i32,
/*54428*/     OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*54430*/     OPC_EmitMergeInputChains1_0,
/*54431*/     OPC_EmitInteger, MVT::i32, 14, 
/*54434*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54437*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*54447*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->54609
/*54452*/   OPC_RecordChild0, // #0 = $V
/*54453*/   OPC_Scope, 30, /*->54485*/ // 4 children in Scope
/*54455*/     OPC_CheckChild0Type, MVT::v8i8,
/*54457*/     OPC_RecordChild1, // #1 = $lane
/*54458*/     OPC_MoveChild, 1,
/*54460*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54463*/     OPC_MoveParent,
/*54464*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54466*/     OPC_EmitConvertToTarget, 1,
/*54468*/     OPC_EmitInteger, MVT::i32, 14, 
/*54471*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*54485*/   /*Scope*/ 30, /*->54516*/
/*54486*/     OPC_CheckChild0Type, MVT::v4i16,
/*54488*/     OPC_RecordChild1, // #1 = $lane
/*54489*/     OPC_MoveChild, 1,
/*54491*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54494*/     OPC_MoveParent,
/*54495*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54497*/     OPC_EmitConvertToTarget, 1,
/*54499*/     OPC_EmitInteger, MVT::i32, 14, 
/*54502*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54505*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*54516*/   /*Scope*/ 45, /*->54562*/
/*54517*/     OPC_CheckChild0Type, MVT::v16i8,
/*54519*/     OPC_RecordChild1, // #1 = $lane
/*54520*/     OPC_MoveChild, 1,
/*54522*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54525*/     OPC_MoveParent,
/*54526*/     OPC_EmitConvertToTarget, 1,
/*54528*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*54531*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*54540*/     OPC_EmitConvertToTarget, 1,
/*54542*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*54545*/     OPC_EmitInteger, MVT::i32, 14, 
/*54548*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54551*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*54562*/   /*Scope*/ 45, /*->54608*/
/*54563*/     OPC_CheckChild0Type, MVT::v8i16,
/*54565*/     OPC_RecordChild1, // #1 = $lane
/*54566*/     OPC_MoveChild, 1,
/*54568*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54571*/     OPC_MoveParent,
/*54572*/     OPC_EmitConvertToTarget, 1,
/*54574*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*54577*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*54586*/     OPC_EmitConvertToTarget, 1,
/*54588*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*54591*/     OPC_EmitInteger, MVT::i32, 14, 
/*54594*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54597*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*54608*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->54770
/*54613*/   OPC_RecordChild0, // #0 = $V
/*54614*/   OPC_Scope, 30, /*->54646*/ // 4 children in Scope
/*54616*/     OPC_CheckChild0Type, MVT::v8i8,
/*54618*/     OPC_RecordChild1, // #1 = $lane
/*54619*/     OPC_MoveChild, 1,
/*54621*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54624*/     OPC_MoveParent,
/*54625*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54627*/     OPC_EmitConvertToTarget, 1,
/*54629*/     OPC_EmitInteger, MVT::i32, 14, 
/*54632*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54635*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*54646*/   /*Scope*/ 30, /*->54677*/
/*54647*/     OPC_CheckChild0Type, MVT::v4i16,
/*54649*/     OPC_RecordChild1, // #1 = $lane
/*54650*/     OPC_MoveChild, 1,
/*54652*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54655*/     OPC_MoveParent,
/*54656*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54658*/     OPC_EmitConvertToTarget, 1,
/*54660*/     OPC_EmitInteger, MVT::i32, 14, 
/*54663*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54666*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*54677*/   /*Scope*/ 45, /*->54723*/
/*54678*/     OPC_CheckChild0Type, MVT::v16i8,
/*54680*/     OPC_RecordChild1, // #1 = $lane
/*54681*/     OPC_MoveChild, 1,
/*54683*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54686*/     OPC_MoveParent,
/*54687*/     OPC_EmitConvertToTarget, 1,
/*54689*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*54692*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*54701*/     OPC_EmitConvertToTarget, 1,
/*54703*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*54706*/     OPC_EmitInteger, MVT::i32, 14, 
/*54709*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54712*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*54723*/   /*Scope*/ 45, /*->54769*/
/*54724*/     OPC_CheckChild0Type, MVT::v8i16,
/*54726*/     OPC_RecordChild1, // #1 = $lane
/*54727*/     OPC_MoveChild, 1,
/*54729*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54732*/     OPC_MoveParent,
/*54733*/     OPC_EmitConvertToTarget, 1,
/*54735*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*54738*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*54747*/     OPC_EmitConvertToTarget, 1,
/*54749*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*54752*/     OPC_EmitInteger, MVT::i32, 14, 
/*54755*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54758*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*54769*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,1/*250*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->55024
/*54774*/   OPC_RecordChild0, // #0 = $V
/*54775*/   OPC_Scope, 64, /*->54841*/ // 5 children in Scope
/*54777*/     OPC_CheckChild0Type, MVT::v2i32,
/*54779*/     OPC_RecordChild1, // #1 = $lane
/*54780*/     OPC_MoveChild, 1,
/*54782*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54785*/     OPC_MoveParent,
/*54786*/     OPC_CheckType, MVT::i32,
/*54788*/     OPC_Scope, 21, /*->54811*/ // 2 children in Scope
/*54790*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*54792*/       OPC_EmitConvertToTarget, 1,
/*54794*/       OPC_EmitInteger, MVT::i32, 14, 
/*54797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*54811*/     /*Scope*/ 28, /*->54840*/
/*54812*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*54814*/       OPC_EmitConvertToTarget, 1,
/*54816*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*54819*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*54828*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*54831*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*54840*/     0, /*End of Scope*/
/*54841*/   /*Scope*/ 81, /*->54923*/
/*54842*/     OPC_CheckChild0Type, MVT::v4i32,
/*54844*/     OPC_RecordChild1, // #1 = $lane
/*54845*/     OPC_MoveChild, 1,
/*54847*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54850*/     OPC_MoveParent,
/*54851*/     OPC_CheckType, MVT::i32,
/*54853*/     OPC_Scope, 38, /*->54893*/ // 2 children in Scope
/*54855*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*54857*/       OPC_EmitConvertToTarget, 1,
/*54859*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*54862*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*54871*/       OPC_EmitConvertToTarget, 1,
/*54873*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*54876*/       OPC_EmitInteger, MVT::i32, 14, 
/*54879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*54893*/     /*Scope*/ 28, /*->54922*/
/*54894*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*54896*/       OPC_EmitConvertToTarget, 1,
/*54898*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*54901*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*54910*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*54913*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*54922*/     0, /*End of Scope*/
/*54923*/   /*Scope*/ 23, /*->54947*/
/*54924*/     OPC_RecordChild1, // #1 = $src2
/*54925*/     OPC_MoveChild, 1,
/*54927*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54930*/     OPC_MoveParent,
/*54931*/     OPC_CheckType, MVT::f64,
/*54933*/     OPC_EmitConvertToTarget, 1,
/*54935*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*54938*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*54947*/   /*Scope*/ 37, /*->54985*/
/*54948*/     OPC_CheckChild0Type, MVT::v2f32,
/*54950*/     OPC_RecordChild1, // #1 = $src2
/*54951*/     OPC_MoveChild, 1,
/*54953*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54956*/     OPC_MoveParent,
/*54957*/     OPC_CheckType, MVT::f32,
/*54959*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54962*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*54971*/     OPC_EmitConvertToTarget, 1,
/*54973*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*54976*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*54985*/   /*Scope*/ 37, /*->55023*/
/*54986*/     OPC_CheckChild0Type, MVT::v4f32,
/*54988*/     OPC_RecordChild1, // #1 = $src2
/*54989*/     OPC_MoveChild, 1,
/*54991*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54994*/     OPC_MoveParent,
/*54995*/     OPC_CheckType, MVT::f32,
/*54997*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*55000*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55009*/     OPC_EmitConvertToTarget, 1,
/*55011*/     OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*55014*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*55023*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->55354
/*55028*/   OPC_RecordNode,   // #0 = $imm
/*55029*/   OPC_CheckType, MVT::i32,
/*55031*/   OPC_Scope, 26, /*->55059*/ // 11 children in Scope
/*55033*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*55035*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55037*/     OPC_EmitConvertToTarget, 0,
/*55039*/     OPC_EmitInteger, MVT::i32, 14, 
/*55042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55045*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55048*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*55059*/   /*Scope*/ 26, /*->55086*/
/*55060*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*55062*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55064*/     OPC_EmitConvertToTarget, 0,
/*55066*/     OPC_EmitInteger, MVT::i32, 14, 
/*55069*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55072*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55075*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*55086*/   /*Scope*/ 22, /*->55109*/
/*55087*/     OPC_CheckPredicate, 91, // Predicate_imm0_65535
/*55089*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*55091*/     OPC_EmitConvertToTarget, 0,
/*55093*/     OPC_EmitInteger, MVT::i32, 14, 
/*55096*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55099*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*55109*/   /*Scope*/ 29, /*->55139*/
/*55110*/     OPC_CheckPredicate, 24, // Predicate_so_imm_not
/*55112*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55114*/     OPC_EmitConvertToTarget, 0,
/*55116*/     OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*55119*/     OPC_EmitInteger, MVT::i32, 14, 
/*55122*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55125*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55128*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*55139*/   /*Scope*/ 14, /*->55154*/
/*55140*/     OPC_CheckPredicate, 92, // Predicate_arm_i32imm
/*55142*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55144*/     OPC_EmitConvertToTarget, 0,
/*55146*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*55154*/   /*Scope*/ 26, /*->55181*/
/*55155*/     OPC_CheckPredicate, 51, // Predicate_imm0_255
/*55157*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55159*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55162*/     OPC_EmitConvertToTarget, 0,
/*55164*/     OPC_EmitInteger, MVT::i32, 14, 
/*55167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*55181*/   /*Scope*/ 22, /*->55204*/
/*55182*/     OPC_CheckPredicate, 91, // Predicate_imm0_65535
/*55184*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55186*/     OPC_EmitConvertToTarget, 0,
/*55188*/     OPC_EmitInteger, MVT::i32, 14, 
/*55191*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55194*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*55204*/   /*Scope*/ 29, /*->55234*/
/*55205*/     OPC_CheckPredicate, 19, // Predicate_t2_so_imm_not
/*55207*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55209*/     OPC_EmitConvertToTarget, 0,
/*55211*/     OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*55214*/     OPC_EmitInteger, MVT::i32, 14, 
/*55217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*55234*/   /*Scope*/ 55, /*->55290*/
/*55235*/     OPC_CheckPredicate, 93, // Predicate_thumb_immshifted
/*55237*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55239*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55242*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55245*/     OPC_EmitConvertToTarget, 0,
/*55247*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*55250*/     OPC_EmitInteger, MVT::i32, 14, 
/*55253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55256*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*55267*/     OPC_EmitConvertToTarget, 0,
/*55269*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*55272*/     OPC_EmitInteger, MVT::i32, 14, 
/*55275*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55278*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*55290*/   /*Scope*/ 49, /*->55340*/
/*55291*/     OPC_CheckPredicate, 94, // Predicate_imm0_255_comp
/*55293*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55295*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55298*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55301*/     OPC_EmitConvertToTarget, 0,
/*55303*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*55306*/     OPC_EmitInteger, MVT::i32, 14, 
/*55309*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55312*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*55323*/     OPC_EmitInteger, MVT::i32, 14, 
/*55326*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55329*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*55340*/   /*Scope*/ 12, /*->55353*/
/*55341*/     OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*55343*/     OPC_EmitConvertToTarget, 0,
/*55345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*55353*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->55409
/*55357*/   OPC_RecordMemRef,
/*55358*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*55359*/   OPC_RecordChild1, // #1 = $ptr
/*55360*/   OPC_CheckChild1Type, MVT::i32,
/*55362*/   OPC_RecordChild2, // #2 = $incr
/*55363*/   OPC_CheckType, MVT::i32,
/*55365*/   OPC_Scope, 13, /*->55380*/ // 3 children in Scope
/*55367*/     OPC_CheckPredicate, 95, // Predicate_atomic_load_add_8
/*55369*/     OPC_EmitMergeInputChains1_0,
/*55370*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55380*/   /*Scope*/ 13, /*->55394*/
/*55381*/     OPC_CheckPredicate, 96, // Predicate_atomic_load_add_16
/*55383*/     OPC_EmitMergeInputChains1_0,
/*55384*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55394*/   /*Scope*/ 13, /*->55408*/
/*55395*/     OPC_CheckPredicate, 97, // Predicate_atomic_load_add_32
/*55397*/     OPC_EmitMergeInputChains1_0,
/*55398*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55408*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->55464
/*55412*/   OPC_RecordMemRef,
/*55413*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*55414*/   OPC_RecordChild1, // #1 = $ptr
/*55415*/   OPC_CheckChild1Type, MVT::i32,
/*55417*/   OPC_RecordChild2, // #2 = $incr
/*55418*/   OPC_CheckType, MVT::i32,
/*55420*/   OPC_Scope, 13, /*->55435*/ // 3 children in Scope
/*55422*/     OPC_CheckPredicate, 98, // Predicate_atomic_load_sub_8
/*55424*/     OPC_EmitMergeInputChains1_0,
/*55425*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55435*/   /*Scope*/ 13, /*->55449*/
/*55436*/     OPC_CheckPredicate, 99, // Predicate_atomic_load_sub_16
/*55438*/     OPC_EmitMergeInputChains1_0,
/*55439*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55449*/   /*Scope*/ 13, /*->55463*/
/*55450*/     OPC_CheckPredicate, 100, // Predicate_atomic_load_sub_32
/*55452*/     OPC_EmitMergeInputChains1_0,
/*55453*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55463*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->55519
/*55467*/   OPC_RecordMemRef,
/*55468*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*55469*/   OPC_RecordChild1, // #1 = $ptr
/*55470*/   OPC_CheckChild1Type, MVT::i32,
/*55472*/   OPC_RecordChild2, // #2 = $incr
/*55473*/   OPC_CheckType, MVT::i32,
/*55475*/   OPC_Scope, 13, /*->55490*/ // 3 children in Scope
/*55477*/     OPC_CheckPredicate, 101, // Predicate_atomic_load_and_8
/*55479*/     OPC_EmitMergeInputChains1_0,
/*55480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55490*/   /*Scope*/ 13, /*->55504*/
/*55491*/     OPC_CheckPredicate, 102, // Predicate_atomic_load_and_16
/*55493*/     OPC_EmitMergeInputChains1_0,
/*55494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55504*/   /*Scope*/ 13, /*->55518*/
/*55505*/     OPC_CheckPredicate, 103, // Predicate_atomic_load_and_32
/*55507*/     OPC_EmitMergeInputChains1_0,
/*55508*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55518*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->55574
/*55522*/   OPC_RecordMemRef,
/*55523*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*55524*/   OPC_RecordChild1, // #1 = $ptr
/*55525*/   OPC_CheckChild1Type, MVT::i32,
/*55527*/   OPC_RecordChild2, // #2 = $incr
/*55528*/   OPC_CheckType, MVT::i32,
/*55530*/   OPC_Scope, 13, /*->55545*/ // 3 children in Scope
/*55532*/     OPC_CheckPredicate, 104, // Predicate_atomic_load_or_8
/*55534*/     OPC_EmitMergeInputChains1_0,
/*55535*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55545*/   /*Scope*/ 13, /*->55559*/
/*55546*/     OPC_CheckPredicate, 105, // Predicate_atomic_load_or_16
/*55548*/     OPC_EmitMergeInputChains1_0,
/*55549*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55559*/   /*Scope*/ 13, /*->55573*/
/*55560*/     OPC_CheckPredicate, 106, // Predicate_atomic_load_or_32
/*55562*/     OPC_EmitMergeInputChains1_0,
/*55563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55573*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->55629
/*55577*/   OPC_RecordMemRef,
/*55578*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*55579*/   OPC_RecordChild1, // #1 = $ptr
/*55580*/   OPC_CheckChild1Type, MVT::i32,
/*55582*/   OPC_RecordChild2, // #2 = $incr
/*55583*/   OPC_CheckType, MVT::i32,
/*55585*/   OPC_Scope, 13, /*->55600*/ // 3 children in Scope
/*55587*/     OPC_CheckPredicate, 107, // Predicate_atomic_load_xor_8
/*55589*/     OPC_EmitMergeInputChains1_0,
/*55590*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55600*/   /*Scope*/ 13, /*->55614*/
/*55601*/     OPC_CheckPredicate, 108, // Predicate_atomic_load_xor_16
/*55603*/     OPC_EmitMergeInputChains1_0,
/*55604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55614*/   /*Scope*/ 13, /*->55628*/
/*55615*/     OPC_CheckPredicate, 109, // Predicate_atomic_load_xor_32
/*55617*/     OPC_EmitMergeInputChains1_0,
/*55618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55628*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->55684
/*55632*/   OPC_RecordMemRef,
/*55633*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*55634*/   OPC_RecordChild1, // #1 = $ptr
/*55635*/   OPC_CheckChild1Type, MVT::i32,
/*55637*/   OPC_RecordChild2, // #2 = $incr
/*55638*/   OPC_CheckType, MVT::i32,
/*55640*/   OPC_Scope, 13, /*->55655*/ // 3 children in Scope
/*55642*/     OPC_CheckPredicate, 110, // Predicate_atomic_load_nand_8
/*55644*/     OPC_EmitMergeInputChains1_0,
/*55645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55655*/   /*Scope*/ 13, /*->55669*/
/*55656*/     OPC_CheckPredicate, 111, // Predicate_atomic_load_nand_16
/*55658*/     OPC_EmitMergeInputChains1_0,
/*55659*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55669*/   /*Scope*/ 13, /*->55683*/
/*55670*/     OPC_CheckPredicate, 112, // Predicate_atomic_load_nand_32
/*55672*/     OPC_EmitMergeInputChains1_0,
/*55673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*55683*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->55739
/*55687*/   OPC_RecordMemRef,
/*55688*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*55689*/   OPC_RecordChild1, // #1 = $ptr
/*55690*/   OPC_CheckChild1Type, MVT::i32,
/*55692*/   OPC_RecordChild2, // #2 = $val
/*55693*/   OPC_CheckType, MVT::i32,
/*55695*/   OPC_Scope, 13, /*->55710*/ // 3 children in Scope
/*55697*/     OPC_CheckPredicate, 113, // Predicate_atomic_load_min_8
/*55699*/     OPC_EmitMergeInputChains1_0,
/*55700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55710*/   /*Scope*/ 13, /*->55724*/
/*55711*/     OPC_CheckPredicate, 114, // Predicate_atomic_load_min_16
/*55713*/     OPC_EmitMergeInputChains1_0,
/*55714*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55724*/   /*Scope*/ 13, /*->55738*/
/*55725*/     OPC_CheckPredicate, 115, // Predicate_atomic_load_min_32
/*55727*/     OPC_EmitMergeInputChains1_0,
/*55728*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55738*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->55794
/*55742*/   OPC_RecordMemRef,
/*55743*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*55744*/   OPC_RecordChild1, // #1 = $ptr
/*55745*/   OPC_CheckChild1Type, MVT::i32,
/*55747*/   OPC_RecordChild2, // #2 = $val
/*55748*/   OPC_CheckType, MVT::i32,
/*55750*/   OPC_Scope, 13, /*->55765*/ // 3 children in Scope
/*55752*/     OPC_CheckPredicate, 116, // Predicate_atomic_load_max_8
/*55754*/     OPC_EmitMergeInputChains1_0,
/*55755*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55765*/   /*Scope*/ 13, /*->55779*/
/*55766*/     OPC_CheckPredicate, 117, // Predicate_atomic_load_max_16
/*55768*/     OPC_EmitMergeInputChains1_0,
/*55769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55779*/   /*Scope*/ 13, /*->55793*/
/*55780*/     OPC_CheckPredicate, 118, // Predicate_atomic_load_max_32
/*55782*/     OPC_EmitMergeInputChains1_0,
/*55783*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55793*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->55849
/*55797*/   OPC_RecordMemRef,
/*55798*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*55799*/   OPC_RecordChild1, // #1 = $ptr
/*55800*/   OPC_CheckChild1Type, MVT::i32,
/*55802*/   OPC_RecordChild2, // #2 = $val
/*55803*/   OPC_CheckType, MVT::i32,
/*55805*/   OPC_Scope, 13, /*->55820*/ // 3 children in Scope
/*55807*/     OPC_CheckPredicate, 119, // Predicate_atomic_load_umin_8
/*55809*/     OPC_EmitMergeInputChains1_0,
/*55810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55820*/   /*Scope*/ 13, /*->55834*/
/*55821*/     OPC_CheckPredicate, 120, // Predicate_atomic_load_umin_16
/*55823*/     OPC_EmitMergeInputChains1_0,
/*55824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55834*/   /*Scope*/ 13, /*->55848*/
/*55835*/     OPC_CheckPredicate, 121, // Predicate_atomic_load_umin_32
/*55837*/     OPC_EmitMergeInputChains1_0,
/*55838*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55848*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->55904
/*55852*/   OPC_RecordMemRef,
/*55853*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*55854*/   OPC_RecordChild1, // #1 = $ptr
/*55855*/   OPC_CheckChild1Type, MVT::i32,
/*55857*/   OPC_RecordChild2, // #2 = $val
/*55858*/   OPC_CheckType, MVT::i32,
/*55860*/   OPC_Scope, 13, /*->55875*/ // 3 children in Scope
/*55862*/     OPC_CheckPredicate, 122, // Predicate_atomic_load_umax_8
/*55864*/     OPC_EmitMergeInputChains1_0,
/*55865*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55875*/   /*Scope*/ 13, /*->55889*/
/*55876*/     OPC_CheckPredicate, 123, // Predicate_atomic_load_umax_16
/*55878*/     OPC_EmitMergeInputChains1_0,
/*55879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55889*/   /*Scope*/ 13, /*->55903*/
/*55890*/     OPC_CheckPredicate, 124, // Predicate_atomic_load_umax_32
/*55892*/     OPC_EmitMergeInputChains1_0,
/*55893*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*55903*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->55959
/*55907*/   OPC_RecordMemRef,
/*55908*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*55909*/   OPC_RecordChild1, // #1 = $ptr
/*55910*/   OPC_CheckChild1Type, MVT::i32,
/*55912*/   OPC_RecordChild2, // #2 = $new
/*55913*/   OPC_CheckType, MVT::i32,
/*55915*/   OPC_Scope, 13, /*->55930*/ // 3 children in Scope
/*55917*/     OPC_CheckPredicate, 125, // Predicate_atomic_swap_8
/*55919*/     OPC_EmitMergeInputChains1_0,
/*55920*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*55930*/   /*Scope*/ 13, /*->55944*/
/*55931*/     OPC_CheckPredicate, 126, // Predicate_atomic_swap_16
/*55933*/     OPC_EmitMergeInputChains1_0,
/*55934*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*55944*/   /*Scope*/ 13, /*->55958*/
/*55945*/     OPC_CheckPredicate, 127, // Predicate_atomic_swap_32
/*55947*/     OPC_EmitMergeInputChains1_0,
/*55948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*55958*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->56018
/*55962*/   OPC_RecordMemRef,
/*55963*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*55964*/   OPC_RecordChild1, // #1 = $ptr
/*55965*/   OPC_CheckChild1Type, MVT::i32,
/*55967*/   OPC_RecordChild2, // #2 = $old
/*55968*/   OPC_RecordChild3, // #3 = $new
/*55969*/   OPC_CheckType, MVT::i32,
/*55971*/   OPC_Scope, 14, /*->55987*/ // 3 children in Scope
/*55973*/     OPC_CheckPredicate, 128, // Predicate_atomic_cmp_swap_8
/*55975*/     OPC_EmitMergeInputChains1_0,
/*55976*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*55987*/   /*Scope*/ 14, /*->56002*/
/*55988*/     OPC_CheckPredicate, 129, // Predicate_atomic_cmp_swap_16
/*55990*/     OPC_EmitMergeInputChains1_0,
/*55991*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*56002*/   /*Scope*/ 14, /*->56017*/
/*56003*/     OPC_CheckPredicate, 130, // Predicate_atomic_cmp_swap_32
/*56005*/     OPC_EmitMergeInputChains1_0,
/*56006*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*56017*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->56061
/*56021*/   OPC_CaptureGlueInput,
/*56022*/   OPC_RecordChild0, // #0 = $Rm
/*56023*/   OPC_CheckType, MVT::i32,
/*56025*/   OPC_Scope, 10, /*->56037*/ // 2 children in Scope
/*56027*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56029*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*56037*/   /*Scope*/ 22, /*->56060*/
/*56038*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56040*/     OPC_EmitInteger, MVT::i32, 14, 
/*56043*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56046*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56049*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*56060*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->56101
/*56064*/   OPC_RecordChild0, // #0 = $src
/*56065*/   OPC_CheckType, MVT::i32,
/*56067*/   OPC_Scope, 11, /*->56080*/ // 2 children in Scope
/*56069*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56071*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*56080*/   /*Scope*/ 19, /*->56100*/
/*56081*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56083*/     OPC_EmitInteger, MVT::i32, 14, 
/*56086*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56089*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*56100*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->56141
/*56104*/   OPC_RecordChild0, // #0 = $src
/*56105*/   OPC_CheckType, MVT::i32,
/*56107*/   OPC_Scope, 11, /*->56120*/ // 2 children in Scope
/*56109*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*56120*/   /*Scope*/ 19, /*->56140*/
/*56121*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56123*/     OPC_EmitInteger, MVT::i32, 14, 
/*56126*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56129*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*56140*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->56190
/*56144*/   OPC_RecordChild0, // #0 = $Rn
/*56145*/   OPC_RecordChild1, // #1 = $Rm
/*56146*/   OPC_CheckType, MVT::i32,
/*56148*/   OPC_Scope, 19, /*->56169*/ // 2 children in Scope
/*56150*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56152*/     OPC_EmitInteger, MVT::i32, 14, 
/*56155*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56158*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*56169*/   /*Scope*/ 19, /*->56189*/
/*56170*/     OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*56172*/     OPC_EmitInteger, MVT::i32, 14, 
/*56175*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56178*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*56189*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::SDIV),// ->56239
/*56193*/   OPC_RecordChild0, // #0 = $Rn
/*56194*/   OPC_RecordChild1, // #1 = $Rm
/*56195*/   OPC_CheckType, MVT::i32,
/*56197*/   OPC_Scope, 19, /*->56218*/ // 2 children in Scope
/*56199*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*56201*/     OPC_EmitInteger, MVT::i32, 14, 
/*56204*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56207*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*56218*/   /*Scope*/ 19, /*->56238*/
/*56219*/     OPC_CheckPatternPredicate, 51, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*56221*/     OPC_EmitInteger, MVT::i32, 14, 
/*56224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*56238*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::UDIV),// ->56288
/*56242*/   OPC_RecordChild0, // #0 = $Rn
/*56243*/   OPC_RecordChild1, // #1 = $Rm
/*56244*/   OPC_CheckType, MVT::i32,
/*56246*/   OPC_Scope, 19, /*->56267*/ // 2 children in Scope
/*56248*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*56250*/     OPC_EmitInteger, MVT::i32, 14, 
/*56253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*56267*/   /*Scope*/ 19, /*->56287*/
/*56268*/     OPC_CheckPatternPredicate, 51, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*56270*/     OPC_EmitInteger, MVT::i32, 14, 
/*56273*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56276*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*56287*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,1/*165*/,  TARGET_VAL(ISD::CTLZ),// ->56457
/*56292*/   OPC_RecordChild0, // #0 = $Rm
/*56293*/   OPC_SwitchType /*7 cases */, 40,  MVT::i32,// ->56336
/*56296*/     OPC_Scope, 18, /*->56316*/ // 2 children in Scope
/*56298*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56300*/       OPC_EmitInteger, MVT::i32, 14, 
/*56303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (CLZ:i32 GPR:i32:$Rm)
/*56316*/     /*Scope*/ 18, /*->56335*/
/*56317*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56319*/       OPC_EmitInteger, MVT::i32, 14, 
/*56322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*56335*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v8i8,// ->56356
/*56338*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56340*/     OPC_EmitInteger, MVT::i32, 14, 
/*56343*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->56376
/*56358*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56360*/     OPC_EmitInteger, MVT::i32, 14, 
/*56363*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56366*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->56396
/*56378*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56380*/     OPC_EmitInteger, MVT::i32, 14, 
/*56383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->56416
/*56398*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56400*/     OPC_EmitInteger, MVT::i32, 14, 
/*56403*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56406*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->56436
/*56418*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56420*/     OPC_EmitInteger, MVT::i32, 14, 
/*56423*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56426*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->56456
/*56438*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56440*/     OPC_EmitInteger, MVT::i32, 14, 
/*56443*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56446*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->56503
/*56460*/   OPC_RecordChild0, // #0 = $Rm
/*56461*/   OPC_CheckType, MVT::i32,
/*56463*/   OPC_Scope, 18, /*->56483*/ // 2 children in Scope
/*56465*/     OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*56467*/     OPC_EmitInteger, MVT::i32, 14, 
/*56470*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*56483*/   /*Scope*/ 18, /*->56502*/
/*56484*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56486*/     OPC_EmitInteger, MVT::i32, 14, 
/*56489*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56492*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*56502*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->56568
/*56506*/   OPC_RecordChild0, // #0 = $Rm
/*56507*/   OPC_CheckType, MVT::i32,
/*56509*/   OPC_Scope, 18, /*->56529*/ // 3 children in Scope
/*56511*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56513*/     OPC_EmitInteger, MVT::i32, 14, 
/*56516*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56519*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*56529*/   /*Scope*/ 18, /*->56548*/
/*56530*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*56532*/     OPC_EmitInteger, MVT::i32, 14, 
/*56535*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56538*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*56548*/   /*Scope*/ 18, /*->56567*/
/*56549*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56551*/     OPC_EmitInteger, MVT::i32, 14, 
/*56554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*56567*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->56593
/*56571*/   OPC_CheckType, MVT::i32,
/*56573*/   OPC_Scope, 7, /*->56582*/ // 2 children in Scope
/*56575*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*56582*/   /*Scope*/ 9, /*->56592*/
/*56583*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*56585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*56592*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->56624
/*56596*/   OPC_CaptureGlueInput,
/*56597*/   OPC_RecordChild0, // #0 = $Rn
/*56598*/   OPC_RecordChild1, // #1 = $Rm
/*56599*/   OPC_CheckType, MVT::i32,
/*56601*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56603*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56606*/   OPC_EmitInteger, MVT::i32, 14, 
/*56609*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56612*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->56655
/*56627*/   OPC_CaptureGlueInput,
/*56628*/   OPC_RecordChild0, // #0 = $Rn
/*56629*/   OPC_RecordChild1, // #1 = $Rm
/*56630*/   OPC_CheckType, MVT::i32,
/*56632*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56634*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56637*/   OPC_EmitInteger, MVT::i32, 14, 
/*56640*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56643*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->56685
/*56658*/   OPC_RecordChild0, // #0 = $lhs
/*56659*/   OPC_RecordChild1, // #1 = $rhs
/*56660*/   OPC_CheckType, MVT::i32,
/*56662*/   OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56664*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56667*/   OPC_EmitInteger, MVT::i32, 14, 
/*56670*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56673*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 60|128,3/*444*/,  TARGET_VAL(ISD::BITCAST),// ->57133
/*56689*/   OPC_RecordChild0, // #0 = $Sn
/*56690*/   OPC_Scope, 22, /*->56714*/ // 14 children in Scope
/*56692*/     OPC_CheckChild0Type, MVT::f32,
/*56694*/     OPC_CheckType, MVT::i32,
/*56696*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*56698*/     OPC_EmitInteger, MVT::i32, 14, 
/*56701*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56704*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*56714*/   /*Scope*/ 29, /*->56744*/
/*56715*/     OPC_CheckChild0Type, MVT::v1i64,
/*56717*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->56723
/*56720*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->56728
/*56725*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->56733
/*56730*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->56738
/*56735*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->56743
/*56740*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*56744*/   /*Scope*/ 29, /*->56774*/
/*56745*/     OPC_CheckChild0Type, MVT::v2i32,
/*56747*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->56753
/*56750*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->56758
/*56755*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->56763
/*56760*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->56768
/*56765*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->56773
/*56770*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*56774*/   /*Scope*/ 29, /*->56804*/
/*56775*/     OPC_CheckChild0Type, MVT::v4i16,
/*56777*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->56783
/*56780*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->56788
/*56785*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->56793
/*56790*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->56798
/*56795*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->56803
/*56800*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*56804*/   /*Scope*/ 29, /*->56834*/
/*56805*/     OPC_CheckChild0Type, MVT::v8i8,
/*56807*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->56813
/*56810*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->56818
/*56815*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->56823
/*56820*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->56828
/*56825*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->56833
/*56830*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*56834*/   /*Scope*/ 29, /*->56864*/
/*56835*/     OPC_CheckChild0Type, MVT::v2f32,
/*56837*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->56843
/*56840*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->56848
/*56845*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->56853
/*56850*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->56858
/*56855*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->56863
/*56860*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*56864*/   /*Scope*/ 57, /*->56922*/
/*56865*/     OPC_CheckChild0Type, MVT::i32,
/*56867*/     OPC_CheckType, MVT::f32,
/*56869*/     OPC_Scope, 18, /*->56889*/ // 2 children in Scope
/*56871*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*56873*/       OPC_EmitInteger, MVT::i32, 14, 
/*56876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*56889*/     /*Scope*/ 31, /*->56921*/
/*56890*/       OPC_CheckPatternPredicate, 53, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*56892*/       OPC_EmitInteger, MVT::i32, 14, 
/*56895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56898*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*56909*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56912*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*56921*/     0, /*End of Scope*/
/*56922*/   /*Scope*/ 29, /*->56952*/
/*56923*/     OPC_CheckChild0Type, MVT::f64,
/*56925*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->56931
/*56928*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->56936
/*56933*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->56941
/*56938*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->56946
/*56943*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->56951
/*56948*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*56952*/   /*Scope*/ 29, /*->56982*/
/*56953*/     OPC_CheckChild0Type, MVT::v4i32,
/*56955*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->56961
/*56958*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->56966
/*56963*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->56971
/*56968*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->56976
/*56973*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->56981
/*56978*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*56982*/   /*Scope*/ 29, /*->57012*/
/*56983*/     OPC_CheckChild0Type, MVT::v8i16,
/*56985*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->56991
/*56988*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->56996
/*56993*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->57001
/*56998*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->57006
/*57003*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->57011
/*57008*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*57012*/   /*Scope*/ 29, /*->57042*/
/*57013*/     OPC_CheckChild0Type, MVT::v16i8,
/*57015*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57021
/*57018*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->57026
/*57023*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->57031
/*57028*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->57036
/*57033*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->57041
/*57038*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*57042*/   /*Scope*/ 29, /*->57072*/
/*57043*/     OPC_CheckChild0Type, MVT::v2f64,
/*57045*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57051
/*57048*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->57056
/*57053*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->57061
/*57058*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->57066
/*57063*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->57071
/*57068*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*57072*/   /*Scope*/ 29, /*->57102*/
/*57073*/     OPC_CheckChild0Type, MVT::v4f32,
/*57075*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57081
/*57078*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->57086
/*57083*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->57091
/*57088*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->57096
/*57093*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->57101
/*57098*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*57102*/   /*Scope*/ 29, /*->57132*/
/*57103*/     OPC_CheckChild0Type, MVT::v2i64,
/*57105*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->57111
/*57108*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->57116
/*57113*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->57121
/*57118*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->57126
/*57123*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->57131
/*57128*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*57132*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP32_TO_FP16),// ->57169
/*57136*/   OPC_RecordChild0, // #0 = $a
/*57137*/   OPC_CheckChild0Type, MVT::f32,
/*57139*/   OPC_CheckType, MVT::i32,
/*57141*/   OPC_EmitInteger, MVT::i32, 14, 
/*57144*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57147*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*57157*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57160*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->57248
/*57172*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*57173*/   OPC_RecordChild1, // #1 = $src
/*57174*/   OPC_CheckChild1Type, MVT::i32,
/*57176*/   OPC_RecordChild2, // #2 = $val
/*57177*/   OPC_CheckChild2Type, MVT::i32,
/*57179*/   OPC_CheckType, MVT::i32,
/*57181*/   OPC_Scope, 12, /*->57195*/ // 5 children in Scope
/*57183*/     OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*57185*/     OPC_EmitMergeInputChains1_0,
/*57186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*57195*/   /*Scope*/ 12, /*->57208*/
/*57196*/     OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*57198*/     OPC_EmitMergeInputChains1_0,
/*57199*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*57208*/   /*Scope*/ 12, /*->57221*/
/*57209*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57211*/     OPC_EmitMergeInputChains1_0,
/*57212*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*57221*/   /*Scope*/ 12, /*->57234*/
/*57222*/     OPC_CheckPatternPredicate, 56, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*57224*/     OPC_EmitMergeInputChains1_0,
/*57225*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*57234*/   /*Scope*/ 12, /*->57247*/
/*57235*/     OPC_CheckPatternPredicate, 57, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*57237*/     OPC_EmitMergeInputChains1_0,
/*57238*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*57247*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,3/*387*/,  TARGET_VAL(ISD::FMA),// ->57639
/*57252*/   OPC_Scope, 112, /*->57366*/ // 4 children in Scope
/*57254*/     OPC_MoveChild, 0,
/*57256*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57259*/     OPC_RecordChild0, // #0 = $Dn
/*57260*/     OPC_MoveParent,
/*57261*/     OPC_RecordChild1, // #1 = $Dm
/*57262*/     OPC_Scope, 53, /*->57317*/ // 2 children in Scope
/*57264*/       OPC_MoveChild, 2,
/*57266*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57269*/       OPC_RecordChild0, // #2 = $Ddin
/*57270*/       OPC_MoveParent,
/*57271*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57294
/*57274*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57276*/         OPC_EmitInteger, MVT::i32, 14, 
/*57279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->57316
/*57296*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57298*/         OPC_EmitInteger, MVT::i32, 14, 
/*57301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*57317*/     /*Scope*/ 47, /*->57365*/
/*57318*/       OPC_RecordChild2, // #2 = $Ddin
/*57319*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57342
/*57322*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57324*/         OPC_EmitInteger, MVT::i32, 14, 
/*57327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->57364
/*57344*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57346*/         OPC_EmitInteger, MVT::i32, 14, 
/*57349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*57365*/     0, /*End of Scope*/
/*57366*/   /*Scope*/ 36|128,1/*164*/, /*->57532*/
/*57368*/     OPC_RecordChild0, // #0 = $Dn
/*57369*/     OPC_Scope, 54, /*->57425*/ // 2 children in Scope
/*57371*/       OPC_MoveChild, 1,
/*57373*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57376*/       OPC_RecordChild0, // #1 = $Dm
/*57377*/       OPC_MoveParent,
/*57378*/       OPC_RecordChild2, // #2 = $Ddin
/*57379*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57402
/*57382*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57384*/         OPC_EmitInteger, MVT::i32, 14, 
/*57387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->57424
/*57404*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57406*/         OPC_EmitInteger, MVT::i32, 14, 
/*57409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*57425*/     /*Scope*/ 105, /*->57531*/
/*57426*/       OPC_RecordChild1, // #1 = $Dm
/*57427*/       OPC_Scope, 53, /*->57482*/ // 2 children in Scope
/*57429*/         OPC_MoveChild, 2,
/*57431*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57434*/         OPC_RecordChild0, // #2 = $Ddin
/*57435*/         OPC_MoveParent,
/*57436*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57459
/*57439*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57441*/           OPC_EmitInteger, MVT::i32, 14, 
/*57444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->57481
/*57461*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57463*/           OPC_EmitInteger, MVT::i32, 14, 
/*57466*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57469*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*57482*/       /*Scope*/ 47, /*->57530*/
/*57483*/         OPC_RecordChild2, // #2 = $Ddin
/*57484*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57507
/*57487*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57489*/           OPC_EmitInteger, MVT::i32, 14, 
/*57492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                    // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->57529
/*57509*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57511*/           OPC_EmitInteger, MVT::i32, 14, 
/*57514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57517*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                    // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*57530*/       0, /*End of Scope*/
/*57531*/     0, /*End of Scope*/
/*57532*/   /*Scope*/ 55, /*->57588*/
/*57533*/     OPC_MoveChild, 0,
/*57535*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57538*/     OPC_RecordChild0, // #0 = $Vn
/*57539*/     OPC_MoveParent,
/*57540*/     OPC_RecordChild1, // #1 = $Vm
/*57541*/     OPC_RecordChild2, // #2 = $src1
/*57542*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->57565
/*57545*/       OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57547*/       OPC_EmitInteger, MVT::i32, 14, 
/*57550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57553*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->57587
/*57567*/       OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57569*/       OPC_EmitInteger, MVT::i32, 14, 
/*57572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*57588*/   /*Scope*/ 49, /*->57638*/
/*57589*/     OPC_RecordChild0, // #0 = $Vn
/*57590*/     OPC_RecordChild1, // #1 = $Vm
/*57591*/     OPC_RecordChild2, // #2 = $src1
/*57592*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->57615
/*57595*/       OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57597*/       OPC_EmitInteger, MVT::i32, 14, 
/*57600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->57637
/*57617*/       OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57619*/       OPC_EmitInteger, MVT::i32, 14, 
/*57622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*57638*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,3/*394*/,  TARGET_VAL(ISD::FNEG),// ->58037
/*57643*/   OPC_Scope, 99|128,1/*227*/, /*->57873*/ // 2 children in Scope
/*57646*/     OPC_MoveChild, 0,
/*57648*/     OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/,  TARGET_VAL(ISD::FMA),// ->57822
/*57653*/       OPC_Scope, 56, /*->57711*/ // 2 children in Scope
/*57655*/         OPC_MoveChild, 0,
/*57657*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57660*/         OPC_RecordChild0, // #0 = $Dn
/*57661*/         OPC_MoveParent,
/*57662*/         OPC_RecordChild1, // #1 = $Dm
/*57663*/         OPC_RecordChild2, // #2 = $Ddin
/*57664*/         OPC_MoveParent,
/*57665*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57688
/*57668*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57670*/           OPC_EmitInteger, MVT::i32, 14, 
/*57673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57676*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->57710
/*57690*/           OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57692*/           OPC_EmitInteger, MVT::i32, 14, 
/*57695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57698*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*57711*/       /*Scope*/ 109, /*->57821*/
/*57712*/         OPC_RecordChild0, // #0 = $Dn
/*57713*/         OPC_Scope, 55, /*->57770*/ // 2 children in Scope
/*57715*/           OPC_MoveChild, 1,
/*57717*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*57720*/           OPC_RecordChild0, // #1 = $Dm
/*57721*/           OPC_MoveParent,
/*57722*/           OPC_RecordChild2, // #2 = $Ddin
/*57723*/           OPC_MoveParent,
/*57724*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57747
/*57727*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57729*/             OPC_EmitInteger, MVT::i32, 14, 
/*57732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57735*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->57769
/*57749*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57751*/             OPC_EmitInteger, MVT::i32, 14, 
/*57754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57757*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*57770*/         /*Scope*/ 49, /*->57820*/
/*57771*/           OPC_RecordChild1, // #1 = $Dm
/*57772*/           OPC_RecordChild2, // #2 = $Ddin
/*57773*/           OPC_MoveParent,
/*57774*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->57797
/*57777*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57779*/             OPC_EmitInteger, MVT::i32, 14, 
/*57782*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57785*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->57819
/*57799*/             OPC_CheckPatternPredicate, 58, // (Subtarget->hasVFP4())
/*57801*/             OPC_EmitInteger, MVT::i32, 14, 
/*57804*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57807*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*57820*/         0, /*End of Scope*/
/*57821*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->57872
/*57825*/       OPC_RecordChild0, // #0 = $Dn
/*57826*/       OPC_RecordChild1, // #1 = $Dm
/*57827*/       OPC_MoveParent,
/*57828*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->57850
/*57831*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*57833*/         OPC_EmitInteger, MVT::i32, 14, 
/*57836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 19,  MVT::f32,// ->57871
/*57852*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*57854*/         OPC_EmitInteger, MVT::i32, 14, 
/*57857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*57873*/   /*Scope*/ 33|128,1/*161*/, /*->58036*/
/*57875*/     OPC_RecordChild0, // #0 = $Dm
/*57876*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->57897
/*57879*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*57881*/       OPC_EmitInteger, MVT::i32, 14, 
/*57884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->57995
/*57899*/       OPC_Scope, 18, /*->57919*/ // 2 children in Scope
/*57901*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*57903*/         OPC_EmitInteger, MVT::i32, 14, 
/*57906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*57919*/       /*Scope*/ 74, /*->57994*/
/*57920*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*57922*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*57929*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57932*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*57941*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57944*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*57954*/         OPC_EmitInteger, MVT::i32, 14, 
/*57957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57960*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*57970*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57973*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*57982*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*57985*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*57994*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->58015
/*57997*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57999*/       OPC_EmitInteger, MVT::i32, 14, 
/*58002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->58035
/*58017*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58019*/       OPC_EmitInteger, MVT::i32, 14, 
/*58022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58036*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->58608
/*58041*/   OPC_Scope, 52, /*->58095*/ // 6 children in Scope
/*58043*/     OPC_MoveChild, 0,
/*58045*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58048*/     OPC_RecordChild0, // #0 = $a
/*58049*/     OPC_MoveParent,
/*58050*/     OPC_RecordChild1, // #1 = $b
/*58051*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58073
/*58054*/       OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*58056*/       OPC_EmitInteger, MVT::i32, 14, 
/*58059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->58094
/*58075*/       OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*58077*/       OPC_EmitInteger, MVT::i32, 14, 
/*58080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*58095*/   /*Scope*/ 25|128,2/*281*/, /*->58378*/
/*58097*/     OPC_RecordChild0, // #0 = $b
/*58098*/     OPC_Scope, 51, /*->58151*/ // 3 children in Scope
/*58100*/       OPC_MoveChild, 1,
/*58102*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58105*/       OPC_RecordChild0, // #1 = $a
/*58106*/       OPC_MoveParent,
/*58107*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58129
/*58110*/         OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*58112*/         OPC_EmitInteger, MVT::i32, 14, 
/*58115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->58150
/*58131*/         OPC_CheckPatternPredicate, 59, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*58133*/         OPC_EmitInteger, MVT::i32, 14, 
/*58136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*58151*/     /*Scope*/ 29|128,1/*157*/, /*->58310*/
/*58153*/       OPC_RecordChild1, // #1 = $Dm
/*58154*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58176
/*58157*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58159*/         OPC_EmitInteger, MVT::i32, 14, 
/*58162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->58309
/*58179*/         OPC_Scope, 19, /*->58200*/ // 2 children in Scope
/*58181*/           OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58183*/           OPC_EmitInteger, MVT::i32, 14, 
/*58186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*58200*/         /*Scope*/ 107, /*->58308*/
/*58201*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58203*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*58210*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58213*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*58222*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58225*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*58235*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*58242*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58245*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*58254*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58257*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*58267*/           OPC_EmitInteger, MVT::i32, 14, 
/*58270*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58273*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*58284*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58287*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*58296*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58299*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58308*/         0, /*End of Scope*/
                0, // EndSwitchType
/*58310*/     /*Scope*/ 66, /*->58377*/
/*58311*/       OPC_MoveChild, 1,
/*58313*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58316*/       OPC_RecordChild0, // #1 = $Vm
/*58317*/       OPC_CheckChild0Type, MVT::v2f32,
/*58319*/       OPC_RecordChild1, // #2 = $lane
/*58320*/       OPC_MoveChild, 1,
/*58322*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58325*/       OPC_MoveParent,
/*58326*/       OPC_MoveParent,
/*58327*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->58352
/*58330*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58332*/         OPC_EmitConvertToTarget, 2,
/*58334*/         OPC_EmitInteger, MVT::i32, 14, 
/*58337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->58376
/*58354*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58356*/         OPC_EmitConvertToTarget, 2,
/*58358*/         OPC_EmitInteger, MVT::i32, 14, 
/*58361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*58377*/     0, /*End of Scope*/
/*58378*/   /*Scope*/ 67, /*->58446*/
/*58379*/     OPC_MoveChild, 0,
/*58381*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58384*/     OPC_RecordChild0, // #0 = $Vm
/*58385*/     OPC_CheckChild0Type, MVT::v2f32,
/*58387*/     OPC_RecordChild1, // #1 = $lane
/*58388*/     OPC_MoveChild, 1,
/*58390*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58393*/     OPC_MoveParent,
/*58394*/     OPC_MoveParent,
/*58395*/     OPC_RecordChild1, // #2 = $Vn
/*58396*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->58421
/*58399*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58401*/       OPC_EmitConvertToTarget, 1,
/*58403*/       OPC_EmitInteger, MVT::i32, 14, 
/*58406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->58445
/*58423*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58425*/       OPC_EmitConvertToTarget, 1,
/*58427*/       OPC_EmitInteger, MVT::i32, 14, 
/*58430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*58446*/   /*Scope*/ 56, /*->58503*/
/*58447*/     OPC_RecordChild0, // #0 = $src1
/*58448*/     OPC_MoveChild, 1,
/*58450*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58453*/     OPC_RecordChild0, // #1 = $src2
/*58454*/     OPC_CheckChild0Type, MVT::v4f32,
/*58456*/     OPC_RecordChild1, // #2 = $lane
/*58457*/     OPC_MoveChild, 1,
/*58459*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58462*/     OPC_MoveParent,
/*58463*/     OPC_MoveParent,
/*58464*/     OPC_CheckType, MVT::v4f32,
/*58466*/     OPC_EmitConvertToTarget, 2,
/*58468*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*58471*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*58480*/     OPC_EmitConvertToTarget, 2,
/*58482*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*58485*/     OPC_EmitInteger, MVT::i32, 14, 
/*58488*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58491*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58503*/   /*Scope*/ 56, /*->58560*/
/*58504*/     OPC_MoveChild, 0,
/*58506*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58509*/     OPC_RecordChild0, // #0 = $src2
/*58510*/     OPC_CheckChild0Type, MVT::v4f32,
/*58512*/     OPC_RecordChild1, // #1 = $lane
/*58513*/     OPC_MoveChild, 1,
/*58515*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58518*/     OPC_MoveParent,
/*58519*/     OPC_MoveParent,
/*58520*/     OPC_RecordChild1, // #2 = $src1
/*58521*/     OPC_CheckType, MVT::v4f32,
/*58523*/     OPC_EmitConvertToTarget, 1,
/*58525*/     OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*58528*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*58537*/     OPC_EmitConvertToTarget, 1,
/*58539*/     OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*58542*/     OPC_EmitInteger, MVT::i32, 14, 
/*58545*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58548*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58560*/   /*Scope*/ 46, /*->58607*/
/*58561*/     OPC_RecordChild0, // #0 = $Vn
/*58562*/     OPC_RecordChild1, // #1 = $Vm
/*58563*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->58585
/*58566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58568*/       OPC_EmitInteger, MVT::i32, 14, 
/*58571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->58606
/*58587*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58589*/       OPC_EmitInteger, MVT::i32, 14, 
/*58592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58607*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->58668
/*58611*/   OPC_RecordNode,   // #0 = $imm
/*58612*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->58640
/*58615*/     OPC_CheckPredicate, 131, // Predicate_vfp_f64imm
/*58617*/     OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP3())
/*58619*/     OPC_EmitConvertToTarget, 0,
/*58621*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.3729
/*58624*/     OPC_EmitInteger, MVT::i32, 14, 
/*58627*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58630*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.3729>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.3729:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->58667
/*58642*/     OPC_CheckPredicate, 132, // Predicate_vfp_f32imm
/*58644*/     OPC_CheckPatternPredicate, 60, // (Subtarget->hasVFP3())
/*58646*/     OPC_EmitConvertToTarget, 0,
/*58648*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.3728
/*58651*/     OPC_EmitInteger, MVT::i32, 14, 
/*58654*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58657*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.3728>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.3728:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->58717
/*58671*/   OPC_RecordChild0, // #0 = $Dn
/*58672*/   OPC_RecordChild1, // #1 = $Dm
/*58673*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58695
/*58676*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58678*/     OPC_EmitInteger, MVT::i32, 14, 
/*58681*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58684*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->58716
/*58697*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58699*/     OPC_EmitInteger, MVT::i32, 14, 
/*58702*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58705*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33|128,1/*161*/,  TARGET_VAL(ISD::FABS),// ->58882
/*58721*/   OPC_RecordChild0, // #0 = $Dm
/*58722*/   OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->58743
/*58725*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58727*/     OPC_EmitInteger, MVT::i32, 14, 
/*58730*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58733*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->58841
/*58745*/     OPC_Scope, 18, /*->58765*/ // 2 children in Scope
/*58747*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58749*/       OPC_EmitInteger, MVT::i32, 14, 
/*58752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*58765*/     /*Scope*/ 74, /*->58840*/
/*58766*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58768*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*58775*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58778*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*58787*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58790*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*58800*/       OPC_EmitInteger, MVT::i32, 14, 
/*58803*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58806*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*58816*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58819*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*58828*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58831*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58840*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v2f32,// ->58861
/*58843*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58845*/     OPC_EmitInteger, MVT::i32, 14, 
/*58848*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58851*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->58881
/*58863*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58865*/     OPC_EmitInteger, MVT::i32, 14, 
/*58868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->58908
/*58885*/   OPC_RecordChild0, // #0 = $Sm
/*58886*/   OPC_CheckChild0Type, MVT::f32,
/*58888*/   OPC_CheckType, MVT::f64,
/*58890*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58892*/   OPC_EmitInteger, MVT::i32, 14, 
/*58895*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58898*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->58932
/*58911*/   OPC_RecordChild0, // #0 = $Dm
/*58912*/   OPC_CheckType, MVT::f32,
/*58914*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58916*/   OPC_EmitInteger, MVT::i32, 14, 
/*58919*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58922*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->58978
/*58935*/   OPC_RecordChild0, // #0 = $Dm
/*58936*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->58957
/*58939*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58941*/     OPC_EmitInteger, MVT::i32, 14, 
/*58944*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58947*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->58977
/*58959*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58961*/     OPC_EmitInteger, MVT::i32, 14, 
/*58964*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58967*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->59002
/*58981*/   OPC_RecordChild0, // #0 = $Rt
/*58982*/   OPC_RecordChild1, // #1 = $Rt2
/*58983*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*58985*/   OPC_EmitInteger, MVT::i32, 14, 
/*58988*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58991*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->59126
/*59005*/   OPC_RecordChild0, // #0 = $Sm
/*59006*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59027
/*59009*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59011*/     OPC_EmitInteger, MVT::i32, 14, 
/*59014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->59125
/*59029*/     OPC_Scope, 18, /*->59049*/ // 2 children in Scope
/*59031*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59033*/       OPC_EmitInteger, MVT::i32, 14, 
/*59036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*59049*/     /*Scope*/ 74, /*->59124*/
/*59050*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59052*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59059*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59062*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59071*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59074*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59084*/       OPC_EmitInteger, MVT::i32, 14, 
/*59087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59090*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59100*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59103*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59112*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59115*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59124*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->59250
/*59129*/   OPC_RecordChild0, // #0 = $Sm
/*59130*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59151
/*59133*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59135*/     OPC_EmitInteger, MVT::i32, 14, 
/*59138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->59249
/*59153*/     OPC_Scope, 18, /*->59173*/ // 2 children in Scope
/*59155*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59157*/       OPC_EmitInteger, MVT::i32, 14, 
/*59160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*59173*/     /*Scope*/ 74, /*->59248*/
/*59174*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59176*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59183*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59186*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59195*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59198*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59208*/       OPC_EmitInteger, MVT::i32, 14, 
/*59211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59214*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59224*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59227*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59236*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59239*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59248*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->59376
/*59253*/   OPC_RecordChild0, // #0 = $Dm
/*59254*/   OPC_Scope, 20, /*->59276*/ // 2 children in Scope
/*59256*/     OPC_CheckChild0Type, MVT::f64,
/*59258*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59260*/     OPC_EmitInteger, MVT::i32, 14, 
/*59263*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59266*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*59276*/   /*Scope*/ 98, /*->59375*/
/*59277*/     OPC_CheckChild0Type, MVT::f32,
/*59279*/     OPC_Scope, 18, /*->59299*/ // 2 children in Scope
/*59281*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59283*/       OPC_EmitInteger, MVT::i32, 14, 
/*59286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*59299*/     /*Scope*/ 74, /*->59374*/
/*59300*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59302*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59309*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59312*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59321*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59324*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59334*/       OPC_EmitInteger, MVT::i32, 14, 
/*59337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59340*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59350*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59353*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59362*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59365*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59374*/     0, /*End of Scope*/
/*59375*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->59502
/*59379*/   OPC_RecordChild0, // #0 = $Dm
/*59380*/   OPC_Scope, 20, /*->59402*/ // 2 children in Scope
/*59382*/     OPC_CheckChild0Type, MVT::f64,
/*59384*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59386*/     OPC_EmitInteger, MVT::i32, 14, 
/*59389*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59392*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*59402*/   /*Scope*/ 98, /*->59501*/
/*59403*/     OPC_CheckChild0Type, MVT::f32,
/*59405*/     OPC_Scope, 18, /*->59425*/ // 2 children in Scope
/*59407*/       OPC_CheckPatternPredicate, 28, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59409*/       OPC_EmitInteger, MVT::i32, 14, 
/*59412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*59425*/     /*Scope*/ 74, /*->59500*/
/*59426*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59428*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59435*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59438*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59447*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59450*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59460*/       OPC_EmitInteger, MVT::i32, 14, 
/*59463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59466*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59476*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59479*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59488*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59491*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59500*/     0, /*End of Scope*/
/*59501*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP16_TO_FP32),// ->59538
/*59505*/   OPC_RecordChild0, // #0 = $a
/*59506*/   OPC_CheckChild0Type, MVT::i32,
/*59508*/   OPC_CheckType, MVT::f32,
/*59510*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*59513*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*59522*/   OPC_EmitInteger, MVT::i32, 14, 
/*59525*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59528*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->59650
/*59541*/   OPC_RecordChild0, // #0 = $a
/*59542*/   OPC_RecordChild1, // #1 = $b
/*59543*/   OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59545*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*59552*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59555*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*59564*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59567*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*59577*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*59584*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59587*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*59596*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59599*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*59609*/   OPC_EmitInteger, MVT::i32, 14, 
/*59612*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59615*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*59626*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59629*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*59638*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59641*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->59762
/*59653*/   OPC_RecordChild0, // #0 = $a
/*59654*/   OPC_RecordChild1, // #1 = $b
/*59655*/   OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59657*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*59664*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59667*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*59676*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59679*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*59689*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*59696*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59699*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*59708*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59711*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*59721*/   OPC_EmitInteger, MVT::i32, 14, 
/*59724*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59727*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*59738*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59741*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*59750*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59753*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 79|128,5/*719*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->60485
/*59766*/   OPC_RecordChild0, // #0 = $src
/*59767*/   OPC_Scope, 11|128,2/*267*/, /*->60037*/ // 4 children in Scope
/*59770*/     OPC_MoveChild, 1,
/*59772*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*59775*/     OPC_RecordMemRef,
/*59776*/     OPC_RecordNode, // #1 = 'ld' chained node
/*59777*/     OPC_CheckFoldableChainNode,
/*59778*/     OPC_RecordChild1, // #2 = $Rn
/*59779*/     OPC_CheckChild1Type, MVT::i32,
/*59781*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*59783*/     OPC_CheckType, MVT::i32,
/*59785*/     OPC_Scope, 84, /*->59871*/ // 4 children in Scope
/*59787*/       OPC_CheckPredicate, 59, // Predicate_extload
/*59789*/       OPC_Scope, 39, /*->59830*/ // 2 children in Scope
/*59791*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*59793*/         OPC_MoveParent,
/*59794*/         OPC_RecordChild2, // #3 = $lane
/*59795*/         OPC_MoveChild, 2,
/*59797*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59800*/         OPC_MoveParent,
/*59801*/         OPC_CheckType, MVT::v8i8,
/*59803*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59805*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59808*/         OPC_EmitMergeInputChains1_1,
/*59809*/         OPC_EmitConvertToTarget, 3,
/*59811*/         OPC_EmitInteger, MVT::i32, 14, 
/*59814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*59830*/       /*Scope*/ 39, /*->59870*/
/*59831*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*59833*/         OPC_MoveParent,
/*59834*/         OPC_RecordChild2, // #3 = $lane
/*59835*/         OPC_MoveChild, 2,
/*59837*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59840*/         OPC_MoveParent,
/*59841*/         OPC_CheckType, MVT::v4i16,
/*59843*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59845*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59848*/         OPC_EmitMergeInputChains1_1,
/*59849*/         OPC_EmitConvertToTarget, 3,
/*59851*/         OPC_EmitInteger, MVT::i32, 14, 
/*59854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*59870*/       0, /*End of Scope*/
/*59871*/     /*Scope*/ 39, /*->59911*/
/*59872*/       OPC_CheckPredicate, 27, // Predicate_load
/*59874*/       OPC_MoveParent,
/*59875*/       OPC_RecordChild2, // #3 = $lane
/*59876*/       OPC_MoveChild, 2,
/*59878*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59881*/       OPC_MoveParent,
/*59882*/       OPC_CheckType, MVT::v2i32,
/*59884*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59886*/       OPC_CheckComplexPat, /*CP*/13, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*59889*/       OPC_EmitMergeInputChains1_1,
/*59890*/       OPC_EmitConvertToTarget, 3,
/*59892*/       OPC_EmitInteger, MVT::i32, 14, 
/*59895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*59911*/     /*Scope*/ 84, /*->59996*/
/*59912*/       OPC_CheckPredicate, 59, // Predicate_extload
/*59914*/       OPC_Scope, 39, /*->59955*/ // 2 children in Scope
/*59916*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*59918*/         OPC_MoveParent,
/*59919*/         OPC_RecordChild2, // #3 = $lane
/*59920*/         OPC_MoveChild, 2,
/*59922*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59925*/         OPC_MoveParent,
/*59926*/         OPC_CheckType, MVT::v16i8,
/*59928*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59930*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59933*/         OPC_EmitMergeInputChains1_1,
/*59934*/         OPC_EmitConvertToTarget, 3,
/*59936*/         OPC_EmitInteger, MVT::i32, 14, 
/*59939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*59955*/       /*Scope*/ 39, /*->59995*/
/*59956*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*59958*/         OPC_MoveParent,
/*59959*/         OPC_RecordChild2, // #3 = $lane
/*59960*/         OPC_MoveChild, 2,
/*59962*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59965*/         OPC_MoveParent,
/*59966*/         OPC_CheckType, MVT::v8i16,
/*59968*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59970*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*59973*/         OPC_EmitMergeInputChains1_1,
/*59974*/         OPC_EmitConvertToTarget, 3,
/*59976*/         OPC_EmitInteger, MVT::i32, 14, 
/*59979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59982*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*59995*/       0, /*End of Scope*/
/*59996*/     /*Scope*/ 39, /*->60036*/
/*59997*/       OPC_CheckPredicate, 27, // Predicate_load
/*59999*/       OPC_MoveParent,
/*60000*/       OPC_RecordChild2, // #3 = $lane
/*60001*/       OPC_MoveChild, 2,
/*60003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60006*/       OPC_MoveParent,
/*60007*/       OPC_CheckType, MVT::v4i32,
/*60009*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60011*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*60014*/       OPC_EmitMergeInputChains1_1,
/*60015*/       OPC_EmitConvertToTarget, 3,
/*60017*/       OPC_EmitInteger, MVT::i32, 14, 
/*60020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*60036*/     0, /*End of Scope*/
/*60037*/   /*Scope*/ 21|128,2/*277*/, /*->60316*/
/*60039*/     OPC_RecordChild1, // #1 = $R
/*60040*/     OPC_Scope, 59, /*->60101*/ // 4 children in Scope
/*60042*/       OPC_CheckChild1Type, MVT::i32,
/*60044*/       OPC_RecordChild2, // #2 = $lane
/*60045*/       OPC_MoveChild, 2,
/*60047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60050*/       OPC_MoveParent,
/*60051*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->60076
/*60054*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60056*/         OPC_EmitConvertToTarget, 2,
/*60058*/         OPC_EmitInteger, MVT::i32, 14, 
/*60061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->60100
/*60078*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60080*/         OPC_EmitConvertToTarget, 2,
/*60082*/         OPC_EmitInteger, MVT::i32, 14, 
/*60085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*60101*/     /*Scope*/ 31, /*->60133*/
/*60102*/       OPC_RecordChild2, // #2 = $lane
/*60103*/       OPC_MoveChild, 2,
/*60105*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60108*/       OPC_MoveParent,
/*60109*/       OPC_CheckType, MVT::v2i32,
/*60111*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60113*/       OPC_EmitConvertToTarget, 2,
/*60115*/       OPC_EmitInteger, MVT::i32, 14, 
/*60118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*60133*/     /*Scope*/ 119, /*->60253*/
/*60134*/       OPC_CheckChild1Type, MVT::i32,
/*60136*/       OPC_RecordChild2, // #2 = $lane
/*60137*/       OPC_MoveChild, 2,
/*60139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60142*/       OPC_MoveParent,
/*60143*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->60198
/*60146*/         OPC_EmitConvertToTarget, 2,
/*60148*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*60151*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*60160*/         OPC_EmitConvertToTarget, 2,
/*60162*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*60165*/         OPC_EmitInteger, MVT::i32, 14, 
/*60168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60171*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*60183*/         OPC_EmitConvertToTarget, 2,
/*60185*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*60188*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->60252
/*60200*/         OPC_EmitConvertToTarget, 2,
/*60202*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*60205*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*60214*/         OPC_EmitConvertToTarget, 2,
/*60216*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*60219*/         OPC_EmitInteger, MVT::i32, 14, 
/*60222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60225*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*60237*/         OPC_EmitConvertToTarget, 2,
/*60239*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*60242*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*60253*/     /*Scope*/ 61, /*->60315*/
/*60254*/       OPC_RecordChild2, // #2 = $lane
/*60255*/       OPC_MoveChild, 2,
/*60257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60260*/       OPC_MoveParent,
/*60261*/       OPC_CheckType, MVT::v4i32,
/*60263*/       OPC_EmitConvertToTarget, 2,
/*60265*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*60268*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*60277*/       OPC_EmitConvertToTarget, 2,
/*60279*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*60282*/       OPC_EmitInteger, MVT::i32, 14, 
/*60285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60288*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*60300*/       OPC_EmitConvertToTarget, 2,
/*60302*/       OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*60305*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*60315*/     0, /*End of Scope*/
/*60316*/   /*Scope*/ 81, /*->60398*/
/*60317*/     OPC_MoveChild, 1,
/*60319*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*60322*/     OPC_RecordMemRef,
/*60323*/     OPC_RecordNode, // #1 = 'ld' chained node
/*60324*/     OPC_CheckFoldableChainNode,
/*60325*/     OPC_RecordChild1, // #2 = $addr
/*60326*/     OPC_CheckChild1Type, MVT::i32,
/*60328*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*60330*/     OPC_CheckPredicate, 27, // Predicate_load
/*60332*/     OPC_CheckType, MVT::f32,
/*60334*/     OPC_MoveParent,
/*60335*/     OPC_RecordChild2, // #3 = $lane
/*60336*/     OPC_MoveChild, 2,
/*60338*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60341*/     OPC_MoveParent,
/*60342*/     OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->60370
/*60345*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*60348*/       OPC_EmitMergeInputChains1_1,
/*60349*/       OPC_EmitConvertToTarget, 3,
/*60351*/       OPC_EmitInteger, MVT::i32, 14, 
/*60354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
              /*SwitchType*/ 25,  MVT::v4f32,// ->60397
/*60372*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*60375*/       OPC_EmitMergeInputChains1_1,
/*60376*/       OPC_EmitConvertToTarget, 3,
/*60378*/       OPC_EmitInteger, MVT::i32, 14, 
/*60381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
              0, // EndSwitchType
/*60398*/   /*Scope*/ 85, /*->60484*/
/*60399*/     OPC_RecordChild1, // #1 = $src2
/*60400*/     OPC_RecordChild2, // #2 = $src3
/*60401*/     OPC_MoveChild, 2,
/*60403*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60406*/     OPC_MoveParent,
/*60407*/     OPC_SwitchType /*3 cases */, 15,  MVT::v2f64,// ->60425
/*60410*/       OPC_EmitConvertToTarget, 2,
/*60412*/       OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*60415*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v2f32,// ->60454
/*60427*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60430*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60439*/       OPC_EmitConvertToTarget, 2,
/*60441*/       OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*60444*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              /*SwitchType*/ 27,  MVT::v4f32,// ->60483
/*60456*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*60459*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60468*/       OPC_EmitConvertToTarget, 2,
/*60470*/       OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*60473*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
              0, // EndSwitchType
/*60484*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,4/*541*/,  TARGET_VAL(ARMISD::VDUP),// ->61030
/*60489*/   OPC_Scope, 72|128,1/*200*/, /*->60692*/ // 4 children in Scope
/*60492*/     OPC_MoveChild, 0,
/*60494*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*60497*/     OPC_RecordMemRef,
/*60498*/     OPC_RecordNode, // #0 = 'ld' chained node
/*60499*/     OPC_RecordChild1, // #1 = $Rn
/*60500*/     OPC_CheckChild1Type, MVT::i32,
/*60502*/     OPC_CheckPredicate, 26, // Predicate_unindexedload
/*60504*/     OPC_CheckType, MVT::i32,
/*60506*/     OPC_Scope, 62, /*->60570*/ // 4 children in Scope
/*60508*/       OPC_CheckPredicate, 59, // Predicate_extload
/*60510*/       OPC_Scope, 28, /*->60540*/ // 2 children in Scope
/*60512*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*60514*/         OPC_MoveParent,
/*60515*/         OPC_CheckType, MVT::v8i8,
/*60517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60519*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60522*/         OPC_EmitMergeInputChains1_0,
/*60523*/         OPC_EmitInteger, MVT::i32, 14, 
/*60526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*60540*/       /*Scope*/ 28, /*->60569*/
/*60541*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*60543*/         OPC_MoveParent,
/*60544*/         OPC_CheckType, MVT::v4i16,
/*60546*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60548*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60551*/         OPC_EmitMergeInputChains1_0,
/*60552*/         OPC_EmitInteger, MVT::i32, 14, 
/*60555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*60569*/       0, /*End of Scope*/
/*60570*/     /*Scope*/ 28, /*->60599*/
/*60571*/       OPC_CheckPredicate, 27, // Predicate_load
/*60573*/       OPC_MoveParent,
/*60574*/       OPC_CheckType, MVT::v2i32,
/*60576*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60578*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60581*/       OPC_EmitMergeInputChains1_0,
/*60582*/       OPC_EmitInteger, MVT::i32, 14, 
/*60585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*60599*/     /*Scope*/ 62, /*->60662*/
/*60600*/       OPC_CheckPredicate, 59, // Predicate_extload
/*60602*/       OPC_Scope, 28, /*->60632*/ // 2 children in Scope
/*60604*/         OPC_CheckPredicate, 61, // Predicate_extloadi8
/*60606*/         OPC_MoveParent,
/*60607*/         OPC_CheckType, MVT::v16i8,
/*60609*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60611*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60614*/         OPC_EmitMergeInputChains1_0,
/*60615*/         OPC_EmitInteger, MVT::i32, 14, 
/*60618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                  // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*60632*/       /*Scope*/ 28, /*->60661*/
/*60633*/         OPC_CheckPredicate, 62, // Predicate_extloadi16
/*60635*/         OPC_MoveParent,
/*60636*/         OPC_CheckType, MVT::v8i16,
/*60638*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60640*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60643*/         OPC_EmitMergeInputChains1_0,
/*60644*/         OPC_EmitInteger, MVT::i32, 14, 
/*60647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                  // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*60661*/       0, /*End of Scope*/
/*60662*/     /*Scope*/ 28, /*->60691*/
/*60663*/       OPC_CheckPredicate, 27, // Predicate_load
/*60665*/       OPC_MoveParent,
/*60666*/       OPC_CheckType, MVT::v4i32,
/*60668*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60670*/       OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*60673*/       OPC_EmitMergeInputChains1_0,
/*60674*/       OPC_EmitInteger, MVT::i32, 14, 
/*60677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
/*60691*/     0, /*End of Scope*/
/*60692*/   /*Scope*/ 20|128,1/*148*/, /*->60842*/
/*60694*/     OPC_RecordChild0, // #0 = $R
/*60695*/     OPC_CheckChild0Type, MVT::i32,
/*60697*/     OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->60718
/*60700*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60702*/       OPC_EmitInteger, MVT::i32, 14, 
/*60705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60708*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8d:v8i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i16,// ->60738
/*60720*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60722*/       OPC_EmitInteger, MVT::i32, 14, 
/*60725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60728*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16d:v4i16 GPR:i32:$R)
              /*SwitchType*/ 41,  MVT::v2i32,// ->60781
/*60740*/       OPC_Scope, 18, /*->60760*/ // 2 children in Scope
/*60742*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*60744*/         OPC_EmitInteger, MVT::i32, 14, 
/*60747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*60760*/       /*Scope*/ 19, /*->60780*/
/*60761*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*60763*/         OPC_EmitInteger, MVT::i32, 14, 
/*60766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*60780*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v16i8,// ->60801
/*60783*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60785*/       OPC_EmitInteger, MVT::i32, 14, 
/*60788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP8q:v16i8 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v8i16,// ->60821
/*60803*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60805*/       OPC_EmitInteger, MVT::i32, 14, 
/*60808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP16q:v8i16 GPR:i32:$R)
              /*SwitchType*/ 18,  MVT::v4i32,// ->60841
/*60823*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60825*/       OPC_EmitInteger, MVT::i32, 14, 
/*60828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                // Dst: (VDUP32q:v4i32 GPR:i32:$R)
              0, // EndSwitchType
/*60842*/   /*Scope*/ 11|128,1/*139*/, /*->60983*/
/*60844*/     OPC_MoveChild, 0,
/*60846*/     OPC_SwitchOpcode /*2 cases */, 60,  TARGET_VAL(ISD::LOAD),// ->60910
/*60850*/       OPC_RecordMemRef,
/*60851*/       OPC_RecordNode, // #0 = 'ld' chained node
/*60852*/       OPC_RecordChild1, // #1 = $addr
/*60853*/       OPC_CheckChild1Type, MVT::i32,
/*60855*/       OPC_CheckPredicate, 26, // Predicate_unindexedload
/*60857*/       OPC_CheckPredicate, 27, // Predicate_load
/*60859*/       OPC_CheckType, MVT::f32,
/*60861*/       OPC_MoveParent,
/*60862*/       OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->60886
/*60865*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60868*/         OPC_EmitMergeInputChains1_0,
/*60869*/         OPC_EmitInteger, MVT::i32, 14, 
/*60872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                /*SwitchType*/ 21,  MVT::v4f32,// ->60909
/*60888*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*60891*/         OPC_EmitMergeInputChains1_0,
/*60892*/         OPC_EmitInteger, MVT::i32, 14, 
/*60895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
                0, // EndSwitchType
              /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::BITCAST),// ->60982
/*60913*/       OPC_RecordChild0, // #0 = $R
/*60914*/       OPC_CheckChild0Type, MVT::i32,
/*60916*/       OPC_CheckType, MVT::f32,
/*60918*/       OPC_MoveParent,
/*60919*/       OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->60963
/*60922*/         OPC_Scope, 18, /*->60942*/ // 2 children in Scope
/*60924*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*60926*/           OPC_EmitInteger, MVT::i32, 14, 
/*60929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60932*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*60942*/         /*Scope*/ 19, /*->60962*/
/*60943*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*60945*/           OPC_EmitInteger, MVT::i32, 14, 
/*60948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*60962*/         0, /*End of Scope*/
                /*SwitchType*/ 16,  MVT::v4f32,// ->60981
/*60965*/         OPC_EmitInteger, MVT::i32, 14, 
/*60968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*60983*/   /*Scope*/ 45, /*->61029*/
/*60984*/     OPC_RecordChild0, // #0 = $src
/*60985*/     OPC_CheckChild0Type, MVT::f32,
/*60987*/     OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->61008
/*60990*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60992*/       OPC_EmitInteger, MVT::i32, 14, 
/*60995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->61028
/*61010*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61012*/       OPC_EmitInteger, MVT::i32, 14, 
/*61015*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61018*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
              0, // EndSwitchType
/*61029*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->61305
/*61034*/   OPC_Scope, 69|128,1/*197*/, /*->61234*/ // 2 children in Scope
/*61037*/     OPC_MoveChild, 0,
/*61039*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*61042*/     OPC_MoveChild, 0,
/*61044*/     OPC_Scope, 93, /*->61139*/ // 2 children in Scope
/*61046*/       OPC_CheckInteger, 13, 
/*61048*/       OPC_MoveParent,
/*61049*/       OPC_RecordChild1, // #0 = $Vn
/*61050*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->61080
/*61053*/         OPC_CheckChild1Type, MVT::v8i8,
/*61055*/         OPC_RecordChild2, // #1 = $Vm
/*61056*/         OPC_CheckChild2Type, MVT::v8i8,
/*61058*/         OPC_MoveParent,
/*61059*/         OPC_CheckType, MVT::v8i16,
/*61061*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61063*/         OPC_EmitInteger, MVT::i32, 14, 
/*61066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->61109
/*61082*/         OPC_CheckChild1Type, MVT::v4i16,
/*61084*/         OPC_RecordChild2, // #1 = $Vm
/*61085*/         OPC_CheckChild2Type, MVT::v4i16,
/*61087*/         OPC_MoveParent,
/*61088*/         OPC_CheckType, MVT::v4i32,
/*61090*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61092*/         OPC_EmitInteger, MVT::i32, 14, 
/*61095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->61138
/*61111*/         OPC_CheckChild1Type, MVT::v2i32,
/*61113*/         OPC_RecordChild2, // #1 = $Vm
/*61114*/         OPC_CheckChild2Type, MVT::v2i32,
/*61116*/         OPC_MoveParent,
/*61117*/         OPC_CheckType, MVT::v2i64,
/*61119*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61121*/         OPC_EmitInteger, MVT::i32, 14, 
/*61124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*61139*/     /*Scope*/ 93, /*->61233*/
/*61140*/       OPC_CheckInteger, 14, 
/*61142*/       OPC_MoveParent,
/*61143*/       OPC_RecordChild1, // #0 = $Vn
/*61144*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->61174
/*61147*/         OPC_CheckChild1Type, MVT::v8i8,
/*61149*/         OPC_RecordChild2, // #1 = $Vm
/*61150*/         OPC_CheckChild2Type, MVT::v8i8,
/*61152*/         OPC_MoveParent,
/*61153*/         OPC_CheckType, MVT::v8i16,
/*61155*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61157*/         OPC_EmitInteger, MVT::i32, 14, 
/*61160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->61203
/*61176*/         OPC_CheckChild1Type, MVT::v4i16,
/*61178*/         OPC_RecordChild2, // #1 = $Vm
/*61179*/         OPC_CheckChild2Type, MVT::v4i16,
/*61181*/         OPC_MoveParent,
/*61182*/         OPC_CheckType, MVT::v4i32,
/*61184*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61186*/         OPC_EmitInteger, MVT::i32, 14, 
/*61189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61192*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 14:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->61232
/*61205*/         OPC_CheckChild1Type, MVT::v2i32,
/*61207*/         OPC_RecordChild2, // #1 = $Vm
/*61208*/         OPC_CheckChild2Type, MVT::v2i32,
/*61210*/         OPC_MoveParent,
/*61211*/         OPC_CheckType, MVT::v2i64,
/*61213*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61215*/         OPC_EmitInteger, MVT::i32, 14, 
/*61218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 14:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*61233*/     0, /*End of Scope*/
/*61234*/   /*Scope*/ 69, /*->61304*/
/*61235*/     OPC_RecordChild0, // #0 = $Vm
/*61236*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->61259
/*61239*/       OPC_CheckChild0Type, MVT::v8i8,
/*61241*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61243*/       OPC_EmitInteger, MVT::i32, 14, 
/*61246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->61281
/*61261*/       OPC_CheckChild0Type, MVT::v4i16,
/*61263*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61265*/       OPC_EmitInteger, MVT::i32, 14, 
/*61268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->61303
/*61283*/       OPC_CheckChild0Type, MVT::v2i32,
/*61285*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61287*/       OPC_EmitInteger, MVT::i32, 14, 
/*61290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*61304*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->61475
/*61309*/   OPC_RecordChild0, // #0 = $Vn
/*61310*/   OPC_Scope, 68, /*->61380*/ // 3 children in Scope
/*61312*/     OPC_CheckChild0Type, MVT::v4i16,
/*61314*/     OPC_Scope, 40, /*->61356*/ // 2 children in Scope
/*61316*/       OPC_MoveChild, 1,
/*61318*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61321*/       OPC_RecordChild0, // #1 = $Vm
/*61322*/       OPC_CheckChild0Type, MVT::v4i16,
/*61324*/       OPC_RecordChild1, // #2 = $lane
/*61325*/       OPC_MoveChild, 1,
/*61327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61330*/       OPC_MoveParent,
/*61331*/       OPC_MoveParent,
/*61332*/       OPC_CheckType, MVT::v4i32,
/*61334*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61336*/       OPC_EmitConvertToTarget, 2,
/*61338*/       OPC_EmitInteger, MVT::i32, 14, 
/*61341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*61356*/     /*Scope*/ 22, /*->61379*/
/*61357*/       OPC_RecordChild1, // #1 = $Vm
/*61358*/       OPC_CheckType, MVT::v4i32,
/*61360*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61362*/       OPC_EmitInteger, MVT::i32, 14, 
/*61365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*61379*/     0, /*End of Scope*/
/*61380*/   /*Scope*/ 68, /*->61449*/
/*61381*/     OPC_CheckChild0Type, MVT::v2i32,
/*61383*/     OPC_Scope, 40, /*->61425*/ // 2 children in Scope
/*61385*/       OPC_MoveChild, 1,
/*61387*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61390*/       OPC_RecordChild0, // #1 = $Vm
/*61391*/       OPC_CheckChild0Type, MVT::v2i32,
/*61393*/       OPC_RecordChild1, // #2 = $lane
/*61394*/       OPC_MoveChild, 1,
/*61396*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61399*/       OPC_MoveParent,
/*61400*/       OPC_MoveParent,
/*61401*/       OPC_CheckType, MVT::v2i64,
/*61403*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61405*/       OPC_EmitConvertToTarget, 2,
/*61407*/       OPC_EmitInteger, MVT::i32, 14, 
/*61410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*61425*/     /*Scope*/ 22, /*->61448*/
/*61426*/       OPC_RecordChild1, // #1 = $Vm
/*61427*/       OPC_CheckType, MVT::v2i64,
/*61429*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61431*/       OPC_EmitInteger, MVT::i32, 14, 
/*61434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*61448*/     0, /*End of Scope*/
/*61449*/   /*Scope*/ 24, /*->61474*/
/*61450*/     OPC_CheckChild0Type, MVT::v8i8,
/*61452*/     OPC_RecordChild1, // #1 = $Vm
/*61453*/     OPC_CheckType, MVT::v8i16,
/*61455*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61457*/     OPC_EmitInteger, MVT::i32, 14, 
/*61460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*61474*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->61645
/*61479*/   OPC_RecordChild0, // #0 = $Vn
/*61480*/   OPC_Scope, 68, /*->61550*/ // 3 children in Scope
/*61482*/     OPC_CheckChild0Type, MVT::v4i16,
/*61484*/     OPC_Scope, 40, /*->61526*/ // 2 children in Scope
/*61486*/       OPC_MoveChild, 1,
/*61488*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61491*/       OPC_RecordChild0, // #1 = $Vm
/*61492*/       OPC_CheckChild0Type, MVT::v4i16,
/*61494*/       OPC_RecordChild1, // #2 = $lane
/*61495*/       OPC_MoveChild, 1,
/*61497*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61500*/       OPC_MoveParent,
/*61501*/       OPC_MoveParent,
/*61502*/       OPC_CheckType, MVT::v4i32,
/*61504*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61506*/       OPC_EmitConvertToTarget, 2,
/*61508*/       OPC_EmitInteger, MVT::i32, 14, 
/*61511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*61526*/     /*Scope*/ 22, /*->61549*/
/*61527*/       OPC_RecordChild1, // #1 = $Vm
/*61528*/       OPC_CheckType, MVT::v4i32,
/*61530*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61532*/       OPC_EmitInteger, MVT::i32, 14, 
/*61535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*61549*/     0, /*End of Scope*/
/*61550*/   /*Scope*/ 68, /*->61619*/
/*61551*/     OPC_CheckChild0Type, MVT::v2i32,
/*61553*/     OPC_Scope, 40, /*->61595*/ // 2 children in Scope
/*61555*/       OPC_MoveChild, 1,
/*61557*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61560*/       OPC_RecordChild0, // #1 = $Vm
/*61561*/       OPC_CheckChild0Type, MVT::v2i32,
/*61563*/       OPC_RecordChild1, // #2 = $lane
/*61564*/       OPC_MoveChild, 1,
/*61566*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61569*/       OPC_MoveParent,
/*61570*/       OPC_MoveParent,
/*61571*/       OPC_CheckType, MVT::v2i64,
/*61573*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61575*/       OPC_EmitConvertToTarget, 2,
/*61577*/       OPC_EmitInteger, MVT::i32, 14, 
/*61580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*61595*/     /*Scope*/ 22, /*->61618*/
/*61596*/       OPC_RecordChild1, // #1 = $Vm
/*61597*/       OPC_CheckType, MVT::v2i64,
/*61599*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61601*/       OPC_EmitInteger, MVT::i32, 14, 
/*61604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*61618*/     0, /*End of Scope*/
/*61619*/   /*Scope*/ 24, /*->61644*/
/*61620*/     OPC_CheckChild0Type, MVT::v8i8,
/*61622*/     OPC_RecordChild1, // #1 = $Vm
/*61623*/     OPC_CheckType, MVT::v8i16,
/*61625*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61627*/     OPC_EmitInteger, MVT::i32, 14, 
/*61630*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61633*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*61644*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->62087
/*61649*/   OPC_RecordChild0, // #0 = $Vm
/*61650*/   OPC_Scope, 62, /*->61714*/ // 8 children in Scope
/*61652*/     OPC_CheckChild0Type, MVT::v8i8,
/*61654*/     OPC_RecordChild1, // #1 = $lane
/*61655*/     OPC_MoveChild, 1,
/*61657*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61660*/     OPC_Scope, 26, /*->61688*/ // 2 children in Scope
/*61662*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*61664*/       OPC_MoveParent,
/*61665*/       OPC_CheckType, MVT::v16i8,
/*61667*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61669*/       OPC_EmitConvertToTarget, 1,
/*61671*/       OPC_EmitInteger, MVT::i32, 14, 
/*61674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*61688*/     /*Scope*/ 24, /*->61713*/
/*61689*/       OPC_MoveParent,
/*61690*/       OPC_CheckType, MVT::v8i8,
/*61692*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61694*/       OPC_EmitConvertToTarget, 1,
/*61696*/       OPC_EmitInteger, MVT::i32, 14, 
/*61699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*61713*/     0, /*End of Scope*/
/*61714*/   /*Scope*/ 62, /*->61777*/
/*61715*/     OPC_CheckChild0Type, MVT::v4i16,
/*61717*/     OPC_RecordChild1, // #1 = $lane
/*61718*/     OPC_MoveChild, 1,
/*61720*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61723*/     OPC_Scope, 26, /*->61751*/ // 2 children in Scope
/*61725*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*61727*/       OPC_MoveParent,
/*61728*/       OPC_CheckType, MVT::v8i16,
/*61730*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61732*/       OPC_EmitConvertToTarget, 1,
/*61734*/       OPC_EmitInteger, MVT::i32, 14, 
/*61737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*61751*/     /*Scope*/ 24, /*->61776*/
/*61752*/       OPC_MoveParent,
/*61753*/       OPC_CheckType, MVT::v4i16,
/*61755*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61757*/       OPC_EmitConvertToTarget, 1,
/*61759*/       OPC_EmitInteger, MVT::i32, 14, 
/*61762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*61776*/     0, /*End of Scope*/
/*61777*/   /*Scope*/ 62, /*->61840*/
/*61778*/     OPC_CheckChild0Type, MVT::v2i32,
/*61780*/     OPC_RecordChild1, // #1 = $lane
/*61781*/     OPC_MoveChild, 1,
/*61783*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61786*/     OPC_Scope, 26, /*->61814*/ // 2 children in Scope
/*61788*/       OPC_CheckPredicate, 133, // Predicate_VectorIndex32
/*61790*/       OPC_MoveParent,
/*61791*/       OPC_CheckType, MVT::v4i32,
/*61793*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61795*/       OPC_EmitConvertToTarget, 1,
/*61797*/       OPC_EmitInteger, MVT::i32, 14, 
/*61800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*61814*/     /*Scope*/ 24, /*->61839*/
/*61815*/       OPC_MoveParent,
/*61816*/       OPC_CheckType, MVT::v2i32,
/*61818*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*61820*/       OPC_EmitConvertToTarget, 1,
/*61822*/       OPC_EmitInteger, MVT::i32, 14, 
/*61825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*61839*/     0, /*End of Scope*/
/*61840*/   /*Scope*/ 47, /*->61888*/
/*61841*/     OPC_CheckChild0Type, MVT::v16i8,
/*61843*/     OPC_RecordChild1, // #1 = $lane
/*61844*/     OPC_MoveChild, 1,
/*61846*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61849*/     OPC_MoveParent,
/*61850*/     OPC_CheckType, MVT::v16i8,
/*61852*/     OPC_EmitConvertToTarget, 1,
/*61854*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*61857*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*61866*/     OPC_EmitConvertToTarget, 1,
/*61868*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*61871*/     OPC_EmitInteger, MVT::i32, 14, 
/*61874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61877*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*61888*/   /*Scope*/ 47, /*->61936*/
/*61889*/     OPC_CheckChild0Type, MVT::v8i16,
/*61891*/     OPC_RecordChild1, // #1 = $lane
/*61892*/     OPC_MoveChild, 1,
/*61894*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61897*/     OPC_MoveParent,
/*61898*/     OPC_CheckType, MVT::v8i16,
/*61900*/     OPC_EmitConvertToTarget, 1,
/*61902*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*61905*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*61914*/     OPC_EmitConvertToTarget, 1,
/*61916*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*61919*/     OPC_EmitInteger, MVT::i32, 14, 
/*61922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*61936*/   /*Scope*/ 47, /*->61984*/
/*61937*/     OPC_CheckChild0Type, MVT::v4i32,
/*61939*/     OPC_RecordChild1, // #1 = $lane
/*61940*/     OPC_MoveChild, 1,
/*61942*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61945*/     OPC_MoveParent,
/*61946*/     OPC_CheckType, MVT::v4i32,
/*61948*/     OPC_EmitConvertToTarget, 1,
/*61950*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*61953*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61962*/     OPC_EmitConvertToTarget, 1,
/*61964*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*61967*/     OPC_EmitInteger, MVT::i32, 14, 
/*61970*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61973*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61984*/   /*Scope*/ 53, /*->62038*/
/*61985*/     OPC_CheckChild0Type, MVT::v2f32,
/*61987*/     OPC_RecordChild1, // #1 = $lane
/*61988*/     OPC_MoveChild, 1,
/*61990*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61993*/     OPC_MoveParent,
/*61994*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->62016
/*61997*/       OPC_EmitConvertToTarget, 1,
/*61999*/       OPC_EmitInteger, MVT::i32, 14, 
/*62002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->62037
/*62018*/       OPC_EmitConvertToTarget, 1,
/*62020*/       OPC_EmitInteger, MVT::i32, 14, 
/*62023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*62038*/   /*Scope*/ 47, /*->62086*/
/*62039*/     OPC_CheckChild0Type, MVT::v4f32,
/*62041*/     OPC_RecordChild1, // #1 = $lane
/*62042*/     OPC_MoveChild, 1,
/*62044*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62047*/     OPC_MoveParent,
/*62048*/     OPC_CheckType, MVT::v4f32,
/*62050*/     OPC_EmitConvertToTarget, 1,
/*62052*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*62055*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62064*/     OPC_EmitConvertToTarget, 1,
/*62066*/     OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*62069*/     OPC_EmitInteger, MVT::i32, 14, 
/*62072*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62075*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*62086*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->62184
/*62090*/   OPC_RecordChild0, // #0 = $src
/*62091*/   OPC_RecordChild1, // #1 = $SIMM
/*62092*/   OPC_MoveChild, 1,
/*62094*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*62097*/   OPC_MoveParent,
/*62098*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->62120
/*62101*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62103*/     OPC_EmitInteger, MVT::i32, 14, 
/*62106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->62141
/*62122*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62124*/     OPC_EmitInteger, MVT::i32, 14, 
/*62127*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62130*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->62162
/*62143*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62145*/     OPC_EmitInteger, MVT::i32, 14, 
/*62148*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62151*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->62183
/*62164*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62166*/     OPC_EmitInteger, MVT::i32, 14, 
/*62169*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62172*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->62281
/*62187*/   OPC_RecordChild0, // #0 = $src
/*62188*/   OPC_RecordChild1, // #1 = $SIMM
/*62189*/   OPC_MoveChild, 1,
/*62191*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*62194*/   OPC_MoveParent,
/*62195*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->62217
/*62198*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62200*/     OPC_EmitInteger, MVT::i32, 14, 
/*62203*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62206*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->62238
/*62219*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62221*/     OPC_EmitInteger, MVT::i32, 14, 
/*62224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->62259
/*62240*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62242*/     OPC_EmitInteger, MVT::i32, 14, 
/*62245*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62248*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->62280
/*62261*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62263*/     OPC_EmitInteger, MVT::i32, 14, 
/*62266*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62269*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->62373
/*62284*/   OPC_RecordChild0, // #0 = $SIMM
/*62285*/   OPC_MoveChild, 0,
/*62287*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*62290*/   OPC_MoveParent,
/*62291*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->62312
/*62294*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62296*/     OPC_EmitInteger, MVT::i32, 14, 
/*62299*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62302*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->62332
/*62314*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62316*/     OPC_EmitInteger, MVT::i32, 14, 
/*62319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62322*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->62352
/*62334*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62336*/     OPC_EmitInteger, MVT::i32, 14, 
/*62339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->62372
/*62354*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62356*/     OPC_EmitInteger, MVT::i32, 14, 
/*62359*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62362*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->62571
/*62377*/   OPC_RecordChild0, // #0 = $Vm
/*62378*/   OPC_RecordChild1, // #1 = $SIMM
/*62379*/   OPC_MoveChild, 1,
/*62381*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62384*/   OPC_MoveParent,
/*62385*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62409
/*62388*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62390*/     OPC_EmitConvertToTarget, 1,
/*62392*/     OPC_EmitInteger, MVT::i32, 14, 
/*62395*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62398*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62432
/*62411*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62413*/     OPC_EmitConvertToTarget, 1,
/*62415*/     OPC_EmitInteger, MVT::i32, 14, 
/*62418*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62421*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62455
/*62434*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62436*/     OPC_EmitConvertToTarget, 1,
/*62438*/     OPC_EmitInteger, MVT::i32, 14, 
/*62441*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62444*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62478
/*62457*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62459*/     OPC_EmitConvertToTarget, 1,
/*62461*/     OPC_EmitInteger, MVT::i32, 14, 
/*62464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62467*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62501
/*62480*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62482*/     OPC_EmitConvertToTarget, 1,
/*62484*/     OPC_EmitInteger, MVT::i32, 14, 
/*62487*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62490*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62524
/*62503*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62505*/     OPC_EmitConvertToTarget, 1,
/*62507*/     OPC_EmitInteger, MVT::i32, 14, 
/*62510*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62513*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62547
/*62526*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62528*/     OPC_EmitConvertToTarget, 1,
/*62530*/     OPC_EmitInteger, MVT::i32, 14, 
/*62533*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62536*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62570
/*62549*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62551*/     OPC_EmitConvertToTarget, 1,
/*62553*/     OPC_EmitInteger, MVT::i32, 14, 
/*62556*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62559*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->62769
/*62575*/   OPC_RecordChild0, // #0 = $Vm
/*62576*/   OPC_RecordChild1, // #1 = $SIMM
/*62577*/   OPC_MoveChild, 1,
/*62579*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62582*/   OPC_MoveParent,
/*62583*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62607
/*62586*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62588*/     OPC_EmitConvertToTarget, 1,
/*62590*/     OPC_EmitInteger, MVT::i32, 14, 
/*62593*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62596*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62630
/*62609*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62611*/     OPC_EmitConvertToTarget, 1,
/*62613*/     OPC_EmitInteger, MVT::i32, 14, 
/*62616*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62619*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62653
/*62632*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62634*/     OPC_EmitConvertToTarget, 1,
/*62636*/     OPC_EmitInteger, MVT::i32, 14, 
/*62639*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62642*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62676
/*62655*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62657*/     OPC_EmitConvertToTarget, 1,
/*62659*/     OPC_EmitInteger, MVT::i32, 14, 
/*62662*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62665*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62699
/*62678*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62680*/     OPC_EmitConvertToTarget, 1,
/*62682*/     OPC_EmitInteger, MVT::i32, 14, 
/*62685*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62688*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62722
/*62701*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62703*/     OPC_EmitConvertToTarget, 1,
/*62705*/     OPC_EmitInteger, MVT::i32, 14, 
/*62708*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62711*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62745
/*62724*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62726*/     OPC_EmitConvertToTarget, 1,
/*62728*/     OPC_EmitInteger, MVT::i32, 14, 
/*62731*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62734*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62768
/*62747*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62749*/     OPC_EmitConvertToTarget, 1,
/*62751*/     OPC_EmitInteger, MVT::i32, 14, 
/*62754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->62967
/*62773*/   OPC_RecordChild0, // #0 = $Vm
/*62774*/   OPC_RecordChild1, // #1 = $SIMM
/*62775*/   OPC_MoveChild, 1,
/*62777*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62780*/   OPC_MoveParent,
/*62781*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62805
/*62784*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62786*/     OPC_EmitConvertToTarget, 1,
/*62788*/     OPC_EmitInteger, MVT::i32, 14, 
/*62791*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62794*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62828
/*62807*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62809*/     OPC_EmitConvertToTarget, 1,
/*62811*/     OPC_EmitInteger, MVT::i32, 14, 
/*62814*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62817*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62851
/*62830*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62832*/     OPC_EmitConvertToTarget, 1,
/*62834*/     OPC_EmitInteger, MVT::i32, 14, 
/*62837*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62840*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62874
/*62853*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62855*/     OPC_EmitConvertToTarget, 1,
/*62857*/     OPC_EmitInteger, MVT::i32, 14, 
/*62860*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62863*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62897
/*62876*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62878*/     OPC_EmitConvertToTarget, 1,
/*62880*/     OPC_EmitInteger, MVT::i32, 14, 
/*62883*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62886*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62920
/*62899*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62901*/     OPC_EmitConvertToTarget, 1,
/*62903*/     OPC_EmitInteger, MVT::i32, 14, 
/*62906*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62909*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62943
/*62922*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62924*/     OPC_EmitConvertToTarget, 1,
/*62926*/     OPC_EmitInteger, MVT::i32, 14, 
/*62929*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62932*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62966
/*62945*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62947*/     OPC_EmitConvertToTarget, 1,
/*62949*/     OPC_EmitInteger, MVT::i32, 14, 
/*62952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62955*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->63072
/*62970*/   OPC_RecordChild0, // #0 = $Vm
/*62971*/   OPC_Scope, 32, /*->63005*/ // 3 children in Scope
/*62973*/     OPC_CheckChild0Type, MVT::v8i8,
/*62975*/     OPC_RecordChild1, // #1 = $SIMM
/*62976*/     OPC_MoveChild, 1,
/*62978*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62981*/     OPC_MoveParent,
/*62982*/     OPC_CheckType, MVT::v8i16,
/*62984*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62986*/     OPC_EmitConvertToTarget, 1,
/*62988*/     OPC_EmitInteger, MVT::i32, 14, 
/*62991*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62994*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*63005*/   /*Scope*/ 32, /*->63038*/
/*63006*/     OPC_CheckChild0Type, MVT::v4i16,
/*63008*/     OPC_RecordChild1, // #1 = $SIMM
/*63009*/     OPC_MoveChild, 1,
/*63011*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63014*/     OPC_MoveParent,
/*63015*/     OPC_CheckType, MVT::v4i32,
/*63017*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63019*/     OPC_EmitConvertToTarget, 1,
/*63021*/     OPC_EmitInteger, MVT::i32, 14, 
/*63024*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63027*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*63038*/   /*Scope*/ 32, /*->63071*/
/*63039*/     OPC_CheckChild0Type, MVT::v2i32,
/*63041*/     OPC_RecordChild1, // #1 = $SIMM
/*63042*/     OPC_MoveChild, 1,
/*63044*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63047*/     OPC_MoveParent,
/*63048*/     OPC_CheckType, MVT::v2i64,
/*63050*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63052*/     OPC_EmitConvertToTarget, 1,
/*63054*/     OPC_EmitInteger, MVT::i32, 14, 
/*63057*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*63071*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->63177
/*63075*/   OPC_RecordChild0, // #0 = $Vm
/*63076*/   OPC_Scope, 32, /*->63110*/ // 3 children in Scope
/*63078*/     OPC_CheckChild0Type, MVT::v8i8,
/*63080*/     OPC_RecordChild1, // #1 = $SIMM
/*63081*/     OPC_MoveChild, 1,
/*63083*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63086*/     OPC_MoveParent,
/*63087*/     OPC_CheckType, MVT::v8i16,
/*63089*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63091*/     OPC_EmitConvertToTarget, 1,
/*63093*/     OPC_EmitInteger, MVT::i32, 14, 
/*63096*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63099*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*63110*/   /*Scope*/ 32, /*->63143*/
/*63111*/     OPC_CheckChild0Type, MVT::v4i16,
/*63113*/     OPC_RecordChild1, // #1 = $SIMM
/*63114*/     OPC_MoveChild, 1,
/*63116*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63119*/     OPC_MoveParent,
/*63120*/     OPC_CheckType, MVT::v4i32,
/*63122*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63124*/     OPC_EmitConvertToTarget, 1,
/*63126*/     OPC_EmitInteger, MVT::i32, 14, 
/*63129*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*63143*/   /*Scope*/ 32, /*->63176*/
/*63144*/     OPC_CheckChild0Type, MVT::v2i32,
/*63146*/     OPC_RecordChild1, // #1 = $SIMM
/*63147*/     OPC_MoveChild, 1,
/*63149*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63152*/     OPC_MoveParent,
/*63153*/     OPC_CheckType, MVT::v2i64,
/*63155*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63157*/     OPC_EmitConvertToTarget, 1,
/*63159*/     OPC_EmitInteger, MVT::i32, 14, 
/*63162*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*63176*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->63282
/*63180*/   OPC_RecordChild0, // #0 = $Vm
/*63181*/   OPC_Scope, 32, /*->63215*/ // 3 children in Scope
/*63183*/     OPC_CheckChild0Type, MVT::v8i8,
/*63185*/     OPC_RecordChild1, // #1 = $SIMM
/*63186*/     OPC_MoveChild, 1,
/*63188*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63191*/     OPC_MoveParent,
/*63192*/     OPC_CheckType, MVT::v8i16,
/*63194*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63196*/     OPC_EmitConvertToTarget, 1,
/*63198*/     OPC_EmitInteger, MVT::i32, 14, 
/*63201*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63204*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*63215*/   /*Scope*/ 32, /*->63248*/
/*63216*/     OPC_CheckChild0Type, MVT::v4i16,
/*63218*/     OPC_RecordChild1, // #1 = $SIMM
/*63219*/     OPC_MoveChild, 1,
/*63221*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63224*/     OPC_MoveParent,
/*63225*/     OPC_CheckType, MVT::v4i32,
/*63227*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63229*/     OPC_EmitConvertToTarget, 1,
/*63231*/     OPC_EmitInteger, MVT::i32, 14, 
/*63234*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63237*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*63248*/   /*Scope*/ 32, /*->63281*/
/*63249*/     OPC_CheckChild0Type, MVT::v2i32,
/*63251*/     OPC_RecordChild1, // #1 = $SIMM
/*63252*/     OPC_MoveChild, 1,
/*63254*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63257*/     OPC_MoveParent,
/*63258*/     OPC_CheckType, MVT::v2i64,
/*63260*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63262*/     OPC_EmitConvertToTarget, 1,
/*63264*/     OPC_EmitInteger, MVT::i32, 14, 
/*63267*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63270*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*63281*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->63387
/*63285*/   OPC_RecordChild0, // #0 = $Vm
/*63286*/   OPC_Scope, 32, /*->63320*/ // 3 children in Scope
/*63288*/     OPC_CheckChild0Type, MVT::v8i16,
/*63290*/     OPC_RecordChild1, // #1 = $SIMM
/*63291*/     OPC_MoveChild, 1,
/*63293*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63296*/     OPC_MoveParent,
/*63297*/     OPC_CheckType, MVT::v8i8,
/*63299*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63301*/     OPC_EmitConvertToTarget, 1,
/*63303*/     OPC_EmitInteger, MVT::i32, 14, 
/*63306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63320*/   /*Scope*/ 32, /*->63353*/
/*63321*/     OPC_CheckChild0Type, MVT::v4i32,
/*63323*/     OPC_RecordChild1, // #1 = $SIMM
/*63324*/     OPC_MoveChild, 1,
/*63326*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63329*/     OPC_MoveParent,
/*63330*/     OPC_CheckType, MVT::v4i16,
/*63332*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63334*/     OPC_EmitConvertToTarget, 1,
/*63336*/     OPC_EmitInteger, MVT::i32, 14, 
/*63339*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63342*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63353*/   /*Scope*/ 32, /*->63386*/
/*63354*/     OPC_CheckChild0Type, MVT::v2i64,
/*63356*/     OPC_RecordChild1, // #1 = $SIMM
/*63357*/     OPC_MoveChild, 1,
/*63359*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63362*/     OPC_MoveParent,
/*63363*/     OPC_CheckType, MVT::v2i32,
/*63365*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63367*/     OPC_EmitConvertToTarget, 1,
/*63369*/     OPC_EmitInteger, MVT::i32, 14, 
/*63372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63375*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63386*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->63585
/*63391*/   OPC_RecordChild0, // #0 = $Vm
/*63392*/   OPC_RecordChild1, // #1 = $SIMM
/*63393*/   OPC_MoveChild, 1,
/*63395*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63398*/   OPC_MoveParent,
/*63399*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63423
/*63402*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63404*/     OPC_EmitConvertToTarget, 1,
/*63406*/     OPC_EmitInteger, MVT::i32, 14, 
/*63409*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63412*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63446
/*63425*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63427*/     OPC_EmitConvertToTarget, 1,
/*63429*/     OPC_EmitInteger, MVT::i32, 14, 
/*63432*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63435*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63469
/*63448*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63450*/     OPC_EmitConvertToTarget, 1,
/*63452*/     OPC_EmitInteger, MVT::i32, 14, 
/*63455*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63458*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63492
/*63471*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63473*/     OPC_EmitConvertToTarget, 1,
/*63475*/     OPC_EmitInteger, MVT::i32, 14, 
/*63478*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63481*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63515
/*63494*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63496*/     OPC_EmitConvertToTarget, 1,
/*63498*/     OPC_EmitInteger, MVT::i32, 14, 
/*63501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63538
/*63517*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63519*/     OPC_EmitConvertToTarget, 1,
/*63521*/     OPC_EmitInteger, MVT::i32, 14, 
/*63524*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63527*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63561
/*63540*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63542*/     OPC_EmitConvertToTarget, 1,
/*63544*/     OPC_EmitInteger, MVT::i32, 14, 
/*63547*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63550*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63584
/*63563*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63565*/     OPC_EmitConvertToTarget, 1,
/*63567*/     OPC_EmitInteger, MVT::i32, 14, 
/*63570*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63573*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->63783
/*63589*/   OPC_RecordChild0, // #0 = $Vm
/*63590*/   OPC_RecordChild1, // #1 = $SIMM
/*63591*/   OPC_MoveChild, 1,
/*63593*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63596*/   OPC_MoveParent,
/*63597*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63621
/*63600*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63602*/     OPC_EmitConvertToTarget, 1,
/*63604*/     OPC_EmitInteger, MVT::i32, 14, 
/*63607*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63610*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63644
/*63623*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63625*/     OPC_EmitConvertToTarget, 1,
/*63627*/     OPC_EmitInteger, MVT::i32, 14, 
/*63630*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63633*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63667
/*63646*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63648*/     OPC_EmitConvertToTarget, 1,
/*63650*/     OPC_EmitInteger, MVT::i32, 14, 
/*63653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63690
/*63669*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63671*/     OPC_EmitConvertToTarget, 1,
/*63673*/     OPC_EmitInteger, MVT::i32, 14, 
/*63676*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63679*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63713
/*63692*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63694*/     OPC_EmitConvertToTarget, 1,
/*63696*/     OPC_EmitInteger, MVT::i32, 14, 
/*63699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63702*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63736
/*63715*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63717*/     OPC_EmitConvertToTarget, 1,
/*63719*/     OPC_EmitInteger, MVT::i32, 14, 
/*63722*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63725*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63759
/*63738*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63740*/     OPC_EmitConvertToTarget, 1,
/*63742*/     OPC_EmitInteger, MVT::i32, 14, 
/*63745*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63748*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63782
/*63761*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63763*/     OPC_EmitConvertToTarget, 1,
/*63765*/     OPC_EmitInteger, MVT::i32, 14, 
/*63768*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->63888
/*63786*/   OPC_RecordChild0, // #0 = $Vm
/*63787*/   OPC_Scope, 32, /*->63821*/ // 3 children in Scope
/*63789*/     OPC_CheckChild0Type, MVT::v8i16,
/*63791*/     OPC_RecordChild1, // #1 = $SIMM
/*63792*/     OPC_MoveChild, 1,
/*63794*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63797*/     OPC_MoveParent,
/*63798*/     OPC_CheckType, MVT::v8i8,
/*63800*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63802*/     OPC_EmitConvertToTarget, 1,
/*63804*/     OPC_EmitInteger, MVT::i32, 14, 
/*63807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63821*/   /*Scope*/ 32, /*->63854*/
/*63822*/     OPC_CheckChild0Type, MVT::v4i32,
/*63824*/     OPC_RecordChild1, // #1 = $SIMM
/*63825*/     OPC_MoveChild, 1,
/*63827*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63830*/     OPC_MoveParent,
/*63831*/     OPC_CheckType, MVT::v4i16,
/*63833*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63835*/     OPC_EmitConvertToTarget, 1,
/*63837*/     OPC_EmitInteger, MVT::i32, 14, 
/*63840*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63843*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63854*/   /*Scope*/ 32, /*->63887*/
/*63855*/     OPC_CheckChild0Type, MVT::v2i64,
/*63857*/     OPC_RecordChild1, // #1 = $SIMM
/*63858*/     OPC_MoveChild, 1,
/*63860*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63863*/     OPC_MoveParent,
/*63864*/     OPC_CheckType, MVT::v2i32,
/*63866*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63868*/     OPC_EmitConvertToTarget, 1,
/*63870*/     OPC_EmitInteger, MVT::i32, 14, 
/*63873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63887*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->64086
/*63892*/   OPC_RecordChild0, // #0 = $Vm
/*63893*/   OPC_RecordChild1, // #1 = $SIMM
/*63894*/   OPC_MoveChild, 1,
/*63896*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63899*/   OPC_MoveParent,
/*63900*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63924
/*63903*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63905*/     OPC_EmitConvertToTarget, 1,
/*63907*/     OPC_EmitInteger, MVT::i32, 14, 
/*63910*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63913*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63947
/*63926*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63928*/     OPC_EmitConvertToTarget, 1,
/*63930*/     OPC_EmitInteger, MVT::i32, 14, 
/*63933*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63936*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63970
/*63949*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63951*/     OPC_EmitConvertToTarget, 1,
/*63953*/     OPC_EmitInteger, MVT::i32, 14, 
/*63956*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63959*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63993
/*63972*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63974*/     OPC_EmitConvertToTarget, 1,
/*63976*/     OPC_EmitInteger, MVT::i32, 14, 
/*63979*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63982*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64016
/*63995*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63997*/     OPC_EmitConvertToTarget, 1,
/*63999*/     OPC_EmitInteger, MVT::i32, 14, 
/*64002*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64005*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64039
/*64018*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64020*/     OPC_EmitConvertToTarget, 1,
/*64022*/     OPC_EmitInteger, MVT::i32, 14, 
/*64025*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64028*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64062
/*64041*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64043*/     OPC_EmitConvertToTarget, 1,
/*64045*/     OPC_EmitInteger, MVT::i32, 14, 
/*64048*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64051*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64085
/*64064*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64066*/     OPC_EmitConvertToTarget, 1,
/*64068*/     OPC_EmitInteger, MVT::i32, 14, 
/*64071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->64284
/*64090*/   OPC_RecordChild0, // #0 = $Vm
/*64091*/   OPC_RecordChild1, // #1 = $SIMM
/*64092*/   OPC_MoveChild, 1,
/*64094*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64097*/   OPC_MoveParent,
/*64098*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64122
/*64101*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64103*/     OPC_EmitConvertToTarget, 1,
/*64105*/     OPC_EmitInteger, MVT::i32, 14, 
/*64108*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64145
/*64124*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64126*/     OPC_EmitConvertToTarget, 1,
/*64128*/     OPC_EmitInteger, MVT::i32, 14, 
/*64131*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64134*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64168
/*64147*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64149*/     OPC_EmitConvertToTarget, 1,
/*64151*/     OPC_EmitInteger, MVT::i32, 14, 
/*64154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64191
/*64170*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64172*/     OPC_EmitConvertToTarget, 1,
/*64174*/     OPC_EmitInteger, MVT::i32, 14, 
/*64177*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64180*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64214
/*64193*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64195*/     OPC_EmitConvertToTarget, 1,
/*64197*/     OPC_EmitInteger, MVT::i32, 14, 
/*64200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64237
/*64216*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64218*/     OPC_EmitConvertToTarget, 1,
/*64220*/     OPC_EmitInteger, MVT::i32, 14, 
/*64223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64260
/*64239*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64241*/     OPC_EmitConvertToTarget, 1,
/*64243*/     OPC_EmitInteger, MVT::i32, 14, 
/*64246*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64249*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64283
/*64262*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64264*/     OPC_EmitConvertToTarget, 1,
/*64266*/     OPC_EmitInteger, MVT::i32, 14, 
/*64269*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64272*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->64482
/*64288*/   OPC_RecordChild0, // #0 = $Vm
/*64289*/   OPC_RecordChild1, // #1 = $SIMM
/*64290*/   OPC_MoveChild, 1,
/*64292*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64295*/   OPC_MoveParent,
/*64296*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->64320
/*64299*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64301*/     OPC_EmitConvertToTarget, 1,
/*64303*/     OPC_EmitInteger, MVT::i32, 14, 
/*64306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->64343
/*64322*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64324*/     OPC_EmitConvertToTarget, 1,
/*64326*/     OPC_EmitInteger, MVT::i32, 14, 
/*64329*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64332*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->64366
/*64345*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64347*/     OPC_EmitConvertToTarget, 1,
/*64349*/     OPC_EmitInteger, MVT::i32, 14, 
/*64352*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64355*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->64389
/*64368*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64370*/     OPC_EmitConvertToTarget, 1,
/*64372*/     OPC_EmitInteger, MVT::i32, 14, 
/*64375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->64412
/*64391*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64393*/     OPC_EmitConvertToTarget, 1,
/*64395*/     OPC_EmitInteger, MVT::i32, 14, 
/*64398*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64401*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->64435
/*64414*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64416*/     OPC_EmitConvertToTarget, 1,
/*64418*/     OPC_EmitInteger, MVT::i32, 14, 
/*64421*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64424*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->64458
/*64437*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64439*/     OPC_EmitConvertToTarget, 1,
/*64441*/     OPC_EmitInteger, MVT::i32, 14, 
/*64444*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64447*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->64481
/*64460*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64462*/     OPC_EmitConvertToTarget, 1,
/*64464*/     OPC_EmitInteger, MVT::i32, 14, 
/*64467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64470*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->64587
/*64485*/   OPC_RecordChild0, // #0 = $Vm
/*64486*/   OPC_Scope, 32, /*->64520*/ // 3 children in Scope
/*64488*/     OPC_CheckChild0Type, MVT::v8i16,
/*64490*/     OPC_RecordChild1, // #1 = $SIMM
/*64491*/     OPC_MoveChild, 1,
/*64493*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64496*/     OPC_MoveParent,
/*64497*/     OPC_CheckType, MVT::v8i8,
/*64499*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64501*/     OPC_EmitConvertToTarget, 1,
/*64503*/     OPC_EmitInteger, MVT::i32, 14, 
/*64506*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64509*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64520*/   /*Scope*/ 32, /*->64553*/
/*64521*/     OPC_CheckChild0Type, MVT::v4i32,
/*64523*/     OPC_RecordChild1, // #1 = $SIMM
/*64524*/     OPC_MoveChild, 1,
/*64526*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64529*/     OPC_MoveParent,
/*64530*/     OPC_CheckType, MVT::v4i16,
/*64532*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64534*/     OPC_EmitConvertToTarget, 1,
/*64536*/     OPC_EmitInteger, MVT::i32, 14, 
/*64539*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64553*/   /*Scope*/ 32, /*->64586*/
/*64554*/     OPC_CheckChild0Type, MVT::v2i64,
/*64556*/     OPC_RecordChild1, // #1 = $SIMM
/*64557*/     OPC_MoveChild, 1,
/*64559*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64562*/     OPC_MoveParent,
/*64563*/     OPC_CheckType, MVT::v2i32,
/*64565*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64567*/     OPC_EmitConvertToTarget, 1,
/*64569*/     OPC_EmitInteger, MVT::i32, 14, 
/*64572*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64575*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64586*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->64692
/*64590*/   OPC_RecordChild0, // #0 = $Vm
/*64591*/   OPC_Scope, 32, /*->64625*/ // 3 children in Scope
/*64593*/     OPC_CheckChild0Type, MVT::v8i16,
/*64595*/     OPC_RecordChild1, // #1 = $SIMM
/*64596*/     OPC_MoveChild, 1,
/*64598*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64601*/     OPC_MoveParent,
/*64602*/     OPC_CheckType, MVT::v8i8,
/*64604*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64606*/     OPC_EmitConvertToTarget, 1,
/*64608*/     OPC_EmitInteger, MVT::i32, 14, 
/*64611*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64614*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64625*/   /*Scope*/ 32, /*->64658*/
/*64626*/     OPC_CheckChild0Type, MVT::v4i32,
/*64628*/     OPC_RecordChild1, // #1 = $SIMM
/*64629*/     OPC_MoveChild, 1,
/*64631*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64634*/     OPC_MoveParent,
/*64635*/     OPC_CheckType, MVT::v4i16,
/*64637*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64639*/     OPC_EmitConvertToTarget, 1,
/*64641*/     OPC_EmitInteger, MVT::i32, 14, 
/*64644*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64647*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64658*/   /*Scope*/ 32, /*->64691*/
/*64659*/     OPC_CheckChild0Type, MVT::v2i64,
/*64661*/     OPC_RecordChild1, // #1 = $SIMM
/*64662*/     OPC_MoveChild, 1,
/*64664*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64667*/     OPC_MoveParent,
/*64668*/     OPC_CheckType, MVT::v2i32,
/*64670*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64672*/     OPC_EmitConvertToTarget, 1,
/*64674*/     OPC_EmitInteger, MVT::i32, 14, 
/*64677*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64680*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64691*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->64797
/*64695*/   OPC_RecordChild0, // #0 = $Vm
/*64696*/   OPC_Scope, 32, /*->64730*/ // 3 children in Scope
/*64698*/     OPC_CheckChild0Type, MVT::v8i16,
/*64700*/     OPC_RecordChild1, // #1 = $SIMM
/*64701*/     OPC_MoveChild, 1,
/*64703*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64706*/     OPC_MoveParent,
/*64707*/     OPC_CheckType, MVT::v8i8,
/*64709*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64711*/     OPC_EmitConvertToTarget, 1,
/*64713*/     OPC_EmitInteger, MVT::i32, 14, 
/*64716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64730*/   /*Scope*/ 32, /*->64763*/
/*64731*/     OPC_CheckChild0Type, MVT::v4i32,
/*64733*/     OPC_RecordChild1, // #1 = $SIMM
/*64734*/     OPC_MoveChild, 1,
/*64736*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64739*/     OPC_MoveParent,
/*64740*/     OPC_CheckType, MVT::v4i16,
/*64742*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64744*/     OPC_EmitConvertToTarget, 1,
/*64746*/     OPC_EmitInteger, MVT::i32, 14, 
/*64749*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64752*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64763*/   /*Scope*/ 32, /*->64796*/
/*64764*/     OPC_CheckChild0Type, MVT::v2i64,
/*64766*/     OPC_RecordChild1, // #1 = $SIMM
/*64767*/     OPC_MoveChild, 1,
/*64769*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64772*/     OPC_MoveParent,
/*64773*/     OPC_CheckType, MVT::v2i32,
/*64775*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64777*/     OPC_EmitConvertToTarget, 1,
/*64779*/     OPC_EmitInteger, MVT::i32, 14, 
/*64782*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64785*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64796*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->64902
/*64800*/   OPC_RecordChild0, // #0 = $Vm
/*64801*/   OPC_Scope, 32, /*->64835*/ // 3 children in Scope
/*64803*/     OPC_CheckChild0Type, MVT::v8i16,
/*64805*/     OPC_RecordChild1, // #1 = $SIMM
/*64806*/     OPC_MoveChild, 1,
/*64808*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64811*/     OPC_MoveParent,
/*64812*/     OPC_CheckType, MVT::v8i8,
/*64814*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64816*/     OPC_EmitConvertToTarget, 1,
/*64818*/     OPC_EmitInteger, MVT::i32, 14, 
/*64821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64835*/   /*Scope*/ 32, /*->64868*/
/*64836*/     OPC_CheckChild0Type, MVT::v4i32,
/*64838*/     OPC_RecordChild1, // #1 = $SIMM
/*64839*/     OPC_MoveChild, 1,
/*64841*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64844*/     OPC_MoveParent,
/*64845*/     OPC_CheckType, MVT::v4i16,
/*64847*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64849*/     OPC_EmitConvertToTarget, 1,
/*64851*/     OPC_EmitInteger, MVT::i32, 14, 
/*64854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64868*/   /*Scope*/ 32, /*->64901*/
/*64869*/     OPC_CheckChild0Type, MVT::v2i64,
/*64871*/     OPC_RecordChild1, // #1 = $SIMM
/*64872*/     OPC_MoveChild, 1,
/*64874*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64877*/     OPC_MoveParent,
/*64878*/     OPC_CheckType, MVT::v2i32,
/*64880*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64882*/     OPC_EmitConvertToTarget, 1,
/*64884*/     OPC_EmitInteger, MVT::i32, 14, 
/*64887*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64890*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64901*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->65007
/*64905*/   OPC_RecordChild0, // #0 = $Vm
/*64906*/   OPC_Scope, 32, /*->64940*/ // 3 children in Scope
/*64908*/     OPC_CheckChild0Type, MVT::v8i16,
/*64910*/     OPC_RecordChild1, // #1 = $SIMM
/*64911*/     OPC_MoveChild, 1,
/*64913*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64916*/     OPC_MoveParent,
/*64917*/     OPC_CheckType, MVT::v8i8,
/*64919*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64921*/     OPC_EmitConvertToTarget, 1,
/*64923*/     OPC_EmitInteger, MVT::i32, 14, 
/*64926*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*64940*/   /*Scope*/ 32, /*->64973*/
/*64941*/     OPC_CheckChild0Type, MVT::v4i32,
/*64943*/     OPC_RecordChild1, // #1 = $SIMM
/*64944*/     OPC_MoveChild, 1,
/*64946*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64949*/     OPC_MoveParent,
/*64950*/     OPC_CheckType, MVT::v4i16,
/*64952*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64954*/     OPC_EmitConvertToTarget, 1,
/*64956*/     OPC_EmitInteger, MVT::i32, 14, 
/*64959*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64962*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*64973*/   /*Scope*/ 32, /*->65006*/
/*64974*/     OPC_CheckChild0Type, MVT::v2i64,
/*64976*/     OPC_RecordChild1, // #1 = $SIMM
/*64977*/     OPC_MoveChild, 1,
/*64979*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64982*/     OPC_MoveParent,
/*64983*/     OPC_CheckType, MVT::v2i32,
/*64985*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64987*/     OPC_EmitConvertToTarget, 1,
/*64989*/     OPC_EmitInteger, MVT::i32, 14, 
/*64992*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64995*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*65006*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->65112
/*65010*/   OPC_RecordChild0, // #0 = $Vm
/*65011*/   OPC_Scope, 32, /*->65045*/ // 3 children in Scope
/*65013*/     OPC_CheckChild0Type, MVT::v8i16,
/*65015*/     OPC_RecordChild1, // #1 = $SIMM
/*65016*/     OPC_MoveChild, 1,
/*65018*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65021*/     OPC_MoveParent,
/*65022*/     OPC_CheckType, MVT::v8i8,
/*65024*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65026*/     OPC_EmitConvertToTarget, 1,
/*65028*/     OPC_EmitInteger, MVT::i32, 14, 
/*65031*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65034*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*65045*/   /*Scope*/ 32, /*->65078*/
/*65046*/     OPC_CheckChild0Type, MVT::v4i32,
/*65048*/     OPC_RecordChild1, // #1 = $SIMM
/*65049*/     OPC_MoveChild, 1,
/*65051*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65054*/     OPC_MoveParent,
/*65055*/     OPC_CheckType, MVT::v4i16,
/*65057*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65059*/     OPC_EmitConvertToTarget, 1,
/*65061*/     OPC_EmitInteger, MVT::i32, 14, 
/*65064*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65067*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*65078*/   /*Scope*/ 32, /*->65111*/
/*65079*/     OPC_CheckChild0Type, MVT::v2i64,
/*65081*/     OPC_RecordChild1, // #1 = $SIMM
/*65082*/     OPC_MoveChild, 1,
/*65084*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65087*/     OPC_MoveParent,
/*65088*/     OPC_CheckType, MVT::v2i32,
/*65090*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65092*/     OPC_EmitConvertToTarget, 1,
/*65094*/     OPC_EmitInteger, MVT::i32, 14, 
/*65097*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65100*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*65111*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->65319
/*65116*/   OPC_RecordChild0, // #0 = $src1
/*65117*/   OPC_RecordChild1, // #1 = $Vm
/*65118*/   OPC_RecordChild2, // #2 = $SIMM
/*65119*/   OPC_MoveChild, 2,
/*65121*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65124*/   OPC_MoveParent,
/*65125*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->65150
/*65128*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65130*/     OPC_EmitConvertToTarget, 2,
/*65132*/     OPC_EmitInteger, MVT::i32, 14, 
/*65135*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65138*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65174
/*65152*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65154*/     OPC_EmitConvertToTarget, 2,
/*65156*/     OPC_EmitInteger, MVT::i32, 14, 
/*65159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65162*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65198
/*65176*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65178*/     OPC_EmitConvertToTarget, 2,
/*65180*/     OPC_EmitInteger, MVT::i32, 14, 
/*65183*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65186*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->65222
/*65200*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65202*/     OPC_EmitConvertToTarget, 2,
/*65204*/     OPC_EmitInteger, MVT::i32, 14, 
/*65207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65246
/*65224*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65226*/     OPC_EmitConvertToTarget, 2,
/*65228*/     OPC_EmitInteger, MVT::i32, 14, 
/*65231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65234*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65270
/*65248*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65250*/     OPC_EmitConvertToTarget, 2,
/*65252*/     OPC_EmitInteger, MVT::i32, 14, 
/*65255*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65258*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65294
/*65272*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65274*/     OPC_EmitConvertToTarget, 2,
/*65276*/     OPC_EmitInteger, MVT::i32, 14, 
/*65279*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65282*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->65318
/*65296*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65298*/     OPC_EmitConvertToTarget, 2,
/*65300*/     OPC_EmitInteger, MVT::i32, 14, 
/*65303*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65306*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->65526
/*65323*/   OPC_RecordChild0, // #0 = $src1
/*65324*/   OPC_RecordChild1, // #1 = $Vm
/*65325*/   OPC_RecordChild2, // #2 = $SIMM
/*65326*/   OPC_MoveChild, 2,
/*65328*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65331*/   OPC_MoveParent,
/*65332*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->65357
/*65335*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65337*/     OPC_EmitConvertToTarget, 2,
/*65339*/     OPC_EmitInteger, MVT::i32, 14, 
/*65342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65381
/*65359*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65361*/     OPC_EmitConvertToTarget, 2,
/*65363*/     OPC_EmitInteger, MVT::i32, 14, 
/*65366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65369*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65405
/*65383*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65385*/     OPC_EmitConvertToTarget, 2,
/*65387*/     OPC_EmitInteger, MVT::i32, 14, 
/*65390*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65393*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->65429
/*65407*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65409*/     OPC_EmitConvertToTarget, 2,
/*65411*/     OPC_EmitInteger, MVT::i32, 14, 
/*65414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65417*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65453
/*65431*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65433*/     OPC_EmitConvertToTarget, 2,
/*65435*/     OPC_EmitInteger, MVT::i32, 14, 
/*65438*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65441*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65477
/*65455*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65457*/     OPC_EmitConvertToTarget, 2,
/*65459*/     OPC_EmitInteger, MVT::i32, 14, 
/*65462*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65465*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65501
/*65479*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65481*/     OPC_EmitConvertToTarget, 2,
/*65483*/     OPC_EmitInteger, MVT::i32, 14, 
/*65486*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->65525
/*65503*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65505*/     OPC_EmitConvertToTarget, 2,
/*65507*/     OPC_EmitInteger, MVT::i32, 14, 
/*65510*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65513*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->65699
/*65530*/   OPC_RecordChild0, // #0 = $SIMM
/*65531*/   OPC_MoveChild, 0,
/*65533*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*65536*/   OPC_MoveParent,
/*65537*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->65558
/*65540*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65542*/     OPC_EmitInteger, MVT::i32, 14, 
/*65545*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65548*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->65578
/*65560*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65562*/     OPC_EmitInteger, MVT::i32, 14, 
/*65565*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65568*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->65598
/*65580*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65582*/     OPC_EmitInteger, MVT::i32, 14, 
/*65585*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65588*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->65618
/*65600*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65602*/     OPC_EmitInteger, MVT::i32, 14, 
/*65605*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65608*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->65638
/*65620*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65622*/     OPC_EmitInteger, MVT::i32, 14, 
/*65625*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65628*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->65658
/*65640*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65642*/     OPC_EmitInteger, MVT::i32, 14, 
/*65645*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65648*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->65678
/*65660*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65662*/     OPC_EmitInteger, MVT::i32, 14, 
/*65665*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->65698
/*65680*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65682*/     OPC_EmitInteger, MVT::i32, 14, 
/*65685*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65688*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->65846
/*65703*/   OPC_RecordChild0, // #0 = $src
/*65704*/   OPC_Scope, 27, /*->65733*/ // 5 children in Scope
/*65706*/     OPC_CheckChild0Type, MVT::v16i8,
/*65708*/     OPC_RecordChild1, // #1 = $start
/*65709*/     OPC_MoveChild, 1,
/*65711*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65714*/     OPC_CheckType, MVT::i32,
/*65716*/     OPC_MoveParent,
/*65717*/     OPC_CheckType, MVT::v8i8,
/*65719*/     OPC_EmitConvertToTarget, 1,
/*65721*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*65724*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*65733*/   /*Scope*/ 27, /*->65761*/
/*65734*/     OPC_CheckChild0Type, MVT::v8i16,
/*65736*/     OPC_RecordChild1, // #1 = $start
/*65737*/     OPC_MoveChild, 1,
/*65739*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65742*/     OPC_CheckType, MVT::i32,
/*65744*/     OPC_MoveParent,
/*65745*/     OPC_CheckType, MVT::v4i16,
/*65747*/     OPC_EmitConvertToTarget, 1,
/*65749*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*65752*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*65761*/   /*Scope*/ 27, /*->65789*/
/*65762*/     OPC_CheckChild0Type, MVT::v4i32,
/*65764*/     OPC_RecordChild1, // #1 = $start
/*65765*/     OPC_MoveChild, 1,
/*65767*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65770*/     OPC_CheckType, MVT::i32,
/*65772*/     OPC_MoveParent,
/*65773*/     OPC_CheckType, MVT::v2i32,
/*65775*/     OPC_EmitConvertToTarget, 1,
/*65777*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*65780*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65789*/   /*Scope*/ 27, /*->65817*/
/*65790*/     OPC_CheckChild0Type, MVT::v2i64,
/*65792*/     OPC_RecordChild1, // #1 = $start
/*65793*/     OPC_MoveChild, 1,
/*65795*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65798*/     OPC_CheckType, MVT::i32,
/*65800*/     OPC_MoveParent,
/*65801*/     OPC_CheckType, MVT::v1i64,
/*65803*/     OPC_EmitConvertToTarget, 1,
/*65805*/     OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*65808*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*65817*/   /*Scope*/ 27, /*->65845*/
/*65818*/     OPC_CheckChild0Type, MVT::v4f32,
/*65820*/     OPC_RecordChild1, // #1 = $start
/*65821*/     OPC_MoveChild, 1,
/*65823*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65826*/     OPC_CheckType, MVT::i32,
/*65828*/     OPC_MoveParent,
/*65829*/     OPC_CheckType, MVT::v2f32,
/*65831*/     OPC_EmitConvertToTarget, 1,
/*65833*/     OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*65836*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65845*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->66073
/*65850*/   OPC_RecordChild0, // #0 = $Vn
/*65851*/   OPC_RecordChild1, // #1 = $Vm
/*65852*/   OPC_RecordChild2, // #2 = $index
/*65853*/   OPC_MoveChild, 2,
/*65855*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65858*/   OPC_MoveParent,
/*65859*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->65884
/*65862*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65864*/     OPC_EmitConvertToTarget, 2,
/*65866*/     OPC_EmitInteger, MVT::i32, 14, 
/*65869*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65908
/*65886*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65888*/     OPC_EmitConvertToTarget, 2,
/*65890*/     OPC_EmitInteger, MVT::i32, 14, 
/*65893*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65896*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65932
/*65910*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65912*/     OPC_EmitConvertToTarget, 2,
/*65914*/     OPC_EmitInteger, MVT::i32, 14, 
/*65917*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65920*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65956
/*65934*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65936*/     OPC_EmitConvertToTarget, 2,
/*65938*/     OPC_EmitInteger, MVT::i32, 14, 
/*65941*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65944*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65980
/*65958*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65960*/     OPC_EmitConvertToTarget, 2,
/*65962*/     OPC_EmitInteger, MVT::i32, 14, 
/*65965*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65968*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66004
/*65982*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65984*/     OPC_EmitConvertToTarget, 2,
/*65986*/     OPC_EmitInteger, MVT::i32, 14, 
/*65989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->66028
/*66006*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66008*/     OPC_EmitConvertToTarget, 2,
/*66010*/     OPC_EmitInteger, MVT::i32, 14, 
/*66013*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66016*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->66050
/*66030*/     OPC_EmitConvertToTarget, 2,
/*66032*/     OPC_EmitInteger, MVT::i32, 14, 
/*66035*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66038*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->66072
/*66052*/     OPC_EmitConvertToTarget, 2,
/*66054*/     OPC_EmitInteger, MVT::i32, 14, 
/*66057*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66060*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->66276
/*66077*/   OPC_RecordChild0, // #0 = $Vn
/*66078*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66103
/*66081*/     OPC_CheckChild0Type, MVT::v8i8,
/*66083*/     OPC_RecordChild1, // #1 = $Vm
/*66084*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66086*/     OPC_EmitInteger, MVT::i32, 14, 
/*66089*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66092*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66127
/*66105*/     OPC_CheckChild0Type, MVT::v4i16,
/*66107*/     OPC_RecordChild1, // #1 = $Vm
/*66108*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66110*/     OPC_EmitInteger, MVT::i32, 14, 
/*66113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66116*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66177
/*66129*/     OPC_Scope, 22, /*->66153*/ // 2 children in Scope
/*66131*/       OPC_CheckChild0Type, MVT::v2i32,
/*66133*/       OPC_RecordChild1, // #1 = $Vm
/*66134*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66136*/       OPC_EmitInteger, MVT::i32, 14, 
/*66139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66153*/     /*Scope*/ 22, /*->66176*/
/*66154*/       OPC_CheckChild0Type, MVT::v2f32,
/*66156*/       OPC_RecordChild1, // #1 = $Vm
/*66157*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66159*/       OPC_EmitInteger, MVT::i32, 14, 
/*66162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66176*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66201
/*66179*/     OPC_CheckChild0Type, MVT::v16i8,
/*66181*/     OPC_RecordChild1, // #1 = $Vm
/*66182*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66184*/     OPC_EmitInteger, MVT::i32, 14, 
/*66187*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66190*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66225
/*66203*/     OPC_CheckChild0Type, MVT::v8i16,
/*66205*/     OPC_RecordChild1, // #1 = $Vm
/*66206*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66208*/     OPC_EmitInteger, MVT::i32, 14, 
/*66211*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66275
/*66227*/     OPC_Scope, 22, /*->66251*/ // 2 children in Scope
/*66229*/       OPC_CheckChild0Type, MVT::v4i32,
/*66231*/       OPC_RecordChild1, // #1 = $Vm
/*66232*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66234*/       OPC_EmitInteger, MVT::i32, 14, 
/*66237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66251*/     /*Scope*/ 22, /*->66274*/
/*66252*/       OPC_CheckChild0Type, MVT::v4f32,
/*66254*/       OPC_RecordChild1, // #1 = $Vm
/*66255*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66257*/       OPC_EmitInteger, MVT::i32, 14, 
/*66260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66274*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->66463
/*66280*/   OPC_RecordChild0, // #0 = $Vm
/*66281*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66304
/*66284*/     OPC_CheckChild0Type, MVT::v8i8,
/*66286*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66288*/     OPC_EmitInteger, MVT::i32, 14, 
/*66291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66326
/*66306*/     OPC_CheckChild0Type, MVT::v4i16,
/*66308*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66310*/     OPC_EmitInteger, MVT::i32, 14, 
/*66313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66316*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66372
/*66328*/     OPC_Scope, 20, /*->66350*/ // 2 children in Scope
/*66330*/       OPC_CheckChild0Type, MVT::v2i32,
/*66332*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66334*/       OPC_EmitInteger, MVT::i32, 14, 
/*66337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*66350*/     /*Scope*/ 20, /*->66371*/
/*66351*/       OPC_CheckChild0Type, MVT::v2f32,
/*66353*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66355*/       OPC_EmitInteger, MVT::i32, 14, 
/*66358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*66371*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66394
/*66374*/     OPC_CheckChild0Type, MVT::v16i8,
/*66376*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66378*/     OPC_EmitInteger, MVT::i32, 14, 
/*66381*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66384*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66416
/*66396*/     OPC_CheckChild0Type, MVT::v8i16,
/*66398*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66400*/     OPC_EmitInteger, MVT::i32, 14, 
/*66403*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66406*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66462
/*66418*/     OPC_Scope, 20, /*->66440*/ // 2 children in Scope
/*66420*/       OPC_CheckChild0Type, MVT::v4i32,
/*66422*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66424*/       OPC_EmitInteger, MVT::i32, 14, 
/*66427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*66440*/     /*Scope*/ 20, /*->66461*/
/*66441*/       OPC_CheckChild0Type, MVT::v4f32,
/*66443*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66445*/       OPC_EmitInteger, MVT::i32, 14, 
/*66448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66451*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*66461*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->66666
/*66467*/   OPC_RecordChild0, // #0 = $Vn
/*66468*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66493
/*66471*/     OPC_CheckChild0Type, MVT::v8i8,
/*66473*/     OPC_RecordChild1, // #1 = $Vm
/*66474*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66476*/     OPC_EmitInteger, MVT::i32, 14, 
/*66479*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66482*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66517
/*66495*/     OPC_CheckChild0Type, MVT::v4i16,
/*66497*/     OPC_RecordChild1, // #1 = $Vm
/*66498*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66500*/     OPC_EmitInteger, MVT::i32, 14, 
/*66503*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66506*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66567
/*66519*/     OPC_Scope, 22, /*->66543*/ // 2 children in Scope
/*66521*/       OPC_CheckChild0Type, MVT::v2i32,
/*66523*/       OPC_RecordChild1, // #1 = $Vm
/*66524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66526*/       OPC_EmitInteger, MVT::i32, 14, 
/*66529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66543*/     /*Scope*/ 22, /*->66566*/
/*66544*/       OPC_CheckChild0Type, MVT::v2f32,
/*66546*/       OPC_RecordChild1, // #1 = $Vm
/*66547*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66549*/       OPC_EmitInteger, MVT::i32, 14, 
/*66552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66566*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66591
/*66569*/     OPC_CheckChild0Type, MVT::v16i8,
/*66571*/     OPC_RecordChild1, // #1 = $Vm
/*66572*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66574*/     OPC_EmitInteger, MVT::i32, 14, 
/*66577*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66615
/*66593*/     OPC_CheckChild0Type, MVT::v8i16,
/*66595*/     OPC_RecordChild1, // #1 = $Vm
/*66596*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66598*/     OPC_EmitInteger, MVT::i32, 14, 
/*66601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66665
/*66617*/     OPC_Scope, 22, /*->66641*/ // 2 children in Scope
/*66619*/       OPC_CheckChild0Type, MVT::v4i32,
/*66621*/       OPC_RecordChild1, // #1 = $Vm
/*66622*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66624*/       OPC_EmitInteger, MVT::i32, 14, 
/*66627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66641*/     /*Scope*/ 22, /*->66664*/
/*66642*/       OPC_CheckChild0Type, MVT::v4f32,
/*66644*/       OPC_RecordChild1, // #1 = $Vm
/*66645*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66647*/       OPC_EmitInteger, MVT::i32, 14, 
/*66650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66664*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->66817
/*66670*/   OPC_RecordChild0, // #0 = $Vn
/*66671*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66696
/*66674*/     OPC_CheckChild0Type, MVT::v8i8,
/*66676*/     OPC_RecordChild1, // #1 = $Vm
/*66677*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66679*/     OPC_EmitInteger, MVT::i32, 14, 
/*66682*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66685*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66720
/*66698*/     OPC_CheckChild0Type, MVT::v4i16,
/*66700*/     OPC_RecordChild1, // #1 = $Vm
/*66701*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66703*/     OPC_EmitInteger, MVT::i32, 14, 
/*66706*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66709*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66744
/*66722*/     OPC_CheckChild0Type, MVT::v2i32,
/*66724*/     OPC_RecordChild1, // #1 = $Vm
/*66725*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66727*/     OPC_EmitInteger, MVT::i32, 14, 
/*66730*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66733*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66768
/*66746*/     OPC_CheckChild0Type, MVT::v16i8,
/*66748*/     OPC_RecordChild1, // #1 = $Vm
/*66749*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66751*/     OPC_EmitInteger, MVT::i32, 14, 
/*66754*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66757*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66792
/*66770*/     OPC_CheckChild0Type, MVT::v8i16,
/*66772*/     OPC_RecordChild1, // #1 = $Vm
/*66773*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66775*/     OPC_EmitInteger, MVT::i32, 14, 
/*66778*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66781*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66816
/*66794*/     OPC_CheckChild0Type, MVT::v4i32,
/*66796*/     OPC_RecordChild1, // #1 = $Vm
/*66797*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66799*/     OPC_EmitInteger, MVT::i32, 14, 
/*66802*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66805*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->67004
/*66821*/   OPC_RecordChild0, // #0 = $Vm
/*66822*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66845
/*66825*/     OPC_CheckChild0Type, MVT::v8i8,
/*66827*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66829*/     OPC_EmitInteger, MVT::i32, 14, 
/*66832*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66835*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66867
/*66847*/     OPC_CheckChild0Type, MVT::v4i16,
/*66849*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66851*/     OPC_EmitInteger, MVT::i32, 14, 
/*66854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66913
/*66869*/     OPC_Scope, 20, /*->66891*/ // 2 children in Scope
/*66871*/       OPC_CheckChild0Type, MVT::v2i32,
/*66873*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66875*/       OPC_EmitInteger, MVT::i32, 14, 
/*66878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66891*/     /*Scope*/ 20, /*->66912*/
/*66892*/       OPC_CheckChild0Type, MVT::v2f32,
/*66894*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66896*/       OPC_EmitInteger, MVT::i32, 14, 
/*66899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66912*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66935
/*66915*/     OPC_CheckChild0Type, MVT::v16i8,
/*66917*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66919*/     OPC_EmitInteger, MVT::i32, 14, 
/*66922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66957
/*66937*/     OPC_CheckChild0Type, MVT::v8i16,
/*66939*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66941*/     OPC_EmitInteger, MVT::i32, 14, 
/*66944*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66947*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67003
/*66959*/     OPC_Scope, 20, /*->66981*/ // 2 children in Scope
/*66961*/       OPC_CheckChild0Type, MVT::v4i32,
/*66963*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66965*/       OPC_EmitInteger, MVT::i32, 14, 
/*66968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66981*/     /*Scope*/ 20, /*->67002*/
/*66982*/       OPC_CheckChild0Type, MVT::v4f32,
/*66984*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66986*/       OPC_EmitInteger, MVT::i32, 14, 
/*66989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*67002*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->67191
/*67008*/   OPC_RecordChild0, // #0 = $Vm
/*67009*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67032
/*67012*/     OPC_CheckChild0Type, MVT::v8i8,
/*67014*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67016*/     OPC_EmitInteger, MVT::i32, 14, 
/*67019*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67022*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67054
/*67034*/     OPC_CheckChild0Type, MVT::v4i16,
/*67036*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67038*/     OPC_EmitInteger, MVT::i32, 14, 
/*67041*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67100
/*67056*/     OPC_Scope, 20, /*->67078*/ // 2 children in Scope
/*67058*/       OPC_CheckChild0Type, MVT::v2i32,
/*67060*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67062*/       OPC_EmitInteger, MVT::i32, 14, 
/*67065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*67078*/     /*Scope*/ 20, /*->67099*/
/*67079*/       OPC_CheckChild0Type, MVT::v2f32,
/*67081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67083*/       OPC_EmitInteger, MVT::i32, 14, 
/*67086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*67099*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67122
/*67102*/     OPC_CheckChild0Type, MVT::v16i8,
/*67104*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67106*/     OPC_EmitInteger, MVT::i32, 14, 
/*67109*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67112*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67144
/*67124*/     OPC_CheckChild0Type, MVT::v8i16,
/*67126*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67128*/     OPC_EmitInteger, MVT::i32, 14, 
/*67131*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67134*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67190
/*67146*/     OPC_Scope, 20, /*->67168*/ // 2 children in Scope
/*67148*/       OPC_CheckChild0Type, MVT::v4i32,
/*67150*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67152*/       OPC_EmitInteger, MVT::i32, 14, 
/*67155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*67168*/     /*Scope*/ 20, /*->67189*/
/*67169*/       OPC_CheckChild0Type, MVT::v4f32,
/*67171*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67173*/       OPC_EmitInteger, MVT::i32, 14, 
/*67176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*67189*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->67394
/*67195*/   OPC_RecordChild0, // #0 = $Vn
/*67196*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67221
/*67199*/     OPC_CheckChild0Type, MVT::v8i8,
/*67201*/     OPC_RecordChild1, // #1 = $Vm
/*67202*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67204*/     OPC_EmitInteger, MVT::i32, 14, 
/*67207*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67210*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67245
/*67223*/     OPC_CheckChild0Type, MVT::v4i16,
/*67225*/     OPC_RecordChild1, // #1 = $Vm
/*67226*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67228*/     OPC_EmitInteger, MVT::i32, 14, 
/*67231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67234*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67295
/*67247*/     OPC_Scope, 22, /*->67271*/ // 2 children in Scope
/*67249*/       OPC_CheckChild0Type, MVT::v2i32,
/*67251*/       OPC_RecordChild1, // #1 = $Vm
/*67252*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67254*/       OPC_EmitInteger, MVT::i32, 14, 
/*67257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67260*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*67271*/     /*Scope*/ 22, /*->67294*/
/*67272*/       OPC_CheckChild0Type, MVT::v2f32,
/*67274*/       OPC_RecordChild1, // #1 = $Vm
/*67275*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67277*/       OPC_EmitInteger, MVT::i32, 14, 
/*67280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67294*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67319
/*67297*/     OPC_CheckChild0Type, MVT::v16i8,
/*67299*/     OPC_RecordChild1, // #1 = $Vm
/*67300*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67302*/     OPC_EmitInteger, MVT::i32, 14, 
/*67305*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67308*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67343
/*67321*/     OPC_CheckChild0Type, MVT::v8i16,
/*67323*/     OPC_RecordChild1, // #1 = $Vm
/*67324*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67326*/     OPC_EmitInteger, MVT::i32, 14, 
/*67329*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67332*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->67393
/*67345*/     OPC_Scope, 22, /*->67369*/ // 2 children in Scope
/*67347*/       OPC_CheckChild0Type, MVT::v4i32,
/*67349*/       OPC_RecordChild1, // #1 = $Vm
/*67350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67352*/       OPC_EmitInteger, MVT::i32, 14, 
/*67355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67369*/     /*Scope*/ 22, /*->67392*/
/*67370*/       OPC_CheckChild0Type, MVT::v4f32,
/*67372*/       OPC_RecordChild1, // #1 = $Vm
/*67373*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67375*/       OPC_EmitInteger, MVT::i32, 14, 
/*67378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67392*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->67545
/*67398*/   OPC_RecordChild0, // #0 = $Vn
/*67399*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67424
/*67402*/     OPC_CheckChild0Type, MVT::v8i8,
/*67404*/     OPC_RecordChild1, // #1 = $Vm
/*67405*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67407*/     OPC_EmitInteger, MVT::i32, 14, 
/*67410*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67413*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67448
/*67426*/     OPC_CheckChild0Type, MVT::v4i16,
/*67428*/     OPC_RecordChild1, // #1 = $Vm
/*67429*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67431*/     OPC_EmitInteger, MVT::i32, 14, 
/*67434*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67437*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67472
/*67450*/     OPC_CheckChild0Type, MVT::v2i32,
/*67452*/     OPC_RecordChild1, // #1 = $Vm
/*67453*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67455*/     OPC_EmitInteger, MVT::i32, 14, 
/*67458*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67461*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67496
/*67474*/     OPC_CheckChild0Type, MVT::v16i8,
/*67476*/     OPC_RecordChild1, // #1 = $Vm
/*67477*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67479*/     OPC_EmitInteger, MVT::i32, 14, 
/*67482*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67485*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67520
/*67498*/     OPC_CheckChild0Type, MVT::v8i16,
/*67500*/     OPC_RecordChild1, // #1 = $Vm
/*67501*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67503*/     OPC_EmitInteger, MVT::i32, 14, 
/*67506*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67509*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67544
/*67522*/     OPC_CheckChild0Type, MVT::v4i32,
/*67524*/     OPC_RecordChild1, // #1 = $Vm
/*67525*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67527*/     OPC_EmitInteger, MVT::i32, 14, 
/*67530*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67533*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->67732
/*67549*/   OPC_RecordChild0, // #0 = $Vm
/*67550*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67573
/*67553*/     OPC_CheckChild0Type, MVT::v8i8,
/*67555*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67557*/     OPC_EmitInteger, MVT::i32, 14, 
/*67560*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67595
/*67575*/     OPC_CheckChild0Type, MVT::v4i16,
/*67577*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67579*/     OPC_EmitInteger, MVT::i32, 14, 
/*67582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67641
/*67597*/     OPC_Scope, 20, /*->67619*/ // 2 children in Scope
/*67599*/       OPC_CheckChild0Type, MVT::v2i32,
/*67601*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67603*/       OPC_EmitInteger, MVT::i32, 14, 
/*67606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67619*/     /*Scope*/ 20, /*->67640*/
/*67620*/       OPC_CheckChild0Type, MVT::v2f32,
/*67622*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67624*/       OPC_EmitInteger, MVT::i32, 14, 
/*67627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67640*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67663
/*67643*/     OPC_CheckChild0Type, MVT::v16i8,
/*67645*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67647*/     OPC_EmitInteger, MVT::i32, 14, 
/*67650*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67653*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67685
/*67665*/     OPC_CheckChild0Type, MVT::v8i16,
/*67667*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67669*/     OPC_EmitInteger, MVT::i32, 14, 
/*67672*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67675*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67731
/*67687*/     OPC_Scope, 20, /*->67709*/ // 2 children in Scope
/*67689*/       OPC_CheckChild0Type, MVT::v4i32,
/*67691*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67693*/       OPC_EmitInteger, MVT::i32, 14, 
/*67696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67709*/     /*Scope*/ 20, /*->67730*/
/*67710*/       OPC_CheckChild0Type, MVT::v4f32,
/*67712*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67714*/       OPC_EmitInteger, MVT::i32, 14, 
/*67717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67730*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->67919
/*67736*/   OPC_RecordChild0, // #0 = $Vm
/*67737*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67760
/*67740*/     OPC_CheckChild0Type, MVT::v8i8,
/*67742*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67744*/     OPC_EmitInteger, MVT::i32, 14, 
/*67747*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67750*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67782
/*67762*/     OPC_CheckChild0Type, MVT::v4i16,
/*67764*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67766*/     OPC_EmitInteger, MVT::i32, 14, 
/*67769*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67772*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67828
/*67784*/     OPC_Scope, 20, /*->67806*/ // 2 children in Scope
/*67786*/       OPC_CheckChild0Type, MVT::v2i32,
/*67788*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67790*/       OPC_EmitInteger, MVT::i32, 14, 
/*67793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67806*/     /*Scope*/ 20, /*->67827*/
/*67807*/       OPC_CheckChild0Type, MVT::v2f32,
/*67809*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67811*/       OPC_EmitInteger, MVT::i32, 14, 
/*67814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67827*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67850
/*67830*/     OPC_CheckChild0Type, MVT::v16i8,
/*67832*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67834*/     OPC_EmitInteger, MVT::i32, 14, 
/*67837*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67840*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67872
/*67852*/     OPC_CheckChild0Type, MVT::v8i16,
/*67854*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67856*/     OPC_EmitInteger, MVT::i32, 14, 
/*67859*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67862*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67918
/*67874*/     OPC_Scope, 20, /*->67896*/ // 2 children in Scope
/*67876*/       OPC_CheckChild0Type, MVT::v4i32,
/*67878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67880*/       OPC_EmitInteger, MVT::i32, 14, 
/*67883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67896*/     /*Scope*/ 20, /*->67917*/
/*67897*/       OPC_CheckChild0Type, MVT::v4f32,
/*67899*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67901*/       OPC_EmitInteger, MVT::i32, 14, 
/*67904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67917*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->68070
/*67923*/   OPC_RecordChild0, // #0 = $Vn
/*67924*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67949
/*67927*/     OPC_CheckChild0Type, MVT::v8i8,
/*67929*/     OPC_RecordChild1, // #1 = $Vm
/*67930*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67932*/     OPC_EmitInteger, MVT::i32, 14, 
/*67935*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67938*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67973
/*67951*/     OPC_CheckChild0Type, MVT::v4i16,
/*67953*/     OPC_RecordChild1, // #1 = $Vm
/*67954*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67956*/     OPC_EmitInteger, MVT::i32, 14, 
/*67959*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67962*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67997
/*67975*/     OPC_CheckChild0Type, MVT::v2i32,
/*67977*/     OPC_RecordChild1, // #1 = $Vm
/*67978*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67980*/     OPC_EmitInteger, MVT::i32, 14, 
/*67983*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67986*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->68021
/*67999*/     OPC_CheckChild0Type, MVT::v16i8,
/*68001*/     OPC_RecordChild1, // #1 = $Vm
/*68002*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68004*/     OPC_EmitInteger, MVT::i32, 14, 
/*68007*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68010*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->68045
/*68023*/     OPC_CheckChild0Type, MVT::v8i16,
/*68025*/     OPC_RecordChild1, // #1 = $Vm
/*68026*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68028*/     OPC_EmitInteger, MVT::i32, 14, 
/*68031*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68034*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->68069
/*68047*/     OPC_CheckChild0Type, MVT::v4i32,
/*68049*/     OPC_RecordChild1, // #1 = $Vm
/*68050*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68052*/     OPC_EmitInteger, MVT::i32, 14, 
/*68055*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68058*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->68122
/*68073*/   OPC_RecordChild0, // #0 = $src1
/*68074*/   OPC_RecordChild1, // #1 = $Vn
/*68075*/   OPC_RecordChild2, // #2 = $Vm
/*68076*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68099
/*68079*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68081*/     OPC_EmitInteger, MVT::i32, 14, 
/*68084*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68121
/*68101*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68103*/     OPC_EmitInteger, MVT::i32, 14, 
/*68106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTPOP),// ->68168
/*68125*/   OPC_RecordChild0, // #0 = $Vm
/*68126*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68147
/*68129*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68131*/     OPC_EmitInteger, MVT::i32, 14, 
/*68134*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68137*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68167
/*68149*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68151*/     OPC_EmitInteger, MVT::i32, 14, 
/*68154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->68240
/*68171*/   OPC_RecordChild0, // #0 = $Vm
/*68172*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->68195
/*68175*/     OPC_CheckChild0Type, MVT::v8i16,
/*68177*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68179*/     OPC_EmitInteger, MVT::i32, 14, 
/*68182*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68185*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->68217
/*68197*/     OPC_CheckChild0Type, MVT::v4i32,
/*68199*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68201*/     OPC_EmitInteger, MVT::i32, 14, 
/*68204*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68207*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->68239
/*68219*/     OPC_CheckChild0Type, MVT::v2i64,
/*68221*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68223*/     OPC_EmitInteger, MVT::i32, 14, 
/*68226*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68229*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->68312
/*68243*/   OPC_RecordChild0, // #0 = $Vm
/*68244*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->68267
/*68247*/     OPC_CheckChild0Type, MVT::v8i8,
/*68249*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68251*/     OPC_EmitInteger, MVT::i32, 14, 
/*68254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68289
/*68269*/     OPC_CheckChild0Type, MVT::v4i16,
/*68271*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68273*/     OPC_EmitInteger, MVT::i32, 14, 
/*68276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->68311
/*68291*/     OPC_CheckChild0Type, MVT::v2i32,
/*68293*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68295*/     OPC_EmitInteger, MVT::i32, 14, 
/*68298*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68301*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->68378
/*68315*/   OPC_RecordChild0, // #0 = $Vm
/*68316*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->68337
/*68319*/     OPC_CheckChild0Type, MVT::v8i8,
/*68321*/     OPC_EmitInteger, MVT::i32, 14, 
/*68324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68357
/*68339*/     OPC_CheckChild0Type, MVT::v4i16,
/*68341*/     OPC_EmitInteger, MVT::i32, 14, 
/*68344*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68347*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->68377
/*68359*/     OPC_CheckChild0Type, MVT::v2i32,
/*68361*/     OPC_EmitInteger, MVT::i32, 14, 
/*68364*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68367*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->68428
/*68381*/   OPC_RecordChild0, // #0 = $Vm
/*68382*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68405
/*68385*/     OPC_CheckChild0Type, MVT::v2f32,
/*68387*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68389*/     OPC_EmitInteger, MVT::i32, 14, 
/*68392*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68395*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68427
/*68407*/     OPC_CheckChild0Type, MVT::v4f32,
/*68409*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68411*/     OPC_EmitInteger, MVT::i32, 14, 
/*68414*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68417*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->68478
/*68431*/   OPC_RecordChild0, // #0 = $Vm
/*68432*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68455
/*68435*/     OPC_CheckChild0Type, MVT::v2f32,
/*68437*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68439*/     OPC_EmitInteger, MVT::i32, 14, 
/*68442*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68445*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68477
/*68457*/     OPC_CheckChild0Type, MVT::v4f32,
/*68459*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68461*/     OPC_EmitInteger, MVT::i32, 14, 
/*68464*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68467*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->68641
/*68482*/   OPC_RecordChild0, // #0 = $Vm
/*68483*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->68504
/*68486*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68488*/     OPC_EmitInteger, MVT::i32, 14, 
/*68491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68524
/*68506*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68508*/     OPC_EmitInteger, MVT::i32, 14, 
/*68511*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68514*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->68544
/*68526*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68528*/     OPC_EmitInteger, MVT::i32, 14, 
/*68531*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68534*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68564
/*68546*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68548*/     OPC_EmitInteger, MVT::i32, 14, 
/*68551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68584
/*68566*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68568*/     OPC_EmitInteger, MVT::i32, 14, 
/*68571*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68574*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68604
/*68586*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68588*/     OPC_EmitInteger, MVT::i32, 14, 
/*68591*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68594*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->68622
/*68606*/     OPC_EmitInteger, MVT::i32, 14, 
/*68609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->68640
/*68624*/     OPC_EmitInteger, MVT::i32, 14, 
/*68627*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68630*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->68727
/*68644*/   OPC_RecordChild0, // #0 = $Vm
/*68645*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->68666
/*68648*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68650*/     OPC_EmitInteger, MVT::i32, 14, 
/*68653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68686
/*68668*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68670*/     OPC_EmitInteger, MVT::i32, 14, 
/*68673*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68676*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68706
/*68688*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68690*/     OPC_EmitInteger, MVT::i32, 14, 
/*68693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68726
/*68708*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68710*/     OPC_EmitInteger, MVT::i32, 14, 
/*68713*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68716*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->68773
/*68730*/   OPC_RecordChild0, // #0 = $Vm
/*68731*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68752
/*68734*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68736*/     OPC_EmitInteger, MVT::i32, 14, 
/*68739*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68742*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68772
/*68754*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68756*/     OPC_EmitInteger, MVT::i32, 14, 
/*68759*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68762*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->69100
/*68777*/   OPC_RecordChild0, // #0 = $src
/*68778*/   OPC_Scope, 116|128,1/*244*/, /*->69025*/ // 3 children in Scope
/*68781*/     OPC_CheckChild0Type, MVT::i32,
/*68783*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->68814
/*68786*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*68793*/       OPC_EmitInteger, MVT::i32, 0, 
/*68796*/       OPC_EmitInteger, MVT::i32, 14, 
/*68799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->68844
/*68816*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*68823*/       OPC_EmitInteger, MVT::i32, 0, 
/*68826*/       OPC_EmitInteger, MVT::i32, 14, 
/*68829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->68874
/*68846*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*68853*/       OPC_EmitInteger, MVT::i32, 0, 
/*68856*/       OPC_EmitInteger, MVT::i32, 14, 
/*68859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->68924
/*68876*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*68883*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*68890*/       OPC_EmitInteger, MVT::i32, 0, 
/*68893*/       OPC_EmitInteger, MVT::i32, 14, 
/*68896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68899*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*68911*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68914*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->68974
/*68926*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*68933*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*68940*/       OPC_EmitInteger, MVT::i32, 0, 
/*68943*/       OPC_EmitInteger, MVT::i32, 14, 
/*68946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68949*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*68961*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68964*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->69024
/*68976*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*68983*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*68990*/       OPC_EmitInteger, MVT::i32, 0, 
/*68993*/       OPC_EmitInteger, MVT::i32, 14, 
/*68996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68999*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*69011*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*69014*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*69025*/   /*Scope*/ 48, /*->69074*/
/*69026*/     OPC_CheckChild0Type, MVT::f32,
/*69028*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->69051
/*69031*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69038*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69041*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->69073
/*69053*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*69060*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69063*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*69074*/   /*Scope*/ 24, /*->69099*/
/*69075*/     OPC_CheckChild0Type, MVT::f64,
/*69077*/     OPC_CheckType, MVT::v2f64,
/*69079*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*69086*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*69089*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*69099*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->69152
/*69103*/   OPC_RecordChild0, // #0 = $SIMM
/*69104*/   OPC_MoveChild, 0,
/*69106*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*69109*/   OPC_MoveParent,
/*69110*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->69131
/*69113*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69115*/     OPC_EmitInteger, MVT::i32, 14, 
/*69118*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69121*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->69151
/*69133*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69135*/     OPC_EmitInteger, MVT::i32, 14, 
/*69138*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69141*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::TRAP),// ->69188
/*69155*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*69156*/   OPC_Scope, 9, /*->69167*/ // 3 children in Scope
/*69158*/     OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*69160*/     OPC_EmitMergeInputChains1_0,
/*69161*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAPNaCl)
/*69167*/   /*Scope*/ 9, /*->69177*/
/*69168*/     OPC_CheckPatternPredicate, 62, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*69170*/     OPC_EmitMergeInputChains1_0,
/*69171*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*69177*/   /*Scope*/ 9, /*->69187*/
/*69178*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*69180*/     OPC_EmitMergeInputChains1_0,
/*69181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*69187*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->69249
/*69191*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*69192*/   OPC_CaptureGlueInput,
/*69193*/   OPC_Scope, 17, /*->69212*/ // 3 children in Scope
/*69195*/     OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*69197*/     OPC_EmitMergeInputChains1_0,
/*69198*/     OPC_EmitInteger, MVT::i32, 14, 
/*69201*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69204*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*69212*/   /*Scope*/ 17, /*->69230*/
/*69213*/     OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*69215*/     OPC_EmitMergeInputChains1_0,
/*69216*/     OPC_EmitInteger, MVT::i32, 14, 
/*69219*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69222*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*69230*/   /*Scope*/ 17, /*->69248*/
/*69231*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*69233*/     OPC_EmitMergeInputChains1_0,
/*69234*/     OPC_EmitInteger, MVT::i32, 14, 
/*69237*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69240*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*69248*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->69299
/*69252*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*69253*/   OPC_RecordChild1, // #1 = $dst
/*69254*/   OPC_CheckChild1Type, MVT::i32,
/*69256*/   OPC_Scope, 10, /*->69268*/ // 3 children in Scope
/*69258*/     OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*69260*/     OPC_EmitMergeInputChains1_0,
/*69261*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*69268*/   /*Scope*/ 10, /*->69279*/
/*69269*/     OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*69271*/     OPC_EmitMergeInputChains1_0,
/*69272*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*69279*/   /*Scope*/ 18, /*->69298*/
/*69280*/     OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb())
/*69282*/     OPC_EmitMergeInputChains1_0,
/*69283*/     OPC_EmitInteger, MVT::i32, 14, 
/*69286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69289*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*69298*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->69361
/*69302*/   OPC_RecordNode,   // #0 = 'br' chained node
/*69303*/   OPC_RecordChild1, // #1 = $target
/*69304*/   OPC_MoveChild, 1,
/*69306*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*69309*/   OPC_MoveParent,
/*69310*/   OPC_Scope, 10, /*->69322*/ // 3 children in Scope
/*69312*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*69314*/     OPC_EmitMergeInputChains1_0,
/*69315*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*69322*/   /*Scope*/ 18, /*->69341*/
/*69323*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*69325*/     OPC_EmitMergeInputChains1_0,
/*69326*/     OPC_EmitInteger, MVT::i32, 14, 
/*69329*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69332*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*69341*/   /*Scope*/ 18, /*->69360*/
/*69342*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*69344*/     OPC_EmitMergeInputChains1_0,
/*69345*/     OPC_EmitInteger, MVT::i32, 14, 
/*69348*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69351*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*69360*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->69399
/*69364*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*69365*/   OPC_RecordChild1, // #1 = $src
/*69366*/   OPC_CheckChild1Type, MVT::i32,
/*69368*/   OPC_RecordChild2, // #2 = $scratch
/*69369*/   OPC_CheckChild2Type, MVT::i32,
/*69371*/   OPC_Scope, 12, /*->69385*/ // 2 children in Scope
/*69373*/     OPC_CheckPatternPredicate, 63, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*69375*/     OPC_EmitMergeInputChains1_0,
/*69376*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*69385*/   /*Scope*/ 12, /*->69398*/
/*69386*/     OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*69388*/     OPC_EmitMergeInputChains1_0,
/*69389*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*69398*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->69444
/*69402*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*69403*/   OPC_RecordChild1, // #1 = $zero
/*69404*/   OPC_CheckChild1Type, MVT::i32,
/*69406*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*69408*/   OPC_EmitMergeInputChains1_0,
/*69409*/   OPC_EmitInteger, MVT::i32, 15, 
/*69412*/   OPC_EmitInteger, MVT::i32, 0, 
/*69415*/   OPC_EmitInteger, MVT::i32, 7, 
/*69418*/   OPC_EmitInteger, MVT::i32, 10, 
/*69421*/   OPC_EmitInteger, MVT::i32, 5, 
/*69424*/   OPC_EmitInteger, MVT::i32, 14, 
/*69427*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69430*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->69494
/*69447*/   OPC_RecordChild0, // #0 = $Dd
/*69448*/   OPC_Scope, 21, /*->69471*/ // 2 children in Scope
/*69450*/     OPC_CheckChild0Type, MVT::f64,
/*69452*/     OPC_RecordChild1, // #1 = $Dm
/*69453*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69455*/     OPC_EmitInteger, MVT::i32, 14, 
/*69458*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69461*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*69471*/   /*Scope*/ 21, /*->69493*/
/*69472*/     OPC_CheckChild0Type, MVT::f32,
/*69474*/     OPC_RecordChild1, // #1 = $Sm
/*69475*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69477*/     OPC_EmitInteger, MVT::i32, 14, 
/*69480*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69483*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*69493*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->69540
/*69497*/   OPC_RecordChild0, // #0 = $Dd
/*69498*/   OPC_Scope, 19, /*->69519*/ // 2 children in Scope
/*69500*/     OPC_CheckChild0Type, MVT::f64,
/*69502*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69504*/     OPC_EmitInteger, MVT::i32, 14, 
/*69507*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69510*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*69519*/   /*Scope*/ 19, /*->69539*/
/*69520*/     OPC_CheckChild0Type, MVT::f32,
/*69522*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69524*/     OPC_EmitInteger, MVT::i32, 14, 
/*69527*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*69539*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->69561
/*69543*/   OPC_CaptureGlueInput,
/*69544*/   OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*69546*/   OPC_EmitInteger, MVT::i32, 14, 
/*69549*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69552*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->69611
/*69564*/   OPC_RecordChild0, // #0 = $Vm
/*69565*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->69588
/*69568*/     OPC_CheckChild0Type, MVT::v2i32,
/*69570*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69572*/     OPC_EmitInteger, MVT::i32, 14, 
/*69575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69578*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->69610
/*69590*/     OPC_CheckChild0Type, MVT::v4i32,
/*69592*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69594*/     OPC_EmitInteger, MVT::i32, 14, 
/*69597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->69661
/*69614*/   OPC_RecordChild0, // #0 = $Vm
/*69615*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->69638
/*69618*/     OPC_CheckChild0Type, MVT::v2i32,
/*69620*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69622*/     OPC_EmitInteger, MVT::i32, 14, 
/*69625*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69628*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->69660
/*69640*/     OPC_CheckChild0Type, MVT::v4i32,
/*69642*/     OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69644*/     OPC_EmitInteger, MVT::i32, 14, 
/*69647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69650*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 69663 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 615
  // #OPC_RecordNode                     = 52
  // #OPC_RecordChild                    = 1949
  // #OPC_RecordMemRef                   = 22
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1289
  // #OPC_MoveParent                     = 1843
  // #OPC_CheckSame                      = 63
  // #OPC_CheckPatternPredicate          = 1853
  // #OPC_CheckPredicate                 = 635
  // #OPC_CheckOpcode                    = 952
  // #OPC_SwitchOpcode                   = 49
  // #OPC_CheckType                      = 938
  // #OPC_SwitchType                     = 212
  // #OPC_CheckChildType                 = 1166
  // #OPC_CheckInteger                   = 258
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 352
  // #OPC_CheckAndImm                    = 61
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 4
  // #OPC_EmitInteger                    = 2100
  // #OPC_EmitStringInteger              = 141
  // #OPC_EmitRegister                   = 2211
  // #OPC_EmitConvertToTarget            = 685
  // #OPC_EmitMergeInputChains           = 364
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 337
  // #OPC_EmitNodeXForm                  = 171
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 2065

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

virtual bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2());
  case 17: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 18: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 19: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 20: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 21: return (TLI.isLittleEndian());
  case 22: return (TLI.isBigEndian());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 24: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 26: return (Subtarget->isThumb());
  case 27: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 28: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 29: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 30: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 31: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 32: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 33: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 34: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 35: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 36: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 37: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 38: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!Subtarget->hasVFP4() || Subtarget->isTargetDarwin());
  case 39: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 40: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 41: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 42: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 43: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 44: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 45: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 46: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 47: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 48: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 49: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 51: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 52: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 53: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 54: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 55: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 56: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 57: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 58: return (Subtarget->hasVFP4());
  case 59: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 60: return (Subtarget->hasVFP3());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 62: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 63: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 64: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  }
}

virtual bool CheckNodePredicate(SDNode *Node,
                                unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 19: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 20: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 21: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 22: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 23: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 24: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 25: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 26: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 27: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 28: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 29: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 30: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 31: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 34: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 35: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 40: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 42: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 43: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 44: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 45: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 46: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 47: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 48: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 49: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 50: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 52: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 53: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 57: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 58: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 59: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 60: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 61: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 62: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 63: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 64: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 65: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 66: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 67: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 68: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 69: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 70: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 71: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 72: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 73: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 74: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 75: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 76: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 77: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 78: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 79: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 80: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 81: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 82: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 83: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 84: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 85: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 86: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 87: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 88: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 89: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 90: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 91: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 92: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 93: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 94: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 95: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 96: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 97: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 98: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 99: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 100: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 101: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 102: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 103: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 104: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 105: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 106: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 108: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 109: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 110: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 111: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 112: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 113: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 114: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 115: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 116: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 117: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 118: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 119: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 120: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 121: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 122: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 123: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 124: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 125: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 126: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 127: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 128: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 129: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 130: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 131: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 132: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 133: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                                 SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

virtual SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.3729
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.3728
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

