

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8'
================================================================
* Date:           Sun Sep 15 02:59:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.418 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_7_VITIS_LOOP_85_8  |       24|       24|         3|          2|          2|    12|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    260|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|     10|      4|    -|
|Multiplexer      |        -|   -|      -|     67|    -|
|Register         |        -|   -|    148|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    158|    331|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer2_weights_U  |neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_layer2_weights_ROM_AUcud  |        0|  10|   4|    0|    24|   10|     1|          240|
    +------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                                                                  |        0|  10|   4|    0|    24|   10|     1|          240|
    +------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln84_1_fu_171_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln84_fu_183_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln85_1_fu_250_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln85_fu_234_p2       |         +|   0|  0|   7|           5|           5|
    |add_ln87_fu_239_p2       |         +|   0|  0|   7|           5|           5|
    |icmp_ln84_fu_165_p2      |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln85_fu_189_p2      |      icmp|   0|  0|  71|          64|           3|
    |select_ln84_1_fu_195_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln84_fu_213_p3    |    select|   0|  0|  64|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 260|         151|          25|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|    2|          4|
    |indvar_flatten14_fu_64   |   9|          2|    4|          8|
    |j_fu_56                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  67|         15|   74|        149|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_60                      |   2|   0|    2|          0|
    |icmp_ln84_reg_294            |   1|   0|    1|          0|
    |icmp_ln85_reg_303            |   1|   0|    1|          0|
    |indvar_flatten14_fu_64       |   4|   0|    4|          0|
    |j_fu_56                      |  64|   0|   64|          0|
    |j_load_reg_298               |  64|   0|   64|          0|
    |select_ln84_1_reg_308        |   2|   0|    2|          0|
    |trunc_ln85_1_reg_314         |   2|   0|    2|          0|
    |zext_ln82_cast_reg_289       |   3|   0|    5|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 148|   0|  150|          2|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8|  return value|
|layer2_weight_tile_address0    |  out|    2|   ap_memory|                                       layer2_weight_tile|         array|
|layer2_weight_tile_ce0         |  out|    1|   ap_memory|                                       layer2_weight_tile|         array|
|layer2_weight_tile_we0         |  out|    1|   ap_memory|                                       layer2_weight_tile|         array|
|layer2_weight_tile_d0          |  out|   10|   ap_memory|                                       layer2_weight_tile|         array|
|zext_ln82                      |   in|    3|     ap_none|                                                zext_ln82|        scalar|
|layer2_weight_tile_1_address0  |  out|    2|   ap_memory|                                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_ce0       |  out|    1|   ap_memory|                                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_we0       |  out|    1|   ap_memory|                                     layer2_weight_tile_1|         array|
|layer2_weight_tile_1_d0        |  out|   10|   ap_memory|                                     layer2_weight_tile_1|         array|
|layer2_weight_tile_2_address0  |  out|    2|   ap_memory|                                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_ce0       |  out|    1|   ap_memory|                                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_we0       |  out|    1|   ap_memory|                                     layer2_weight_tile_2|         array|
|layer2_weight_tile_2_d0        |  out|   10|   ap_memory|                                     layer2_weight_tile_2|         array|
|layer2_weight_tile_3_address0  |  out|    2|   ap_memory|                                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_ce0       |  out|    1|   ap_memory|                                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_we0       |  out|    1|   ap_memory|                                     layer2_weight_tile_3|         array|
|layer2_weight_tile_3_d0        |  out|   10|   ap_memory|                                     layer2_weight_tile_3|         array|
+-------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

