-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\fec_ber_hw\soft_demodulation_src_symmetric_saturation.vhd
-- Created: 2022-10-06 15:14:46
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: soft_demodulation_src_symmetric_saturation
-- Source Path: fec_ber_hw/Soft Demodulation/symmetric_saturation
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY soft_demodulation_src_symmetric_saturation IS
  PORT( u                                 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
        y                                 :   OUT   std_logic_vector(5 DOWNTO 0)  -- sfix6_En2
        );
END soft_demodulation_src_symmetric_saturation;


ARCHITECTURE rtl OF soft_demodulation_src_symmetric_saturation IS

  -- Signals
  SIGNAL u_signed                         : signed(23 DOWNTO 0);  -- sfix24_En12
  SIGNAL y_tmp                            : signed(5 DOWNTO 0);  -- sfix6_En2

BEGIN
  u_signed <= signed(u);

  lib_rfsoc_fec_c1_symmetric_saturation_output : PROCESS (u_signed)
  BEGIN
    IF u_signed > to_signed(16#007C00#, 24) THEN 
      y_tmp <= to_signed(16#1F#, 6);
    ELSIF u_signed < to_signed(-16#007C00#, 24) THEN 
      y_tmp <= to_signed(-16#1F#, 6);
    ELSIF ((u_signed(23) = '0') AND (u_signed(22 DOWNTO 15) /= "00000000")) OR ((u_signed(23) = '0') AND (u_signed(15 DOWNTO 10) = "011111")) THEN 
      y_tmp <= "011111";
    ELSIF (u_signed(23) = '1') AND (u_signed(22 DOWNTO 15) /= "11111111") THEN 
      y_tmp <= "100000";
    ELSE 
      y_tmp <= u_signed(15 DOWNTO 10) + ('0' & u_signed(9));
    END IF;
  END PROCESS lib_rfsoc_fec_c1_symmetric_saturation_output;


  y <= std_logic_vector(y_tmp);

END rtl;

