initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 1
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-1-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6euclidPcffPfiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 8287
gpu_sim_insn = 1407631
gpu_ipc =     169.8601
gpu_tot_sim_cycle = 8287
gpu_tot_sim_insn = 1407631
gpu_tot_ipc =     169.8601
gpu_tot_issued_cta = 938
gpu_occupancy = 36.5058% 
gpu_tot_occupancy = 36.5058% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7716
partiton_level_parallism_total  =       2.7716
partiton_level_parallism_util =       9.0319
partiton_level_parallism_util_total  =       9.0319
L2_BW  =     100.3973 GB/Sec
L2_BW_total  =     100.3973 GB/Sec
gpu_total_sim_rate=351907

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 295
	L1D_cache_core[1]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 252
	L1D_cache_core[2]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 299
	L1D_cache_core[3]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 269
	L1D_cache_core[4]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 342
	L1D_cache_core[5]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 249
	L1D_cache_core[6]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 286
	L1D_cache_core[7]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 272
	L1D_cache_core[8]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 320
	L1D_cache_core[9]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 252
	L1D_cache_core[10]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 365
	L1D_cache_core[11]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 269
	L1D_cache_core[12]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 460
	L1D_cache_core[13]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 249
	L1D_cache_core[14]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 284
	L1D_cache_core[15]: Access = 2982, Miss = 504, Miss_rate = 0.169, Pending_hits = 1134, Reservation_fails = 272
	L1D_cache_core[16]: Access = 2982, Miss = 525, Miss_rate = 0.176, Pending_hits = 1176, Reservation_fails = 330
	L1D_cache_core[17]: Access = 2909, Miss = 491, Miss_rate = 0.169, Pending_hits = 1106, Reservation_fails = 240
	L1D_cache_core[18]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 219
	L1D_cache_core[19]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[20]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 220
	L1D_cache_core[21]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[22]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 245
	L1D_cache_core[23]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[24]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 257
	L1D_cache_core[25]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[26]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 219
	L1D_cache_core[27]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[28]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 220
	L1D_cache_core[29]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[30]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 245
	L1D_cache_core[31]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[32]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 257
	L1D_cache_core[33]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[34]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 219
	L1D_cache_core[35]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[36]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 220
	L1D_cache_core[37]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_cache_core[38]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 245
	L1D_cache_core[39]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 218
	L1D_cache_core[40]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 257
	L1D_cache_core[41]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 244
	L1D_cache_core[42]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 219
	L1D_cache_core[43]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 245
	L1D_cache_core[44]: Access = 2840, Miss = 500, Miss_rate = 0.176, Pending_hits = 1120, Reservation_fails = 220
	L1D_cache_core[45]: Access = 2840, Miss = 480, Miss_rate = 0.169, Pending_hits = 1080, Reservation_fails = 226
	L1D_total_cache_accesses = 133123
	L1D_total_cache_misses = 22968
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 51562
	L1D_total_cache_reservation_fails = 11837
	L1D_cache_data_port_util = 0.409
	L1D_cache_fill_port_util = 0.147
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58593
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 51562
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 938
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1875

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10973
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 864
ctas_completed 938, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
92, 161, 127, 161, 126, 161, 161, 161, 161, 161, 126, 161, 127, 161, 126, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 3976800
gpgpu_n_tot_w_icount = 124275
gpgpu_n_stall_shd_mem = 34258
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21093
gpgpu_n_mem_write_global = 1875
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 120000
gpgpu_n_store_insn = 15000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16600
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16600
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17658
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104240	W0_Idle:71923	W0_Scoreboard:279828	W1:12972	W2:10354	W3:6262	W4:2119	W5:593	W6:148	W7:30	W8:83	W9:2	W10:10	W11:41	W12:144	W13:451	W14:827	W15:1312	W16:81409	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:33303	WS1:31508	WS2:30475	WS3:28989	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168744 {8:21093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75000 {40:1875,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 843720 {40:21093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15000 {8:1875,}
maxmflatency = 824 
max_icnt2mem_latency = 311 
maxmrqlatency = 64 
max_icnt2sh_latency = 99 
averagemflatency = 535 
avg_icnt2mem_latency = 117 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 11 
mrq_lat_table:18297 	834 	1103 	547 	259 	51 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1875 	5765 	15328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5841 	6642 	10344 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9463 	3934 	4154 	3593 	1583 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5560      5553      5882      5609      5623      5639      5648      5660      5722      5797      5825      5814         0         0         0         0 
dram[1]:      5553      5554      5859      5830      5618      5630      5672      5668      5741      5711      5806      5789         0         0         0         0 
dram[2]:      5569      5561      5621      5618      5630      5610      5657      5651      5967      5773      5835      5776         0         0         0         0 
dram[3]:      5553      5557      5859      5621      5659      5650      5638      5675      5706      5711      5820      5831         0         0         0         0 
dram[4]:      5568      5558      5855      5647      5627      5635      5667      5635      5797      5735      5830      5811         0         0         0         0 
dram[5]:      5556      5554      5618      5627      5646      5637      5688      5649      5680      5740      5828      5808         0         0         0         0 
dram[6]:      5555      5562      5611      5613      5634      5625      5645      5681      5706      5710      5814      5789         0         0         0         0 
dram[7]:      5559      5563      5820      5915      5619      5610      5766      5667      5703      5723      5812      5874         0         0         0         0 
dram[8]:      5559      5557      5617      5609      5617      5628      5653      5686      5899      5712      5823      5813         0         0         0         0 
dram[9]:      5555      5553      5611      5615      5606      5605      5664      5654      5773      5729      5816      5825         0         0         0         0 
dram[10]:      5553      5557      5845      5852      5630      5616      5671      5665      5710      5707      5785      5817         0         0         0         0 
dram[11]:      5575      5558      5824      5625      5634      5629      5674      5646      5677      5750      5832      5794         0         0         0         0 
dram[12]:      5563      5554      5635      5636      5621      5635      5669      5643      5726      5724      5830      5836         0         0         0         0 
dram[13]:      5553      5561      5605      5614      5644      5615      5651      5647      5734      5707      5889      5874         0         0         0         0 
dram[14]:      5560      5566      5631      5621      5642      5639      5655      5707      5819      5716      5790      5834         0         0         0         0 
dram[15]:      5572      5563      5605      5613      5645      5630      5662      5652      5708      5704      5822      5831         0         0         0         0 
dram[16]:      5497      5494      5553      5546      5562      5556      5594      5587      5716      5614      5739      5767         0         0         0         0 
dram[17]:      5495      5489      5555      5576      5580      5558      5616      5593      5672      5650      5728      5757         0         0         0         0 
dram[18]:      5489      5490      5543      5555      5557      5576      5570      5598      5648      5670      5795      5755         0         0         0         0 
dram[19]:      5490      5490      5563      5582      5577      5571      5586      5595      5657      5620      5746      5763         0         0         0         0 
dram[20]:      5493      5494      5559      5567      5564      5556      5593      5609      5643      5679      5781      5761         0         0         0         0 
dram[21]:      5489      5495      5552      5563      5574      5598      5604      5589      5652      5617      5759      5761         0         0         0         0 
dram[22]:      5490      5491      5538      5550      5569      5575      5591      5609      5739      5658      5827      5763         0         0         0         0 
dram[23]:      5491      5489      5776      5559      5549      5561      5633      5590      5647      5672      5759      5752         0         0         0         0 
dram[24]:      5490      5489      5794      5765      5573      5560      5631      5583      5644      5649      5772      5800         0         0         0         0 
dram[25]:      5489      5490      5560      5541      5581      5566      5580      5620      5653      5644      5748      5740         0         0         0         0 
dram[26]:      5494      5493      5561      5582      5582      5557      5591      5611      5636      5674      5786      5749         0         0         0         0 
dram[27]:      5494      5507      5573      5552      5563      5564      5597      5595      5671      5667      5765      5754         0         0         0         0 
dram[28]:      5491      5493      5570      5544      5548      5560      5618      5577      5692      5678      5733      5931         0         0         0         0 
dram[29]:      5493      5497      5548      5539      5558      5564      5590      5578      5647      5731      5779      5794         0         0         0         0 
dram[30]:      5490      5489      5546      5565      5576      5584      5577      5621      5646      5722      5785      5838         0         0         0         0 
dram[31]:      5489      5489      5549      5549      5565      5572      5578      5679      5648      5641      5813      5773         0         0         0         0 
average row accesses per activate:
dram[0]: 39.000000 65.000000 48.000000 73.000000 72.000000 64.000000 67.000000 45.000000 53.000000 59.000000 55.000000 23.000000      -nan      -nan      -nan      -nan 
dram[1]: 71.000000 47.000000 59.000000 57.000000 69.000000 55.000000 36.000000 61.000000 73.000000 51.000000 41.000000 22.000000      -nan      -nan      -nan      -nan 
dram[2]: 51.000000 54.000000 59.000000 48.000000 40.000000 103.000000 65.000000 86.000000 27.000000 45.000000 22.000000 49.000000      -nan      -nan      -nan      -nan 
dram[3]: 75.000000 95.000000 31.000000 68.000000 48.000000 58.000000 65.000000 46.000000 69.000000 49.000000 40.000000 27.000000      -nan      -nan      -nan      -nan 
dram[4]: 52.000000 23.000000 47.000000 50.000000 56.000000 59.000000 42.000000 69.000000 36.000000 51.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[5]: 55.000000 75.000000 40.000000 70.000000 54.000000 47.000000 78.000000 62.000000 81.000000 53.000000 49.000000 41.000000      -nan      -nan      -nan      -nan 
dram[6]: 45.000000 51.000000 63.000000 50.000000 50.000000 60.000000 55.000000 51.000000 83.000000 66.000000 20.000000 36.000000      -nan      -nan      -nan      -nan 
dram[7]: 58.000000 55.000000 62.000000 34.000000 49.000000 49.000000 48.000000 28.000000 58.000000 47.000000 32.000000 27.000000      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 73.000000 92.000000 39.000000 83.000000 62.000000 65.000000 33.000000 40.000000 79.000000 23.000000 42.000000      -nan      -nan      -nan      -nan 
dram[9]: 55.000000 85.000000 50.000000 45.000000 72.000000 55.000000 65.000000 39.000000 74.000000 67.000000 37.000000 38.000000      -nan      -nan      -nan      -nan 
dram[10]: 74.000000 60.000000 63.000000 58.000000 51.000000 56.000000 44.000000 32.000000 29.000000 79.000000 38.000000 58.000000      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 66.000000 42.000000 54.000000 89.000000 33.000000 37.000000 86.000000 55.000000 49.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 48.000000 93.000000 47.000000 56.000000 57.000000 63.000000 64.000000 50.000000 76.000000 40.000000 43.000000      -nan      -nan      -nan      -nan 
dram[13]: 65.000000 60.000000 68.000000 58.000000 34.000000 94.000000 62.000000 89.000000 81.000000 81.000000 18.000000 42.000000      -nan      -nan      -nan      -nan 
dram[14]: 70.000000 49.000000 52.000000 80.000000 43.000000 50.000000 39.000000 28.000000 30.000000 60.000000 41.000000 33.000000      -nan      -nan      -nan      -nan 
dram[15]: 55.000000 52.000000 56.000000 71.000000 59.000000 47.000000 64.000000 88.000000 89.000000 48.000000 59.000000 48.000000      -nan      -nan      -nan      -nan 
dram[16]: 45.000000 27.000000 65.000000 73.000000 85.000000 56.000000 72.000000 40.000000 71.000000 38.000000 43.000000 36.000000      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 53.000000 69.000000 50.000000 42.000000 58.000000 99.000000 49.000000 63.000000 42.000000 57.000000 37.000000      -nan      -nan      -nan      -nan 
dram[18]: 40.000000 77.000000 70.000000 53.000000 77.000000 67.000000 63.000000 62.000000 81.000000 60.000000 50.000000 37.000000      -nan      -nan      -nan      -nan 
dram[19]: 85.000000 81.000000 67.000000 56.000000 65.000000 49.000000 75.000000 69.000000 98.000000 66.000000 29.000000 23.000000      -nan      -nan      -nan      -nan 
dram[20]: 41.000000 51.000000 65.000000 64.000000 80.000000 74.000000 60.000000 46.000000 76.000000 46.000000 22.000000 33.000000      -nan      -nan      -nan      -nan 
dram[21]: 60.000000 79.000000 65.000000 77.000000 41.000000 48.000000 35.000000 76.000000 49.000000 69.000000 36.000000 44.000000      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 69.000000 49.000000 48.000000 51.000000 57.000000 69.000000 40.000000 46.000000 51.000000 41.000000 60.000000      -nan      -nan      -nan      -nan 
dram[23]: 72.000000 37.000000 72.000000 58.000000 53.000000 47.000000 53.000000 57.000000 48.000000 69.000000 10.000000 48.000000      -nan      -nan      -nan      -nan 
dram[24]: 58.000000 42.000000 42.000000 56.000000 53.000000 84.000000 46.000000 72.000000 46.000000 81.000000 29.000000 19.000000      -nan      -nan      -nan      -nan 
dram[25]: 63.000000 49.000000 52.000000 57.000000 42.000000 40.000000 48.000000 66.000000 55.000000 49.000000 50.000000 30.000000      -nan      -nan      -nan      -nan 
dram[26]: 71.000000 68.000000 59.000000 60.000000 40.000000 83.000000 52.000000 61.000000 51.000000 57.000000 33.000000 28.000000      -nan      -nan      -nan      -nan 
dram[27]: 37.000000 41.000000 42.000000 45.000000 82.000000 53.000000 69.000000 62.000000 59.000000 72.000000 17.000000 32.000000      -nan      -nan      -nan      -nan 
dram[28]: 58.000000 53.000000 56.000000 53.000000 59.000000 47.000000 42.000000 60.000000 56.000000 32.000000 35.000000 16.000000      -nan      -nan      -nan      -nan 
dram[29]: 67.000000 58.000000 68.000000 57.000000 68.000000 36.000000 69.000000 73.000000 50.000000 53.000000 27.000000 33.000000      -nan      -nan      -nan      -nan 
dram[30]: 81.000000 97.000000 62.000000 67.000000 42.000000 59.000000 39.000000 65.000000 49.000000 69.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 41.000000 54.000000 104.000000 73.000000 75.000000 97.000000 74.000000 53.000000 69.000000 42.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 21093/384 = 54.929688
number of bytes read:
dram[0]:      1248      2080      1536      2336      2304      2048      2144      1440      1696      1888      1760       736         0         0         0         0 
dram[1]:      2272      1504      1888      1824      2208      1760      1152      1952      2336      1632      1312       704         0         0         0         0 
dram[2]:      1632      1728      1888      1536      1280      3296      2080      2752       864      1440       704      1568         0         0         0         0 
dram[3]:      2400      3040       992      2176      1536      1856      2080      1472      2208      1568      1280       864         0         0         0         0 
dram[4]:      1664       736      1504      1600      1792      1888      1344      2208      1152      1632      1024      1024         0         0         0         0 
dram[5]:      1760      2400      1280      2240      1728      1504      2496      1984      2592      1696      1568      1312         0         0         0         0 
dram[6]:      1440      1632      2016      1600      1600      1920      1760      1632      2656      2112       640      1152         0         0         0         0 
dram[7]:      1856      1760      1984      1088      1568      1568      1536       896      1856      1504      1024       864         0         0         0         0 
dram[8]:      1280      2336      2944      1248      2656      1984      2080      1056      1280      2528       736      1344         0         0         0         0 
dram[9]:      1760      2720      1600      1440      2304      1760      2080      1248      2368      2144      1184      1216         0         0         0         0 
dram[10]:      2368      1920      2016      1856      1632      1792      1408      1024       928      2528      1216      1856         0         0         0         0 
dram[11]:      1824      2112      1344      1728      2848      1056      1184      2752      1760      1568      1344      1376         0         0         0         0 
dram[12]:      2208      1536      2976      1504      1792      1824      2016      2048      1600      2432      1280      1376         0         0         0         0 
dram[13]:      2080      1920      2176      1856      1088      3008      1984      2848      2592      2592       576      1344         0         0         0         0 
dram[14]:      2240      1568      1664      2560      1376      1600      1248       896       960      1920      1312      1056         0         0         0         0 
dram[15]:      1760      1664      1792      2272      1888      1504      2048      2816      2848      1536      1888      1536         0         0         0         0 
dram[16]:      1440       864      2080      2336      2720      1792      2304      1280      2272      1216      1376      1152         0         0         0         0 
dram[17]:      1024      1696      2208      1600      1344      1856      3168      1568      2016      1344      1824      1184         0         0         0         0 
dram[18]:      1280      2464      2240      1696      2464      2144      2016      1984      2592      1920      1600      1184         0         0         0         0 
dram[19]:      2720      2592      2144      1792      2080      1568      2400      2208      3136      2112       928       736         0         0         0         0 
dram[20]:      1312      1632      2080      2048      2560      2368      1920      1472      2432      1472       704      1056         0         0         0         0 
dram[21]:      1920      2528      2080      2464      1312      1536      1120      2432      1568      2208      1152      1408         0         0         0         0 
dram[22]:      2176      2208      1568      1536      1632      1824      2208      1280      1472      1632      1312      1920         0         0         0         0 
dram[23]:      2304      1184      2304      1856      1696      1504      1696      1824      1536      2208       320      1536         0         0         0         0 
dram[24]:      1856      1344      1344      1792      1696      2688      1472      2304      1472      2592       928       608         0         0         0         0 
dram[25]:      2016      1568      1664      1824      1344      1280      1536      2112      1760      1568      1600       960         0         0         0         0 
dram[26]:      2272      2176      1888      1920      1280      2656      1664      1952      1632      1824      1056       896         0         0         0         0 
dram[27]:      1184      1312      1344      1440      2624      1696      2208      1984      1888      2304       544      1024         0         0         0         0 
dram[28]:      1856      1696      1792      1696      1888      1504      1344      1920      1792      1024      1120       512         0         0         0         0 
dram[29]:      2144      1856      2176      1824      2176      1152      2208      2336      1600      1696       864      1056         0         0         0         0 
dram[30]:      2592      3104      1984      2144      1344      1888      1248      2080      1568      2208      1120      1024         0         0         0         0 
dram[31]:      2304      1312      1728      3328      2336      2400      3104      2368      1696      2208      1344       896         0         0         0         0 
total bytes read: 674976
Bmin_bank_accesses = 0!
chip skew: 25024/17504 = 1.43
number of bytes accessed:
dram[0]:      1248      2080      1536      2336      2304      2048      2144      1440      1696      1888      1760       736         0         0         0         0 
dram[1]:      2272      1504      1888      1824      2208      1760      1152      1952      2336      1632      1312       704         0         0         0         0 
dram[2]:      1632      1728      1888      1536      1280      3296      2080      2752       864      1440       704      1568         0         0         0         0 
dram[3]:      2400      3040       992      2176      1536      1856      2080      1472      2208      1568      1280       864         0         0         0         0 
dram[4]:      1664       736      1504      1600      1792      1888      1344      2208      1152      1632      1024      1024         0         0         0         0 
dram[5]:      1760      2400      1280      2240      1728      1504      2496      1984      2592      1696      1568      1312         0         0         0         0 
dram[6]:      1440      1632      2016      1600      1600      1920      1760      1632      2656      2112       640      1152         0         0         0         0 
dram[7]:      1856      1760      1984      1088      1568      1568      1536       896      1856      1504      1024       864         0         0         0         0 
dram[8]:      1280      2336      2944      1248      2656      1984      2080      1056      1280      2528       736      1344         0         0         0         0 
dram[9]:      1760      2720      1600      1440      2304      1760      2080      1248      2368      2144      1184      1216         0         0         0         0 
dram[10]:      2368      1920      2016      1856      1632      1792      1408      1024       928      2528      1216      1856         0         0         0         0 
dram[11]:      1824      2112      1344      1728      2848      1056      1184      2752      1760      1568      1344      1376         0         0         0         0 
dram[12]:      2208      1536      2976      1504      1792      1824      2016      2048      1600      2432      1280      1376         0         0         0         0 
dram[13]:      2080      1920      2176      1856      1088      3008      1984      2848      2592      2592       576      1344         0         0         0         0 
dram[14]:      2240      1568      1664      2560      1376      1600      1248       896       960      1920      1312      1056         0         0         0         0 
dram[15]:      1760      1664      1792      2272      1888      1504      2048      2816      2848      1536      1888      1536         0         0         0         0 
dram[16]:      1440       864      2080      2336      2720      1792      2304      1280      2272      1216      1376      1152         0         0         0         0 
dram[17]:      1024      1696      2208      1600      1344      1856      3168      1568      2016      1344      1824      1184         0         0         0         0 
dram[18]:      1280      2464      2240      1696      2464      2144      2016      1984      2592      1920      1600      1184         0         0         0         0 
dram[19]:      2720      2592      2144      1792      2080      1568      2400      2208      3136      2112       928       736         0         0         0         0 
dram[20]:      1312      1632      2080      2048      2560      2368      1920      1472      2432      1472       704      1056         0         0         0         0 
dram[21]:      1920      2528      2080      2464      1312      1536      1120      2432      1568      2208      1152      1408         0         0         0         0 
dram[22]:      2176      2208      1568      1536      1632      1824      2208      1280      1472      1632      1312      1920         0         0         0         0 
dram[23]:      2304      1184      2304      1856      1696      1504      1696      1824      1536      2208       320      1536         0         0         0         0 
dram[24]:      1856      1344      1344      1792      1696      2688      1472      2304      1472      2592       928       608         0         0         0         0 
dram[25]:      2016      1568      1664      1824      1344      1280      1536      2112      1760      1568      1600       960         0         0         0         0 
dram[26]:      2272      2176      1888      1920      1280      2656      1664      1952      1632      1824      1056       896         0         0         0         0 
dram[27]:      1184      1312      1344      1440      2624      1696      2208      1984      1888      2304       544      1024         0         0         0         0 
dram[28]:      1856      1696      1792      1696      1888      1504      1344      1920      1792      1024      1120       512         0         0         0         0 
dram[29]:      2144      1856      2176      1824      2176      1152      2208      2336      1600      1696       864      1056         0         0         0         0 
dram[30]:      2592      3104      1984      2144      1344      1888      1248      2080      1568      2208      1120      1024         0         0         0         0 
dram[31]:      2304      1312      1728      3328      2336      2400      3104      2368      1696      2208      1344       896         0         0         0         0 
total dram bytes accesed = 674976
min_bank_accesses = 0!
chip skew: 25024/17504 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         17        16        18        18        18        18        18        18        18        18        22        32    none      none      none      none  
dram[1]:         17        17        18        18        17        17        17        18        19        18        21        27    none      none      none      none  
dram[2]:         17        16        18        18        17        17        18        18        18        19        27        20    none      none      none      none  
dram[3]:         16        17        19        19        17        17        18        18        19        19        24        25    none      none      none      none  
dram[4]:         17        16        19        18        18        17        18        18        19        18        25        24    none      none      none      none  
dram[5]:         17        17        18        19        18        18        19        18        19        20        23        22    none      none      none      none  
dram[6]:         17        17        19        18        18        18        18        18        19        18        23        24    none      none      none      none  
dram[7]:         16        17        18        19        17        17        19        18        19        19        24        25    none      none      none      none  
dram[8]:         17        16        19        18        17        18        18        18        19        19        32        20    none      none      none      none  
dram[9]:         16        17        18        19        18        18        18        18        20        19        20        27    none      none      none      none  
dram[10]:         17        16        18        18        17        18        18        17        18        19        27        21    none      none      none      none  
dram[11]:         17        17        19        18        17        18        18        18        18        19        23        20    none      none      none      none  
dram[12]:         18        17        19        19        18        18        18        19        20        20        24        24    none      none      none      none  
dram[13]:         17        17        20        20        18        18        19        19        19        20        30        25    none      none      none      none  
dram[14]:         17        17        19        18        17        18        18        18        19        19        22        24    none      none      none      none  
dram[15]:         17        17        20        19        18        19        18        18        19        19        22        21    none      none      none      none  
dram[16]:         15        14        16        17        15        16        16        16        17        16        20        26    none      none      none      none  
dram[17]:         15        14        16        16        15        15        16        15        16        17        19        20    none      none      none      none  
dram[18]:         14        15        16        17        16        16        16        17        18        18        20        24    none      none      none      none  
dram[19]:         14        14        16        17        15        15        16        16        16        17        31        25    none      none      none      none  
dram[20]:         14        15        17        17        16        15        17        16        17        18        28        18    none      none      none      none  
dram[21]:         15        15        17        17        16        16        15        16        17        17        21        20    none      none      none      none  
dram[22]:         15        15        16        16        16        15        15        16        16        16        20        20    none      none      none      none  
dram[23]:         15        14        16        16        15        15        16        16        16        16        36        19    none      none      none      none  
dram[24]:         14        14        16        17        16        15        16        15        16        17        21        28    none      none      none      none  
dram[25]:         15        14        16        16        16        15        16        15        16        16        19        23    none      none      none      none  
dram[26]:         14        14        17        16        16        16        16        16        17        16        20        21    none      none      none      none  
dram[27]:         15        15        16        16        15        16        16        16        16        17        26        23    none      none      none      none  
dram[28]:         15        15        16        16        15        16        16        15        16        16        21        32    none      none      none      none  
dram[29]:         14        15        16        16        15        15        15        16        17        16        22        22    none      none      none      none  
dram[30]:         14        15        16        17        16        16        16        16        17        17        22        20    none      none      none      none  
dram[31]:         15        15        17        17        16        16        16        17        17        17        21        29    none      none      none      none  
maximum mf latency per bank:
dram[0]:        650       671       666       695       768       731       704       676       697       686       674       694       234       234         0         0
dram[1]:        676       667       693       724       679       660       675       714       712       744       711       677       234       234         0         0
dram[2]:        676       627       714       740       637       702       675       670       708       710       636       698       234       234         0         0
dram[3]:        683       666       678       693       650       639       712       703       742       697       669       700       234       237         0         0
dram[4]:        664       657       696       692       657       723       702       706       674       680       711       746         0         0         0         0
dram[5]:        705       733       717       748       706       736       763       765       753       773       730       746         0         0         0         0
dram[6]:        683       681       731       687       722       657       695       709       745       753       681       717         0       234         0         0
dram[7]:        655       673       712       721       623       671       693       677       741       704       748       692       234         0         0         0
dram[8]:        664       644       710       660       685       669       707       681       704       754       657       779       234       237         0         0
dram[9]:        705       677       781       749       709       727       715       678       785       756       701       728       234       235         0         0
dram[10]:        646       648       703       735       742       692       691       672       646       760       747       717         0         0         0         0
dram[11]:        638       654       674       672       713       697       662       696       686       741       695       665         0       235         0         0
dram[12]:        695       642       822       702       785       647       755       805       794       791       803       743       234         0         0         0
dram[13]:        708       726       786       748       699       761       729       770       763       768       706       768         0       234         0         0
dram[14]:        643       653       755       690       635       690       681       692       698       702       671       685       234         0         0         0
dram[15]:        661       664       824       771       736       821       714       696       745       741       782       775       235       234         0         0
dram[16]:        574       561       623       665       622       621       642       638       657       579       595       643       235       234         0         0
dram[17]:        583       576       616       653       576       580       636       582       659       661       677       686       235       234         0         0
dram[18]:        619       632       712       686       697       618       627       686       734       699       702       657         0       234         0         0
dram[19]:        598       587       642       672       639       701       630       652       665       665       629       623       234         0         0         0
dram[20]:        564       587       694       724       682       632       692       673       688       692       696       595         0         0         0         0
dram[21]:        623       601       681       729       607       610       612       658       704       654       681       632       236         0         0         0
dram[22]:        583       602       660       622       658       594       606       603       636       656       624       661         0       234         0         0
dram[23]:        581       537       633       642       573       617       632       586       616       635       561       641       235       234         0         0
dram[24]:        591       590       635       618       679       643       588       577       609       668       663       618       235         0         0         0
dram[25]:        582       574       659       705       628       556       628       620       633       619       662       605       234       236         0         0
dram[26]:        576       579       649       611       640       637       607       636       661       650       600       612       234       235         0         0
dram[27]:        628       603       638       656       611       578       652       615       615       615       549       590         0       235         0         0
dram[28]:        584       587       659       603       592       711       638       592       628       610       612       634       234       234         0         0
dram[29]:        622       622       636       601       598       582       602       618       680       716       622       577       234         0         0         0
dram[30]:        596       611       652       694       646       711       647       688       678       683       608       650       234       234         0         0
dram[31]:        620       613       687       704       746       727       618       681       720       680       642       650       234       235         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36016 n_act=12 n_pre=0 n_ref_event=0 n_req=663 n_rd=663 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07228
n_activity=4521 dram_eff=0.5866
bk0: 39a 36518i bk1: 65a 36368i bk2: 48a 36422i bk3: 73a 36354i bk4: 72a 36338i bk5: 64a 36348i bk6: 67a 36121i bk7: 45a 36272i bk8: 53a 36322i bk9: 59a 36287i bk10: 55a 36108i bk11: 23a 36489i bk12: 0a 36687i bk13: 0a 36688i bk14: 0a 36689i bk15: 0a 36692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.981900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.140471
Bank_Level_Parallism_Col = 2.136792
Bank_Level_Parallism_Ready = 1.558069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.872642 

BW Util details:
bwutil = 0.072279 
total_CMD = 36691 
util_bw = 2652 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 33804 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 246 
rwq = 0 
CCDLc_limit_alone = 246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36016 
Read = 663 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 663 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.018070 
Either_Row_CoL_Bus_Util = 0.018397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.143114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.143114
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36037 n_act=12 n_pre=0 n_ref_event=0 n_req=642 n_rd=642 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06999
n_activity=4578 dram_eff=0.5609
bk0: 71a 36344i bk1: 47a 36358i bk2: 59a 36494i bk3: 57a 36449i bk4: 69a 36416i bk5: 55a 36438i bk6: 36a 36491i bk7: 61a 36148i bk8: 73a 36225i bk9: 51a 36459i bk10: 41a 36221i bk11: 22a 36155i bk12: 0a 36684i bk13: 0a 36687i bk14: 0a 36688i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.217025
Bank_Level_Parallism_Col = 2.212377
Bank_Level_Parallism_Ready = 1.557632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.803094 

BW Util details:
bwutil = 0.069990 
total_CMD = 36691 
util_bw = 2568 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 33902 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36037 
Read = 642 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 642 
total_req = 642 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 642 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017497 
Either_Row_CoL_Bus_Util = 0.017825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.190183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.190183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36030 n_act=12 n_pre=0 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07075
n_activity=4659 dram_eff=0.5572
bk0: 51a 36454i bk1: 54a 36462i bk2: 59a 36385i bk3: 48a 36480i bk4: 40a 36466i bk5: 103a 35958i bk6: 65a 36225i bk7: 86a 36007i bk8: 27a 36612i bk9: 45a 36433i bk10: 22a 36517i bk11: 49a 36281i bk12: 0a 36689i bk13: 0a 36692i bk14: 0a 36694i bk15: 0a 36694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981510
Row_Buffer_Locality_read = 0.981510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.091851
Bank_Level_Parallism_Col = 2.089310
Bank_Level_Parallism_Ready = 1.523883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881822 

BW Util details:
bwutil = 0.070753 
total_CMD = 36691 
util_bw = 2596 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 33896 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36030 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 649 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017688 
Either_Row_CoL_Bus_Util = 0.018015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.131149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.131149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36008 n_act=12 n_pre=0 n_ref_event=0 n_req=671 n_rd=671 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07315
n_activity=4318 dram_eff=0.6216
bk0: 75a 36283i bk1: 95a 36171i bk2: 31a 36562i bk3: 68a 36247i bk4: 48a 36443i bk5: 58a 36312i bk6: 65a 36154i bk7: 46a 36121i bk8: 69a 36327i bk9: 49a 36126i bk10: 40a 36505i bk11: 27a 36413i bk12: 0a 36689i bk13: 0a 36690i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982116
Row_Buffer_Locality_read = 0.982116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.279931
Bank_Level_Parallism_Col = 2.275862
Bank_Level_Parallism_Ready = 1.603577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881896 

BW Util details:
bwutil = 0.073151 
total_CMD = 36691 
util_bw = 2684 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 33838 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36008 
Read = 671 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 671 
total_req = 671 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 671 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.018288 
Either_Row_CoL_Bus_Util = 0.018615 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.205255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.205255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36131 n_act=12 n_pre=0 n_ref_event=0 n_req=549 n_rd=549 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05985
n_activity=3892 dram_eff=0.5642
bk0: 52a 36521i bk1: 23a 36616i bk2: 47a 36478i bk3: 50a 36495i bk4: 56a 36430i bk5: 59a 36492i bk6: 42a 36511i bk7: 69a 36369i bk8: 36a 36542i bk9: 51a 36430i bk10: 32a 36511i bk11: 32a 36407i bk12: 0a 36688i bk13: 0a 36688i bk14: 0a 36689i bk15: 0a 36690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978142
Row_Buffer_Locality_read = 0.978142
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608258
Bank_Level_Parallism_Col = 1.600637
Bank_Level_Parallism_Ready = 1.273224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490706 

BW Util details:
bwutil = 0.059851 
total_CMD = 36691 
util_bw = 2196 
Wasted_Col = 273 
Wasted_Row = 0 
Idle = 34222 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36131 
Read = 549 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 549 
total_req = 549 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 549 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.014963 
Either_Row_CoL_Bus_Util = 0.015263 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001786 
queue_avg = 0.047042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0470415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=35975 n_act=12 n_pre=0 n_ref_event=0 n_req=705 n_rd=705 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07686
n_activity=4463 dram_eff=0.6319
bk0: 55a 36480i bk1: 75a 36229i bk2: 40a 36472i bk3: 70a 36378i bk4: 54a 36392i bk5: 47a 36264i bk6: 78a 36127i bk7: 62a 36221i bk8: 81a 36168i bk9: 53a 36204i bk10: 49a 36380i bk11: 41a 36480i bk12: 0a 36688i bk13: 0a 36689i bk14: 0a 36689i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.982979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.997691
Bank_Level_Parallism_Col = 1.993451
Bank_Level_Parallism_Ready = 1.523404
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.713405 

BW Util details:
bwutil = 0.076858 
total_CMD = 36691 
util_bw = 2820 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 33630 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35975 
Read = 705 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 705 
total_req = 705 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 705 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.019215 
Either_Row_CoL_Bus_Util = 0.019514 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001397 
queue_avg = 0.132948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.132948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36049 n_act=12 n_pre=0 n_ref_event=0 n_req=630 n_rd=630 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06868
n_activity=4680 dram_eff=0.5385
bk0: 45a 36521i bk1: 51a 36561i bk2: 63a 36341i bk3: 50a 36476i bk4: 50a 36437i bk5: 60a 36398i bk6: 55a 36232i bk7: 51a 36217i bk8: 83a 36299i bk9: 66a 36263i bk10: 20a 36507i bk11: 36a 36451i bk12: 0a 36685i bk13: 0a 36687i bk14: 0a 36688i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934343
Bank_Level_Parallism_Col = 1.932781
Bank_Level_Parallism_Ready = 1.469841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.674494 

BW Util details:
bwutil = 0.068682 
total_CMD = 36691 
util_bw = 2520 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 33879 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 253 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36049 
Read = 630 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 630 
total_req = 630 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 630 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017170 
Either_Row_CoL_Bus_Util = 0.017497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.100324
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36133 n_act=12 n_pre=0 n_ref_event=0 n_req=547 n_rd=547 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05963
n_activity=4145 dram_eff=0.5279
bk0: 58a 36393i bk1: 55a 36448i bk2: 62a 36423i bk3: 34a 36470i bk4: 49a 36519i bk5: 49a 36500i bk6: 48a 36359i bk7: 28a 36509i bk8: 58a 36439i bk9: 47a 36335i bk10: 32a 36303i bk11: 27a 36484i bk12: 0a 36686i bk13: 0a 36687i bk14: 0a 36689i bk15: 0a 36690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978062
Row_Buffer_Locality_read = 0.978062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922713
Bank_Level_Parallism_Col = 1.922955
Bank_Level_Parallism_Ready = 1.427788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.589446 

BW Util details:
bwutil = 0.059633 
total_CMD = 36691 
util_bw = 2188 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 34216 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36133 
Read = 547 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 547 
total_req = 547 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 547 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.014908 
Either_Row_CoL_Bus_Util = 0.015208 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001792 
queue_avg = 0.062032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0620316
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36009 n_act=12 n_pre=0 n_ref_event=0 n_req=671 n_rd=671 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07315
n_activity=4365 dram_eff=0.6149
bk0: 40a 36534i bk1: 73a 36385i bk2: 92a 36098i bk3: 39a 36434i bk4: 83a 36143i bk5: 62a 36167i bk6: 65a 36206i bk7: 33a 36385i bk8: 40a 36389i bk9: 79a 36120i bk10: 23a 36282i bk11: 42a 36112i bk12: 0a 36685i bk13: 0a 36689i bk14: 0a 36690i bk15: 0a 36692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982116
Row_Buffer_Locality_read = 0.982116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.355252
Bank_Level_Parallism_Col = 2.347970
Bank_Level_Parallism_Ready = 1.712370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.051781 

BW Util details:
bwutil = 0.073151 
total_CMD = 36691 
util_bw = 2684 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 33794 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36009 
Read = 671 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 671 
total_req = 671 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 671 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.018288 
Either_Row_CoL_Bus_Util = 0.018588 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001466 
queue_avg = 0.228203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.228203
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=35997 n_act=12 n_pre=0 n_ref_event=0 n_req=682 n_rd=682 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07435
n_activity=4465 dram_eff=0.611
bk0: 55a 36379i bk1: 85a 36040i bk2: 50a 36284i bk3: 45a 36416i bk4: 72a 36294i bk5: 55a 36287i bk6: 65a 36227i bk7: 39a 36255i bk8: 74a 36105i bk9: 67a 36148i bk10: 37a 36173i bk11: 38a 36344i bk12: 0a 36687i bk13: 0a 36688i bk14: 0a 36691i bk15: 0a 36692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982405
Row_Buffer_Locality_read = 0.982405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.531171
Bank_Level_Parallism_Col = 2.522986
Bank_Level_Parallism_Ready = 1.799120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.071278 

BW Util details:
bwutil = 0.074351 
total_CMD = 36691 
util_bw = 2728 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 33768 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35997 
Read = 682 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 682 
total_req = 682 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 682 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.018588 
Either_Row_CoL_Bus_Util = 0.018915 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.155951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.155951
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36037 n_act=12 n_pre=0 n_ref_event=0 n_req=642 n_rd=642 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06999
n_activity=4526 dram_eff=0.5674
bk0: 74a 36279i bk1: 60a 36330i bk2: 63a 36355i bk3: 58a 36320i bk4: 51a 36484i bk5: 56a 36329i bk6: 44a 36431i bk7: 32a 36463i bk8: 29a 36543i bk9: 79a 36339i bk10: 38a 36572i bk11: 58a 36391i bk12: 0a 36688i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.871513
Bank_Level_Parallism_Col = 1.869446
Bank_Level_Parallism_Ready = 1.334370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682089 

BW Util details:
bwutil = 0.069990 
total_CMD = 36691 
util_bw = 2568 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 33894 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36037 
Read = 642 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 642 
total_req = 642 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 642 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017497 
Either_Row_CoL_Bus_Util = 0.017825 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.259410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.25941
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36026 n_act=12 n_pre=0 n_ref_event=0 n_req=653 n_rd=653 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07119
n_activity=4439 dram_eff=0.5884
bk0: 57a 36366i bk1: 66a 36405i bk2: 42a 36517i bk3: 54a 36445i bk4: 89a 36280i bk5: 33a 36544i bk6: 37a 36447i bk7: 86a 36132i bk8: 55a 36376i bk9: 49a 36449i bk10: 42a 36462i bk11: 43a 36282i bk12: 0a 36689i bk13: 0a 36690i bk14: 0a 36692i bk15: 0a 36692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981623
Row_Buffer_Locality_read = 0.981623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.823123
Bank_Level_Parallism_Col = 1.819793
Bank_Level_Parallism_Ready = 1.422018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.621435 

BW Util details:
bwutil = 0.071189 
total_CMD = 36691 
util_bw = 2612 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 33807 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36026 
Read = 653 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 653 
total_req = 653 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 653 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017797 
Either_Row_CoL_Bus_Util = 0.018124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0667739
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=35974 n_act=12 n_pre=0 n_ref_event=0 n_req=706 n_rd=706 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.07697
n_activity=4686 dram_eff=0.6026
bk0: 69a 36236i bk1: 48a 36452i bk2: 93a 36212i bk3: 47a 36495i bk4: 56a 36386i bk5: 57a 36290i bk6: 63a 36104i bk7: 64a 35920i bk8: 50a 36220i bk9: 76a 35910i bk10: 40a 36177i bk11: 43a 36517i bk12: 0a 36686i bk13: 0a 36687i bk14: 0a 36689i bk15: 0a 36692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983003
Row_Buffer_Locality_read = 0.983003
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.455722
Bank_Level_Parallism_Col = 2.438866
Bank_Level_Parallism_Ready = 1.746818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.032389 

BW Util details:
bwutil = 0.076967 
total_CMD = 36691 
util_bw = 2824 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 33642 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35974 
Read = 706 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 706 
total_req = 706 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 706 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.019242 
Either_Row_CoL_Bus_Util = 0.019542 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001395 
queue_avg = 0.251342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.251342
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=35927 n_act=12 n_pre=0 n_ref_event=0 n_req=752 n_rd=752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08198
n_activity=4757 dram_eff=0.6323
bk0: 65a 36336i bk1: 60a 36225i bk2: 68a 36333i bk3: 58a 36401i bk4: 34a 36433i bk5: 94a 36021i bk6: 62a 36183i bk7: 89a 35721i bk8: 81a 36200i bk9: 81a 35787i bk10: 18a 36552i bk11: 42a 36269i bk12: 0a 36690i bk13: 0a 36691i bk14: 0a 36692i bk15: 0a 36695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.445190
Bank_Level_Parallism_Col = 2.437150
Bank_Level_Parallism_Ready = 1.744681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.021634 

BW Util details:
bwutil = 0.081982 
total_CMD = 36691 
util_bw = 3008 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 33504 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35927 
Read = 752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 752 
total_req = 752 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 752 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.020495 
Either_Row_CoL_Bus_Util = 0.020823 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.382628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.382628
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=36104 n_act=12 n_pre=0 n_ref_event=0 n_req=575 n_rd=575 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06269
n_activity=4055 dram_eff=0.5672
bk0: 70a 36358i bk1: 49a 36449i bk2: 52a 36420i bk3: 80a 36330i bk4: 43a 36495i bk5: 50a 36471i bk6: 39a 36518i bk7: 28a 36549i bk8: 30a 36582i bk9: 60a 36373i bk10: 41a 36458i bk11: 33a 36389i bk12: 0a 36686i bk13: 0a 36688i bk14: 0a 36688i bk15: 0a 36689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979130
Row_Buffer_Locality_read = 0.979130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695949
Bank_Level_Parallism_Col = 1.693738
Bank_Level_Parallism_Ready = 1.323478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568493 

BW Util details:
bwutil = 0.062686 
total_CMD = 36691 
util_bw = 2300 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 34119 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36104 
Read = 575 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 575 
total_req = 575 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 575 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.015671 
Either_Row_CoL_Bus_Util = 0.015998 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0606961
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36691 n_nop=35943 n_act=12 n_pre=0 n_ref_event=0 n_req=736 n_rd=736 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.08024
n_activity=4764 dram_eff=0.618
bk0: 55a 36417i bk1: 52a 36294i bk2: 56a 36464i bk3: 71a 36438i bk4: 59a 36422i bk5: 47a 36308i bk6: 64a 36418i bk7: 88a 36067i bk8: 89a 36120i bk9: 48a 36496i bk10: 59a 36325i bk11: 48a 36328i bk12: 0a 36687i bk13: 0a 36692i bk14: 0a 36692i bk15: 0a 36693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.983696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.840075
Bank_Level_Parallism_Col = 1.836520
Bank_Level_Parallism_Ready = 1.442935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642295 

BW Util details:
bwutil = 0.080238 
total_CMD = 36691 
util_bw = 2944 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 33490 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35943 
Read = 736 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 736 
total_req = 736 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 736 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.020059 
Either_Row_CoL_Bus_Util = 0.020386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0972173
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36028 n_act=12 n_pre=0 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01774
n_activity=4158 dram_eff=0.1566
bk0: 45a 36608i bk1: 27a 36656i bk2: 65a 36630i bk3: 73a 36654i bk4: 85a 36568i bk5: 56a 36668i bk6: 72a 36625i bk7: 40a 36658i bk8: 71a 36626i bk9: 38a 36664i bk10: 43a 36631i bk11: 36a 36661i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178506
Bank_Level_Parallism_Col = 1.178309
Bank_Level_Parallism_Ready = 1.078341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121324 

BW Util details:
bwutil = 0.017743 
total_CMD = 36691 
util_bw = 651 
Wasted_Col = 447 
Wasted_Row = 0 
Idle = 35593 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36028 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 651 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017743 
Either_Row_CoL_Bus_Util = 0.018070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00959363
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36028 n_act=12 n_pre=0 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01774
n_activity=4375 dram_eff=0.1488
bk0: 32a 36654i bk1: 53a 36618i bk2: 69a 36642i bk3: 50a 36650i bk4: 42a 36645i bk5: 58a 36657i bk6: 99a 36588i bk7: 49a 36639i bk8: 63a 36650i bk9: 42a 36662i bk10: 57a 36613i bk11: 37a 36647i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145161
Bank_Level_Parallism_Col = 1.144665
Bank_Level_Parallism_Ready = 1.041475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123870 

BW Util details:
bwutil = 0.017743 
total_CMD = 36691 
util_bw = 651 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 35575 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36028 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 651 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017743 
Either_Row_CoL_Bus_Util = 0.018070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0168979
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=35945 n_act=12 n_pre=0 n_ref_event=0 n_req=737 n_rd=737 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02009
n_activity=4412 dram_eff=0.167
bk0: 40a 36644i bk1: 77a 36611i bk2: 70a 36665i bk3: 53a 36658i bk4: 77a 36650i bk5: 67a 36645i bk6: 63a 36656i bk7: 62a 36657i bk8: 81a 36623i bk9: 60a 36634i bk10: 50a 36651i bk11: 37a 36661i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983718
Row_Buffer_Locality_read = 0.983718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125442
Bank_Level_Parallism_Col = 1.119111
Bank_Level_Parallism_Ready = 1.040706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096000 

BW Util details:
bwutil = 0.020087 
total_CMD = 36691 
util_bw = 737 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 35559 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35945 
Read = 737 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 737 
total_req = 737 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 737 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.020087 
Either_Row_CoL_Bus_Util = 0.020332 
Issued_on_Two_Bus_Simul_Util = 0.000082 
issued_two_Eff = 0.004021 
queue_avg = 0.008176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00817639
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=35917 n_act=12 n_pre=0 n_ref_event=0 n_req=763 n_rd=763 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0208
n_activity=4684 dram_eff=0.1629
bk0: 85a 36601i bk1: 81a 36578i bk2: 67a 36609i bk3: 56a 36652i bk4: 65a 36641i bk5: 49a 36647i bk6: 75a 36632i bk7: 69a 36660i bk8: 98a 36630i bk9: 66a 36664i bk10: 29a 36637i bk11: 23a 36648i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984273
Row_Buffer_Locality_read = 0.984273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178947
Bank_Level_Parallism_Col = 1.171964
Bank_Level_Parallism_Ready = 1.053735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131214 

BW Util details:
bwutil = 0.020795 
total_CMD = 36691 
util_bw = 763 
Wasted_Col = 472 
Wasted_Row = 0 
Idle = 35456 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35917 
Read = 763 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 763 
total_req = 763 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 763 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.020795 
Either_Row_CoL_Bus_Util = 0.021095 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001292 
queue_avg = 0.013982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0139816
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36022 n_act=12 n_pre=0 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01793
n_activity=4070 dram_eff=0.1617
bk0: 41a 36655i bk1: 51a 36640i bk2: 65a 36637i bk3: 64a 36654i bk4: 80a 36626i bk5: 74a 36653i bk6: 60a 36623i bk7: 46a 36650i bk8: 76a 36652i bk9: 46a 36666i bk10: 22a 36646i bk11: 33a 36640i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981763
Row_Buffer_Locality_read = 0.981763
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.147198
Bank_Level_Parallism_Col = 1.142584
Bank_Level_Parallism_Ready = 1.053192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116746 

BW Util details:
bwutil = 0.017934 
total_CMD = 36691 
util_bw = 658 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 35638 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36022 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 658 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017934 
Either_Row_CoL_Bus_Util = 0.018233 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001495 
queue_avg = 0.006868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00686817
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36001 n_act=12 n_pre=0 n_ref_event=0 n_req=679 n_rd=679 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01851
n_activity=4188 dram_eff=0.1621
bk0: 60a 36604i bk1: 79a 36604i bk2: 65a 36654i bk3: 77a 36621i bk4: 41a 36658i bk5: 48a 36665i bk6: 35a 36645i bk7: 76a 36635i bk8: 49a 36659i bk9: 69a 36640i bk10: 36a 36657i bk11: 44a 36629i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982327
Row_Buffer_Locality_read = 0.982327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158645
Bank_Level_Parallism_Col = 1.156194
Bank_Level_Parallism_Ready = 1.057437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122980 

BW Util details:
bwutil = 0.018506 
total_CMD = 36691 
util_bw = 679 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 35569 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36001 
Read = 679 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 679 
total_req = 679 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 679 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.018506 
Either_Row_CoL_Bus_Util = 0.018806 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001449 
queue_avg = 0.013109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0131095
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36031 n_act=12 n_pre=0 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01769
n_activity=4358 dram_eff=0.1489
bk0: 68a 36634i bk1: 69a 36599i bk2: 49a 36612i bk3: 48a 36655i bk4: 51a 36642i bk5: 57a 36621i bk6: 69a 36644i bk7: 40a 36643i bk8: 46a 36653i bk9: 51a 36649i bk10: 41a 36604i bk11: 60a 36628i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981510
Row_Buffer_Locality_read = 0.981510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174892
Bank_Level_Parallism_Col = 1.171030
Bank_Level_Parallism_Ready = 1.081664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104712 

BW Util details:
bwutil = 0.017688 
total_CMD = 36691 
util_bw = 649 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 35536 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36031 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 649 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017688 
Either_Row_CoL_Bus_Util = 0.017988 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001515 
queue_avg = 0.016762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0167616
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36055 n_act=12 n_pre=0 n_ref_event=0 n_req=624 n_rd=624 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01701
n_activity=4299 dram_eff=0.1452
bk0: 72a 36580i bk1: 37a 36629i bk2: 72a 36650i bk3: 58a 36648i bk4: 53a 36614i bk5: 47a 36657i bk6: 53a 36641i bk7: 57a 36650i bk8: 48a 36657i bk9: 69a 36648i bk10: 10a 36654i bk11: 48a 36643i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171214
Bank_Level_Parallism_Col = 1.168720
Bank_Level_Parallism_Ready = 1.040064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119431 

BW Util details:
bwutil = 0.017007 
total_CMD = 36691 
util_bw = 624 
Wasted_Col = 439 
Wasted_Row = 0 
Idle = 35628 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 333 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36055 
Read = 624 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 624 
total_req = 624 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 624 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017007 
Either_Row_CoL_Bus_Util = 0.017334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.014772
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36052 n_act=12 n_pre=0 n_ref_event=0 n_req=628 n_rd=628 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01712
n_activity=4118 dram_eff=0.1525
bk0: 58a 36603i bk1: 42a 36634i bk2: 42a 36652i bk3: 56a 36640i bk4: 53a 36644i bk5: 84a 36612i bk6: 46a 36657i bk7: 72a 36654i bk8: 46a 36653i bk9: 81a 36622i bk10: 29a 36662i bk11: 19a 36656i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980892
Row_Buffer_Locality_read = 0.980892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139815
Bank_Level_Parallism_Col = 1.136449
Bank_Level_Parallism_Ready = 1.046178
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112149 

BW Util details:
bwutil = 0.017116 
total_CMD = 36691 
util_bw = 628 
Wasted_Col = 452 
Wasted_Row = 0 
Idle = 35611 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36052 
Read = 628 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 628 
total_req = 628 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 628 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017116 
Either_Row_CoL_Bus_Util = 0.017416 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001565 
queue_avg = 0.013927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0139271
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36079 n_act=12 n_pre=0 n_ref_event=0 n_req=601 n_rd=601 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01638
n_activity=4151 dram_eff=0.1448
bk0: 63a 36650i bk1: 49a 36658i bk2: 52a 36649i bk3: 57a 36637i bk4: 42a 36634i bk5: 40a 36660i bk6: 48a 36658i bk7: 66a 36650i bk8: 55a 36628i bk9: 49a 36658i bk10: 50a 36633i bk11: 30a 36657i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980033
Row_Buffer_Locality_read = 0.980033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132323
Bank_Level_Parallism_Col = 1.125382
Bank_Level_Parallism_Ready = 1.041597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096840 

BW Util details:
bwutil = 0.016380 
total_CMD = 36691 
util_bw = 601 
Wasted_Col = 389 
Wasted_Row = 0 
Idle = 35701 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36079 
Read = 601 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 601 
total_req = 601 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 601 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.016380 
Either_Row_CoL_Bus_Util = 0.016680 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001634 
queue_avg = 0.006296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00629582
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36016 n_act=12 n_pre=0 n_ref_event=0 n_req=663 n_rd=663 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01807
n_activity=4293 dram_eff=0.1544
bk0: 71a 36593i bk1: 68a 36610i bk2: 59a 36629i bk3: 60a 36648i bk4: 40a 36658i bk5: 83a 36610i bk6: 52a 36657i bk7: 61a 36638i bk8: 51a 36666i bk9: 57a 36645i bk10: 33a 36644i bk11: 28a 36662i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.981900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197965
Bank_Level_Parallism_Col = 1.188257
Bank_Level_Parallism_Ready = 1.042232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151911 

BW Util details:
bwutil = 0.018070 
total_CMD = 36691 
util_bw = 663 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 35610 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36016 
Read = 663 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 663 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.018070 
Either_Row_CoL_Bus_Util = 0.018397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0109019
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36068 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01665
n_activity=4157 dram_eff=0.147
bk0: 37a 36650i bk1: 41a 36661i bk2: 42a 36662i bk3: 45a 36661i bk4: 82a 36630i bk5: 53a 36653i bk6: 69a 36641i bk7: 62a 36659i bk8: 59a 36639i bk9: 72a 36631i bk10: 17a 36660i bk11: 32a 36656i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136364
Bank_Level_Parallism_Col = 1.131387
Bank_Level_Parallism_Ready = 1.044190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111575 

BW Util details:
bwutil = 0.016653 
total_CMD = 36691 
util_bw = 611 
Wasted_Col = 357 
Wasted_Row = 0 
Idle = 35723 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36068 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.016653 
Either_Row_CoL_Bus_Util = 0.016980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00520564
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36113 n_act=12 n_pre=0 n_ref_event=0 n_req=567 n_rd=567 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01545
n_activity=4002 dram_eff=0.1417
bk0: 58a 36644i bk1: 53a 36632i bk2: 56a 36658i bk3: 53a 36659i bk4: 59a 36653i bk5: 47a 36657i bk6: 42a 36653i bk7: 60a 36652i bk8: 56a 36657i bk9: 32a 36662i bk10: 35a 36640i bk11: 16a 36669i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978836
Row_Buffer_Locality_read = 0.978836
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103560
Bank_Level_Parallism_Col = 1.101307
Bank_Level_Parallism_Ready = 1.026455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087146 

BW Util details:
bwutil = 0.015453 
total_CMD = 36691 
util_bw = 567 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 35764 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36113 
Read = 567 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 567 
total_req = 567 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 567 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.015453 
Either_Row_CoL_Bus_Util = 0.015753 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001730 
queue_avg = 0.007468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00746777
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=36021 n_act=12 n_pre=0 n_ref_event=0 n_req=659 n_rd=659 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01796
n_activity=4342 dram_eff=0.1518
bk0: 67a 36564i bk1: 58a 36644i bk2: 68a 36657i bk3: 57a 36645i bk4: 68a 36613i bk5: 36a 36621i bk6: 69a 36647i bk7: 73a 36646i bk8: 50a 36658i bk9: 53a 36665i bk10: 27a 36663i bk11: 33a 36655i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981791
Row_Buffer_Locality_read = 0.981791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128546
Bank_Level_Parallism_Col = 1.125893
Bank_Level_Parallism_Ready = 1.050076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092857 

BW Util details:
bwutil = 0.017961 
total_CMD = 36691 
util_bw = 659 
Wasted_Col = 469 
Wasted_Row = 0 
Idle = 35563 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 36021 
Read = 659 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 659 
total_req = 659 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 659 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.017961 
Either_Row_CoL_Bus_Util = 0.018261 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001493 
queue_avg = 0.009539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00953912
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=35982 n_act=12 n_pre=0 n_ref_event=0 n_req=697 n_rd=697 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.019
n_activity=4388 dram_eff=0.1588
bk0: 81a 36607i bk1: 97a 36569i bk2: 62a 36638i bk3: 67a 36640i bk4: 42a 36637i bk5: 59a 36647i bk6: 39a 36661i bk7: 65a 36640i bk8: 49a 36649i bk9: 69a 36657i bk10: 35a 36658i bk11: 32a 36639i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982783
Row_Buffer_Locality_read = 0.982783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132885
Bank_Level_Parallism_Col = 1.126271
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111864 

BW Util details:
bwutil = 0.018996 
total_CMD = 36691 
util_bw = 697 
Wasted_Col = 492 
Wasted_Row = 0 
Idle = 35502 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35982 
Read = 697 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 697 
total_req = 697 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 697 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.018996 
Either_Row_CoL_Bus_Util = 0.019324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.01916
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=36691 n_nop=35897 n_act=12 n_pre=0 n_ref_event=0 n_req=782 n_rd=782 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02131
n_activity=4477 dram_eff=0.1747
bk0: 72a 36628i bk1: 41a 36651i bk2: 54a 36649i bk3: 104a 36586i bk4: 73a 36640i bk5: 75a 36581i bk6: 97a 36625i bk7: 74a 36603i bk8: 53a 36655i bk9: 69a 36646i bk10: 42a 36652i bk11: 28a 36644i bk12: 0a 36691i bk13: 0a 36691i bk14: 0a 36691i bk15: 0a 36691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.984655
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195893
Bank_Level_Parallism_Col = 1.184420
Bank_Level_Parallism_Ready = 1.051151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159777 

BW Util details:
bwutil = 0.021313 
total_CMD = 36691 
util_bw = 782 
Wasted_Col = 484 
Wasted_Row = 0 
Idle = 35425 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36691 
n_nop = 35897 
Read = 782 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 782 
total_req = 782 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 782 
Row_Bus_Util =  0.000327 
CoL_Bus_Util = 0.021313 
Either_Row_CoL_Bus_Util = 0.021640 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0181516

========= L2 cache stats =========
L2_cache_bank[0]: Access = 376, Miss = 376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 371, Miss = 371, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 339, Miss = 339, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 359, Miss = 359, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 374, Miss = 374, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 327, Miss = 327, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 363, Miss = 363, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 372, Miss = 372, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 279, Miss = 279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 318, Miss = 318, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 351, Miss = 351, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 398, Miss = 398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 282, Miss = 282, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 396, Miss = 396, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 328, Miss = 328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 279, Miss = 279, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 418, Miss = 418, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 325, Miss = 325, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 346, Miss = 346, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 344, Miss = 344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 362, Miss = 362, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 357, Miss = 357, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 344, Miss = 344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 361, Miss = 361, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 393, Miss = 393, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 406, Miss = 406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 406, Miss = 406, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 355, Miss = 355, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 376, Miss = 376, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 400, Miss = 400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 11377
L2_total_cache_misses = 11377
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 904
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=22968
icnt_total_pkts_simt_to_mem=22968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22968
Req_Network_cycles = 8287
Req_Network_injected_packets_per_cycle =       2.7716 
Req_Network_conflicts_per_cycle =       1.1800
Req_Network_conflicts_per_cycle_util =       3.8455
Req_Bank_Level_Parallism =       9.0319
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.7370
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0433

Reply_Network_injected_packets_num = 22968
Reply_Network_cycles = 8287
Reply_Network_injected_packets_per_cycle =        2.7716
Reply_Network_conflicts_per_cycle =        1.7801
Reply_Network_conflicts_per_cycle_util =       6.1905
Reply_Bank_Level_Parallism =       9.6383
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3898
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0603
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 351907 (inst/sec)
gpgpu_simulation_rate = 2071 (cycle/sec)
gpgpu_silicon_slowdown = 546595x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 2
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-2-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 7845
gpu_sim_insn = 1404831
gpu_ipc =     179.0734
gpu_tot_sim_cycle = 16132
gpu_tot_sim_insn = 2812462
gpu_tot_ipc =     174.3406
gpu_tot_issued_cta = 1876
gpu_occupancy = 38.2632% 
gpu_tot_occupancy = 37.3161% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9277
partiton_level_parallism_total  =       2.8475
partiton_level_parallism_util =      10.6383
partiton_level_parallism_util_total  =       9.7695
L2_BW  =     106.0539 GB/Sec
L2_BW_total  =     103.1481 GB/Sec
gpu_total_sim_rate=401780

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 561
	L1D_cache_core[1]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 564
	L1D_cache_core[2]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 544
	L1D_cache_core[3]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2197, Reservation_fails = 575
	L1D_cache_core[4]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2263, Reservation_fails = 668
	L1D_cache_core[5]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2197, Reservation_fails = 489
	L1D_cache_core[6]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 612
	L1D_cache_core[7]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 500
	L1D_cache_core[8]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 590
	L1D_cache_core[9]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2203, Reservation_fails = 490
	L1D_cache_core[10]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 610
	L1D_cache_core[11]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 558
	L1D_cache_core[12]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2262, Reservation_fails = 786
	L1D_cache_core[13]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2197, Reservation_fails = 571
	L1D_cache_core[14]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 610
	L1D_cache_core[15]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 505
	L1D_cache_core[16]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 550
	L1D_cache_core[17]: Access = 5749, Miss = 971, Miss_rate = 0.169, Pending_hits = 2186, Reservation_fails = 502
	L1D_cache_core[18]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 504
	L1D_cache_core[19]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2201, Reservation_fails = 476
	L1D_cache_core[20]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 480
	L1D_cache_core[21]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 459
	L1D_cache_core[22]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 518
	L1D_cache_core[23]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 467
	L1D_cache_core[24]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 494
	L1D_cache_core[25]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2207, Reservation_fails = 454
	L1D_cache_core[26]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 452
	L1D_cache_core[27]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 476
	L1D_cache_core[28]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 504
	L1D_cache_core[29]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2202, Reservation_fails = 450
	L1D_cache_core[30]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 448
	L1D_cache_core[31]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 467
	L1D_cache_core[32]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 494
	L1D_cache_core[33]: Access = 5822, Miss = 984, Miss_rate = 0.169, Pending_hits = 2214, Reservation_fails = 543
	L1D_cache_core[34]: Access = 5822, Miss = 1025, Miss_rate = 0.176, Pending_hits = 2296, Reservation_fails = 498
	L1D_cache_core[35]: Access = 5749, Miss = 971, Miss_rate = 0.169, Pending_hits = 2185, Reservation_fails = 503
	L1D_cache_core[36]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 439
	L1D_cache_core[37]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2142, Reservation_fails = 527
	L1D_cache_core[38]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 515
	L1D_cache_core[39]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 480
	L1D_cache_core[40]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2240, Reservation_fails = 502
	L1D_cache_core[41]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2147, Reservation_fails = 519
	L1D_cache_core[42]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2204, Reservation_fails = 545
	L1D_cache_core[43]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2143, Reservation_fails = 567
	L1D_cache_core[44]: Access = 5680, Miss = 1000, Miss_rate = 0.176, Pending_hits = 2222, Reservation_fails = 535
	L1D_cache_core[45]: Access = 5680, Miss = 960, Miss_rate = 0.169, Pending_hits = 2160, Reservation_fails = 454
	L1D_total_cache_accesses = 266246
	L1D_total_cache_misses = 45936
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 102860
	L1D_total_cache_reservation_fails = 24055
	L1D_cache_data_port_util = 0.442
	L1D_cache_fill_port_util = 0.159
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 102860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 29294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 102860
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3750

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23191
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 864
ctas_completed 1876, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
253, 287, 254, 288, 253, 287, 322, 288, 322, 322, 252, 322, 288, 288, 218, 184, 184, 184, 184, 184, 92, 
gpgpu_n_tot_thrd_icount = 7937632
gpgpu_n_tot_w_icount = 248051
gpgpu_n_stall_shd_mem = 69062
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42186
gpgpu_n_mem_write_global = 3750
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 240000
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 33753
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 33753
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 35309
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:211770	W0_Idle:141033	W0_Scoreboard:476939	W1:26141	W2:21329	W3:11695	W4:4005	W5:1037	W6:295	W7:30	W8:166	W9:2	W10:20	W11:71	W12:281	W13:849	W14:1709	W15:2629	W16:162831	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:66752	WS1:62985	WS2:60607	WS3:57707	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 337488 {8:42186,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 150000 {40:3750,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1687440 {40:42186,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30000 {8:3750,}
maxmflatency = 824 
max_icnt2mem_latency = 311 
maxmrqlatency = 64 
max_icnt2sh_latency = 99 
averagemflatency = 417 
avg_icnt2mem_latency = 113 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 6 
mrq_lat_table:18297 	834 	1103 	547 	259 	51 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7783 	22825 	15328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	11674 	15500 	18611 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32431 	3934 	4154 	3593 	1583 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5560      5553      5882      5609      5623      5639      5648      5660      5722      5797      5825      5814         0         0         0         0 
dram[1]:      5553      5554      5859      5830      5618      5630      5672      5668      5741      5711      5806      5789         0         0         0         0 
dram[2]:      5569      5561      5621      5618      5630      5610      5657      5651      5967      5773      5835      5776         0         0         0         0 
dram[3]:      5553      5557      5859      5621      5659      5650      5638      5675      5706      5711      5820      5831         0         0         0         0 
dram[4]:      5568      5558      5855      5647      5627      5635      5667      5635      5797      5735      5830      5811         0         0         0         0 
dram[5]:      5556      5554      5618      5627      5646      5637      5688      5649      5680      5740      5828      5808         0         0         0         0 
dram[6]:      5555      5562      5611      5613      5634      5625      5645      5681      5706      5710      5814      5789         0         0         0         0 
dram[7]:      5559      5563      5820      5915      5619      5610      5766      5667      5703      5723      5812      5874         0         0         0         0 
dram[8]:      5559      5557      5617      5609      5617      5628      5653      5686      5899      5712      5823      5813         0         0         0         0 
dram[9]:      5555      5553      5611      5615      5606      5605      5664      5654      5773      5729      5816      5825         0         0         0         0 
dram[10]:      5553      5557      5845      5852      5630      5616      5671      5665      5710      5707      5785      5817         0         0         0         0 
dram[11]:      5575      5558      5824      5625      5634      5629      5674      5646      5677      5750      5832      5794         0         0         0         0 
dram[12]:      5563      5554      5635      5636      5621      5635      5669      5643      5726      5724      5830      5836         0         0         0         0 
dram[13]:      5553      5561      5605      5614      5644      5615      5651      5647      5734      5707      5889      5874         0         0         0         0 
dram[14]:      5560      5566      5631      5621      5642      5639      5655      5707      5819      5716      5790      5834         0         0         0         0 
dram[15]:      5572      5563      5605      5613      5645      5630      5662      5652      5708      5704      5822      5831         0         0         0         0 
dram[16]:      5497      5494      5553      5546      5562      5556      5594      5587      5716      5614      5739      5767         0         0         0         0 
dram[17]:      5495      5489      5555      5576      5580      5558      5616      5593      5672      5650      5728      5757         0         0         0         0 
dram[18]:      5489      5490      5543      5555      5557      5576      5570      5598      5648      5670      5795      5755         0         0         0         0 
dram[19]:      5490      5490      5563      5582      5577      5571      5586      5595      5657      5620      5746      5763         0         0         0         0 
dram[20]:      5493      5494      5559      5567      5564      5556      5593      5609      5643      5679      5781      5761         0         0         0         0 
dram[21]:      5489      5495      5552      5563      5574      5598      5604      5589      5652      5617      5759      5761         0         0         0         0 
dram[22]:      5490      5491      5538      5550      5569      5575      5591      5609      5739      5658      5827      5763         0         0         0         0 
dram[23]:      5491      5489      5776      5559      5549      5561      5633      5590      5647      5672      5759      5752         0         0         0         0 
dram[24]:      5490      5489      5794      5765      5573      5560      5631      5583      5644      5649      5772      5800         0         0         0         0 
dram[25]:      5489      5490      5560      5541      5581      5566      5580      5620      5653      5644      5748      5740         0         0         0         0 
dram[26]:      5494      5493      5561      5582      5582      5557      5591      5611      5636      5674      5786      5749         0         0         0         0 
dram[27]:      5494      5507      5573      5552      5563      5564      5597      5595      5671      5667      5765      5754         0         0         0         0 
dram[28]:      5491      5493      5570      5544      5548      5560      5618      5577      5692      5678      5733      5931         0         0         0         0 
dram[29]:      5493      5497      5548      5539      5558      5564      5590      5578      5647      5731      5779      5794         0         0         0         0 
dram[30]:      5490      5489      5546      5565      5576      5584      5577      5621      5646      5722      5785      5838         0         0         0         0 
dram[31]:      5489      5489      5549      5549      5565      5572      5578      5679      5648      5641      5813      5773         0         0         0         0 
average row accesses per activate:
dram[0]: 39.000000 65.000000 48.000000 73.000000 72.000000 64.000000 67.000000 45.000000 53.000000 59.000000 55.000000 23.000000      -nan      -nan      -nan      -nan 
dram[1]: 71.000000 47.000000 59.000000 57.000000 69.000000 55.000000 36.000000 61.000000 73.000000 51.000000 41.000000 22.000000      -nan      -nan      -nan      -nan 
dram[2]: 51.000000 54.000000 59.000000 48.000000 40.000000 103.000000 65.000000 86.000000 27.000000 45.000000 22.000000 49.000000      -nan      -nan      -nan      -nan 
dram[3]: 75.000000 95.000000 31.000000 68.000000 48.000000 58.000000 65.000000 46.000000 69.000000 49.000000 40.000000 27.000000      -nan      -nan      -nan      -nan 
dram[4]: 52.000000 23.000000 47.000000 50.000000 56.000000 59.000000 42.000000 69.000000 36.000000 51.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[5]: 55.000000 75.000000 40.000000 70.000000 54.000000 47.000000 78.000000 62.000000 81.000000 53.000000 49.000000 41.000000      -nan      -nan      -nan      -nan 
dram[6]: 45.000000 51.000000 63.000000 50.000000 50.000000 60.000000 55.000000 51.000000 83.000000 66.000000 20.000000 36.000000      -nan      -nan      -nan      -nan 
dram[7]: 58.000000 55.000000 62.000000 34.000000 49.000000 49.000000 48.000000 28.000000 58.000000 47.000000 32.000000 27.000000      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 73.000000 92.000000 39.000000 83.000000 62.000000 65.000000 33.000000 40.000000 79.000000 23.000000 42.000000      -nan      -nan      -nan      -nan 
dram[9]: 55.000000 85.000000 50.000000 45.000000 72.000000 55.000000 65.000000 39.000000 74.000000 67.000000 37.000000 38.000000      -nan      -nan      -nan      -nan 
dram[10]: 74.000000 60.000000 63.000000 58.000000 51.000000 56.000000 44.000000 32.000000 29.000000 79.000000 38.000000 58.000000      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 66.000000 42.000000 54.000000 89.000000 33.000000 37.000000 86.000000 55.000000 49.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 48.000000 93.000000 47.000000 56.000000 57.000000 63.000000 64.000000 50.000000 76.000000 40.000000 43.000000      -nan      -nan      -nan      -nan 
dram[13]: 65.000000 60.000000 68.000000 58.000000 34.000000 94.000000 62.000000 89.000000 81.000000 81.000000 18.000000 42.000000      -nan      -nan      -nan      -nan 
dram[14]: 70.000000 49.000000 52.000000 80.000000 43.000000 50.000000 39.000000 28.000000 30.000000 60.000000 41.000000 33.000000      -nan      -nan      -nan      -nan 
dram[15]: 55.000000 52.000000 56.000000 71.000000 59.000000 47.000000 64.000000 88.000000 89.000000 48.000000 59.000000 48.000000      -nan      -nan      -nan      -nan 
dram[16]: 45.000000 27.000000 65.000000 73.000000 85.000000 56.000000 72.000000 40.000000 71.000000 38.000000 43.000000 36.000000      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 53.000000 69.000000 50.000000 42.000000 58.000000 99.000000 49.000000 63.000000 42.000000 57.000000 37.000000      -nan      -nan      -nan      -nan 
dram[18]: 40.000000 77.000000 70.000000 53.000000 77.000000 67.000000 63.000000 62.000000 81.000000 60.000000 50.000000 37.000000      -nan      -nan      -nan      -nan 
dram[19]: 85.000000 81.000000 67.000000 56.000000 65.000000 49.000000 75.000000 69.000000 98.000000 66.000000 29.000000 23.000000      -nan      -nan      -nan      -nan 
dram[20]: 41.000000 51.000000 65.000000 64.000000 80.000000 74.000000 60.000000 46.000000 76.000000 46.000000 22.000000 33.000000      -nan      -nan      -nan      -nan 
dram[21]: 60.000000 79.000000 65.000000 77.000000 41.000000 48.000000 35.000000 76.000000 49.000000 69.000000 36.000000 44.000000      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 69.000000 49.000000 48.000000 51.000000 57.000000 69.000000 40.000000 46.000000 51.000000 41.000000 60.000000      -nan      -nan      -nan      -nan 
dram[23]: 72.000000 37.000000 72.000000 58.000000 53.000000 47.000000 53.000000 57.000000 48.000000 69.000000 10.000000 48.000000      -nan      -nan      -nan      -nan 
dram[24]: 58.000000 42.000000 42.000000 56.000000 53.000000 84.000000 46.000000 72.000000 46.000000 81.000000 29.000000 19.000000      -nan      -nan      -nan      -nan 
dram[25]: 63.000000 49.000000 52.000000 57.000000 42.000000 40.000000 48.000000 66.000000 55.000000 49.000000 50.000000 30.000000      -nan      -nan      -nan      -nan 
dram[26]: 71.000000 68.000000 59.000000 60.000000 40.000000 83.000000 52.000000 61.000000 51.000000 57.000000 33.000000 28.000000      -nan      -nan      -nan      -nan 
dram[27]: 37.000000 41.000000 42.000000 45.000000 82.000000 53.000000 69.000000 62.000000 59.000000 72.000000 17.000000 32.000000      -nan      -nan      -nan      -nan 
dram[28]: 58.000000 53.000000 56.000000 53.000000 59.000000 47.000000 42.000000 60.000000 56.000000 32.000000 35.000000 16.000000      -nan      -nan      -nan      -nan 
dram[29]: 67.000000 58.000000 68.000000 57.000000 68.000000 36.000000 69.000000 73.000000 50.000000 53.000000 27.000000 33.000000      -nan      -nan      -nan      -nan 
dram[30]: 81.000000 97.000000 62.000000 67.000000 42.000000 59.000000 39.000000 65.000000 49.000000 69.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 41.000000 54.000000 104.000000 73.000000 75.000000 97.000000 74.000000 53.000000 69.000000 42.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 21093/384 = 54.929688
number of bytes read:
dram[0]:      1248      2080      1536      2336      2304      2048      2144      1440      1696      1888      1760       736         0         0         0         0 
dram[1]:      2272      1504      1888      1824      2208      1760      1152      1952      2336      1632      1312       704         0         0         0         0 
dram[2]:      1632      1728      1888      1536      1280      3296      2080      2752       864      1440       704      1568         0         0         0         0 
dram[3]:      2400      3040       992      2176      1536      1856      2080      1472      2208      1568      1280       864         0         0         0         0 
dram[4]:      1664       736      1504      1600      1792      1888      1344      2208      1152      1632      1024      1024         0         0         0         0 
dram[5]:      1760      2400      1280      2240      1728      1504      2496      1984      2592      1696      1568      1312         0         0         0         0 
dram[6]:      1440      1632      2016      1600      1600      1920      1760      1632      2656      2112       640      1152         0         0         0         0 
dram[7]:      1856      1760      1984      1088      1568      1568      1536       896      1856      1504      1024       864         0         0         0         0 
dram[8]:      1280      2336      2944      1248      2656      1984      2080      1056      1280      2528       736      1344         0         0         0         0 
dram[9]:      1760      2720      1600      1440      2304      1760      2080      1248      2368      2144      1184      1216         0         0         0         0 
dram[10]:      2368      1920      2016      1856      1632      1792      1408      1024       928      2528      1216      1856         0         0         0         0 
dram[11]:      1824      2112      1344      1728      2848      1056      1184      2752      1760      1568      1344      1376         0         0         0         0 
dram[12]:      2208      1536      2976      1504      1792      1824      2016      2048      1600      2432      1280      1376         0         0         0         0 
dram[13]:      2080      1920      2176      1856      1088      3008      1984      2848      2592      2592       576      1344         0         0         0         0 
dram[14]:      2240      1568      1664      2560      1376      1600      1248       896       960      1920      1312      1056         0         0         0         0 
dram[15]:      1760      1664      1792      2272      1888      1504      2048      2816      2848      1536      1888      1536         0         0         0         0 
dram[16]:      1440       864      2080      2336      2720      1792      2304      1280      2272      1216      1376      1152         0         0         0         0 
dram[17]:      1024      1696      2208      1600      1344      1856      3168      1568      2016      1344      1824      1184         0         0         0         0 
dram[18]:      1280      2464      2240      1696      2464      2144      2016      1984      2592      1920      1600      1184         0         0         0         0 
dram[19]:      2720      2592      2144      1792      2080      1568      2400      2208      3136      2112       928       736         0         0         0         0 
dram[20]:      1312      1632      2080      2048      2560      2368      1920      1472      2432      1472       704      1056         0         0         0         0 
dram[21]:      1920      2528      2080      2464      1312      1536      1120      2432      1568      2208      1152      1408         0         0         0         0 
dram[22]:      2176      2208      1568      1536      1632      1824      2208      1280      1472      1632      1312      1920         0         0         0         0 
dram[23]:      2304      1184      2304      1856      1696      1504      1696      1824      1536      2208       320      1536         0         0         0         0 
dram[24]:      1856      1344      1344      1792      1696      2688      1472      2304      1472      2592       928       608         0         0         0         0 
dram[25]:      2016      1568      1664      1824      1344      1280      1536      2112      1760      1568      1600       960         0         0         0         0 
dram[26]:      2272      2176      1888      1920      1280      2656      1664      1952      1632      1824      1056       896         0         0         0         0 
dram[27]:      1184      1312      1344      1440      2624      1696      2208      1984      1888      2304       544      1024         0         0         0         0 
dram[28]:      1856      1696      1792      1696      1888      1504      1344      1920      1792      1024      1120       512         0         0         0         0 
dram[29]:      2144      1856      2176      1824      2176      1152      2208      2336      1600      1696       864      1056         0         0         0         0 
dram[30]:      2592      3104      1984      2144      1344      1888      1248      2080      1568      2208      1120      1024         0         0         0         0 
dram[31]:      2304      1312      1728      3328      2336      2400      3104      2368      1696      2208      1344       896         0         0         0         0 
total bytes read: 674976
Bmin_bank_accesses = 0!
chip skew: 25024/17504 = 1.43
number of bytes accessed:
dram[0]:      1248      2080      1536      2336      2304      2048      2144      1440      1696      1888      1760       736         0         0         0         0 
dram[1]:      2272      1504      1888      1824      2208      1760      1152      1952      2336      1632      1312       704         0         0         0         0 
dram[2]:      1632      1728      1888      1536      1280      3296      2080      2752       864      1440       704      1568         0         0         0         0 
dram[3]:      2400      3040       992      2176      1536      1856      2080      1472      2208      1568      1280       864         0         0         0         0 
dram[4]:      1664       736      1504      1600      1792      1888      1344      2208      1152      1632      1024      1024         0         0         0         0 
dram[5]:      1760      2400      1280      2240      1728      1504      2496      1984      2592      1696      1568      1312         0         0         0         0 
dram[6]:      1440      1632      2016      1600      1600      1920      1760      1632      2656      2112       640      1152         0         0         0         0 
dram[7]:      1856      1760      1984      1088      1568      1568      1536       896      1856      1504      1024       864         0         0         0         0 
dram[8]:      1280      2336      2944      1248      2656      1984      2080      1056      1280      2528       736      1344         0         0         0         0 
dram[9]:      1760      2720      1600      1440      2304      1760      2080      1248      2368      2144      1184      1216         0         0         0         0 
dram[10]:      2368      1920      2016      1856      1632      1792      1408      1024       928      2528      1216      1856         0         0         0         0 
dram[11]:      1824      2112      1344      1728      2848      1056      1184      2752      1760      1568      1344      1376         0         0         0         0 
dram[12]:      2208      1536      2976      1504      1792      1824      2016      2048      1600      2432      1280      1376         0         0         0         0 
dram[13]:      2080      1920      2176      1856      1088      3008      1984      2848      2592      2592       576      1344         0         0         0         0 
dram[14]:      2240      1568      1664      2560      1376      1600      1248       896       960      1920      1312      1056         0         0         0         0 
dram[15]:      1760      1664      1792      2272      1888      1504      2048      2816      2848      1536      1888      1536         0         0         0         0 
dram[16]:      1440       864      2080      2336      2720      1792      2304      1280      2272      1216      1376      1152         0         0         0         0 
dram[17]:      1024      1696      2208      1600      1344      1856      3168      1568      2016      1344      1824      1184         0         0         0         0 
dram[18]:      1280      2464      2240      1696      2464      2144      2016      1984      2592      1920      1600      1184         0         0         0         0 
dram[19]:      2720      2592      2144      1792      2080      1568      2400      2208      3136      2112       928       736         0         0         0         0 
dram[20]:      1312      1632      2080      2048      2560      2368      1920      1472      2432      1472       704      1056         0         0         0         0 
dram[21]:      1920      2528      2080      2464      1312      1536      1120      2432      1568      2208      1152      1408         0         0         0         0 
dram[22]:      2176      2208      1568      1536      1632      1824      2208      1280      1472      1632      1312      1920         0         0         0         0 
dram[23]:      2304      1184      2304      1856      1696      1504      1696      1824      1536      2208       320      1536         0         0         0         0 
dram[24]:      1856      1344      1344      1792      1696      2688      1472      2304      1472      2592       928       608         0         0         0         0 
dram[25]:      2016      1568      1664      1824      1344      1280      1536      2112      1760      1568      1600       960         0         0         0         0 
dram[26]:      2272      2176      1888      1920      1280      2656      1664      1952      1632      1824      1056       896         0         0         0         0 
dram[27]:      1184      1312      1344      1440      2624      1696      2208      1984      1888      2304       544      1024         0         0         0         0 
dram[28]:      1856      1696      1792      1696      1888      1504      1344      1920      1792      1024      1120       512         0         0         0         0 
dram[29]:      2144      1856      2176      1824      2176      1152      2208      2336      1600      1696       864      1056         0         0         0         0 
dram[30]:      2592      3104      1984      2144      1344      1888      1248      2080      1568      2208      1120      1024         0         0         0         0 
dram[31]:      2304      1312      1728      3328      2336      2400      3104      2368      1696      2208      1344       896         0         0         0         0 
total dram bytes accesed = 674976
min_bank_accesses = 0!
chip skew: 25024/17504 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         26        25        28        27        27        27        27        27        28        28        36        56    none      none      none      none  
dram[1]:         25        25        28        28        26        26        27        28        29        27        34        46    none      none      none      none  
dram[2]:         26        25        27        28        26        26        28        27        29        29        46        32    none      none      none      none  
dram[3]:         25        25        29        29        27        26        28        28        29        29        39        42    none      none      none      none  
dram[4]:         26        24        29        28        27        26        27        27        29        29        41        39    none      none      none      none  
dram[5]:         25        26        28        29        27        28        28        28        29        30        37        34    none      none      none      none  
dram[6]:         26        25        29        28        27        27        28        28        29        28        39        40    none      none      none      none  
dram[7]:         25        26        28        29        26        26        29        28        29        29        40        42    none      none      none      none  
dram[8]:         26        25        29        28        27        27        27        27        29        29        56        31    none      none      none      none  
dram[9]:         25        26        28        29        27        27        27        27        30        29        32        45    none      none      none      none  
dram[10]:         25        25        28        28        26        27        28        26        27        28        45        33    none      none      none      none  
dram[11]:         26        25        29        29        27        28        27        28        28        28        38        32    none      none      none      none  
dram[12]:         27        25        29        29        27        27        28        28        30        29        38        38    none      none      none      none  
dram[13]:         25        26        30        29        28        27        28        29        29        30        51        41    none      none      none      none  
dram[14]:         25        25        28        28        26        27        28        27        28        28        36        39    none      none      none      none  
dram[15]:         26        26        30        29        28        28        27        27        29        28        34        33    none      none      none      none  
dram[16]:         23        23        26        27        25        25        25        26        26        25        34        45    none      none      none      none  
dram[17]:         23        22        25        26        25        25        25        24        25        26        31        33    none      none      none      none  
dram[18]:         23        24        26        26        26        26        26        26        28        27        32        41    none      none      none      none  
dram[19]:         23        23        27        26        25        25        25        25        26        26        56        43    none      none      none      none  
dram[20]:         23        24        27        27        25        25        27        26        26        28        48        31    none      none      none      none  
dram[21]:         23        24        26        27        25        26        25        25        27        27        35        34    none      none      none      none  
dram[22]:         24        23        26        26        25        25        25        25        27        25        34        33    none      none      none      none  
dram[23]:         24        22        26        26        24        25        26        25        26        26        67        32    none      none      none      none  
dram[24]:         23        23        26        27        25        25        26        25        26        26        35        51    none      none      none      none  
dram[25]:         23        23        26        26        26        24        25        25        26        27        33        40    none      none      none      none  
dram[26]:         22        23        27        26        25        25        26        26        26        26        33        36    none      none      none      none  
dram[27]:         23        24        26        27        25        25        25        26        26        27        46        39    none      none      none      none  
dram[28]:         24        23        26        26        24        26        26        25        27        26        35        56    none      none      none      none  
dram[29]:         22        24        26        25        25        24        25        25        27        26        38        38    none      none      none      none  
dram[30]:         23        24        26        27        25        25        25        26        27        27        37        32    none      none      none      none  
dram[31]:         23        24        26        27        25        26        25        27        27        27        35        52    none      none      none      none  
maximum mf latency per bank:
dram[0]:        650       671       666       695       768       731       704       676       697       686       674       694       234       234         0         0
dram[1]:        676       667       693       724       679       660       675       714       712       744       711       677       234       234         0         0
dram[2]:        676       627       714       740       637       702       675       670       708       710       636       698       235       235         0         0
dram[3]:        683       666       678       693       650       639       712       703       742       697       669       700       236       237         0         0
dram[4]:        664       657       696       692       657       723       702       706       674       680       711       746         0         0         0         0
dram[5]:        705       733       717       748       706       736       763       765       753       773       730       746         0         0         0         0
dram[6]:        683       681       731       687       722       657       695       709       745       753       681       717         0       234         0         0
dram[7]:        655       673       712       721       623       671       693       677       741       704       748       692       235         0         0         0
dram[8]:        664       644       710       660       685       669       707       681       704       754       657       779       234       237         0         0
dram[9]:        705       677       781       749       709       727       715       678       785       756       701       728       234       235         0         0
dram[10]:        646       648       703       735       742       692       691       672       646       760       747       717         0         0         0         0
dram[11]:        638       654       674       672       713       697       662       696       686       741       695       665         0       235         0         0
dram[12]:        695       642       822       702       785       647       755       805       794       791       803       743       234         0         0         0
dram[13]:        708       726       786       748       699       761       729       770       763       768       706       768         0       234         0         0
dram[14]:        643       653       755       690       635       690       681       692       698       702       671       685       234         0         0         0
dram[15]:        661       664       824       771       736       821       714       696       745       741       782       775       235       235         0         0
dram[16]:        574       561       623       665       622       621       642       638       657       579       595       643       235       234         0         0
dram[17]:        583       576       616       653       576       580       636       582       659       661       677       686       235       234         0         0
dram[18]:        619       632       712       686       697       618       627       686       734       699       702       657         0       234         0         0
dram[19]:        598       587       642       672       639       701       630       652       665       665       629       623       234         0         0         0
dram[20]:        564       587       694       724       682       632       692       673       688       692       696       595         0         0         0         0
dram[21]:        623       601       681       729       607       610       612       658       704       654       681       632       236         0         0         0
dram[22]:        583       602       660       622       658       594       606       603       636       656       624       661         0       236         0         0
dram[23]:        581       537       633       642       573       617       632       586       616       635       561       641       235       235         0         0
dram[24]:        591       590       635       618       679       643       588       577       609       668       663       618       236         0         0         0
dram[25]:        582       574       659       705       628       556       628       620       633       619       662       605       236       236         0         0
dram[26]:        576       579       649       611       640       637       607       636       661       650       600       612       235       235         0         0
dram[27]:        628       603       638       656       611       578       652       615       615       615       549       590         0       235         0         0
dram[28]:        584       587       659       603       592       711       638       592       628       610       612       634       235       235         0         0
dram[29]:        622       622       636       601       598       582       602       618       680       716       622       577       234         0         0         0
dram[30]:        596       611       652       694       646       711       647       688       678       683       608       650       235       235         0         0
dram[31]:        620       613       687       704       746       727       618       681       720       680       642       650       236       237         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70755 n_act=12 n_pre=0 n_ref_event=0 n_req=663 n_rd=663 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03713
n_activity=4521 dram_eff=0.5866
bk0: 39a 71257i bk1: 65a 71107i bk2: 48a 71161i bk3: 73a 71093i bk4: 72a 71077i bk5: 64a 71087i bk6: 67a 70860i bk7: 45a 71011i bk8: 53a 71061i bk9: 59a 71026i bk10: 55a 70847i bk11: 23a 71228i bk12: 0a 71426i bk13: 0a 71427i bk14: 0a 71428i bk15: 0a 71431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.981900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.140471
Bank_Level_Parallism_Col = 2.136792
Bank_Level_Parallism_Ready = 1.558069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.872642 

BW Util details:
bwutil = 0.037127 
total_CMD = 71430 
util_bw = 2652 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 68543 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 246 
rwq = 0 
CCDLc_limit_alone = 246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70755 
Read = 663 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 663 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009282 
Either_Row_CoL_Bus_Util = 0.009450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0735125
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70776 n_act=12 n_pre=0 n_ref_event=0 n_req=642 n_rd=642 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03595
n_activity=4578 dram_eff=0.5609
bk0: 71a 71083i bk1: 47a 71097i bk2: 59a 71233i bk3: 57a 71188i bk4: 69a 71155i bk5: 55a 71177i bk6: 36a 71230i bk7: 61a 70887i bk8: 73a 70964i bk9: 51a 71198i bk10: 41a 70960i bk11: 22a 70894i bk12: 0a 71423i bk13: 0a 71426i bk14: 0a 71427i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.217025
Bank_Level_Parallism_Col = 2.212377
Bank_Level_Parallism_Ready = 1.557632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.803094 

BW Util details:
bwutil = 0.035951 
total_CMD = 71430 
util_bw = 2568 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 68641 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70776 
Read = 642 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 642 
total_req = 642 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 642 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.008988 
Either_Row_CoL_Bus_Util = 0.009156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.09769
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70769 n_act=12 n_pre=0 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03634
n_activity=4659 dram_eff=0.5572
bk0: 51a 71193i bk1: 54a 71201i bk2: 59a 71124i bk3: 48a 71219i bk4: 40a 71205i bk5: 103a 70697i bk6: 65a 70964i bk7: 86a 70746i bk8: 27a 71351i bk9: 45a 71172i bk10: 22a 71256i bk11: 49a 71020i bk12: 0a 71428i bk13: 0a 71431i bk14: 0a 71433i bk15: 0a 71433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981510
Row_Buffer_Locality_read = 0.981510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.091851
Bank_Level_Parallism_Col = 2.089310
Bank_Level_Parallism_Ready = 1.523883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881822 

BW Util details:
bwutil = 0.036343 
total_CMD = 71430 
util_bw = 2596 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 68635 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70769 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 649 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009086 
Either_Row_CoL_Bus_Util = 0.009254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0673667
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70747 n_act=12 n_pre=0 n_ref_event=0 n_req=671 n_rd=671 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03758
n_activity=4318 dram_eff=0.6216
bk0: 75a 71022i bk1: 95a 70910i bk2: 31a 71301i bk3: 68a 70986i bk4: 48a 71182i bk5: 58a 71051i bk6: 65a 70893i bk7: 46a 70860i bk8: 69a 71066i bk9: 49a 70865i bk10: 40a 71244i bk11: 27a 71152i bk12: 0a 71428i bk13: 0a 71429i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982116
Row_Buffer_Locality_read = 0.982116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.279931
Bank_Level_Parallism_Col = 2.275862
Bank_Level_Parallism_Ready = 1.603577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881896 

BW Util details:
bwutil = 0.037575 
total_CMD = 71430 
util_bw = 2684 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 68577 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70747 
Read = 671 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 671 
total_req = 671 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 671 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009394 
Either_Row_CoL_Bus_Util = 0.009562 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.105432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.105432
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70870 n_act=12 n_pre=0 n_ref_event=0 n_req=549 n_rd=549 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03074
n_activity=3892 dram_eff=0.5642
bk0: 52a 71260i bk1: 23a 71355i bk2: 47a 71217i bk3: 50a 71234i bk4: 56a 71169i bk5: 59a 71231i bk6: 42a 71250i bk7: 69a 71108i bk8: 36a 71281i bk9: 51a 71169i bk10: 32a 71250i bk11: 32a 71146i bk12: 0a 71427i bk13: 0a 71427i bk14: 0a 71428i bk15: 0a 71429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978142
Row_Buffer_Locality_read = 0.978142
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608258
Bank_Level_Parallism_Col = 1.600637
Bank_Level_Parallism_Ready = 1.273224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490706 

BW Util details:
bwutil = 0.030743 
total_CMD = 71430 
util_bw = 2196 
Wasted_Col = 273 
Wasted_Row = 0 
Idle = 68961 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70870 
Read = 549 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 549 
total_req = 549 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 549 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.007686 
Either_Row_CoL_Bus_Util = 0.007840 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001786 
queue_avg = 0.024164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0241635
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70714 n_act=12 n_pre=0 n_ref_event=0 n_req=705 n_rd=705 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03948
n_activity=4463 dram_eff=0.6319
bk0: 55a 71219i bk1: 75a 70968i bk2: 40a 71211i bk3: 70a 71117i bk4: 54a 71131i bk5: 47a 71003i bk6: 78a 70866i bk7: 62a 70960i bk8: 81a 70907i bk9: 53a 70943i bk10: 49a 71119i bk11: 41a 71219i bk12: 0a 71427i bk13: 0a 71428i bk14: 0a 71428i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.982979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.997691
Bank_Level_Parallism_Col = 1.993451
Bank_Level_Parallism_Ready = 1.523404
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.713405 

BW Util details:
bwutil = 0.039479 
total_CMD = 71430 
util_bw = 2820 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 68369 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70714 
Read = 705 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 705 
total_req = 705 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 705 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009870 
Either_Row_CoL_Bus_Util = 0.010024 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001397 
queue_avg = 0.068291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0682906
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70788 n_act=12 n_pre=0 n_ref_event=0 n_req=630 n_rd=630 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03528
n_activity=4680 dram_eff=0.5385
bk0: 45a 71260i bk1: 51a 71300i bk2: 63a 71080i bk3: 50a 71215i bk4: 50a 71176i bk5: 60a 71137i bk6: 55a 70971i bk7: 51a 70956i bk8: 83a 71038i bk9: 66a 71002i bk10: 20a 71246i bk11: 36a 71190i bk12: 0a 71424i bk13: 0a 71426i bk14: 0a 71427i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934343
Bank_Level_Parallism_Col = 1.932781
Bank_Level_Parallism_Ready = 1.469841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.674494 

BW Util details:
bwutil = 0.035279 
total_CMD = 71430 
util_bw = 2520 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 68618 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 253 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70788 
Read = 630 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 630 
total_req = 630 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 630 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.008820 
Either_Row_CoL_Bus_Util = 0.008988 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.051533
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70872 n_act=12 n_pre=0 n_ref_event=0 n_req=547 n_rd=547 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03063
n_activity=4145 dram_eff=0.5279
bk0: 58a 71132i bk1: 55a 71187i bk2: 62a 71162i bk3: 34a 71209i bk4: 49a 71258i bk5: 49a 71239i bk6: 48a 71098i bk7: 28a 71248i bk8: 58a 71178i bk9: 47a 71074i bk10: 32a 71042i bk11: 27a 71223i bk12: 0a 71425i bk13: 0a 71426i bk14: 0a 71428i bk15: 0a 71429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978062
Row_Buffer_Locality_read = 0.978062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922713
Bank_Level_Parallism_Col = 1.922955
Bank_Level_Parallism_Ready = 1.427788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.589446 

BW Util details:
bwutil = 0.030631 
total_CMD = 71430 
util_bw = 2188 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 68955 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70872 
Read = 547 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 547 
total_req = 547 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 547 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.007658 
Either_Row_CoL_Bus_Util = 0.007812 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001792 
queue_avg = 0.031863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0318634
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70748 n_act=12 n_pre=0 n_ref_event=0 n_req=671 n_rd=671 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03758
n_activity=4365 dram_eff=0.6149
bk0: 40a 71273i bk1: 73a 71124i bk2: 92a 70837i bk3: 39a 71173i bk4: 83a 70882i bk5: 62a 70906i bk6: 65a 70945i bk7: 33a 71124i bk8: 40a 71128i bk9: 79a 70859i bk10: 23a 71021i bk11: 42a 70851i bk12: 0a 71424i bk13: 0a 71428i bk14: 0a 71429i bk15: 0a 71431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982116
Row_Buffer_Locality_read = 0.982116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.355252
Bank_Level_Parallism_Col = 2.347970
Bank_Level_Parallism_Ready = 1.712370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.051781 

BW Util details:
bwutil = 0.037575 
total_CMD = 71430 
util_bw = 2684 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 68533 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70748 
Read = 671 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 671 
total_req = 671 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 671 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009394 
Either_Row_CoL_Bus_Util = 0.009548 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001466 
queue_avg = 0.117220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.11722
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70736 n_act=12 n_pre=0 n_ref_event=0 n_req=682 n_rd=682 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03819
n_activity=4465 dram_eff=0.611
bk0: 55a 71118i bk1: 85a 70779i bk2: 50a 71023i bk3: 45a 71155i bk4: 72a 71033i bk5: 55a 71026i bk6: 65a 70966i bk7: 39a 70994i bk8: 74a 70844i bk9: 67a 70887i bk10: 37a 70912i bk11: 38a 71083i bk12: 0a 71426i bk13: 0a 71427i bk14: 0a 71430i bk15: 0a 71431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982405
Row_Buffer_Locality_read = 0.982405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.531171
Bank_Level_Parallism_Col = 2.522986
Bank_Level_Parallism_Ready = 1.799120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.071278 

BW Util details:
bwutil = 0.038191 
total_CMD = 71430 
util_bw = 2728 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 68507 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70736 
Read = 682 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 682 
total_req = 682 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 682 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009548 
Either_Row_CoL_Bus_Util = 0.009716 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.080106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0801064
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70776 n_act=12 n_pre=0 n_ref_event=0 n_req=642 n_rd=642 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03595
n_activity=4526 dram_eff=0.5674
bk0: 74a 71018i bk1: 60a 71069i bk2: 63a 71094i bk3: 58a 71059i bk4: 51a 71223i bk5: 56a 71068i bk6: 44a 71170i bk7: 32a 71202i bk8: 29a 71282i bk9: 79a 71078i bk10: 38a 71311i bk11: 58a 71130i bk12: 0a 71427i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.871513
Bank_Level_Parallism_Col = 1.869446
Bank_Level_Parallism_Ready = 1.334370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682089 

BW Util details:
bwutil = 0.035951 
total_CMD = 71430 
util_bw = 2568 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 68633 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70776 
Read = 642 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 642 
total_req = 642 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 642 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.008988 
Either_Row_CoL_Bus_Util = 0.009156 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.133249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.133249
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70765 n_act=12 n_pre=0 n_ref_event=0 n_req=653 n_rd=653 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03657
n_activity=4439 dram_eff=0.5884
bk0: 57a 71105i bk1: 66a 71144i bk2: 42a 71256i bk3: 54a 71184i bk4: 89a 71019i bk5: 33a 71283i bk6: 37a 71186i bk7: 86a 70871i bk8: 55a 71115i bk9: 49a 71188i bk10: 42a 71201i bk11: 43a 71021i bk12: 0a 71428i bk13: 0a 71429i bk14: 0a 71431i bk15: 0a 71431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981623
Row_Buffer_Locality_read = 0.981623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.823123
Bank_Level_Parallism_Col = 1.819793
Bank_Level_Parallism_Ready = 1.422018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.621435 

BW Util details:
bwutil = 0.036567 
total_CMD = 71430 
util_bw = 2612 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 68546 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70765 
Read = 653 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 653 
total_req = 653 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 653 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009142 
Either_Row_CoL_Bus_Util = 0.009310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0342993
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70713 n_act=12 n_pre=0 n_ref_event=0 n_req=706 n_rd=706 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03954
n_activity=4686 dram_eff=0.6026
bk0: 69a 70975i bk1: 48a 71191i bk2: 93a 70951i bk3: 47a 71234i bk4: 56a 71125i bk5: 57a 71029i bk6: 63a 70843i bk7: 64a 70659i bk8: 50a 70959i bk9: 76a 70649i bk10: 40a 70916i bk11: 43a 71256i bk12: 0a 71425i bk13: 0a 71426i bk14: 0a 71428i bk15: 0a 71431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983003
Row_Buffer_Locality_read = 0.983003
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.455722
Bank_Level_Parallism_Col = 2.438866
Bank_Level_Parallism_Ready = 1.746818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.032389 

BW Util details:
bwutil = 0.039535 
total_CMD = 71430 
util_bw = 2824 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 68381 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70713 
Read = 706 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 706 
total_req = 706 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 706 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009884 
Either_Row_CoL_Bus_Util = 0.010038 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001395 
queue_avg = 0.129105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.129105
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70666 n_act=12 n_pre=0 n_ref_event=0 n_req=752 n_rd=752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04211
n_activity=4757 dram_eff=0.6323
bk0: 65a 71075i bk1: 60a 70964i bk2: 68a 71072i bk3: 58a 71140i bk4: 34a 71172i bk5: 94a 70760i bk6: 62a 70922i bk7: 89a 70460i bk8: 81a 70939i bk9: 81a 70526i bk10: 18a 71291i bk11: 42a 71008i bk12: 0a 71429i bk13: 0a 71430i bk14: 0a 71431i bk15: 0a 71434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.445190
Bank_Level_Parallism_Col = 2.437150
Bank_Level_Parallism_Ready = 1.744681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.021634 

BW Util details:
bwutil = 0.042111 
total_CMD = 71430 
util_bw = 3008 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 68243 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70666 
Read = 752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 752 
total_req = 752 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 752 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010528 
Either_Row_CoL_Bus_Util = 0.010696 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.196542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.196542
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70843 n_act=12 n_pre=0 n_ref_event=0 n_req=575 n_rd=575 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0322
n_activity=4055 dram_eff=0.5672
bk0: 70a 71097i bk1: 49a 71188i bk2: 52a 71159i bk3: 80a 71069i bk4: 43a 71234i bk5: 50a 71210i bk6: 39a 71257i bk7: 28a 71288i bk8: 30a 71321i bk9: 60a 71112i bk10: 41a 71197i bk11: 33a 71128i bk12: 0a 71425i bk13: 0a 71427i bk14: 0a 71427i bk15: 0a 71428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979130
Row_Buffer_Locality_read = 0.979130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695949
Bank_Level_Parallism_Col = 1.693738
Bank_Level_Parallism_Ready = 1.323478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568493 

BW Util details:
bwutil = 0.032199 
total_CMD = 71430 
util_bw = 2300 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 68858 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70843 
Read = 575 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 575 
total_req = 575 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 575 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.008050 
Either_Row_CoL_Bus_Util = 0.008218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0311774
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=71430 n_nop=70682 n_act=12 n_pre=0 n_ref_event=0 n_req=736 n_rd=736 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04122
n_activity=4764 dram_eff=0.618
bk0: 55a 71156i bk1: 52a 71033i bk2: 56a 71203i bk3: 71a 71177i bk4: 59a 71161i bk5: 47a 71047i bk6: 64a 71157i bk7: 88a 70806i bk8: 89a 70859i bk9: 48a 71235i bk10: 59a 71064i bk11: 48a 71067i bk12: 0a 71426i bk13: 0a 71431i bk14: 0a 71431i bk15: 0a 71432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.983696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.840075
Bank_Level_Parallism_Col = 1.836520
Bank_Level_Parallism_Ready = 1.442935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642295 

BW Util details:
bwutil = 0.041215 
total_CMD = 71430 
util_bw = 2944 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 68229 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70682 
Read = 736 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 736 
total_req = 736 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 736 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010304 
Either_Row_CoL_Bus_Util = 0.010472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.049937
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70767 n_act=12 n_pre=0 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009114
n_activity=4158 dram_eff=0.1566
bk0: 45a 71347i bk1: 27a 71395i bk2: 65a 71369i bk3: 73a 71393i bk4: 85a 71307i bk5: 56a 71407i bk6: 72a 71364i bk7: 40a 71397i bk8: 71a 71365i bk9: 38a 71403i bk10: 43a 71370i bk11: 36a 71400i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178506
Bank_Level_Parallism_Col = 1.178309
Bank_Level_Parallism_Ready = 1.078341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121324 

BW Util details:
bwutil = 0.009114 
total_CMD = 71430 
util_bw = 651 
Wasted_Col = 447 
Wasted_Row = 0 
Idle = 70332 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70767 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 651 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009114 
Either_Row_CoL_Bus_Util = 0.009282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0049279
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70767 n_act=12 n_pre=0 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009114
n_activity=4375 dram_eff=0.1488
bk0: 32a 71393i bk1: 53a 71357i bk2: 69a 71381i bk3: 50a 71389i bk4: 42a 71384i bk5: 58a 71396i bk6: 99a 71327i bk7: 49a 71378i bk8: 63a 71389i bk9: 42a 71401i bk10: 57a 71352i bk11: 37a 71386i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145161
Bank_Level_Parallism_Col = 1.144665
Bank_Level_Parallism_Ready = 1.041475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123870 

BW Util details:
bwutil = 0.009114 
total_CMD = 71430 
util_bw = 651 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 70314 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70767 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 651 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009114 
Either_Row_CoL_Bus_Util = 0.009282 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00867983
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70684 n_act=12 n_pre=0 n_ref_event=0 n_req=737 n_rd=737 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01032
n_activity=4412 dram_eff=0.167
bk0: 40a 71383i bk1: 77a 71350i bk2: 70a 71404i bk3: 53a 71397i bk4: 77a 71389i bk5: 67a 71384i bk6: 63a 71395i bk7: 62a 71396i bk8: 81a 71362i bk9: 60a 71373i bk10: 50a 71390i bk11: 37a 71400i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983718
Row_Buffer_Locality_read = 0.983718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125442
Bank_Level_Parallism_Col = 1.119111
Bank_Level_Parallism_Ready = 1.040706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096000 

BW Util details:
bwutil = 0.010318 
total_CMD = 71430 
util_bw = 737 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 70298 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70684 
Read = 737 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 737 
total_req = 737 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 737 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010318 
Either_Row_CoL_Bus_Util = 0.010444 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.004021 
queue_avg = 0.004200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00419992
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70656 n_act=12 n_pre=0 n_ref_event=0 n_req=763 n_rd=763 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01068
n_activity=4684 dram_eff=0.1629
bk0: 85a 71340i bk1: 81a 71317i bk2: 67a 71348i bk3: 56a 71391i bk4: 65a 71380i bk5: 49a 71386i bk6: 75a 71371i bk7: 69a 71399i bk8: 98a 71369i bk9: 66a 71403i bk10: 29a 71376i bk11: 23a 71387i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984273
Row_Buffer_Locality_read = 0.984273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178947
Bank_Level_Parallism_Col = 1.171964
Bank_Level_Parallism_Ready = 1.053735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131214 

BW Util details:
bwutil = 0.010682 
total_CMD = 71430 
util_bw = 763 
Wasted_Col = 472 
Wasted_Row = 0 
Idle = 70195 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70656 
Read = 763 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 763 
total_req = 763 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 763 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010682 
Either_Row_CoL_Bus_Util = 0.010836 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001292 
queue_avg = 0.007182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00718186
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70761 n_act=12 n_pre=0 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009212
n_activity=4070 dram_eff=0.1617
bk0: 41a 71394i bk1: 51a 71379i bk2: 65a 71376i bk3: 64a 71393i bk4: 80a 71365i bk5: 74a 71392i bk6: 60a 71362i bk7: 46a 71389i bk8: 76a 71391i bk9: 46a 71405i bk10: 22a 71385i bk11: 33a 71379i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981763
Row_Buffer_Locality_read = 0.981763
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.147198
Bank_Level_Parallism_Col = 1.142584
Bank_Level_Parallism_Ready = 1.053192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116746 

BW Util details:
bwutil = 0.009212 
total_CMD = 71430 
util_bw = 658 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 70377 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70761 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 658 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009212 
Either_Row_CoL_Bus_Util = 0.009366 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001495 
queue_avg = 0.003528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00352793
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70740 n_act=12 n_pre=0 n_ref_event=0 n_req=679 n_rd=679 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009506
n_activity=4188 dram_eff=0.1621
bk0: 60a 71343i bk1: 79a 71343i bk2: 65a 71393i bk3: 77a 71360i bk4: 41a 71397i bk5: 48a 71404i bk6: 35a 71384i bk7: 76a 71374i bk8: 49a 71398i bk9: 69a 71379i bk10: 36a 71396i bk11: 44a 71368i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982327
Row_Buffer_Locality_read = 0.982327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158645
Bank_Level_Parallism_Col = 1.156194
Bank_Level_Parallism_Ready = 1.057437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122980 

BW Util details:
bwutil = 0.009506 
total_CMD = 71430 
util_bw = 679 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 70308 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70740 
Read = 679 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 679 
total_req = 679 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 679 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009506 
Either_Row_CoL_Bus_Util = 0.009660 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001449 
queue_avg = 0.006734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00673387
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70770 n_act=12 n_pre=0 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009086
n_activity=4358 dram_eff=0.1489
bk0: 68a 71373i bk1: 69a 71338i bk2: 49a 71351i bk3: 48a 71394i bk4: 51a 71381i bk5: 57a 71360i bk6: 69a 71383i bk7: 40a 71382i bk8: 46a 71392i bk9: 51a 71388i bk10: 41a 71343i bk11: 60a 71367i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981510
Row_Buffer_Locality_read = 0.981510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174892
Bank_Level_Parallism_Col = 1.171030
Bank_Level_Parallism_Ready = 1.081664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104712 

BW Util details:
bwutil = 0.009086 
total_CMD = 71430 
util_bw = 649 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 70275 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70770 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 649 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009086 
Either_Row_CoL_Bus_Util = 0.009240 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001515 
queue_avg = 0.008610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00860983
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70794 n_act=12 n_pre=0 n_ref_event=0 n_req=624 n_rd=624 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008736
n_activity=4299 dram_eff=0.1452
bk0: 72a 71319i bk1: 37a 71368i bk2: 72a 71389i bk3: 58a 71387i bk4: 53a 71353i bk5: 47a 71396i bk6: 53a 71380i bk7: 57a 71389i bk8: 48a 71396i bk9: 69a 71387i bk10: 10a 71393i bk11: 48a 71382i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171214
Bank_Level_Parallism_Col = 1.168720
Bank_Level_Parallism_Ready = 1.040064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119431 

BW Util details:
bwutil = 0.008736 
total_CMD = 71430 
util_bw = 624 
Wasted_Col = 439 
Wasted_Row = 0 
Idle = 70367 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 333 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70794 
Read = 624 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 624 
total_req = 624 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 624 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.008736 
Either_Row_CoL_Bus_Util = 0.008904 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00758785
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70791 n_act=12 n_pre=0 n_ref_event=0 n_req=628 n_rd=628 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008792
n_activity=4118 dram_eff=0.1525
bk0: 58a 71342i bk1: 42a 71373i bk2: 42a 71391i bk3: 56a 71379i bk4: 53a 71383i bk5: 84a 71351i bk6: 46a 71396i bk7: 72a 71393i bk8: 46a 71392i bk9: 81a 71361i bk10: 29a 71401i bk11: 19a 71395i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980892
Row_Buffer_Locality_read = 0.980892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139815
Bank_Level_Parallism_Col = 1.136449
Bank_Level_Parallism_Ready = 1.046178
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112149 

BW Util details:
bwutil = 0.008792 
total_CMD = 71430 
util_bw = 628 
Wasted_Col = 452 
Wasted_Row = 0 
Idle = 70350 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70791 
Read = 628 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 628 
total_req = 628 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 628 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.008792 
Either_Row_CoL_Bus_Util = 0.008946 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001565 
queue_avg = 0.007154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00715386
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70818 n_act=12 n_pre=0 n_ref_event=0 n_req=601 n_rd=601 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008414
n_activity=4151 dram_eff=0.1448
bk0: 63a 71389i bk1: 49a 71397i bk2: 52a 71388i bk3: 57a 71376i bk4: 42a 71373i bk5: 40a 71399i bk6: 48a 71397i bk7: 66a 71389i bk8: 55a 71367i bk9: 49a 71397i bk10: 50a 71372i bk11: 30a 71396i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980033
Row_Buffer_Locality_read = 0.980033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132323
Bank_Level_Parallism_Col = 1.125382
Bank_Level_Parallism_Ready = 1.041597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096840 

BW Util details:
bwutil = 0.008414 
total_CMD = 71430 
util_bw = 601 
Wasted_Col = 389 
Wasted_Row = 0 
Idle = 70440 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70818 
Read = 601 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 601 
total_req = 601 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 601 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.008414 
Either_Row_CoL_Bus_Util = 0.008568 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001634 
queue_avg = 0.003234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00323394
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70755 n_act=12 n_pre=0 n_ref_event=0 n_req=663 n_rd=663 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009282
n_activity=4293 dram_eff=0.1544
bk0: 71a 71332i bk1: 68a 71349i bk2: 59a 71368i bk3: 60a 71387i bk4: 40a 71397i bk5: 83a 71349i bk6: 52a 71396i bk7: 61a 71377i bk8: 51a 71405i bk9: 57a 71384i bk10: 33a 71383i bk11: 28a 71401i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.981900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197965
Bank_Level_Parallism_Col = 1.188257
Bank_Level_Parallism_Ready = 1.042232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151911 

BW Util details:
bwutil = 0.009282 
total_CMD = 71430 
util_bw = 663 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 70349 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70755 
Read = 663 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 663 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009282 
Either_Row_CoL_Bus_Util = 0.009450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00559989
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70807 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008554
n_activity=4157 dram_eff=0.147
bk0: 37a 71389i bk1: 41a 71400i bk2: 42a 71401i bk3: 45a 71400i bk4: 82a 71369i bk5: 53a 71392i bk6: 69a 71380i bk7: 62a 71398i bk8: 59a 71378i bk9: 72a 71370i bk10: 17a 71399i bk11: 32a 71395i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136364
Bank_Level_Parallism_Col = 1.131387
Bank_Level_Parallism_Ready = 1.044190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111575 

BW Util details:
bwutil = 0.008554 
total_CMD = 71430 
util_bw = 611 
Wasted_Col = 357 
Wasted_Row = 0 
Idle = 70462 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70807 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.008554 
Either_Row_CoL_Bus_Util = 0.008722 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00267395
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70852 n_act=12 n_pre=0 n_ref_event=0 n_req=567 n_rd=567 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007938
n_activity=4002 dram_eff=0.1417
bk0: 58a 71383i bk1: 53a 71371i bk2: 56a 71397i bk3: 53a 71398i bk4: 59a 71392i bk5: 47a 71396i bk6: 42a 71392i bk7: 60a 71391i bk8: 56a 71396i bk9: 32a 71401i bk10: 35a 71379i bk11: 16a 71408i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978836
Row_Buffer_Locality_read = 0.978836
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103560
Bank_Level_Parallism_Col = 1.101307
Bank_Level_Parallism_Ready = 1.026455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087146 

BW Util details:
bwutil = 0.007938 
total_CMD = 71430 
util_bw = 567 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 70503 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70852 
Read = 567 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 567 
total_req = 567 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 567 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.007938 
Either_Row_CoL_Bus_Util = 0.008092 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001730 
queue_avg = 0.003836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00383592
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70760 n_act=12 n_pre=0 n_ref_event=0 n_req=659 n_rd=659 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009226
n_activity=4342 dram_eff=0.1518
bk0: 67a 71303i bk1: 58a 71383i bk2: 68a 71396i bk3: 57a 71384i bk4: 68a 71352i bk5: 36a 71360i bk6: 69a 71386i bk7: 73a 71385i bk8: 50a 71397i bk9: 53a 71404i bk10: 27a 71402i bk11: 33a 71394i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981791
Row_Buffer_Locality_read = 0.981791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128546
Bank_Level_Parallism_Col = 1.125893
Bank_Level_Parallism_Ready = 1.050076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092857 

BW Util details:
bwutil = 0.009226 
total_CMD = 71430 
util_bw = 659 
Wasted_Col = 469 
Wasted_Row = 0 
Idle = 70302 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70760 
Read = 659 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 659 
total_req = 659 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 659 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009226 
Either_Row_CoL_Bus_Util = 0.009380 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.001493 
queue_avg = 0.004900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0048999
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70721 n_act=12 n_pre=0 n_ref_event=0 n_req=697 n_rd=697 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009758
n_activity=4388 dram_eff=0.1588
bk0: 81a 71346i bk1: 97a 71308i bk2: 62a 71377i bk3: 67a 71379i bk4: 42a 71376i bk5: 59a 71386i bk6: 39a 71400i bk7: 65a 71379i bk8: 49a 71388i bk9: 69a 71396i bk10: 35a 71397i bk11: 32a 71378i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982783
Row_Buffer_Locality_read = 0.982783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132885
Bank_Level_Parallism_Col = 1.126271
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111864 

BW Util details:
bwutil = 0.009758 
total_CMD = 71430 
util_bw = 697 
Wasted_Col = 492 
Wasted_Row = 0 
Idle = 70241 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70721 
Read = 697 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 697 
total_req = 697 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 697 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.009758 
Either_Row_CoL_Bus_Util = 0.009926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0098418
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=71430 n_nop=70636 n_act=12 n_pre=0 n_ref_event=0 n_req=782 n_rd=782 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01095
n_activity=4477 dram_eff=0.1747
bk0: 72a 71367i bk1: 41a 71390i bk2: 54a 71388i bk3: 104a 71325i bk4: 73a 71379i bk5: 75a 71320i bk6: 97a 71364i bk7: 74a 71342i bk8: 53a 71394i bk9: 69a 71385i bk10: 42a 71391i bk11: 28a 71383i bk12: 0a 71430i bk13: 0a 71430i bk14: 0a 71430i bk15: 0a 71430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.984655
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195893
Bank_Level_Parallism_Col = 1.184420
Bank_Level_Parallism_Ready = 1.051151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159777 

BW Util details:
bwutil = 0.010948 
total_CMD = 71430 
util_bw = 782 
Wasted_Col = 484 
Wasted_Row = 0 
Idle = 70164 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 71430 
n_nop = 70636 
Read = 782 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 782 
total_req = 782 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 782 
Row_Bus_Util =  0.000168 
CoL_Bus_Util = 0.010948 
Either_Row_CoL_Bus_Util = 0.011116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00932381

========= L2 cache stats =========
L2_cache_bank[0]: Access = 752, Miss = 376, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 742, Miss = 371, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 678, Miss = 339, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 718, Miss = 359, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 748, Miss = 374, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 654, Miss = 327, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 726, Miss = 363, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 744, Miss = 372, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 558, Miss = 279, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 636, Miss = 318, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 702, Miss = 351, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 796, Miss = 398, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 564, Miss = 282, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 792, Miss = 396, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 656, Miss = 328, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 558, Miss = 279, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 836, Miss = 418, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 650, Miss = 325, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 692, Miss = 346, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 800, Miss = 400, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 688, Miss = 344, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 724, Miss = 362, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 714, Miss = 357, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 688, Miss = 344, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 722, Miss = 361, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 786, Miss = 393, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 812, Miss = 406, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 812, Miss = 406, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 544, Miss = 272, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 710, Miss = 355, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 752, Miss = 376, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 800, Miss = 400, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22754
L2_total_cache_misses = 11377
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10473
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 904
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1808
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=45936
icnt_total_pkts_simt_to_mem=45936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45936
Req_Network_cycles = 16132
Req_Network_injected_packets_per_cycle =       2.8475 
Req_Network_conflicts_per_cycle =       1.2064
Req_Network_conflicts_per_cycle_util =       4.1391
Req_Bank_Level_Parallism =       9.7695
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.5002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0445

Reply_Network_injected_packets_num = 45936
Reply_Network_cycles = 16132
Reply_Network_injected_packets_per_cycle =        2.8475
Reply_Network_conflicts_per_cycle =        0.9145
Reply_Network_conflicts_per_cycle_util =       3.2479
Reply_Bank_Level_Parallism =      10.1136
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0619
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 401780 (inst/sec)
gpgpu_simulation_rate = 2304 (cycle/sec)
gpgpu_silicon_slowdown = 491319x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 3
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-3-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 7833
gpu_sim_insn = 1405285
gpu_ipc =     179.4057
gpu_tot_sim_cycle = 23965
gpu_tot_sim_insn = 4217747
gpu_tot_ipc =     175.9961
gpu_tot_issued_cta = 2814
gpu_occupancy = 38.0866% 
gpu_tot_occupancy = 37.5603% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9322
partiton_level_parallism_total  =       2.8752
partiton_level_parallism_util =      10.5406
partiton_level_parallism_util_total  =      10.0137
L2_BW  =     106.2164 GB/Sec
L2_BW_total  =     104.1510 GB/Sec
gpu_total_sim_rate=383431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3472, Reservation_fails = 854
	L1D_cache_core[1]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3348, Reservation_fails = 823
	L1D_cache_core[2]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3454, Reservation_fails = 897
	L1D_cache_core[3]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3310, Reservation_fails = 813
	L1D_cache_core[4]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3406, Reservation_fails = 913
	L1D_cache_core[5]: Access = 8804, Miss = 1488, Miss_rate = 0.169, Pending_hits = 3317, Reservation_fails = 699
	L1D_cache_core[6]: Access = 8804, Miss = 1550, Miss_rate = 0.176, Pending_hits = 3472, Reservation_fails = 841
	L1D_cache_core[7]: Access = 8731, Miss = 1475, Miss_rate = 0.169, Pending_hits = 3320, Reservation_fails = 758
	L1D_cache_core[8]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 916
	L1D_cache_core[9]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3265, Reservation_fails = 791
	L1D_cache_core[10]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3405, Reservation_fails = 929
	L1D_cache_core[11]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 784
	L1D_cache_core[12]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3382, Reservation_fails = 1052
	L1D_cache_core[13]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3260, Reservation_fails = 877
	L1D_cache_core[14]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 861
	L1D_cache_core[15]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3276, Reservation_fails = 745
	L1D_cache_core[16]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 763
	L1D_cache_core[17]: Access = 8589, Miss = 1451, Miss_rate = 0.169, Pending_hits = 3266, Reservation_fails = 735
	L1D_cache_core[18]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3399, Reservation_fails = 822
	L1D_cache_core[19]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3268, Reservation_fails = 714
	L1D_cache_core[20]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 725
	L1D_cache_core[21]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 748
	L1D_cache_core[22]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 867
	L1D_cache_core[23]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 691
	L1D_cache_core[24]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 707
	L1D_cache_core[25]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3287, Reservation_fails = 682
	L1D_cache_core[26]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3404, Reservation_fails = 771
	L1D_cache_core[27]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 702
	L1D_cache_core[28]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 770
	L1D_cache_core[29]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3282, Reservation_fails = 662
	L1D_cache_core[30]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 797
	L1D_cache_core[31]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 691
	L1D_cache_core[32]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 707
	L1D_cache_core[33]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 776
	L1D_cache_core[34]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 718
	L1D_cache_core[35]: Access = 8589, Miss = 1451, Miss_rate = 0.169, Pending_hits = 3265, Reservation_fails = 729
	L1D_cache_core[36]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 724
	L1D_cache_core[37]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3276, Reservation_fails = 763
	L1D_cache_core[38]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 808
	L1D_cache_core[39]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 713
	L1D_cache_core[40]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3416, Reservation_fails = 807
	L1D_cache_core[41]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3281, Reservation_fails = 801
	L1D_cache_core[42]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3380, Reservation_fails = 818
	L1D_cache_core[43]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3277, Reservation_fails = 812
	L1D_cache_core[44]: Access = 8662, Miss = 1525, Miss_rate = 0.176, Pending_hits = 3398, Reservation_fails = 814
	L1D_cache_core[45]: Access = 8662, Miss = 1464, Miss_rate = 0.169, Pending_hits = 3294, Reservation_fails = 702
	L1D_total_cache_accesses = 399369
	L1D_total_cache_misses = 68904
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 154194
	L1D_total_cache_reservation_fails = 36092
	L1D_cache_data_port_util = 0.453
	L1D_cache_fill_port_util = 0.163
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 176271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 154194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19338
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 43941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 154194
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5625

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35228
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 864
ctas_completed 2814, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
414, 448, 415, 449, 414, 414, 483, 415, 449, 414, 413, 483, 415, 449, 379, 276, 276, 276, 276, 276, 184, 
gpgpu_n_tot_thrd_icount = 11892512
gpgpu_n_tot_w_icount = 371641
gpgpu_n_stall_shd_mem = 103716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63279
gpgpu_n_mem_write_global = 5625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 360000
gpgpu_n_store_insn = 45000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 50786
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 50786
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52930
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:320409	W0_Idle:212606	W0_Scoreboard:673575	W1:38971	W2:32245	W3:17069	W4:6192	W5:1505	W6:413	W7:30	W8:249	W9:2	W10:28	W11:104	W12:434	W13:1235	W14:2606	W15:3947	W16:244232	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:99947	WS1:94329	WS2:90803	WS3:86562	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 506232 {8:63279,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 225000 {40:5625,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2531160 {40:63279,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 45000 {8:5625,}
maxmflatency = 824 
max_icnt2mem_latency = 311 
maxmrqlatency = 64 
max_icnt2sh_latency = 99 
averagemflatency = 377 
avg_icnt2mem_latency = 111 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 5 
mrq_lat_table:18297 	834 	1103 	547 	259 	51 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13543 	40033 	15328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17350 	24562 	26799 	193 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	55399 	3934 	4154 	3593 	1583 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5560      5553      5882      5609      5623      5639      5648      5660      5722      5797      5825      5814         0         0         0         0 
dram[1]:      5553      5554      5859      5830      5618      5630      5672      5668      5741      5711      5806      5789         0         0         0         0 
dram[2]:      5569      5561      5621      5618      5630      5610      5657      5651      5967      5773      5835      5776         0         0         0         0 
dram[3]:      5553      5557      5859      5621      5659      5650      5638      5675      5706      5711      5820      5831         0         0         0         0 
dram[4]:      5568      5558      5855      5647      5627      5635      5667      5635      5797      5735      5830      5811         0         0         0         0 
dram[5]:      5556      5554      5618      5627      5646      5637      5688      5649      5680      5740      5828      5808         0         0         0         0 
dram[6]:      5555      5562      5611      5613      5634      5625      5645      5681      5706      5710      5814      5789         0         0         0         0 
dram[7]:      5559      5563      5820      5915      5619      5610      5766      5667      5703      5723      5812      5874         0         0         0         0 
dram[8]:      5559      5557      5617      5609      5617      5628      5653      5686      5899      5712      5823      5813         0         0         0         0 
dram[9]:      5555      5553      5611      5615      5606      5605      5664      5654      5773      5729      5816      5825         0         0         0         0 
dram[10]:      5553      5557      5845      5852      5630      5616      5671      5665      5710      5707      5785      5817         0         0         0         0 
dram[11]:      5575      5558      5824      5625      5634      5629      5674      5646      5677      5750      5832      5794         0         0         0         0 
dram[12]:      5563      5554      5635      5636      5621      5635      5669      5643      5726      5724      5830      5836         0         0         0         0 
dram[13]:      5553      5561      5605      5614      5644      5615      5651      5647      5734      5707      5889      5874         0         0         0         0 
dram[14]:      5560      5566      5631      5621      5642      5639      5655      5707      5819      5716      5790      5834         0         0         0         0 
dram[15]:      5572      5563      5605      5613      5645      5630      5662      5652      5708      5704      5822      5831         0         0         0         0 
dram[16]:      5497      5494      5553      5546      5562      5556      5594      5587      5716      5614      5739      5767         0         0         0         0 
dram[17]:      5495      5489      5555      5576      5580      5558      5616      5593      5672      5650      5728      5757         0         0         0         0 
dram[18]:      5489      5490      5543      5555      5557      5576      5570      5598      5648      5670      5795      5755         0         0         0         0 
dram[19]:      5490      5490      5563      5582      5577      5571      5586      5595      5657      5620      5746      5763         0         0         0         0 
dram[20]:      5493      5494      5559      5567      5564      5556      5593      5609      5643      5679      5781      5761         0         0         0         0 
dram[21]:      5489      5495      5552      5563      5574      5598      5604      5589      5652      5617      5759      5761         0         0         0         0 
dram[22]:      5490      5491      5538      5550      5569      5575      5591      5609      5739      5658      5827      5763         0         0         0         0 
dram[23]:      5491      5489      5776      5559      5549      5561      5633      5590      5647      5672      5759      5752         0         0         0         0 
dram[24]:      5490      5489      5794      5765      5573      5560      5631      5583      5644      5649      5772      5800         0         0         0         0 
dram[25]:      5489      5490      5560      5541      5581      5566      5580      5620      5653      5644      5748      5740         0         0         0         0 
dram[26]:      5494      5493      5561      5582      5582      5557      5591      5611      5636      5674      5786      5749         0         0         0         0 
dram[27]:      5494      5507      5573      5552      5563      5564      5597      5595      5671      5667      5765      5754         0         0         0         0 
dram[28]:      5491      5493      5570      5544      5548      5560      5618      5577      5692      5678      5733      5931         0         0         0         0 
dram[29]:      5493      5497      5548      5539      5558      5564      5590      5578      5647      5731      5779      5794         0         0         0         0 
dram[30]:      5490      5489      5546      5565      5576      5584      5577      5621      5646      5722      5785      5838         0         0         0         0 
dram[31]:      5489      5489      5549      5549      5565      5572      5578      5679      5648      5641      5813      5773         0         0         0         0 
average row accesses per activate:
dram[0]: 39.000000 65.000000 48.000000 73.000000 72.000000 64.000000 67.000000 45.000000 53.000000 59.000000 55.000000 23.000000      -nan      -nan      -nan      -nan 
dram[1]: 71.000000 47.000000 59.000000 57.000000 69.000000 55.000000 36.000000 61.000000 73.000000 51.000000 41.000000 22.000000      -nan      -nan      -nan      -nan 
dram[2]: 51.000000 54.000000 59.000000 48.000000 40.000000 103.000000 65.000000 86.000000 27.000000 45.000000 22.000000 49.000000      -nan      -nan      -nan      -nan 
dram[3]: 75.000000 95.000000 31.000000 68.000000 48.000000 58.000000 65.000000 46.000000 69.000000 49.000000 40.000000 27.000000      -nan      -nan      -nan      -nan 
dram[4]: 52.000000 23.000000 47.000000 50.000000 56.000000 59.000000 42.000000 69.000000 36.000000 51.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[5]: 55.000000 75.000000 40.000000 70.000000 54.000000 47.000000 78.000000 62.000000 81.000000 53.000000 49.000000 41.000000      -nan      -nan      -nan      -nan 
dram[6]: 45.000000 51.000000 63.000000 50.000000 50.000000 60.000000 55.000000 51.000000 83.000000 66.000000 20.000000 36.000000      -nan      -nan      -nan      -nan 
dram[7]: 58.000000 55.000000 62.000000 34.000000 49.000000 49.000000 48.000000 28.000000 58.000000 47.000000 32.000000 27.000000      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 73.000000 92.000000 39.000000 83.000000 62.000000 65.000000 33.000000 40.000000 79.000000 23.000000 42.000000      -nan      -nan      -nan      -nan 
dram[9]: 55.000000 85.000000 50.000000 45.000000 72.000000 55.000000 65.000000 39.000000 74.000000 67.000000 37.000000 38.000000      -nan      -nan      -nan      -nan 
dram[10]: 74.000000 60.000000 63.000000 58.000000 51.000000 56.000000 44.000000 32.000000 29.000000 79.000000 38.000000 58.000000      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 66.000000 42.000000 54.000000 89.000000 33.000000 37.000000 86.000000 55.000000 49.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 48.000000 93.000000 47.000000 56.000000 57.000000 63.000000 64.000000 50.000000 76.000000 40.000000 43.000000      -nan      -nan      -nan      -nan 
dram[13]: 65.000000 60.000000 68.000000 58.000000 34.000000 94.000000 62.000000 89.000000 81.000000 81.000000 18.000000 42.000000      -nan      -nan      -nan      -nan 
dram[14]: 70.000000 49.000000 52.000000 80.000000 43.000000 50.000000 39.000000 28.000000 30.000000 60.000000 41.000000 33.000000      -nan      -nan      -nan      -nan 
dram[15]: 55.000000 52.000000 56.000000 71.000000 59.000000 47.000000 64.000000 88.000000 89.000000 48.000000 59.000000 48.000000      -nan      -nan      -nan      -nan 
dram[16]: 45.000000 27.000000 65.000000 73.000000 85.000000 56.000000 72.000000 40.000000 71.000000 38.000000 43.000000 36.000000      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 53.000000 69.000000 50.000000 42.000000 58.000000 99.000000 49.000000 63.000000 42.000000 57.000000 37.000000      -nan      -nan      -nan      -nan 
dram[18]: 40.000000 77.000000 70.000000 53.000000 77.000000 67.000000 63.000000 62.000000 81.000000 60.000000 50.000000 37.000000      -nan      -nan      -nan      -nan 
dram[19]: 85.000000 81.000000 67.000000 56.000000 65.000000 49.000000 75.000000 69.000000 98.000000 66.000000 29.000000 23.000000      -nan      -nan      -nan      -nan 
dram[20]: 41.000000 51.000000 65.000000 64.000000 80.000000 74.000000 60.000000 46.000000 76.000000 46.000000 22.000000 33.000000      -nan      -nan      -nan      -nan 
dram[21]: 60.000000 79.000000 65.000000 77.000000 41.000000 48.000000 35.000000 76.000000 49.000000 69.000000 36.000000 44.000000      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 69.000000 49.000000 48.000000 51.000000 57.000000 69.000000 40.000000 46.000000 51.000000 41.000000 60.000000      -nan      -nan      -nan      -nan 
dram[23]: 72.000000 37.000000 72.000000 58.000000 53.000000 47.000000 53.000000 57.000000 48.000000 69.000000 10.000000 48.000000      -nan      -nan      -nan      -nan 
dram[24]: 58.000000 42.000000 42.000000 56.000000 53.000000 84.000000 46.000000 72.000000 46.000000 81.000000 29.000000 19.000000      -nan      -nan      -nan      -nan 
dram[25]: 63.000000 49.000000 52.000000 57.000000 42.000000 40.000000 48.000000 66.000000 55.000000 49.000000 50.000000 30.000000      -nan      -nan      -nan      -nan 
dram[26]: 71.000000 68.000000 59.000000 60.000000 40.000000 83.000000 52.000000 61.000000 51.000000 57.000000 33.000000 28.000000      -nan      -nan      -nan      -nan 
dram[27]: 37.000000 41.000000 42.000000 45.000000 82.000000 53.000000 69.000000 62.000000 59.000000 72.000000 17.000000 32.000000      -nan      -nan      -nan      -nan 
dram[28]: 58.000000 53.000000 56.000000 53.000000 59.000000 47.000000 42.000000 60.000000 56.000000 32.000000 35.000000 16.000000      -nan      -nan      -nan      -nan 
dram[29]: 67.000000 58.000000 68.000000 57.000000 68.000000 36.000000 69.000000 73.000000 50.000000 53.000000 27.000000 33.000000      -nan      -nan      -nan      -nan 
dram[30]: 81.000000 97.000000 62.000000 67.000000 42.000000 59.000000 39.000000 65.000000 49.000000 69.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 41.000000 54.000000 104.000000 73.000000 75.000000 97.000000 74.000000 53.000000 69.000000 42.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 21093/384 = 54.929688
number of bytes read:
dram[0]:      1248      2080      1536      2336      2304      2048      2144      1440      1696      1888      1760       736         0         0         0         0 
dram[1]:      2272      1504      1888      1824      2208      1760      1152      1952      2336      1632      1312       704         0         0         0         0 
dram[2]:      1632      1728      1888      1536      1280      3296      2080      2752       864      1440       704      1568         0         0         0         0 
dram[3]:      2400      3040       992      2176      1536      1856      2080      1472      2208      1568      1280       864         0         0         0         0 
dram[4]:      1664       736      1504      1600      1792      1888      1344      2208      1152      1632      1024      1024         0         0         0         0 
dram[5]:      1760      2400      1280      2240      1728      1504      2496      1984      2592      1696      1568      1312         0         0         0         0 
dram[6]:      1440      1632      2016      1600      1600      1920      1760      1632      2656      2112       640      1152         0         0         0         0 
dram[7]:      1856      1760      1984      1088      1568      1568      1536       896      1856      1504      1024       864         0         0         0         0 
dram[8]:      1280      2336      2944      1248      2656      1984      2080      1056      1280      2528       736      1344         0         0         0         0 
dram[9]:      1760      2720      1600      1440      2304      1760      2080      1248      2368      2144      1184      1216         0         0         0         0 
dram[10]:      2368      1920      2016      1856      1632      1792      1408      1024       928      2528      1216      1856         0         0         0         0 
dram[11]:      1824      2112      1344      1728      2848      1056      1184      2752      1760      1568      1344      1376         0         0         0         0 
dram[12]:      2208      1536      2976      1504      1792      1824      2016      2048      1600      2432      1280      1376         0         0         0         0 
dram[13]:      2080      1920      2176      1856      1088      3008      1984      2848      2592      2592       576      1344         0         0         0         0 
dram[14]:      2240      1568      1664      2560      1376      1600      1248       896       960      1920      1312      1056         0         0         0         0 
dram[15]:      1760      1664      1792      2272      1888      1504      2048      2816      2848      1536      1888      1536         0         0         0         0 
dram[16]:      1440       864      2080      2336      2720      1792      2304      1280      2272      1216      1376      1152         0         0         0         0 
dram[17]:      1024      1696      2208      1600      1344      1856      3168      1568      2016      1344      1824      1184         0         0         0         0 
dram[18]:      1280      2464      2240      1696      2464      2144      2016      1984      2592      1920      1600      1184         0         0         0         0 
dram[19]:      2720      2592      2144      1792      2080      1568      2400      2208      3136      2112       928       736         0         0         0         0 
dram[20]:      1312      1632      2080      2048      2560      2368      1920      1472      2432      1472       704      1056         0         0         0         0 
dram[21]:      1920      2528      2080      2464      1312      1536      1120      2432      1568      2208      1152      1408         0         0         0         0 
dram[22]:      2176      2208      1568      1536      1632      1824      2208      1280      1472      1632      1312      1920         0         0         0         0 
dram[23]:      2304      1184      2304      1856      1696      1504      1696      1824      1536      2208       320      1536         0         0         0         0 
dram[24]:      1856      1344      1344      1792      1696      2688      1472      2304      1472      2592       928       608         0         0         0         0 
dram[25]:      2016      1568      1664      1824      1344      1280      1536      2112      1760      1568      1600       960         0         0         0         0 
dram[26]:      2272      2176      1888      1920      1280      2656      1664      1952      1632      1824      1056       896         0         0         0         0 
dram[27]:      1184      1312      1344      1440      2624      1696      2208      1984      1888      2304       544      1024         0         0         0         0 
dram[28]:      1856      1696      1792      1696      1888      1504      1344      1920      1792      1024      1120       512         0         0         0         0 
dram[29]:      2144      1856      2176      1824      2176      1152      2208      2336      1600      1696       864      1056         0         0         0         0 
dram[30]:      2592      3104      1984      2144      1344      1888      1248      2080      1568      2208      1120      1024         0         0         0         0 
dram[31]:      2304      1312      1728      3328      2336      2400      3104      2368      1696      2208      1344       896         0         0         0         0 
total bytes read: 674976
Bmin_bank_accesses = 0!
chip skew: 25024/17504 = 1.43
number of bytes accessed:
dram[0]:      1248      2080      1536      2336      2304      2048      2144      1440      1696      1888      1760       736         0         0         0         0 
dram[1]:      2272      1504      1888      1824      2208      1760      1152      1952      2336      1632      1312       704         0         0         0         0 
dram[2]:      1632      1728      1888      1536      1280      3296      2080      2752       864      1440       704      1568         0         0         0         0 
dram[3]:      2400      3040       992      2176      1536      1856      2080      1472      2208      1568      1280       864         0         0         0         0 
dram[4]:      1664       736      1504      1600      1792      1888      1344      2208      1152      1632      1024      1024         0         0         0         0 
dram[5]:      1760      2400      1280      2240      1728      1504      2496      1984      2592      1696      1568      1312         0         0         0         0 
dram[6]:      1440      1632      2016      1600      1600      1920      1760      1632      2656      2112       640      1152         0         0         0         0 
dram[7]:      1856      1760      1984      1088      1568      1568      1536       896      1856      1504      1024       864         0         0         0         0 
dram[8]:      1280      2336      2944      1248      2656      1984      2080      1056      1280      2528       736      1344         0         0         0         0 
dram[9]:      1760      2720      1600      1440      2304      1760      2080      1248      2368      2144      1184      1216         0         0         0         0 
dram[10]:      2368      1920      2016      1856      1632      1792      1408      1024       928      2528      1216      1856         0         0         0         0 
dram[11]:      1824      2112      1344      1728      2848      1056      1184      2752      1760      1568      1344      1376         0         0         0         0 
dram[12]:      2208      1536      2976      1504      1792      1824      2016      2048      1600      2432      1280      1376         0         0         0         0 
dram[13]:      2080      1920      2176      1856      1088      3008      1984      2848      2592      2592       576      1344         0         0         0         0 
dram[14]:      2240      1568      1664      2560      1376      1600      1248       896       960      1920      1312      1056         0         0         0         0 
dram[15]:      1760      1664      1792      2272      1888      1504      2048      2816      2848      1536      1888      1536         0         0         0         0 
dram[16]:      1440       864      2080      2336      2720      1792      2304      1280      2272      1216      1376      1152         0         0         0         0 
dram[17]:      1024      1696      2208      1600      1344      1856      3168      1568      2016      1344      1824      1184         0         0         0         0 
dram[18]:      1280      2464      2240      1696      2464      2144      2016      1984      2592      1920      1600      1184         0         0         0         0 
dram[19]:      2720      2592      2144      1792      2080      1568      2400      2208      3136      2112       928       736         0         0         0         0 
dram[20]:      1312      1632      2080      2048      2560      2368      1920      1472      2432      1472       704      1056         0         0         0         0 
dram[21]:      1920      2528      2080      2464      1312      1536      1120      2432      1568      2208      1152      1408         0         0         0         0 
dram[22]:      2176      2208      1568      1536      1632      1824      2208      1280      1472      1632      1312      1920         0         0         0         0 
dram[23]:      2304      1184      2304      1856      1696      1504      1696      1824      1536      2208       320      1536         0         0         0         0 
dram[24]:      1856      1344      1344      1792      1696      2688      1472      2304      1472      2592       928       608         0         0         0         0 
dram[25]:      2016      1568      1664      1824      1344      1280      1536      2112      1760      1568      1600       960         0         0         0         0 
dram[26]:      2272      2176      1888      1920      1280      2656      1664      1952      1632      1824      1056       896         0         0         0         0 
dram[27]:      1184      1312      1344      1440      2624      1696      2208      1984      1888      2304       544      1024         0         0         0         0 
dram[28]:      1856      1696      1792      1696      1888      1504      1344      1920      1792      1024      1120       512         0         0         0         0 
dram[29]:      2144      1856      2176      1824      2176      1152      2208      2336      1600      1696       864      1056         0         0         0         0 
dram[30]:      2592      3104      1984      2144      1344      1888      1248      2080      1568      2208      1120      1024         0         0         0         0 
dram[31]:      2304      1312      1728      3328      2336      2400      3104      2368      1696      2208      1344       896         0         0         0         0 
total dram bytes accesed = 674976
min_bank_accesses = 0!
chip skew: 25024/17504 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         35        33        39        37        37        36        37        36        37        38        50        81    none      none      none      none  
dram[1]:         33        34        38        39        35        35        36        37        39        36        47        65    none      none      none      none  
dram[2]:         35        34        37        38        35        36        37        36        39        39        65        45    none      none      none      none  
dram[3]:         34        34        39        39        36        36        37        38        39        39        54        59    none      none      none      none  
dram[4]:         35        33        39        39        37        36        37        37        39        39        58        54    none      none      none      none  
dram[5]:         34        34        38        39        37        37        38        38        39        40        52        46    none      none      none      none  
dram[6]:         35        34        39        38        36        36        37        38        38        38        54        56    none      none      none      none  
dram[7]:         33        35        37        40        35        35        39        38        39        40        55        58    none      none      none      none  
dram[8]:         35        33        39        38        36        36        37        35        39        39        79        41    none      none      none      none  
dram[9]:         33        35        38        39        37        36        37        36        40        39        43        63    none      none      none      none  
dram[10]:         34        33        38        38        35        36        38        36        37        38        64        46    none      none      none      none  
dram[11]:         35        34        40        39        36        37        37        37        38        38        52        44    none      none      none      none  
dram[12]:         35        34        39        39        36        36        37        38        40        40        52        52    none      none      none      none  
dram[13]:         33        34        39        39        37        36        38        38        38        40        71        57    none      none      none      none  
dram[14]:         34        34        39        38        35        36        38        37        38        38        51        55    none      none      none      none  
dram[15]:         34        35        40        39        38        37        36        37        39        38        47        45    none      none      none      none  
dram[16]:         32        31        36        37        34        34        34        36        37        35        49        64    none      none      none      none  
dram[17]:         33        30        35        36        34        35        35        34        35        36        44        46    none      none      none      none  
dram[18]:         31        33        36        36        35        36        35        36        37        38        45        57    none      none      none      none  
dram[19]:         31        31        37        37        34        34        34        34        36        36        81        61    none      none      none      none  
dram[20]:         32        32        37        38        34        33        37        36        36        39        69        43    none      none      none      none  
dram[21]:         32        32        36        37        35        35        34        35        36        38        48        48    none      none      none      none  
dram[22]:         32        32        36        36        35        34        35        34        37        35        48        47    none      none      none      none  
dram[23]:         32        30        36        36        33        34        36        35        36        36        98        45    none      none      none      none  
dram[24]:         31        31        35        37        35        34        35        34        36        36        49        72    none      none      none      none  
dram[25]:         32        31        37        36        35        33        35        34        36        37        46        57    none      none      none      none  
dram[26]:         31        32        37        37        35        35        36        35        36        35        46        51    none      none      none      none  
dram[27]:         32        32        36        37        34        34        35        35        36        37        66        55    none      none      none      none  
dram[28]:         33        32        36        36        34        35        35        35        36        35        50        81    none      none      none      none  
dram[29]:         31        33        36        34        34        33        34        35        37        36        54        54    none      none      none      none  
dram[30]:         31        32        35        37        34        34        35        35        37        37        51        46    none      none      none      none  
dram[31]:         31        33        36        36        35        35        35        37        37        37        49        74    none      none      none      none  
maximum mf latency per bank:
dram[0]:        650       671       666       695       768       731       704       676       697       686       674       694       235       234         0         0
dram[1]:        676       667       693       724       679       660       675       714       712       744       711       677       234       234         0         0
dram[2]:        676       627       714       740       637       702       675       670       708       710       636       698       235       235         0         0
dram[3]:        683       666       678       693       650       639       712       703       742       697       669       700       236       237         0         0
dram[4]:        664       657       696       692       657       723       702       706       674       680       711       746         0         0         0         0
dram[5]:        705       733       717       748       706       736       763       765       753       773       730       746         0         0         0         0
dram[6]:        683       681       731       687       722       657       695       709       745       753       681       717         0       234         0         0
dram[7]:        655       673       712       721       623       671       693       677       741       704       748       692       235         0         0         0
dram[8]:        664       644       710       660       685       669       707       681       704       754       657       779       234       237         0         0
dram[9]:        705       677       781       749       709       727       715       678       785       756       701       728       234       235         0         0
dram[10]:        646       648       703       735       742       692       691       672       646       760       747       717         0         0         0         0
dram[11]:        638       654       674       672       713       697       662       696       686       741       695       665         0       235         0         0
dram[12]:        695       642       822       702       785       647       755       805       794       791       803       743       235         0         0         0
dram[13]:        708       726       786       748       699       761       729       770       763       768       706       768         0       234         0         0
dram[14]:        643       653       755       690       635       690       681       692       698       702       671       685       234         0         0         0
dram[15]:        661       664       824       771       736       821       714       696       745       741       782       775       235       235         0         0
dram[16]:        574       561       623       665       622       621       642       638       657       579       595       643       236       234         0         0
dram[17]:        583       576       616       653       576       580       636       582       659       661       677       686       235       235         0         0
dram[18]:        619       632       712       686       697       618       627       686       734       699       702       657         0       236         0         0
dram[19]:        598       587       642       672       639       701       630       652       665       665       629       623       234         0         0         0
dram[20]:        564       587       694       724       682       632       692       673       688       692       696       595         0         0         0         0
dram[21]:        623       601       681       729       607       610       612       658       704       654       681       632       236         0         0         0
dram[22]:        583       602       660       622       658       594       606       603       636       656       624       661         0       236         0         0
dram[23]:        581       537       633       642       573       617       632       586       616       635       561       641       238       235         0         0
dram[24]:        591       590       635       618       679       643       588       577       609       668       663       618       236         0         0         0
dram[25]:        582       574       659       705       628       556       628       620       633       619       662       605       236       236         0         0
dram[26]:        576       579       649       611       640       637       607       636       661       650       600       612       236       235         0         0
dram[27]:        628       603       638       656       611       578       652       615       615       615       549       590         0       237         0         0
dram[28]:        584       587       659       603       592       711       638       592       628       610       612       634       235       235         0         0
dram[29]:        622       622       636       601       598       582       602       618       680       716       622       577       234         0         0         0
dram[30]:        596       611       652       694       646       711       647       688       678       683       608       650       235       235         0         0
dram[31]:        620       613       687       704       746       727       618       681       720       680       642       650       236       237         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105439 n_act=12 n_pre=0 n_ref_event=0 n_req=663 n_rd=663 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02499
n_activity=4521 dram_eff=0.5866
bk0: 39a 105941i bk1: 65a 105791i bk2: 48a 105845i bk3: 73a 105777i bk4: 72a 105761i bk5: 64a 105771i bk6: 67a 105544i bk7: 45a 105695i bk8: 53a 105745i bk9: 59a 105710i bk10: 55a 105531i bk11: 23a 105912i bk12: 0a 106110i bk13: 0a 106111i bk14: 0a 106112i bk15: 0a 106115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.981900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.140471
Bank_Level_Parallism_Col = 2.136792
Bank_Level_Parallism_Ready = 1.558069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.872642 

BW Util details:
bwutil = 0.024992 
total_CMD = 106114 
util_bw = 2652 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 103227 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 246 
rwq = 0 
CCDLc_limit_alone = 246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105439 
Read = 663 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 663 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006248 
Either_Row_CoL_Bus_Util = 0.006361 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0494845
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105460 n_act=12 n_pre=0 n_ref_event=0 n_req=642 n_rd=642 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0242
n_activity=4578 dram_eff=0.5609
bk0: 71a 105767i bk1: 47a 105781i bk2: 59a 105917i bk3: 57a 105872i bk4: 69a 105839i bk5: 55a 105861i bk6: 36a 105914i bk7: 61a 105571i bk8: 73a 105648i bk9: 51a 105882i bk10: 41a 105644i bk11: 22a 105578i bk12: 0a 106107i bk13: 0a 106110i bk14: 0a 106111i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.217025
Bank_Level_Parallism_Col = 2.212377
Bank_Level_Parallism_Ready = 1.557632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.803094 

BW Util details:
bwutil = 0.024200 
total_CMD = 106114 
util_bw = 2568 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 103325 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105460 
Read = 642 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 642 
total_req = 642 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 642 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006050 
Either_Row_CoL_Bus_Util = 0.006163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0657595
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105453 n_act=12 n_pre=0 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02446
n_activity=4659 dram_eff=0.5572
bk0: 51a 105877i bk1: 54a 105885i bk2: 59a 105808i bk3: 48a 105903i bk4: 40a 105889i bk5: 103a 105381i bk6: 65a 105648i bk7: 86a 105430i bk8: 27a 106035i bk9: 45a 105856i bk10: 22a 105940i bk11: 49a 105704i bk12: 0a 106112i bk13: 0a 106115i bk14: 0a 106117i bk15: 0a 106117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981510
Row_Buffer_Locality_read = 0.981510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.091851
Bank_Level_Parallism_Col = 2.089310
Bank_Level_Parallism_Ready = 1.523883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881822 

BW Util details:
bwutil = 0.024464 
total_CMD = 106114 
util_bw = 2596 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 103319 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105453 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 649 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006116 
Either_Row_CoL_Bus_Util = 0.006229 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0453475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105431 n_act=12 n_pre=0 n_ref_event=0 n_req=671 n_rd=671 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02529
n_activity=4318 dram_eff=0.6216
bk0: 75a 105706i bk1: 95a 105594i bk2: 31a 105985i bk3: 68a 105670i bk4: 48a 105866i bk5: 58a 105735i bk6: 65a 105577i bk7: 46a 105544i bk8: 69a 105750i bk9: 49a 105549i bk10: 40a 105928i bk11: 27a 105836i bk12: 0a 106112i bk13: 0a 106113i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982116
Row_Buffer_Locality_read = 0.982116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.279931
Bank_Level_Parallism_Col = 2.275862
Bank_Level_Parallism_Ready = 1.603577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881896 

BW Util details:
bwutil = 0.025294 
total_CMD = 106114 
util_bw = 2684 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 103261 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105431 
Read = 671 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 671 
total_req = 671 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 671 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006323 
Either_Row_CoL_Bus_Util = 0.006436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0709708
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105554 n_act=12 n_pre=0 n_ref_event=0 n_req=549 n_rd=549 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02069
n_activity=3892 dram_eff=0.5642
bk0: 52a 105944i bk1: 23a 106039i bk2: 47a 105901i bk3: 50a 105918i bk4: 56a 105853i bk5: 59a 105915i bk6: 42a 105934i bk7: 69a 105792i bk8: 36a 105965i bk9: 51a 105853i bk10: 32a 105934i bk11: 32a 105830i bk12: 0a 106111i bk13: 0a 106111i bk14: 0a 106112i bk15: 0a 106113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978142
Row_Buffer_Locality_read = 0.978142
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608258
Bank_Level_Parallism_Col = 1.600637
Bank_Level_Parallism_Ready = 1.273224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490706 

BW Util details:
bwutil = 0.020695 
total_CMD = 106114 
util_bw = 2196 
Wasted_Col = 273 
Wasted_Row = 0 
Idle = 103645 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105554 
Read = 549 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 549 
total_req = 549 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 549 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005174 
Either_Row_CoL_Bus_Util = 0.005277 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001786 
queue_avg = 0.016266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0162655
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105398 n_act=12 n_pre=0 n_ref_event=0 n_req=705 n_rd=705 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02658
n_activity=4463 dram_eff=0.6319
bk0: 55a 105903i bk1: 75a 105652i bk2: 40a 105895i bk3: 70a 105801i bk4: 54a 105815i bk5: 47a 105687i bk6: 78a 105550i bk7: 62a 105644i bk8: 81a 105591i bk9: 53a 105627i bk10: 49a 105803i bk11: 41a 105903i bk12: 0a 106111i bk13: 0a 106112i bk14: 0a 106112i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.982979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.997691
Bank_Level_Parallism_Col = 1.993451
Bank_Level_Parallism_Ready = 1.523404
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.713405 

BW Util details:
bwutil = 0.026575 
total_CMD = 106114 
util_bw = 2820 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 103053 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105398 
Read = 705 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 705 
total_req = 705 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 705 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006644 
Either_Row_CoL_Bus_Util = 0.006747 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001397 
queue_avg = 0.045969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0459694
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105472 n_act=12 n_pre=0 n_ref_event=0 n_req=630 n_rd=630 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02375
n_activity=4680 dram_eff=0.5385
bk0: 45a 105944i bk1: 51a 105984i bk2: 63a 105764i bk3: 50a 105899i bk4: 50a 105860i bk5: 60a 105821i bk6: 55a 105655i bk7: 51a 105640i bk8: 83a 105722i bk9: 66a 105686i bk10: 20a 105930i bk11: 36a 105874i bk12: 0a 106108i bk13: 0a 106110i bk14: 0a 106111i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934343
Bank_Level_Parallism_Col = 1.932781
Bank_Level_Parallism_Ready = 1.469841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.674494 

BW Util details:
bwutil = 0.023748 
total_CMD = 106114 
util_bw = 2520 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 103302 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 253 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105472 
Read = 630 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 630 
total_req = 630 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 630 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005937 
Either_Row_CoL_Bus_Util = 0.006050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0346891
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105556 n_act=12 n_pre=0 n_ref_event=0 n_req=547 n_rd=547 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02062
n_activity=4145 dram_eff=0.5279
bk0: 58a 105816i bk1: 55a 105871i bk2: 62a 105846i bk3: 34a 105893i bk4: 49a 105942i bk5: 49a 105923i bk6: 48a 105782i bk7: 28a 105932i bk8: 58a 105862i bk9: 47a 105758i bk10: 32a 105726i bk11: 27a 105907i bk12: 0a 106109i bk13: 0a 106110i bk14: 0a 106112i bk15: 0a 106113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978062
Row_Buffer_Locality_read = 0.978062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922713
Bank_Level_Parallism_Col = 1.922955
Bank_Level_Parallism_Ready = 1.427788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.589446 

BW Util details:
bwutil = 0.020619 
total_CMD = 106114 
util_bw = 2188 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 103639 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105556 
Read = 547 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 547 
total_req = 547 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 547 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005155 
Either_Row_CoL_Bus_Util = 0.005258 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001792 
queue_avg = 0.021449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0214486
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105432 n_act=12 n_pre=0 n_ref_event=0 n_req=671 n_rd=671 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02529
n_activity=4365 dram_eff=0.6149
bk0: 40a 105957i bk1: 73a 105808i bk2: 92a 105521i bk3: 39a 105857i bk4: 83a 105566i bk5: 62a 105590i bk6: 65a 105629i bk7: 33a 105808i bk8: 40a 105812i bk9: 79a 105543i bk10: 23a 105705i bk11: 42a 105535i bk12: 0a 106108i bk13: 0a 106112i bk14: 0a 106113i bk15: 0a 106115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982116
Row_Buffer_Locality_read = 0.982116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.355252
Bank_Level_Parallism_Col = 2.347970
Bank_Level_Parallism_Ready = 1.712370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.051781 

BW Util details:
bwutil = 0.025294 
total_CMD = 106114 
util_bw = 2684 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 103217 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105432 
Read = 671 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 671 
total_req = 671 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 671 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006323 
Either_Row_CoL_Bus_Util = 0.006427 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001466 
queue_avg = 0.078906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0789057
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105420 n_act=12 n_pre=0 n_ref_event=0 n_req=682 n_rd=682 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02571
n_activity=4465 dram_eff=0.611
bk0: 55a 105802i bk1: 85a 105463i bk2: 50a 105707i bk3: 45a 105839i bk4: 72a 105717i bk5: 55a 105710i bk6: 65a 105650i bk7: 39a 105678i bk8: 74a 105528i bk9: 67a 105571i bk10: 37a 105596i bk11: 38a 105767i bk12: 0a 106110i bk13: 0a 106111i bk14: 0a 106114i bk15: 0a 106115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982405
Row_Buffer_Locality_read = 0.982405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.531171
Bank_Level_Parallism_Col = 2.522986
Bank_Level_Parallism_Ready = 1.799120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.071278 

BW Util details:
bwutil = 0.025708 
total_CMD = 106114 
util_bw = 2728 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 103191 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105420 
Read = 682 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 682 
total_req = 682 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 682 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006427 
Either_Row_CoL_Bus_Util = 0.006540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0539231
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105460 n_act=12 n_pre=0 n_ref_event=0 n_req=642 n_rd=642 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0242
n_activity=4526 dram_eff=0.5674
bk0: 74a 105702i bk1: 60a 105753i bk2: 63a 105778i bk3: 58a 105743i bk4: 51a 105907i bk5: 56a 105752i bk6: 44a 105854i bk7: 32a 105886i bk8: 29a 105966i bk9: 79a 105762i bk10: 38a 105995i bk11: 58a 105814i bk12: 0a 106111i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.871513
Bank_Level_Parallism_Col = 1.869446
Bank_Level_Parallism_Ready = 1.334370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682089 

BW Util details:
bwutil = 0.024200 
total_CMD = 106114 
util_bw = 2568 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 103317 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105460 
Read = 642 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 642 
total_req = 642 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 642 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006050 
Either_Row_CoL_Bus_Util = 0.006163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.089696
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105449 n_act=12 n_pre=0 n_ref_event=0 n_req=653 n_rd=653 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02462
n_activity=4439 dram_eff=0.5884
bk0: 57a 105789i bk1: 66a 105828i bk2: 42a 105940i bk3: 54a 105868i bk4: 89a 105703i bk5: 33a 105967i bk6: 37a 105870i bk7: 86a 105555i bk8: 55a 105799i bk9: 49a 105872i bk10: 42a 105885i bk11: 43a 105705i bk12: 0a 106112i bk13: 0a 106113i bk14: 0a 106115i bk15: 0a 106115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981623
Row_Buffer_Locality_read = 0.981623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.823123
Bank_Level_Parallism_Col = 1.819793
Bank_Level_Parallism_Ready = 1.422018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.621435 

BW Util details:
bwutil = 0.024615 
total_CMD = 106114 
util_bw = 2612 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 103230 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105449 
Read = 653 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 653 
total_req = 653 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 653 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006154 
Either_Row_CoL_Bus_Util = 0.006267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0230884
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105397 n_act=12 n_pre=0 n_ref_event=0 n_req=706 n_rd=706 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02661
n_activity=4686 dram_eff=0.6026
bk0: 69a 105659i bk1: 48a 105875i bk2: 93a 105635i bk3: 47a 105918i bk4: 56a 105809i bk5: 57a 105713i bk6: 63a 105527i bk7: 64a 105343i bk8: 50a 105643i bk9: 76a 105333i bk10: 40a 105600i bk11: 43a 105940i bk12: 0a 106109i bk13: 0a 106110i bk14: 0a 106112i bk15: 0a 106115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983003
Row_Buffer_Locality_read = 0.983003
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.455722
Bank_Level_Parallism_Col = 2.438866
Bank_Level_Parallism_Ready = 1.746818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.032389 

BW Util details:
bwutil = 0.026613 
total_CMD = 106114 
util_bw = 2824 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 103065 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105397 
Read = 706 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 706 
total_req = 706 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 706 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006653 
Either_Row_CoL_Bus_Util = 0.006757 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001395 
queue_avg = 0.086907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0869065
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105350 n_act=12 n_pre=0 n_ref_event=0 n_req=752 n_rd=752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02835
n_activity=4757 dram_eff=0.6323
bk0: 65a 105759i bk1: 60a 105648i bk2: 68a 105756i bk3: 58a 105824i bk4: 34a 105856i bk5: 94a 105444i bk6: 62a 105606i bk7: 89a 105144i bk8: 81a 105623i bk9: 81a 105210i bk10: 18a 105975i bk11: 42a 105692i bk12: 0a 106113i bk13: 0a 106114i bk14: 0a 106115i bk15: 0a 106118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.445190
Bank_Level_Parallism_Col = 2.437150
Bank_Level_Parallism_Ready = 1.744681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.021634 

BW Util details:
bwutil = 0.028347 
total_CMD = 106114 
util_bw = 3008 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 102927 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105350 
Read = 752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 752 
total_req = 752 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 752 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.007087 
Either_Row_CoL_Bus_Util = 0.007200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.132301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.132301
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105527 n_act=12 n_pre=0 n_ref_event=0 n_req=575 n_rd=575 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02167
n_activity=4055 dram_eff=0.5672
bk0: 70a 105781i bk1: 49a 105872i bk2: 52a 105843i bk3: 80a 105753i bk4: 43a 105918i bk5: 50a 105894i bk6: 39a 105941i bk7: 28a 105972i bk8: 30a 106005i bk9: 60a 105796i bk10: 41a 105881i bk11: 33a 105812i bk12: 0a 106109i bk13: 0a 106111i bk14: 0a 106111i bk15: 0a 106112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979130
Row_Buffer_Locality_read = 0.979130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695949
Bank_Level_Parallism_Col = 1.693738
Bank_Level_Parallism_Ready = 1.323478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568493 

BW Util details:
bwutil = 0.021675 
total_CMD = 106114 
util_bw = 2300 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 103542 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105527 
Read = 575 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 575 
total_req = 575 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 575 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005419 
Either_Row_CoL_Bus_Util = 0.005532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0209869
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=106114 n_nop=105366 n_act=12 n_pre=0 n_ref_event=0 n_req=736 n_rd=736 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02774
n_activity=4764 dram_eff=0.618
bk0: 55a 105840i bk1: 52a 105717i bk2: 56a 105887i bk3: 71a 105861i bk4: 59a 105845i bk5: 47a 105731i bk6: 64a 105841i bk7: 88a 105490i bk8: 89a 105543i bk9: 48a 105919i bk10: 59a 105748i bk11: 48a 105751i bk12: 0a 106110i bk13: 0a 106115i bk14: 0a 106115i bk15: 0a 106116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.983696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.840075
Bank_Level_Parallism_Col = 1.836520
Bank_Level_Parallism_Ready = 1.442935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642295 

BW Util details:
bwutil = 0.027744 
total_CMD = 106114 
util_bw = 2944 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 102913 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105366 
Read = 736 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 736 
total_req = 736 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 736 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006936 
Either_Row_CoL_Bus_Util = 0.007049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0336148
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105451 n_act=12 n_pre=0 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006135
n_activity=4158 dram_eff=0.1566
bk0: 45a 106031i bk1: 27a 106079i bk2: 65a 106053i bk3: 73a 106077i bk4: 85a 105991i bk5: 56a 106091i bk6: 72a 106048i bk7: 40a 106081i bk8: 71a 106049i bk9: 38a 106087i bk10: 43a 106054i bk11: 36a 106084i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178506
Bank_Level_Parallism_Col = 1.178309
Bank_Level_Parallism_Ready = 1.078341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121324 

BW Util details:
bwutil = 0.006135 
total_CMD = 106114 
util_bw = 651 
Wasted_Col = 447 
Wasted_Row = 0 
Idle = 105016 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105451 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 651 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006135 
Either_Row_CoL_Bus_Util = 0.006248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00331719
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105451 n_act=12 n_pre=0 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006135
n_activity=4375 dram_eff=0.1488
bk0: 32a 106077i bk1: 53a 106041i bk2: 69a 106065i bk3: 50a 106073i bk4: 42a 106068i bk5: 58a 106080i bk6: 99a 106011i bk7: 49a 106062i bk8: 63a 106073i bk9: 42a 106085i bk10: 57a 106036i bk11: 37a 106070i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145161
Bank_Level_Parallism_Col = 1.144665
Bank_Level_Parallism_Ready = 1.041475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123870 

BW Util details:
bwutil = 0.006135 
total_CMD = 106114 
util_bw = 651 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 104998 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105451 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 651 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006135 
Either_Row_CoL_Bus_Util = 0.006248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00584277
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105368 n_act=12 n_pre=0 n_ref_event=0 n_req=737 n_rd=737 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006945
n_activity=4412 dram_eff=0.167
bk0: 40a 106067i bk1: 77a 106034i bk2: 70a 106088i bk3: 53a 106081i bk4: 77a 106073i bk5: 67a 106068i bk6: 63a 106079i bk7: 62a 106080i bk8: 81a 106046i bk9: 60a 106057i bk10: 50a 106074i bk11: 37a 106084i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983718
Row_Buffer_Locality_read = 0.983718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125442
Bank_Level_Parallism_Col = 1.119111
Bank_Level_Parallism_Ready = 1.040706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096000 

BW Util details:
bwutil = 0.006945 
total_CMD = 106114 
util_bw = 737 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 104982 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105368 
Read = 737 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 737 
total_req = 737 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 737 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006945 
Either_Row_CoL_Bus_Util = 0.007030 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004021 
queue_avg = 0.002827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00282715
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105340 n_act=12 n_pre=0 n_ref_event=0 n_req=763 n_rd=763 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00719
n_activity=4684 dram_eff=0.1629
bk0: 85a 106024i bk1: 81a 106001i bk2: 67a 106032i bk3: 56a 106075i bk4: 65a 106064i bk5: 49a 106070i bk6: 75a 106055i bk7: 69a 106083i bk8: 98a 106053i bk9: 66a 106087i bk10: 29a 106060i bk11: 23a 106071i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984273
Row_Buffer_Locality_read = 0.984273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178947
Bank_Level_Parallism_Col = 1.171964
Bank_Level_Parallism_Ready = 1.053735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131214 

BW Util details:
bwutil = 0.007190 
total_CMD = 106114 
util_bw = 763 
Wasted_Col = 472 
Wasted_Row = 0 
Idle = 104879 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105340 
Read = 763 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 763 
total_req = 763 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 763 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.007190 
Either_Row_CoL_Bus_Util = 0.007294 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001292 
queue_avg = 0.004834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00483442
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105445 n_act=12 n_pre=0 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006201
n_activity=4070 dram_eff=0.1617
bk0: 41a 106078i bk1: 51a 106063i bk2: 65a 106060i bk3: 64a 106077i bk4: 80a 106049i bk5: 74a 106076i bk6: 60a 106046i bk7: 46a 106073i bk8: 76a 106075i bk9: 46a 106089i bk10: 22a 106069i bk11: 33a 106063i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981763
Row_Buffer_Locality_read = 0.981763
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.147198
Bank_Level_Parallism_Col = 1.142584
Bank_Level_Parallism_Ready = 1.053192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116746 

BW Util details:
bwutil = 0.006201 
total_CMD = 106114 
util_bw = 658 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 105061 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105445 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 658 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006201 
Either_Row_CoL_Bus_Util = 0.006305 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001495 
queue_avg = 0.002375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0023748
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105424 n_act=12 n_pre=0 n_ref_event=0 n_req=679 n_rd=679 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006399
n_activity=4188 dram_eff=0.1621
bk0: 60a 106027i bk1: 79a 106027i bk2: 65a 106077i bk3: 77a 106044i bk4: 41a 106081i bk5: 48a 106088i bk6: 35a 106068i bk7: 76a 106058i bk8: 49a 106082i bk9: 69a 106063i bk10: 36a 106080i bk11: 44a 106052i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982327
Row_Buffer_Locality_read = 0.982327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158645
Bank_Level_Parallism_Col = 1.156194
Bank_Level_Parallism_Ready = 1.057437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122980 

BW Util details:
bwutil = 0.006399 
total_CMD = 106114 
util_bw = 679 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 104992 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105424 
Read = 679 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 679 
total_req = 679 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 679 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006399 
Either_Row_CoL_Bus_Util = 0.006502 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001449 
queue_avg = 0.004533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00453286
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105454 n_act=12 n_pre=0 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006116
n_activity=4358 dram_eff=0.1489
bk0: 68a 106057i bk1: 69a 106022i bk2: 49a 106035i bk3: 48a 106078i bk4: 51a 106065i bk5: 57a 106044i bk6: 69a 106067i bk7: 40a 106066i bk8: 46a 106076i bk9: 51a 106072i bk10: 41a 106027i bk11: 60a 106051i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981510
Row_Buffer_Locality_read = 0.981510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174892
Bank_Level_Parallism_Col = 1.171030
Bank_Level_Parallism_Ready = 1.081664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104712 

BW Util details:
bwutil = 0.006116 
total_CMD = 106114 
util_bw = 649 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 104959 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105454 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 649 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006116 
Either_Row_CoL_Bus_Util = 0.006220 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001515 
queue_avg = 0.005796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00579565
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105478 n_act=12 n_pre=0 n_ref_event=0 n_req=624 n_rd=624 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00588
n_activity=4299 dram_eff=0.1452
bk0: 72a 106003i bk1: 37a 106052i bk2: 72a 106073i bk3: 58a 106071i bk4: 53a 106037i bk5: 47a 106080i bk6: 53a 106064i bk7: 57a 106073i bk8: 48a 106080i bk9: 69a 106071i bk10: 10a 106077i bk11: 48a 106066i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171214
Bank_Level_Parallism_Col = 1.168720
Bank_Level_Parallism_Ready = 1.040064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119431 

BW Util details:
bwutil = 0.005880 
total_CMD = 106114 
util_bw = 624 
Wasted_Col = 439 
Wasted_Row = 0 
Idle = 105051 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 333 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105478 
Read = 624 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 624 
total_req = 624 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 624 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005880 
Either_Row_CoL_Bus_Util = 0.005994 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00510771
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105475 n_act=12 n_pre=0 n_ref_event=0 n_req=628 n_rd=628 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005918
n_activity=4118 dram_eff=0.1525
bk0: 58a 106026i bk1: 42a 106057i bk2: 42a 106075i bk3: 56a 106063i bk4: 53a 106067i bk5: 84a 106035i bk6: 46a 106080i bk7: 72a 106077i bk8: 46a 106076i bk9: 81a 106045i bk10: 29a 106085i bk11: 19a 106079i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980892
Row_Buffer_Locality_read = 0.980892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139815
Bank_Level_Parallism_Col = 1.136449
Bank_Level_Parallism_Ready = 1.046178
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112149 

BW Util details:
bwutil = 0.005918 
total_CMD = 106114 
util_bw = 628 
Wasted_Col = 452 
Wasted_Row = 0 
Idle = 105034 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105475 
Read = 628 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 628 
total_req = 628 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 628 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005918 
Either_Row_CoL_Bus_Util = 0.006022 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001565 
queue_avg = 0.004816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00481558
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105502 n_act=12 n_pre=0 n_ref_event=0 n_req=601 n_rd=601 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005664
n_activity=4151 dram_eff=0.1448
bk0: 63a 106073i bk1: 49a 106081i bk2: 52a 106072i bk3: 57a 106060i bk4: 42a 106057i bk5: 40a 106083i bk6: 48a 106081i bk7: 66a 106073i bk8: 55a 106051i bk9: 49a 106081i bk10: 50a 106056i bk11: 30a 106080i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980033
Row_Buffer_Locality_read = 0.980033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132323
Bank_Level_Parallism_Col = 1.125382
Bank_Level_Parallism_Ready = 1.041597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096840 

BW Util details:
bwutil = 0.005664 
total_CMD = 106114 
util_bw = 601 
Wasted_Col = 389 
Wasted_Row = 0 
Idle = 105124 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105502 
Read = 601 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 601 
total_req = 601 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 601 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005664 
Either_Row_CoL_Bus_Util = 0.005767 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001634 
queue_avg = 0.002177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0021769
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105439 n_act=12 n_pre=0 n_ref_event=0 n_req=663 n_rd=663 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006248
n_activity=4293 dram_eff=0.1544
bk0: 71a 106016i bk1: 68a 106033i bk2: 59a 106052i bk3: 60a 106071i bk4: 40a 106081i bk5: 83a 106033i bk6: 52a 106080i bk7: 61a 106061i bk8: 51a 106089i bk9: 57a 106068i bk10: 33a 106067i bk11: 28a 106085i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.981900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197965
Bank_Level_Parallism_Col = 1.188257
Bank_Level_Parallism_Ready = 1.042232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151911 

BW Util details:
bwutil = 0.006248 
total_CMD = 106114 
util_bw = 663 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 105033 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105439 
Read = 663 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 663 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006248 
Either_Row_CoL_Bus_Util = 0.006361 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00376953
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105491 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005758
n_activity=4157 dram_eff=0.147
bk0: 37a 106073i bk1: 41a 106084i bk2: 42a 106085i bk3: 45a 106084i bk4: 82a 106053i bk5: 53a 106076i bk6: 69a 106064i bk7: 62a 106082i bk8: 59a 106062i bk9: 72a 106054i bk10: 17a 106083i bk11: 32a 106079i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136364
Bank_Level_Parallism_Col = 1.131387
Bank_Level_Parallism_Ready = 1.044190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111575 

BW Util details:
bwutil = 0.005758 
total_CMD = 106114 
util_bw = 611 
Wasted_Col = 357 
Wasted_Row = 0 
Idle = 105146 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105491 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005758 
Either_Row_CoL_Bus_Util = 0.005871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179995
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105536 n_act=12 n_pre=0 n_ref_event=0 n_req=567 n_rd=567 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005343
n_activity=4002 dram_eff=0.1417
bk0: 58a 106067i bk1: 53a 106055i bk2: 56a 106081i bk3: 53a 106082i bk4: 59a 106076i bk5: 47a 106080i bk6: 42a 106076i bk7: 60a 106075i bk8: 56a 106080i bk9: 32a 106085i bk10: 35a 106063i bk11: 16a 106092i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978836
Row_Buffer_Locality_read = 0.978836
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103560
Bank_Level_Parallism_Col = 1.101307
Bank_Level_Parallism_Ready = 1.026455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087146 

BW Util details:
bwutil = 0.005343 
total_CMD = 106114 
util_bw = 567 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 105187 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105536 
Read = 567 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 567 
total_req = 567 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 567 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.005343 
Either_Row_CoL_Bus_Util = 0.005447 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001730 
queue_avg = 0.002582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00258213
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105444 n_act=12 n_pre=0 n_ref_event=0 n_req=659 n_rd=659 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00621
n_activity=4342 dram_eff=0.1518
bk0: 67a 105987i bk1: 58a 106067i bk2: 68a 106080i bk3: 57a 106068i bk4: 68a 106036i bk5: 36a 106044i bk6: 69a 106070i bk7: 73a 106069i bk8: 50a 106081i bk9: 53a 106088i bk10: 27a 106086i bk11: 33a 106078i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981791
Row_Buffer_Locality_read = 0.981791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128546
Bank_Level_Parallism_Col = 1.125893
Bank_Level_Parallism_Ready = 1.050076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092857 

BW Util details:
bwutil = 0.006210 
total_CMD = 106114 
util_bw = 659 
Wasted_Col = 469 
Wasted_Row = 0 
Idle = 104986 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105444 
Read = 659 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 659 
total_req = 659 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 659 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006210 
Either_Row_CoL_Bus_Util = 0.006314 
Issued_on_Two_Bus_Simul_Util = 0.000009 
issued_two_Eff = 0.001493 
queue_avg = 0.003298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00329834
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105405 n_act=12 n_pre=0 n_ref_event=0 n_req=697 n_rd=697 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006568
n_activity=4388 dram_eff=0.1588
bk0: 81a 106030i bk1: 97a 105992i bk2: 62a 106061i bk3: 67a 106063i bk4: 42a 106060i bk5: 59a 106070i bk6: 39a 106084i bk7: 65a 106063i bk8: 49a 106072i bk9: 69a 106080i bk10: 35a 106081i bk11: 32a 106062i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982783
Row_Buffer_Locality_read = 0.982783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132885
Bank_Level_Parallism_Col = 1.126271
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111864 

BW Util details:
bwutil = 0.006568 
total_CMD = 106114 
util_bw = 697 
Wasted_Col = 492 
Wasted_Row = 0 
Idle = 104925 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105405 
Read = 697 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 697 
total_req = 697 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 697 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.006568 
Either_Row_CoL_Bus_Util = 0.006681 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00662495
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=106114 n_nop=105320 n_act=12 n_pre=0 n_ref_event=0 n_req=782 n_rd=782 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007369
n_activity=4477 dram_eff=0.1747
bk0: 72a 106051i bk1: 41a 106074i bk2: 54a 106072i bk3: 104a 106009i bk4: 73a 106063i bk5: 75a 106004i bk6: 97a 106048i bk7: 74a 106026i bk8: 53a 106078i bk9: 69a 106069i bk10: 42a 106075i bk11: 28a 106067i bk12: 0a 106114i bk13: 0a 106114i bk14: 0a 106114i bk15: 0a 106114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.984655
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195893
Bank_Level_Parallism_Col = 1.184420
Bank_Level_Parallism_Ready = 1.051151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159777 

BW Util details:
bwutil = 0.007369 
total_CMD = 106114 
util_bw = 782 
Wasted_Col = 484 
Wasted_Row = 0 
Idle = 104848 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 106114 
n_nop = 105320 
Read = 782 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 782 
total_req = 782 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 782 
Row_Bus_Util =  0.000113 
CoL_Bus_Util = 0.007369 
Either_Row_CoL_Bus_Util = 0.007483 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00627627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1128, Miss = 376, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1113, Miss = 371, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1017, Miss = 339, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1077, Miss = 359, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1122, Miss = 374, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 981, Miss = 327, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1089, Miss = 363, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1116, Miss = 372, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 837, Miss = 279, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 954, Miss = 318, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1053, Miss = 351, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1194, Miss = 398, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 846, Miss = 282, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1188, Miss = 396, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 984, Miss = 328, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 837, Miss = 279, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1254, Miss = 418, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 975, Miss = 325, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1038, Miss = 346, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1200, Miss = 400, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1032, Miss = 344, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1086, Miss = 362, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1071, Miss = 357, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1032, Miss = 344, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1083, Miss = 361, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1179, Miss = 393, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1218, Miss = 406, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1218, Miss = 406, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 816, Miss = 272, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1065, Miss = 355, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1128, Miss = 376, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1200, Miss = 400, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34131
L2_total_cache_misses = 11377
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1808
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2712
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=68904
icnt_total_pkts_simt_to_mem=68904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 68904
Req_Network_cycles = 23965
Req_Network_injected_packets_per_cycle =       2.8752 
Req_Network_conflicts_per_cycle =       1.2237
Req_Network_conflicts_per_cycle_util =       4.2617
Req_Bank_Level_Parallism =      10.0137
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4345
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0449

Reply_Network_injected_packets_num = 68904
Reply_Network_cycles = 23965
Reply_Network_injected_packets_per_cycle =        2.8752
Reply_Network_conflicts_per_cycle =        0.6156
Reply_Network_conflicts_per_cycle_util =       2.1949
Reply_Bank_Level_Parallism =      10.2520
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1348
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0625
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 383431 (inst/sec)
gpgpu_simulation_rate = 2178 (cycle/sec)
gpgpu_silicon_slowdown = 519742x
launching memcpy command : MemcpyHtoD,0x00007f4f76e00000,735000
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4-ctx_0x557ab27d5ef0.traceg.xz
-kernel name = _Z6euclidPcffPfiii
-kernel id = 4
-grid dim = (938,1,1)
-block dim = (16,1,1)
-shmem = 0
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f4f95000000
-local mem base_addr = 0x00007f4f93000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nn-rodinia-2.0-ft/__data_filelist_4_3_30_90___data_filelist_4_3_30_90_result_txt/traces/kernel-4-ctx_0x557ab27d5ef0.traceg.xz
launching kernel name: _Z6euclidPcffPfiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6euclidPcffPfiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6euclidPcffPfiii'
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
thread block = 51,0,0
thread block = 52,0,0
thread block = 53,0,0
thread block = 54,0,0
thread block = 55,0,0
thread block = 56,0,0
thread block = 57,0,0
thread block = 58,0,0
thread block = 59,0,0
thread block = 60,0,0
thread block = 61,0,0
thread block = 62,0,0
thread block = 63,0,0
thread block = 64,0,0
thread block = 65,0,0
thread block = 66,0,0
thread block = 67,0,0
thread block = 68,0,0
thread block = 69,0,0
thread block = 70,0,0
thread block = 71,0,0
thread block = 72,0,0
thread block = 73,0,0
thread block = 74,0,0
thread block = 75,0,0
thread block = 76,0,0
thread block = 77,0,0
thread block = 78,0,0
thread block = 79,0,0
thread block = 80,0,0
thread block = 81,0,0
thread block = 82,0,0
thread block = 83,0,0
thread block = 84,0,0
thread block = 85,0,0
thread block = 86,0,0
thread block = 87,0,0
thread block = 88,0,0
thread block = 89,0,0
thread block = 90,0,0
thread block = 91,0,0
thread block = 92,0,0
thread block = 93,0,0
thread block = 94,0,0
thread block = 95,0,0
thread block = 96,0,0
thread block = 97,0,0
thread block = 98,0,0
thread block = 99,0,0
thread block = 100,0,0
thread block = 101,0,0
thread block = 102,0,0
thread block = 103,0,0
thread block = 104,0,0
thread block = 105,0,0
thread block = 106,0,0
thread block = 107,0,0
thread block = 108,0,0
thread block = 109,0,0
thread block = 110,0,0
thread block = 111,0,0
thread block = 112,0,0
thread block = 113,0,0
thread block = 114,0,0
thread block = 115,0,0
thread block = 116,0,0
thread block = 117,0,0
thread block = 118,0,0
thread block = 119,0,0
thread block = 120,0,0
thread block = 121,0,0
thread block = 122,0,0
thread block = 123,0,0
thread block = 124,0,0
thread block = 125,0,0
thread block = 126,0,0
thread block = 127,0,0
thread block = 128,0,0
thread block = 129,0,0
thread block = 130,0,0
thread block = 131,0,0
thread block = 132,0,0
thread block = 133,0,0
thread block = 134,0,0
thread block = 135,0,0
thread block = 136,0,0
thread block = 137,0,0
thread block = 138,0,0
thread block = 139,0,0
thread block = 140,0,0
thread block = 141,0,0
thread block = 142,0,0
thread block = 143,0,0
thread block = 144,0,0
thread block = 145,0,0
thread block = 146,0,0
thread block = 147,0,0
thread block = 148,0,0
thread block = 149,0,0
thread block = 150,0,0
thread block = 151,0,0
thread block = 152,0,0
thread block = 153,0,0
thread block = 154,0,0
thread block = 155,0,0
thread block = 156,0,0
thread block = 157,0,0
thread block = 158,0,0
thread block = 159,0,0
thread block = 160,0,0
thread block = 161,0,0
thread block = 162,0,0
thread block = 163,0,0
thread block = 164,0,0
thread block = 165,0,0
thread block = 166,0,0
thread block = 167,0,0
thread block = 168,0,0
thread block = 169,0,0
thread block = 170,0,0
thread block = 171,0,0
thread block = 172,0,0
thread block = 173,0,0
thread block = 174,0,0
thread block = 175,0,0
thread block = 176,0,0
thread block = 177,0,0
thread block = 178,0,0
thread block = 179,0,0
thread block = 180,0,0
thread block = 181,0,0
thread block = 182,0,0
thread block = 183,0,0
thread block = 184,0,0
thread block = 185,0,0
thread block = 186,0,0
thread block = 187,0,0
thread block = 188,0,0
thread block = 189,0,0
thread block = 190,0,0
thread block = 191,0,0
thread block = 192,0,0
thread block = 193,0,0
thread block = 194,0,0
thread block = 195,0,0
thread block = 196,0,0
thread block = 197,0,0
thread block = 198,0,0
thread block = 199,0,0
thread block = 200,0,0
thread block = 201,0,0
thread block = 202,0,0
thread block = 203,0,0
thread block = 204,0,0
thread block = 205,0,0
thread block = 206,0,0
thread block = 207,0,0
thread block = 208,0,0
thread block = 209,0,0
thread block = 210,0,0
thread block = 211,0,0
thread block = 212,0,0
thread block = 213,0,0
thread block = 214,0,0
thread block = 215,0,0
thread block = 216,0,0
thread block = 217,0,0
thread block = 218,0,0
thread block = 219,0,0
thread block = 220,0,0
thread block = 221,0,0
thread block = 222,0,0
thread block = 223,0,0
thread block = 224,0,0
thread block = 225,0,0
thread block = 226,0,0
thread block = 227,0,0
thread block = 228,0,0
thread block = 229,0,0
thread block = 230,0,0
thread block = 231,0,0
thread block = 232,0,0
thread block = 233,0,0
thread block = 234,0,0
thread block = 235,0,0
thread block = 236,0,0
thread block = 237,0,0
thread block = 238,0,0
thread block = 239,0,0
thread block = 240,0,0
thread block = 241,0,0
thread block = 242,0,0
thread block = 243,0,0
thread block = 244,0,0
thread block = 245,0,0
thread block = 246,0,0
thread block = 247,0,0
thread block = 248,0,0
thread block = 249,0,0
thread block = 250,0,0
thread block = 251,0,0
thread block = 252,0,0
thread block = 253,0,0
thread block = 254,0,0
thread block = 255,0,0
thread block = 256,0,0
thread block = 257,0,0
thread block = 258,0,0
thread block = 259,0,0
thread block = 260,0,0
thread block = 261,0,0
thread block = 262,0,0
thread block = 263,0,0
thread block = 264,0,0
thread block = 265,0,0
thread block = 266,0,0
thread block = 267,0,0
thread block = 268,0,0
thread block = 269,0,0
thread block = 270,0,0
thread block = 271,0,0
thread block = 272,0,0
thread block = 273,0,0
thread block = 274,0,0
thread block = 275,0,0
thread block = 276,0,0
thread block = 277,0,0
thread block = 278,0,0
thread block = 279,0,0
thread block = 280,0,0
thread block = 281,0,0
thread block = 282,0,0
thread block = 283,0,0
thread block = 284,0,0
thread block = 285,0,0
thread block = 286,0,0
thread block = 287,0,0
thread block = 288,0,0
thread block = 289,0,0
thread block = 290,0,0
thread block = 291,0,0
thread block = 292,0,0
thread block = 293,0,0
thread block = 294,0,0
thread block = 295,0,0
thread block = 296,0,0
thread block = 297,0,0
thread block = 298,0,0
thread block = 299,0,0
thread block = 300,0,0
thread block = 301,0,0
thread block = 302,0,0
thread block = 303,0,0
thread block = 304,0,0
thread block = 305,0,0
thread block = 306,0,0
thread block = 307,0,0
thread block = 308,0,0
thread block = 309,0,0
thread block = 310,0,0
thread block = 311,0,0
thread block = 312,0,0
thread block = 313,0,0
thread block = 314,0,0
thread block = 315,0,0
thread block = 316,0,0
thread block = 317,0,0
thread block = 318,0,0
thread block = 319,0,0
thread block = 320,0,0
thread block = 321,0,0
thread block = 322,0,0
thread block = 323,0,0
thread block = 324,0,0
thread block = 325,0,0
thread block = 326,0,0
thread block = 327,0,0
thread block = 328,0,0
thread block = 329,0,0
thread block = 330,0,0
thread block = 331,0,0
thread block = 332,0,0
thread block = 333,0,0
thread block = 334,0,0
thread block = 335,0,0
thread block = 336,0,0
thread block = 337,0,0
thread block = 338,0,0
thread block = 339,0,0
thread block = 340,0,0
thread block = 341,0,0
thread block = 342,0,0
thread block = 343,0,0
thread block = 344,0,0
thread block = 345,0,0
thread block = 346,0,0
thread block = 347,0,0
thread block = 348,0,0
thread block = 349,0,0
thread block = 350,0,0
thread block = 351,0,0
thread block = 352,0,0
thread block = 353,0,0
thread block = 354,0,0
thread block = 355,0,0
thread block = 356,0,0
thread block = 357,0,0
thread block = 358,0,0
thread block = 359,0,0
thread block = 360,0,0
thread block = 361,0,0
thread block = 362,0,0
thread block = 363,0,0
thread block = 364,0,0
thread block = 365,0,0
thread block = 366,0,0
thread block = 367,0,0
thread block = 368,0,0
thread block = 369,0,0
thread block = 370,0,0
thread block = 371,0,0
thread block = 372,0,0
thread block = 373,0,0
thread block = 374,0,0
thread block = 375,0,0
thread block = 376,0,0
thread block = 377,0,0
thread block = 378,0,0
thread block = 379,0,0
thread block = 380,0,0
thread block = 381,0,0
thread block = 382,0,0
thread block = 383,0,0
thread block = 384,0,0
thread block = 385,0,0
thread block = 386,0,0
thread block = 387,0,0
thread block = 388,0,0
thread block = 389,0,0
thread block = 390,0,0
thread block = 391,0,0
thread block = 392,0,0
thread block = 393,0,0
thread block = 394,0,0
thread block = 395,0,0
thread block = 396,0,0
thread block = 397,0,0
thread block = 398,0,0
thread block = 399,0,0
thread block = 400,0,0
thread block = 401,0,0
thread block = 402,0,0
thread block = 403,0,0
thread block = 404,0,0
thread block = 405,0,0
thread block = 406,0,0
thread block = 407,0,0
thread block = 408,0,0
thread block = 409,0,0
thread block = 410,0,0
thread block = 411,0,0
thread block = 412,0,0
thread block = 413,0,0
thread block = 414,0,0
thread block = 415,0,0
thread block = 416,0,0
thread block = 417,0,0
thread block = 418,0,0
thread block = 419,0,0
thread block = 420,0,0
thread block = 421,0,0
thread block = 422,0,0
thread block = 423,0,0
thread block = 424,0,0
thread block = 425,0,0
thread block = 426,0,0
thread block = 427,0,0
thread block = 428,0,0
thread block = 429,0,0
thread block = 430,0,0
thread block = 431,0,0
thread block = 432,0,0
thread block = 433,0,0
thread block = 434,0,0
thread block = 435,0,0
thread block = 436,0,0
thread block = 437,0,0
thread block = 438,0,0
thread block = 439,0,0
thread block = 440,0,0
thread block = 441,0,0
thread block = 442,0,0
thread block = 443,0,0
thread block = 444,0,0
thread block = 445,0,0
thread block = 446,0,0
thread block = 447,0,0
thread block = 448,0,0
thread block = 449,0,0
thread block = 450,0,0
thread block = 451,0,0
thread block = 452,0,0
thread block = 453,0,0
thread block = 454,0,0
thread block = 455,0,0
thread block = 456,0,0
thread block = 457,0,0
thread block = 458,0,0
thread block = 459,0,0
thread block = 460,0,0
thread block = 461,0,0
thread block = 462,0,0
thread block = 463,0,0
thread block = 464,0,0
thread block = 465,0,0
thread block = 466,0,0
thread block = 467,0,0
thread block = 468,0,0
thread block = 469,0,0
thread block = 470,0,0
thread block = 471,0,0
thread block = 472,0,0
thread block = 473,0,0
thread block = 474,0,0
thread block = 475,0,0
thread block = 476,0,0
thread block = 477,0,0
thread block = 478,0,0
thread block = 479,0,0
thread block = 480,0,0
thread block = 481,0,0
thread block = 482,0,0
thread block = 483,0,0
thread block = 484,0,0
thread block = 485,0,0
thread block = 486,0,0
thread block = 487,0,0
thread block = 488,0,0
thread block = 489,0,0
thread block = 490,0,0
thread block = 491,0,0
thread block = 492,0,0
thread block = 493,0,0
thread block = 494,0,0
thread block = 495,0,0
thread block = 496,0,0
thread block = 497,0,0
thread block = 498,0,0
thread block = 499,0,0
thread block = 500,0,0
thread block = 501,0,0
thread block = 502,0,0
thread block = 503,0,0
thread block = 504,0,0
thread block = 505,0,0
thread block = 506,0,0
thread block = 507,0,0
thread block = 508,0,0
thread block = 509,0,0
thread block = 510,0,0
thread block = 511,0,0
thread block = 512,0,0
thread block = 513,0,0
thread block = 514,0,0
thread block = 515,0,0
thread block = 516,0,0
thread block = 517,0,0
thread block = 518,0,0
thread block = 519,0,0
thread block = 520,0,0
thread block = 521,0,0
thread block = 522,0,0
thread block = 523,0,0
thread block = 524,0,0
thread block = 525,0,0
thread block = 526,0,0
thread block = 527,0,0
thread block = 528,0,0
thread block = 529,0,0
thread block = 530,0,0
thread block = 531,0,0
thread block = 532,0,0
thread block = 533,0,0
thread block = 534,0,0
thread block = 535,0,0
thread block = 536,0,0
thread block = 537,0,0
thread block = 538,0,0
thread block = 539,0,0
thread block = 540,0,0
thread block = 541,0,0
thread block = 542,0,0
thread block = 543,0,0
thread block = 544,0,0
thread block = 545,0,0
thread block = 546,0,0
thread block = 547,0,0
thread block = 548,0,0
thread block = 549,0,0
thread block = 550,0,0
thread block = 551,0,0
thread block = 552,0,0
thread block = 553,0,0
thread block = 554,0,0
thread block = 555,0,0
thread block = 556,0,0
thread block = 557,0,0
thread block = 558,0,0
thread block = 559,0,0
thread block = 560,0,0
thread block = 561,0,0
thread block = 562,0,0
thread block = 563,0,0
thread block = 564,0,0
thread block = 565,0,0
thread block = 566,0,0
thread block = 567,0,0
thread block = 568,0,0
thread block = 569,0,0
thread block = 570,0,0
thread block = 571,0,0
thread block = 572,0,0
thread block = 573,0,0
thread block = 574,0,0
thread block = 575,0,0
thread block = 576,0,0
thread block = 577,0,0
thread block = 578,0,0
thread block = 579,0,0
thread block = 580,0,0
thread block = 581,0,0
thread block = 582,0,0
thread block = 583,0,0
thread block = 584,0,0
thread block = 585,0,0
thread block = 586,0,0
thread block = 587,0,0
thread block = 588,0,0
thread block = 589,0,0
thread block = 590,0,0
thread block = 591,0,0
thread block = 592,0,0
thread block = 593,0,0
thread block = 594,0,0
thread block = 595,0,0
thread block = 596,0,0
thread block = 597,0,0
thread block = 598,0,0
thread block = 599,0,0
thread block = 600,0,0
thread block = 601,0,0
thread block = 602,0,0
thread block = 603,0,0
thread block = 604,0,0
thread block = 605,0,0
thread block = 606,0,0
thread block = 607,0,0
thread block = 608,0,0
thread block = 609,0,0
thread block = 610,0,0
thread block = 611,0,0
thread block = 612,0,0
thread block = 613,0,0
thread block = 614,0,0
thread block = 615,0,0
thread block = 616,0,0
thread block = 617,0,0
thread block = 618,0,0
thread block = 619,0,0
thread block = 620,0,0
thread block = 621,0,0
thread block = 622,0,0
thread block = 623,0,0
thread block = 624,0,0
thread block = 625,0,0
thread block = 626,0,0
thread block = 627,0,0
thread block = 628,0,0
thread block = 629,0,0
thread block = 630,0,0
thread block = 631,0,0
thread block = 632,0,0
thread block = 633,0,0
thread block = 634,0,0
thread block = 635,0,0
thread block = 636,0,0
thread block = 637,0,0
thread block = 638,0,0
thread block = 639,0,0
thread block = 640,0,0
thread block = 641,0,0
thread block = 642,0,0
thread block = 643,0,0
thread block = 644,0,0
thread block = 645,0,0
thread block = 646,0,0
thread block = 647,0,0
thread block = 648,0,0
thread block = 649,0,0
thread block = 650,0,0
thread block = 651,0,0
thread block = 652,0,0
thread block = 653,0,0
thread block = 654,0,0
thread block = 655,0,0
thread block = 656,0,0
thread block = 657,0,0
thread block = 658,0,0
thread block = 659,0,0
thread block = 660,0,0
thread block = 661,0,0
thread block = 662,0,0
thread block = 663,0,0
thread block = 664,0,0
thread block = 665,0,0
thread block = 666,0,0
thread block = 667,0,0
thread block = 668,0,0
thread block = 669,0,0
thread block = 670,0,0
thread block = 671,0,0
thread block = 672,0,0
thread block = 673,0,0
thread block = 674,0,0
thread block = 675,0,0
thread block = 676,0,0
thread block = 677,0,0
thread block = 678,0,0
thread block = 679,0,0
thread block = 680,0,0
thread block = 681,0,0
thread block = 682,0,0
thread block = 683,0,0
thread block = 684,0,0
thread block = 685,0,0
thread block = 686,0,0
thread block = 687,0,0
thread block = 688,0,0
thread block = 689,0,0
thread block = 690,0,0
thread block = 691,0,0
thread block = 692,0,0
thread block = 693,0,0
thread block = 694,0,0
thread block = 695,0,0
thread block = 696,0,0
thread block = 697,0,0
thread block = 698,0,0
thread block = 699,0,0
thread block = 700,0,0
thread block = 701,0,0
thread block = 702,0,0
thread block = 703,0,0
thread block = 704,0,0
thread block = 705,0,0
thread block = 706,0,0
thread block = 707,0,0
thread block = 708,0,0
thread block = 709,0,0
thread block = 710,0,0
thread block = 711,0,0
thread block = 712,0,0
thread block = 713,0,0
thread block = 714,0,0
thread block = 715,0,0
thread block = 716,0,0
thread block = 717,0,0
thread block = 718,0,0
thread block = 719,0,0
thread block = 720,0,0
thread block = 721,0,0
thread block = 722,0,0
thread block = 723,0,0
thread block = 724,0,0
thread block = 725,0,0
thread block = 726,0,0
thread block = 727,0,0
thread block = 728,0,0
thread block = 729,0,0
thread block = 730,0,0
thread block = 731,0,0
thread block = 732,0,0
thread block = 733,0,0
thread block = 734,0,0
thread block = 735,0,0
thread block = 736,0,0
thread block = 737,0,0
thread block = 738,0,0
thread block = 739,0,0
thread block = 740,0,0
thread block = 741,0,0
thread block = 742,0,0
thread block = 743,0,0
thread block = 744,0,0
thread block = 745,0,0
thread block = 746,0,0
thread block = 747,0,0
thread block = 748,0,0
thread block = 749,0,0
thread block = 750,0,0
thread block = 751,0,0
thread block = 752,0,0
thread block = 753,0,0
thread block = 754,0,0
thread block = 755,0,0
thread block = 756,0,0
thread block = 757,0,0
thread block = 758,0,0
thread block = 759,0,0
thread block = 760,0,0
thread block = 761,0,0
thread block = 762,0,0
thread block = 763,0,0
thread block = 764,0,0
thread block = 765,0,0
thread block = 766,0,0
thread block = 767,0,0
thread block = 768,0,0
thread block = 769,0,0
thread block = 770,0,0
thread block = 771,0,0
thread block = 772,0,0
thread block = 773,0,0
thread block = 774,0,0
thread block = 775,0,0
thread block = 776,0,0
thread block = 777,0,0
thread block = 778,0,0
thread block = 779,0,0
thread block = 780,0,0
thread block = 781,0,0
thread block = 782,0,0
thread block = 783,0,0
thread block = 784,0,0
thread block = 785,0,0
thread block = 786,0,0
thread block = 787,0,0
thread block = 788,0,0
thread block = 789,0,0
thread block = 790,0,0
thread block = 791,0,0
thread block = 792,0,0
thread block = 793,0,0
thread block = 794,0,0
thread block = 795,0,0
thread block = 796,0,0
thread block = 797,0,0
thread block = 798,0,0
thread block = 799,0,0
thread block = 800,0,0
thread block = 801,0,0
thread block = 802,0,0
thread block = 803,0,0
thread block = 804,0,0
thread block = 805,0,0
thread block = 806,0,0
thread block = 807,0,0
thread block = 808,0,0
thread block = 809,0,0
thread block = 810,0,0
thread block = 811,0,0
thread block = 812,0,0
thread block = 813,0,0
thread block = 814,0,0
thread block = 815,0,0
thread block = 816,0,0
thread block = 817,0,0
thread block = 818,0,0
thread block = 819,0,0
thread block = 820,0,0
thread block = 821,0,0
thread block = 822,0,0
thread block = 823,0,0
thread block = 824,0,0
thread block = 825,0,0
thread block = 826,0,0
thread block = 827,0,0
thread block = 828,0,0
thread block = 829,0,0
thread block = 830,0,0
thread block = 831,0,0
thread block = 832,0,0
thread block = 833,0,0
thread block = 834,0,0
thread block = 835,0,0
thread block = 836,0,0
thread block = 837,0,0
thread block = 838,0,0
thread block = 839,0,0
thread block = 840,0,0
thread block = 841,0,0
thread block = 842,0,0
thread block = 843,0,0
thread block = 844,0,0
thread block = 845,0,0
thread block = 846,0,0
thread block = 847,0,0
thread block = 848,0,0
thread block = 849,0,0
thread block = 850,0,0
thread block = 851,0,0
thread block = 852,0,0
thread block = 853,0,0
thread block = 854,0,0
thread block = 855,0,0
thread block = 856,0,0
thread block = 857,0,0
thread block = 858,0,0
thread block = 859,0,0
thread block = 860,0,0
thread block = 861,0,0
thread block = 862,0,0
thread block = 863,0,0
thread block = 864,0,0
thread block = 865,0,0
thread block = 866,0,0
thread block = 867,0,0
thread block = 868,0,0
thread block = 869,0,0
thread block = 870,0,0
thread block = 871,0,0
thread block = 872,0,0
thread block = 873,0,0
thread block = 874,0,0
thread block = 875,0,0
thread block = 876,0,0
thread block = 877,0,0
thread block = 878,0,0
thread block = 879,0,0
thread block = 880,0,0
thread block = 881,0,0
thread block = 882,0,0
thread block = 883,0,0
thread block = 884,0,0
thread block = 885,0,0
thread block = 886,0,0
thread block = 887,0,0
thread block = 888,0,0
thread block = 889,0,0
thread block = 890,0,0
thread block = 891,0,0
thread block = 892,0,0
thread block = 893,0,0
thread block = 894,0,0
thread block = 895,0,0
thread block = 896,0,0
thread block = 897,0,0
thread block = 898,0,0
thread block = 899,0,0
thread block = 900,0,0
thread block = 901,0,0
thread block = 902,0,0
thread block = 903,0,0
thread block = 904,0,0
thread block = 905,0,0
thread block = 906,0,0
thread block = 907,0,0
thread block = 908,0,0
thread block = 909,0,0
thread block = 910,0,0
thread block = 911,0,0
thread block = 912,0,0
thread block = 913,0,0
thread block = 914,0,0
thread block = 915,0,0
thread block = 916,0,0
thread block = 917,0,0
thread block = 918,0,0
thread block = 919,0,0
thread block = 920,0,0
thread block = 921,0,0
thread block = 922,0,0
thread block = 923,0,0
thread block = 924,0,0
thread block = 925,0,0
thread block = 926,0,0
thread block = 927,0,0
thread block = 928,0,0
thread block = 929,0,0
thread block = 930,0,0
thread block = 931,0,0
thread block = 932,0,0
thread block = 933,0,0
thread block = 934,0,0
thread block = 935,0,0
thread block = 936,0,0
thread block = 937,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z6euclidPcffPfiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 7852
gpu_sim_insn = 1406098
gpu_ipc =     179.0751
gpu_tot_sim_cycle = 31817
gpu_tot_sim_insn = 5623845
gpu_tot_ipc =     176.7560
gpu_tot_issued_cta = 3752
gpu_occupancy = 38.1667% 
gpu_tot_occupancy = 37.7059% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.9251
partiton_level_parallism_total  =       2.8875
partiton_level_parallism_util =      10.4116
partiton_level_parallism_util_total  =      10.1103
L2_BW  =     105.9594 GB/Sec
L2_BW_total  =     104.5973 GB/Sec
gpu_total_sim_rate=401703

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4574, Reservation_fails = 1134
	L1D_cache_core[1]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4415, Reservation_fails = 1098
	L1D_cache_core[2]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4574, Reservation_fails = 1148
	L1D_cache_core[3]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4380, Reservation_fails = 1053
	L1D_cache_core[4]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4508, Reservation_fails = 1227
	L1D_cache_core[5]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4397, Reservation_fails = 932
	L1D_cache_core[6]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4580, Reservation_fails = 1160
	L1D_cache_core[7]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4393, Reservation_fails = 1070
	L1D_cache_core[8]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1195
	L1D_cache_core[9]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4399, Reservation_fails = 1043
	L1D_cache_core[10]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4581, Reservation_fails = 1189
	L1D_cache_core[11]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 1017
	L1D_cache_core[12]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4558, Reservation_fails = 1357
	L1D_cache_core[13]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4394, Reservation_fails = 1159
	L1D_cache_core[14]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1134
	L1D_cache_core[15]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4410, Reservation_fails = 919
	L1D_cache_core[16]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1042
	L1D_cache_core[17]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4387, Reservation_fails = 966
	L1D_cache_core[18]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4575, Reservation_fails = 1106
	L1D_cache_core[19]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4402, Reservation_fails = 973
	L1D_cache_core[20]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 1030
	L1D_cache_core[21]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4407, Reservation_fails = 986
	L1D_cache_core[22]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4574, Reservation_fails = 1140
	L1D_cache_core[23]: Access = 11644, Miss = 1968, Miss_rate = 0.169, Pending_hits = 4428, Reservation_fails = 865
	L1D_cache_core[24]: Access = 11644, Miss = 2050, Miss_rate = 0.176, Pending_hits = 4592, Reservation_fails = 936
	L1D_cache_core[25]: Access = 11571, Miss = 1955, Miss_rate = 0.169, Pending_hits = 4393, Reservation_fails = 922
	L1D_cache_core[26]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4524, Reservation_fails = 1097
	L1D_cache_core[27]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4356, Reservation_fails = 1003
	L1D_cache_core[28]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1088
	L1D_cache_core[29]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4362, Reservation_fails = 888
	L1D_cache_core[30]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1042
	L1D_cache_core[31]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 997
	L1D_cache_core[32]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1056
	L1D_cache_core[33]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 1098
	L1D_cache_core[34]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 931
	L1D_cache_core[35]: Access = 11429, Miss = 1931, Miss_rate = 0.169, Pending_hits = 4345, Reservation_fails = 957
	L1D_cache_core[36]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 944
	L1D_cache_core[37]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4356, Reservation_fails = 989
	L1D_cache_core[38]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4497, Reservation_fails = 1131
	L1D_cache_core[39]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 1019
	L1D_cache_core[40]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4536, Reservation_fails = 1058
	L1D_cache_core[41]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4361, Reservation_fails = 1025
	L1D_cache_core[42]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4500, Reservation_fails = 1144
	L1D_cache_core[43]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4357, Reservation_fails = 1148
	L1D_cache_core[44]: Access = 11502, Miss = 2025, Miss_rate = 0.176, Pending_hits = 4518, Reservation_fails = 1084
	L1D_cache_core[45]: Access = 11502, Miss = 1944, Miss_rate = 0.169, Pending_hits = 4363, Reservation_fails = 940
	L1D_total_cache_accesses = 532492
	L1D_total_cache_misses = 91872
	L1D_total_cache_miss_rate = 0.1725
	L1D_total_cache_pending_hits = 205489
	L1D_total_cache_reservation_fails = 48440
	L1D_cache_data_port_util = 0.459
	L1D_cache_fill_port_util = 0.165
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 235131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 205489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 205489
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 524992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7500

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 47576
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 864
ctas_completed 3752, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 
distro:
540, 575, 576, 610, 575, 575, 644, 576, 610, 575, 540, 644, 542, 610, 471, 368, 368, 368, 368, 368, 184, 
gpgpu_n_tot_thrd_icount = 15843488
gpgpu_n_tot_w_icount = 495109
gpgpu_n_stall_shd_mem = 138567
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84372
gpgpu_n_mem_write_global = 7500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 480000
gpgpu_n_store_insn = 60000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 67980
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 67980
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 70587
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:430303	W0_Idle:282874	W0_Scoreboard:868924	W1:51211	W2:43337	W3:22846	W4:8128	W5:2038	W6:621	W7:30	W8:332	W9:2	W10:42	W11:141	W12:571	W13:1649	W14:3500	W15:5214	W16:325665	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:132384	WS1:125868	WS2:120926	WS3:115931	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 674976 {8:84372,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 300000 {40:7500,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3374880 {40:84372,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60000 {8:7500,}
maxmflatency = 824 
max_icnt2mem_latency = 311 
maxmrqlatency = 64 
max_icnt2sh_latency = 99 
averagemflatency = 357 
avg_icnt2mem_latency = 110 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 4 
mrq_lat_table:18297 	834 	1103 	547 	259 	51 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19433 	57111 	15328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	23160 	33692 	34754 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	78367 	3934 	4154 	3593 	1583 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5560      5553      5882      5609      5623      5639      5648      5660      5722      5797      5825      5814         0         0         0         0 
dram[1]:      5553      5554      5859      5830      5618      5630      5672      5668      5741      5711      5806      5789         0         0         0         0 
dram[2]:      5569      5561      5621      5618      5630      5610      5657      5651      5967      5773      5835      5776         0         0         0         0 
dram[3]:      5553      5557      5859      5621      5659      5650      5638      5675      5706      5711      5820      5831         0         0         0         0 
dram[4]:      5568      5558      5855      5647      5627      5635      5667      5635      5797      5735      5830      5811         0         0         0         0 
dram[5]:      5556      5554      5618      5627      5646      5637      5688      5649      5680      5740      5828      5808         0         0         0         0 
dram[6]:      5555      5562      5611      5613      5634      5625      5645      5681      5706      5710      5814      5789         0         0         0         0 
dram[7]:      5559      5563      5820      5915      5619      5610      5766      5667      5703      5723      5812      5874         0         0         0         0 
dram[8]:      5559      5557      5617      5609      5617      5628      5653      5686      5899      5712      5823      5813         0         0         0         0 
dram[9]:      5555      5553      5611      5615      5606      5605      5664      5654      5773      5729      5816      5825         0         0         0         0 
dram[10]:      5553      5557      5845      5852      5630      5616      5671      5665      5710      5707      5785      5817         0         0         0         0 
dram[11]:      5575      5558      5824      5625      5634      5629      5674      5646      5677      5750      5832      5794         0         0         0         0 
dram[12]:      5563      5554      5635      5636      5621      5635      5669      5643      5726      5724      5830      5836         0         0         0         0 
dram[13]:      5553      5561      5605      5614      5644      5615      5651      5647      5734      5707      5889      5874         0         0         0         0 
dram[14]:      5560      5566      5631      5621      5642      5639      5655      5707      5819      5716      5790      5834         0         0         0         0 
dram[15]:      5572      5563      5605      5613      5645      5630      5662      5652      5708      5704      5822      5831         0         0         0         0 
dram[16]:      5497      5494      5553      5546      5562      5556      5594      5587      5716      5614      5739      5767         0         0         0         0 
dram[17]:      5495      5489      5555      5576      5580      5558      5616      5593      5672      5650      5728      5757         0         0         0         0 
dram[18]:      5489      5490      5543      5555      5557      5576      5570      5598      5648      5670      5795      5755         0         0         0         0 
dram[19]:      5490      5490      5563      5582      5577      5571      5586      5595      5657      5620      5746      5763         0         0         0         0 
dram[20]:      5493      5494      5559      5567      5564      5556      5593      5609      5643      5679      5781      5761         0         0         0         0 
dram[21]:      5489      5495      5552      5563      5574      5598      5604      5589      5652      5617      5759      5761         0         0         0         0 
dram[22]:      5490      5491      5538      5550      5569      5575      5591      5609      5739      5658      5827      5763         0         0         0         0 
dram[23]:      5491      5489      5776      5559      5549      5561      5633      5590      5647      5672      5759      5752         0         0         0         0 
dram[24]:      5490      5489      5794      5765      5573      5560      5631      5583      5644      5649      5772      5800         0         0         0         0 
dram[25]:      5489      5490      5560      5541      5581      5566      5580      5620      5653      5644      5748      5740         0         0         0         0 
dram[26]:      5494      5493      5561      5582      5582      5557      5591      5611      5636      5674      5786      5749         0         0         0         0 
dram[27]:      5494      5507      5573      5552      5563      5564      5597      5595      5671      5667      5765      5754         0         0         0         0 
dram[28]:      5491      5493      5570      5544      5548      5560      5618      5577      5692      5678      5733      5931         0         0         0         0 
dram[29]:      5493      5497      5548      5539      5558      5564      5590      5578      5647      5731      5779      5794         0         0         0         0 
dram[30]:      5490      5489      5546      5565      5576      5584      5577      5621      5646      5722      5785      5838         0         0         0         0 
dram[31]:      5489      5489      5549      5549      5565      5572      5578      5679      5648      5641      5813      5773         0         0         0         0 
average row accesses per activate:
dram[0]: 39.000000 65.000000 48.000000 73.000000 72.000000 64.000000 67.000000 45.000000 53.000000 59.000000 55.000000 23.000000      -nan      -nan      -nan      -nan 
dram[1]: 71.000000 47.000000 59.000000 57.000000 69.000000 55.000000 36.000000 61.000000 73.000000 51.000000 41.000000 22.000000      -nan      -nan      -nan      -nan 
dram[2]: 51.000000 54.000000 59.000000 48.000000 40.000000 103.000000 65.000000 86.000000 27.000000 45.000000 22.000000 49.000000      -nan      -nan      -nan      -nan 
dram[3]: 75.000000 95.000000 31.000000 68.000000 48.000000 58.000000 65.000000 46.000000 69.000000 49.000000 40.000000 27.000000      -nan      -nan      -nan      -nan 
dram[4]: 52.000000 23.000000 47.000000 50.000000 56.000000 59.000000 42.000000 69.000000 36.000000 51.000000 32.000000 32.000000      -nan      -nan      -nan      -nan 
dram[5]: 55.000000 75.000000 40.000000 70.000000 54.000000 47.000000 78.000000 62.000000 81.000000 53.000000 49.000000 41.000000      -nan      -nan      -nan      -nan 
dram[6]: 45.000000 51.000000 63.000000 50.000000 50.000000 60.000000 55.000000 51.000000 83.000000 66.000000 20.000000 36.000000      -nan      -nan      -nan      -nan 
dram[7]: 58.000000 55.000000 62.000000 34.000000 49.000000 49.000000 48.000000 28.000000 58.000000 47.000000 32.000000 27.000000      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 73.000000 92.000000 39.000000 83.000000 62.000000 65.000000 33.000000 40.000000 79.000000 23.000000 42.000000      -nan      -nan      -nan      -nan 
dram[9]: 55.000000 85.000000 50.000000 45.000000 72.000000 55.000000 65.000000 39.000000 74.000000 67.000000 37.000000 38.000000      -nan      -nan      -nan      -nan 
dram[10]: 74.000000 60.000000 63.000000 58.000000 51.000000 56.000000 44.000000 32.000000 29.000000 79.000000 38.000000 58.000000      -nan      -nan      -nan      -nan 
dram[11]: 57.000000 66.000000 42.000000 54.000000 89.000000 33.000000 37.000000 86.000000 55.000000 49.000000 42.000000 43.000000      -nan      -nan      -nan      -nan 
dram[12]: 69.000000 48.000000 93.000000 47.000000 56.000000 57.000000 63.000000 64.000000 50.000000 76.000000 40.000000 43.000000      -nan      -nan      -nan      -nan 
dram[13]: 65.000000 60.000000 68.000000 58.000000 34.000000 94.000000 62.000000 89.000000 81.000000 81.000000 18.000000 42.000000      -nan      -nan      -nan      -nan 
dram[14]: 70.000000 49.000000 52.000000 80.000000 43.000000 50.000000 39.000000 28.000000 30.000000 60.000000 41.000000 33.000000      -nan      -nan      -nan      -nan 
dram[15]: 55.000000 52.000000 56.000000 71.000000 59.000000 47.000000 64.000000 88.000000 89.000000 48.000000 59.000000 48.000000      -nan      -nan      -nan      -nan 
dram[16]: 45.000000 27.000000 65.000000 73.000000 85.000000 56.000000 72.000000 40.000000 71.000000 38.000000 43.000000 36.000000      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 53.000000 69.000000 50.000000 42.000000 58.000000 99.000000 49.000000 63.000000 42.000000 57.000000 37.000000      -nan      -nan      -nan      -nan 
dram[18]: 40.000000 77.000000 70.000000 53.000000 77.000000 67.000000 63.000000 62.000000 81.000000 60.000000 50.000000 37.000000      -nan      -nan      -nan      -nan 
dram[19]: 85.000000 81.000000 67.000000 56.000000 65.000000 49.000000 75.000000 69.000000 98.000000 66.000000 29.000000 23.000000      -nan      -nan      -nan      -nan 
dram[20]: 41.000000 51.000000 65.000000 64.000000 80.000000 74.000000 60.000000 46.000000 76.000000 46.000000 22.000000 33.000000      -nan      -nan      -nan      -nan 
dram[21]: 60.000000 79.000000 65.000000 77.000000 41.000000 48.000000 35.000000 76.000000 49.000000 69.000000 36.000000 44.000000      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 69.000000 49.000000 48.000000 51.000000 57.000000 69.000000 40.000000 46.000000 51.000000 41.000000 60.000000      -nan      -nan      -nan      -nan 
dram[23]: 72.000000 37.000000 72.000000 58.000000 53.000000 47.000000 53.000000 57.000000 48.000000 69.000000 10.000000 48.000000      -nan      -nan      -nan      -nan 
dram[24]: 58.000000 42.000000 42.000000 56.000000 53.000000 84.000000 46.000000 72.000000 46.000000 81.000000 29.000000 19.000000      -nan      -nan      -nan      -nan 
dram[25]: 63.000000 49.000000 52.000000 57.000000 42.000000 40.000000 48.000000 66.000000 55.000000 49.000000 50.000000 30.000000      -nan      -nan      -nan      -nan 
dram[26]: 71.000000 68.000000 59.000000 60.000000 40.000000 83.000000 52.000000 61.000000 51.000000 57.000000 33.000000 28.000000      -nan      -nan      -nan      -nan 
dram[27]: 37.000000 41.000000 42.000000 45.000000 82.000000 53.000000 69.000000 62.000000 59.000000 72.000000 17.000000 32.000000      -nan      -nan      -nan      -nan 
dram[28]: 58.000000 53.000000 56.000000 53.000000 59.000000 47.000000 42.000000 60.000000 56.000000 32.000000 35.000000 16.000000      -nan      -nan      -nan      -nan 
dram[29]: 67.000000 58.000000 68.000000 57.000000 68.000000 36.000000 69.000000 73.000000 50.000000 53.000000 27.000000 33.000000      -nan      -nan      -nan      -nan 
dram[30]: 81.000000 97.000000 62.000000 67.000000 42.000000 59.000000 39.000000 65.000000 49.000000 69.000000 35.000000 32.000000      -nan      -nan      -nan      -nan 
dram[31]: 72.000000 41.000000 54.000000 104.000000 73.000000 75.000000 97.000000 74.000000 53.000000 69.000000 42.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 21093/384 = 54.929688
number of bytes read:
dram[0]:      1248      2080      1536      2336      2304      2048      2144      1440      1696      1888      1760       736         0         0         0         0 
dram[1]:      2272      1504      1888      1824      2208      1760      1152      1952      2336      1632      1312       704         0         0         0         0 
dram[2]:      1632      1728      1888      1536      1280      3296      2080      2752       864      1440       704      1568         0         0         0         0 
dram[3]:      2400      3040       992      2176      1536      1856      2080      1472      2208      1568      1280       864         0         0         0         0 
dram[4]:      1664       736      1504      1600      1792      1888      1344      2208      1152      1632      1024      1024         0         0         0         0 
dram[5]:      1760      2400      1280      2240      1728      1504      2496      1984      2592      1696      1568      1312         0         0         0         0 
dram[6]:      1440      1632      2016      1600      1600      1920      1760      1632      2656      2112       640      1152         0         0         0         0 
dram[7]:      1856      1760      1984      1088      1568      1568      1536       896      1856      1504      1024       864         0         0         0         0 
dram[8]:      1280      2336      2944      1248      2656      1984      2080      1056      1280      2528       736      1344         0         0         0         0 
dram[9]:      1760      2720      1600      1440      2304      1760      2080      1248      2368      2144      1184      1216         0         0         0         0 
dram[10]:      2368      1920      2016      1856      1632      1792      1408      1024       928      2528      1216      1856         0         0         0         0 
dram[11]:      1824      2112      1344      1728      2848      1056      1184      2752      1760      1568      1344      1376         0         0         0         0 
dram[12]:      2208      1536      2976      1504      1792      1824      2016      2048      1600      2432      1280      1376         0         0         0         0 
dram[13]:      2080      1920      2176      1856      1088      3008      1984      2848      2592      2592       576      1344         0         0         0         0 
dram[14]:      2240      1568      1664      2560      1376      1600      1248       896       960      1920      1312      1056         0         0         0         0 
dram[15]:      1760      1664      1792      2272      1888      1504      2048      2816      2848      1536      1888      1536         0         0         0         0 
dram[16]:      1440       864      2080      2336      2720      1792      2304      1280      2272      1216      1376      1152         0         0         0         0 
dram[17]:      1024      1696      2208      1600      1344      1856      3168      1568      2016      1344      1824      1184         0         0         0         0 
dram[18]:      1280      2464      2240      1696      2464      2144      2016      1984      2592      1920      1600      1184         0         0         0         0 
dram[19]:      2720      2592      2144      1792      2080      1568      2400      2208      3136      2112       928       736         0         0         0         0 
dram[20]:      1312      1632      2080      2048      2560      2368      1920      1472      2432      1472       704      1056         0         0         0         0 
dram[21]:      1920      2528      2080      2464      1312      1536      1120      2432      1568      2208      1152      1408         0         0         0         0 
dram[22]:      2176      2208      1568      1536      1632      1824      2208      1280      1472      1632      1312      1920         0         0         0         0 
dram[23]:      2304      1184      2304      1856      1696      1504      1696      1824      1536      2208       320      1536         0         0         0         0 
dram[24]:      1856      1344      1344      1792      1696      2688      1472      2304      1472      2592       928       608         0         0         0         0 
dram[25]:      2016      1568      1664      1824      1344      1280      1536      2112      1760      1568      1600       960         0         0         0         0 
dram[26]:      2272      2176      1888      1920      1280      2656      1664      1952      1632      1824      1056       896         0         0         0         0 
dram[27]:      1184      1312      1344      1440      2624      1696      2208      1984      1888      2304       544      1024         0         0         0         0 
dram[28]:      1856      1696      1792      1696      1888      1504      1344      1920      1792      1024      1120       512         0         0         0         0 
dram[29]:      2144      1856      2176      1824      2176      1152      2208      2336      1600      1696       864      1056         0         0         0         0 
dram[30]:      2592      3104      1984      2144      1344      1888      1248      2080      1568      2208      1120      1024         0         0         0         0 
dram[31]:      2304      1312      1728      3328      2336      2400      3104      2368      1696      2208      1344       896         0         0         0         0 
total bytes read: 674976
Bmin_bank_accesses = 0!
chip skew: 25024/17504 = 1.43
number of bytes accessed:
dram[0]:      1248      2080      1536      2336      2304      2048      2144      1440      1696      1888      1760       736         0         0         0         0 
dram[1]:      2272      1504      1888      1824      2208      1760      1152      1952      2336      1632      1312       704         0         0         0         0 
dram[2]:      1632      1728      1888      1536      1280      3296      2080      2752       864      1440       704      1568         0         0         0         0 
dram[3]:      2400      3040       992      2176      1536      1856      2080      1472      2208      1568      1280       864         0         0         0         0 
dram[4]:      1664       736      1504      1600      1792      1888      1344      2208      1152      1632      1024      1024         0         0         0         0 
dram[5]:      1760      2400      1280      2240      1728      1504      2496      1984      2592      1696      1568      1312         0         0         0         0 
dram[6]:      1440      1632      2016      1600      1600      1920      1760      1632      2656      2112       640      1152         0         0         0         0 
dram[7]:      1856      1760      1984      1088      1568      1568      1536       896      1856      1504      1024       864         0         0         0         0 
dram[8]:      1280      2336      2944      1248      2656      1984      2080      1056      1280      2528       736      1344         0         0         0         0 
dram[9]:      1760      2720      1600      1440      2304      1760      2080      1248      2368      2144      1184      1216         0         0         0         0 
dram[10]:      2368      1920      2016      1856      1632      1792      1408      1024       928      2528      1216      1856         0         0         0         0 
dram[11]:      1824      2112      1344      1728      2848      1056      1184      2752      1760      1568      1344      1376         0         0         0         0 
dram[12]:      2208      1536      2976      1504      1792      1824      2016      2048      1600      2432      1280      1376         0         0         0         0 
dram[13]:      2080      1920      2176      1856      1088      3008      1984      2848      2592      2592       576      1344         0         0         0         0 
dram[14]:      2240      1568      1664      2560      1376      1600      1248       896       960      1920      1312      1056         0         0         0         0 
dram[15]:      1760      1664      1792      2272      1888      1504      2048      2816      2848      1536      1888      1536         0         0         0         0 
dram[16]:      1440       864      2080      2336      2720      1792      2304      1280      2272      1216      1376      1152         0         0         0         0 
dram[17]:      1024      1696      2208      1600      1344      1856      3168      1568      2016      1344      1824      1184         0         0         0         0 
dram[18]:      1280      2464      2240      1696      2464      2144      2016      1984      2592      1920      1600      1184         0         0         0         0 
dram[19]:      2720      2592      2144      1792      2080      1568      2400      2208      3136      2112       928       736         0         0         0         0 
dram[20]:      1312      1632      2080      2048      2560      2368      1920      1472      2432      1472       704      1056         0         0         0         0 
dram[21]:      1920      2528      2080      2464      1312      1536      1120      2432      1568      2208      1152      1408         0         0         0         0 
dram[22]:      2176      2208      1568      1536      1632      1824      2208      1280      1472      1632      1312      1920         0         0         0         0 
dram[23]:      2304      1184      2304      1856      1696      1504      1696      1824      1536      2208       320      1536         0         0         0         0 
dram[24]:      1856      1344      1344      1792      1696      2688      1472      2304      1472      2592       928       608         0         0         0         0 
dram[25]:      2016      1568      1664      1824      1344      1280      1536      2112      1760      1568      1600       960         0         0         0         0 
dram[26]:      2272      2176      1888      1920      1280      2656      1664      1952      1632      1824      1056       896         0         0         0         0 
dram[27]:      1184      1312      1344      1440      2624      1696      2208      1984      1888      2304       544      1024         0         0         0         0 
dram[28]:      1856      1696      1792      1696      1888      1504      1344      1920      1792      1024      1120       512         0         0         0         0 
dram[29]:      2144      1856      2176      1824      2176      1152      2208      2336      1600      1696       864      1056         0         0         0         0 
dram[30]:      2592      3104      1984      2144      1344      1888      1248      2080      1568      2208      1120      1024         0         0         0         0 
dram[31]:      2304      1312      1728      3328      2336      2400      3104      2368      1696      2208      1344       896         0         0         0         0 
total dram bytes accesed = 674976
min_bank_accesses = 0!
chip skew: 25024/17504 = 1.43
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         44        41        49        46        46        45        46        46        47        48        64       105    none      none      none      none  
dram[1]:         42        43        49        49        45        44        45        47        50        46        61        83    none      none      none      none  
dram[2]:         44        42        46        48        43        45        47        46        49        48        84        57    none      none      none      none  
dram[3]:         42        43        49        49        45        45        47        48        49        49        70        75    none      none      none      none  
dram[4]:         43        41        49        48        46        45        47        47        50        49        75        68    none      none      none      none  
dram[5]:         42        43        48        48        46        46        47        47        49        49        65        59    none      none      none      none  
dram[6]:         43        42        50        48        45        46        47        47        48        48        69        72    none      none      none      none  
dram[7]:         42        44        47        50        44        44        49        48        49        50        71        75    none      none      none      none  
dram[8]:         44        42        49        48        45        46        46        45        49        49       103        52    none      none      none      none  
dram[9]:         42        44        47        49        47        45        46        46        50        50        54        81    none      none      none      none  
dram[10]:         43        41        48        48        44        45        48        45        46        48        82        58    none      none      none      none  
dram[11]:         44        42        50        49        45        47        46        47        48        47        67        56    none      none      none      none  
dram[12]:         44        42        49        50        45        45        46        48        51        49        65        66    none      none      none      none  
dram[13]:         42        43        49        49        46        46        47        48        47        50        92        72    none      none      none      none  
dram[14]:         43        43        49        48        44        46        47        46        47        48        65        70    none      none      none      none  
dram[15]:         43        43        50        48        47        47        46        46        48        47        59        56    none      none      none      none  
dram[16]:         41        39        46        47        43        43        44        46        47        44        62        83    none      none      none      none  
dram[17]:         41        38        45        46        43        44        44        44        44        46        57        59    none      none      none      none  
dram[18]:         40        42        46        45        44        45        45        46        47        48        57        74    none      none      none      none  
dram[19]:         40        39        47        47        42        43        44        44        46        46       106        80    none      none      none      none  
dram[20]:         41        41        47        48        43        43        47        46        46        49        91        55    none      none      none      none  
dram[21]:         41        41        46        47        45        44        43        45        46        48        62        62    none      none      none      none  
dram[22]:         41        41        46        46        44        43        44        44        47        45        62        60    none      none      none      none  
dram[23]:         41        39        46        45        42        44        45        44        47        46       129        58    none      none      none      none  
dram[24]:         40        39        45        47        44        43        45        44        45        45        63        94    none      none      none      none  
dram[25]:         40        40        47        45        44        42        45        43        45        47        60        74    none      none      none      none  
dram[26]:         39        40        47        47        44        44        45        44        46        45        59        66    none      none      none      none  
dram[27]:         40        41        46        47        43        43        44        45        46        47        85        72    none      none      none      none  
dram[28]:         41        41        46        46        44        44        45        44        47        45        64       105    none      none      none      none  
dram[29]:         39        43        46        44        43        42        44        45        48        46        69        70    none      none      none      none  
dram[30]:         39        41        44        46        44        43        44        45        47        46        66        59    none      none      none      none  
dram[31]:         40        41        46        46        44        44        44        47        47        47        62        97    none      none      none      none  
maximum mf latency per bank:
dram[0]:        650       671       666       695       768       731       704       676       697       686       674       694       235       234         0         0
dram[1]:        676       667       693       724       679       660       675       714       712       744       711       677       234       235         0         0
dram[2]:        676       627       714       740       637       702       675       670       708       710       636       698       235       235         0         0
dram[3]:        683       666       678       693       650       639       712       703       742       697       669       700       236       237         0         0
dram[4]:        664       657       696       692       657       723       702       706       674       680       711       746         0         0         0         0
dram[5]:        705       733       717       748       706       736       763       765       753       773       730       746         0         0         0         0
dram[6]:        683       681       731       687       722       657       695       709       745       753       681       717         0       234         0         0
dram[7]:        655       673       712       721       623       671       693       677       741       704       748       692       235         0         0         0
dram[8]:        664       644       710       660       685       669       707       681       704       754       657       779       236       237         0         0
dram[9]:        705       677       781       749       709       727       715       678       785       756       701       728       235       236         0         0
dram[10]:        646       648       703       735       742       692       691       672       646       760       747       717         0         0         0         0
dram[11]:        638       654       674       672       713       697       662       696       686       741       695       665         0       238         0         0
dram[12]:        695       642       822       702       785       647       755       805       794       791       803       743       235         0         0         0
dram[13]:        708       726       786       748       699       761       729       770       763       768       706       768         0       235         0         0
dram[14]:        643       653       755       690       635       690       681       692       698       702       671       685       234         0         0         0
dram[15]:        661       664       824       771       736       821       714       696       745       741       782       775       235       235         0         0
dram[16]:        574       561       623       665       622       621       642       638       657       579       595       643       236       234         0         0
dram[17]:        583       576       616       653       576       580       636       582       659       661       677       686       235       235         0         0
dram[18]:        619       632       712       686       697       618       627       686       734       699       702       657         0       236         0         0
dram[19]:        598       587       642       672       639       701       630       652       665       665       629       623       234         0         0         0
dram[20]:        564       587       694       724       682       632       692       673       688       692       696       595         0         0         0         0
dram[21]:        623       601       681       729       607       610       612       658       704       654       681       632       236         0         0         0
dram[22]:        583       602       660       622       658       594       606       603       636       656       624       661         0       236         0         0
dram[23]:        581       537       633       642       573       617       632       586       616       635       561       641       238       235         0         0
dram[24]:        591       590       635       618       679       643       588       577       609       668       663       618       236         0         0         0
dram[25]:        582       574       659       705       628       556       628       620       633       619       662       605       236       236         0         0
dram[26]:        576       579       649       611       640       637       607       636       661       650       600       612       236       235         0         0
dram[27]:        628       603       638       656       611       578       652       615       615       615       549       590         0       237         0         0
dram[28]:        584       587       659       603       592       711       638       592       628       610       612       634       235       235         0         0
dram[29]:        622       622       636       601       598       582       602       618       680       716       622       577       234         0         0         0
dram[30]:        596       611       652       694       646       711       647       688       678       683       608       650       235       236         0         0
dram[31]:        620       613       687       704       746       727       618       681       720       680       642       650       236       237         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140208 n_act=12 n_pre=0 n_ref_event=0 n_req=663 n_rd=663 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01882
n_activity=4521 dram_eff=0.5866
bk0: 39a 140710i bk1: 65a 140560i bk2: 48a 140614i bk3: 73a 140546i bk4: 72a 140530i bk5: 64a 140540i bk6: 67a 140313i bk7: 45a 140464i bk8: 53a 140514i bk9: 59a 140479i bk10: 55a 140300i bk11: 23a 140681i bk12: 0a 140879i bk13: 0a 140880i bk14: 0a 140881i bk15: 0a 140884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.981900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.140471
Bank_Level_Parallism_Col = 2.136792
Bank_Level_Parallism_Ready = 1.558069
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.872642 

BW Util details:
bwutil = 0.018824 
total_CMD = 140883 
util_bw = 2652 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 137996 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 246 
rwq = 0 
CCDLc_limit_alone = 246 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140208 
Read = 663 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 663 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004706 
Either_Row_CoL_Bus_Util = 0.004791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0372721
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140229 n_act=12 n_pre=0 n_ref_event=0 n_req=642 n_rd=642 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01823
n_activity=4578 dram_eff=0.5609
bk0: 71a 140536i bk1: 47a 140550i bk2: 59a 140686i bk3: 57a 140641i bk4: 69a 140608i bk5: 55a 140630i bk6: 36a 140683i bk7: 61a 140340i bk8: 73a 140417i bk9: 51a 140651i bk10: 41a 140413i bk11: 22a 140347i bk12: 0a 140876i bk13: 0a 140879i bk14: 0a 140880i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.217025
Bank_Level_Parallism_Col = 2.212377
Bank_Level_Parallism_Ready = 1.557632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.803094 

BW Util details:
bwutil = 0.018228 
total_CMD = 140883 
util_bw = 2568 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 138094 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 198 
rwq = 0 
CCDLc_limit_alone = 198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140229 
Read = 642 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 642 
total_req = 642 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 642 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004557 
Either_Row_CoL_Bus_Util = 0.004642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0495305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140222 n_act=12 n_pre=0 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01843
n_activity=4659 dram_eff=0.5572
bk0: 51a 140646i bk1: 54a 140654i bk2: 59a 140577i bk3: 48a 140672i bk4: 40a 140658i bk5: 103a 140150i bk6: 65a 140417i bk7: 86a 140199i bk8: 27a 140804i bk9: 45a 140625i bk10: 22a 140709i bk11: 49a 140473i bk12: 0a 140881i bk13: 0a 140884i bk14: 0a 140886i bk15: 0a 140886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981510
Row_Buffer_Locality_read = 0.981510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.091851
Bank_Level_Parallism_Col = 2.089310
Bank_Level_Parallism_Ready = 1.523883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881822 

BW Util details:
bwutil = 0.018427 
total_CMD = 140883 
util_bw = 2596 
Wasted_Col = 199 
Wasted_Row = 0 
Idle = 138088 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140222 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 649 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004607 
Either_Row_CoL_Bus_Util = 0.004692 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.034156
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140200 n_act=12 n_pre=0 n_ref_event=0 n_req=671 n_rd=671 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01905
n_activity=4318 dram_eff=0.6216
bk0: 75a 140475i bk1: 95a 140363i bk2: 31a 140754i bk3: 68a 140439i bk4: 48a 140635i bk5: 58a 140504i bk6: 65a 140346i bk7: 46a 140313i bk8: 69a 140519i bk9: 49a 140318i bk10: 40a 140697i bk11: 27a 140605i bk12: 0a 140881i bk13: 0a 140882i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982116
Row_Buffer_Locality_read = 0.982116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.279931
Bank_Level_Parallism_Col = 2.275862
Bank_Level_Parallism_Ready = 1.603577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881896 

BW Util details:
bwutil = 0.019051 
total_CMD = 140883 
util_bw = 2684 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 138030 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 168 
rwq = 0 
CCDLc_limit_alone = 168 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140200 
Read = 671 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 671 
total_req = 671 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 671 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004763 
Either_Row_CoL_Bus_Util = 0.004848 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0534557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140323 n_act=12 n_pre=0 n_ref_event=0 n_req=549 n_rd=549 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01559
n_activity=3892 dram_eff=0.5642
bk0: 52a 140713i bk1: 23a 140808i bk2: 47a 140670i bk3: 50a 140687i bk4: 56a 140622i bk5: 59a 140684i bk6: 42a 140703i bk7: 69a 140561i bk8: 36a 140734i bk9: 51a 140622i bk10: 32a 140703i bk11: 32a 140599i bk12: 0a 140880i bk13: 0a 140880i bk14: 0a 140881i bk15: 0a 140882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978142
Row_Buffer_Locality_read = 0.978142
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.608258
Bank_Level_Parallism_Col = 1.600637
Bank_Level_Parallism_Ready = 1.273224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490706 

BW Util details:
bwutil = 0.015587 
total_CMD = 140883 
util_bw = 2196 
Wasted_Col = 273 
Wasted_Row = 0 
Idle = 138414 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140323 
Read = 549 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 549 
total_req = 549 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 549 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.003897 
Either_Row_CoL_Bus_Util = 0.003975 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001786 
queue_avg = 0.012251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0122513
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140167 n_act=12 n_pre=0 n_ref_event=0 n_req=705 n_rd=705 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02002
n_activity=4463 dram_eff=0.6319
bk0: 55a 140672i bk1: 75a 140421i bk2: 40a 140664i bk3: 70a 140570i bk4: 54a 140584i bk5: 47a 140456i bk6: 78a 140319i bk7: 62a 140413i bk8: 81a 140360i bk9: 53a 140396i bk10: 49a 140572i bk11: 41a 140672i bk12: 0a 140880i bk13: 0a 140881i bk14: 0a 140881i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.982979
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.997691
Bank_Level_Parallism_Col = 1.993451
Bank_Level_Parallism_Ready = 1.523404
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.713405 

BW Util details:
bwutil = 0.020017 
total_CMD = 140883 
util_bw = 2820 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 137822 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 243 
rwq = 0 
CCDLc_limit_alone = 243 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140167 
Read = 705 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 705 
total_req = 705 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 705 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.005004 
Either_Row_CoL_Bus_Util = 0.005082 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001397 
queue_avg = 0.034624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0346245
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140241 n_act=12 n_pre=0 n_ref_event=0 n_req=630 n_rd=630 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01789
n_activity=4680 dram_eff=0.5385
bk0: 45a 140713i bk1: 51a 140753i bk2: 63a 140533i bk3: 50a 140668i bk4: 50a 140629i bk5: 60a 140590i bk6: 55a 140424i bk7: 51a 140409i bk8: 83a 140491i bk9: 66a 140455i bk10: 20a 140699i bk11: 36a 140643i bk12: 0a 140877i bk13: 0a 140879i bk14: 0a 140880i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.934343
Bank_Level_Parallism_Col = 1.932781
Bank_Level_Parallism_Ready = 1.469841
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.674494 

BW Util details:
bwutil = 0.017887 
total_CMD = 140883 
util_bw = 2520 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 138071 

BW Util Bottlenecks: 
RCDc_limit = 126 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 253 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140241 
Read = 630 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 630 
total_req = 630 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 630 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004472 
Either_Row_CoL_Bus_Util = 0.004557 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0261281
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140325 n_act=12 n_pre=0 n_ref_event=0 n_req=547 n_rd=547 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01553
n_activity=4145 dram_eff=0.5279
bk0: 58a 140585i bk1: 55a 140640i bk2: 62a 140615i bk3: 34a 140662i bk4: 49a 140711i bk5: 49a 140692i bk6: 48a 140551i bk7: 28a 140701i bk8: 58a 140631i bk9: 47a 140527i bk10: 32a 140495i bk11: 27a 140676i bk12: 0a 140878i bk13: 0a 140879i bk14: 0a 140881i bk15: 0a 140882i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978062
Row_Buffer_Locality_read = 0.978062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.922713
Bank_Level_Parallism_Col = 1.922955
Bank_Level_Parallism_Ready = 1.427788
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.589446 

BW Util details:
bwutil = 0.015531 
total_CMD = 140883 
util_bw = 2188 
Wasted_Col = 287 
Wasted_Row = 0 
Idle = 138408 

BW Util Bottlenecks: 
RCDc_limit = 116 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140325 
Read = 547 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 547 
total_req = 547 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 547 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.003883 
Either_Row_CoL_Bus_Util = 0.003961 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001792 
queue_avg = 0.016155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0161552
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140201 n_act=12 n_pre=0 n_ref_event=0 n_req=671 n_rd=671 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01905
n_activity=4365 dram_eff=0.6149
bk0: 40a 140726i bk1: 73a 140577i bk2: 92a 140290i bk3: 39a 140626i bk4: 83a 140335i bk5: 62a 140359i bk6: 65a 140398i bk7: 33a 140577i bk8: 40a 140581i bk9: 79a 140312i bk10: 23a 140474i bk11: 42a 140304i bk12: 0a 140877i bk13: 0a 140881i bk14: 0a 140882i bk15: 0a 140884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982116
Row_Buffer_Locality_read = 0.982116
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.355252
Bank_Level_Parallism_Col = 2.347970
Bank_Level_Parallism_Ready = 1.712370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.051781 

BW Util details:
bwutil = 0.019051 
total_CMD = 140883 
util_bw = 2684 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 137986 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 205 
rwq = 0 
CCDLc_limit_alone = 205 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140201 
Read = 671 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 671 
total_req = 671 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 671 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004763 
Either_Row_CoL_Bus_Util = 0.004841 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001466 
queue_avg = 0.059432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0594323
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140189 n_act=12 n_pre=0 n_ref_event=0 n_req=682 n_rd=682 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01936
n_activity=4465 dram_eff=0.611
bk0: 55a 140571i bk1: 85a 140232i bk2: 50a 140476i bk3: 45a 140608i bk4: 72a 140486i bk5: 55a 140479i bk6: 65a 140419i bk7: 39a 140447i bk8: 74a 140297i bk9: 67a 140340i bk10: 37a 140365i bk11: 38a 140536i bk12: 0a 140879i bk13: 0a 140880i bk14: 0a 140883i bk15: 0a 140884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982405
Row_Buffer_Locality_read = 0.982405
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.531171
Bank_Level_Parallism_Col = 2.522986
Bank_Level_Parallism_Ready = 1.799120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.071278 

BW Util details:
bwutil = 0.019364 
total_CMD = 140883 
util_bw = 2728 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 137960 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140189 
Read = 682 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 682 
total_req = 682 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 682 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004841 
Either_Row_CoL_Bus_Util = 0.004926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0406153
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140229 n_act=12 n_pre=0 n_ref_event=0 n_req=642 n_rd=642 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01823
n_activity=4526 dram_eff=0.5674
bk0: 74a 140471i bk1: 60a 140522i bk2: 63a 140547i bk3: 58a 140512i bk4: 51a 140676i bk5: 56a 140521i bk6: 44a 140623i bk7: 32a 140655i bk8: 29a 140735i bk9: 79a 140531i bk10: 38a 140764i bk11: 58a 140583i bk12: 0a 140880i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.981308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.871513
Bank_Level_Parallism_Col = 1.869446
Bank_Level_Parallism_Ready = 1.334370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.682089 

BW Util details:
bwutil = 0.018228 
total_CMD = 140883 
util_bw = 2568 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 138086 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140229 
Read = 642 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 642 
total_req = 642 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 642 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004557 
Either_Row_CoL_Bus_Util = 0.004642 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0675596
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140218 n_act=12 n_pre=0 n_ref_event=0 n_req=653 n_rd=653 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01854
n_activity=4439 dram_eff=0.5884
bk0: 57a 140558i bk1: 66a 140597i bk2: 42a 140709i bk3: 54a 140637i bk4: 89a 140472i bk5: 33a 140736i bk6: 37a 140639i bk7: 86a 140324i bk8: 55a 140568i bk9: 49a 140641i bk10: 42a 140654i bk11: 43a 140474i bk12: 0a 140881i bk13: 0a 140882i bk14: 0a 140884i bk15: 0a 140884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981623
Row_Buffer_Locality_read = 0.981623
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.823123
Bank_Level_Parallism_Col = 1.819793
Bank_Level_Parallism_Ready = 1.422018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.621435 

BW Util details:
bwutil = 0.018540 
total_CMD = 140883 
util_bw = 2612 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 137999 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140218 
Read = 653 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 653 
total_req = 653 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 653 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004635 
Either_Row_CoL_Bus_Util = 0.004720 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0173903
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140166 n_act=12 n_pre=0 n_ref_event=0 n_req=706 n_rd=706 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02005
n_activity=4686 dram_eff=0.6026
bk0: 69a 140428i bk1: 48a 140644i bk2: 93a 140404i bk3: 47a 140687i bk4: 56a 140578i bk5: 57a 140482i bk6: 63a 140296i bk7: 64a 140112i bk8: 50a 140412i bk9: 76a 140102i bk10: 40a 140369i bk11: 43a 140709i bk12: 0a 140878i bk13: 0a 140879i bk14: 0a 140881i bk15: 0a 140884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983003
Row_Buffer_Locality_read = 0.983003
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.455722
Bank_Level_Parallism_Col = 2.438866
Bank_Level_Parallism_Ready = 1.746818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.032389 

BW Util details:
bwutil = 0.020045 
total_CMD = 140883 
util_bw = 2824 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 137834 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140166 
Read = 706 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 706 
total_req = 706 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 706 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.005011 
Either_Row_CoL_Bus_Util = 0.005089 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001395 
queue_avg = 0.065459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0654586
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140119 n_act=12 n_pre=0 n_ref_event=0 n_req=752 n_rd=752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02135
n_activity=4757 dram_eff=0.6323
bk0: 65a 140528i bk1: 60a 140417i bk2: 68a 140525i bk3: 58a 140593i bk4: 34a 140625i bk5: 94a 140213i bk6: 62a 140375i bk7: 89a 139913i bk8: 81a 140392i bk9: 81a 139979i bk10: 18a 140744i bk11: 42a 140461i bk12: 0a 140882i bk13: 0a 140883i bk14: 0a 140884i bk15: 0a 140887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984043
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.445190
Bank_Level_Parallism_Col = 2.437150
Bank_Level_Parallism_Ready = 1.744681
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.021634 

BW Util details:
bwutil = 0.021351 
total_CMD = 140883 
util_bw = 3008 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 137696 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 207 
rwq = 0 
CCDLc_limit_alone = 207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140119 
Read = 752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 752 
total_req = 752 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 752 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.005338 
Either_Row_CoL_Bus_Util = 0.005423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.099650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0996501
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140296 n_act=12 n_pre=0 n_ref_event=0 n_req=575 n_rd=575 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01633
n_activity=4055 dram_eff=0.5672
bk0: 70a 140550i bk1: 49a 140641i bk2: 52a 140612i bk3: 80a 140522i bk4: 43a 140687i bk5: 50a 140663i bk6: 39a 140710i bk7: 28a 140741i bk8: 30a 140774i bk9: 60a 140565i bk10: 41a 140650i bk11: 33a 140581i bk12: 0a 140878i bk13: 0a 140880i bk14: 0a 140880i bk15: 0a 140881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979130
Row_Buffer_Locality_read = 0.979130
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.695949
Bank_Level_Parallism_Col = 1.693738
Bank_Level_Parallism_Ready = 1.323478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.568493 

BW Util details:
bwutil = 0.016326 
total_CMD = 140883 
util_bw = 2300 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 138311 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 197 
rwq = 0 
CCDLc_limit_alone = 197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140296 
Read = 575 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 575 
total_req = 575 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 575 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004081 
Either_Row_CoL_Bus_Util = 0.004167 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0158074
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=140883 n_nop=140135 n_act=12 n_pre=0 n_ref_event=0 n_req=736 n_rd=736 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0209
n_activity=4764 dram_eff=0.618
bk0: 55a 140609i bk1: 52a 140486i bk2: 56a 140656i bk3: 71a 140630i bk4: 59a 140614i bk5: 47a 140500i bk6: 64a 140610i bk7: 88a 140259i bk8: 89a 140312i bk9: 48a 140688i bk10: 59a 140517i bk11: 48a 140520i bk12: 0a 140879i bk13: 0a 140884i bk14: 0a 140884i bk15: 0a 140885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983696
Row_Buffer_Locality_read = 0.983696
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.840075
Bank_Level_Parallism_Col = 1.836520
Bank_Level_Parallism_Ready = 1.442935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.642295 

BW Util details:
bwutil = 0.020897 
total_CMD = 140883 
util_bw = 2944 
Wasted_Col = 257 
Wasted_Row = 0 
Idle = 137682 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140135 
Read = 736 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 736 
total_req = 736 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 736 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.005224 
Either_Row_CoL_Bus_Util = 0.005309 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0253189
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140220 n_act=12 n_pre=0 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004621
n_activity=4158 dram_eff=0.1566
bk0: 45a 140800i bk1: 27a 140848i bk2: 65a 140822i bk3: 73a 140846i bk4: 85a 140760i bk5: 56a 140860i bk6: 72a 140817i bk7: 40a 140850i bk8: 71a 140818i bk9: 38a 140856i bk10: 43a 140823i bk11: 36a 140853i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178506
Bank_Level_Parallism_Col = 1.178309
Bank_Level_Parallism_Ready = 1.078341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121324 

BW Util details:
bwutil = 0.004621 
total_CMD = 140883 
util_bw = 651 
Wasted_Col = 447 
Wasted_Row = 0 
Idle = 139785 

BW Util Bottlenecks: 
RCDc_limit = 229 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 310 
rwq = 0 
CCDLc_limit_alone = 310 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140220 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 651 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004621 
Either_Row_CoL_Bus_Util = 0.004706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00249853
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140220 n_act=12 n_pre=0 n_ref_event=0 n_req=651 n_rd=651 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004621
n_activity=4375 dram_eff=0.1488
bk0: 32a 140846i bk1: 53a 140810i bk2: 69a 140834i bk3: 50a 140842i bk4: 42a 140837i bk5: 58a 140849i bk6: 99a 140780i bk7: 49a 140831i bk8: 63a 140842i bk9: 42a 140854i bk10: 57a 140805i bk11: 37a 140839i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.981567
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145161
Bank_Level_Parallism_Col = 1.144665
Bank_Level_Parallism_Ready = 1.041475
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123870 

BW Util details:
bwutil = 0.004621 
total_CMD = 140883 
util_bw = 651 
Wasted_Col = 465 
Wasted_Row = 0 
Idle = 139767 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140220 
Read = 651 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 651 
total_req = 651 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 651 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004621 
Either_Row_CoL_Bus_Util = 0.004706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00440081
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140137 n_act=12 n_pre=0 n_ref_event=0 n_req=737 n_rd=737 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005231
n_activity=4412 dram_eff=0.167
bk0: 40a 140836i bk1: 77a 140803i bk2: 70a 140857i bk3: 53a 140850i bk4: 77a 140842i bk5: 67a 140837i bk6: 63a 140848i bk7: 62a 140849i bk8: 81a 140815i bk9: 60a 140826i bk10: 50a 140843i bk11: 37a 140853i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983718
Row_Buffer_Locality_read = 0.983718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125442
Bank_Level_Parallism_Col = 1.119111
Bank_Level_Parallism_Ready = 1.040706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096000 

BW Util details:
bwutil = 0.005231 
total_CMD = 140883 
util_bw = 737 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 139751 

BW Util Bottlenecks: 
RCDc_limit = 224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140137 
Read = 737 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 737 
total_req = 737 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 737 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.005231 
Either_Row_CoL_Bus_Util = 0.005295 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.004021 
queue_avg = 0.002129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00212943
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140109 n_act=12 n_pre=0 n_ref_event=0 n_req=763 n_rd=763 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005416
n_activity=4684 dram_eff=0.1629
bk0: 85a 140793i bk1: 81a 140770i bk2: 67a 140801i bk3: 56a 140844i bk4: 65a 140833i bk5: 49a 140839i bk6: 75a 140824i bk7: 69a 140852i bk8: 98a 140822i bk9: 66a 140856i bk10: 29a 140829i bk11: 23a 140840i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984273
Row_Buffer_Locality_read = 0.984273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178947
Bank_Level_Parallism_Col = 1.171964
Bank_Level_Parallism_Ready = 1.053735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131214 

BW Util details:
bwutil = 0.005416 
total_CMD = 140883 
util_bw = 763 
Wasted_Col = 472 
Wasted_Row = 0 
Idle = 139648 

BW Util Bottlenecks: 
RCDc_limit = 217 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 352 
rwq = 0 
CCDLc_limit_alone = 352 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140109 
Read = 763 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 763 
total_req = 763 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 763 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.005416 
Either_Row_CoL_Bus_Util = 0.005494 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001292 
queue_avg = 0.003641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00364132
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140214 n_act=12 n_pre=0 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004671
n_activity=4070 dram_eff=0.1617
bk0: 41a 140847i bk1: 51a 140832i bk2: 65a 140829i bk3: 64a 140846i bk4: 80a 140818i bk5: 74a 140845i bk6: 60a 140815i bk7: 46a 140842i bk8: 76a 140844i bk9: 46a 140858i bk10: 22a 140838i bk11: 33a 140832i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981763
Row_Buffer_Locality_read = 0.981763
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.147198
Bank_Level_Parallism_Col = 1.142584
Bank_Level_Parallism_Ready = 1.053192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116746 

BW Util details:
bwutil = 0.004671 
total_CMD = 140883 
util_bw = 658 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 139830 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140214 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 658 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004671 
Either_Row_CoL_Bus_Util = 0.004749 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001495 
queue_avg = 0.001789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00178872
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140193 n_act=12 n_pre=0 n_ref_event=0 n_req=679 n_rd=679 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00482
n_activity=4188 dram_eff=0.1621
bk0: 60a 140796i bk1: 79a 140796i bk2: 65a 140846i bk3: 77a 140813i bk4: 41a 140850i bk5: 48a 140857i bk6: 35a 140837i bk7: 76a 140827i bk8: 49a 140851i bk9: 69a 140832i bk10: 36a 140849i bk11: 44a 140821i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982327
Row_Buffer_Locality_read = 0.982327
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158645
Bank_Level_Parallism_Col = 1.156194
Bank_Level_Parallism_Ready = 1.057437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122980 

BW Util details:
bwutil = 0.004820 
total_CMD = 140883 
util_bw = 679 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 139761 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 303 
rwq = 0 
CCDLc_limit_alone = 303 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140193 
Read = 679 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 679 
total_req = 679 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 679 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004820 
Either_Row_CoL_Bus_Util = 0.004898 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001449 
queue_avg = 0.003414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00341418
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140223 n_act=12 n_pre=0 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004607
n_activity=4358 dram_eff=0.1489
bk0: 68a 140826i bk1: 69a 140791i bk2: 49a 140804i bk3: 48a 140847i bk4: 51a 140834i bk5: 57a 140813i bk6: 69a 140836i bk7: 40a 140835i bk8: 46a 140845i bk9: 51a 140841i bk10: 41a 140796i bk11: 60a 140820i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981510
Row_Buffer_Locality_read = 0.981510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174892
Bank_Level_Parallism_Col = 1.171030
Bank_Level_Parallism_Ready = 1.081664
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104712 

BW Util details:
bwutil = 0.004607 
total_CMD = 140883 
util_bw = 649 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 139728 

BW Util Bottlenecks: 
RCDc_limit = 221 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 374 
rwq = 0 
CCDLc_limit_alone = 374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140223 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 649 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004607 
Either_Row_CoL_Bus_Util = 0.004685 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001515 
queue_avg = 0.004365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00436532
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140247 n_act=12 n_pre=0 n_ref_event=0 n_req=624 n_rd=624 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004429
n_activity=4299 dram_eff=0.1452
bk0: 72a 140772i bk1: 37a 140821i bk2: 72a 140842i bk3: 58a 140840i bk4: 53a 140806i bk5: 47a 140849i bk6: 53a 140833i bk7: 57a 140842i bk8: 48a 140849i bk9: 69a 140840i bk10: 10a 140846i bk11: 48a 140835i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980769
Row_Buffer_Locality_read = 0.980769
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171214
Bank_Level_Parallism_Col = 1.168720
Bank_Level_Parallism_Ready = 1.040064
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119431 

BW Util details:
bwutil = 0.004429 
total_CMD = 140883 
util_bw = 624 
Wasted_Col = 439 
Wasted_Row = 0 
Idle = 139820 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 333 
rwq = 0 
CCDLc_limit_alone = 333 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140247 
Read = 624 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 624 
total_req = 624 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 624 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004429 
Either_Row_CoL_Bus_Util = 0.004514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00384716
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140244 n_act=12 n_pre=0 n_ref_event=0 n_req=628 n_rd=628 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004458
n_activity=4118 dram_eff=0.1525
bk0: 58a 140795i bk1: 42a 140826i bk2: 42a 140844i bk3: 56a 140832i bk4: 53a 140836i bk5: 84a 140804i bk6: 46a 140849i bk7: 72a 140846i bk8: 46a 140845i bk9: 81a 140814i bk10: 29a 140854i bk11: 19a 140848i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980892
Row_Buffer_Locality_read = 0.980892
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139815
Bank_Level_Parallism_Col = 1.136449
Bank_Level_Parallism_Ready = 1.046178
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112149 

BW Util details:
bwutil = 0.004458 
total_CMD = 140883 
util_bw = 628 
Wasted_Col = 452 
Wasted_Row = 0 
Idle = 139803 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140244 
Read = 628 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 628 
total_req = 628 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 628 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004458 
Either_Row_CoL_Bus_Util = 0.004536 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001565 
queue_avg = 0.003627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00362712
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140271 n_act=12 n_pre=0 n_ref_event=0 n_req=601 n_rd=601 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004266
n_activity=4151 dram_eff=0.1448
bk0: 63a 140842i bk1: 49a 140850i bk2: 52a 140841i bk3: 57a 140829i bk4: 42a 140826i bk5: 40a 140852i bk6: 48a 140850i bk7: 66a 140842i bk8: 55a 140820i bk9: 49a 140850i bk10: 50a 140825i bk11: 30a 140849i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980033
Row_Buffer_Locality_read = 0.980033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132323
Bank_Level_Parallism_Col = 1.125382
Bank_Level_Parallism_Ready = 1.041597
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096840 

BW Util details:
bwutil = 0.004266 
total_CMD = 140883 
util_bw = 601 
Wasted_Col = 389 
Wasted_Row = 0 
Idle = 139893 

BW Util Bottlenecks: 
RCDc_limit = 237 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 216 
rwq = 0 
CCDLc_limit_alone = 216 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140271 
Read = 601 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 601 
total_req = 601 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 601 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004266 
Either_Row_CoL_Bus_Util = 0.004344 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001634 
queue_avg = 0.001640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00163966
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140208 n_act=12 n_pre=0 n_ref_event=0 n_req=663 n_rd=663 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004706
n_activity=4293 dram_eff=0.1544
bk0: 71a 140785i bk1: 68a 140802i bk2: 59a 140821i bk3: 60a 140840i bk4: 40a 140850i bk5: 83a 140802i bk6: 52a 140849i bk7: 61a 140830i bk8: 51a 140858i bk9: 57a 140837i bk10: 33a 140836i bk11: 28a 140854i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.981900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197965
Bank_Level_Parallism_Col = 1.188257
Bank_Level_Parallism_Ready = 1.042232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151911 

BW Util details:
bwutil = 0.004706 
total_CMD = 140883 
util_bw = 663 
Wasted_Col = 418 
Wasted_Row = 0 
Idle = 139802 

BW Util Bottlenecks: 
RCDc_limit = 230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 304 
rwq = 0 
CCDLc_limit_alone = 304 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140208 
Read = 663 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 663 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 663 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004706 
Either_Row_CoL_Bus_Util = 0.004791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00283924
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140260 n_act=12 n_pre=0 n_ref_event=0 n_req=611 n_rd=611 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004337
n_activity=4157 dram_eff=0.147
bk0: 37a 140842i bk1: 41a 140853i bk2: 42a 140854i bk3: 45a 140853i bk4: 82a 140822i bk5: 53a 140845i bk6: 69a 140833i bk7: 62a 140851i bk8: 59a 140831i bk9: 72a 140823i bk10: 17a 140852i bk11: 32a 140848i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980360
Row_Buffer_Locality_read = 0.980360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136364
Bank_Level_Parallism_Col = 1.131387
Bank_Level_Parallism_Ready = 1.044190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111575 

BW Util details:
bwutil = 0.004337 
total_CMD = 140883 
util_bw = 611 
Wasted_Col = 357 
Wasted_Row = 0 
Idle = 139915 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140260 
Read = 611 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 611 
total_req = 611 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 611 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004337 
Either_Row_CoL_Bus_Util = 0.004422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00135573
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140305 n_act=12 n_pre=0 n_ref_event=0 n_req=567 n_rd=567 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004025
n_activity=4002 dram_eff=0.1417
bk0: 58a 140836i bk1: 53a 140824i bk2: 56a 140850i bk3: 53a 140851i bk4: 59a 140845i bk5: 47a 140849i bk6: 42a 140845i bk7: 60a 140844i bk8: 56a 140849i bk9: 32a 140854i bk10: 35a 140832i bk11: 16a 140861i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978836
Row_Buffer_Locality_read = 0.978836
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.103560
Bank_Level_Parallism_Col = 1.101307
Bank_Level_Parallism_Ready = 1.026455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087146 

BW Util details:
bwutil = 0.004025 
total_CMD = 140883 
util_bw = 567 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 139956 

BW Util Bottlenecks: 
RCDc_limit = 231 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140305 
Read = 567 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 567 
total_req = 567 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 567 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004025 
Either_Row_CoL_Bus_Util = 0.004103 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001730 
queue_avg = 0.001945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00194488
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140213 n_act=12 n_pre=0 n_ref_event=0 n_req=659 n_rd=659 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004678
n_activity=4342 dram_eff=0.1518
bk0: 67a 140756i bk1: 58a 140836i bk2: 68a 140849i bk3: 57a 140837i bk4: 68a 140805i bk5: 36a 140813i bk6: 69a 140839i bk7: 73a 140838i bk8: 50a 140850i bk9: 53a 140857i bk10: 27a 140855i bk11: 33a 140847i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981791
Row_Buffer_Locality_read = 0.981791
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128546
Bank_Level_Parallism_Col = 1.125893
Bank_Level_Parallism_Ready = 1.050076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092857 

BW Util details:
bwutil = 0.004678 
total_CMD = 140883 
util_bw = 659 
Wasted_Col = 469 
Wasted_Row = 0 
Idle = 139755 

BW Util Bottlenecks: 
RCDc_limit = 219 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140213 
Read = 659 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 659 
total_req = 659 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 659 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004678 
Either_Row_CoL_Bus_Util = 0.004756 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001493 
queue_avg = 0.002484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00248433
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140174 n_act=12 n_pre=0 n_ref_event=0 n_req=697 n_rd=697 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004947
n_activity=4388 dram_eff=0.1588
bk0: 81a 140799i bk1: 97a 140761i bk2: 62a 140830i bk3: 67a 140832i bk4: 42a 140829i bk5: 59a 140839i bk6: 39a 140853i bk7: 65a 140832i bk8: 49a 140841i bk9: 69a 140849i bk10: 35a 140850i bk11: 32a 140831i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982783
Row_Buffer_Locality_read = 0.982783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132885
Bank_Level_Parallism_Col = 1.126271
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111864 

BW Util details:
bwutil = 0.004947 
total_CMD = 140883 
util_bw = 697 
Wasted_Col = 492 
Wasted_Row = 0 
Idle = 139694 

BW Util Bottlenecks: 
RCDc_limit = 232 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 347 
rwq = 0 
CCDLc_limit_alone = 347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140174 
Read = 697 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 697 
total_req = 697 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 697 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.004947 
Either_Row_CoL_Bus_Util = 0.005033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00498996
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=140883 n_nop=140089 n_act=12 n_pre=0 n_ref_event=0 n_req=782 n_rd=782 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005551
n_activity=4477 dram_eff=0.1747
bk0: 72a 140820i bk1: 41a 140843i bk2: 54a 140841i bk3: 104a 140778i bk4: 73a 140832i bk5: 75a 140773i bk6: 97a 140817i bk7: 74a 140795i bk8: 53a 140847i bk9: 69a 140838i bk10: 42a 140844i bk11: 28a 140836i bk12: 0a 140883i bk13: 0a 140883i bk14: 0a 140883i bk15: 0a 140883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984655
Row_Buffer_Locality_read = 0.984655
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195893
Bank_Level_Parallism_Col = 1.184420
Bank_Level_Parallism_Ready = 1.051151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159777 

BW Util details:
bwutil = 0.005551 
total_CMD = 140883 
util_bw = 782 
Wasted_Col = 484 
Wasted_Row = 0 
Idle = 139617 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 140883 
n_nop = 140089 
Read = 782 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 0 
n_ref = 0 
n_req = 782 
total_req = 782 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 782 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.005551 
Either_Row_CoL_Bus_Util = 0.005636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00472733

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1504, Miss = 376, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1484, Miss = 371, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1356, Miss = 339, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1436, Miss = 359, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1496, Miss = 374, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1308, Miss = 327, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1452, Miss = 363, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1488, Miss = 372, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1116, Miss = 279, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1272, Miss = 318, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1404, Miss = 351, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1592, Miss = 398, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1128, Miss = 282, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1584, Miss = 396, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1312, Miss = 328, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1116, Miss = 279, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1672, Miss = 418, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1300, Miss = 325, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1384, Miss = 346, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1600, Miss = 400, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1376, Miss = 344, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1448, Miss = 362, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1428, Miss = 357, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1376, Miss = 344, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1444, Miss = 361, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1572, Miss = 393, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1624, Miss = 406, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1624, Miss = 406, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1088, Miss = 272, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1420, Miss = 355, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1504, Miss = 376, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1600, Miss = 400, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 45508
L2_total_cache_misses = 11377
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41892
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3616
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=91872
icnt_total_pkts_simt_to_mem=91872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 91872
Req_Network_cycles = 31817
Req_Network_injected_packets_per_cycle =       2.8875 
Req_Network_conflicts_per_cycle =       1.2310
Req_Network_conflicts_per_cycle_util =       4.3103
Req_Bank_Level_Parallism =      10.1103
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.3891
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0451

Reply_Network_injected_packets_num = 91872
Reply_Network_cycles = 31817
Reply_Network_injected_packets_per_cycle =        2.8875
Reply_Network_conflicts_per_cycle =        0.4637
Reply_Network_conflicts_per_cycle_util =       1.6525
Reply_Bank_Level_Parallism =      10.2915
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1015
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0628
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 401703 (inst/sec)
gpgpu_simulation_rate = 2272 (cycle/sec)
gpgpu_silicon_slowdown = 498239x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

