
*** Running vivado
    with args -log demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1114.930 ; gain = 183.086 ; free physical = 1125 ; free virtual = 8531
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ip/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0/synth/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0' (2#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ip/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0/synth/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_input_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1156.398 ; gain = 224.555 ; free physical = 1071 ; free virtual = 8477
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1156.398 ; gain = 224.555 ; free physical = 1070 ; free virtual = 8476
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1401.844 ; gain = 0.000 ; free physical = 670 ; free virtual = 8077
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 1401.844 ; gain = 470.000 ; free physical = 409 ; free virtual = 7816
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1401.844 ; gain = 470.000 ; free physical = 408 ; free virtual = 7815
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1401.844 ; gain = 470.000 ; free physical = 408 ; free virtual = 7815
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1401.844 ; gain = 470.000 ; free physical = 408 ; free virtual = 7815
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1401.844 ; gain = 470.000 ; free physical = 404 ; free virtual = 7810
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 1440.844 ; gain = 509.000 ; free physical = 453 ; free virtual = 7860
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 1440.844 ; gain = 509.000 ; free physical = 453 ; free virtual = 7860
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 1450.859 ; gain = 519.016 ; free physical = 444 ; free virtual = 7852
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.859 ; gain = 519.016 ; free physical = 434 ; free virtual = 7841
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.859 ; gain = 519.016 ; free physical = 434 ; free virtual = 7841
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.859 ; gain = 519.016 ; free physical = 433 ; free virtual = 7841
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.859 ; gain = 519.016 ; free physical = 433 ; free virtual = 7840
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:41 . Memory (MB): peak = 1450.859 ; gain = 519.016 ; free physical = 428 ; free virtual = 7836
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:41 . Memory (MB): peak = 1450.859 ; gain = 519.016 ; free physical = 428 ; free virtual = 7835

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:41 . Memory (MB): peak = 1450.859 ; gain = 519.016 ; free physical = 428 ; free virtual = 7835
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.859 ; gain = 420.512 ; free physical = 407 ; free virtual = 7814
