Christel Baier , Joost-Pieter Katoen, Principles of Model Checking (Representation and Mind Series), The MIT Press, 2008
Kai Baukus , Yassine Lakhnech , Karsten Stahl, Parameterized Verification of a Cache Coherence Protocol: Safety and Liveness, Revised Papers from the Third International Workshop on Verification, Model Checking, and Abstract Interpretation, p.317-330, January 21-22, 2002
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Satrajit Chatterjee , Michael Kishinevsky, Automatic generation of inductive invariants from high-level microarchitectural models of communication fabrics, Proceedings of the 22nd international conference on Computer Aided Verification, July 15-19, 2010, Edinburgh, UK[doi>10.1007/978-3-642-14295-6_29]
Chatterjee, S., Kishinevsky, M., and Ogras, U. 2010. Quick formal modeling of communication fabrics to enable verification. In Proceedings of the High Level Design Validation and Test Workshop (HLDVT'10). 42--49.
Xiaofang Chen , Yu Yang , Ganesh Gopalakrishnan , Ching-Tsun Chou, Efficient methods for formally verifying safety properties of hierarchical cache coherence protocols, Formal Methods in System Design, v.36 n.1, p.37-64, February  2010[doi>10.1007/s10703-010-0092-y]
Chou, C., Mannava, P. K., and Park, S. 2004. A simple method for parameterized verification of cache coherence protocols. In Proceedings of the Conference on Formal Methods in Computer Aided Design (FMCAD'04). Springer, 382--398.
Marcello Coppola , Miltos D. Grammatikakis , Riccardo Locatelli , Giuseppe Maruccia , Lorenzo Pieralisi, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC, CRC Press, Inc., Boca Raton, FL, 2008
Dally, W. and Seitz, C. 1987. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput. 36, 547--553.
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Giorgio Delzanno, Automatic Verification of Parameterized Cache Coherence Protocols, Proceedings of the 12th International Conference on Computer Aided Verification, p.53-68, July 15-19, 2000
Giorgio Delzanno, Constraint-Based Verification of Parameterized Cache Coherence Protocols, Formal Methods in System Design, v.23 n.3, p.257-301, November 2003[doi>10.1023/A:1026276129010]
Emerson, E. and Kahlon, V. 2003a. Exact and efficient verification of parameterized cache coherence protocols. In Correct Hardware Design and Verification Methods, Lecture Notes in Computer Science, vol. 2860, Springer, Berlin, 247--262.
E. Allen Emerson , Vineet Kahlon, Rapid parameterized model checking of snoopy cache coherence protocols, Proceedings of the 9th international conference on Tools and algorithms for the construction and analysis of systems, April 07-11, 2003, Warsaw, Poland
Alexander Gotmanov , Satrajit Chatterjee , Michael Kishinevsky, Verifying deadlock-freedom of communication fabrics, Proceedings of the 12th international conference on Verification, model checking, and abstract interpretation, p.214-231, January 23-25, 2011, Austin, TX, USA
Hansson, A., Goossens, K., and Rădulescu, A. 2007. Avoiding message-dependent deadlock in network-based systems on chip. VLSI Des. 07. Article ID 95859.
Milo M.  K. Martin, Formal Verification and its Impact on the Snooping versus Directory Protocol Debate, Proceedings of the 2005 International Conference on Computer Design, p.543-449, October 02-05, 2005[doi>10.1109/ICCD.2005.58]
Kenneth L. McMillan, Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking, Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.179-195, September 04-07, 2001
J. Strother Moore, An ACL2 Proof of Write Invalidate Cache Coherence, Proceedings of the 10th International Conference on Computer Aided Verification, p.29-38, June 28-July 02, 1998
Ni, L. and Mckinley, P. 1993. A survey of wormhole routing techniques in direct networks. IEEE Comput. 26, 62--76.
O'Leary, J. W., Talupur, M., and Tuttle, M. R. 2009. Protocol verification using flows: An industrial experience. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design (FMCAD). 172--179.
Sudhindra Pandav , Konrad Slind , Ganesh Gopalakrishnan, Counterexample guided invariant discovery for parameterized cache coherence verification, Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods, October 03-06, 2005, Saarbrücken, Germany[doi>10.1007/11560548_24]
Park, S. and Dill, D. L. 2006. Verification of cache coherence protocols by aggregation of distributed transactions. In Proceedings of the SIGCHI Conference on Human Factors in Computing Systems (CHI'06). 677--680.
Manoj Plakal , Daniel J. Sorin , Anne E. Condon , Mark D. Hill, Lamport clocks: verifying a directory cache-coherence protocol, Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures, p.67-76, June 28-July 02, 1998, Puerto Vallarta, Mexico[doi>10.1145/277651.277672]
Fong Pong , Michel Dubois, Verification techniques for cache coherence protocols, ACM Computing Surveys (CSUR), v.29 n.1, p.82-126, March 1997[doi>10.1145/248621.248624]
Fong Pong , Michel Dubois, Formal Automatic Verification of Cache Coherence in Multiprocessors with Relaxed Memory Models, IEEE Transactions on Parallel and Distributed Systems, v.11 n.9, p.989-1006, September 2000[doi>10.1109/71.879780]
Sandip Ray , Rob Sumners, Combining Theorem Proving with Model Checking through Predicate Abstraction, IEEE Design & Test, v.24 n.2, p.132-139, March 2007[doi>10.1109/MDT.2007.38]
Freek Verbeek , Julien Schmaltz, Easy Formal Specification and Validation of Unbounded Networks-on-Chips Architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.1, p.1-28, January 2012[doi>10.1145/2071356.2071357]
Freek Verbeek , Julien Schmaltz, Hunting deadlocks efficiently in microarchitectural models of communication fabrics, Proceedings of the International Conference on Formal Methods in Computer-Aided Design, p.223-231, October 30-November 02, 2011, Austin, Texas
Meng Zhang , Alvin R. Lebeck , Daniel J. Sorin, Fractal Coherence: Scalably Verifiable Cache Coherence, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.471-482, December 04-08, 2010[doi>10.1109/MICRO.2010.11]
