// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "AudioPin")
  (DATE "07/04/2019 21:06:13")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_BCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4288:4288:4288) (4117:4117:4117))
        (IOPATH i o (2608:2608:2608) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_DACLRCK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3302:3302:3302) (3287:3287:3287))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_XCK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1625:1625:1625) (1625:1625:1625))
        (IOPATH i o (2608:2608:2608) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_DACDAT\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4592:4592:4592) (4413:4413:4413))
        (IOPATH i o (2608:2608:2608) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDG\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4766:4766:4766) (4585:4585:4585))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5078:5078:5078) (5316:5316:5316))
        (IOPATH i o (3693:3693:3693) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4807:4807:4807) (5066:5066:5066))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5019:5019:5019) (5222:5222:5222))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5073:5073:5073) (5294:5294:5294))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5119:5119:5119) (5359:5359:5359))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5388:5388:5388) (5603:5603:5603))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4398:4398:4398) (4623:4623:4623))
        (IOPATH i o (3703:3703:3703) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4800:4800:4800) (5040:5040:5040))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4523:4523:4523) (4775:4775:4775))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4804:4804:4804) (5044:5044:5044))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4618:4618:4618) (4814:4814:4814))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4350:4350:4350) (4555:4555:4555))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4423:4423:4423) (4548:4548:4548))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4556:4556:4556) (4731:4731:4731))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4573:4573:4573) (4758:4758:4758))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4494:4494:4494) (4729:4729:4729))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|bclk_counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (4523:4523:4523) (4758:4758:4758))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|bclk_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1137:1137:1137) (1144:1144:1144))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|bclk_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4717:4717:4717) (5007:5007:5007))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1167:1167:1167) (1180:1180:1180))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|bclk_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4717:4717:4717) (5007:5007:5007))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|bclk_last\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (368:368:368))
        (PORT datad (4176:4176:4176) (4423:4423:4423))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|bclk_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (4178:4178:4178) (4425:4425:4425))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (1600:1600:1600) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (1600:1600:1600) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (334:334:334))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (1600:1600:1600) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (334:334:334))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (1600:1600:1600) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_counter\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datad (338:338:338) (431:431:431))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (1600:1600:1600) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE inst\|codecInt\|pll\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (5020:5020:5020) (5020:5020:5020))
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|codecInt\|pll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|lrck_last\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (828:828:828) (849:849:849))
        (PORT datad (4700:4700:4700) (4900:4900:4900))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|lrck_last)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|state\.BEGIN\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (4801:4801:4801) (5016:5016:5016))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.BEGIN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|state\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (359:359:359))
        (PORT datad (4796:4796:4796) (5011:5011:5011))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.GET_INITIAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (347:347:347))
        (PORT datad (774:774:774) (808:808:808))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.WAIT_INITIAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5336:5336:5336) (5596:5596:5596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|state\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (826:826:826) (850:850:850))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (4796:4796:4796) (5011:5011:5011))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.GET_FINAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (513:513:513))
        (PORT datac (1075:1075:1075) (1087:1087:1087))
        (PORT datad (704:704:704) (706:706:706))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (369:369:369))
        (PORT datad (774:774:774) (808:808:808))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.WAIT_FINAL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5336:5336:5336) (5596:5596:5596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4854:4854:4854) (5060:5060:5060))
        (PORT datab (281:281:281) (357:357:357))
        (PORT datad (777:777:777) (811:811:811))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.SET_BEGINNING)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (856:856:856))
        (PORT datab (802:802:802) (806:806:806))
        (PORT datad (4526:4526:4526) (4761:4761:4761))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|state\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|initialPosition\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|initialPosition\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (821:821:821) (843:843:843))
        (PORT datac (237:237:237) (311:311:311))
        (PORT datad (4803:4803:4803) (5020:5020:5020))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1633:1633:1633) (1546:1546:1546))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (456:456:456) (500:500:500))
        (PORT datad (282:282:282) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (537:537:537))
        (PORT datab (314:314:314) (399:399:399))
        (PORT datac (958:958:958) (1001:1001:1001))
        (PORT datad (914:914:914) (958:958:958))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT asdata (1015:1015:1015) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1648w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (335:335:335))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (219:219:219) (243:243:243))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (339:339:339))
        (PORT datab (263:263:263) (313:313:313))
        (PORT datac (225:225:225) (272:272:272))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (346:346:346))
        (PORT datab (259:259:259) (309:309:309))
        (PORT datac (229:229:229) (277:277:277))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (351:351:351))
        (PORT datab (258:258:258) (307:307:307))
        (PORT datac (232:232:232) (278:278:278))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (343:343:343))
        (PORT datab (261:261:261) (310:310:310))
        (PORT datac (227:227:227) (275:275:275))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (803:803:803) (808:808:808))
        (PORT datad (4524:4524:4524) (4759:4759:4759))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1204:1204:1204))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (700:700:700))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (687:687:687))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (691:691:691))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (687:687:687))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (725:725:725))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (471:471:471) (509:509:509))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (559:559:559))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (531:531:531))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (338:338:338))
        (PORT datab (263:263:263) (313:313:313))
        (PORT datac (224:224:224) (271:271:271))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[11\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1129:1129:1129) (1143:1143:1143))
        (PORT datac (1043:1043:1043) (1036:1036:1036))
        (PORT datad (699:699:699) (683:683:683))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[12\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1042:1042:1042))
        (PORT datac (1054:1054:1054) (1069:1069:1069))
        (PORT datad (661:661:661) (651:651:651))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4795:4795:4795))
        (PORT d[1] (3305:3305:3305) (3377:3377:3377))
        (PORT d[2] (2683:2683:2683) (2725:2725:2725))
        (PORT d[3] (3478:3478:3478) (3452:3452:3452))
        (PORT d[4] (3832:3832:3832) (3863:3863:3863))
        (PORT d[5] (4071:4071:4071) (3930:3930:3930))
        (PORT d[6] (4385:4385:4385) (4327:4327:4327))
        (PORT d[7] (3478:3478:3478) (3559:3559:3559))
        (PORT d[8] (3849:3849:3849) (3597:3597:3597))
        (PORT d[9] (4266:4266:4266) (4041:4041:4041))
        (PORT d[10] (3543:3543:3543) (3581:3581:3581))
        (PORT d[11] (3955:3955:3955) (3886:3886:3886))
        (PORT d[12] (2553:2553:2553) (2438:2438:2438))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4957:4957:4957) (4888:4888:4888))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (PORT d[0] (3138:3138:3138) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4130:4130:4130))
        (PORT d[1] (2858:2858:2858) (2842:2842:2842))
        (PORT d[2] (4380:4380:4380) (4300:4300:4300))
        (PORT d[3] (4521:4521:4521) (4484:4484:4484))
        (PORT d[4] (3659:3659:3659) (3553:3553:3553))
        (PORT d[5] (3616:3616:3616) (3418:3418:3418))
        (PORT d[6] (4575:4575:4575) (4332:4332:4332))
        (PORT d[7] (3162:3162:3162) (3241:3241:3241))
        (PORT d[8] (4651:4651:4651) (4434:4434:4434))
        (PORT d[9] (4813:4813:4813) (4547:4547:4547))
        (PORT d[10] (3827:3827:3827) (3708:3708:3708))
        (PORT d[11] (4286:4286:4286) (4070:4070:4070))
        (PORT d[12] (4614:4614:4614) (4366:4366:4366))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4004:4004:4004))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT d[0] (3543:3543:3543) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2475:2475:2475))
        (PORT d[1] (2320:2320:2320) (2274:2274:2274))
        (PORT d[2] (2255:2255:2255) (2314:2314:2314))
        (PORT d[3] (2411:2411:2411) (2329:2329:2329))
        (PORT d[4] (2226:2226:2226) (2130:2130:2130))
        (PORT d[5] (2817:2817:2817) (2681:2681:2681))
        (PORT d[6] (2578:2578:2578) (2474:2474:2474))
        (PORT d[7] (3890:3890:3890) (3965:3965:3965))
        (PORT d[8] (2703:2703:2703) (2608:2608:2608))
        (PORT d[9] (2612:2612:2612) (2509:2509:2509))
        (PORT d[10] (2709:2709:2709) (2673:2673:2673))
        (PORT d[11] (2978:2978:2978) (2867:2867:2867))
        (PORT d[12] (2554:2554:2554) (2442:2442:2442))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4075:4075:4075))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT d[0] (3556:3556:3556) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1326:1326:1326))
        (PORT datab (1055:1055:1055) (1063:1063:1063))
        (PORT datac (1871:1871:1871) (1787:1787:1787))
        (PORT datad (1039:1039:1039) (1050:1050:1050))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4737:4737:4737) (4705:4705:4705))
        (PORT d[1] (3442:3442:3442) (3553:3553:3553))
        (PORT d[2] (2199:2199:2199) (2212:2212:2212))
        (PORT d[3] (3464:3464:3464) (3410:3410:3410))
        (PORT d[4] (3396:3396:3396) (3379:3379:3379))
        (PORT d[5] (5243:5243:5243) (5072:5072:5072))
        (PORT d[6] (4754:4754:4754) (4591:4591:4591))
        (PORT d[7] (3186:3186:3186) (3260:3260:3260))
        (PORT d[8] (4695:4695:4695) (4547:4547:4547))
        (PORT d[9] (6141:6141:6141) (5809:5809:5809))
        (PORT d[10] (3543:3543:3543) (3552:3552:3552))
        (PORT d[11] (4359:4359:4359) (4319:4319:4319))
        (PORT d[12] (3304:3304:3304) (3076:3076:3076))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (4304:4304:4304))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (PORT d[0] (4009:4009:4009) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1592:1592:1592))
        (PORT datab (1277:1277:1277) (1263:1263:1263))
        (PORT datac (1756:1756:1756) (1617:1617:1617))
        (PORT datad (1700:1700:1700) (1541:1541:1541))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4106:4106:4106))
        (PORT d[1] (2604:2604:2604) (2664:2664:2664))
        (PORT d[2] (4103:4103:4103) (4078:4078:4078))
        (PORT d[3] (3820:3820:3820) (3792:3792:3792))
        (PORT d[4] (2960:2960:2960) (2933:2933:2933))
        (PORT d[5] (2576:2576:2576) (2405:2405:2405))
        (PORT d[6] (5952:5952:5952) (5676:5676:5676))
        (PORT d[7] (3782:3782:3782) (3859:3859:3859))
        (PORT d[8] (3265:3265:3265) (3033:3033:3033))
        (PORT d[9] (5821:5821:5821) (5531:5531:5531))
        (PORT d[10] (3623:3623:3623) (3545:3545:3545))
        (PORT d[11] (4135:4135:4135) (4115:4115:4115))
        (PORT d[12] (2962:2962:2962) (2775:2775:2775))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2681:2681:2681))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (3542:3542:3542) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (340:340:340))
        (PORT datab (262:262:262) (312:312:312))
        (PORT datac (225:225:225) (273:273:273))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4486:4486:4486))
        (PORT d[1] (2931:2931:2931) (2960:2960:2960))
        (PORT d[2] (4461:4461:4461) (4419:4419:4419))
        (PORT d[3] (3508:3508:3508) (3493:3493:3493))
        (PORT d[4] (3921:3921:3921) (3821:3821:3821))
        (PORT d[5] (2975:2975:2975) (2796:2796:2796))
        (PORT d[6] (5620:5620:5620) (5360:5360:5360))
        (PORT d[7] (3836:3836:3836) (3901:3901:3901))
        (PORT d[8] (3650:3650:3650) (3412:3412:3412))
        (PORT d[9] (5486:5486:5486) (5206:5206:5206))
        (PORT d[10] (3668:3668:3668) (3596:3596:3596))
        (PORT d[11] (4453:4453:4453) (4418:4418:4418))
        (PORT d[12] (3538:3538:3538) (3339:3339:3339))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2685:2685:2685))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT d[0] (2812:2812:2812) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5028:5028:5028))
        (PORT d[1] (3789:3789:3789) (3886:3886:3886))
        (PORT d[2] (2446:2446:2446) (2439:2439:2439))
        (PORT d[3] (3431:3431:3431) (3384:3384:3384))
        (PORT d[4] (3411:3411:3411) (3393:3393:3393))
        (PORT d[5] (5293:5293:5293) (5119:5119:5119))
        (PORT d[6] (4198:4198:4198) (4072:4072:4072))
        (PORT d[7] (3206:3206:3206) (3281:3281:3281))
        (PORT d[8] (5001:5001:5001) (4835:4835:4835))
        (PORT d[9] (6144:6144:6144) (5816:5816:5816))
        (PORT d[10] (3819:3819:3819) (3815:3815:3815))
        (PORT d[11] (4068:4068:4068) (4046:4046:4046))
        (PORT d[12] (3587:3587:3587) (3349:3349:3349))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4314:4314:4314))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT d[0] (3961:3961:3961) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1351:1351:1351))
        (PORT datab (1279:1279:1279) (1265:1265:1265))
        (PORT datac (2387:2387:2387) (2162:2162:2162))
        (PORT datad (1715:1715:1715) (1558:1558:1558))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (348:348:348))
        (PORT datab (259:259:259) (308:308:308))
        (PORT datac (230:230:230) (277:277:277))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (5013:5013:5013))
        (PORT d[1] (3200:3200:3200) (3186:3186:3186))
        (PORT d[2] (2525:2525:2525) (2524:2524:2524))
        (PORT d[3] (3484:3484:3484) (3481:3481:3481))
        (PORT d[4] (3806:3806:3806) (3785:3785:3785))
        (PORT d[5] (4604:4604:4604) (4444:4444:4444))
        (PORT d[6] (4548:4548:4548) (4398:4398:4398))
        (PORT d[7] (3194:3194:3194) (3274:3274:3274))
        (PORT d[8] (4394:4394:4394) (4240:4240:4240))
        (PORT d[9] (5374:5374:5374) (5049:5049:5049))
        (PORT d[10] (3849:3849:3849) (3641:3641:3641))
        (PORT d[11] (4488:4488:4488) (4336:4336:4336))
        (PORT d[12] (3963:3963:3963) (3721:3721:3721))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4663:4663:4663) (4569:4569:4569))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT d[0] (4241:4241:4241) (4085:4085:4085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2158:2158:2158) (2050:2050:2050))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1331:1331:1331) (1313:1313:1313))
        (PORT datad (1736:1736:1736) (1581:1581:1581))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1293:1293:1293) (1262:1262:1262))
        (PORT datad (1167:1167:1167) (1091:1091:1091))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (504:504:504))
        (PORT datad (677:677:677) (643:643:643))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|state\.SET_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (690:690:690))
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|state\.READ)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[11\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1615:1615:1615))
        (PORT datad (1335:1335:1335) (1377:1377:1377))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2790:2790:2790) (2625:2625:2625))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1192:1192:1192) (1153:1153:1153))
        (PORT datac (4748:4748:4748) (4957:4957:4957))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1240:1240:1240) (1178:1178:1178))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (330:330:330))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (330:330:330))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (332:332:332))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (332:332:332))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (544:544:544))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (553:553:553))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (705:705:705))
        (PORT datab (418:418:418) (393:393:393))
        (PORT datac (386:386:386) (387:387:387))
        (PORT datad (659:659:659) (625:625:625))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (390:390:390))
        (PORT datad (693:693:693) (668:668:668))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.END)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5336:5336:5336) (5596:5596:5596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[12\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4853:4853:4853) (5059:5059:5059))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datac (445:445:445) (477:477:477))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1041:1041:1041))
        (PORT datac (1048:1048:1048) (1062:1062:1062))
        (PORT datad (751:751:751) (761:761:761))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5157:5157:5157) (5147:5147:5147))
        (PORT d[1] (3326:3326:3326) (3398:3398:3398))
        (PORT d[2] (2256:2256:2256) (2299:2299:2299))
        (PORT d[3] (3498:3498:3498) (3486:3486:3486))
        (PORT d[4] (4174:4174:4174) (4193:4193:4193))
        (PORT d[5] (4715:4715:4715) (4550:4550:4550))
        (PORT d[6] (4633:4633:4633) (4540:4540:4540))
        (PORT d[7] (3548:3548:3548) (3629:3629:3629))
        (PORT d[8] (4228:4228:4228) (3969:3969:3969))
        (PORT d[9] (4611:4611:4611) (4381:4381:4381))
        (PORT d[10] (3973:3973:3973) (4002:4002:4002))
        (PORT d[11] (4075:4075:4075) (4011:4011:4011))
        (PORT d[12] (2565:2565:2565) (2470:2470:2470))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (4839:4839:4839))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT d[0] (3126:3126:3126) (3043:3043:3043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3030:3030:3030))
        (PORT d[1] (1788:1788:1788) (1805:1805:1805))
        (PORT d[2] (1921:1921:1921) (1958:1958:1958))
        (PORT d[3] (3420:3420:3420) (3397:3397:3397))
        (PORT d[4] (2297:2297:2297) (2235:2235:2235))
        (PORT d[5] (2834:2834:2834) (2699:2699:2699))
        (PORT d[6] (2849:2849:2849) (2698:2698:2698))
        (PORT d[7] (4249:4249:4249) (4344:4344:4344))
        (PORT d[8] (3963:3963:3963) (3790:3790:3790))
        (PORT d[9] (3410:3410:3410) (3220:3220:3220))
        (PORT d[10] (2255:2255:2255) (2179:2179:2179))
        (PORT d[11] (3260:3260:3260) (3162:3162:3162))
        (PORT d[12] (2765:2765:2765) (2638:2638:2638))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (4425:4425:4425))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (3573:3573:3573) (3358:3358:3358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (4021:4021:4021))
        (PORT d[1] (3631:3631:3631) (3679:3679:3679))
        (PORT d[2] (3586:3586:3586) (3588:3588:3588))
        (PORT d[3] (3128:3128:3128) (3101:3101:3101))
        (PORT d[4] (3471:3471:3471) (3477:3477:3477))
        (PORT d[5] (4263:4263:4263) (4113:4113:4113))
        (PORT d[6] (5228:5228:5228) (5109:5109:5109))
        (PORT d[7] (3242:3242:3242) (3321:3321:3321))
        (PORT d[8] (5221:5221:5221) (4940:4940:4940))
        (PORT d[9] (5235:5235:5235) (4975:4975:4975))
        (PORT d[10] (1564:1564:1564) (1481:1481:1481))
        (PORT d[11] (3960:3960:3960) (3894:3894:3894))
        (PORT d[12] (2264:2264:2264) (2153:2153:2153))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4223:4223:4223))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (2096:2096:2096) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1351:1351:1351))
        (PORT datab (1282:1282:1282) (1268:1268:1268))
        (PORT datac (1975:1975:1975) (1883:1883:1883))
        (PORT datad (950:950:950) (891:891:891))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (5130:5130:5130))
        (PORT d[1] (3664:3664:3664) (3719:3719:3719))
        (PORT d[2] (2308:2308:2308) (2374:2374:2374))
        (PORT d[3] (3509:3509:3509) (3495:3495:3495))
        (PORT d[4] (4160:4160:4160) (4179:4179:4179))
        (PORT d[5] (4393:4393:4393) (4240:4240:4240))
        (PORT d[6] (4561:4561:4561) (4466:4466:4466))
        (PORT d[7] (3515:3515:3515) (3597:3597:3597))
        (PORT d[8] (4167:4167:4167) (3901:3901:3901))
        (PORT d[9] (4610:4610:4610) (4380:4380:4380))
        (PORT d[10] (3908:3908:3908) (3939:3939:3939))
        (PORT d[11] (4326:4326:4326) (4249:4249:4249))
        (PORT d[12] (2550:2550:2550) (2454:2454:2454))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4609:4609:4609))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT d[0] (3406:3406:3406) (3301:3301:3301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1574:1574:1574))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1245:1245:1245) (1235:1235:1235))
        (PORT datad (1530:1530:1530) (1430:1430:1430))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4339:4339:4339))
        (PORT d[1] (3623:3623:3623) (3661:3661:3661))
        (PORT d[2] (3554:3554:3554) (3556:3556:3556))
        (PORT d[3] (3095:3095:3095) (3055:3055:3055))
        (PORT d[4] (4215:4215:4215) (4081:4081:4081))
        (PORT d[5] (4247:4247:4247) (4091:4091:4091))
        (PORT d[6] (4196:4196:4196) (4030:4030:4030))
        (PORT d[7] (3510:3510:3510) (3579:3579:3579))
        (PORT d[8] (5260:5260:5260) (4977:4977:4977))
        (PORT d[9] (4603:4603:4603) (4361:4361:4361))
        (PORT d[10] (1540:1540:1540) (1455:1455:1455))
        (PORT d[11] (4039:4039:4039) (3971:3971:3971))
        (PORT d[12] (2539:2539:2539) (2415:2415:2415))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4609:4609:4609) (4530:4530:4530))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2032:2032:2032) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5451:5451:5451))
        (PORT d[1] (3274:3274:3274) (3341:3341:3341))
        (PORT d[2] (3221:3221:3221) (3234:3234:3234))
        (PORT d[3] (3448:3448:3448) (3430:3430:3430))
        (PORT d[4] (4481:4481:4481) (4485:4485:4485))
        (PORT d[5] (5027:5027:5027) (4846:4846:4846))
        (PORT d[6] (4901:4901:4901) (4797:4797:4797))
        (PORT d[7] (3441:3441:3441) (3493:3493:3493))
        (PORT d[8] (4571:4571:4571) (4302:4302:4302))
        (PORT d[9] (4933:4933:4933) (4696:4696:4696))
        (PORT d[10] (1898:1898:1898) (1808:1808:1808))
        (PORT d[11] (4325:4325:4325) (4252:4252:4252))
        (PORT d[12] (2878:2878:2878) (2771:2771:2771))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4983:4983:4983) (4913:4913:4913))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (2971:2971:2971) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5494:5494:5494) (5473:5473:5473))
        (PORT d[1] (3323:3323:3323) (3389:3389:3389))
        (PORT d[2] (3227:3227:3227) (3241:3241:3241))
        (PORT d[3] (3172:3172:3172) (3134:3134:3134))
        (PORT d[4] (3453:3453:3453) (3458:3458:3458))
        (PORT d[5] (4556:4556:4556) (4387:4387:4387))
        (PORT d[6] (4954:4954:4954) (4852:4852:4852))
        (PORT d[7] (3161:3161:3161) (3238:3238:3238))
        (PORT d[8] (4926:4926:4926) (4656:4656:4656))
        (PORT d[9] (4941:4941:4941) (4702:4702:4702))
        (PORT d[10] (1924:1924:1924) (1831:1831:1831))
        (PORT d[11] (4358:4358:4358) (4285:4285:4285))
        (PORT d[12] (2210:2210:2210) (2098:2098:2098))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (4895:4895:4895))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (2560:2560:2560) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5094:5094:5094) (5049:5049:5049))
        (PORT d[1] (3515:3515:3515) (3480:3480:3480))
        (PORT d[2] (2465:2465:2465) (2463:2463:2463))
        (PORT d[3] (3071:3071:3071) (3020:3020:3020))
        (PORT d[4] (3769:3769:3769) (3747:3747:3747))
        (PORT d[5] (4932:4932:4932) (4759:4759:4759))
        (PORT d[6] (4840:4840:4840) (4678:4678:4678))
        (PORT d[7] (3189:3189:3189) (3273:3273:3273))
        (PORT d[8] (4387:4387:4387) (4237:4237:4237))
        (PORT d[9] (5811:5811:5811) (5491:5491:5491))
        (PORT d[10] (3840:3840:3840) (3838:3838:3838))
        (PORT d[11] (4396:4396:4396) (4359:4359:4359))
        (PORT d[12] (3611:3611:3611) (3375:3375:3375))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4317:4317:4317))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (4005:4005:4005) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (899:899:899))
        (PORT datab (1276:1276:1276) (1261:1261:1261))
        (PORT datac (1330:1330:1330) (1312:1312:1312))
        (PORT datad (1678:1678:1678) (1519:1519:1519))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1351:1351:1351))
        (PORT datab (742:742:742) (693:693:693))
        (PORT datac (1007:1007:1007) (966:966:966))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1131:1131:1131))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1293:1293:1293) (1262:1262:1262))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2790:2790:2790) (2625:2625:2625))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (4749:4749:4749) (4958:4958:4958))
        (PORT datad (1188:1188:1188) (1137:1137:1137))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1467:1467:1467) (1380:1380:1380))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (705:705:705))
        (PORT datab (380:380:380) (373:373:373))
        (PORT datac (635:635:635) (612:612:612))
        (PORT datad (415:415:415) (405:405:405))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1129:1129:1129) (1142:1142:1142))
        (PORT datac (1042:1042:1042) (1036:1036:1036))
        (PORT datad (701:701:701) (682:682:682))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3809:3809:3809))
        (PORT d[1] (2869:2869:2869) (2904:2904:2904))
        (PORT d[2] (4138:4138:4138) (4104:4104:4104))
        (PORT d[3] (3819:3819:3819) (3784:3784:3784))
        (PORT d[4] (3237:3237:3237) (3189:3189:3189))
        (PORT d[5] (2909:2909:2909) (2719:2719:2719))
        (PORT d[6] (5952:5952:5952) (5677:5677:5677))
        (PORT d[7] (3551:3551:3551) (3642:3642:3642))
        (PORT d[8] (2990:2990:2990) (2764:2764:2764))
        (PORT d[9] (5861:5861:5861) (5569:5569:5569))
        (PORT d[10] (3006:3006:3006) (2945:2945:2945))
        (PORT d[11] (4094:4094:4094) (4073:4073:4073))
        (PORT d[12] (2662:2662:2662) (2487:2487:2487))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3023:3023:3023))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (PORT d[0] (3196:3196:3196) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4071:4071:4071))
        (PORT d[1] (3507:3507:3507) (3473:3473:3473))
        (PORT d[2] (1591:1591:1591) (1613:1613:1613))
        (PORT d[3] (3460:3460:3460) (3418:3418:3418))
        (PORT d[4] (4230:4230:4230) (4095:4095:4095))
        (PORT d[5] (3909:3909:3909) (3760:3760:3760))
        (PORT d[6] (3905:3905:3905) (3752:3752:3752))
        (PORT d[7] (3540:3540:3540) (3610:3610:3610))
        (PORT d[8] (5196:5196:5196) (4935:4935:4935))
        (PORT d[9] (4311:4311:4311) (4081:4081:4081))
        (PORT d[10] (1554:1554:1554) (1473:1473:1473))
        (PORT d[11] (4341:4341:4341) (4225:4225:4225))
        (PORT d[12] (3784:3784:3784) (3620:3620:3620))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4540:4540:4540))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (2595:2595:2595) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1350:1350:1350))
        (PORT datab (1285:1285:1285) (1272:1272:1272))
        (PORT datac (1743:1743:1743) (1729:1729:1729))
        (PORT datad (723:723:723) (686:686:686))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (4803:4803:4803))
        (PORT d[1] (3298:3298:3298) (3359:3359:3359))
        (PORT d[2] (4188:4188:4188) (4184:4184:4184))
        (PORT d[3] (3834:3834:3834) (3824:3824:3824))
        (PORT d[4] (3736:3736:3736) (3729:3729:3729))
        (PORT d[5] (2847:2847:2847) (2726:2726:2726))
        (PORT d[6] (4754:4754:4754) (4690:4690:4690))
        (PORT d[7] (4278:4278:4278) (4377:4377:4377))
        (PORT d[8] (2538:2538:2538) (2417:2417:2417))
        (PORT d[9] (2406:2406:2406) (2338:2338:2338))
        (PORT d[10] (3990:3990:3990) (4051:4051:4051))
        (PORT d[11] (4669:4669:4669) (4607:4607:4607))
        (PORT d[12] (2579:2579:2579) (2476:2476:2476))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2703:2703:2703))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (PORT d[0] (3041:3041:3041) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5165:5165:5165) (5158:5158:5158))
        (PORT d[1] (3312:3312:3312) (3381:3381:3381))
        (PORT d[2] (2908:2908:2908) (2939:2939:2939))
        (PORT d[3] (3505:3505:3505) (3494:3494:3494))
        (PORT d[4] (3438:3438:3438) (3444:3444:3444))
        (PORT d[5] (4723:4723:4723) (4558:4558:4558))
        (PORT d[6] (4616:4616:4616) (4524:4524:4524))
        (PORT d[7] (3162:3162:3162) (3238:3238:3238))
        (PORT d[8] (4206:4206:4206) (3938:3938:3938))
        (PORT d[9] (4633:4633:4633) (4411:4411:4411))
        (PORT d[10] (3941:3941:3941) (3972:3972:3972))
        (PORT d[11] (4055:4055:4055) (3994:3994:3994))
        (PORT d[12] (2573:2573:2573) (2478:2478:2478))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4586:4586:4586))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT d[0] (3123:3123:3123) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1278:1278:1278) (1264:1264:1264))
        (PORT datac (2403:2403:2403) (2363:2363:2363))
        (PORT datad (1296:1296:1296) (1228:1228:1228))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5487:5487:5487) (5465:5465:5465))
        (PORT d[1] (3310:3310:3310) (3374:3374:3374))
        (PORT d[2] (3276:3276:3276) (3292:3292:3292))
        (PORT d[3] (3439:3439:3439) (3394:3394:3394))
        (PORT d[4] (4494:4494:4494) (4497:4497:4497))
        (PORT d[5] (5040:5040:5040) (4859:4859:4859))
        (PORT d[6] (4972:4972:4972) (4868:4868:4868))
        (PORT d[7] (2944:2944:2944) (2939:2939:2939))
        (PORT d[8] (4886:4886:4886) (4614:4614:4614))
        (PORT d[9] (4962:4962:4962) (4728:4728:4728))
        (PORT d[10] (1898:1898:1898) (1808:1808:1808))
        (PORT d[11] (4390:4390:4390) (4316:4316:4316))
        (PORT d[12] (1898:1898:1898) (1797:1797:1797))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4964:4964:4964) (4894:4894:4894))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (2376:2376:2376) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4055:4055:4055))
        (PORT d[1] (3291:3291:3291) (3361:3361:3361))
        (PORT d[2] (3233:3233:3233) (3251:3251:3251))
        (PORT d[3] (3171:3171:3171) (3133:3133:3133))
        (PORT d[4] (4475:4475:4475) (4480:4480:4480))
        (PORT d[5] (5046:5046:5046) (4866:4866:4866))
        (PORT d[6] (4923:4923:4923) (4821:4821:4821))
        (PORT d[7] (3209:3209:3209) (3288:3288:3288))
        (PORT d[8] (4927:4927:4927) (4657:4657:4657))
        (PORT d[9] (5234:5234:5234) (4973:4973:4973))
        (PORT d[10] (1565:1565:1565) (1482:1482:1482))
        (PORT d[11] (3657:3657:3657) (3607:3607:3607))
        (PORT d[12] (2225:2225:2225) (2113:2113:2113))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5272:5272:5272) (5188:5188:5188))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (2357:2357:2357) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1349:1349:1349))
        (PORT datab (1286:1286:1286) (1274:1274:1274))
        (PORT datac (918:918:918) (861:861:861))
        (PORT datad (949:949:949) (871:871:871))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5046:5046:5046))
        (PORT d[1] (3782:3782:3782) (3881:3881:3881))
        (PORT d[2] (1903:1903:1903) (1931:1931:1931))
        (PORT d[3] (3428:3428:3428) (3376:3376:3376))
        (PORT d[4] (3395:3395:3395) (3379:3379:3379))
        (PORT d[5] (4970:4970:4970) (4810:4810:4810))
        (PORT d[6] (4847:4847:4847) (4686:4686:4686))
        (PORT d[7] (3190:3190:3190) (3274:3274:3274))
        (PORT d[8] (5013:5013:5013) (4850:4850:4850))
        (PORT d[9] (5787:5787:5787) (5468:5468:5468))
        (PORT d[10] (3872:3872:3872) (3868:3868:3868))
        (PORT d[11] (4684:4684:4684) (4636:4636:4636))
        (PORT d[12] (3642:3642:3642) (3406:3406:3406))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4301:4301:4301))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (4539:4539:4539) (4366:4366:4366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (5134:5134:5134))
        (PORT d[1] (2961:2961:2961) (3046:3046:3046))
        (PORT d[2] (2909:2909:2909) (2940:2940:2940))
        (PORT d[3] (3516:3516:3516) (3492:3492:3492))
        (PORT d[4] (4156:4156:4156) (4178:4178:4178))
        (PORT d[5] (4724:4724:4724) (4559:4559:4559))
        (PORT d[6] (4642:4642:4642) (4549:4549:4549))
        (PORT d[7] (3188:3188:3188) (3261:3261:3261))
        (PORT d[8] (4570:4570:4570) (4302:4302:4302))
        (PORT d[9] (4933:4933:4933) (4695:4695:4695))
        (PORT d[10] (1877:1877:1877) (1781:1781:1781))
        (PORT d[11] (4310:4310:4310) (4237:4237:4237))
        (PORT d[12] (2599:2599:2599) (2503:2503:2503))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (4871:4871:4871))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT d[0] (3003:3003:3003) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1392:1392:1392) (1256:1256:1256))
        (PORT datac (1329:1329:1329) (1311:1311:1311))
        (PORT datad (1228:1228:1228) (1131:1131:1131))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1293:1293:1293) (1262:1262:1262))
        (PORT datad (1167:1167:1167) (1090:1090:1090))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2790:2790:2790) (2625:2625:2625))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (4751:4751:4751) (4960:4960:4960))
        (PORT datad (1220:1220:1220) (1175:1175:1175))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1467:1467:1467) (1435:1435:1435))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (705:705:705))
        (PORT datab (419:419:419) (418:418:418))
        (PORT datac (612:612:612) (563:563:563))
        (PORT datad (657:657:657) (623:623:623))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1042:1042:1042))
        (PORT datac (1055:1055:1055) (1070:1070:1070))
        (PORT datad (725:725:725) (739:739:739))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1466:1466:1466))
        (PORT d[1] (3262:3262:3262) (3180:3180:3180))
        (PORT d[2] (3659:3659:3659) (3535:3535:3535))
        (PORT d[3] (1703:1703:1703) (1653:1653:1653))
        (PORT d[4] (2543:2543:2543) (2442:2442:2442))
        (PORT d[5] (3450:3450:3450) (3287:3287:3287))
        (PORT d[6] (1657:1657:1657) (1598:1598:1598))
        (PORT d[7] (2489:2489:2489) (2465:2465:2465))
        (PORT d[8] (1660:1660:1660) (1595:1595:1595))
        (PORT d[9] (1645:1645:1645) (1585:1585:1585))
        (PORT d[10] (2371:2371:2371) (2333:2333:2333))
        (PORT d[11] (1661:1661:1661) (1597:1597:1597))
        (PORT d[12] (2516:2516:2516) (2411:2411:2411))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4092:4092:4092))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT d[0] (2442:2442:2442) (2335:2335:2335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2362:2362:2362))
        (PORT d[1] (3077:3077:3077) (3034:3034:3034))
        (PORT d[2] (3326:3326:3326) (3221:3221:3221))
        (PORT d[3] (1748:1748:1748) (1690:1690:1690))
        (PORT d[4] (2257:2257:2257) (2173:2173:2173))
        (PORT d[5] (3488:3488:3488) (3321:3321:3321))
        (PORT d[6] (3449:3449:3449) (3287:3287:3287))
        (PORT d[7] (2806:2806:2806) (2770:2770:2770))
        (PORT d[8] (1681:1681:1681) (1619:1619:1619))
        (PORT d[9] (1922:1922:1922) (1847:1847:1847))
        (PORT d[10] (2683:2683:2683) (2625:2625:2625))
        (PORT d[11] (2625:2625:2625) (2528:2528:2528))
        (PORT d[12] (2240:2240:2240) (2151:2151:2151))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (4039:4039:4039))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (2683:2683:2683) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1818:1818:1818))
        (PORT d[1] (3564:3564:3564) (3465:3465:3465))
        (PORT d[2] (1394:1394:1394) (1365:1365:1365))
        (PORT d[3] (1393:1393:1393) (1342:1342:1342))
        (PORT d[4] (1323:1323:1323) (1252:1252:1252))
        (PORT d[5] (992:992:992) (936:936:936))
        (PORT d[6] (1405:1405:1405) (1362:1362:1362))
        (PORT d[7] (2833:2833:2833) (2795:2795:2795))
        (PORT d[8] (1336:1336:1336) (1280:1280:1280))
        (PORT d[9] (1386:1386:1386) (1347:1347:1347))
        (PORT d[10] (1421:1421:1421) (1368:1368:1368))
        (PORT d[11] (1728:1728:1728) (1673:1673:1673))
        (PORT d[12] (1630:1630:1630) (1570:1570:1570))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4411:4411:4411))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2292:2292:2292))
        (PORT d[0] (2134:2134:2134) (2018:2018:2018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2412:2412:2412))
        (PORT d[1] (2312:2312:2312) (2261:2261:2261))
        (PORT d[2] (2323:2323:2323) (2376:2376:2376))
        (PORT d[3] (3858:3858:3858) (3852:3852:3852))
        (PORT d[4] (2233:2233:2233) (2137:2137:2137))
        (PORT d[5] (2856:2856:2856) (2719:2719:2719))
        (PORT d[6] (2585:2585:2585) (2481:2481:2481))
        (PORT d[7] (3859:3859:3859) (3934:3934:3934))
        (PORT d[8] (2685:2685:2685) (2591:2591:2591))
        (PORT d[9] (2626:2626:2626) (2524:2524:2524))
        (PORT d[10] (2698:2698:2698) (2661:2661:2661))
        (PORT d[11] (2996:2996:2996) (2882:2882:2882))
        (PORT d[12] (2560:2560:2560) (2449:2449:2449))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4085:4085:4085))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT d[0] (3540:3540:3540) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1093:1093:1093))
        (PORT datab (1031:1031:1031) (981:981:981))
        (PORT datac (2172:2172:2172) (2061:2061:2061))
        (PORT datad (1025:1025:1025) (1026:1026:1026))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1095:1095:1095))
        (PORT datab (1310:1310:1310) (1230:1230:1230))
        (PORT datac (1267:1267:1267) (1193:1193:1193))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3817:3817:3817))
        (PORT d[1] (2536:2536:2536) (2532:2532:2532))
        (PORT d[2] (4059:4059:4059) (3994:3994:3994))
        (PORT d[3] (4153:4153:4153) (4127:4127:4127))
        (PORT d[4] (3302:3302:3302) (3212:3212:3212))
        (PORT d[5] (4173:4173:4173) (3911:3911:3911))
        (PORT d[6] (4528:4528:4528) (4284:4284:4284))
        (PORT d[7] (4449:4449:4449) (4486:4486:4486))
        (PORT d[8] (4337:4337:4337) (4135:4135:4135))
        (PORT d[9] (4490:4490:4490) (4233:4233:4233))
        (PORT d[10] (3543:3543:3543) (3439:3439:3439))
        (PORT d[11] (3934:3934:3934) (3722:3722:3722))
        (PORT d[12] (4326:4326:4326) (4092:4092:4092))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4138:4138:4138) (3988:3988:3988))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (PORT d[0] (3498:3498:3498) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2865:2865:2865))
        (PORT d[1] (2154:2154:2154) (2145:2145:2145))
        (PORT d[2] (3075:3075:3075) (3023:3023:3023))
        (PORT d[3] (3747:3747:3747) (3699:3699:3699))
        (PORT d[4] (2293:2293:2293) (2242:2242:2242))
        (PORT d[5] (3832:3832:3832) (3588:3588:3588))
        (PORT d[6] (3294:3294:3294) (3096:3096:3096))
        (PORT d[7] (3776:3776:3776) (3839:3839:3839))
        (PORT d[8] (3406:3406:3406) (3226:3226:3226))
        (PORT d[9] (3286:3286:3286) (3081:3081:3081))
        (PORT d[10] (2851:2851:2851) (2766:2766:2766))
        (PORT d[11] (2999:2999:2999) (2823:2823:2823))
        (PORT d[12] (3285:3285:3285) (3068:3068:3068))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3790:3790:3790) (3636:3636:3636))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2220:2220:2220))
        (PORT d[0] (3464:3464:3464) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2070:2070:2070))
        (PORT d[1] (2642:2642:2642) (2587:2587:2587))
        (PORT d[2] (2349:2349:2349) (2283:2283:2283))
        (PORT d[3] (2360:2360:2360) (2270:2270:2270))
        (PORT d[4] (2207:2207:2207) (2104:2104:2104))
        (PORT d[5] (2817:2817:2817) (2679:2679:2679))
        (PORT d[6] (3149:3149:3149) (2998:2998:2998))
        (PORT d[7] (3470:3470:3470) (3554:3554:3554))
        (PORT d[8] (2336:2336:2336) (2255:2255:2255))
        (PORT d[9] (2616:2616:2616) (2517:2517:2517))
        (PORT d[10] (2391:2391:2391) (2349:2349:2349))
        (PORT d[11] (2349:2349:2349) (2263:2263:2263))
        (PORT d[12] (2227:2227:2227) (2121:2121:2121))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3776:3776:3776))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT d[0] (2924:2924:2924) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1082:1082:1082))
        (PORT datab (2686:2686:2686) (2498:2498:2498))
        (PORT datac (1939:1939:1939) (1854:1854:1854))
        (PORT datad (1032:1032:1032) (1034:1034:1034))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4852:4852:4852) (4722:4722:4722))
        (PORT d[1] (2592:2592:2592) (2630:2630:2630))
        (PORT d[2] (3769:3769:3769) (3718:3718:3718))
        (PORT d[3] (4859:4859:4859) (4818:4818:4818))
        (PORT d[4] (4007:4007:4007) (3907:3907:3907))
        (PORT d[5] (3269:3269:3269) (3083:3083:3083))
        (PORT d[6] (5282:5282:5282) (5030:5030:5030))
        (PORT d[7] (3519:3519:3519) (3597:3597:3597))
        (PORT d[8] (3951:3951:3951) (3704:3704:3704))
        (PORT d[9] (5179:5179:5179) (4913:4913:4913))
        (PORT d[10] (3920:3920:3920) (3832:3832:3832))
        (PORT d[11] (4664:4664:4664) (4439:4439:4439))
        (PORT d[12] (3961:3961:3961) (3759:3759:3759))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (2992:2992:2992))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT d[0] (3549:3549:3549) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1752:1752:1752) (1625:1625:1625))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1611:1611:1611) (1554:1554:1554))
        (PORT datad (1026:1026:1026) (1027:1027:1027))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (970:970:970) (919:919:919))
        (PORT datad (983:983:983) (970:970:970))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1874:1874:1874) (1766:1766:1766))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (4746:4746:4746) (4954:4954:4954))
        (PORT datad (922:922:922) (899:899:899))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1072:1072:1072) (1039:1039:1039))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (705:705:705))
        (PORT datab (670:670:670) (645:645:645))
        (PORT datac (423:423:423) (417:417:417))
        (PORT datad (349:349:349) (332:332:332))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1545:1545:1545) (1477:1477:1477))
        (PORT datac (953:953:953) (992:992:992))
        (PORT datad (261:261:261) (328:328:328))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3026:3026:3026))
        (PORT d[1] (2151:2151:2151) (2149:2149:2149))
        (PORT d[2] (2192:2192:2192) (2219:2219:2219))
        (PORT d[3] (3750:3750:3750) (3710:3710:3710))
        (PORT d[4] (2587:2587:2587) (2509:2509:2509))
        (PORT d[5] (2890:2890:2890) (2765:2765:2765))
        (PORT d[6] (2938:2938:2938) (2815:2815:2815))
        (PORT d[7] (4852:4852:4852) (4920:4920:4920))
        (PORT d[8] (3639:3639:3639) (3434:3434:3434))
        (PORT d[9] (3741:3741:3741) (3539:3539:3539))
        (PORT d[10] (2232:2232:2232) (2156:2156:2156))
        (PORT d[11] (3346:3346:3346) (3260:3260:3260))
        (PORT d[12] (2714:2714:2714) (2582:2582:2582))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4786:4786:4786))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2271:2271:2271))
        (PORT d[0] (3548:3548:3548) (3322:3322:3322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1819:1819:1819))
        (PORT d[1] (3340:3340:3340) (3271:3271:3271))
        (PORT d[2] (1433:1433:1433) (1404:1404:1404))
        (PORT d[3] (1408:1408:1408) (1352:1352:1352))
        (PORT d[4] (1298:1298:1298) (1227:1227:1227))
        (PORT d[5] (1260:1260:1260) (1200:1200:1200))
        (PORT d[6] (1384:1384:1384) (1346:1346:1346))
        (PORT d[7] (2832:2832:2832) (2794:2794:2794))
        (PORT d[8] (1315:1315:1315) (1262:1262:1262))
        (PORT d[9] (1368:1368:1368) (1330:1330:1330))
        (PORT d[10] (1389:1389:1389) (1337:1337:1337))
        (PORT d[11] (1689:1689:1689) (1633:1633:1633))
        (PORT d[12] (1621:1621:1621) (1561:1561:1561))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (4403:4403:4403))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (PORT d[0] (2362:2362:2362) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1570:1570:1570))
        (PORT datab (1557:1557:1557) (1535:1535:1535))
        (PORT datac (1293:1293:1293) (1212:1212:1212))
        (PORT datad (1463:1463:1463) (1340:1340:1340))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (3735:3735:3735))
        (PORT d[1] (3128:3128:3128) (3100:3100:3100))
        (PORT d[2] (1518:1518:1518) (1534:1534:1534))
        (PORT d[3] (3116:3116:3116) (3091:3091:3091))
        (PORT d[4] (3898:3898:3898) (3775:3775:3775))
        (PORT d[5] (3568:3568:3568) (3425:3425:3425))
        (PORT d[6] (3581:3581:3581) (3438:3438:3438))
        (PORT d[7] (3173:3173:3173) (3128:3128:3128))
        (PORT d[8] (4506:4506:4506) (4248:4248:4248))
        (PORT d[9] (3998:3998:3998) (3782:3782:3782))
        (PORT d[10] (2951:2951:2951) (2848:2848:2848))
        (PORT d[11] (4020:4020:4020) (3920:3920:3920))
        (PORT d[12] (3429:3429:3429) (3274:3274:3274))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5566:5566:5566) (5425:5425:5425))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (PORT d[0] (4303:4303:4303) (4199:4199:4199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4352:4352:4352) (4093:4093:4093))
        (PORT d[1] (3162:3162:3162) (3133:3133:3133))
        (PORT d[2] (1542:1542:1542) (1564:1564:1564))
        (PORT d[3] (3160:3160:3160) (3124:3124:3124))
        (PORT d[4] (3881:3881:3881) (3759:3759:3759))
        (PORT d[5] (3932:3932:3932) (3782:3782:3782))
        (PORT d[6] (3890:3890:3890) (3736:3736:3736))
        (PORT d[7] (3109:3109:3109) (3180:3180:3180))
        (PORT d[8] (4887:4887:4887) (4634:4634:4634))
        (PORT d[9] (4295:4295:4295) (4071:4071:4071))
        (PORT d[10] (1574:1574:1574) (1495:1495:1495))
        (PORT d[11] (3302:3302:3302) (3224:3224:3224))
        (PORT d[12] (3405:3405:3405) (3251:3251:3251))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (5748:5748:5748))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (PORT d[0] (2003:2003:2003) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1573:1573:1573))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (909:909:909) (831:831:831))
        (PORT datad (717:717:717) (681:681:681))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5309:5309:5309))
        (PORT d[1] (3472:3472:3472) (3428:3428:3428))
        (PORT d[2] (2821:2821:2821) (2793:2793:2793))
        (PORT d[3] (3840:3840:3840) (3814:3814:3814))
        (PORT d[4] (3049:3049:3049) (3023:3023:3023))
        (PORT d[5] (4571:4571:4571) (4411:4411:4411))
        (PORT d[6] (4514:4514:4514) (4366:4366:4366))
        (PORT d[7] (3153:3153:3153) (3232:3232:3232))
        (PORT d[8] (4095:4095:4095) (3953:3953:3953))
        (PORT d[9] (5430:5430:5430) (5116:5116:5116))
        (PORT d[10] (3881:3881:3881) (3671:3671:3671))
        (PORT d[11] (4487:4487:4487) (4336:4336:4336))
        (PORT d[12] (3973:3973:3973) (3731:3731:3731))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4563:4563:4563))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (4224:4224:4224) (4069:4069:4069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (3711:3711:3711))
        (PORT d[1] (3161:3161:3161) (3135:3135:3135))
        (PORT d[2] (1471:1471:1471) (1484:1484:1484))
        (PORT d[3] (3159:3159:3159) (3123:3123:3123))
        (PORT d[4] (3855:3855:3855) (3734:3734:3734))
        (PORT d[5] (3558:3558:3558) (3414:3414:3414))
        (PORT d[6] (3575:3575:3575) (3425:3425:3425))
        (PORT d[7] (3173:3173:3173) (3128:3128:3128))
        (PORT d[8] (4878:4878:4878) (4625:4625:4625))
        (PORT d[9] (4320:4320:4320) (4094:4094:4094))
        (PORT d[10] (2919:2919:2919) (2818:2818:2818))
        (PORT d[11] (4296:4296:4296) (4183:4183:4183))
        (PORT d[12] (2922:2922:2922) (2784:2784:2784))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5893:5893:5893) (5741:5741:5741))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (PORT d[0] (2944:2944:2944) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4177:4177:4177) (3801:3801:3801))
        (PORT d[1] (2483:2483:2483) (2461:2461:2461))
        (PORT d[2] (2215:2215:2215) (2227:2227:2227))
        (PORT d[3] (4077:4077:4077) (4014:4014:4014))
        (PORT d[4] (3320:3320:3320) (3264:3264:3264))
        (PORT d[5] (3530:3530:3530) (3390:3390:3390))
        (PORT d[6] (3551:3551:3551) (3430:3430:3430))
        (PORT d[7] (3810:3810:3810) (3883:3883:3883))
        (PORT d[8] (4261:4261:4261) (4067:4067:4067))
        (PORT d[9] (4683:4683:4683) (4365:4365:4365))
        (PORT d[10] (2917:2917:2917) (2738:2738:2738))
        (PORT d[11] (3510:3510:3510) (3389:3389:3389))
        (PORT d[12] (3700:3700:3700) (3447:3447:3447))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3938:3938:3938))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (PORT d[0] (3617:3617:3617) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5375:5375:5375) (4932:4932:4932))
        (PORT d[1] (3135:3135:3135) (3091:3091:3091))
        (PORT d[2] (2538:2538:2538) (2554:2554:2554))
        (PORT d[3] (4735:4735:4735) (4663:4663:4663))
        (PORT d[4] (3030:3030:3030) (2995:2995:2995))
        (PORT d[5] (4232:4232:4232) (4081:4081:4081))
        (PORT d[6] (4194:4194:4194) (4050:4050:4050))
        (PORT d[7] (3155:3155:3155) (3228:3228:3228))
        (PORT d[8] (5010:5010:5010) (4801:4801:4801))
        (PORT d[9] (5088:5088:5088) (4783:4783:4783))
        (PORT d[10] (3565:3565:3565) (3364:3364:3364))
        (PORT d[11] (4172:4172:4172) (4041:4041:4041))
        (PORT d[12] (4423:4423:4423) (4169:4169:4169))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (4243:4243:4243))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (PORT d[0] (4588:4588:4588) (4541:4541:4541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2108:2108:2108))
        (PORT datab (1558:1558:1558) (1536:1536:1536))
        (PORT datac (1562:1562:1562) (1535:1535:1535))
        (PORT datad (1442:1442:1442) (1291:1291:1291))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1546:1546:1546))
        (PORT datab (1558:1558:1558) (1535:1535:1535))
        (PORT datac (703:703:703) (673:673:673))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1741:1741:1741))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1525:1525:1525) (1435:1435:1435))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1588:1588:1588) (1499:1499:1499))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1437:1437:1437) (1380:1380:1380))
        (PORT datac (4750:4750:4750) (4959:4959:4959))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1065:1065:1065) (1037:1037:1037))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (705:705:705))
        (PORT datab (669:669:669) (644:644:644))
        (PORT datac (424:424:424) (418:418:418))
        (PORT datad (372:372:372) (351:351:351))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1122:1122:1122) (1135:1135:1135))
        (PORT datac (689:689:689) (706:706:706))
        (PORT datad (935:935:935) (924:924:924))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3379:3379:3379))
        (PORT d[1] (2810:2810:2810) (2793:2793:2793))
        (PORT d[2] (1883:1883:1883) (1919:1919:1919))
        (PORT d[3] (3091:3091:3091) (3059:3059:3059))
        (PORT d[4] (3572:3572:3572) (3456:3456:3456))
        (PORT d[5] (3236:3236:3236) (3102:3102:3102))
        (PORT d[6] (3279:3279:3279) (3149:3149:3149))
        (PORT d[7] (2836:2836:2836) (2806:2806:2806))
        (PORT d[8] (3923:3923:3923) (3711:3711:3711))
        (PORT d[9] (3680:3680:3680) (3478:3478:3478))
        (PORT d[10] (2628:2628:2628) (2540:2540:2540))
        (PORT d[11] (3681:3681:3681) (3591:3591:3591))
        (PORT d[12] (3098:3098:3098) (2957:2957:2957))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5223:5223:5223) (5094:5094:5094))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (4291:4291:4291) (4184:4184:4184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3712:3712:3712))
        (PORT d[1] (2843:2843:2843) (2825:2825:2825))
        (PORT d[2] (1870:1870:1870) (1906:1906:1906))
        (PORT d[3] (3082:3082:3082) (3044:3044:3044))
        (PORT d[4] (3553:3553:3553) (3442:3442:3442))
        (PORT d[5] (3592:3592:3592) (3447:3447:3447))
        (PORT d[6] (3557:3557:3557) (3413:3413:3413))
        (PORT d[7] (3184:3184:3184) (3137:3137:3137))
        (PORT d[8] (4541:4541:4541) (4283:4283:4283))
        (PORT d[9] (3968:3968:3968) (3755:3755:3755))
        (PORT d[10] (2873:2873:2873) (2772:2772:2772))
        (PORT d[11] (4042:4042:4042) (3942:3942:3942))
        (PORT d[12] (3075:3075:3075) (2935:2935:2935))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5416:5416:5416))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2296:2296:2296))
        (PORT d[0] (5175:5175:5175) (5108:5108:5108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (3835:3835:3835))
        (PORT d[1] (1856:1856:1856) (1875:1875:1875))
        (PORT d[2] (1923:1923:1923) (1958:1958:1958))
        (PORT d[3] (3514:3514:3514) (3491:3491:3491))
        (PORT d[4] (3327:3327:3327) (3272:3272:3272))
        (PORT d[5] (3483:3483:3483) (3341:3341:3341))
        (PORT d[6] (3568:3568:3568) (3444:3444:3444))
        (PORT d[7] (3527:3527:3527) (3613:3613:3613))
        (PORT d[8] (3986:3986:3986) (3801:3801:3801))
        (PORT d[9] (4370:4370:4370) (4063:4063:4063))
        (PORT d[10] (2902:2902:2902) (2720:2720:2720))
        (PORT d[11] (3501:3501:3501) (3381:3381:3381))
        (PORT d[12] (3151:3151:3151) (2951:2951:2951))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3939:3939:3939))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT d[0] (3914:3914:3914) (3624:3624:3624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1571:1571:1571))
        (PORT datab (1558:1558:1558) (1535:1535:1535))
        (PORT datac (701:701:701) (660:660:660))
        (PORT datad (2301:2301:2301) (2119:2119:2119))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4798:4798:4798))
        (PORT d[1] (3361:3361:3361) (3436:3436:3436))
        (PORT d[2] (2627:2627:2627) (2657:2657:2657))
        (PORT d[3] (3449:3449:3449) (3425:3425:3425))
        (PORT d[4] (3827:3827:3827) (3861:3861:3861))
        (PORT d[5] (4393:4393:4393) (4239:4239:4239))
        (PORT d[6] (4376:4376:4376) (4308:4308:4308))
        (PORT d[7] (3508:3508:3508) (3590:3590:3590))
        (PORT d[8] (4188:4188:4188) (3930:3930:3930))
        (PORT d[9] (4266:4266:4266) (4047:4047:4047))
        (PORT d[10] (3592:3592:3592) (3630:3630:3630))
        (PORT d[11] (3996:3996:3996) (3905:3905:3905))
        (PORT d[12] (2235:2235:2235) (2155:2155:2155))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (4866:4866:4866))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (PORT d[0] (3109:3109:3109) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (723:723:723))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1560:1560:1560) (1532:1532:1532))
        (PORT datad (1686:1686:1686) (1628:1628:1628))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (3765:3765:3765))
        (PORT d[1] (2533:2533:2533) (2525:2525:2525))
        (PORT d[2] (4066:4066:4066) (4001:4001:4001))
        (PORT d[3] (4523:4523:4523) (4482:4482:4482))
        (PORT d[4] (3303:3303:3303) (3213:3213:3213))
        (PORT d[5] (4197:4197:4197) (3942:3942:3942))
        (PORT d[6] (4542:4542:4542) (4299:4299:4299))
        (PORT d[7] (4430:4430:4430) (4469:4469:4469))
        (PORT d[8] (4667:4667:4667) (4446:4446:4446))
        (PORT d[9] (4498:4498:4498) (4241:4241:4241))
        (PORT d[10] (3519:3519:3519) (3416:3416:3416))
        (PORT d[11] (3969:3969:3969) (3756:3756:3756))
        (PORT d[12] (4300:4300:4300) (4059:4059:4059))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (4014:4014:4014))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (PORT d[0] (2779:2779:2779) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (2981:2981:2981))
        (PORT d[1] (2125:2125:2125) (2120:2120:2120))
        (PORT d[2] (1871:1871:1871) (1905:1905:1905))
        (PORT d[3] (3810:3810:3810) (3766:3766:3766))
        (PORT d[4] (2569:2569:2569) (2492:2492:2492))
        (PORT d[5] (2820:2820:2820) (2683:2683:2683))
        (PORT d[6] (2873:2873:2873) (2741:2741:2741))
        (PORT d[7] (4282:4282:4282) (4376:4376:4376))
        (PORT d[8] (3982:3982:3982) (3805:3805:3805))
        (PORT d[9] (3375:3375:3375) (3193:3193:3193))
        (PORT d[10] (2241:2241:2241) (2163:2163:2163))
        (PORT d[11] (3278:3278:3278) (3178:3178:3178))
        (PORT d[12] (2757:2757:2757) (2630:2630:2630))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4432:4432:4432))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (2953:2953:2953) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1572:1572:1572))
        (PORT datab (1558:1558:1558) (1535:1535:1535))
        (PORT datac (1302:1302:1302) (1260:1260:1260))
        (PORT datad (1527:1527:1527) (1425:1425:1425))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3381:3381:3381))
        (PORT d[1] (2157:2157:2157) (2170:2170:2170))
        (PORT d[2] (3711:3711:3711) (3631:3631:3631))
        (PORT d[3] (4127:4127:4127) (4089:4089:4089))
        (PORT d[4] (2934:2934:2934) (2851:2851:2851))
        (PORT d[5] (3596:3596:3596) (3365:3365:3365))
        (PORT d[6] (3927:3927:3927) (3708:3708:3708))
        (PORT d[7] (4095:4095:4095) (4136:4136:4136))
        (PORT d[8] (4007:4007:4007) (3814:3814:3814))
        (PORT d[9] (3851:3851:3851) (3617:3617:3617))
        (PORT d[10] (2885:2885:2885) (2796:2796:2796))
        (PORT d[11] (3302:3302:3302) (3110:3110:3110))
        (PORT d[12] (3933:3933:3933) (3711:3711:3711))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3331:3331:3331))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT d[0] (4168:4168:4168) (3982:3982:3982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4046:4046:4046))
        (PORT d[1] (3115:3115:3115) (3075:3075:3075))
        (PORT d[2] (1534:1534:1534) (1556:1556:1556))
        (PORT d[3] (3485:3485:3485) (3442:3442:3442))
        (PORT d[4] (4188:4188:4188) (4053:4053:4053))
        (PORT d[5] (3940:3940:3940) (3791:3791:3791))
        (PORT d[6] (3872:3872:3872) (3720:3720:3720))
        (PORT d[7] (3566:3566:3566) (3635:3635:3635))
        (PORT d[8] (4863:4863:4863) (4611:4611:4611))
        (PORT d[9] (4328:4328:4328) (4103:4103:4103))
        (PORT d[10] (1567:1567:1567) (1487:1487:1487))
        (PORT d[11] (3313:3313:3313) (3230:3230:3230))
        (PORT d[12] (3778:3778:3778) (3614:3614:3614))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5749:5749:5749))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (4135:4135:4135) (3945:3945:3945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (1558:1558:1558) (1535:1535:1535))
        (PORT datac (2122:2122:2122) (2009:2009:2009))
        (PORT datad (988:988:988) (934:934:934))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1743:1743:1743))
        (PORT datab (1571:1571:1571) (1473:1473:1473))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1588:1588:1588) (1499:1499:1499))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1196:1196:1196))
        (PORT datac (4707:4707:4707) (4936:4936:4936))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1082:1082:1082) (1048:1048:1048))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (380:380:380))
        (PORT datad (785:785:785) (812:812:812))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (968:968:968) (920:920:920))
        (PORT sclr (5061:5061:5061) (5341:5341:5341))
        (PORT sload (1405:1405:1405) (1468:1468:1468))
        (PORT ena (1563:1563:1563) (1470:1470:1470))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[5\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1123:1123:1123))
        (PORT datab (1053:1053:1053) (1031:1031:1031))
        (PORT datac (950:950:950) (929:929:929))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2458:2458:2458))
        (PORT d[1] (2033:2033:2033) (1985:1985:1985))
        (PORT d[2] (2306:2306:2306) (2365:2365:2365))
        (PORT d[3] (3857:3857:3857) (3851:3851:3851))
        (PORT d[4] (2234:2234:2234) (2138:2138:2138))
        (PORT d[5] (2824:2824:2824) (2689:2689:2689))
        (PORT d[6] (2586:2586:2586) (2482:2482:2482))
        (PORT d[7] (4143:4143:4143) (4208:4208:4208))
        (PORT d[8] (2686:2686:2686) (2592:2592:2592))
        (PORT d[9] (2652:2652:2652) (2549:2549:2549))
        (PORT d[10] (2710:2710:2710) (2672:2672:2672))
        (PORT d[11] (2692:2692:2692) (2590:2590:2590))
        (PORT d[12] (2594:2594:2594) (2481:2481:2481))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3808:3808:3808))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT d[0] (3595:3595:3595) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3369:3369:3369))
        (PORT d[1] (2474:2474:2474) (2461:2461:2461))
        (PORT d[2] (1902:1902:1902) (1938:1938:1938))
        (PORT d[3] (4063:4063:4063) (4006:4006:4006))
        (PORT d[4] (3532:3532:3532) (3419:3419:3419))
        (PORT d[5] (3243:3243:3243) (3108:3108:3108))
        (PORT d[6] (3246:3246:3246) (3117:3117:3117))
        (PORT d[7] (2860:2860:2860) (2829:2829:2829))
        (PORT d[8] (3984:3984:3984) (3769:3769:3769))
        (PORT d[9] (3647:3647:3647) (3445:3445:3445))
        (PORT d[10] (2562:2562:2562) (2476:2476:2476))
        (PORT d[11] (3680:3680:3680) (3590:3590:3590))
        (PORT d[12] (3051:3051:3051) (2909:2909:2909))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5237:5237:5237) (5111:5111:5111))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (4311:4311:4311) (4287:4287:4287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1572:1572:1572))
        (PORT datab (1558:1558:1558) (1535:1535:1535))
        (PORT datac (2606:2606:2606) (2420:2420:2420))
        (PORT datad (1181:1181:1181) (1063:1063:1063))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4813:4813:4813) (4811:4811:4811))
        (PORT d[1] (3332:3332:3332) (3396:3396:3396))
        (PORT d[2] (2355:2355:2355) (2420:2420:2420))
        (PORT d[3] (3474:3474:3474) (3464:3464:3464))
        (PORT d[4] (3845:3845:3845) (3877:3877:3877))
        (PORT d[5] (4078:4078:4078) (3937:3937:3937))
        (PORT d[6] (4378:4378:4378) (4319:4319:4319))
        (PORT d[7] (3471:3471:3471) (3531:3531:3531))
        (PORT d[8] (3890:3890:3890) (3639:3639:3639))
        (PORT d[9] (4257:4257:4257) (4037:4037:4037))
        (PORT d[10] (3558:3558:3558) (3597:3597:3597))
        (PORT d[11] (4373:4373:4373) (4296:4296:4296))
        (PORT d[12] (2536:2536:2536) (2436:2436:2436))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4633:4633:4633))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (3134:3134:3134) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5383:5383:5383) (4946:4946:4946))
        (PORT d[1] (2847:2847:2847) (2828:2828:2828))
        (PORT d[2] (2273:2273:2273) (2299:2299:2299))
        (PORT d[3] (3090:3090:3090) (3059:3059:3059))
        (PORT d[4] (3030:3030:3030) (2996:2996:2996))
        (PORT d[5] (4203:4203:4203) (4049:4049:4049))
        (PORT d[6] (4187:4187:4187) (4043:4043:4043))
        (PORT d[7] (4142:4142:4142) (4205:4205:4205))
        (PORT d[8] (4612:4612:4612) (4415:4415:4415))
        (PORT d[9] (5112:5112:5112) (4806:4806:4806))
        (PORT d[10] (3526:3526:3526) (3327:3327:3327))
        (PORT d[11] (4190:4190:4190) (4058:4058:4058))
        (PORT d[12] (4278:4278:4278) (4024:4024:4024))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (3934:3934:3934))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT d[0] (4286:4286:4286) (4176:4176:4176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (2145:2145:2145) (2004:2004:2004))
        (PORT datac (1559:1559:1559) (1531:1531:1531))
        (PORT datad (1680:1680:1680) (1521:1521:1521))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3148:3148:3148))
        (PORT d[1] (1885:1885:1885) (1908:1908:1908))
        (PORT d[2] (3697:3697:3697) (3614:3614:3614))
        (PORT d[3] (3842:3842:3842) (3820:3820:3820))
        (PORT d[4] (2677:2677:2677) (2608:2608:2608))
        (PORT d[5] (3564:3564:3564) (3332:3332:3332))
        (PORT d[6] (3894:3894:3894) (3676:3676:3676))
        (PORT d[7] (4107:4107:4107) (4147:4147:4147))
        (PORT d[8] (3720:3720:3720) (3536:3536:3536))
        (PORT d[9] (3565:3565:3565) (3344:3344:3344))
        (PORT d[10] (2593:2593:2593) (2534:2534:2534))
        (PORT d[11] (3287:3287:3287) (3083:3083:3083))
        (PORT d[12] (3652:3652:3652) (3438:3438:3438))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3316:3316:3316))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (4183:4183:4183) (3994:3994:3994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4002:4002:4002) (3744:3744:3744))
        (PORT d[1] (2803:2803:2803) (2781:2781:2781))
        (PORT d[2] (1530:1530:1530) (1544:1544:1544))
        (PORT d[3] (3101:3101:3101) (3075:3075:3075))
        (PORT d[4] (3859:3859:3859) (3735:3735:3735))
        (PORT d[5] (3600:3600:3600) (3455:3455:3455))
        (PORT d[6] (3591:3591:3591) (3442:3442:3442))
        (PORT d[7] (3198:3198:3198) (3152:3152:3152))
        (PORT d[8] (4490:4490:4490) (4252:4252:4252))
        (PORT d[9] (4001:4001:4001) (3787:3787:3787))
        (PORT d[10] (2886:2886:2886) (2786:2786:2786))
        (PORT d[11] (4019:4019:4019) (3919:3919:3919))
        (PORT d[12] (3383:3383:3383) (3228:3228:3228))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5565:5565:5565) (5424:5424:5424))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2299:2299:2299))
        (PORT d[0] (3811:3811:3811) (3633:3633:3633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2162:2162:2162))
        (PORT d[1] (2353:2353:2353) (2317:2317:2317))
        (PORT d[2] (2417:2417:2417) (2354:2354:2354))
        (PORT d[3] (4189:4189:4189) (4171:4171:4171))
        (PORT d[4] (1913:1913:1913) (1830:1830:1830))
        (PORT d[5] (2463:2463:2463) (2339:2339:2339))
        (PORT d[6] (2801:2801:2801) (2661:2661:2661))
        (PORT d[7] (3842:3842:3842) (3914:3914:3914))
        (PORT d[8] (2627:2627:2627) (2528:2528:2528))
        (PORT d[9] (2286:2286:2286) (2203:2203:2203))
        (PORT d[10] (2724:2724:2724) (2688:2688:2688))
        (PORT d[11] (3011:3011:3011) (2899:2899:2899))
        (PORT d[12] (2503:2503:2503) (2385:2385:2385))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4083:4083:4083))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT d[0] (3818:3818:3818) (3751:3751:3751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3133:3133:3133))
        (PORT d[1] (1854:1854:1854) (1882:1882:1882))
        (PORT d[2] (3360:3360:3360) (3288:3288:3288))
        (PORT d[3] (4072:4072:4072) (4019:4019:4019))
        (PORT d[4] (2260:2260:2260) (2213:2213:2213))
        (PORT d[5] (2947:2947:2947) (2743:2743:2743))
        (PORT d[6] (3606:3606:3606) (3402:3402:3402))
        (PORT d[7] (4066:4066:4066) (4112:4112:4112))
        (PORT d[8] (3710:3710:3710) (3525:3525:3525))
        (PORT d[9] (3524:3524:3524) (3296:3296:3296))
        (PORT d[10] (2887:2887:2887) (2810:2810:2810))
        (PORT d[11] (2949:2949:2949) (2776:2776:2776))
        (PORT d[12] (3610:3610:3610) (3392:3392:3392))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3628:3628:3628))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT d[0] (2910:2910:2910) (2873:2873:2873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1571:1571:1571))
        (PORT datab (2385:2385:2385) (2232:2232:2232))
        (PORT datac (2991:2991:2991) (2919:2919:2919))
        (PORT datad (1525:1525:1525) (1495:1495:1495))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2965:2965:2965) (2932:2932:2932))
        (PORT datab (1559:1559:1559) (1536:1536:1536))
        (PORT datac (942:942:942) (886:886:886))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1740:1740:1740))
        (PORT datab (1570:1570:1570) (1471:1471:1471))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1588:1588:1588) (1499:1499:1499))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1218:1218:1218) (1173:1173:1173))
        (PORT datac (4707:4707:4707) (4936:4936:4936))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1238:1238:1238) (1177:1177:1177))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (573:573:573))
        (PORT datad (790:790:790) (818:818:818))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1079:1079:1079) (1041:1041:1041))
        (PORT sclr (5061:5061:5061) (5341:5341:5341))
        (PORT sload (1405:1405:1405) (1468:1468:1468))
        (PORT ena (1563:1563:1563) (1470:1470:1470))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1124:1124:1124))
        (PORT datab (981:981:981) (957:957:957))
        (PORT datac (966:966:966) (951:951:951))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4066:4066:4066))
        (PORT d[1] (2536:2536:2536) (2574:2574:2574))
        (PORT d[2] (4387:4387:4387) (4306:4306:4306))
        (PORT d[3] (4848:4848:4848) (4806:4806:4806))
        (PORT d[4] (3658:3658:3658) (3564:3564:3564))
        (PORT d[5] (3608:3608:3608) (3409:3409:3409))
        (PORT d[6] (4920:4920:4920) (4669:4669:4669))
        (PORT d[7] (3450:3450:3450) (3524:3524:3524))
        (PORT d[8] (3909:3909:3909) (3652:3652:3652))
        (PORT d[9] (4837:4837:4837) (4573:4573:4573))
        (PORT d[10] (3847:3847:3847) (3729:3729:3729))
        (PORT d[11] (4300:4300:4300) (4079:4079:4079))
        (PORT d[12] (3973:3973:3973) (3773:3773:3773))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3027:3027:3027))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (3873:3873:3873) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4233:4233:4233) (4074:4074:4074))
        (PORT d[1] (2202:2202:2202) (2246:2246:2246))
        (PORT d[2] (4067:4067:4067) (4002:4002:4002))
        (PORT d[3] (4803:4803:4803) (4746:4746:4746))
        (PORT d[4] (3632:3632:3632) (3537:3537:3537))
        (PORT d[5] (4168:4168:4168) (3909:3909:3909))
        (PORT d[6] (4549:4549:4549) (4307:4307:4307))
        (PORT d[7] (4431:4431:4431) (4469:4469:4469))
        (PORT d[8] (4635:4635:4635) (4419:4419:4419))
        (PORT d[9] (4531:4531:4531) (4273:4273:4273))
        (PORT d[10] (3552:3552:3552) (3448:3448:3448))
        (PORT d[11] (3944:3944:3944) (3733:3733:3733))
        (PORT d[12] (4581:4581:4581) (4334:4334:4334))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4175:4175:4175) (4033:4033:4033))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (PORT d[0] (2509:2509:2509) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4416:4416:4416))
        (PORT d[1] (2196:2196:2196) (2208:2208:2208))
        (PORT d[2] (1901:1901:1901) (1943:1943:1943))
        (PORT d[3] (4087:4087:4087) (4036:4036:4036))
        (PORT d[4] (2999:2999:2999) (2951:2951:2951))
        (PORT d[5] (3564:3564:3564) (3424:3424:3424))
        (PORT d[6] (3592:3592:3592) (3473:3473:3473))
        (PORT d[7] (3834:3834:3834) (3911:3911:3911))
        (PORT d[8] (4311:4311:4311) (4120:4120:4120))
        (PORT d[9] (4674:4674:4674) (4360:4360:4360))
        (PORT d[10] (2901:2901:2901) (2725:2725:2725))
        (PORT d[11] (3493:3493:3493) (3375:3375:3375))
        (PORT d[12] (3767:3767:3767) (3535:3535:3535))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (3914:3914:3914))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2263:2263:2263))
        (PORT d[0] (3935:3935:3935) (3911:3911:3911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1091:1091:1091))
        (PORT datab (1058:1058:1058) (1067:1067:1067))
        (PORT datac (1606:1606:1606) (1545:1545:1545))
        (PORT datad (2265:2265:2265) (2190:2190:2190))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4129:4129:4129))
        (PORT d[1] (2213:2213:2213) (2259:2259:2259))
        (PORT d[2] (4386:4386:4386) (4305:4305:4305))
        (PORT d[3] (4497:4497:4497) (4459:4459:4459))
        (PORT d[4] (3657:3657:3657) (3563:3563:3563))
        (PORT d[5] (3647:3647:3647) (3449:3449:3449))
        (PORT d[6] (4920:4920:4920) (4668:4668:4668))
        (PORT d[7] (3456:3456:3456) (3529:3529:3529))
        (PORT d[8] (4653:4653:4653) (4436:4436:4436))
        (PORT d[9] (4828:4828:4828) (4563:4563:4563))
        (PORT d[10] (3873:3873:3873) (3753:3753:3753))
        (PORT d[11] (4319:4319:4319) (4102:4102:4102))
        (PORT d[12] (4647:4647:4647) (4398:4398:4398))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3002:3002:3002))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (3835:3835:3835) (3632:3632:3632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1651:1651:1651))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1662:1662:1662) (1612:1612:1612))
        (PORT datad (1029:1029:1029) (1031:1031:1031))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1808:1808:1808))
        (PORT d[1] (3398:3398:3398) (3340:3340:3340))
        (PORT d[2] (3640:3640:3640) (3518:3518:3518))
        (PORT d[3] (1420:1420:1420) (1375:1375:1375))
        (PORT d[4] (2561:2561:2561) (2456:2456:2456))
        (PORT d[5] (1302:1302:1302) (1248:1248:1248))
        (PORT d[6] (1396:1396:1396) (1347:1347:1347))
        (PORT d[7] (2799:2799:2799) (2761:2761:2761))
        (PORT d[8] (1363:1363:1363) (1311:1311:1311))
        (PORT d[9] (1374:1374:1374) (1337:1337:1337))
        (PORT d[10] (2359:2359:2359) (2320:2320:2320))
        (PORT d[11] (1700:1700:1700) (1640:1640:1640))
        (PORT d[12] (1308:1308:1308) (1250:1250:1250))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4363:4363:4363))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (2374:2374:2374) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1508:1508:1508))
        (PORT d[1] (3021:3021:3021) (2968:2968:2968))
        (PORT d[2] (1745:1745:1745) (1704:1704:1704))
        (PORT d[3] (1699:1699:1699) (1644:1644:1644))
        (PORT d[4] (1904:1904:1904) (1814:1814:1814))
        (PORT d[5] (3468:3468:3468) (3304:3304:3304))
        (PORT d[6] (3450:3450:3450) (3287:3287:3287))
        (PORT d[7] (2818:2818:2818) (2778:2778:2778))
        (PORT d[8] (1685:1685:1685) (1615:1615:1615))
        (PORT d[9] (1941:1941:1941) (1864:1864:1864))
        (PORT d[10] (2598:2598:2598) (2533:2533:2533))
        (PORT d[11] (1698:1698:1698) (1637:1637:1637))
        (PORT d[12] (2515:2515:2515) (2410:2410:2410))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4083:4083:4083))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2279:2279:2279))
        (PORT d[0] (2647:2647:2647) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (4958:4958:4958))
        (PORT d[1] (3299:3299:3299) (3376:3376:3376))
        (PORT d[2] (2624:2624:2624) (2663:2663:2663))
        (PORT d[3] (3107:3107:3107) (3063:3063:3063))
        (PORT d[4] (4390:4390:4390) (4357:4357:4357))
        (PORT d[5] (2247:2247:2247) (2152:2152:2152))
        (PORT d[6] (4369:4369:4369) (4317:4317:4317))
        (PORT d[7] (3870:3870:3870) (3965:3965:3965))
        (PORT d[8] (2198:2198:2198) (2086:2086:2086))
        (PORT d[9] (2082:2082:2082) (2025:2025:2025))
        (PORT d[10] (1732:1732:1732) (1674:1674:1674))
        (PORT d[11] (4685:4685:4685) (4632:4632:4632))
        (PORT d[12] (2243:2243:2243) (2152:2152:2152))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2391:2391:2391))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (2779:2779:2779) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1289:1289:1289))
        (PORT datab (1055:1055:1055) (1063:1063:1063))
        (PORT datac (1581:1581:1581) (1510:1510:1510))
        (PORT datad (1041:1041:1041) (1053:1053:1053))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5386:5386:5386) (5330:5330:5330))
        (PORT d[1] (2849:2849:2849) (2840:2840:2840))
        (PORT d[2] (2610:2610:2610) (2626:2626:2626))
        (PORT d[3] (3858:3858:3858) (3833:3833:3833))
        (PORT d[4] (3382:3382:3382) (3340:3340:3340))
        (PORT d[5] (4250:4250:4250) (4092:4092:4092))
        (PORT d[6] (4223:4223:4223) (4084:4084:4084))
        (PORT d[7] (3181:3181:3181) (3251:3251:3251))
        (PORT d[8] (4993:4993:4993) (4786:4786:4786))
        (PORT d[9] (5452:5452:5452) (5137:5137:5137))
        (PORT d[10] (3532:3532:3532) (3340:3340:3340))
        (PORT d[11] (4499:4499:4499) (4344:4344:4344))
        (PORT d[12] (4304:4304:4304) (4056:4056:4056))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4278:4278:4278))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (4305:4305:4305) (4196:4196:4196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (974:974:974))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1437:1437:1437) (1343:1343:1343))
        (PORT datad (1034:1034:1034) (1045:1045:1045))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1007:1007:1007) (949:949:949))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (982:982:982) (969:969:969))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1874:1874:1874) (1766:1766:1766))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4564:4564:4564) (4792:4792:4792))
        (PORT datac (942:942:942) (920:920:920))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (976:976:976) (923:923:923))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (857:857:857))
        (PORT datad (583:583:583) (526:526:526))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1006:1006:1006) (959:959:959))
        (PORT sclr (5061:5061:5061) (5341:5341:5341))
        (PORT sload (1405:1405:1405) (1468:1468:1468))
        (PORT ena (1563:1563:1563) (1470:1470:1470))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1079:1079:1079) (1065:1065:1065))
        (PORT datac (1087:1087:1087) (1107:1107:1107))
        (PORT datad (438:438:438) (464:464:464))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5339:5339:5339) (5267:5267:5267))
        (PORT d[1] (2951:2951:2951) (3025:3025:3025))
        (PORT d[2] (2597:2597:2597) (2641:2641:2641))
        (PORT d[3] (3477:3477:3477) (3429:3429:3429))
        (PORT d[4] (4757:4757:4757) (4717:4717:4717))
        (PORT d[5] (2448:2448:2448) (2300:2300:2300))
        (PORT d[6] (4729:4729:4729) (4663:4663:4663))
        (PORT d[7] (3947:3947:3947) (4063:4063:4063))
        (PORT d[8] (1868:1868:1868) (1764:1764:1764))
        (PORT d[9] (1390:1390:1390) (1345:1345:1345))
        (PORT d[10] (1358:1358:1358) (1307:1307:1307))
        (PORT d[11] (5039:5039:5039) (4971:4971:4971))
        (PORT d[12] (1694:1694:1694) (1631:1631:1631))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2067:2067:2067))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT d[0] (2719:2719:2719) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (4487:4487:4487))
        (PORT d[1] (3583:3583:3583) (3604:3604:3604))
        (PORT d[2] (4435:4435:4435) (4394:4394:4394))
        (PORT d[3] (3824:3824:3824) (3800:3800:3800))
        (PORT d[4] (3900:3900:3900) (3814:3814:3814))
        (PORT d[5] (3250:3250:3250) (3058:3058:3058))
        (PORT d[6] (5631:5631:5631) (5368:5368:5368))
        (PORT d[7] (3829:3829:3829) (3892:3892:3892))
        (PORT d[8] (3618:3618:3618) (3381:3381:3381))
        (PORT d[9] (5193:5193:5193) (4920:4920:4920))
        (PORT d[10] (3668:3668:3668) (3596:3596:3596))
        (PORT d[11] (4637:4637:4637) (4404:4404:4404))
        (PORT d[12] (3589:3589:3589) (3398:3398:3398))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2676:2676:2676))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (PORT d[0] (2832:2832:2832) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4141:4141:4141))
        (PORT d[1] (3277:3277:3277) (3309:3309:3309))
        (PORT d[2] (3858:3858:3858) (3843:3843:3843))
        (PORT d[3] (4157:4157:4157) (4109:4109:4109))
        (PORT d[4] (2977:2977:2977) (2944:2944:2944))
        (PORT d[5] (2940:2940:2940) (2761:2761:2761))
        (PORT d[6] (5622:5622:5622) (5362:5362:5362))
        (PORT d[7] (3809:3809:3809) (3887:3887:3887))
        (PORT d[8] (3275:3275:3275) (3044:3044:3044))
        (PORT d[9] (5541:5541:5541) (5264:5264:5264))
        (PORT d[10] (3325:3325:3325) (3262:3262:3262))
        (PORT d[11] (4416:4416:4416) (4380:4380:4380))
        (PORT d[12] (3238:3238:3238) (3051:3051:3051))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2657:2657:2657))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT d[0] (3185:3185:3185) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1630:1630:1630))
        (PORT datab (1922:1922:1922) (1849:1849:1849))
        (PORT datac (1064:1064:1064) (1090:1090:1090))
        (PORT datad (1299:1299:1299) (1286:1286:1286))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4887:4887:4887) (4756:4756:4756))
        (PORT d[1] (2555:2555:2555) (2593:2593:2593))
        (PORT d[2] (3774:3774:3774) (3720:3720:3720))
        (PORT d[3] (4880:4880:4880) (4837:4837:4837))
        (PORT d[4] (3965:3965:3965) (3858:3858:3858))
        (PORT d[5] (3620:3620:3620) (3419:3419:3419))
        (PORT d[6] (4921:4921:4921) (4670:4670:4670))
        (PORT d[7] (3483:3483:3483) (3557:3557:3557))
        (PORT d[8] (3941:3941:3941) (3682:3682:3682))
        (PORT d[9] (4870:4870:4870) (4606:4606:4606))
        (PORT d[10] (3880:3880:3880) (3761:3761:3761))
        (PORT d[11] (4308:4308:4308) (4088:4088:4088))
        (PORT d[12] (3941:3941:3941) (3739:3739:3739))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3022:3022:3022))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT d[0] (2777:2777:2777) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1146:1146:1146))
        (PORT datab (1301:1301:1301) (1236:1236:1236))
        (PORT datac (189:189:189) (218:218:218))
        (PORT datad (1742:1742:1742) (1604:1604:1604))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4748:4748:4748) (4743:4743:4743))
        (PORT d[1] (3308:3308:3308) (3372:3372:3372))
        (PORT d[2] (2662:2662:2662) (2707:2707:2707))
        (PORT d[3] (3504:3504:3504) (3487:3487:3487))
        (PORT d[4] (3823:3823:3823) (3848:3848:3848))
        (PORT d[5] (3799:3799:3799) (3666:3666:3666))
        (PORT d[6] (4745:4745:4745) (4673:4673:4673))
        (PORT d[7] (3496:3496:3496) (3576:3576:3576))
        (PORT d[8] (3551:3551:3551) (3307:3307:3307))
        (PORT d[9] (3368:3368:3368) (3198:3198:3198))
        (PORT d[10] (3549:3549:3549) (3585:3585:3585))
        (PORT d[11] (4271:4271:4271) (4187:4187:4187))
        (PORT d[12] (2541:2541:2541) (2430:2430:2430))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4691:4691:4691) (4638:4638:4638))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2231:2231:2231))
        (PORT d[0] (3180:3180:3180) (3089:3089:3089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4797:4797:4797))
        (PORT d[1] (3657:3657:3657) (3712:3712:3712))
        (PORT d[2] (2329:2329:2329) (2393:2393:2393))
        (PORT d[3] (3484:3484:3484) (3466:3466:3466))
        (PORT d[4] (4146:4146:4146) (4151:4151:4151))
        (PORT d[5] (4078:4078:4078) (3938:3938:3938))
        (PORT d[6] (4339:4339:4339) (4281:4281:4281))
        (PORT d[7] (3471:3471:3471) (3531:3531:3531))
        (PORT d[8] (3891:3891:3891) (3640:3640:3640))
        (PORT d[9] (4265:4265:4265) (4046:4046:4046))
        (PORT d[10] (3624:3624:3624) (3661:3661:3661))
        (PORT d[11] (4379:4379:4379) (4303:4303:4303))
        (PORT d[12] (2525:2525:2525) (2425:2425:2425))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (4880:4880:4880))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (PORT d[0] (3438:3438:3438) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2150:2150:2150))
        (PORT d[1] (2206:2206:2206) (2094:2094:2094))
        (PORT d[2] (1073:1073:1073) (1041:1041:1041))
        (PORT d[3] (1067:1067:1067) (1044:1044:1044))
        (PORT d[4] (1268:1268:1268) (1203:1203:1203))
        (PORT d[5] (1308:1308:1308) (1250:1250:1250))
        (PORT d[6] (1418:1418:1418) (1380:1380:1380))
        (PORT d[7] (3170:3170:3170) (3124:3124:3124))
        (PORT d[8] (1012:1012:1012) (972:972:972))
        (PORT d[9] (1041:1041:1041) (1010:1010:1010))
        (PORT d[10] (1033:1033:1033) (986:986:986))
        (PORT d[11] (2032:2032:2032) (1958:1958:1958))
        (PORT d[12] (1976:1976:1976) (1906:1906:1906))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1827:1827:1827))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (2374:2374:2374) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4455:4455:4455))
        (PORT d[1] (3304:3304:3304) (3336:3336:3336))
        (PORT d[2] (4461:4461:4461) (4418:4418:4418))
        (PORT d[3] (3539:3539:3539) (3527:3527:3527))
        (PORT d[4] (3602:3602:3602) (3531:3531:3531))
        (PORT d[5] (2980:2980:2980) (2806:2806:2806))
        (PORT d[6] (5621:5621:5621) (5361:5361:5361))
        (PORT d[7] (3833:3833:3833) (3909:3909:3909))
        (PORT d[8] (3610:3610:3610) (3373:3373:3373))
        (PORT d[9] (5795:5795:5795) (5501:5501:5501))
        (PORT d[10] (3628:3628:3628) (3557:3557:3557))
        (PORT d[11] (4449:4449:4449) (4411:4411:4411))
        (PORT d[12] (3270:3270:3270) (3084:3084:3084))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2559:2559:2559))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (PORT d[0] (3533:3533:3533) (3444:3444:3444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1135:1135:1135))
        (PORT datab (1052:1052:1052) (1012:1012:1012))
        (PORT datac (1757:1757:1757) (1613:1613:1613))
        (PORT datad (1299:1299:1299) (1287:1287:1287))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (1959:1959:1959))
        (PORT datab (1332:1332:1332) (1327:1327:1327))
        (PORT datac (1732:1732:1732) (1615:1615:1615))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1505:1505:1505))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1293:1293:1293) (1257:1257:1257))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2495:2495:2495) (2359:2359:2359))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (4520:4520:4520) (4755:4755:4755))
        (PORT datad (926:926:926) (900:900:900))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (959:959:959) (908:908:908))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (860:860:860))
        (PORT datad (386:386:386) (367:367:367))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (999:999:999) (961:961:961))
        (PORT sclr (5061:5061:5061) (5341:5341:5341))
        (PORT sload (1405:1405:1405) (1468:1468:1468))
        (PORT ena (1563:1563:1563) (1470:1470:1470))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1066:1066:1066))
        (PORT datac (1089:1089:1089) (1110:1110:1110))
        (PORT datad (414:414:414) (443:443:443))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5642:5642:5642) (5549:5549:5549))
        (PORT d[1] (3597:3597:3597) (3655:3655:3655))
        (PORT d[2] (3210:3210:3210) (3217:3217:3217))
        (PORT d[3] (3473:3473:3473) (3429:3429:3429))
        (PORT d[4] (1664:1664:1664) (1590:1590:1590))
        (PORT d[5] (1873:1873:1873) (1780:1780:1780))
        (PORT d[6] (5072:5072:5072) (4995:4995:4995))
        (PORT d[7] (4295:4295:4295) (4395:4395:4395))
        (PORT d[8] (2240:2240:2240) (2127:2127:2127))
        (PORT d[9] (1334:1334:1334) (1293:1293:1293))
        (PORT d[10] (1034:1034:1034) (987:987:987))
        (PORT d[11] (1383:1383:1383) (1334:1334:1334))
        (PORT d[12] (1288:1288:1288) (1234:1234:1234))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1768:1768:1768))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (2367:2367:2367) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4441:4441:4441))
        (PORT d[1] (2899:2899:2899) (2929:2929:2929))
        (PORT d[2] (3806:3806:3806) (3760:3760:3760))
        (PORT d[3] (3499:3499:3499) (3485:3485:3485))
        (PORT d[4] (3907:3907:3907) (3822:3822:3822))
        (PORT d[5] (3250:3250:3250) (3059:3059:3059))
        (PORT d[6] (5284:5284:5284) (5032:5032:5032))
        (PORT d[7] (3796:3796:3796) (3860:3860:3860))
        (PORT d[8] (3584:3584:3584) (3342:3342:3342))
        (PORT d[9] (5221:5221:5221) (4959:4959:4959))
        (PORT d[10] (3645:3645:3645) (3571:3571:3571))
        (PORT d[11] (4730:4730:4730) (4682:4682:4682))
        (PORT d[12] (3622:3622:3622) (3431:3431:3431))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2684:2684:2684))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT d[0] (2515:2515:2515) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (952:952:952))
        (PORT datab (1331:1331:1331) (1326:1326:1326))
        (PORT datac (1075:1075:1075) (1103:1103:1103))
        (PORT datad (1394:1394:1394) (1271:1271:1271))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4140:4140:4140))
        (PORT d[1] (3270:3270:3270) (3302:3302:3302))
        (PORT d[2] (4118:4118:4118) (4078:4078:4078))
        (PORT d[3] (3511:3511:3511) (3496:3496:3496))
        (PORT d[4] (3227:3227:3227) (3180:3180:3180))
        (PORT d[5] (2948:2948:2948) (2765:2765:2765))
        (PORT d[6] (5963:5963:5963) (5686:5686:5686))
        (PORT d[7] (3794:3794:3794) (3872:3872:3872))
        (PORT d[8] (3306:3306:3306) (3075:3075:3075))
        (PORT d[9] (5782:5782:5782) (5475:5475:5475))
        (PORT d[10] (3324:3324:3324) (3261:3261:3261))
        (PORT d[11] (4459:4459:4459) (4421:4421:4421))
        (PORT d[12] (3262:3262:3262) (3074:3074:3074))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2672:2672:2672))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2258:2258:2258))
        (PORT d[0] (3542:3542:3542) (3361:3361:3361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2501:2501:2501))
        (PORT d[1] (3920:3920:3920) (3966:3966:3966))
        (PORT d[2] (1020:1020:1020) (985:985:985))
        (PORT d[3] (3817:3817:3817) (3763:3763:3763))
        (PORT d[4] (1328:1328:1328) (1268:1268:1268))
        (PORT d[5] (2230:2230:2230) (2123:2123:2123))
        (PORT d[6] (1382:1382:1382) (1345:1345:1345))
        (PORT d[7] (3522:3522:3522) (3465:3465:3465))
        (PORT d[8] (2546:2546:2546) (2420:2420:2420))
        (PORT d[9] (1063:1063:1063) (1026:1026:1026))
        (PORT d[10] (983:983:983) (936:936:936))
        (PORT d[11] (1698:1698:1698) (1637:1637:1637))
        (PORT d[12] (1330:1330:1330) (1275:1275:1275))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1452:1452:1452))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (PORT d[0] (2102:2102:2102) (1987:1987:1987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2084:2084:2084) (1928:1928:1928))
        (PORT datac (1074:1074:1074) (1103:1103:1103))
        (PORT datad (667:667:667) (628:628:628))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2451:2451:2451))
        (PORT d[1] (2227:2227:2227) (2117:2117:2117))
        (PORT d[2] (726:726:726) (701:701:701))
        (PORT d[3] (766:766:766) (732:732:732))
        (PORT d[4] (1343:1343:1343) (1280:1280:1280))
        (PORT d[5] (963:963:963) (921:921:921))
        (PORT d[6] (1389:1389:1389) (1352:1352:1352))
        (PORT d[7] (3476:3476:3476) (3420:3420:3420))
        (PORT d[8] (2554:2554:2554) (2429:2429:2429))
        (PORT d[9] (1352:1352:1352) (1313:1313:1313))
        (PORT d[10] (1035:1035:1035) (983:983:983))
        (PORT d[11] (1984:1984:1984) (1912:1912:1912))
        (PORT d[12] (1994:1994:1994) (1927:1927:1927))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1780:1780:1780))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (2403:2403:2403) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5660:5660:5660) (5564:5564:5564))
        (PORT d[1] (3616:3616:3616) (3672:3672:3672))
        (PORT d[2] (2632:2632:2632) (2673:2673:2673))
        (PORT d[3] (3068:3068:3068) (3028:3028:3028))
        (PORT d[4] (4758:4758:4758) (4718:4718:4718))
        (PORT d[5] (2730:2730:2730) (2569:2569:2569))
        (PORT d[6] (5032:5032:5032) (4957:4957:4957))
        (PORT d[7] (4225:4225:4225) (4330:4330:4330))
        (PORT d[8] (2185:2185:2185) (2067:2067:2067))
        (PORT d[9] (1367:1367:1367) (1327:1327:1327))
        (PORT d[10] (1349:1349:1349) (1297:1297:1297))
        (PORT d[11] (5007:5007:5007) (4941:4941:4941))
        (PORT d[12] (1622:1622:1622) (1561:1561:1561))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2085:2085:2085))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT d[0] (3403:3403:3403) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1140:1140:1140))
        (PORT datab (1010:1010:1010) (947:947:947))
        (PORT datac (1327:1327:1327) (1252:1252:1252))
        (PORT datad (1299:1299:1299) (1287:1287:1287))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (4981:4981:4981))
        (PORT d[1] (3609:3609:3609) (3674:3674:3674))
        (PORT d[2] (2602:2602:2602) (2644:2644:2644))
        (PORT d[3] (3085:3085:3085) (3042:3042:3042))
        (PORT d[4] (4057:4057:4057) (4032:4032:4032))
        (PORT d[5] (2535:2535:2535) (2429:2429:2429))
        (PORT d[6] (4412:4412:4412) (4357:4357:4357))
        (PORT d[7] (3906:3906:3906) (4020:4020:4020))
        (PORT d[8] (2145:2145:2145) (2021:2021:2021))
        (PORT d[9] (2066:2066:2066) (2011:2011:2011))
        (PORT d[10] (1670:1670:1670) (1606:1606:1606))
        (PORT d[11] (4670:4670:4670) (4615:4615:4615))
        (PORT d[12] (2276:2276:2276) (2185:2185:2185))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2392:2392:2392))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (5024:5024:5024) (4922:4922:4922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5360:5360:5360) (5286:5286:5286))
        (PORT d[1] (3270:3270:3270) (3340:3340:3340))
        (PORT d[2] (2334:2334:2334) (2397:2397:2397))
        (PORT d[3] (3071:3071:3071) (3031:3031:3031))
        (PORT d[4] (4399:4399:4399) (4367:4367:4367))
        (PORT d[5] (2206:2206:2206) (2108:2108:2108))
        (PORT d[6] (4689:4689:4689) (4622:4622:4622))
        (PORT d[7] (3938:3938:3938) (4053:4053:4053))
        (PORT d[8] (1902:1902:1902) (1805:1805:1805))
        (PORT d[9] (1707:1707:1707) (1655:1655:1655))
        (PORT d[10] (1756:1756:1756) (1696:1696:1696))
        (PORT d[11] (4695:4695:4695) (4643:4643:4643))
        (PORT d[12] (1922:1922:1922) (1843:1843:1843))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2367:2367:2367))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (PORT d[0] (3022:3022:3022) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (1673:1673:1673) (1579:1579:1579))
        (PORT datac (1277:1277:1277) (1204:1204:1204))
        (PORT datad (1299:1299:1299) (1287:1287:1287))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1506:1506:1506))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1293:1293:1293) (1258:1258:1258))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2495:2495:2495) (2359:2359:2359))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4745:4745:4745) (4974:4974:4974))
        (PORT datac (912:912:912) (894:894:894))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1547:1547:1547) (1445:1445:1445))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (854:854:854))
        (PORT datad (359:359:359) (343:343:343))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1018:1018:1018) (964:964:964))
        (PORT sclr (5061:5061:5061) (5341:5341:5341))
        (PORT sload (1405:1405:1405) (1468:1468:1468))
        (PORT ena (1563:1563:1563) (1470:1470:1470))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1041:1041:1041))
        (PORT datab (1082:1082:1082) (1093:1093:1093))
        (PORT datac (250:250:250) (321:321:321))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2828:2828:2828))
        (PORT d[1] (3609:3609:3609) (3672:3672:3672))
        (PORT d[2] (2958:2958:2958) (2984:2984:2984))
        (PORT d[3] (3473:3473:3473) (3428:3428:3428))
        (PORT d[4] (1648:1648:1648) (1569:1569:1569))
        (PORT d[5] (1878:1878:1878) (1785:1785:1785))
        (PORT d[6] (5039:5039:5039) (4964:4964:4964))
        (PORT d[7] (4256:4256:4256) (4357:4357:4357))
        (PORT d[8] (2200:2200:2200) (2085:2085:2085))
        (PORT d[9] (1415:1415:1415) (1369:1369:1369))
        (PORT d[10] (1333:1333:1333) (1279:1279:1279))
        (PORT d[11] (5000:5000:5000) (4935:4935:4935))
        (PORT d[12] (1345:1345:1345) (1291:1291:1291))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2043:2043:2043))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (2740:2740:2740) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2821:2821:2821))
        (PORT d[1] (3939:3939:3939) (3983:3983:3983))
        (PORT d[2] (2913:2913:2913) (2942:2942:2942))
        (PORT d[3] (3810:3810:3810) (3755:3755:3755))
        (PORT d[4] (1666:1666:1666) (1586:1586:1586))
        (PORT d[5] (2748:2748:2748) (2589:2589:2589))
        (PORT d[6] (1724:1724:1724) (1667:1667:1667))
        (PORT d[7] (4263:4263:4263) (4365:4365:4365))
        (PORT d[8] (2209:2209:2209) (2095:2095:2095))
        (PORT d[9] (1103:1103:1103) (1072:1072:1072))
        (PORT d[10] (1033:1033:1033) (986:986:986))
        (PORT d[11] (1045:1045:1045) (1011:1011:1011))
        (PORT d[12] (1036:1036:1036) (990:990:990))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1728:1728:1728))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (2689:2689:2689) (2553:2553:2553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2500:2500:2500))
        (PORT d[1] (3936:3936:3936) (3987:3987:3987))
        (PORT d[2] (1041:1041:1041) (1006:1006:1006))
        (PORT d[3] (3816:3816:3816) (3762:3762:3762))
        (PORT d[4] (1657:1657:1657) (1583:1583:1583))
        (PORT d[5] (2197:2197:2197) (2090:2090:2090))
        (PORT d[6] (1685:1685:1685) (1632:1632:1632))
        (PORT d[7] (3523:3523:3523) (3466:3466:3466))
        (PORT d[8] (2531:2531:2531) (2404:2404:2404))
        (PORT d[9] (1070:1070:1070) (1039:1039:1039))
        (PORT d[10] (999:999:999) (952:952:952))
        (PORT d[11] (1683:1683:1683) (1620:1620:1620))
        (PORT d[12] (971:971:971) (928:928:928))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1492:1492:1492))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (2087:2087:2087) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1138:1138:1138))
        (PORT datab (1020:1020:1020) (971:971:971))
        (PORT datac (991:991:991) (936:936:936))
        (PORT datad (1299:1299:1299) (1287:1287:1287))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2489:2489:2489))
        (PORT d[1] (2234:2234:2234) (2126:2126:2126))
        (PORT d[2] (1021:1021:1021) (985:985:985))
        (PORT d[3] (1421:1421:1421) (1385:1385:1385))
        (PORT d[4] (1583:1583:1583) (1489:1489:1489))
        (PORT d[5] (2198:2198:2198) (2092:2092:2092))
        (PORT d[6] (1413:1413:1413) (1376:1376:1376))
        (PORT d[7] (3515:3515:3515) (3457:3457:3457))
        (PORT d[8] (2579:2579:2579) (2452:2452:2452))
        (PORT d[9] (1345:1345:1345) (1306:1306:1306))
        (PORT d[10] (700:700:700) (656:656:656))
        (PORT d[11] (1666:1666:1666) (1606:1606:1606))
        (PORT d[12] (1988:1988:1988) (1919:1919:1919))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1470:1470:1470))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (2122:2122:2122) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (938:938:938))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1067:1067:1067) (1093:1093:1093))
        (PORT datad (972:972:972) (904:904:904))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4719:4719:4719))
        (PORT d[1] (3410:3410:3410) (3520:3520:3520))
        (PORT d[2] (2491:2491:2491) (2483:2483:2483))
        (PORT d[3] (3496:3496:3496) (3485:3485:3485))
        (PORT d[4] (3102:3102:3102) (3093:3093:3093))
        (PORT d[5] (5302:5302:5302) (5128:5128:5128))
        (PORT d[6] (4157:4157:4157) (4050:4050:4050))
        (PORT d[7] (3176:3176:3176) (3256:3256:3256))
        (PORT d[8] (4700:4700:4700) (4551:4551:4551))
        (PORT d[9] (6117:6117:6117) (5786:5786:5786))
        (PORT d[10] (3207:3207:3207) (3233:3233:3233))
        (PORT d[11] (4055:4055:4055) (4017:4017:4017))
        (PORT d[12] (2728:2728:2728) (2536:2536:2536))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4336:4336:4336))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT d[0] (3508:3508:3508) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (4928:4928:4928))
        (PORT d[1] (3599:3599:3599) (3649:3649:3649))
        (PORT d[2] (4481:4481:4481) (4448:4448:4448))
        (PORT d[3] (3140:3140:3140) (3087:3087:3087))
        (PORT d[4] (4074:4074:4074) (4048:4048:4048))
        (PORT d[5] (2576:2576:2576) (2470:2470:2470))
        (PORT d[6] (4429:4429:4429) (4374:4374:4374))
        (PORT d[7] (3961:3961:3961) (4077:4077:4077))
        (PORT d[8] (2531:2531:2531) (2398:2398:2398))
        (PORT d[9] (2384:2384:2384) (2315:2315:2315))
        (PORT d[10] (3985:3985:3985) (4049:4049:4049))
        (PORT d[11] (4651:4651:4651) (4590:4590:4590))
        (PORT d[12] (2592:2592:2592) (2486:2486:2486))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2721:2721:2721))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (PORT d[0] (3327:3327:3327) (3191:3191:3191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5290:5290:5290))
        (PORT d[1] (3283:3283:3283) (3351:3351:3351))
        (PORT d[2] (2608:2608:2608) (2646:2646:2646))
        (PORT d[3] (3095:3095:3095) (3062:3062:3062))
        (PORT d[4] (4774:4774:4774) (4734:4734:4734))
        (PORT d[5] (2190:2190:2190) (2090:2090:2090))
        (PORT d[6] (4697:4697:4697) (4630:4630:4630))
        (PORT d[7] (3978:3978:3978) (4094:4094:4094))
        (PORT d[8] (1868:1868:1868) (1763:1763:1763))
        (PORT d[9] (1667:1667:1667) (1614:1614:1614))
        (PORT d[10] (1384:1384:1384) (1332:1332:1332))
        (PORT d[11] (1645:1645:1645) (1579:1579:1579))
        (PORT d[12] (1676:1676:1676) (1615:1615:1615))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2068:2068:2068))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT d[0] (3423:3423:3423) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5051:5051:5051) (5008:5008:5008))
        (PORT d[1] (3169:3169:3169) (3143:3143:3143))
        (PORT d[2] (2182:2182:2182) (2193:2193:2193))
        (PORT d[3] (3763:3763:3763) (3704:3704:3704))
        (PORT d[4] (3776:3776:3776) (3755:3755:3755))
        (PORT d[5] (4961:4961:4961) (4800:4800:4800))
        (PORT d[6] (4537:4537:4537) (4382:4382:4382))
        (PORT d[7] (3493:3493:3493) (3554:3554:3554))
        (PORT d[8] (4381:4381:4381) (4231:4231:4231))
        (PORT d[9] (5684:5684:5684) (5344:5344:5344))
        (PORT d[10] (3846:3846:3846) (3638:3638:3638))
        (PORT d[11] (4434:4434:4434) (4396:4396:4396))
        (PORT d[12] (3938:3938:3938) (3694:3694:3694))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4323:4323:4323))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT d[0] (2937:2937:2937) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1131:1131:1131))
        (PORT datab (1331:1331:1331) (1326:1326:1326))
        (PORT datac (1259:1259:1259) (1191:1191:1191))
        (PORT datad (2417:2417:2417) (2167:2167:2167))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2130:2130:2130))
        (PORT datab (1991:1991:1991) (1876:1876:1876))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1299:1299:1299) (1287:1287:1287))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1502:1502:1502))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1292:1292:1292) (1256:1256:1256))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2495:2495:2495) (2359:2359:2359))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (992:992:992))
        (PORT datac (4707:4707:4707) (4936:4936:4936))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1589:1589:1589) (1508:1508:1508))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (372:372:372))
        (PORT datab (310:310:310) (391:391:391))
        (PORT datac (704:704:704) (678:678:678))
        (PORT datad (902:902:902) (847:847:847))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (363:363:363))
        (PORT datab (277:277:277) (355:355:355))
        (PORT datac (449:449:449) (482:482:482))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (367:367:367))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (249:249:249) (320:320:320))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5336:5336:5336) (5596:5596:5596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1123:1123:1123))
        (PORT datab (802:802:802) (803:803:803))
        (PORT datac (952:952:952) (931:931:931))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5328:5328:5328) (5255:5255:5255))
        (PORT d[1] (3324:3324:3324) (3396:3396:3396))
        (PORT d[2] (2582:2582:2582) (2621:2621:2621))
        (PORT d[3] (3432:3432:3432) (3380:3380:3380))
        (PORT d[4] (4398:4398:4398) (4366:4366:4366))
        (PORT d[5] (2247:2247:2247) (2151:2151:2151))
        (PORT d[6] (4707:4707:4707) (4637:4637:4637))
        (PORT d[7] (3930:3930:3930) (4046:4046:4046))
        (PORT d[8] (2217:2217:2217) (2102:2102:2102))
        (PORT d[9] (1701:1701:1701) (1648:1648:1648))
        (PORT d[10] (1731:1731:1731) (1673:1673:1673))
        (PORT d[11] (4726:4726:4726) (4675:4675:4675))
        (PORT d[12] (2260:2260:2260) (2166:2166:2166))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2409:2409:2409))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (3065:3065:3065) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2101:2101:2101))
        (PORT d[1] (1268:1268:1268) (1210:1210:1210))
        (PORT d[2] (1389:1389:1389) (1362:1362:1362))
        (PORT d[3] (1128:1128:1128) (1101:1101:1101))
        (PORT d[4] (1315:1315:1315) (1243:1243:1243))
        (PORT d[5] (1329:1329:1329) (1273:1273:1273))
        (PORT d[6] (1322:1322:1322) (1271:1271:1271))
        (PORT d[7] (3095:3095:3095) (3164:3164:3164))
        (PORT d[8] (1336:1336:1336) (1282:1282:1282))
        (PORT d[9] (1676:1676:1676) (1624:1624:1624))
        (PORT d[10] (1381:1381:1381) (1328:1328:1328))
        (PORT d[11] (1722:1722:1722) (1666:1666:1666))
        (PORT d[12] (1646:1646:1646) (1588:1588:1588))
        (PORT clk (2267:2267:2267) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4386:4386:4386))
        (PORT clk (2267:2267:2267) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (PORT d[0] (2046:2046:2046) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1837:1837:1837))
        (PORT datab (1060:1060:1060) (1069:1069:1069))
        (PORT datac (647:647:647) (607:607:607))
        (PORT datad (1033:1033:1033) (1043:1043:1043))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4677:4677:4677) (4619:4619:4619))
        (PORT d[1] (2964:2964:2964) (3036:3036:3036))
        (PORT d[2] (4208:4208:4208) (4202:4202:4202))
        (PORT d[3] (3472:3472:3472) (3416:3416:3416))
        (PORT d[4] (3399:3399:3399) (3403:3403:3403))
        (PORT d[5] (2557:2557:2557) (2443:2443:2443))
        (PORT d[6] (4430:4430:4430) (4375:4375:4375))
        (PORT d[7] (3930:3930:3930) (4046:4046:4046))
        (PORT d[8] (2537:2537:2537) (2417:2417:2417))
        (PORT d[9] (2424:2424:2424) (2354:2354:2354))
        (PORT d[10] (3978:3978:3978) (4043:4043:4043))
        (PORT d[11] (4696:4696:4696) (4632:4632:4632))
        (PORT d[12] (2573:2573:2573) (2469:2469:2469))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2703:2703:2703))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT d[0] (2769:2769:2769) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5020:5020:5020) (4946:4946:4946))
        (PORT d[1] (3605:3605:3605) (3655:3655:3655))
        (PORT d[2] (2657:2657:2657) (2700:2700:2700))
        (PORT d[3] (3090:3090:3090) (3048:3048:3048))
        (PORT d[4] (4056:4056:4056) (4031:4031:4031))
        (PORT d[5] (2575:2575:2575) (2469:2469:2469))
        (PORT d[6] (4395:4395:4395) (4341:4341:4341))
        (PORT d[7] (3953:3953:3953) (4068:4068:4068))
        (PORT d[8] (2207:2207:2207) (2095:2095:2095))
        (PORT d[9] (2060:2060:2060) (2004:2004:2004))
        (PORT d[10] (3985:3985:3985) (4050:4050:4050))
        (PORT d[11] (4389:4389:4389) (4331:4331:4331))
        (PORT d[12] (2277:2277:2277) (2186:2186:2186))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2682:2682:2682))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (PORT d[0] (4704:4704:4704) (4621:4621:4621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1933:1933:1933) (1863:1863:1863))
        (PORT datac (1385:1385:1385) (1350:1350:1350))
        (PORT datad (1043:1043:1043) (1054:1054:1054))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3387:3387:3387))
        (PORT d[1] (1892:1892:1892) (1916:1916:1916))
        (PORT d[2] (3988:3988:3988) (3891:3891:3891))
        (PORT d[3] (3841:3841:3841) (3822:3822:3822))
        (PORT d[4] (2949:2949:2949) (2866:2866:2866))
        (PORT d[5] (3836:3836:3836) (3595:3595:3595))
        (PORT d[6] (3928:3928:3928) (3709:3709:3709))
        (PORT d[7] (3761:3761:3761) (3824:3824:3824))
        (PORT d[8] (4015:4015:4015) (3822:3822:3822))
        (PORT d[9] (3896:3896:3896) (3654:3654:3654))
        (PORT d[10] (3160:3160:3160) (3066:3066:3066))
        (PORT d[11] (3566:3566:3566) (3358:3358:3358))
        (PORT d[12] (3965:3965:3965) (3742:3742:3742))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3368:3368:3368))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (PORT d[0] (3887:3887:3887) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2434:2434:2434))
        (PORT d[1] (2719:2719:2719) (2675:2675:2675))
        (PORT d[2] (2068:2068:2068) (2013:2013:2013))
        (PORT d[3] (2032:2032:2032) (1969:1969:1969))
        (PORT d[4] (2228:2228:2228) (2126:2126:2126))
        (PORT d[5] (2839:2839:2839) (2702:2702:2702))
        (PORT d[6] (3142:3142:3142) (2993:2993:2993))
        (PORT d[7] (3797:3797:3797) (3861:3861:3861))
        (PORT d[8] (1975:1975:1975) (1904:1904:1904))
        (PORT d[9] (2609:2609:2609) (2511:2511:2511))
        (PORT d[10] (2334:2334:2334) (2300:2300:2300))
        (PORT d[11] (2328:2328:2328) (2246:2246:2246))
        (PORT d[12] (2224:2224:2224) (2134:2134:2134))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4060:4060:4060))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (3235:3235:3235) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2151:2151:2151))
        (PORT d[1] (1935:1935:1935) (1844:1844:1844))
        (PORT d[2] (1082:1082:1082) (1063:1063:1063))
        (PORT d[3] (1090:1090:1090) (1046:1046:1046))
        (PORT d[4] (941:941:941) (881:881:881))
        (PORT d[5] (1321:1321:1321) (1265:1265:1265))
        (PORT d[6] (1411:1411:1411) (1373:1373:1373))
        (PORT d[7] (3170:3170:3170) (3123:3123:3123))
        (PORT d[8] (994:994:994) (951:951:951))
        (PORT d[9] (1658:1658:1658) (1607:1607:1607))
        (PORT d[10] (1073:1073:1073) (1030:1030:1030))
        (PORT d[11] (2046:2046:2046) (1975:1975:1975))
        (PORT d[12] (1965:1965:1965) (1896:1896:1896))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1812:1812:1812))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (3042:3042:3042) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (995:995:995))
        (PORT datab (1604:1604:1604) (1515:1515:1515))
        (PORT datac (963:963:963) (904:904:904))
        (PORT datad (958:958:958) (945:945:945))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5387:5387:5387) (5331:5331:5331))
        (PORT d[1] (2867:2867:2867) (2855:2855:2855))
        (PORT d[2] (2588:2588:2588) (2592:2592:2592))
        (PORT d[3] (4786:4786:4786) (4713:4713:4713))
        (PORT d[4] (3349:3349:3349) (3306:3306:3306))
        (PORT d[5] (4265:4265:4265) (4113:4113:4113))
        (PORT d[6] (4227:4227:4227) (4082:4082:4082))
        (PORT d[7] (3154:3154:3154) (3227:3227:3227))
        (PORT d[8] (4985:4985:4985) (4778:4778:4778))
        (PORT d[9] (5052:5052:5052) (4739:4739:4739))
        (PORT d[10] (3533:3533:3533) (3335:3335:3335))
        (PORT d[11] (4173:4173:4173) (4042:4042:4042))
        (PORT d[12] (4311:4311:4311) (4063:4063:4063))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4251:4251:4251))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (3911:3911:3911) (3766:3766:3766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1906:1906:1906))
        (PORT datab (701:701:701) (657:657:657))
        (PORT datac (2376:2376:2376) (2128:2128:2128))
        (PORT datad (1023:1023:1023) (1024:1024:1024))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1007:1007:1007) (949:949:949))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (983:983:983) (970:970:970))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1874:1874:1874) (1766:1766:1766))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (230:230:230) (300:300:300))
        (PORT datad (4169:4169:4169) (4410:4410:4410))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1828:1828:1828) (1717:1717:1717))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (261:261:261) (330:330:330))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (779:779:779))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (530:530:530))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (706:706:706))
        (PORT datab (669:669:669) (610:610:610))
        (PORT datac (624:624:624) (574:574:574))
        (PORT datad (659:659:659) (625:625:625))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[13\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (537:537:537))
        (PORT datab (314:314:314) (398:398:398))
        (PORT datac (958:958:958) (1001:1001:1001))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (911:911:911) (913:913:913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (2974:2974:2974))
        (PORT d[1] (2144:2144:2144) (2140:2140:2140))
        (PORT d[2] (1879:1879:1879) (1919:1919:1919))
        (PORT d[3] (3483:3483:3483) (3461:3461:3461))
        (PORT d[4] (2564:2564:2564) (2483:2483:2483))
        (PORT d[5] (2899:2899:2899) (2762:2762:2762))
        (PORT d[6] (2890:2890:2890) (2760:2760:2760))
        (PORT d[7] (3906:3906:3906) (4011:4011:4011))
        (PORT d[8] (4003:4003:4003) (3828:3828:3828))
        (PORT d[9] (3680:3680:3680) (3477:3477:3477))
        (PORT d[10] (2288:2288:2288) (2211:2211:2211))
        (PORT d[11] (3299:3299:3299) (3201:3201:3201))
        (PORT d[12] (3090:3090:3090) (2940:2940:2940))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4091:4091:4091))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT d[0] (3883:3883:3883) (3647:3647:3647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3378:3378:3378))
        (PORT d[1] (2510:2510:2510) (2506:2506:2506))
        (PORT d[2] (2184:2184:2184) (2200:2200:2200))
        (PORT d[3] (4037:4037:4037) (3981:3981:3981))
        (PORT d[4] (3232:3232:3232) (3133:3133:3133))
        (PORT d[5] (3261:3261:3261) (3124:3124:3124))
        (PORT d[6] (3264:3264:3264) (3132:3132:3132))
        (PORT d[7] (2845:2845:2845) (2811:2811:2811))
        (PORT d[8] (3904:3904:3904) (3691:3691:3691))
        (PORT d[9] (3917:3917:3917) (3698:3698:3698))
        (PORT d[10] (2548:2548:2548) (2461:2461:2461))
        (PORT d[11] (3704:3704:3704) (3613:3613:3613))
        (PORT d[12] (2738:2738:2738) (2607:2607:2607))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5236:5236:5236) (5110:5110:5110))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (4849:4849:4849) (4794:4794:4794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1546:1546:1546))
        (PORT datab (1986:1986:1986) (1869:1869:1869))
        (PORT datac (1127:1127:1127) (1030:1030:1030))
        (PORT datad (1335:1335:1335) (1337:1337:1337))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3034:3034:3034))
        (PORT d[1] (2150:2150:2150) (2151:2151:2151))
        (PORT d[2] (1892:1892:1892) (1927:1927:1927))
        (PORT d[3] (3441:3441:3441) (3409:3409:3409))
        (PORT d[4] (2902:2902:2902) (2810:2810:2810))
        (PORT d[5] (2841:2841:2841) (2710:2710:2710))
        (PORT d[6] (2922:2922:2922) (2797:2797:2797))
        (PORT d[7] (4523:4523:4523) (4612:4612:4612))
        (PORT d[8] (3596:3596:3596) (3396:3396:3396))
        (PORT d[9] (3711:3711:3711) (3502:3502:3502))
        (PORT d[10] (2217:2217:2217) (2141:2141:2141))
        (PORT d[11] (3273:3273:3273) (3184:3184:3184))
        (PORT d[12] (2401:2401:2401) (2282:2282:2282))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4894:4894:4894) (4777:4777:4777))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (3405:3405:3405) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (4649:4649:4649))
        (PORT d[1] (2540:2540:2540) (2539:2539:2539))
        (PORT d[2] (2242:2242:2242) (2265:2265:2265))
        (PORT d[3] (4417:4417:4417) (4362:4362:4362))
        (PORT d[4] (3325:3325:3325) (3265:3265:3265))
        (PORT d[5] (3894:3894:3894) (3748:3748:3748))
        (PORT d[6] (3909:3909:3909) (3773:3773:3773))
        (PORT d[7] (4176:4176:4176) (4246:4246:4246))
        (PORT d[8] (4659:4659:4659) (4463:4463:4463))
        (PORT d[9] (4730:4730:4730) (4428:4428:4428))
        (PORT d[10] (3218:3218:3218) (3028:3028:3028))
        (PORT d[11] (3831:3831:3831) (3707:3707:3707))
        (PORT d[12] (4438:4438:4438) (4179:4179:4179))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (3899:3899:3899))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT d[0] (4300:4300:4300) (4186:4186:4186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1377:1377:1377))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1443:1443:1443) (1324:1324:1324))
        (PORT datad (2161:2161:2161) (2036:2036:2036))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2356:2356:2356))
        (PORT d[1] (2952:2952:2952) (2884:2884:2884))
        (PORT d[2] (2031:2031:2031) (1978:1978:1978))
        (PORT d[3] (2049:2049:2049) (1979:1979:1979))
        (PORT d[4] (2223:2223:2223) (2136:2136:2136))
        (PORT d[5] (3118:3118:3118) (2970:2970:2970))
        (PORT d[6] (3463:3463:3463) (3306:3306:3306))
        (PORT d[7] (2814:2814:2814) (2778:2778:2778))
        (PORT d[8] (1985:1985:1985) (1906:1906:1906))
        (PORT d[9] (1954:1954:1954) (1879:1879:1879))
        (PORT d[10] (2581:2581:2581) (2513:2513:2513))
        (PORT d[11] (2368:2368:2368) (2286:2286:2286))
        (PORT d[12] (2232:2232:2232) (2142:2142:2142))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4061:4061:4061))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (PORT d[0] (2717:2717:2717) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (2987:2987:2987))
        (PORT d[1] (2088:2088:2088) (2072:2072:2072))
        (PORT d[2] (1947:1947:1947) (1984:1984:1984))
        (PORT d[3] (4057:4057:4057) (3999:3999:3999))
        (PORT d[4] (2635:2635:2635) (2552:2552:2552))
        (PORT d[5] (2866:2866:2866) (2730:2730:2730))
        (PORT d[6] (3052:3052:3052) (2883:2883:2883))
        (PORT d[7] (4201:4201:4201) (4295:4295:4295))
        (PORT d[8] (3970:3970:3970) (3796:3796:3796))
        (PORT d[9] (3364:3364:3364) (3177:3177:3177))
        (PORT d[10] (2262:2262:2262) (2187:2187:2187))
        (PORT d[11] (3299:3299:3299) (3200:3200:3200))
        (PORT d[12] (2766:2766:2766) (2639:2639:2639))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4409:4409:4409))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT d[0] (4250:4250:4250) (4214:4214:4214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (2724:2724:2724))
        (PORT d[1] (2141:2141:2141) (2138:2138:2138))
        (PORT d[2] (1902:1902:1902) (1938:1938:1938))
        (PORT d[3] (3742:3742:3742) (3702:3702:3702))
        (PORT d[4] (2927:2927:2927) (2834:2834:2834))
        (PORT d[5] (2515:2515:2515) (2386:2386:2386))
        (PORT d[6] (2546:2546:2546) (2413:2413:2413))
        (PORT d[7] (4257:4257:4257) (4354:4354:4354))
        (PORT d[8] (3315:3315:3315) (3122:3122:3122))
        (PORT d[9] (2824:2824:2824) (2668:2668:2668))
        (PORT d[10] (1936:1936:1936) (1875:1875:1875))
        (PORT d[11] (3006:3006:3006) (2924:2924:2924))
        (PORT d[12] (2775:2775:2775) (2644:2644:2644))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4433:4433:4433))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT d[0] (3285:3285:3285) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1379:1379:1379))
        (PORT datab (1533:1533:1533) (1435:1435:1435))
        (PORT datac (1503:1503:1503) (1511:1511:1511))
        (PORT datad (1543:1543:1543) (1432:1432:1432))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3818:3818:3818))
        (PORT d[1] (2224:2224:2224) (2262:2262:2262))
        (PORT d[2] (4020:4020:4020) (3956:3956:3956))
        (PORT d[3] (4178:4178:4178) (4152:4152:4152))
        (PORT d[4] (3294:3294:3294) (3203:3203:3203))
        (PORT d[5] (4138:4138:4138) (3880:3880:3880))
        (PORT d[6] (4256:4256:4256) (4025:4025:4025))
        (PORT d[7] (4115:4115:4115) (4169:4169:4169))
        (PORT d[8] (4361:4361:4361) (4158:4158:4158))
        (PORT d[9] (4203:4203:4203) (3950:3950:3950))
        (PORT d[10] (3496:3496:3496) (3392:3392:3392))
        (PORT d[11] (3918:3918:3918) (3704:3704:3704))
        (PORT d[12] (4292:4292:4292) (4060:4060:4060))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3703:3703:3703))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT d[0] (3485:3485:3485) (3292:3292:3292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1624:1624:1624))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1502:1502:1502) (1511:1511:1511))
        (PORT datad (1494:1494:1494) (1429:1429:1429))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1358:1358:1358))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2033:2033:2033) (1999:1999:1999))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (965:965:965) (995:995:995))
        (PORT datad (4178:4178:4178) (4425:4425:4425))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1311:1311:1311) (1260:1260:1260))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1017:1017:1017))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (536:536:536))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (705:705:705))
        (PORT datab (417:417:417) (391:391:391))
        (PORT datac (637:637:637) (614:614:614))
        (PORT datad (390:390:390) (382:382:382))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (455:455:455) (499:499:499))
        (PORT datad (917:917:917) (962:962:962))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (911:911:911) (913:913:913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2349:2349:2349))
        (PORT d[1] (2319:2319:2319) (2272:2272:2272))
        (PORT d[2] (2700:2700:2700) (2615:2615:2615))
        (PORT d[3] (4188:4188:4188) (4170:4170:4170))
        (PORT d[4] (2238:2238:2238) (2141:2141:2141))
        (PORT d[5] (2803:2803:2803) (2665:2665:2665))
        (PORT d[6] (2565:2565:2565) (2460:2460:2460))
        (PORT d[7] (3825:3825:3825) (3900:3900:3900))
        (PORT d[8] (2657:2657:2657) (2562:2562:2562))
        (PORT d[9] (2605:2605:2605) (2502:2502:2502))
        (PORT d[10] (2691:2691:2691) (2656:2656:2656))
        (PORT d[11] (3010:3010:3010) (2898:2898:2898))
        (PORT d[12] (2810:2810:2810) (2679:2679:2679))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4108:4108:4108))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (PORT d[0] (3541:3541:3541) (3357:3357:3357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4113:4113:4113))
        (PORT d[1] (2926:2926:2926) (2965:2965:2965))
        (PORT d[2] (4122:4122:4122) (4088:4088:4088))
        (PORT d[3] (3845:3845:3845) (3809:3809:3809))
        (PORT d[4] (3277:3277:3277) (3222:3222:3222))
        (PORT d[5] (2872:2872:2872) (2684:2684:2684))
        (PORT d[6] (5951:5951:5951) (5676:5676:5676))
        (PORT d[7] (3536:3536:3536) (3626:3626:3626))
        (PORT d[8] (3250:3250:3250) (3017:3017:3017))
        (PORT d[9] (6116:6116:6116) (5806:5806:5806))
        (PORT d[10] (3299:3299:3299) (3233:3233:3233))
        (PORT d[11] (4102:4102:4102) (4082:4082:4082))
        (PORT d[12] (2936:2936:2936) (2753:2753:2753))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2682:2682:2682))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (3203:3203:3203) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (790:790:790))
        (PORT datab (2163:2163:2163) (2033:2033:2033))
        (PORT datac (2689:2689:2689) (2646:2646:2646))
        (PORT datad (717:717:717) (735:735:735))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5430:5430:5430) (5372:5372:5372))
        (PORT d[1] (3202:3202:3202) (3184:3184:3184))
        (PORT d[2] (2861:2861:2861) (2862:2862:2862))
        (PORT d[3] (3802:3802:3802) (3778:3778:3778))
        (PORT d[4] (3382:3382:3382) (3339:3339:3339))
        (PORT d[5] (4501:4501:4501) (4326:4326:4326))
        (PORT d[6] (4507:4507:4507) (4358:4358:4358))
        (PORT d[7] (3160:3160:3160) (3231:3231:3231))
        (PORT d[8] (4921:4921:4921) (4708:4708:4708))
        (PORT d[9] (5454:5454:5454) (5138:5138:5138))
        (PORT d[10] (3867:3867:3867) (3657:3657:3657))
        (PORT d[11] (4505:4505:4505) (4352:4352:4352))
        (PORT d[12] (3973:3973:3973) (3732:3732:3732))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4641:4641:4641) (4547:4547:4547))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (4603:4603:4603) (4483:4483:4483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2140:2140:2140))
        (PORT d[1] (1593:1593:1593) (1526:1526:1526))
        (PORT d[2] (1109:1109:1109) (1090:1090:1090))
        (PORT d[3] (1104:1104:1104) (1070:1070:1070))
        (PORT d[4] (1276:1276:1276) (1202:1202:1202))
        (PORT d[5] (1360:1360:1360) (1305:1305:1305))
        (PORT d[6] (1087:1087:1087) (1051:1051:1051))
        (PORT d[7] (3161:3161:3161) (3114:3114:3114))
        (PORT d[8] (1034:1034:1034) (996:996:996))
        (PORT d[9] (1671:1671:1671) (1618:1618:1618))
        (PORT d[10] (1043:1043:1043) (996:996:996))
        (PORT d[11] (2015:2015:2015) (1944:1944:1944))
        (PORT d[12] (1640:1640:1640) (1580:1580:1580))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1839:1839:1839))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (2069:2069:2069) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1861:1861:1861) (1660:1660:1660))
        (PORT datac (905:905:905) (838:838:838))
        (PORT datad (718:718:718) (737:737:737))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (3981:3981:3981))
        (PORT d[1] (3613:3613:3613) (3662:3662:3662))
        (PORT d[2] (3599:3599:3599) (3599:3599:3599))
        (PORT d[3] (3113:3113:3113) (3085:3085:3085))
        (PORT d[4] (3447:3447:3447) (3454:3454:3454))
        (PORT d[5] (4262:4262:4262) (4112:4112:4112))
        (PORT d[6] (5229:5229:5229) (5110:5110:5110))
        (PORT d[7] (3212:3212:3212) (3289:3289:3289))
        (PORT d[8] (5203:5203:5203) (4916:4916:4916))
        (PORT d[9] (4636:4636:4636) (4393:4393:4393))
        (PORT d[10] (1556:1556:1556) (1472:1472:1472))
        (PORT d[11] (3999:3999:3999) (3932:3932:3932))
        (PORT d[12] (2548:2548:2548) (2427:2427:2427))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4576:4576:4576) (4484:4484:4484))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT d[0] (2070:2070:2070) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4672:4672:4672))
        (PORT d[1] (3776:3776:3776) (3874:3874:3874))
        (PORT d[2] (2197:2197:2197) (2211:2211:2211))
        (PORT d[3] (3466:3466:3466) (3415:3415:3415))
        (PORT d[4] (3394:3394:3394) (3378:3378:3378))
        (PORT d[5] (4940:4940:4940) (4767:4767:4767))
        (PORT d[6] (4880:4880:4880) (4718:4718:4718))
        (PORT d[7] (3180:3180:3180) (3257:3257:3257))
        (PORT d[8] (4982:4982:4982) (4820:4820:4820))
        (PORT d[9] (6095:6095:6095) (5763:5763:5763))
        (PORT d[10] (3865:3865:3865) (3861:3861:3861))
        (PORT d[11] (4108:4108:4108) (4085:4085:4085))
        (PORT d[12] (3602:3602:3602) (3365:3365:3365))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4289:4289:4289))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT d[0] (4013:4013:4013) (4001:4001:4001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1349:1349:1349))
        (PORT datab (1285:1285:1285) (1272:1272:1272))
        (PORT datac (940:940:940) (883:883:883))
        (PORT datad (1667:1667:1667) (1523:1523:1523))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (4730:4730:4730))
        (PORT d[1] (2593:2593:2593) (2631:2631:2631))
        (PORT d[2] (3754:3754:3754) (3706:3706:3706))
        (PORT d[3] (4076:4076:4076) (4037:4037:4037))
        (PORT d[4] (3908:3908:3908) (3822:3822:3822))
        (PORT d[5] (3272:3272:3272) (3087:3087:3087))
        (PORT d[6] (5283:5283:5283) (5031:5031:5031))
        (PORT d[7] (3806:3806:3806) (3868:3868:3868))
        (PORT d[8] (3984:3984:3984) (3733:3733:3733))
        (PORT d[9] (5188:5188:5188) (4923:4923:4923))
        (PORT d[10] (3946:3946:3946) (3862:3862:3862))
        (PORT d[11] (4764:4764:4764) (4711:4711:4711))
        (PORT d[12] (3937:3937:3937) (3733:3733:3733))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2712:2712:2712))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT d[0] (3118:3118:3118) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (4033:4033:4033))
        (PORT d[1] (3511:3511:3511) (3475:3475:3475))
        (PORT d[2] (1570:1570:1570) (1592:1592:1592))
        (PORT d[3] (3116:3116:3116) (3084:3084:3084))
        (PORT d[4] (4240:4240:4240) (4106:4106:4106))
        (PORT d[5] (3889:3889:3889) (3730:3730:3730))
        (PORT d[6] (4190:4190:4190) (4024:4024:4024))
        (PORT d[7] (3560:3560:3560) (3633:3633:3633))
        (PORT d[8] (5242:5242:5242) (4952:4952:4952))
        (PORT d[9] (4610:4610:4610) (4371:4371:4371))
        (PORT d[10] (1277:1277:1277) (1175:1175:1175))
        (PORT d[11] (4007:4007:4007) (3940:3940:3940))
        (PORT d[12] (2555:2555:2555) (2431:2431:2431))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4590:4590:4590) (4510:4510:4510))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2944:2944:2944) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1350:1350:1350))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1623:1623:1623) (1546:1546:1546))
        (PORT datad (735:735:735) (695:695:695))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1083:1083:1083))
        (PORT datab (1570:1570:1570) (1472:1472:1472))
        (PORT datac (1772:1772:1772) (1706:1706:1706))
        (PORT datad (988:988:988) (945:945:945))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1944:1944:1944) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1588:1588:1588) (1499:1499:1499))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1469:1469:1469) (1417:1417:1417))
        (PORT datac (4748:4748:4748) (4957:4957:4957))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1663:1663:1663) (1605:1605:1605))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (576:576:576))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (705:705:705))
        (PORT datab (376:376:376) (368:368:368))
        (PORT datac (637:637:637) (615:615:615))
        (PORT datad (414:414:414) (403:403:403))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (705:705:705))
        (PORT datab (460:460:460) (442:442:442))
        (PORT datac (576:576:576) (531:531:531))
        (PORT datad (658:658:658) (624:624:624))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\[13\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4855:4855:4855) (5061:5061:5061))
        (PORT datab (278:278:278) (354:354:354))
        (PORT datad (775:775:775) (809:809:809))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT asdata (1316:1316:1316) (1267:1267:1267))
        (PORT ena (1800:1800:1800) (1741:1741:1741))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT asdata (1486:1486:1486) (1394:1394:1394))
        (PORT ena (1800:1800:1800) (1741:1741:1741))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (819:819:819))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (748:748:748) (764:764:764))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3059:3059:3059))
        (PORT d[1] (2476:2476:2476) (2473:2473:2473))
        (PORT d[2] (1882:1882:1882) (1916:1916:1916))
        (PORT d[3] (4087:4087:4087) (4023:4023:4023))
        (PORT d[4] (3248:3248:3248) (3148:3148:3148))
        (PORT d[5] (2924:2924:2924) (2799:2799:2799))
        (PORT d[6] (2921:2921:2921) (2801:2801:2801))
        (PORT d[7] (4824:4824:4824) (4895:4895:4895))
        (PORT d[8] (3612:3612:3612) (3415:3415:3415))
        (PORT d[9] (3313:3313:3313) (3118:3118:3118))
        (PORT d[10] (2297:2297:2297) (2220:2220:2220))
        (PORT d[11] (3323:3323:3323) (3235:3235:3235))
        (PORT d[12] (2761:2761:2761) (2629:2629:2629))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4903:4903:4903) (4787:4787:4787))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (2599:2599:2599) (2561:2561:2561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (3784:3784:3784))
        (PORT d[1] (2227:2227:2227) (2244:2244:2244))
        (PORT d[2] (3710:3710:3710) (3651:3651:3651))
        (PORT d[3] (3065:3065:3065) (3015:3015:3015))
        (PORT d[4] (3254:3254:3254) (3163:3163:3163))
        (PORT d[5] (3865:3865:3865) (3624:3624:3624))
        (PORT d[6] (4222:4222:4222) (3993:3993:3993))
        (PORT d[7] (4114:4114:4114) (4168:4168:4168))
        (PORT d[8] (4314:4314:4314) (4109:4109:4109))
        (PORT d[9] (4207:4207:4207) (3960:3960:3960))
        (PORT d[10] (3216:3216:3216) (3123:3123:3123))
        (PORT d[11] (3590:3590:3590) (3385:3385:3385))
        (PORT d[12] (4260:4260:4260) (4028:4028:4028))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3702:3702:3702))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (3186:3186:3186) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3116:3116:3116))
        (PORT d[1] (1871:1871:1871) (1893:1893:1893))
        (PORT d[2] (3370:3370:3370) (3297:3297:3297))
        (PORT d[3] (3478:3478:3478) (3462:3462:3462))
        (PORT d[4] (2353:2353:2353) (2303:2303:2303))
        (PORT d[5] (3582:3582:3582) (3353:3353:3353))
        (PORT d[6] (3607:3607:3607) (3399:3399:3399))
        (PORT d[7] (4045:4045:4045) (4094:4094:4094))
        (PORT d[8] (3687:3687:3687) (3503:3503:3503))
        (PORT d[9] (3534:3534:3534) (3306:3306:3306))
        (PORT d[10] (2909:2909:2909) (2828:2828:2828))
        (PORT d[11] (2946:2946:2946) (2766:2766:2766))
        (PORT d[12] (3620:3620:3620) (3402:3402:3402))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3366:3366:3366))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (PORT d[0] (3796:3796:3796) (3693:3693:3693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3322:3322:3322))
        (PORT d[1] (2140:2140:2140) (2140:2140:2140))
        (PORT d[2] (2227:2227:2227) (2241:2241:2241))
        (PORT d[3] (3769:3769:3769) (3724:3724:3724))
        (PORT d[4] (3597:3597:3597) (3528:3528:3528))
        (PORT d[5] (3185:3185:3185) (3055:3055:3055))
        (PORT d[6] (3227:3227:3227) (3111:3111:3111))
        (PORT d[7] (3529:3529:3529) (3615:3615:3615))
        (PORT d[8] (3683:3683:3683) (3518:3518:3518))
        (PORT d[9] (3776:3776:3776) (3510:3510:3510))
        (PORT d[10] (2339:2339:2339) (2207:2207:2207))
        (PORT d[11] (3183:3183:3183) (3067:3067:3067))
        (PORT d[12] (4075:4075:4075) (3829:3829:3829))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4207:4207:4207))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (PORT d[0] (3592:3592:3592) (3562:3562:3562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1377:1377:1377))
        (PORT datab (2508:2508:2508) (2298:2298:2298))
        (PORT datac (1505:1505:1505) (1514:1514:1514))
        (PORT datad (1597:1597:1597) (1542:1542:1542))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1546:1546:1546))
        (PORT datab (1517:1517:1517) (1383:1383:1383))
        (PORT datac (2247:2247:2247) (2048:2048:2048))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2427:2427:2427))
        (PORT d[1] (1750:1750:1750) (1758:1758:1758))
        (PORT d[2] (2346:2346:2346) (2281:2281:2281))
        (PORT d[3] (2107:2107:2107) (2046:2046:2046))
        (PORT d[4] (2173:2173:2173) (2076:2076:2076))
        (PORT d[5] (1907:1907:1907) (1822:1822:1822))
        (PORT d[6] (3132:3132:3132) (2982:2982:2982))
        (PORT d[7] (3777:3777:3777) (3843:3843:3843))
        (PORT d[8] (2016:2016:2016) (1945:1945:1945))
        (PORT d[9] (2600:2600:2600) (2501:2501:2501))
        (PORT d[10] (2352:2352:2352) (2312:2312:2312))
        (PORT d[11] (2031:2031:2031) (1955:1955:1955))
        (PORT d[12] (2241:2241:2241) (2136:2136:2136))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4149:4149:4149) (4037:4037:4037))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (PORT d[0] (3233:3233:3233) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3458:3458:3458))
        (PORT d[1] (2187:2187:2187) (2230:2230:2230))
        (PORT d[2] (3424:3424:3424) (3391:3391:3391))
        (PORT d[3] (4180:4180:4180) (4151:4151:4151))
        (PORT d[4] (2958:2958:2958) (2876:2876:2876))
        (PORT d[5] (3864:3864:3864) (3623:3623:3623))
        (PORT d[6] (4215:4215:4215) (3985:3985:3985))
        (PORT d[7] (4139:4139:4139) (4191:4191:4191))
        (PORT d[8] (4340:4340:4340) (4126:4126:4126))
        (PORT d[9] (4174:4174:4174) (3928:3928:3928))
        (PORT d[10] (3183:3183:3183) (3090:3090:3090))
        (PORT d[11] (3615:3615:3615) (3408:3408:3408))
        (PORT d[12] (3980:3980:3980) (3755:3755:3755))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3691:3691:3691))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2262:2262:2262))
        (PORT d[0] (4132:4132:4132) (4036:4036:4036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1448:1448:1448))
        (PORT datab (1783:1783:1783) (1718:1718:1718))
        (PORT datac (1506:1506:1506) (1515:1515:1515))
        (PORT datad (1330:1330:1330) (1331:1331:1331))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2057:2057:2057))
        (PORT d[1] (2718:2718:2718) (2674:2674:2674))
        (PORT d[2] (3011:3011:3011) (2920:2920:2920))
        (PORT d[3] (2057:2057:2057) (1992:1992:1992))
        (PORT d[4] (1924:1924:1924) (1849:1849:1849))
        (PORT d[5] (2805:2805:2805) (2670:2670:2670))
        (PORT d[6] (3141:3141:3141) (2992:2992:2992))
        (PORT d[7] (3153:3153:3153) (3097:3097:3097))
        (PORT d[8] (2015:2015:2015) (1944:1944:1944))
        (PORT d[9] (2609:2609:2609) (2510:2510:2510))
        (PORT d[10] (2372:2372:2372) (2329:2329:2329))
        (PORT d[11] (2313:2313:2313) (2229:2229:2229))
        (PORT d[12] (1913:1913:1913) (1826:1826:1826))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (4052:4052:4052))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (2977:2977:2977) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (4646:4646:4646))
        (PORT d[1] (2522:2522:2522) (2523:2523:2523))
        (PORT d[2] (2217:2217:2217) (2241:2241:2241))
        (PORT d[3] (4468:4468:4468) (4413:4413:4413))
        (PORT d[4] (3326:3326:3326) (3265:3265:3265))
        (PORT d[5] (3926:3926:3926) (3785:3785:3785))
        (PORT d[6] (3908:3908:3908) (3778:3778:3778))
        (PORT d[7] (4176:4176:4176) (4246:4246:4246))
        (PORT d[8] (4635:4635:4635) (4440:4440:4440))
        (PORT d[9] (5110:5110:5110) (4805:4805:4805))
        (PORT d[10] (3217:3217:3217) (3034:3034:3034))
        (PORT d[11] (3832:3832:3832) (3708:3708:3708))
        (PORT d[12] (4417:4417:4417) (4162:4162:4162))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3982:3982:3982) (3908:3908:3908))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT d[0] (4242:4242:4242) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1381:1381:1381))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1823:1823:1823) (1750:1750:1750))
        (PORT datad (1496:1496:1496) (1416:1416:1416))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1617:1617:1617))
        (PORT datab (414:414:414) (413:413:413))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1331:1331:1331) (1319:1319:1319))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (765:765:765))
        (PORT datad (4175:4175:4175) (4423:4423:4423))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|initialPosition\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1330:1330:1330) (1270:1270:1270))
        (PORT ena (1405:1405:1405) (1358:1358:1358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (435:435:435) (475:475:475))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|addr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (705:705:705))
        (PORT datab (1556:1556:1556) (1474:1474:1474))
        (PORT datac (421:421:421) (410:410:410))
        (PORT datad (657:657:657) (622:622:622))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1354:1354:1354) (1296:1296:1296))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (628:628:628) (582:582:582))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1800:1800:1800) (1741:1741:1741))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT asdata (1270:1270:1270) (1266:1266:1266))
        (PORT ena (1800:1800:1800) (1741:1741:1741))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (979:979:979))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (980:980:980) (1029:1029:1029))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (587:587:587) (615:615:615))
        (PORT ena (1986:1986:1986) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (741:741:741) (727:727:727))
        (PORT ena (1986:1986:1986) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (1053:1053:1053) (1026:1026:1026))
        (PORT datad (757:757:757) (767:767:767))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (941:941:941) (890:890:890))
        (PORT ena (1986:1986:1986) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (580:580:580) (605:605:605))
        (PORT ena (1986:1986:1986) (1902:1902:1902))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (986:986:986))
        (PORT datab (1054:1054:1054) (1031:1031:1031))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1531:1531:1531) (1442:1442:1442))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT asdata (579:579:579) (604:604:604))
        (PORT ena (1531:1531:1531) (1442:1442:1442))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (338:338:338))
        (PORT datab (445:445:445) (479:479:479))
        (PORT datad (438:438:438) (464:464:464))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT asdata (1061:1061:1061) (1035:1035:1035))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT asdata (1041:1041:1041) (1010:1010:1010))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (369:369:369))
        (PORT datab (714:714:714) (728:728:728))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (930:930:930) (869:869:869))
        (PORT datad (706:706:706) (675:675:675))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1943:1943:1943))
        (PORT asdata (1664:1664:1664) (1605:1605:1605))
        (PORT ena (1765:1765:1765) (1650:1650:1650))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT asdata (1064:1064:1064) (1033:1033:1033))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (PORT datab (420:420:420) (448:448:448))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT asdata (1493:1493:1493) (1460:1460:1460))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1138:1138:1138) (1037:1037:1037))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|finalPosition\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1325:1325:1325) (1269:1269:1269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (362:362:362))
        (PORT datab (302:302:302) (371:371:371))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (669:669:669) (638:638:638))
        (PORT datad (686:686:686) (660:660:660))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (706:706:706))
        (PORT datab (416:416:416) (412:412:412))
        (PORT datad (273:273:273) (347:347:347))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.WAIT_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5336:5336:5336) (5596:5596:5596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (412:412:412))
        (PORT datac (445:445:445) (477:477:477))
        (PORT datad (262:262:262) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|state\.GET_ADDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5336:5336:5336) (5596:5596:5596))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|fetchReset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (364:364:364))
        (PORT datab (305:305:305) (385:385:385))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (4800:4800:4800) (5015:5015:5015))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (691:691:691))
        (PORT datac (459:459:459) (503:503:503))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|state\.END)
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|addrOut\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (455:455:455) (499:499:499))
        (PORT datad (873:873:873) (914:914:914))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (911:911:911) (913:913:913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3062:3062:3062))
        (PORT d[1] (2509:2509:2509) (2507:2507:2507))
        (PORT d[2] (1876:1876:1876) (1913:1913:1913))
        (PORT d[3] (4056:4056:4056) (4006:4006:4006))
        (PORT d[4] (3257:3257:3257) (3158:3158:3158))
        (PORT d[5] (2894:2894:2894) (2765:2765:2765))
        (PORT d[6] (2954:2954:2954) (2834:2834:2834))
        (PORT d[7] (2474:2474:2474) (2451:2451:2451))
        (PORT d[8] (3680:3680:3680) (3476:3476:3476))
        (PORT d[9] (3347:3347:3347) (3150:3150:3150))
        (PORT d[10] (2265:2265:2265) (2190:2190:2190))
        (PORT d[11] (3324:3324:3324) (3236:3236:3236))
        (PORT d[12] (2769:2769:2769) (2638:2638:2638))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5230:5230:5230) (5104:5104:5104))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT d[0] (2586:2586:2586) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4416:4416:4416))
        (PORT d[1] (2795:2795:2795) (2769:2769:2769))
        (PORT d[2] (2266:2266:2266) (2286:2286:2286))
        (PORT d[3] (4421:4421:4421) (4362:4362:4362))
        (PORT d[4] (2920:2920:2920) (2871:2871:2871))
        (PORT d[5] (3842:3842:3842) (3696:3696:3696))
        (PORT d[6] (3870:3870:3870) (3735:3735:3735))
        (PORT d[7] (3835:3835:3835) (3912:3912:3912))
        (PORT d[8] (4287:4287:4287) (4098:4098:4098))
        (PORT d[9] (4745:4745:4745) (4440:4440:4440))
        (PORT d[10] (3236:3236:3236) (3044:3044:3044))
        (PORT d[11] (3791:3791:3791) (3659:3659:3659))
        (PORT d[12] (4080:4080:4080) (3838:3838:3838))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3852:3852:3852) (3760:3760:3760))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (PORT d[0] (3934:3934:3934) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (4640:4640:4640))
        (PORT d[1] (2821:2821:2821) (2794:2794:2794))
        (PORT d[2] (1928:1928:1928) (1969:1969:1969))
        (PORT d[3] (4410:4410:4410) (4354:4354:4354))
        (PORT d[4] (2698:2698:2698) (2674:2674:2674))
        (PORT d[5] (3891:3891:3891) (3749:3749:3749))
        (PORT d[6] (3876:3876:3876) (3742:3742:3742))
        (PORT d[7] (4169:4169:4169) (4239:4239:4239))
        (PORT d[8] (4684:4684:4684) (4486:4486:4486))
        (PORT d[9] (4755:4755:4755) (4450:4450:4450))
        (PORT d[10] (3250:3250:3250) (3058:3058:3058))
        (PORT d[11] (3848:3848:3848) (3721:3721:3721))
        (PORT d[12] (4087:4087:4087) (3845:3845:3845))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (3883:3883:3883))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT d[0] (4263:4263:4263) (4228:4228:4228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1373:1373:1373))
        (PORT datab (1969:1969:1969) (1772:1772:1772))
        (PORT datac (1508:1508:1508) (1518:1518:1518))
        (PORT datad (2001:2001:2001) (1869:1869:1869))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3404:3404:3404))
        (PORT d[1] (2842:2842:2842) (2826:2826:2826))
        (PORT d[2] (1865:1865:1865) (1900:1900:1900))
        (PORT d[3] (3106:3106:3106) (3074:3074:3074))
        (PORT d[4] (3547:3547:3547) (3432:3432:3432))
        (PORT d[5] (3226:3226:3226) (3090:3090:3090))
        (PORT d[6] (3271:3271:3271) (3143:3143:3143))
        (PORT d[7] (2837:2837:2837) (2806:2806:2806))
        (PORT d[8] (3986:3986:3986) (3770:3770:3770))
        (PORT d[9] (3946:3946:3946) (3731:3731:3731))
        (PORT d[10] (2596:2596:2596) (2510:2510:2510))
        (PORT d[11] (3636:3636:3636) (3535:3535:3535))
        (PORT d[12] (3074:3074:3074) (2934:2934:2934))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5543:5543:5543) (5401:5401:5401))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (3777:3777:3777) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1114:1114:1114))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1508:1508:1508) (1517:1517:1517))
        (PORT datad (881:881:881) (790:790:790))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1769:1769:1769))
        (PORT d[1] (3415:3415:3415) (3362:3362:3362))
        (PORT d[2] (1704:1704:1704) (1663:1663:1663))
        (PORT d[3] (2059:2059:2059) (1999:1999:1999))
        (PORT d[4] (2570:2570:2570) (2469:2469:2469))
        (PORT d[5] (3483:3483:3483) (3318:3318:3318))
        (PORT d[6] (1390:1390:1390) (1352:1352:1352))
        (PORT d[7] (2783:2783:2783) (2744:2744:2744))
        (PORT d[8] (1703:1703:1703) (1632:1632:1632))
        (PORT d[9] (1407:1407:1407) (1369:1369:1369))
        (PORT d[10] (2340:2340:2340) (2303:2303:2303))
        (PORT d[11] (1363:1363:1363) (1320:1320:1320))
        (PORT d[12] (1299:1299:1299) (1248:1248:1248))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (4067:4067:4067))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (2434:2434:2434) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4796:4796:4796) (4386:4386:4386))
        (PORT d[1] (2798:2798:2798) (2768:2768:2768))
        (PORT d[2] (2249:2249:2249) (2265:2265:2265))
        (PORT d[3] (3488:3488:3488) (3464:3464:3464))
        (PORT d[4] (3331:3331:3331) (3273:3273:3273))
        (PORT d[5] (3532:3532:3532) (3391:3391:3391))
        (PORT d[6] (3559:3559:3559) (3440:3440:3440))
        (PORT d[7] (3826:3826:3826) (3902:3902:3902))
        (PORT d[8] (4308:4308:4308) (4119:4119:4119))
        (PORT d[9] (4389:4389:4389) (4090:4090:4090))
        (PORT d[10] (2932:2932:2932) (2756:2756:2756))
        (PORT d[11] (3493:3493:3493) (3375:3375:3375))
        (PORT d[12] (3771:3771:3771) (3545:3545:3545))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (3904:3904:3904))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT d[0] (4270:4270:4270) (3974:3974:3974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3486:3486:3486))
        (PORT d[1] (2219:2219:2219) (2234:2234:2234))
        (PORT d[2] (3988:3988:3988) (3891:3891:3891))
        (PORT d[3] (3817:3817:3817) (3799:3799:3799))
        (PORT d[4] (2957:2957:2957) (2875:2875:2875))
        (PORT d[5] (3870:3870:3870) (3626:3626:3626))
        (PORT d[6] (3875:3875:3875) (3650:3650:3650))
        (PORT d[7] (4150:4150:4150) (4199:4199:4199))
        (PORT d[8] (4048:4048:4048) (3855:3855:3855))
        (PORT d[9] (4166:4166:4166) (3919:3919:3919))
        (PORT d[10] (3207:3207:3207) (3113:3113:3113))
        (PORT d[11] (3581:3581:3581) (3375:3375:3375))
        (PORT d[12] (3998:3998:3998) (3774:3774:3774))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3673:3673:3673))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (4105:4105:4105) (4012:4012:4012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1555:1555:1555))
        (PORT datab (2192:2192:2192) (2009:2009:2009))
        (PORT datac (1430:1430:1430) (1406:1406:1406))
        (PORT datad (1329:1329:1329) (1330:1330:1330))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2361:2361:2361))
        (PORT d[1] (3076:3076:3076) (3033:3033:3033))
        (PORT d[2] (2024:2024:2024) (1971:1971:1971))
        (PORT d[3] (1780:1780:1780) (1734:1734:1734))
        (PORT d[4] (2231:2231:2231) (2146:2146:2146))
        (PORT d[5] (3125:3125:3125) (2978:2978:2978))
        (PORT d[6] (3469:3469:3469) (3312:3312:3312))
        (PORT d[7] (3471:3471:3471) (3555:3555:3555))
        (PORT d[8] (1973:1973:1973) (1895:1895:1895))
        (PORT d[9] (2963:2963:2963) (2856:2856:2856))
        (PORT d[10] (2593:2593:2593) (2526:2526:2526))
        (PORT d[11] (2362:2362:2362) (2278:2278:2278))
        (PORT d[12] (2246:2246:2246) (2158:2158:2158))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3715:3715:3715))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT d[0] (2978:2978:2978) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|rom\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (904:904:904))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1227:1227:1227) (1153:1153:1153))
        (PORT datad (1330:1330:1330) (1331:1331:1331))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1355:1355:1355))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2034:2034:2034) (2000:2000:2000))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|ftMem\|dataOut\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|finalPosition\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (685:685:685) (704:704:704))
        (PORT datad (4176:4176:4176) (4423:4423:4423))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|dataOut\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (911:911:911) (911:911:911))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|dataOut\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4745:4745:4745) (4975:4975:4975))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (729:729:729) (737:737:737))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1619:1619:1619) (1543:1543:1543))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT asdata (1315:1315:1315) (1266:1266:1266))
        (PORT ena (1341:1341:1341) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|dataOut\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1427:1427:1427) (1319:1319:1319))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (587:587:587) (615:615:615))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|memoInt\|dataOut\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (631:631:631) (585:585:585))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1341:1341:1341) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1621:1621:1621) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\[19\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (929:929:929))
        (PORT datab (372:372:372) (473:473:473))
        (PORT datac (762:762:762) (790:790:790))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (739:739:739) (725:725:725))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4744:4744:4744) (4973:4973:4973))
        (PORT datab (478:478:478) (511:511:511))
        (PORT datad (701:701:701) (702:702:702))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (631:631:631))
        (PORT datad (622:622:622) (587:587:587))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (509:509:509))
        (PORT datab (373:373:373) (475:475:475))
        (PORT datac (762:762:762) (790:790:790))
        (PORT datad (671:671:671) (668:668:668))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1621:1621:1621) (1542:1542:1542))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (830:830:830))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (740:740:740) (751:751:751))
        (PORT datad (340:340:340) (434:434:434))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (797:797:797))
        (PORT datab (374:374:374) (475:475:475))
        (PORT datac (763:763:763) (791:791:791))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (804:804:804))
        (PORT datab (1002:1002:1002) (984:984:984))
        (PORT datac (689:689:689) (682:682:682))
        (PORT datad (660:660:660) (657:657:657))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (809:809:809))
        (PORT datab (1003:1003:1003) (986:986:986))
        (PORT datac (435:435:435) (458:458:458))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (799:799:799))
        (PORT datab (276:276:276) (351:351:351))
        (PORT datac (719:719:719) (716:716:716))
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (800:800:800))
        (PORT datab (1000:1000:1000) (982:982:982))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (801:801:801))
        (PORT datab (275:275:275) (349:349:349))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (968:968:968) (946:946:946))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (548:548:548))
        (PORT datab (502:502:502) (527:527:527))
        (PORT datac (832:832:832) (853:853:853))
        (PORT datad (344:344:344) (439:439:439))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (547:547:547))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (837:837:837) (858:858:858))
        (PORT datad (350:350:350) (447:447:447))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|memoInt\|dataOut\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1108:1108:1108) (1072:1072:1072))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (891:891:891))
        (PORT datab (373:373:373) (477:477:477))
        (PORT datac (235:235:235) (307:307:307))
        (PORT datad (448:448:448) (479:479:479))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (469:469:469) (515:515:515))
        (PORT datac (831:831:831) (852:852:852))
        (PORT datad (343:343:343) (438:438:438))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (971:971:971))
        (PORT datab (268:268:268) (338:338:338))
        (PORT datac (839:839:839) (861:861:861))
        (PORT datad (353:353:353) (450:450:450))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1007:1007:1007))
        (PORT datab (266:266:266) (337:337:337))
        (PORT datac (833:833:833) (853:853:853))
        (PORT datad (345:345:345) (441:441:441))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (686:686:686))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (831:831:831) (851:851:851))
        (PORT datad (342:342:342) (437:437:437))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (724:724:724))
        (PORT datab (374:374:374) (476:476:476))
        (PORT datac (764:764:764) (793:793:793))
        (PORT datad (434:434:434) (455:455:455))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (512:512:512))
        (PORT datab (371:371:371) (472:472:472))
        (PORT datac (757:757:757) (783:783:783))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (370:370:370) (471:471:471))
        (PORT datac (755:755:755) (781:781:781))
        (PORT datad (730:730:730) (746:746:746))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (821:821:821))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (747:747:747) (764:764:764))
        (PORT datad (337:337:337) (430:430:430))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (370:370:370) (471:471:471))
        (PORT datac (756:756:756) (783:783:783))
        (PORT datad (433:433:433) (456:456:456))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5046:5046:5046) (5311:5311:5311))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (799:799:799))
        (PORT datab (1000:1000:1000) (982:982:982))
        (PORT datac (432:432:432) (454:454:454))
        (PORT datad (681:681:681) (666:666:666))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (275:275:275) (349:349:349))
        (PORT datac (739:739:739) (763:763:763))
        (PORT datad (969:969:969) (946:946:946))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (810:810:810))
        (PORT datab (1004:1004:1004) (986:986:986))
        (PORT datac (241:241:241) (315:315:315))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (754:754:754))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (744:744:744) (769:769:769))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5293:5293:5293) (5539:5539:5539))
        (PORT ena (1889:1889:1889) (1786:1786:1786))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (547:547:547))
        (PORT datab (387:387:387) (493:493:493))
        (PORT datac (838:838:838) (860:860:860))
        (PORT datad (427:427:427) (463:463:463))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (548:548:548))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datac (829:829:829) (849:849:849))
        (PORT datad (340:340:340) (435:435:435))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (376:376:376) (481:481:481))
        (PORT datac (830:830:830) (850:850:850))
        (PORT datad (448:448:448) (478:478:478))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (740:740:740))
        (PORT datab (266:266:266) (337:337:337))
        (PORT datac (834:834:834) (855:855:855))
        (PORT datad (347:347:347) (443:443:443))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (970:970:970))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (835:835:835) (856:856:856))
        (PORT datad (348:348:348) (444:444:444))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (901:901:901))
        (PORT datab (384:384:384) (490:490:490))
        (PORT datac (929:929:929) (970:970:970))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|codecInt\|dataBuffer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (676:676:676) (687:687:687))
        (PORT datac (840:840:840) (861:861:861))
        (PORT datad (354:354:354) (451:451:451))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|codecInt\|dataBuffer\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (5238:5238:5238) (5482:5482:5482))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (644:644:644) (728:728:728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
)
