 Timing Path to counter_reg[6]/D 
  
 Path Start Point : counter_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    clk                         Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                                   | 
|    counter_reg[6]/CK DFF_X1    Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    counter_reg[6]/Q  DFF_X1    Fall  0.2100 0.1120 0.0120 1.7175   5.61984  7.33734           4       50.6669                | 
|    i_0_0_11/C1       AOI221_X1 Fall  0.2100 0.0000 0.0120          1.38349                                                   | 
|    i_0_0_11/ZN       AOI221_X1 Rise  0.2430 0.0330 0.0220 0.481585 1.06234  1.54393           1       50.6669                | 
|    counter_reg[6]/D  DFF_X1    Rise  0.2430 0.0000 0.0220          1.14029                                                   | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    counter_reg[6]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0340 0.1320 | 
| data required time                       |  0.1320        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1320        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1110        | 
-------------------------------------------------------------


 Timing Path to counter_reg[0]/D 
  
 Path Start Point : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                                 | 
|    counter_reg[0]/CK DFF_X1  Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    counter_reg[0]/Q  DFF_X1  Fall  0.2130 0.1150 0.0140 1.6223   7.94458  9.56688           4       50.6669                | 
|    i_0_0_5/A2        NOR2_X1 Fall  0.2130 0.0000 0.0140          1.56385                                                   | 
|    i_0_0_5/ZN        NOR2_X1 Rise  0.2430 0.0300 0.0160 0.644624 1.06234  1.70697           1       50.6669                | 
|    counter_reg[0]/D  DFF_X1  Rise  0.2430 0.0000 0.0160          1.14029                                                   | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    counter_reg[0]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0270 0.1250 | 
| data required time                       |  0.1250        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1250        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1180        | 
-------------------------------------------------------------


 Timing Path to negative_reg/D 
  
 Path Start Point : negative_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : negative_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    clk                       Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                                 | 
|    negative_reg/CK DFF_X1    Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    negative_reg/Q  DFF_X1    Rise  0.2120 0.1140 0.0120 0.86697  2.95929  3.82626           2       50.6669                | 
|    i_0_0_409/A     INV_X1    Rise  0.2120 0.0000 0.0120          1.70023                                                   | 
|    i_0_0_409/ZN    INV_X1    Fall  0.2230 0.0110 0.0070 0.657072 2.95554  3.61261           2       50.6669                | 
|    i_0_0_12/C1     AOI211_X1 Fall  0.2230 0.0000 0.0070          1.40282                                                   | 
|    i_0_0_12/ZN     AOI211_X1 Rise  0.2590 0.0360 0.0300 0.588627 1.06234  1.65097           1       50.6669                | 
|    negative_reg/D  DFF_X1    Rise  0.2590 0.0000 0.0300          1.14029                                                   | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to negative_reg/CK 


---------------------------------------------------------------------------------------------------------------------------
| Pin                Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    negative_reg/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
---------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0350 0.1330 | 
| data required time                       |  0.1330        | 
|                                          |                | 
| data arrival time                        |  0.2590        | 
| data required time                       | -0.1330        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1260        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[0]/D 
  
 Path Start Point : A_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin              Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    clk                    Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                              | 
|    A_r_reg[0]/CK DFF_X1   Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    A_r_reg[0]/Q  DFF_X1   Rise  0.2080 0.1100 0.0090 0.491283 1.50384  1.99512           1       54.0597                | 
|    i_0_0_333/A1  AOI22_X1 Rise  0.2080 0.0000 0.0090          1.68751                                                   | 
|    i_0_0_333/ZN  AOI22_X1 Fall  0.2260 0.0180 0.0110 0.941978 2.97694  3.91892           2       54.0597                | 
|    i_0_0_332/A2  NOR2_X1  Fall  0.2260 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_332/ZN  NOR2_X1  Rise  0.2520 0.0260 0.0130 0.170352 1.06234  1.23269           1       54.0597                | 
|    A_r_reg[0]/D  DFF_X1   Rise  0.2520 0.0000 0.0130          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    A_r_reg[0]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0270 0.1250 | 
| data required time                       |  0.1250        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1250        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1270        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[4]/D 
  
 Path Start Point : B_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : B_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                               | 
|    B_r_reg[5]/CK DFF_X1    Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    B_r_reg[5]/Q  DFF_X1    Rise  0.2080 0.1100 0.0090 0.512577 1.40277  1.91534           1       57.2098                | 
|    i_0_0_277/A1  AOI222_X1 Rise  0.2080 0.0000 0.0090          1.63668                                                   | 
|    i_0_0_277/ZN  AOI222_X1 Fall  0.2270 0.0190 0.0110 0.559728 3.1132   3.67293           2       57.2098                | 
|    i_0_0_176/A2  NOR2_X1   Fall  0.2270 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_176/ZN  NOR2_X1   Rise  0.2530 0.0260 0.0130 0.170352 1.06234  1.23269           1       57.2098                | 
|    B_r_reg[4]/D  DFF_X1    Rise  0.2530 0.0000 0.0130          1.14029                                                   | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    B_r_reg[4]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0270 0.1250 | 
| data required time                       |  0.1250        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1250        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1280        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[9]/D 
  
 Path Start Point : A_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    clk                     Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                               | 
|    A_r_reg[9]/CK DFF_X1    Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    A_r_reg[9]/Q  DFF_X1    Rise  0.2080 0.1100 0.0090 0.328536 1.40277  1.7313            1       56.1032                | 
|    i_0_0_351/A1  AOI222_X1 Rise  0.2080 0.0000 0.0090          1.63668                                                   | 
|    i_0_0_351/ZN  AOI222_X1 Fall  0.2260 0.0180 0.0110 0.462384 2.97694  3.43932           2       56.1032                | 
|    i_0_0_350/A2  NOR2_X1   Fall  0.2260 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_350/ZN  NOR2_X1   Rise  0.2530 0.0270 0.0140 0.357435 1.06234  1.41978           1       56.1032                | 
|    A_r_reg[9]/D  DFF_X1    Rise  0.2530 0.0000 0.0140          1.14029                                                   | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------
| Pin              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    clk                  Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    A_r_reg[9]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0270 0.1250 | 
| data required time                       |  0.1250        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1250        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1280        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[13]/D 
  
 Path Start Point : A_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                                | 
|    A_r_reg[13]/CK DFF_X1    Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    A_r_reg[13]/Q  DFF_X1    Rise  0.2080 0.1100 0.0090 0.530829 1.40277  1.93359           1       60.1217                | 
|    i_0_0_359/A1   AOI222_X1 Rise  0.2080 0.0000 0.0090          1.63668                                                   | 
|    i_0_0_359/ZN   AOI222_X1 Fall  0.2260 0.0180 0.0110 0.635778 2.97694  3.61272           2       60.1217                | 
|    i_0_0_358/A2   NOR2_X1   Fall  0.2260 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_358/ZN   NOR2_X1   Rise  0.2540 0.0280 0.0150 0.444132 1.06234  1.50647           1       60.1217                | 
|    A_r_reg[13]/D  DFF_X1    Rise  0.2540 0.0000 0.0150          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    A_r_reg[13]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0270 0.1250 | 
| data required time                       |  0.1250        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1250        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1290        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[17]/D 
  
 Path Start Point : A_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                                | 
|    A_r_reg[17]/CK DFF_X1    Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    A_r_reg[17]/Q  DFF_X1    Rise  0.2080 0.1100 0.0090 0.685971 1.40277  2.08874           1       60.1217                | 
|    i_0_0_367/A1   AOI222_X1 Rise  0.2080 0.0000 0.0090          1.63668                                                   | 
|    i_0_0_367/ZN   AOI222_X1 Fall  0.2270 0.0190 0.0110 0.720533 2.97694  3.69747           2       60.1217                | 
|    i_0_0_366/A2   NOR2_X1   Fall  0.2270 0.0000 0.0110          1.56385                                                   | 
|    i_0_0_366/ZN   NOR2_X1   Rise  0.2540 0.0270 0.0140 0.357435 1.06234  1.41978           1       60.1217                | 
|    A_r_reg[17]/D  DFF_X1    Rise  0.2540 0.0000 0.0140          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    A_r_reg[17]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0270 0.1250 | 
| data required time                       |  0.1250        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1250        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1290        | 
-------------------------------------------------------------


 Timing Path to A_r_reg[20]/D 
  
 Path Start Point : A_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                                | 
|    A_r_reg[20]/CK DFF_X1    Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    A_r_reg[20]/Q  DFF_X1    Rise  0.2080 0.1100 0.0090 0.628163 1.40277  2.03093           1       53.9088                | 
|    i_0_0_373/A1   AOI222_X1 Rise  0.2080 0.0000 0.0090          1.63668                                                   | 
|    i_0_0_373/ZN   AOI222_X1 Fall  0.2270 0.0190 0.0120 0.859365 2.97694  3.8363            2       53.9088                | 
|    i_0_0_372/A2   NOR2_X1   Fall  0.2270 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_372/ZN   NOR2_X1   Rise  0.2540 0.0270 0.0130 0.170352 1.06234  1.23269           1       53.9088                | 
|    A_r_reg[20]/D  DFF_X1    Rise  0.2540 0.0000 0.0130          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_r_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    A_r_reg[20]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0270 0.1250 | 
| data required time                       |  0.1250        | 
|                                          |                | 
| data arrival time                        |  0.2540        | 
| data required time                       | -0.1250        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1290        | 
-------------------------------------------------------------


 Timing Path to B_r_reg[21]/D 
  
 Path Start Point : B_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : B_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin               Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.7070 69.7576  89.8809  159.639           104     53.9088  c    K        | 
| Data Path:                                                                                                                | 
|    B_r_reg[22]/CK DFF_X1    Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
|    B_r_reg[22]/Q  DFF_X1    Rise  0.2080 0.1100 0.0090 0.231192 1.40277  1.63396           1       57.6869                | 
|    i_0_0_311/A1   AOI222_X1 Rise  0.2080 0.0000 0.0090          1.63668                                                   | 
|    i_0_0_311/ZN   AOI222_X1 Fall  0.2270 0.0190 0.0120 0.73988  3.1132   3.85309           2       57.6869                | 
|    i_0_0_193/A2   NOR2_X1   Fall  0.2270 0.0000 0.0120          1.56385                                                   | 
|    i_0_0_193/ZN   NOR2_X1   Rise  0.2550 0.0280 0.0140 0.415233 1.06234  1.47758           1       57.6869                | 
|    B_r_reg[21]/D  DFF_X1    Rise  0.2550 0.0000 0.0140          1.14029                                                   | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_r_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    clk                   Rise  0.0000 0.0000 0.7070 69.7576  99.6265  169.384           104     53.9088  c    K        | 
|    B_r_reg[21]/CK DFF_X1 Rise  0.0980 0.0980 0.2480          0.949653                                    L             | 
--------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock ideal network latency       |  0.0980 0.0980 | 
| library hold check                       |  0.0270 0.1250 | 
| data required time                       |  0.1250        | 
|                                          |                | 
| data arrival time                        |  0.2550        | 
| data required time                       | -0.1250        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1300        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 373M, CVMEM - 1855M, PVMEM - 2637M)
