# yaml-language-server: $schema=https://carapace.sh/schemas/command.json
name: commands
description: list all command names
documentation:
    command: |-
        [AI] The term "wire commands" is not a standard command in electronics design automation or digital logic design. It may refer to specific commands used in certain hardware description languages (HDL) or electronic design automation (EDA) tools for configuring interconnections between different components in a circuit. For instance, in Verilog, "wire" is a keyword used to declare an unidirectional signal without assigning it any value, allowing other parts of the design to drive it. In VHDL, a similar construct is a "signal" declared as "constant" or "uninitialized."

        For more context-specific information on wire commands in various EDA tools and HDLs, consult their respective user manuals or documentation.
