# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../MIPSIV.srcs/sources_1/new" \
"../../../../MIPSIV.srcs/sources_1/new/Control.v" \
"../../../../MIPSIV.srcs/sources_1/new/ID_top.v" \
"../../../../MIPSIV.srcs/sources_1/new/Registers.v" \
"../../../../MIPSIV.srcs/sources_1/new/Sign_extend.v" \
"../../../../MIPSIV.srcs/sim_1/new/test_bench_ID.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
