[1] Bulent Abali, Hubertus Franke, Xiaowei Shen, Dan E. Poff, and T. Basil Smith.
2001. Performance of hardware compressed main memory. In High-Performance
Computer Architecture, 2001. HPCA. The Seventh International Symposium on.
73-81. https://doi.org/10.1109/HPCA.2001.903253

[2] Anant Agarwal, John Hennessy, and Mark Horowitz. 1988. Cache Performance
of Operating System and Multiprogramming Workloads. ACM Trans. Comput.
Syst. 6, 4 (Nov. 1988), 393-431. https://doi.org/10.1145/48012.48037

[3] Anant Agarwal and Steven D. Pudar. 1993. Column-associative Caches: A
Technique For Reducing The Miss Rate Of Direct-mapped Caches. In Proceedings
of the 20th Annual International Symposium on Computer Architecture. 179-190.
https://doi.org/10.1 109/ISCA. 1993.698559

[4] Alaa R. Alameldeen and David A. Wood. 2004. Adaptive Cache Compression
for High-Performance Processors. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA ’04). IEEE Computer Society,
Washington, DC, USA, 212-. http://dl.acm.org/citation.cfm?id=998680.10067 19
[5] Alaa R Alameldeen and David A Wood. 2004. Frequent pattern compression: A
significance-based compression scheme for L2 caches. Dept. Comp. Scie., Univ.
Wisconsin-Madison, Tech. Rep 1500 (2004).

[6] Angelos Arelakis, Fredrik Dahlgren, and Per Stenstrom. 2015. HyComp: A
Hybrid Cache Compression Method for Selection of Data-type-specific Compression Methods. In Proceedings of the 48th International Symposium on
Microarchitecture (MICRO-48). ACM, New York, NY, USA, 38-49. https:
//doi.org/10.1145/2830772.2830823

[7] Angelos Arelakis and Per Stenstrom. 2014, SC2: A statistical compression cache
scheme. In Computer Architecture (ISCA), 2014 ACM/IEEE 41st International
Symposium on. 145-156. https://doi.org/10.1109/ISCA.2014.6853231
[8] Seungcheol Baek, Hyung Gyu Lee, Chrysostomos Nicopoulos, and Jongman
Kim. 2014. Designing Hybrid DRAM/PCM Main Memory Systems Utilizing
Dual-Phase Compression. ACM Trans. Des. Autom. Electron. Syst. 20, 1, Article
11 (Nov. 2014), 31 pages. https://doi.org/10.1145/2658989

[9] Scott Beamer, Krste Asanovic, and David A. Patterson. 2015. The GAP Benchmark Suite. CoRR abs/1508.03619 (2015). http://arxiv.org/abs/1508.03619
[10] Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, S Pugsley,
A Udipi, Ali Shafiee, Kshitij Sudan, Manu Awasthi, and Zeshan Chishti. 2012.
Usimm: the utah simulated memory module. University of Utah, Tech. Rep
(2012).

[11] Xi Chen, Lei Yang, Robert P. Dick, Li Shang, and Haris Lekatsas. 2010, C-pack:
A High-performance Microprocessor Cache Compression Algorithm. IEEE Trans.
Very Large Scale Integr. Syst. 18, 8 (Aug. 2010), 1196-1208. https://doi.org/10.
1109/TVLSI.2009.2020989

[12] Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2014. CAMEO: A
Two-Level Memory Organization with Capacity of Main Memory and Flexibility
of Hardware-Managed Cache. In 2014 47th Annual IEEE/ACM International
Symposium on Microarchitecture. 1-12. https://doi.org/10.1109/MICRO.2014.63
[13] Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2015. BATMAN:
Maximizing Bandwidth Utilization of Hybrid Memory Systems. Technical Report
TR-CARET-2015-01. School of Electrical and Computer Engineering, Georgia
Institute of Technology, Atlanta, Georgia. 12 pages. http://www. jaleels.org/ajaleel/
publications/techreport-BATMAN. pdf

[14] Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2015. BEAR: Techniques for Mitigating Bandwidth Bloat in Gigascale DRAM Caches. In Proceedings of the 42Nd Annual International Symposium on Computer Architecture (ISCA ’15). ACM, New York, NY, USA, 198-210. https://doi.org/10.1145/
2749469 .2750387

[15] Chiachen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2016. CANDY:
Enabling coherent DRAM caches for multi-node systems. In 2016 49th Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO). 1-13. https:
//doi.org/10.1109/MICRO.2016.7783738

[16] Yu Du, Miao Zhou, Bruce Childers, Rami Melhem, and Daniel Mossé. 2013.
Delta-compressed Caching for Overcoming the Write Bandwidth Limitation of
Hybrid Main Memory. ACM Trans. Archit. Code Optim. 9, 4, Article 55 (Jan.
2013), 20 pages. https://doi.org/10.1145/2400682.2400714

[17] Julien Dusser, Thomas Piquet, and André Seznec. 2009. Zero-content Augmented
Caches. In Proceedings of the 23rd International Conference on Supercomputing
(ICS ’09). ACM, New York, NY, USA, 46-55. https://doi.org/10.1145/1542275.
1542288

[18] Magnus Ekman and Per Stenstrom. 2005. A Robust Main-Memory Compression
Scheme. In Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA ’05). IEEE Computer Society, Washington, DC, USA,
74-85. https://doi.org/10.1109/ISCA.2005.6

[19] Sean Franey and Mikko Lipasti. 2015. Tag tables. In 2015 IEEE 21st International
Symposium on High Performance Computer Architecture (HPCA).514—525. https:
//doi.org/10.1109/HPCA.2015.7056059

[20] Jayesh Gaur, Alaa R. Alameldeen, and Sreenivas Subramoney. 2016. BaseVictim Compression: An Opportunistic Cache Compression Architecture. In 2016
ACMHAEEE 43rd Annual International Symposium on Computer Architecture
(ISCA). 317-328. https://doi.org/10.1109/ISCA.2016.36

[21] Djordje Jevdjic, Gabriel H. Loh, Cansu Kaynak, and Babak Falsafi. 2014. Unison
Cache: A Scalable and Effective Die-Stacked DRAM Cache. In 2014 47th Annual
IEEE/ACM International Symposium on Microarchitecture. 25-37. https://doi.
org/10.1109/MICRO.2014.51

[22] Djordje Jevdjic, Stavros Volos, and Babak Falsafi. 2013. Die-stacked DRAM
Caches for Servers: Hit Ratio, Latency, or Bandwidth? Have It All with Footprint
Cache. In Proceedings of the 40th Annual International Symposium on Computer
Architecture (ISCA ’13). ACM, New York, NY, USA, 404-415. https://doi.org/
10.1145/2485922.2485957

[23] Jungrae Kim, Micahel Sullivan, Esha Choukse, and Mattan Erez. 2016. BitPlane Compression: Transforming Data for Better Compression in Many-Core
Architectures. In 2016 ACMAEEE 43rd Annual International Symposium on
Computer Architecture (ISCA). 329-340. https://doi.org/10.1109/ISCA.2016.37
[24] Gabriel H. Loh and Mark D. Hill. 2011. Efficiently Enabling Conventional Block
Sizes for Very Large Die-stacked DRAM Caches. In Proceedings of the 44th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-44).
ACM, New York, NY, USA, 454-464. https://doi.org/10.1145/2155620.2155673
Micron. 2013. HMC Gen2. Micron (2013). http:/Awww.micron.com/products/
hybrid-memory-cube

[25] Tri M. Nguyen and David Wentzlaff. 2015. MORC: A Manycore-oriented
Compressed Cache. In Proceedings of the 48th International Symposium on
Microarchitecture (MICRO-48). ACM, New York, NY, USA, 76-88. https:
/Aoi.org/10.1145/2830772.2830828

[26] Shingo Ohya. 2016. Skewed Compressed DRAM Cache Ni Yori. (2016).
Biswabandan Panda and André Seznec Seznec. 2016. Dictionary sharing: An
efficient cache compression scheme for compressed caches. In 2016 49th Annual
IEEE/ACM International Symposium on Microarchitecture (MICRO). 1-12. https:
/Aoi.org/10.1109/MICRO.2016.7783704

[27] H. Patil, R. Cohn, M. Charney, R. Kapoor, A. Sun, and A. Karunanidhi. 2004, Pinpointing Representative Portions of Large Intel Itanium Programs with Dynamic
Instrumentation. In Microarchitecture, 2004. MICRO-37 2004. 37th International
Symposium on. 81-92. https://doi.org/10.1109/MICRO.2004.28

[28] Gennady Pekhimenko, Vivek Seshadri, Yoongu Kim, Hongyi Xin, Onur Mutlu,
Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry. 2013. Linearly
Compressed Pages: A Low-complexity, Low-latency Main Memory Compression
Framework. In Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-46), ACM, New York, NY, USA, 172-184.
https://doi.org/10.1145/2540708.2540724

[29] Gennady Pekhimenko, Vivek Seshadri, Onur Mutlu, Michael A. Kozuch, Phillip B.
Gibbons, and Todd C. Mowry. 2012. Base-delta-immediate compression: Practical
data compression for on-chip caches. In 2012 21st International Conference on
Parallel Architectures and Compilation Techniques (PACT). 377-388.
[30] Moinuddin K. Qureshi and Gabriel H. Loh. 2012. Fundamental Latency Trade-off
in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a
Simple and Practical Design. In Proceedings of the 2012 45th Annual IEEE/ACM
International Symposium on Microarchitecture (MICRO-45). TEEE Computer
Society, Washington, DC, USA, 235-246. https://doi.org/10.1109/MICRO.2012.
30

[31] Daniel Sanchez and Christos Kozyrakis. 2010. The ZCache: Decoupling Ways
and Associativity. In 2010 43rd Annual IEEE/ACM International Symposium on
Microarchitecture. 187-198. https://doi.org/10.1109/MICRO.2010.20

[32] Somayeh Sardashti, André Seznec, and David A. Wood. 2014. Skewed Compressed Caches. In 2014 47th Annual IEEE/ACM International Symposium on
Microarchitecture. 331-342. https://doi.org/10.1109/MICRO.2014.41

[33] Somayeh Sardashti and David A. Wood. 2013. Decoupled compressed cache:
Exploiting spatial locality for energy-optimized compressed caching. In 20/3
46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
62-73.

[34] Vijay Sathish, Michael J. Schulte, and Nam Sung Kim. 2012. Lossless and Lossy
Memory I/O Link Compression for Improving Performance of GPGPU Workloads.
In Proceedings of the 21st International Conference on Parallel Architectures
and Compilation Techniques (PACT ’12). ACM, New York, NY, USA, 325-334.
https://doi.org/10.1145/2370816.2370864

[35] André Seznec. 1993. A case For Two-way Skewed-associative Caches. In Proceedings of the 20th Annual International Symposium on Computer Architecture.
169-178. https://doi.org/10.1109/ISCA.1993.698558

[36] Ali Shafiee, Meysam Taassori, Rajeev Balasubramonian, and Al Davis. 2014.
MemZip: Exploring unconventional benefits from memory compression. In 20/4
JEEE 20th International Symposium on High Performance Computer Architecture
(HPCA). 638-649. https://doi.org/10.1109/HPCA.2014.6835972

[37] Jaewoong Sim, Gabriel Loh, Hyesoon Kim, Mike OConnor, and Mithuna Thottethodi. 2012. A Mostly-Clean DRAM Cache for Effective Hit Speculation and
Self-Balancing Dispatch. In 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture. 247-257. https://doi.org/10.1109/MICRO.2012.31
[38] Avinash Sodani, Roger Gramunt, Jesus Corbal, Ho-Seop Kim, Krishna Vinod,
Sundaram Chinthamani, Steven Hutsell, Rajat Agarwal, and Yen-Chen Liu. 2016.
Knights Landing: Second-Generation Intel Xeon Phi Product. JEEE Micro 36, 2
(Mar 2016), 34-46. https://doi.org/10.1109/MM.2016.25

[39] JEDEC Standard. 2013. High bandwidth memory (hbm) dram. JESD235 (2013).
[40] Youtao Zhang, Jun Yang, and Rajiv Gupta. 2000. Frequent Value Locality and
Value-centric Data Cache Design. In Proceedings of the Ninth International
Conference on Architectural Support for Programming Languages and Operating
Systems (ASPLOS IX). ACM, New York, NY, USA, 150-159. https://doi.org/10.
1145/378993.379235