<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>
defines: 
time_elapsed: 1.664s
ram usage: 45848 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyqp4ha7w/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_CPU --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:9</a>: No timescale set for &#34;CPU&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:30</a>: No timescale set for &#34;BENCH&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:30</a>: Compile module &#34;work@BENCH&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:9</a>: Compile module &#34;work@CPU&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:30</a>: Top level module &#34;work@BENCH&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_CPU --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@BENCH), id:70
|vpiName:work@BENCH
|uhdmallPackages:
\_package: builtin, id:71, parent:work@BENCH
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:72
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:73
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:74
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:75
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@BENCH, id:76, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>, line:30, parent:work@BENCH
  |vpiDefName:work@BENCH
  |vpiFullName:work@BENCH
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:37
      |vpiFullName:work@BENCH
      |vpiStmt:
      \_assignment: , id:4, line:38
        |vpiLhs:
        \_ref_obj: (clock), id:2, line:38
          |vpiName:clock
          |vpiFullName:work@BENCH.clock
        |vpiRhs:
        \_constant: , id:3, line:38
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:7, line:39
        |vpiLhs:
        \_ref_obj: (reset), id:5, line:39
          |vpiName:reset
          |vpiFullName:work@BENCH.reset
        |vpiRhs:
        \_constant: , id:6, line:39
          |vpiConstType:7
          |vpiSize:32
          |INT:1
      |vpiStmt:
      \_delay_control: , id:8, line:40
        |#1000
      |vpiStmt:
      \_sys_func_call: ($finish), id:9, line:41
        |vpiName:$finish
  |vpiProcess:
  \_always: , id:10, line:44
    |vpiAlwaysType:1
    |vpiStmt:
    \_begin: , id:11, line:44
      |vpiFullName:work@BENCH
      |vpiStmt:
      \_delay_control: , id:12, line:45
        |#10
        |vpiStmt:
        \_assignment: , id:16, line:45
          |vpiLhs:
          \_ref_obj: (clock), id:13, line:45
            |vpiName:clock
            |vpiFullName:work@BENCH.clock
          |vpiRhs:
          \_operation: , id:14, line:45
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (clock), id:15, line:45
              |vpiName:clock
              |vpiFullName:work@BENCH.clock
  |vpiNet:
  \_logic_net: (address), id:77, line:32
    |vpiName:address
    |vpiFullName:work@BENCH.address
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (data), id:78, line:32
    |vpiName:data
    |vpiFullName:work@BENCH.data
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (rw), id:79, line:33
    |vpiName:rw
    |vpiFullName:work@BENCH.rw
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (clock), id:80, line:33
    |vpiName:clock
    |vpiFullName:work@BENCH.clock
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (reset), id:81, line:33
    |vpiName:reset
    |vpiFullName:work@BENCH.reset
    |vpiNetType:48
|uhdmallModules:
\_module: work@CPU, id:82, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>, line:9, parent:work@BENCH
  |vpiDefName:work@CPU
  |vpiFullName:work@CPU
  |vpiProcess:
  \_always: , id:17, line:20
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:18, line:20
      |vpiCondition:
      \_operation: , id:19, line:20
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clock), id:20, line:20
          |vpiName:clock
          |vpiFullName:work@CPU.clock
      |vpiStmt:
      \_begin: , id:21, line:20
        |vpiFullName:work@CPU
        |vpiStmt:
        \_assignment: , id:24, line:21
          |vpiLhs:
          \_ref_obj: (rw), id:22, line:21
            |vpiName:rw
            |vpiFullName:work@CPU.rw
          |vpiRhs:
          \_constant: , id:23, line:21
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
  |vpiProcess:
  \_always: , id:25, line:24
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:26, line:24
      |vpiCondition:
      \_operation: , id:27, line:24
        |vpiOpType:40
        |vpiOperand:
        \_ref_obj: (clock), id:28, line:24
          |vpiName:clock
          |vpiFullName:work@CPU.clock
      |vpiStmt:
      \_begin: , id:29, line:24
        |vpiFullName:work@CPU
        |vpiStmt:
        \_assignment: , id:32, line:25
          |vpiLhs:
          \_ref_obj: (rw), id:30, line:25
            |vpiName:rw
            |vpiFullName:work@CPU.rw
          |vpiRhs:
          \_constant: , id:31, line:25
            |vpiConstType:3
            |vpiSize:1
            |BIN:0
  |vpiPort:
  \_port: (data), id:83, line:9
    |vpiName:data
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: , id:98
      |vpiActual:
      \_logic_net: (data), id:88, line:16
        |vpiName:data
        |vpiFullName:work@CPU.data
        |vpiNetType:48
  |vpiPort:
  \_port: (address), id:84, line:9
    |vpiName:address
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:99
      |vpiActual:
      \_logic_net: (address), id:90, line:16
        |vpiName:address
        |vpiFullName:work@CPU.address
        |vpiNetType:48
  |vpiPort:
  \_port: (rw), id:85, line:9
    |vpiName:rw
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:100
      |vpiActual:
      \_logic_net: (rw), id:92, line:17
        |vpiName:rw
        |vpiFullName:work@CPU.rw
        |vpiNetType:48
  |vpiPort:
  \_port: (clock), id:86, line:9
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:95
      |vpiActual:
      \_logic_net: (clock), id:94, line:9
        |vpiName:clock
        |vpiFullName:work@CPU.clock
  |vpiPort:
  \_port: (reset), id:87, line:9
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:97
      |vpiActual:
      \_logic_net: (reset), id:96, line:9
        |vpiName:reset
        |vpiFullName:work@CPU.reset
  |vpiNet:
  \_logic_net: (data), id:88, line:16
  |vpiNet:
  \_logic_net: (address), id:90, line:16
  |vpiNet:
  \_logic_net: (rw), id:92, line:17
  |vpiNet:
  \_logic_net: (clock), id:94, line:9
  |vpiNet:
  \_logic_net: (reset), id:96, line:9
|uhdmtopModules:
\_module: work@BENCH (work@BENCH), id:101, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>, line:30
  |vpiDefName:work@BENCH
  |vpiName:work@BENCH
  |vpiModule:
  \_module: work@CPU (fm), id:102, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>, line:35, parent:work@BENCH
    |vpiDefName:work@CPU
    |vpiName:fm
    |vpiFullName:work@BENCH.fm
    |vpiPort:
    \_port: (address), id:44, line:9, parent:fm
      |vpiName:address
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (address), id:65
        |vpiName:address
        |vpiActual:
        \_logic_net: (address), id:36, line:32, parent:work@BENCH
          |vpiName:address
          |vpiFullName:work@BENCH.address
          |vpiNetType:48
          |vpiRange:
          \_range: , id:35
            |vpiLeftRange:
            \_constant: , id:33
              |INT:15
            |vpiRightRange:
            \_constant: , id:34
              |INT:0
      |vpiLowConn:
      \_ref_obj: , id:62
        |vpiActual:
        \_logic_net: (data), id:52, line:16, parent:fm
          |vpiName:data
          |vpiFullName:work@BENCH.fm.data
          |vpiNetType:48
          |vpiRange:
          \_range: , id:51
            |vpiLeftRange:
            \_constant: , id:49
              |INT:15
            |vpiRightRange:
            \_constant: , id:50
              |INT:0
    |vpiPort:
    \_port: (data), id:45, line:9, parent:fm
      |vpiName:data
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (data), id:66
        |vpiName:data
        |vpiActual:
        \_logic_net: (data), id:40, line:32, parent:work@BENCH
          |vpiName:data
          |vpiFullName:work@BENCH.data
          |vpiNetType:48
          |vpiRange:
          \_range: , id:39
            |vpiLeftRange:
            \_constant: , id:37
              |INT:15
            |vpiRightRange:
            \_constant: , id:38
              |INT:0
      |vpiLowConn:
      \_ref_obj: , id:63
        |vpiActual:
        \_logic_net: (address), id:56, line:16, parent:fm
          |vpiName:address
          |vpiFullName:work@BENCH.fm.address
          |vpiNetType:48
          |vpiRange:
          \_range: , id:55
            |vpiLeftRange:
            \_constant: , id:53
              |INT:15
            |vpiRightRange:
            \_constant: , id:54
              |INT:0
    |vpiPort:
    \_port: (rw), id:46, line:9, parent:fm
      |vpiName:rw
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rw), id:67
        |vpiName:rw
        |vpiActual:
        \_logic_net: (rw), id:41, line:33, parent:work@BENCH
          |vpiName:rw
          |vpiFullName:work@BENCH.rw
          |vpiNetType:48
      |vpiLowConn:
      \_ref_obj: , id:64
        |vpiActual:
        \_logic_net: (rw), id:57, line:17, parent:fm
          |vpiName:rw
          |vpiFullName:work@BENCH.fm.rw
          |vpiNetType:48
    |vpiPort:
    \_port: (clock), id:47, line:9, parent:fm
      |vpiName:clock
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clock), id:68
        |vpiName:clock
        |vpiActual:
        \_logic_net: (clock), id:42, line:33, parent:work@BENCH
          |vpiName:clock
          |vpiFullName:work@BENCH.clock
          |vpiNetType:48
    |vpiPort:
    \_port: (reset), id:48, line:9, parent:fm
      |vpiName:reset
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (reset), id:69
        |vpiName:reset
        |vpiActual:
        \_logic_net: (reset), id:43, line:33, parent:work@BENCH
          |vpiName:reset
          |vpiFullName:work@BENCH.reset
          |vpiNetType:48
    |vpiNet:
    \_logic_net: (data), id:52, line:16, parent:fm
    |vpiNet:
    \_logic_net: (address), id:56, line:16, parent:fm
    |vpiNet:
    \_logic_net: (rw), id:57, line:17, parent:fm
    |vpiInstance:
    \_module: work@BENCH (work@BENCH), id:101, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>, line:30
    |vpiModule:
    \_module: work@BENCH (work@BENCH), id:101, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>, line:30
    |vpiRegArray:
    \_array_var: , id:58
      |vpiReg:
      \_logic_var: (clock), id:59, line:9
        |vpiName:clock
    |vpiRegArray:
    \_array_var: , id:60
      |vpiReg:
      \_logic_var: (reset), id:61, line:9
        |vpiName:reset
  |vpiNet:
  \_logic_net: (address), id:36, line:32, parent:work@BENCH
  |vpiNet:
  \_logic_net: (data), id:40, line:32, parent:work@BENCH
  |vpiNet:
  \_logic_net: (rw), id:41, line:33, parent:work@BENCH
  |vpiNet:
  \_logic_net: (clock), id:42, line:33, parent:work@BENCH
  |vpiNet:
  \_logic_net: (reset), id:43, line:33, parent:work@BENCH

Object: work_BENCH of type 32 @ 30
Object:  of type 24 @ 0
Object: work_BENCH of type 4 @ 37
Object:  of type 3 @ 38
Object:  of type 7 @ 38
Object: clock of type 608 @ 38
Object:  of type 3 @ 39
Object:  of type 7 @ 39
Object: reset of type 608 @ 39
Object:  of type 11 @ 40
%Error: 	! Unhandled type: 11
Object: $finish of type 56 @ 41
%Error: 	! Encountered unhandled SysFuncCall: $finish
Object:  of type 1 @ 44
VPI ERROR: Bad usage of vpi_handle
VPI ERROR: Bad usage of vpi_handle
Object: work_CPU of type 32 @ 9
Object:  of type 1 @ 20
Object:  of type 39 @ 20
Object: clock of type 608 @ 20
Object: work_CPU of type 4 @ 20
Object:  of type 3 @ 21
Object:  of type 7 @ 21
Object: rw of type 608 @ 21
Object:  of type 1 @ 24
Object:  of type 39 @ 24
Object: clock of type 608 @ 24
Object: work_CPU of type 4 @ 24
Object:  of type 3 @ 25
Object:  of type 7 @ 25
Object: rw of type 608 @ 25
Object: builtin of type 600 @ 0
Object: work_BENCH of type 32 @ 30
Object: fm of type 32 @ 35
Object: address of type 44 @ 9
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: data of type 44 @ 9
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: rw of type 44 @ 9
Object: clock of type 44 @ 9
Object: reset of type 44 @ 9
Object: data of type 36 @ 16
Object: address of type 36 @ 16
Object: rw of type 36 @ 17
Object: address of type 608 @ 0
Object: data of type 608 @ 0
Object: rw of type 608 @ 0
Object: clock of type 608 @ 0
Object: reset of type 608 @ 0
Object: address of type 36 @ 32
Object: data of type 36 @ 32
Object: rw of type 36 @ 33
Object: clock of type 36 @ 33
Object: reset of type 36 @ 33
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_CPU --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>