{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# SODA Toolchain\n",
    "\n",
    "![tutorial-flow](imgs/flow-diagram-full.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# High-Level Application Input (TensorFlow)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Build a model in tensorflow (Step 1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.4.1\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-05-26 11:56:51.321343: I tensorflow/compiler/jit/xla_cpu_device.cc:41] Not creating XLA devices, tf_xla_enable_xla_devices not set\n",
      "2022-05-26 11:56:51.321534: I tensorflow/core/platform/cpu_feature_guard.cc:142] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  SSE4.1 SSE4.2 AVX AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2022-05-26 11:56:51.325287: I tensorflow/core/common_runtime/process_util.cc:146] Creating new thread pool with default inter op setting: 2. Tune using inter_op_parallelism_threads for best performance.\n"
     ]
    }
   ],
   "source": [
    "import tensorflow as tf\n",
    "from tensorflow import keras\n",
    "from tensorflow.python.framework.convert_to_constants import convert_variables_to_constants_v2\n",
    "import numpy as np\n",
    "tf.random.set_seed(seed=0)\n",
    "print(tf.__version__)\n",
    "\n",
    "in1 = keras.layers.Input(shape=(32,32,1))\n",
    "tmp = keras.layers.Conv2D(filters=1, kernel_size=(5,5),\n",
    "                          input_shape=(32,32),\n",
    "                          padding='same', \n",
    "                          strides=(2, 2),\n",
    "                          activation='relu', \n",
    "                          use_bias=True)(in1)\n",
    "tmp = keras.layers.Flatten()(tmp)\n",
    "tmp = keras.layers.Dense(units=8, activation='relu')(tmp)\n",
    "tmp = keras.layers.Dense(units=4, activation='relu')(tmp)\n",
    "out = keras.layers.Dense(units=2, activation='softmax')(tmp)\n",
    "model = keras.models.Model(inputs=[in1], outputs=out)\n",
    "\n",
    "# Compile model with optimizer\n",
    "model.compile(optimizer=\"adam\",\n",
    "                loss=\"sparse_categorical_crossentropy\",\n",
    "                metrics=[\"accuracy\"])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Convert model to protobuf"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "!mkdir -p output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-05-26 11:57:31.907896: W tensorflow/python/util/util.cc:348] Sets are not currently considered sequences, but this may change in the future, so consider avoiding using them.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO:tensorflow:Assets written to: /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version/model/simple/assets\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2022-05-26 11:57:32.329599: I tensorflow/core/grappler/devices.cc:78] Number of eligible GPUs (core count >= 8, compute capability >= 0.0): 0 (Note: TensorFlow was not compiled with CUDA or ROCm support)\n",
      "2022-05-26 11:57:32.329867: I tensorflow/core/grappler/clusters/single_machine.cc:356] Starting new session\n",
      "2022-05-26 11:57:32.353925: I tensorflow/core/platform/profile_utils/cpu_utils.cc:112] CPU Frequency: 2794695000 Hz\n",
      "2022-05-26 11:57:32.354701: I tensorflow/core/grappler/optimizers/meta_optimizer.cc:928] Optimization results for grappler item: graph_to_optimize\n",
      "  function_optimizer: function_optimizer did nothing. time = 0.004ms.\n",
      "  function_optimizer: function_optimizer did nothing. time = 0ms.\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "'/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version/output/frozen_graph.pbtxt'"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "save_path = os.path.join(os.getcwd(), \"model/simple/\")\n",
    "\n",
    "# Save model to SavedModel format\n",
    "tf.saved_model.save(model, save_path)\n",
    "\n",
    "# Convert Keras model to ConcreteFunction\n",
    "full_model = tf.function(lambda x: model(x))\n",
    "full_model = full_model.get_concrete_function(\n",
    "    x=[\n",
    "        tf.TensorSpec(model.inputs[0].shape, model.inputs[0].dtype, name='x1')\n",
    "    ])\n",
    "\n",
    "# Get frozen ConcreteFunction\n",
    "frozen_func = convert_variables_to_constants_v2(full_model)\n",
    "\n",
    "# Save frozen graph from frozen ConcreteFunction to hard drive\n",
    "tf.io.write_graph(graph_or_graph_def=frozen_func.graph,\n",
    "                    logdir=os.getcwd(),\n",
    "                    name=\"output/frozen_graph.pbtxt\",\n",
    "                    as_text=True)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Transform protobuf into MLIR (Step 2)\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2022-05-26 18:57:41.326194: I tensorflow/core/platform/cpu_feature_guard.cc:151] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  SSE3 SSE4.1 SSE4.2 AVX AVX2 FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    }
   ],
   "source": [
    "!scripts/protobuf-to-tosa.sh output/frozen_graph.pbtxt output/tosa.mlir"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Lower MLIR to Linalg on Buffers (Step 3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "!scripts/tosa-to-linalg.sh output/tosa.mlir output/linalg-buffers.mlir"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# SODA-OPT: HW/SW Partitioning and Optimizer (Step 4)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## How to use soda.launch?\n",
    "\n",
    "### Automatic selection of custom accelerator region\n",
    "\n",
    "Using the pass: `-convert-<abstraction_name>-<operation_name>-to-soda`\n",
    "\n",
    "Such as: `-convert-linalg-generic-to-soda`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Manual selection of custom accelerator region"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Adding the following lines around any code that will become the accelerator:\n",
    "\n",
    "```\n",
    "soda.launch {\n",
    "  // ...\n",
    "  // Code to be transformed into an accelerator\n",
    "  // ...\n",
    "  soda.terminator\n",
    "}\n",
    "```\n",
    "\n",
    "Run next cell and edit [file](output/01searched-edited.mlir)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "!cp output/linalg-buffers.mlir output/01searched-edited.mlir\n",
    "\n",
    "# Perform manual edit!"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Edit the [file](output/01searched-edited.mlir)."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Optimization pipeline\n",
    "\n",
    "![optimizations](imgs/optimization-table.png)\n",
    "\n",
    "### Kernel without SODA-OPT optimizations (Baseline)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "(\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  soda-opt \\\n",
    "    -soda-outline-bambu-code \\\n",
    "    -soda-extract-arguments-to-xml=using-bare-ptr \\\n",
    "    -soda-generate-bambu-accelcode=no-aa \\\n",
    "    -lower-all-to-llvm=use-bare-ptr-memref-call-conv \\\n",
    "    -print-ir-after-all \\\n",
    "    output/01searched-edited.mlir \\\n",
    "    -o output/04baseline.mlir \\\n",
    "    2>&1 | cat > output/05intermediate-baseline.mlir\n",
    "\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  mlir-translate \\\n",
    "    --mlir-to-llvmir \\\n",
    "    output/04baseline.mlir \\\n",
    "    -o output/05baseline.ll\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [intermediate file](output/05intermediate-baseline.mlir)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Kernel with SODA-OPT optimizations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "(\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  soda-opt \\\n",
    "    -soda-outline-bambu-code \\\n",
    "    -soda-extract-arguments-to-xml=using-bare-ptr \\\n",
    "    -soda-generate-bambu-accelcode \\\n",
    "    -soda-opt-pipeline-for-bambu=use-bare-ptr-memref-call-conv \\\n",
    "    -print-ir-after-all \\\n",
    "    output/01searched-edited.mlir \\\n",
    "    -o output/04optimized.mlir \\\n",
    "    2>&1 | cat > output/05intermediate-optimized.mlir\n",
    "\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  mlir-translate \\\n",
    "    --mlir-to-llvmir \\\n",
    "    output/04optimized.mlir \\\n",
    "    -o output/05optimized.ll\n",
    ")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [intermediate file](output/05intermediate-optimized.mlir)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Bambu: Synthesizing the Outlined Kernel (Step 5)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The following configurations are passed to our backend HLS tool:\n",
    "\n",
    "* Target: FPGA generation using the Xilinx xc7vx690t-3ffg1930-VVD device\n",
    "* Memory technology: BRAM\n",
    "* Number of memory channels: 2\n",
    "  * Supports 2 parallel reads and 2 parallel writes\n",
    "* Target frequency: 200MHz (5ns period)\n",
    "* Using bambu's floating-point operation support"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Baseline kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version/output/baseline /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version\n",
      " ==  Bambu executed with: bambu -v3 --print-dot -lm --soft-float --compiler=I386_CLANG10 -O2 --device-name=xc7vx690t-3ffg1930-VVD --clock-period=5 --no-iob --experimental-setup=BAMBU-BALANCED-MP --channels-number=2 --memory-allocation-policy=ALL_BRAM --disable-function-proxy --generate-tb=main_kernel_test.xml --simulate --simulator=VERILATOR --top-fname=main_kernel input.ll \n",
      "\n",
      "\n",
      "********************************************************************************\n",
      "                    ____                  _\n",
      "                   | __ )  __ _ _ __ ___ | |_   _   _\n",
      "                   |  _ \\ / _` | '_ ` _ \\| '_ \\| | | |\n",
      "                   | |_) | (_| | | | | | | |_) | |_| |\n",
      "                   |____/ \\__,_|_| |_| |_|_.__/ \\__,_|\n",
      "\n",
      "********************************************************************************\n",
      "                         High-Level Synthesis Tool\n",
      "\n",
      "                         Politecnico di Milano - DEIB\n",
      "                          System Architectures Group\n",
      "********************************************************************************\n",
      "                Copyright (C) 2004-2021 Politecnico di Milano\n",
      "  Version: PandA 0.9.7-dev - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5\n",
      "\n",
      "Parameters parsed in 0.14 seconds\n",
      "\n",
      "Target technology = FPGA\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3\n",
      "  - combinational: 0\n",
      "  - others: 3\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 10\n",
      "  - combinational: 0\n",
      "  - others: 10\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 31\n",
      "  - combinational: 0\n",
      "  - others: 31\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 56\n",
      "  - combinational: 0\n",
      "  - others: 56\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 1\n",
      "  - combinational: 0\n",
      "  - others: 1\n",
      "\n",
      "Library Name     : CS_COMPONENT\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 17\n",
      "  - combinational: 0\n",
      "  - others: 17\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 14\n",
      "  - combinational: 0\n",
      "  - others: 14\n",
      "\n",
      "Library Name     : STD_COMMON\n",
      "  Total cells    : 57\n",
      "  - combinational: 0\n",
      "  - others: 57\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_PC\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_SOFT_FLOAT\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 72\n",
      "  - combinational: 0\n",
      "  - others: 72\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 4\n",
      "  - combinational: 0\n",
      "  - others: 4\n",
      "\n",
      "Library Name     : WBWrapper\n",
      "  Total cells    : 12\n",
      "  - combinational: 0\n",
      "  - others: 12\n",
      "\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      " (in-process)  /usr/local/include  /usr/lib/llvm-10/lib/clang/10.0.0/include  /usr/include/x86_64-linux-gnu  /usr/include  \n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "Available devices:\n",
      " - 5CSEMA5F31C6\n",
      " - 5SGXEA7N2F45C1\n",
      " - EP2C70F896C6\n",
      " - EP2C70F896C6-R\n",
      " - EP4SGX530KH40C2\n",
      " - LFE335EA8FN484C\n",
      " - LFE5U85F8BG756C\n",
      " - LFE5UM85F8BG756C\n",
      " - nangate45\n",
      " - nx1h140tsp\n",
      " - nx1h35S\n",
      " - xc4vlx100-10ff1513\n",
      " - xc5vlx110t-1ff1136\n",
      " - xc5vlx330t-2ff1738\n",
      " - xc5vlx50-3ff1153\n",
      " - xc6vlx240t-1ff1156\n",
      " - xc7a100t-1csg324-VVD\n",
      " - xc7vx330t-1ffg1157\n",
      " - xc7vx485t-2ffg1761-VVD\n",
      " - xc7vx690t-3ffg1930-VVD\n",
      " - xc7z020-1clg484\n",
      " - xc7z020-1clg484-VVD\n",
      " - xc7z020-1clg484-YOSYS-VVD\n",
      " - xc7z045-2ffg900-VVD\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3911\n",
      "  - combinational: 0\n",
      "  - others: 3911\n",
      "\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: minus_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 4\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 5\n",
      "  Bit Value Opt: bit_xor_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 2\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 11\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 11\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 19\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 19\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 23\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 23\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 25\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 25\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 26\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 26\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 1\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 22\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 22\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 47\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 47\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 9\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 9\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 24\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 24\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 3\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 4\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 3\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "\n",
      "  Memory allocation information:\n",
      "Warning: This function uses unknown addresses: main_kernel\n",
      "    BRAM bitsize: 16\n",
      "    Spec may not exploit DATA bus width\n",
      "    Spec accesses data having an address unknown at compile time\n",
      "    Internal data is not externally accessible\n",
      "    DATA bus bitsize: 32\n",
      "    ADDRESS bus bitsize: 32\n",
      "    SIZE bus bitsize: 6\n",
      "    Internally allocated memory (no private memories): 0\n",
      "    Internally allocated memory: 0\n",
      "  Time to perform memory allocation: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_adde8m23b_127rnh:\n",
      "    Number of complex operations: 0\n",
      "    Number of complex operations: 0\n",
      "  Time to perform module allocation: 0.05 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_mule8m23b_127rnh:\n",
      "    Number of complex operations: 1\n",
      "    Number of complex operations: 1\n",
      "  Time to perform module allocation: 0.02 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_adde8m23b_127rnh:\n",
      "    Number of control steps: 6\n",
      "    Minimum slack: 0.059899991999997682\n",
      "    Estimated max frequency (MHz): 202.4250517966436\n",
      "  Time to perform scheduling: 0.03 seconds\n",
      "\n",
      "  Number of function call sites = 8\n",
      "\n",
      "  State Transition Graph Information of function __float_adde8m23b_127rnh:\n",
      "    Number of operations: 233\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 5\n",
      "    Minimum number of cycles: 5\n",
      "    Maximum number of cycles 5\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.03 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_mule8m23b_127rnh:\n",
      "    Number of control steps: 5\n",
      "    Minimum slack: 0.061999997000000306\n",
      "    Estimated max frequency (MHz): 202.51113798956391\n",
      "  Time to perform scheduling: 0.02 seconds\n",
      "\n",
      "  Number of function call sites = 8\n",
      "\n",
      "  State Transition Graph Information of function __float_mule8m23b_127rnh:\n",
      "    Number of operations: 105\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 4\n",
      "    Minimum number of cycles: 4\n",
      "    Maximum number of cycles 4\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.01 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_adde8m23b_127rnh:\n",
      "    Bound operations:177/233\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_mule8m23b_127rnh:\n",
      "    Bound operations:86/105\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_adde8m23b_127rnh:\n",
      "    Number of storage values inserted: 57\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_mule8m23b_127rnh:\n",
      "    Number of storage values inserted: 11\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:50)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module binding information for function __float_adde8m23b_127rnh:\n",
      "    Number of modules instantiated: 233\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 33\n",
      "    Estimated resources area (no Muxes and address logic): 2440\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 2440\n",
      "    Estimated number of DSPs: 0\n",
      "    Slack computed in 0.01 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.00 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 0.00 seconds\n",
      "      Iteration 1 completed in 0.00 seconds\n",
      "  Time to perform module binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:50)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_adde8m23b_127rnh: 339\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:9)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module binding information for function __float_mule8m23b_127rnh:\n",
      "    Number of modules instantiated: 105\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 0\n",
      "    Estimated resources area (no Muxes and address logic): 1108\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 1108\n",
      "    Estimated number of DSPs: 3\n",
      "    Slack computed in 0.00 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.00 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 0.00 seconds\n",
      "      Iteration 1 completed in 0.00 seconds\n",
      "  Time to perform module binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:9)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_mule8m23b_127rnh: 160\n",
      "\n",
      "  Module allocation information for function main_kernel:\n",
      "    Number of complex operations: 41\n",
      "    Number of complex operations: 41\n",
      "  Time to perform module allocation: 0.03 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function main_kernel:\n",
      "    Number of control steps: 101\n",
      "    Minimum slack: 0.059899989999983305\n",
      "    Estimated max frequency (MHz): 202.42505171469122\n",
      "  Time to perform scheduling: 0.02 seconds\n",
      "\n",
      "  Number of function call sites = 0\n",
      "\n",
      "  State Transition Graph Information of function main_kernel:\n",
      "    Number of operations: 190\n",
      "    Number of basic blocks: 6\n",
      "    Number of states: 99\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.06 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function main_kernel:\n",
      "    Bound operations:94/190\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function main_kernel:\n",
      "    Number of storage values inserted: 67\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "  cdfc mux estimation 22 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_69 with 25 vertices\n",
      "  cdfc mux estimation 14 -- Number of cliques covering the graph: 1 main_kernel___float_adde8m23b_127rnh_104 with 8 vertices\n",
      "  cdfc mux estimation 14 -- Number of cliques covering the graph: 1 main_kernel___float_mule8m23b_127rnh_105 with 8 vertices\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 65 registers(LB:28)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  cdfc mux estimation 22 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_69 with 25 vertices\n",
      "  cdfc mux estimation 14 -- Number of cliques covering the graph: 1 main_kernel___float_adde8m23b_127rnh_104 with 8 vertices\n",
      "  cdfc mux estimation 14 -- Number of cliques covering the graph: 1 main_kernel___float_mule8m23b_127rnh_105 with 8 vertices\n",
      "\n",
      "  Module binding information for function main_kernel:\n",
      "    Number of modules instantiated: 153\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 0\n",
      "    Estimated resources area (no Muxes and address logic): 4984\n",
      "    Estimated area of MUX21: 554\n",
      "    Total estimated area: 5538\n",
      "    Estimated number of DSPs: 0\n",
      "    Slack computed in 0.01 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.00 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 0.00 seconds\n",
      "      Iteration 1 completed in 0.00 seconds\n",
      "  Time to perform module binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 65 registers(LB:28)\n",
      "  Time to perform register binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Connection Binding Information for function main_kernel:\n",
      "    Number of allocated multiplexers (2-to-1 equivalent): 52\n",
      "    Total number of bit-level multiplexers: 1728\n",
      "  Time to perform interconnection binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function main_kernel: 2047\n",
      "  Parameter P0 (494024) (testvector 0) allocated at 1073741824 : reserved_mem_size = 128\n",
      "  Parameter P1 (494025) (testvector 0) allocated at 1073741952 : reserved_mem_size = 128\n",
      "  Parameter P2 (494026) (testvector 0) allocated at 1073742080 : reserved_mem_size = 64\n",
      "  C-based testbench generation for function main_kernel: /working_dir/HLS_output//simulation/values.c\n",
      "  Prepared testbench\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "\n",
      "  Summary of resources:\n",
      "     - ASSIGN_UNSIGNED_FU: 3\n",
      "     - ASSIGN_VECTOR_BOOL_FU: 8\n",
      "     - BMEMORY_CTRLN: 1\n",
      "     - IIdata_converter_FU: 2\n",
      "     - IUdata_converter_FU: 3\n",
      "     - MUX_GATE: 52\n",
      "     - OR_GATE: 2\n",
      "     - UIdata_converter_FU: 3\n",
      "     - UUdata_converter_FU: 130\n",
      "     - bus_merger: 5\n",
      "     - constant_value: 119\n",
      "     - flipflop_AR: 2\n",
      "     - join_signal: 5\n",
      "     - lshift_expr_FU: 2\n",
      "     - lut_expr_FU: 70\n",
      "     - multi_read_cond_FU: 1\n",
      "     - register_SE: 80\n",
      "     - register_STD: 57\n",
      "     - rshift_expr_FU: 3\n",
      "     - split_signal: 5\n",
      "     - ui_bit_and_expr_FU: 33\n",
      "     - ui_bit_ior_concat_expr_FU: 9\n",
      "     - ui_bit_ior_expr_FU: 25\n",
      "     - ui_bit_xor_expr_FU: 2\n",
      "     - ui_cond_expr_FU: 16\n",
      "     - ui_eq_expr_FU: 5\n",
      "     - ui_extract_bit_expr_FU: 83\n",
      "     - ui_lshift_expr_FU: 55\n",
      "     - ui_lt_expr_FU: 3\n",
      "     - ui_minus_expr_FU: 1\n",
      "     - ui_mult_expr_FU: 1\n",
      "     - ui_ne_expr_FU: 6\n",
      "     - ui_plus_expr_FU: 15\n",
      "     - ui_pointer_plus_expr_FU: 17\n",
      "     - ui_rshift_expr_FU: 23\n",
      "     - ui_ternary_plus_expr_FU: 1\n",
      "     - ui_ternary_pm_expr_FU: 1\n",
      "make: Entering directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o testbench_main_kernel_main.o /working_dir/HLS_output//simulation/testbench_main_kernel_main.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmain_kernel_tb.cpp > Vmain_kernel_tb__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmain_kernel_tb__Syms.cpp > Vmain_kernel_tb__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb__ALLcls.o Vmain_kernel_tb__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb__ALLsup.o Vmain_kernel_tb__ALLsup.cpp\n",
      "ar -cr Vmain_kernel_tb__ALL.a Vmain_kernel_tb__ALLcls.o Vmain_kernel_tb__ALLsup.o\n",
      "ranlib Vmain_kernel_tb__ALL.a\n",
      "g++    testbench_main_kernel_main.o verilated.o Vmain_kernel_tb__ALL.a    -o Vmain_kernel_tb -lm -lstdc++ \n",
      "make: Leaving directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                 1542 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:681: Verilog $finish\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                 1542 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:681: Verilog $finish\n",
      "File \"/working_dir/results.txt\" opened\n",
      "1. Simulation completed with SUCCESS; Execution time 1542 cycles;\n",
      "  Total cycles             : 1542 cycles\n",
      "  Number of executions     : 1\n",
      "  Average execution        : 1542 cycles\n",
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version\n"
     ]
    }
   ],
   "source": [
    "! scripts/run-bambu.sh baseline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Average execution in cycles: 1542\n"
     ]
    }
   ],
   "source": [
    "baseline_runtime = \"\"\n",
    "\n",
    "for runtime in open('output/baseline/bambu-log').readlines():\n",
    "    if \"Average execution\" in runtime:\n",
    "        baseline_runtime = [int(s) for s in runtime.split() if s.isdigit()][0]\n",
    "\n",
    "print(\"Average execution in cycles: {}\".format(baseline_runtime))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [Intermediate Dot File](output/baseline/HLS_output/dot/main_kernel/HLS_STGraph.dot)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Optimized kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version/output/optimized /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version\n",
      " ==  Bambu executed with: bambu -v3 --print-dot -lm --soft-float --compiler=I386_CLANG10 -O2 --device-name=xc7vx690t-3ffg1930-VVD --clock-period=5 --no-iob --experimental-setup=BAMBU-BALANCED-MP --channels-number=2 --memory-allocation-policy=ALL_BRAM --disable-function-proxy --generate-tb=main_kernel_test.xml --simulate --simulator=VERILATOR --top-fname=main_kernel input.ll \n",
      "\n",
      "\n",
      "********************************************************************************\n",
      "                    ____                  _\n",
      "                   | __ )  __ _ _ __ ___ | |_   _   _\n",
      "                   |  _ \\ / _` | '_ ` _ \\| '_ \\| | | |\n",
      "                   | |_) | (_| | | | | | | |_) | |_| |\n",
      "                   |____/ \\__,_|_| |_| |_|_.__/ \\__,_|\n",
      "\n",
      "********************************************************************************\n",
      "                         High-Level Synthesis Tool\n",
      "\n",
      "                         Politecnico di Milano - DEIB\n",
      "                          System Architectures Group\n",
      "********************************************************************************\n",
      "                Copyright (C) 2004-2021 Politecnico di Milano\n",
      "  Version: PandA 0.9.7-dev - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5\n",
      "\n",
      "Parameters parsed in 0.14 seconds\n",
      "\n",
      "Target technology = FPGA\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3\n",
      "  - combinational: 0\n",
      "  - others: 3\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 10\n",
      "  - combinational: 0\n",
      "  - others: 10\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 31\n",
      "  - combinational: 0\n",
      "  - others: 31\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 56\n",
      "  - combinational: 0\n",
      "  - others: 56\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 1\n",
      "  - combinational: 0\n",
      "  - others: 1\n",
      "\n",
      "Library Name     : CS_COMPONENT\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 17\n",
      "  - combinational: 0\n",
      "  - others: 17\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 14\n",
      "  - combinational: 0\n",
      "  - others: 14\n",
      "\n",
      "Library Name     : STD_COMMON\n",
      "  Total cells    : 57\n",
      "  - combinational: 0\n",
      "  - others: 57\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_PC\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_SOFT_FLOAT\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 72\n",
      "  - combinational: 0\n",
      "  - others: 72\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 4\n",
      "  - combinational: 0\n",
      "  - others: 4\n",
      "\n",
      "Library Name     : WBWrapper\n",
      "  Total cells    : 12\n",
      "  - combinational: 0\n",
      "  - others: 12\n",
      "\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      " (in-process)  /usr/local/include  /usr/lib/llvm-10/lib/clang/10.0.0/include  /usr/include/x86_64-linux-gnu  /usr/include  \n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "Available devices:\n",
      " - 5CSEMA5F31C6\n",
      " - 5SGXEA7N2F45C1\n",
      " - EP2C70F896C6\n",
      " - EP2C70F896C6-R\n",
      " - EP4SGX530KH40C2\n",
      " - LFE335EA8FN484C\n",
      " - LFE5U85F8BG756C\n",
      " - LFE5UM85F8BG756C\n",
      " - nangate45\n",
      " - nx1h140tsp\n",
      " - nx1h35S\n",
      " - xc4vlx100-10ff1513\n",
      " - xc5vlx110t-1ff1136\n",
      " - xc5vlx330t-2ff1738\n",
      " - xc5vlx50-3ff1153\n",
      " - xc6vlx240t-1ff1156\n",
      " - xc7a100t-1csg324-VVD\n",
      " - xc7vx330t-1ffg1157\n",
      " - xc7vx485t-2ffg1761-VVD\n",
      " - xc7vx690t-3ffg1930-VVD\n",
      " - xc7z020-1clg484\n",
      " - xc7z020-1clg484-VVD\n",
      " - xc7z020-1clg484-YOSYS-VVD\n",
      " - xc7z045-2ffg900-VVD\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3911\n",
      "  - combinational: 0\n",
      "  - others: 3911\n",
      "\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: minus_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 4\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 5\n",
      "  Bit Value Opt: bit_xor_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 2\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 11\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 11\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 19\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 19\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 23\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 23\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 25\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 25\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 26\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 26\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 1\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 22\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 22\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 47\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 47\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 9\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 9\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 24\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 24\n",
      "\n",
      "  Memory allocation information:\n",
      "Warning: This function uses unknown addresses: main_kernel\n",
      "    BRAM bitsize: 16\n",
      "    Spec may not exploit DATA bus width\n",
      "    Spec accesses data having an address unknown at compile time\n",
      "    Internal data is not externally accessible\n",
      "    DATA bus bitsize: 32\n",
      "    ADDRESS bus bitsize: 32\n",
      "    SIZE bus bitsize: 6\n",
      "    Internally allocated memory (no private memories): 0\n",
      "    Internally allocated memory: 0\n",
      "  Time to perform memory allocation: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_adde8m23b_127rnh:\n",
      "    Number of complex operations: 0\n",
      "    Number of complex operations: 0\n",
      "  Time to perform module allocation: 0.04 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_mule8m23b_127rnh:\n",
      "    Number of complex operations: 1\n",
      "    Number of complex operations: 1\n",
      "  Time to perform module allocation: 0.02 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_adde8m23b_127rnh:\n",
      "    Number of control steps: 6\n",
      "    Minimum slack: 0.059899991999997682\n",
      "    Estimated max frequency (MHz): 202.4250517966436\n",
      "  Time to perform scheduling: 0.03 seconds\n",
      "\n",
      "  Number of function call sites = 128\n",
      "\n",
      "  State Transition Graph Information of function __float_adde8m23b_127rnh:\n",
      "    Number of operations: 233\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 5\n",
      "    Minimum number of cycles: 5\n",
      "    Maximum number of cycles 5\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.03 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_mule8m23b_127rnh:\n",
      "    Number of control steps: 5\n",
      "    Minimum slack: 0.061999997000000306\n",
      "    Estimated max frequency (MHz): 202.51113798956391\n",
      "  Time to perform scheduling: 0.01 seconds\n",
      "\n",
      "  Number of function call sites = 128\n",
      "\n",
      "  State Transition Graph Information of function __float_mule8m23b_127rnh:\n",
      "    Number of operations: 105\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 4\n",
      "    Minimum number of cycles: 4\n",
      "    Maximum number of cycles 4\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.01 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_adde8m23b_127rnh:\n",
      "    Bound operations:177/233\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_mule8m23b_127rnh:\n",
      "    Bound operations:86/105\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_adde8m23b_127rnh:\n",
      "    Number of storage values inserted: 57\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_mule8m23b_127rnh:\n",
      "    Number of storage values inserted: 11\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:50)\n",
      "  Time to perform register binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Module binding information for function __float_adde8m23b_127rnh:\n",
      "    Number of modules instantiated: 233\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 33\n",
      "    Estimated resources area (no Muxes and address logic): 2440\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 2440\n",
      "    Estimated number of DSPs: 0\n",
      "    Slack computed in 0.00 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.00 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 0.00 seconds\n",
      "      Iteration 1 completed in 0.00 seconds\n",
      "  Time to perform module binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:50)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_adde8m23b_127rnh: 339\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:9)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module binding information for function __float_mule8m23b_127rnh:\n",
      "    Number of modules instantiated: 105\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 0\n",
      "    Estimated resources area (no Muxes and address logic): 1108\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 1108\n",
      "    Estimated number of DSPs: 3\n",
      "    Slack computed in 0.00 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.00 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 0.00 seconds\n",
      "      Iteration 1 completed in 0.00 seconds\n",
      "  Time to perform module binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:9)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_mule8m23b_127rnh: 160\n",
      "\n",
      "  Module allocation information for function main_kernel:\n",
      "    Number of complex operations: 352\n",
      "    Number of complex operations: 352\n",
      "  Time to perform module allocation: 0.03 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function main_kernel:\n",
      "    Number of control steps: 66\n",
      "    Minimum slack: 0.059899989999983305\n",
      "    Estimated max frequency (MHz): 202.42505171469122\n",
      "  Time to perform scheduling: 0.31 seconds\n",
      "\n",
      "  Number of function call sites = 0\n",
      "\n",
      "  State Transition Graph Information of function main_kernel:\n",
      "    Number of operations: 1011\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 64\n",
      "    Minimum number of cycles: 64\n",
      "    Maximum number of cycles 64\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.65 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function main_kernel:\n",
      "    Bound operations:582/1011\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function main_kernel:\n",
      "    Number of storage values inserted: 415\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "  cdfc mux estimation 93 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_582 with 96 vertices\n",
      "  cdfc mux estimation 224 -- Number of cliques covering the graph: 16 main_kernel___float_adde8m23b_127rnh_614 with 128 vertices\n",
      "  cdfc mux estimation 224 -- Number of cliques covering the graph: 16 main_kernel___float_mule8m23b_127rnh_615 with 128 vertices\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 415 registers(LB:101)\n",
      "  Time to perform register binding: 0.12 seconds\n",
      "\n",
      "  cdfc mux estimation 93 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_582 with 96 vertices\n",
      "  cdfc mux estimation 224 -- Number of cliques covering the graph: 16 main_kernel___float_adde8m23b_127rnh_614 with 128 vertices\n",
      "  cdfc mux estimation 224 -- Number of cliques covering the graph: 16 main_kernel___float_mule8m23b_127rnh_615 with 128 vertices\n",
      "\n",
      "  Module binding information for function main_kernel:\n",
      "    Number of modules instantiated: 693\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 0\n",
      "    Estimated resources area (no Muxes and address logic): 65967\n",
      "    Estimated area of MUX21: 5512.1000000000004\n",
      "    Total estimated area: 71479.100000000006\n",
      "    Estimated number of DSPs: 0\n",
      "    Slack computed in 0.01 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.08 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 1.34 seconds\n",
      "      Iteration 1 completed in 1.33 seconds\n",
      "  Time to perform module binding: 2.90 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 415 registers(LB:101)\n",
      "  Time to perform register binding: 0.11 seconds\n",
      "\n",
      "\n",
      "  Connection Binding Information for function main_kernel:\n",
      "    Number of allocated multiplexers (2-to-1 equivalent): 541\n",
      "    Total number of bit-level multiplexers: 17312\n",
      "  Time to perform interconnection binding: 0.03 seconds\n",
      "\n",
      "  Total number of flip-flops in function main_kernel: 13280\n",
      "  Parameter P0 (494024) (testvector 0) allocated at 1073741824 : reserved_mem_size = 128\n",
      "  Parameter P1 (494025) (testvector 0) allocated at 1073741952 : reserved_mem_size = 128\n",
      "  Parameter P2 (494026) (testvector 0) allocated at 1073742080 : reserved_mem_size = 64\n",
      "  C-based testbench generation for function main_kernel: /working_dir/HLS_output//simulation/values.c\n",
      "  Prepared testbench\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "\n",
      "  Summary of resources:\n",
      "     - ASSIGN_UNSIGNED_FU: 16\n",
      "     - ASSIGN_VECTOR_BOOL_FU: 16\n",
      "     - BMEMORY_CTRLN: 1\n",
      "     - IIdata_converter_FU: 32\n",
      "     - IUdata_converter_FU: 48\n",
      "     - MUX_GATE: 541\n",
      "     - OR_GATE: 32\n",
      "     - UIdata_converter_FU: 48\n",
      "     - UUdata_converter_FU: 1556\n",
      "     - bus_merger: 5\n",
      "     - constant_value: 1777\n",
      "     - flipflop_AR: 32\n",
      "     - join_signal: 5\n",
      "     - lshift_expr_FU: 32\n",
      "     - lut_expr_FU: 1104\n",
      "     - register_SE: 779clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "\n",
      "     - register_STD: 788\n",
      "     - rshift_expr_FU: 48\n",
      "     - split_signal: 5\n",
      "     - ui_bit_and_expr_FU: 464\n",
      "     - ui_bit_ior_concat_expr_FU: 16\n",
      "     - ui_bit_ior_expr_FU: 288\n",
      "     - ui_bit_xor_expr_FU: 32\n",
      "     - ui_cond_expr_FU: 256\n",
      "     - ui_eq_expr_FU: 80\n",
      "     - ui_extract_bit_expr_FU: 1328\n",
      "     - ui_lshift_expr_FU: 448\n",
      "     - ui_lt_expr_FU: 16\n",
      "     - ui_minus_expr_FU: 16\n",
      "     - ui_mult_expr_FU: 16\n",
      "     - ui_ne_expr_FU: 96\n",
      "     - ui_plus_expr_FU: 80\n",
      "     - ui_pointer_plus_expr_FU: 77\n",
      "     - ui_rshift_expr_FU: 288\n",
      "     - ui_ternary_plus_expr_FU: 16\n",
      "     - ui_ternary_pm_expr_FU: 16\n",
      "make: Entering directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o testbench_main_kernel_main.o /working_dir/HLS_output//simulation/testbench_main_kernel_main.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmain_kernel_tb.cpp > Vmain_kernel_tb__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmain_kernel_tb__Syms.cpp > Vmain_kernel_tb__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb__ALLcls.o Vmain_kernel_tb__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb__ALLsup.o Vmain_kernel_tb__ALLsup.cpp\n",
      "ar -cr Vmain_kernel_tb__ALL.a Vmain_kernel_tb__ALLcls.o Vmain_kernel_tb__ALLsup.o\n",
      "ranlib Vmain_kernel_tb__ALL.a\n",
      "g++    testbench_main_kernel_main.o verilated.o Vmain_kernel_tb__ALL.a    -o Vmain_kernel_tb -lm -lstdc++ \n",
      "make: Leaving directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                   64 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:681: Verilog $finish\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                   64 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:681: Verilog $finish\n",
      "File \"/working_dir/results.txt\" opened\n",
      "1. Simulation completed with SUCCESS; Execution time 64 cycles;\n",
      "  Total cycles             : 64 cycles\n",
      "  Number of executions     : 1\n",
      "  Average execution        : 64 cycles\n",
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version\n"
     ]
    }
   ],
   "source": [
    "! scripts/run-bambu.sh optimized\n",
    "# Takes aprox 55 seconds to execute"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Average execution in cycles: 64\n"
     ]
    }
   ],
   "source": [
    "optimized_runtime = \"\"\n",
    "\n",
    "for runtime in open('output/optimized/bambu-log').readlines():\n",
    "    if \"Average execution\" in runtime:\n",
    "        optimized_runtime = [int(s) for s in runtime.split() if s.isdigit()][0]\n",
    "\n",
    "print(\"Average execution in cycles: {}\".format(optimized_runtime))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [Intermediate Dot File](output/optimized/HLS_output/dot/main_kernel/HLS_STGraph.dot)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Comparison of runtime results\n",
    "\n",
    "* Display runtime\n",
    "* Display [verilog output file](output/optimized/main_kernel.v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Average execution in cycles of Baseline kernel:  1542\n",
      "Average execution in cycles of Optimized kernel: 64\n",
      "Speedup: 24.1\n"
     ]
    }
   ],
   "source": [
    "print(\"Average execution in cycles of Baseline kernel:  {}\".format(baseline_runtime))\n",
    "print(\"Average execution in cycles of Optimized kernel: {}\".format(optimized_runtime))\n",
    "print(\"Speedup: {:.1f}\".format(float(baseline_runtime/optimized_runtime)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Commandline interface\n",
    "\n",
    "To visualize all possible paramenters for our optimization passes run:\n",
    "\n",
    "- `soda-opt -h`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "```\n",
    "      --soda-opt-pipeline-for-bambu                    \n",
    "        --affine-tile-size=<ulong>                     \n",
    "        --bitwidth-of-index-type=<uint>                \n",
    "        --max-alloc-size-in-bytes=<uint>               \n",
    "        --max-rank-of-allocated-memref=<uint>          \n",
    "        --number-of-full-unrolls=<uint>                \n",
    "        --permutation-map=<uint>                       \n",
    "        --use-bare-ptr-memref-call-conv                \n",
    "        --no-alloca-promotion                          \n",
    "        --no-buffer-trick                              \n",
    "        --no-scalar-replacement                        \n",
    "  \n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "(\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  soda-opt -h 2>&1 | cat > output/helpfile\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Open [help file](output/helpfile)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Modifying the number of unrolls"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "(\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  soda-opt \\\n",
    "    -soda-outline-bambu-code \\\n",
    "    -soda-extract-arguments-to-xml=using-bare-ptr \\\n",
    "    -soda-generate-bambu-accelcode \\\n",
    "    -soda-opt-pipeline-for-bambu=\"use-bare-ptr-memref-call-conv number-of-full-unrolls=1\" \\\n",
    "    -print-ir-after-all \\\n",
    "    output/01searched-edited.mlir \\\n",
    "    -o output/04optimized.mlir \\\n",
    "    2>&1 | cat > output/05intermediate-optimized.mlir\n",
    "\n",
    "  docker run -u $(id -u) -v $(pwd):/working_dir --rm agostini01/soda \\\n",
    "  mlir-translate \\\n",
    "    --mlir-to-llvmir \\\n",
    "    output/04optimized.mlir \\\n",
    "    -o output/05optimized.ll\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Visualize [intermediate file](output/05intermediate-optimized.mlir)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version/output/optimized /files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version\n",
      " ==  Bambu executed with: bambu -v3 --print-dot -lm --soft-float --compiler=I386_CLANG10 -O2 --device-name=xc7vx690t-3ffg1930-VVD --clock-period=5 --no-iob --experimental-setup=BAMBU-BALANCED-MP --channels-number=2 --memory-allocation-policy=ALL_BRAM --disable-function-proxy --generate-tb=main_kernel_test.xml --simulate --simulator=VERILATOR --top-fname=main_kernel input.ll \n",
      "\n",
      "\n",
      "********************************************************************************\n",
      "                    ____                  _\n",
      "                   | __ )  __ _ _ __ ___ | |_   _   _\n",
      "                   |  _ \\ / _` | '_ ` _ \\| '_ \\| | | |\n",
      "                   | |_) | (_| | | | | | | |_) | |_| |\n",
      "                   |____/ \\__,_|_| |_| |_|_.__/ \\__,_|\n",
      "\n",
      "********************************************************************************\n",
      "                         High-Level Synthesis Tool\n",
      "\n",
      "                         Politecnico di Milano - DEIB\n",
      "                          System Architectures Group\n",
      "********************************************************************************\n",
      "                Copyright (C) 2004-2021 Politecnico di Milano\n",
      "  Version: PandA 0.9.7-dev - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5\n",
      "\n",
      "Parameters parsed in 0.11 seconds\n",
      "\n",
      "Target technology = FPGA\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3\n",
      "  - combinational: 0\n",
      "  - others: 3\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 10\n",
      "  - combinational: 0\n",
      "  - others: 10\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 31\n",
      "  - combinational: 0\n",
      "  - others: 31\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 56\n",
      "  - combinational: 0\n",
      "  - others: 56\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 1\n",
      "  - combinational: 0\n",
      "  - others: 1\n",
      "\n",
      "Library Name     : CS_COMPONENT\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 0\n",
      "  - combinational: 0\n",
      "  - others: 0\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 17\n",
      "  - combinational: 0\n",
      "  - others: 17\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 14\n",
      "  - combinational: 0\n",
      "  - others: 14\n",
      "\n",
      "Library Name     : STD_COMMON\n",
      "  Total cells    : 57\n",
      "  - combinational: 0\n",
      "  - others: 57\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 8\n",
      "  - combinational: 0\n",
      "  - others: 8\n",
      "\n",
      "Library Name     : STD_PC\n",
      "  Total cells    : 16\n",
      "  - combinational: 0\n",
      "  - others: 16\n",
      "\n",
      "Library Name     : STD_SOFT_FLOAT\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD\n",
      "  Total cells    : 72\n",
      "  - combinational: 0\n",
      "  - others: 72\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 2\n",
      "  - combinational: 0\n",
      "  - others: 2\n",
      "\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 4\n",
      "  - combinational: 0\n",
      "  - others: 4\n",
      "\n",
      "Library Name     : WBWrapper\n",
      "  Total cells    : 12\n",
      "  - combinational: 0\n",
      "  - others: 12\n",
      "\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      " (in-process)  /usr/local/include  /usr/lib/llvm-10/lib/clang/10.0.0/include  /usr/include/x86_64-linux-gnu  /usr/include  \n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "Available devices:\n",
      " - 5CSEMA5F31C6\n",
      " - 5SGXEA7N2F45C1\n",
      " - EP2C70F896C6\n",
      " - EP2C70F896C6-R\n",
      " - EP4SGX530KH40C2\n",
      " - LFE335EA8FN484C\n",
      " - LFE5U85F8BG756C\n",
      " - LFE5UM85F8BG756C\n",
      " - nangate45\n",
      " - nx1h140tsp\n",
      " - nx1h35S\n",
      " - xc4vlx100-10ff1513\n",
      " - xc5vlx110t-1ff1136\n",
      " - xc5vlx330t-2ff1738\n",
      " - xc5vlx50-3ff1153\n",
      " - xc6vlx240t-1ff1156\n",
      " - xc7a100t-1csg324-VVD\n",
      " - xc7vx330t-1ffg1157\n",
      " - xc7vx485t-2ffg1761-VVD\n",
      " - xc7vx690t-3ffg1930-VVD\n",
      " - xc7z020-1clg484\n",
      " - xc7z020-1clg484-VVD\n",
      " - xc7z020-1clg484-YOSYS-VVD\n",
      " - xc7z045-2ffg900-VVD\n",
      "Library Name     : STD_FU\n",
      "  Total cells    : 3911\n",
      "  - combinational: 0\n",
      "  - others: 3911\n",
      "\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: minus_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 2\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 3\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 4\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 5\n",
      "  Bit Value Opt: bit_xor_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 2\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 2\n",
      "  Bit Value Opt: plus_expr optimized, nbits = 2\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 11\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 11\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 19\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 19\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 23\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 23\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 25\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 25\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: eq_expr optimized, nbits = 26\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 26\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 26\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 1\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 1\n",
      "  Bit Value Opt: cond_expr optimized, nbits = 1\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 22\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 22\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 47\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 47\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 9\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 9\n",
      "  Bit Value Opt: bit_and_expr optimized, nbits = 24\n",
      "  Bit Value Opt: ne_expr optimized, nbits = 24\n",
      "\n",
      "  Memory allocation information:\n",
      "    Internal variable: internal_494484 - 494484 - internal_494484 in function main_kernel\n",
      "      Id: 494484\n",
      "      Base Address: 512\n",
      "      Size: 512\n",
      "      Is a private memory\n",
      "      The variable is always accessed with the same data size\n",
      "      Number of functions in which is used: 1\n",
      "      Maximum number of references per function: 40\n",
      "      Maximum number of loads per function: 8\n",
      "    Internal variable: internal_494966 - 494966 - internal_494966 in function main_kernel\n",
      "      Id: 494966\n",
      "      Base Address: 512\n",
      "      Size: 512\n",
      "      Is a private memory\n",
      "      The variable is always accessed with the same data size\n",
      "      Number of functions in which is used: 1\n",
      "      Maximum number of references per function: 64\n",
      "      Maximum number of loads per function: 32\n",
      "    Internal variable: internal_495414 - 495414 - internal_495414 in function main_kernel\n",
      "      Id: 495414\n",
      "      Base Address: 512\n",
      "      Size: 256\n",
      "      Is a private memory\n",
      "      The variable is always accessed with the same data size\n",
      "      Number of functions in which is used: 1\n",
      "      Maximum number of references per function: 40\n",
      "      Maximum number of loads per function: 20\n",
      "Warning: This function uses unknown addresses: main_kernel\n",
      "    BRAM bitsize: 16\n",
      "    Spec may not exploit DATA bus width\n",
      "    Spec accesses data having an address unknown at compile time\n",
      "    Internal data is not externally accessible\n",
      "    DATA bus bitsize: 32\n",
      "    ADDRESS bus bitsize: 32\n",
      "    SIZE bus bitsize: 6\n",
      "    Internally allocated memory (no private memories): 0\n",
      "    Internally allocated memory: 1280\n",
      "  Time to perform memory allocation: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_adde8m23b_127rnh:\n",
      "    Number of complex operations: 0\n",
      "    Number of complex operations: 0\n",
      "  Time to perform module allocation: 0.04 seconds\n",
      "\n",
      "\n",
      "  Module allocation information for function __float_mule8m23b_127rnh:\n",
      "    Number of complex operations: 1\n",
      "    Number of complex operations: 1\n",
      "  Time to perform module allocation: 0.02 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_adde8m23b_127rnh:\n",
      "    Number of control steps: 6\n",
      "    Minimum slack: 0.059899991999997682\n",
      "    Estimated max frequency (MHz): 202.4250517966436\n",
      "  Time to perform scheduling: 0.03 seconds\n",
      "\n",
      "  Number of function call sites = 32\n",
      "\n",
      "  State Transition Graph Information of function __float_adde8m23b_127rnh:\n",
      "    Number of operations: 233\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 5\n",
      "    Minimum number of cycles: 5\n",
      "    Maximum number of cycles 5\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.03 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function __float_mule8m23b_127rnh:\n",
      "    Number of control steps: 5\n",
      "    Minimum slack: 0.061999997000000306\n",
      "    Estimated max frequency (MHz): 202.51113798956391\n",
      "  Time to perform scheduling: 0.01 seconds\n",
      "\n",
      "  Number of function call sites = 32\n",
      "\n",
      "  State Transition Graph Information of function __float_mule8m23b_127rnh:\n",
      "    Number of operations: 105\n",
      "    Number of basic blocks: 3\n",
      "    Number of states: 4\n",
      "    Minimum number of cycles: 4\n",
      "    Maximum number of cycles 4\n",
      "    Parameters are registered\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.01 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_adde8m23b_127rnh:\n",
      "    Bound operations:177/233\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function __float_mule8m23b_127rnh:\n",
      "    Bound operations:86/105\n",
      "  Time to perform easy binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_adde8m23b_127rnh:\n",
      "    Number of storage values inserted: 57\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function __float_mule8m23b_127rnh:\n",
      "    Number of storage values inserted: 11\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:50)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module binding information for function __float_adde8m23b_127rnh:\n",
      "    Number of modules instantiated: 233\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 33\n",
      "    Estimated resources area (no Muxes and address logic): 2440\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 2440\n",
      "    Estimated number of DSPs: 0\n",
      "    Slack computed in 0.00 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.00 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 0.00 seconds\n",
      "      Iteration 1 completed in 0.00 seconds\n",
      "  Time to perform module binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_adde8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 57 registers(LB:50)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_adde8m23b_127rnh: 339\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:9)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Module binding information for function __float_mule8m23b_127rnh:\n",
      "    Number of modules instantiated: 105\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 0\n",
      "    Estimated resources area (no Muxes and address logic): 1108\n",
      "    Estimated area of MUX21: 0\n",
      "    Total estimated area: 1108\n",
      "    Estimated number of DSPs: 3\n",
      "    Slack computed in 0.00 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.00 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 0.00 seconds\n",
      "      Iteration 1 completed in 0.00 seconds\n",
      "  Time to perform module binding: 0.00 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function __float_mule8m23b_127rnh:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:9)\n",
      "  Time to perform register binding: 0.00 seconds\n",
      "\n",
      "  Total number of flip-flops in function __float_mule8m23b_127rnh: 160\n",
      "\n",
      "  Module allocation information for function main_kernel:\n",
      "    Number of complex operations: 304\n",
      "    Number of complex operations: 304\n",
      "  Time to perform module allocation: 0.04 seconds\n",
      "\n",
      "\n",
      "  Scheduling Information of function main_kernel:\n",
      "    Number of control steps: 112\n",
      "    Minimum slack: 0.059899990000011727\n",
      "    Estimated max frequency (MHz): 202.42505171469239\n",
      "  Time to perform scheduling: 0.15 seconds\n",
      "\n",
      "  Number of function call sites = 0\n",
      "\n",
      "  State Transition Graph Information of function main_kernel:\n",
      "    Number of operations: 841\n",
      "    Number of basic blocks: 5\n",
      "    Number of states: 110\n",
      "    Done port is registered\n",
      "  Time to perform creation of STG: 0.26 seconds\n",
      "\n",
      "\n",
      "  Easy binding information for function main_kernel:\n",
      "    Bound operations:353/841\n",
      "  Time to perform easy binding: 0.01 seconds\n",
      "\n",
      "\n",
      "  Storage Value Information of function main_kernel:\n",
      "    Number of storage values inserted: 409\n",
      "  Time to compute storage value information: 0.00 seconds\n",
      "\n",
      "  cdfc mux estimation 68 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_0 with 40 vertices\n",
      "  cdfc mux estimation 92 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_1 with 64 vertices\n",
      "  cdfc mux estimation 38 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_2 with 40 vertices\n",
      "  cdfc mux estimation 78 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_348 with 96 vertices\n",
      "  cdfc mux estimation 56 -- Number of cliques covering the graph: 4 main_kernel___float_adde8m23b_127rnh_393 with 32 vertices\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 326 registers(LB:192)\n",
      "  Time to perform register binding: 0.17 seconds\n",
      "\n",
      "  cdfc mux estimation 38 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_0 with 40 vertices\n",
      "  cdfc mux estimation 73 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_1 with 64 vertices\n",
      "  cdfc mux estimation 24 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_2 with 40 vertices\n",
      "  cdfc mux estimation 78 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_348 with 96 vertices\n",
      "  cdfc mux estimation 56 -- Number of cliques covering the graph: 4 main_kernel___float_adde8m23b_127rnh_393 with 32 vertices\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 326 registers(LB:192)\n",
      "  Time to perform register binding: 0.16 seconds\n",
      "\n",
      "  cdfc mux estimation 38 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_0 with 40 vertices\n",
      "  cdfc mux estimation 73 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_1 with 64 vertices\n",
      "  cdfc mux estimation 24 -- Number of cliques covering the graph: 2 main_kernel_ARRAY_1D_STD_BRAM_NN_SDS_2 with 40 vertices\n",
      "  cdfc mux estimation 78 -- Number of cliques covering the graph: 2 main_kernel_BMEMORY_CTRLN_348 with 96 vertices\n",
      "  cdfc mux estimation 56 -- Number of cliques covering the graph: 4 main_kernel___float_adde8m23b_127rnh_393 with 32 vertices\n",
      "\n",
      "  Module binding information for function main_kernel:\n",
      "    Number of modules instantiated: 581\n",
      "    Number of possible conflicts for possible false paths introduced by resource sharing: 0\n",
      "    Estimated resources area (no Muxes and address logic): 76233\n",
      "    Estimated area of MUX21: 2769.333333333333\n",
      "    Total estimated area: 79002.333333333328\n",
      "    Estimated number of DSPs: 0\n",
      "    Slack computed in 0.01 seconds\n",
      "    False-loop computation completed in 0.00 seconds\n",
      "    Weight computation completed in 0.04 seconds\n",
      "    Clique covering computation:\n",
      "      Iteration 0 completed in 0.05 seconds\n",
      "      Iteration 1 completed in 0.06 seconds\n",
      "      Iteration 2 completed in 0.06 seconds\n",
      "  Time to perform module binding: 0.55 seconds\n",
      "\n",
      "\n",
      "  Register binding information for function main_kernel:\n",
      "    Register allocation algorithm obtains a sub-optimal result: 326 registers(LB:192)\n",
      "  Time to perform register binding: 0.16 seconds\n",
      "\n",
      "\n",
      "  Connection Binding Information for function main_kernel:\n",
      "    Number of allocated multiplexers (2-to-1 equivalent): 347\n",
      "    Total number of bit-level multiplexers: 8496\n",
      "  Time to perform interconnection binding: 0.01 seconds\n",
      "\n",
      "  Total number of flip-flops in function main_kernel: 10433\n",
      "  Parameter P0 (494024) (testvector 0) allocated at 1073741824 : reserved_mem_size = 128\n",
      "  Parameter P1 (494025) (testvector 0) allocated at 1073742336 : reserved_mem_size = 128\n",
      "  Parameter P2 (494026) (testvector 0) allocated at 1073742848 : reserved_mem_size = 64\n",
      "  C-based testbench generation for function main_kernel: /working_dir/HLS_output//simulation/values.c\n",
      "  Prepared testbench\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "clang: warning: optimization flag '-ffloat-store' is not supported [-Wignored-optimization-argument]\n",
      "warning: overriding the module target triple with i386-pc-linux-gnu [-Woverride-module]\n",
      "1 warning generated.\n",
      "\n",
      "  Summary of resources:\n",
      "     - ARRAY_1D_STD_BRAM_NN_SDS: 3\n",
      "     - ASSIGN_UNSIGNED_FU: 5\n",
      "     - ASSIGN_VECTOR_BOOL_FU: 100\n",
      "     - BMEMORY_CTRLN: 1\n",
      "     - IIdata_converter_FU: 8\n",
      "     - IUdata_converter_FU: 12\n",
      "     - MUX_GATE: 347\n",
      "     - OR_GATE: 4\n",
      "     - UIdata_converter_FU: 12\n",
      "     - UUdata_converter_FU: 838\n",
      "     - addr_expr_FU: 3\n",
      "     - bus_merger: 5\n",
      "     - constant_value: 1598\n",
      "     - flipflop_AR: 36\n",
      "     - join_signal: 5\n",
      "     - lshift_expr_FU: 8\n",
      "     - lut_expr_FU: 892\n",
      "     - read_cond_FU: 1\n",
      "     - register_SE: 522\n",
      "     - register_STD: 456\n",
      "     - rshift_expr_FU: 12\n",
      "     - split_signal: 5\n",
      "     - ui_bit_and_expr_FU: 424\n",
      "     - ui_bit_ior_concat_expr_FU: 4\n",
      "     - ui_bit_ior_expr_FU: 222\n",
      "     - ui_bit_xor_expr_FU: 8\n",
      "     - ui_cond_expr_FU: 148\n",
      "     - ui_eq_expr_FU: 76\n",
      "     - ui_extract_bit_expr_FU: 1228\n",
      "     - ui_lshift_expr_FU: 266\n",
      "     - ui_lt_expr_FU: 5\n",
      "     - ui_minus_expr_FU: 4\n",
      "     - ui_mult_expr_FU: 32\n",
      "     - ui_ne_expr_FU: 108\n",
      "     - ui_plus_expr_FU: 77\n",
      "     - ui_pointer_plus_expr_FU: 166\n",
      "     - ui_rshift_expr_FU: 212\n",
      "     - ui_ternary_plus_expr_FU: 32\n",
      "     - ui_ternary_pm_expr_FU: 4\n",
      "     - ui_view_convert_expr_FU: 160\n",
      "make: Entering directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o testbench_main_kernel_main.o /working_dir/HLS_output//simulation/testbench_main_kernel_main.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmain_kernel_tb.cpp > Vmain_kernel_tb__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vmain_kernel_tb__Syms.cpp > Vmain_kernel_tb__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb__ALLcls.o Vmain_kernel_tb__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow  -fstrict-aliasing     -c -o Vmain_kernel_tb__ALLsup.o Vmain_kernel_tb__ALLsup.cpp\n",
      "ar -cr Vmain_kernel_tb__ALL.a Vmain_kernel_tb__ALLcls.o Vmain_kernel_tb__ALLsup.o\n",
      "ranlib Vmain_kernel_tb__ALL.a\n",
      "g++    testbench_main_kernel_main.o verilated.o Vmain_kernel_tb__ALL.a    -o Vmain_kernel_tb -lm -lstdc++ \n",
      "make: Leaving directory '/working_dir/HLS_output/verilator_beh/verilator_obj'\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                  254 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:681: Verilog $finish\n",
      "Start reading vector           1's values from input file.\n",
      "\n",
      "Reading of vector values from input file completed. Simulation started.\n",
      "Simulation ended after                  254 cycles.\n",
      "\n",
      "Simulation completed with success\n",
      "\n",
      "- /working_dir/HLS_output//simulation/testbench_main_kernel_tb.v:681: Verilog $finish\n",
      "File \"/working_dir/results.txt\" opened\n",
      "1. Simulation completed with SUCCESS; Execution time 254 cycles;\n",
      "  Total cycles             : 254 cycles\n",
      "  Number of executions     : 1\n",
      "  Average execution        : 254 cycles\n",
      "/files0/extended/bohm747/Development/soda/soda-opt/docs/tutorials/isc2022/docker-version\n"
     ]
    }
   ],
   "source": [
    "! scripts/run-bambu.sh optimized"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![tutorial-flow](imgs/flow-diagram.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Vivado Flow: Place and Route generated Verilog (Step 6)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Baseline kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! scripts/run-synthesis.sh baseline\n",
    "\n",
    "# Approx. 4min to execute"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Optimized kernel"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! scripts/run-synthesis.sh optimized\n",
    "\n",
    "# Approx. 23min to execute"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Comparison of synthesis results\n",
    "\n",
    "* Display area\n",
    "* Display power\n",
    "* Calculate and display FLOPS/W"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "log_path_suffix='HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/6_report.log'\n",
    "gds_path_suffix='HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.gds'"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Baseline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "baseline_log='output/baseline/'+log_path_suffix"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "power_multiplier = 1 # Open road reports power in mW\n",
    "\n",
    "log_file=baseline_log\n",
    "total_power = ()\n",
    "\n",
    "for l in open(log_file, 'r').readlines():\n",
    "  if (\"Total\" in l and \"Group\" not in l):\n",
    "    total_power=float(l.split()[4])*power_multiplier\n",
    "\n",
    "  if (\"Design area\" in l):\n",
    "    available_area=float(l.split()[2])\n",
    "    utilization_area=float(l.split()[4].strip('%'))\n",
    "  \n",
    "\n",
    "print('Baseline accelerator:')\n",
    "print('  total power consumption: {}W'.format(total_power))\n",
    "print('  available chip area: {} um^2'.format(available_area))\n",
    "print('  utilized chip area: {}%'.format(utilization_area))\n",
    "\n",
    "\n",
    "baseline_total_power=total_power\n",
    "baseline_available_area=available_area\n",
    "baseline_utilization_area=utilization_area\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Optimized for runtime"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "optimized_log='output/optimized/'+log_path_suffix"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "log_file=optimized_log\n",
    "total_power = ()\n",
    "\n",
    "for l in open(log_file, 'r').readlines():\n",
    "  if (\"Total\" in l and \"Group\" not in l):\n",
    "    total_power=float(l.split()[4])*power_multiplier\n",
    "\n",
    "  if (\"Design area\" in l):\n",
    "    available_area=float(l.split()[2])\n",
    "    utilization_area=float(l.split()[4].strip('%'))\n",
    "  \n",
    "\n",
    "print('Optimized accelerator:')\n",
    "print('  total power consumption: {}W'.format(total_power))\n",
    "print('  available chip area: {} um^2'.format(available_area))\n",
    "print('  utilized chip area: {}%'.format(utilization_area))\n",
    "\n",
    "optimized_total_power=total_power\n",
    "optimized_available_area=available_area\n",
    "optimized_utilization_area=utilization_area"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Post place and route comparison\n",
    "\n",
    "Considering a matrix multiply kernel has approximatelly 2xNxMxK arithmetic operations\n",
    "\n",
    "And our selected kernel has the following sizes: \n",
    "\n",
    "```\n",
    "linalg.batch_matmul ins(%23, %6 : memref<1x4x8xf32>, memref<1x8x4xf32>) \n",
    "                    outs(%25 : memref<1x4x4xf32>)\n",
    "```\n",
    "M=4, K=8, N=4\n",
    "\n",
    "We have approximatelly **256** floating point aritihmetic operations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "giga_multiplier=1e9\n",
    "flop_count = 256 # arithmetic float point operations\n",
    "target_frequency = 200e+6 # 200MHz\n",
    "\n",
    "optimized_runtime_in_s = optimized_runtime/target_frequency\n",
    "baseline_runtime_in_s = baseline_runtime/target_frequency \n",
    "\n",
    "baseline_flops_per_watt= flop_count/baseline_runtime_in_s/baseline_total_power\n",
    "optimized_flops_per_watt= flop_count/optimized_runtime_in_s/optimized_total_power\n",
    "\n",
    "\n",
    "print(\"Execution in cycles of Baseline kernel:  {}\".format(baseline_runtime))\n",
    "print(\"Execution in cycles of Optimized kernel:   {}\".format(optimized_runtime))\n",
    "\n",
    "print(\"Speedup: \\t\\t\\t{:.2f}x\".format(baseline_runtime/optimized_runtime))\n",
    "print(\"Area utilization overhead: \\t {:.2f}x\".format(optimized_utilization_area/baseline_utilization_area))\n",
    "print(\"Power overhead: \\t\\t {:.2f}x\".format(optimized_total_power/baseline_total_power))\n",
    "\n",
    "print(\"Baseline  \\t\\t\\t {:.2f} GFLOPS/W \".format(baseline_flops_per_watt/giga_multiplier))\n",
    "print(\"Optimized \\t\\t\\t{:.2f} GFLOPS/W\".format(optimized_flops_per_watt/giga_multiplier))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Generated GDSII files\n",
    "\n",
    "Output files can be found here:\n",
    "\n",
    "* output/baseline/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.gds\n",
    "* output/optimized/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.gds"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Baseline and Optimized Side by Side\n",
    "\n",
    "<p float=\"middle\">\n",
    "  <img src=\"imgs/baseline_view.png\" width=\"49%\" />\n",
    "  <img src=\"imgs/optimized_view.png\" width=\"49%\" /> \n",
    "</p>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Thank you!"
   ]
  }
 ],
 "metadata": {
  "interpreter": {
   "hash": "36f55316ad4b76c83a238a181d58f7fc16c6ae6a525b0f47f4b4178a5f76b5f8"
  },
  "kernelspec": {
   "display_name": "Python 3.9.7 ('tf-nb')",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.7"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
