track1_text_image_rom.v,verilog,xil_defaultlib,../../../../FPGA DAW.srcs/sources_1/ip/track1_text_image_rom/sim/track1_text_image_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
