 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -capacitance
Design : ExampleRocketSystem
Version: Q-2019.12-SP3
Date   : Sat Mar 19 08:31:32 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p75v125c   Library: saed32lvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: mbus/coupler_to_memory_controller_named_axi4/tl2axi4/u_T_90_reg
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: mem_axi4_0_b_ready
            (output port clocked by clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ExampleRocketSystem
                     2000000               saed32rvt_ss0p95v125c
  TLToAXI4_1         8000                  saed32rvt_ss0p95v125c
  TLSourceShrinker   8000                  saed32rvt_ss0p95v125c
  TLBroadcast        70000                 saed32rvt_ss0p95v125c
  TLXbar             8000                  saed32rvt_ss0p95v125c

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.90       0.90
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/u_T_90_reg/CLK (SDFFX1_RVT)
                                                          0.00 #     0.90 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/u_T_90_reg/Q (SDFFX1_RVT)
                                                1.21      0.18       1.08 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U35/Y (OR2X2_RVT)
                                               10.69      0.09       1.17 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U4/Y (INVX1_RVT)
                                                6.63      0.07       1.24 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U3/Y (AO22X1_RVT)
                                                9.32      0.15       1.39 r
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_in_d_bits_source[0] (TLToAXI4_1)
                                                          0.00       1.39 r
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_out_d_bits_source[0] (TLWidthWidget_4)
                                                          0.00       1.39 r
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_in_d_bits_source[0] (TLWidthWidget_4)
                                                          0.00       1.39 r
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_out_d_bits_source[0] (TLBuffer_6)
                                                          0.00       1.39 r
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_in_d_bits_source[0] (TLBuffer_6)
                                                          0.00       1.39 r
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_out_d_bits_source[0] (ProbePicker)
                                                          0.00       1.39 r
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_in_d_bits_source[0] (ProbePicker)
                                                          0.00       1.39 r
  mbus/coupler_to_memory_controller_named_axi4/auto_picker_in_d_bits_source[0] (SimpleLazyModule_6)
                                                          0.00       1.39 r
  mbus/memory_bus_xbar/auto_out_d_bits_source[0] (TLXbar_4)
                                                          0.00       1.39 r
  mbus/memory_bus_xbar/auto_in_d_bits_source[0] (TLXbar_4)
                                                          0.00       1.39 r
  mbus/coupler_from_coherence_manager/auto_binder_out_d_bits_source[0] (SimpleLazyModule_7)
                                                          0.00       1.39 r
  mbus/coupler_from_coherence_manager/binder/auto_out_d_bits_source[0] (BankBinder)
                                                          0.00       1.39 r
  mbus/coupler_from_coherence_manager/binder/auto_in_d_bits_source[0] (BankBinder)
                                                          0.00       1.39 r
  mbus/coupler_from_coherence_manager/auto_binder_in_d_bits_source[0] (SimpleLazyModule_7)
                                                          0.00       1.39 r
  mbus/auto_coupler_from_coherence_manager_binder_in_d_bits_source[0] (MemoryBus)
                                                          0.00       1.39 r
  shrinker/auto_out_d_bits_source[0] (TLSourceShrinker)
                                                          0.00       1.39 r
  shrinker/U3/Y (INVX1_RVT)                     8.99      0.10       1.49 f
  shrinker/U30/Y (OA221X1_RVT)                  0.62      0.13       1.61 f
  shrinker/U7/Y (OR2X1_RVT)                     2.41      0.07       1.69 f
  shrinker/auto_in_d_bits_source[6] (TLSourceShrinker)
                                                          0.00       1.69 f
  ww/auto_out_d_bits_source[6] (TLWidthWidget_8)          0.00       1.69 f
  ww/auto_in_d_bits_source[6] (TLWidthWidget_8)           0.00       1.69 f
  bh/auto_out_d_bits_source[6] (TLBroadcast)              0.00       1.69 f
  bh/U39/Y (INVX1_RVT)                          2.86      0.04       1.73 r
  bh/U280/Y (NAND2X0_RVT)                       1.16      0.05       1.77 f
  bh/U281/Y (AND2X1_RVT)                        1.52      0.07       1.84 f
  bh/U5/Y (OA222X1_RVT)                         8.90      0.16       2.01 f
  bh/U30/Y (NBUFFX4_RVT)                       36.09      0.13       2.13 f
  bh/U286/Y (AO21X1_RVT)                        0.77      0.10       2.24 f
  bh/auto_in_d_bits_source[4] (TLBroadcast)               0.00       2.24 f
  sbus/auto_system_bus_xbar_out_d_bits_source[4] (SystemBus)
                                                          0.00       2.24 f
  sbus/system_bus_xbar/auto_out_2_d_bits_source[4] (TLXbar)
                                                          0.00       2.24 f
  sbus/system_bus_xbar/U12/Y (INVX1_RVT)        1.70      0.03       2.27 r
  sbus/system_bus_xbar/U250/Y (NOR3X0_RVT)      1.02      0.08       2.35 f
  sbus/system_bus_xbar/U826/Y (OA221X1_RVT)     0.57      0.06       2.41 f
  sbus/system_bus_xbar/U827/Y (AO22X1_RVT)      3.96      0.08       2.49 f
  sbus/system_bus_xbar/auto_out_2_d_ready (TLXbar)        0.00       2.49 f
  sbus/auto_system_bus_xbar_out_d_ready (SystemBus)       0.00       2.49 f
  bh/auto_in_d_ready (TLBroadcast)                        0.00       2.49 f
  bh/U958/Y (NAND3X0_RVT)                       1.15      0.06       2.55 r
  bh/U960/Y (NAND3X0_RVT)                       3.63      0.12       2.67 f
  bh/auto_out_d_ready (TLBroadcast)                       0.00       2.67 f
  ww/auto_in_d_ready (TLWidthWidget_8)                    0.00       2.67 f
  ww/auto_out_d_ready (TLWidthWidget_8)                   0.00       2.67 f
  shrinker/auto_in_d_ready (TLSourceShrinker)             0.00       2.67 f
  shrinker/auto_out_d_ready (TLSourceShrinker)            0.00       2.67 f
  mbus/auto_coupler_from_coherence_manager_binder_in_d_ready (MemoryBus)
                                                          0.00       2.67 f
  mbus/coupler_from_coherence_manager/auto_binder_in_d_ready (SimpleLazyModule_7)
                                                          0.00       2.67 f
  mbus/coupler_from_coherence_manager/binder/auto_in_d_ready (BankBinder)
                                                          0.00       2.67 f
  mbus/coupler_from_coherence_manager/binder/auto_out_d_ready (BankBinder)
                                                          0.00       2.67 f
  mbus/coupler_from_coherence_manager/auto_binder_out_d_ready (SimpleLazyModule_7)
                                                          0.00       2.67 f
  mbus/memory_bus_xbar/auto_in_d_ready (TLXbar_4)         0.00       2.67 f
  mbus/memory_bus_xbar/auto_out_d_ready (TLXbar_4)        0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/auto_picker_in_d_ready (SimpleLazyModule_6)
                                                          0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_in_d_ready (ProbePicker)
                                                          0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/picker/auto_out_d_ready (ProbePicker)
                                                          0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_in_d_ready (TLBuffer_6)
                                                          0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/buffer/auto_out_d_ready (TLBuffer_6)
                                                          0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_in_d_ready (TLWidthWidget_4)
                                                          0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/widget/auto_out_d_ready (TLWidthWidget_4)
                                                          0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_in_d_ready (TLToAXI4_1)
                                                          0.00       2.67 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/U43/Y (AND2X1_RVT)
                                                1.65      0.10       2.77 f
  mbus/coupler_to_memory_controller_named_axi4/tl2axi4/auto_out_b_ready (TLToAXI4_1)
                                                          0.00       2.77 f
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_in_b_ready (AXI4IdIndexer_2)
                                                          0.00       2.77 f
  mbus/coupler_to_memory_controller_named_axi4/axi4index/auto_out_b_ready (AXI4IdIndexer_2)
                                                          0.00       2.77 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_in_b_ready (AXI4UserYanker_2)
                                                          0.00       2.77 f
  mbus/coupler_to_memory_controller_named_axi4/axi4yank/auto_out_b_ready (AXI4UserYanker_2)
                                                          0.00       2.77 f
  mbus/coupler_to_memory_controller_named_axi4/auto_axi4yank_out_b_ready (SimpleLazyModule_6)
                                                          0.00       2.77 f
  mbus/auto_coupler_to_memory_controller_named_axi4_axi4yank_out_b_ready (MemoryBus)
                                                          0.00       2.77 f
  mem_axi4_0_b_ready (out)                                0.00       2.77 f
  data arrival time                                                  2.77

  clock clock (rise edge)                                 3.50       3.50
  clock network delay (ideal)                             0.90       4.40
  clock uncertainty                                      -0.16       4.24
  output external delay                                   0.00       4.24
  data required time                                                 4.24
  --------------------------------------------------------------------------
  data required time                                                 4.24
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.47


1
