\hypertarget{class_r_s232_write_1_1moore}{}\section{moore Architecture Reference}
\label{class_r_s232_write_1_1moore}\index{moore@{moore}}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write_1_1moore_a7654bd82719bfde1c792d7828664dde2}{Baud\+Rate}  {\bfseries }  
\item 
\hyperlink{class_r_s232_write_1_1moore_a40d949610464b7b6388615a36e6c0213}{Right\+Shift}  {\bfseries }  
\item 
\hyperlink{class_r_s232_write_1_1moore_af14bb46d73e38ee879779205d461dcd3}{Fsm\+Write}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write_1_1moore_a3d8b83829d56d20a227b6507d3631397}{C\+T\+R\+L} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write_1_1moore_a6124f56309031033b8f7a798ca30372d}{F\+Baud} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{u00}  {\bfseries Baud\+Rate}   
\item 
\hyperlink{class_r_s232_write_1_1moore_a261149681baa370af616d05085c60b21}{u01}  {\bfseries rightshift}   
\item 
\hyperlink{class_r_s232_write_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{u02}  {\bfseries Fsm\+Write}   
\item 
\hyperlink{class_r_s232_write_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{u00}  {\bfseries Baud\+Rate}   
\item 
\hyperlink{class_r_s232_write_1_1moore_a261149681baa370af616d05085c60b21}{u01}  {\bfseries rightshift}   
\item 
\hyperlink{class_r_s232_write_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{u02}  {\bfseries Fsm\+Write}   
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{class_r_s232_write_1_1moore_a7654bd82719bfde1c792d7828664dde2}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!Baud\+Rate@{Baud\+Rate}}
\index{Baud\+Rate@{Baud\+Rate}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{Baud\+Rate}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Baud\+Rate} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_write_1_1moore_a7654bd82719bfde1c792d7828664dde2}
\hypertarget{class_r_s232_write_1_1moore_a3d8b83829d56d20a227b6507d3631397}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!C\+T\+R\+L@{C\+T\+R\+L}}
\index{C\+T\+R\+L@{C\+T\+R\+L}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+T\+R\+L} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write_1_1moore_a3d8b83829d56d20a227b6507d3631397}
\hypertarget{class_r_s232_write_1_1moore_a6124f56309031033b8f7a798ca30372d}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!F\+Baud@{F\+Baud}}
\index{F\+Baud@{F\+Baud}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{F\+Baud}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+Baud} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write_1_1moore_a6124f56309031033b8f7a798ca30372d}
\hypertarget{class_r_s232_write_1_1moore_af14bb46d73e38ee879779205d461dcd3}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!Fsm\+Write@{Fsm\+Write}}
\index{Fsm\+Write@{Fsm\+Write}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{Fsm\+Write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fsm\+Write} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_write_1_1moore_af14bb46d73e38ee879779205d461dcd3}
\hypertarget{class_r_s232_write_1_1moore_a40d949610464b7b6388615a36e6c0213}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!Right\+Shift@{Right\+Shift}}
\index{Right\+Shift@{Right\+Shift}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{Right\+Shift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Right\+Shift} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_write_1_1moore_a40d949610464b7b6388615a36e6c0213}
\hypertarget{class_r_s232_write_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!u00@{u00}}
\index{u00@{u00}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{u00}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u00} {\bfseries \textcolor{vhdlchar}{Baud\+Rate}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write_1_1moore_a47c959174c33814179fa80cd86e9fdd1}
\hypertarget{class_r_s232_write_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!u00@{u00}}
\index{u00@{u00}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{u00}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u00} {\bfseries \textcolor{vhdlchar}{Baud\+Rate}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write_1_1moore_a47c959174c33814179fa80cd86e9fdd1}
\hypertarget{class_r_s232_write_1_1moore_a261149681baa370af616d05085c60b21}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!u01@{u01}}
\index{u01@{u01}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{u01}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u01} {\bfseries \textcolor{vhdlchar}{rightshift}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write_1_1moore_a261149681baa370af616d05085c60b21}
\hypertarget{class_r_s232_write_1_1moore_a261149681baa370af616d05085c60b21}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!u01@{u01}}
\index{u01@{u01}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{u01}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u01} {\bfseries \textcolor{vhdlchar}{rightshift}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write_1_1moore_a261149681baa370af616d05085c60b21}
\hypertarget{class_r_s232_write_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!u02@{u02}}
\index{u02@{u02}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{u02}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u02} {\bfseries \textcolor{vhdlchar}{Fsm\+Write}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}
\hypertarget{class_r_s232_write_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{}\index{R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}!u02@{u02}}
\index{u02@{u02}!R\+S232\+Write\+::moore@{R\+S232\+Write\+::moore}}
\subsubsection[{u02}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u02} {\bfseries \textcolor{vhdlchar}{Fsm\+Write}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write/\hyperlink{_r_s232_write_8vhd}{R\+S232\+Write.\+vhd}\end{DoxyCompactItemize}
