Grabbing thread from lore.kernel.org/all/20260127063723.442734-1-max.chou@sifive.com/t.mbox.gz
Checking for newer revisions
Grabbing search results from lore.kernel.org
Analyzing 18 messages in the thread
Looking for additional code-review trailers on lore.kernel.org
Analyzing 33 code-review messages
Checking attestation on all messages, may take a moment...
---
  [32mâœ“[0m [PATCH v2 1/17] target/riscv: rvv: Fix NOP_UU_B vs2 width
  [32mâœ“[0m [PATCH v2 2/17] fpu/softfloat: Refactor IEEE format NaN classification to share code
  [32mâœ“[0m [PATCH v2 3/17] fpu/softfloat: Support OCP(Open Compute Project) OFP8 data type
  [32mâœ“[0m [PATCH v2 4/17] fpu/softfloat: Support OCP(Open Compute Project) OFP4 data type
  [32mâœ“[0m [PATCH v2 5/17] target/riscv: Add cfg properity for Zvfofp8min extension
  [32mâœ“[0m [PATCH v2 6/17] target/riscv: Add implied rules for Zvfofp8min extension
  [32mâœ“[0m [PATCH v2 7/17] target/riscv: rvv: Make vfwcvtbf16.f.f.v support OFP8 to BF16 conversion for Zvfofp8min extension
  [32mâœ“[0m [PATCH v2 8/17] target/riscv: rvv: Make vfncvtbf16.f.f.w support BF16 to OFP8 conversion for Zvfofp8min extension
  [32mâœ“[0m [PATCH v2 9/17] target/riscv: rvv: Add vfncvtbf16.sat.f.f.w instruction for Zvfofp8min extension
  [32mâœ“[0m [PATCH v2 10/17] target/riscv: rvv: Add vfncvt.f.f.q and vfncvt.sat.f.f.q instructions for Zvfofp8min extension
  [32mâœ“[0m [PATCH v2 11/17] target/riscv: Expose Zvfofp8min properity
  [32mâœ“[0m [PATCH v2 12/17] disas/riscv: Add support of Zvfofp8min extension
  [32mâœ“[0m [PATCH v2 13/17] target/riscv: Add cfg properity for Zvfofp4min extension
  [32mâœ“[0m [PATCH v2 14/17] target/riscv: Add implied rules for Zvfofp4min extension
  [32mâœ“[0m [PATCH v2 15/17] target/riscv: rvv: Add vfext.vf2 instruction for Zvfofp4min extension
  [32mâœ“[0m [PATCH v2 16/17] target/riscv: Expose Zvfofp4min properity
  [32mâœ“[0m [PATCH v2 17/17] disas/riscv: Add support of Zvfofp4min extension
  ---
  [32mâœ“[0m Signed: DKIM/sifive.com
---
Total patches: 17
---
Applying: target/riscv: rvv: Fix NOP_UU_B vs2 width
Applying: fpu/softfloat: Refactor IEEE format NaN classification to share code
Applying: fpu/softfloat: Support OCP(Open Compute Project) OFP8 data type
Applying: fpu/softfloat: Support OCP(Open Compute Project) OFP4 data type
Applying: target/riscv: Add cfg properity for Zvfofp8min extension
Patch failed at 0005 target/riscv: Add cfg properity for Zvfofp8min extension
error: patch failed: target/riscv/vector_helper.c:38
error: target/riscv/vector_helper.c: patch does not apply
hint: Use 'git am --show-current-patch=diff' to see the failed patch
hint: When you have resolved this problem, run "git am --continue".
hint: If you prefer to skip this patch, run "git am --skip" instead.
hint: To restore the original branch and stop patching, run "git am --abort".
hint: Disable this message with "git config set advice.mergeConflict false"
