Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 30 22:55:00 2019
| Host         : LAPTOP-8ARBV8B1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_control_sets_placed.rpt
| Design       : MIPS
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      8 |            2 |
|     14 |            1 |
|    16+ |           42 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              32 |            6 |
| No           | Yes                   | No                     |             148 |           22 |
| Yes          | No                    | No                     |             128 |           26 |
| Yes          | No                    | Yes                    |            2148 |          637 |
| Yes          | Yes                   | No                     |              30 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+
|         Clock Signal         |                                       Enable Signal                                      |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+
|  CPU/CU/MemWrite_reg_i_2_n_0 |                                                                                          |                            |                1 |              2 |
|  CPU/CU/ALUOut_reg[0]_4[0]   |                                                                                          | CPU/CU/AR[0]               |                1 |              2 |
|  CPU/CU/ALUOut_reg[0]_4[1]   |                                                                                          | CPU/CU/AR[2]               |                1 |              2 |
|  CPU/CU/ALUOut_reg[0]_4[1]   |                                                                                          | CPU/CU/AR[1]               |                1 |              2 |
|  clk1_BUFG                   |                                                                                          |                            |                1 |              2 |
|  clk_IBUF_BUFG               |                                                                                          |                            |                1 |              2 |
|  clk1_BUFG                   | DDU/run                                                                                  | rst_IBUF                   |                3 |              8 |
|  clk1_BUFG                   | DDU/counter_run[3]_i_2_n_0                                                               | DDU/counter_run[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG               |                                                                                          | DDU/seg[6]_i_1_n_0         |                3 |             14 |
|  dec_IBUF_BUFG               |                                                                                          | rst_IBUF                   |                3 |             16 |
|  inc_IBUF_BUFG               |                                                                                          | rst_IBUF                   |                3 |             16 |
|  clk1_BUFG                   | CPU/CU/E[0]                                                                              | rst_IBUF                   |                5 |             20 |
|  clk_IBUF_BUFG               | DDU/m1_carry__2_n_5                                                                      | DDU/an[7]_i_1_n_0          |                3 |             22 |
|  clk1_BUFG                   | CPU/CU/regs_reg[12][32][0]                                                               | rst_IBUF                   |               17 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[15][32][0]                                                               | rst_IBUF                   |               22 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[18][32][0]                                                               | rst_IBUF                   |               15 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[17][32][0]                                                               | rst_IBUF                   |               17 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[13][32][0]                                                               | rst_IBUF                   |               18 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[11][32][0]                                                               | rst_IBUF                   |               18 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[14][32][0]                                                               | rst_IBUF                   |               20 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[7][32][0]                                                                | rst_IBUF                   |               21 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[31][32][0]                                                               | rst_IBUF                   |               27 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[5][32][0]                                                                | rst_IBUF                   |               14 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[6][32][0]                                                                | rst_IBUF                   |               20 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[29][32][0]                                                               | rst_IBUF                   |               16 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[19][32][0]                                                               | rst_IBUF                   |               18 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[26][32][0]                                                               | rst_IBUF                   |               24 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[2][32][0]                                                                | rst_IBUF                   |               15 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[25][32][0]                                                               | rst_IBUF                   |               21 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[8][32][0]                                                                | rst_IBUF                   |               24 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[9][32][0]                                                                | rst_IBUF                   |               31 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[20][32][0]                                                               | rst_IBUF                   |               17 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[3][32][0]                                                                | rst_IBUF                   |               14 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[4][32][0]                                                                | rst_IBUF                   |               16 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[23][32][0]                                                               | rst_IBUF                   |               20 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[22][32][0]                                                               | rst_IBUF                   |               23 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[30][32][0]                                                               | rst_IBUF                   |               27 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[1][32]_0[0]                                                              | rst_IBUF                   |               17 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[28][32][0]                                                               | rst_IBUF                   |               18 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[24][32][0]                                                               | rst_IBUF                   |               23 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[27][32][0]                                                               | rst_IBUF                   |               17 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[16][32][0]                                                               | rst_IBUF                   |               18 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[0][32][0]                                                                | rst_IBUF                   |               14 |             64 |
|  clk_IBUF_BUFG               |                                                                                          | DDU/m1_carry__2_n_5        |                8 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[10][32][0]                                                               | rst_IBUF                   |               15 |             64 |
|  clk_IBUF_BUFG               |                                                                                          | clear                      |                8 |             64 |
|  clk1_BUFG                   | CPU/CU/regs_reg[21][32][0]                                                               | rst_IBUF                   |               19 |             64 |
|  clk1_BUFG                   | CPU/CU/IR0                                                                               | rst_IBUF                   |               13 |             72 |
|  clk1_BUFG                   | DDU/run                                                                                  |                            |               26 |            128 |
|  clk1_BUFG                   | CPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                            |               32 |            256 |
|  clk1_BUFG                   | CPU/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                            |               32 |            256 |
+------------------------------+------------------------------------------------------------------------------------------+----------------------------+------------------+----------------+


