
---------- Begin Simulation Statistics ----------
final_tick                               833709403500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93152                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    93452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10933.96                       # Real time elapsed on the host
host_tick_rate                               76249550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018517656                       # Number of instructions simulated
sim_ops                                    1021799256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.833709                       # Number of seconds simulated
sim_ticks                                833709403500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.323024                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              127651746                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           146183377                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         22091400                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        190209432                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17140697                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17263380                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          122683                       # Number of indirect misses.
system.cpu0.branchPred.lookups              246527791                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662109                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819871                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11697632                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015762                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26747330                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466114                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       91692344                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415011                       # Number of instructions committed
system.cpu0.commit.committedOps             893237080                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1512081042                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.590734                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.370723                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1085086854     71.76%     71.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    254397296     16.82%     88.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60114032      3.98%     92.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     57062608      3.77%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17277312      1.14%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7124668      0.47%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1183926      0.08%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3087016      0.20%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26747330      1.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1512081042                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341003                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525309                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412329                       # Number of loads committed
system.cpu0.commit.membars                    1641819                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641825      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491125834     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232192     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762204     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237080                       # Class of committed instruction
system.cpu0.commit.refs                     390994424                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415011                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237080                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.838528                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.838528                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            191158926                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             10397440                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           123553093                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1011454815                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               614039757                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                712469974                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11703813                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12610490                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3538518                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  246527791                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                179612707                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    917316437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5266354                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          104                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1044986202                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           99                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               44195192                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150255                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         593496640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         144792443                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.636903                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1532910988                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.683542                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.915250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               789113331     51.48%     51.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               558224591     36.42%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                98284444      6.41%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67722981      4.42%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14044135      0.92%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2796873      0.18%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1055435      0.07%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     470      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668728      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1532910988                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      107818682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11783877                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               230844914                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.584344                       # Inst execution rate
system.cpu0.iew.exec_refs                   434512654                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 116469991                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160829562                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            325391133                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1975518                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5422337                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           120206480                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          984914593                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            318042663                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8035494                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            958750779                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                917990                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1842685                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11703813                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3419898                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        64654                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15235466                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14977                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6464                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3962206                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44978804                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9624385                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6464                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       797943                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10985934                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                419572664                       # num instructions consuming a value
system.cpu0.iew.wb_count                    948914463                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842056                       # average fanout of values written-back
system.cpu0.iew.wb_producers                353303802                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.578349                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     948980626                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1164703704                       # number of integer regfile reads
system.cpu0.int_regfile_writes              609669609                       # number of integer regfile writes
system.cpu0.ipc                              0.543913                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.543913                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643319      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            517623763     53.54%     53.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7901467      0.82%     54.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639163      0.17%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           321405145     33.24%     87.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          116573364     12.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             966786273                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     993508                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001028                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169843     17.10%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                710825     71.55%     88.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112834     11.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             966136406                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3467539416                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    948914411                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1076597434                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 978951929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                966786273                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5962664                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       91677510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            62482                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3496550                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     34582871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1532910988                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630687                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.841181                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          849699963     55.43%     55.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          467201657     30.48%     85.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          158168459     10.32%     96.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           49897904      3.26%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6981445      0.46%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             398921      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             388219      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              91073      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              83347      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1532910988                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.589242                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16379823                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2446162                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           325391133                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          120206480                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1511                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1640729670                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26689139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168620140                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168396                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3744990                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               627888837                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6617546                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8132                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1214741253                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1002412972                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          651688245                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                701328644                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12484490                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11703813                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23237476                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                82519845                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1214741209                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        132078                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4559                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9034792                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4540                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2470244026                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1990692590                       # The number of ROB writes
system.cpu0.timesIdled                       17982572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1478                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.536208                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8603793                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9609289                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1575143                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12648299                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            234771                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         309317                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           74546                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14872291                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21274                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819666                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1371720                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299476                       # Number of branches committed
system.cpu1.commit.bw_lim_events               614514                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459683                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9826779                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41844290                       # Number of instructions committed
system.cpu1.commit.committedOps              42664157                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233011608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.780746                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213897797     91.80%     91.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9132775      3.92%     95.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3647316      1.57%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3576287      1.53%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1092548      0.47%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       181983      0.08%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       767046      0.33%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       101342      0.04%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       614514      0.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233011608                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317279                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40179169                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552377                       # Number of loads committed
system.cpu1.commit.membars                    1639395                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639395      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987233     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372043     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665345      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42664157                       # Class of committed instruction
system.cpu1.commit.refs                      16037400                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41844290                       # Number of Instructions Simulated
system.cpu1.committedOps                     42664157                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.636463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.636463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            194420891                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               206212                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8124821                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              57926583                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9585244                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27514157                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1372816                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               389885                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2120128                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14872291                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7268168                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224492052                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               261847                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      60124494                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3152478                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063057                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8944944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8838564                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.254923                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         235013236                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.259329                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.690351                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               195908689     83.36%     83.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                24817533     10.56%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9393318      4.00%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3225014      1.37%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  974169      0.41%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  454867      0.19%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  210786      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      54      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28806      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           235013236                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         840554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1449143                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11588174                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.207133                       # Inst execution rate
system.cpu1.iew.exec_refs                    18172781                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5146556                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              170058906                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13752649                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            820715                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1514932                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5727532                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           52482627                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13026225                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1471099                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48853131                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                837919                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               702569                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1372816                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2469362                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        37114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          221813                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14308                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2160                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1938                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2200272                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1242509                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2160                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       554517                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        894626                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24389870                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47856438                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799924                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19510035                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202907                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      47882790                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62129904                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30518731                       # number of integer regfile writes
system.cpu1.ipc                              0.177416                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177416                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639609      3.26%      3.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30015550     59.64%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14170959     28.16%     91.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4497955      8.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50324230                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     919191                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018265                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 136761     14.88%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                682503     74.25%     89.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                99923     10.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49603796                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         336646122                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47856426                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         62302178                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50022119                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50324230                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2460508                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9818469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            65263                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           825                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5372113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    235013236                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214134                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641383                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202898263     86.33%     86.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20422842      8.69%     95.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7702535      3.28%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2292230      0.98%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1222317      0.52%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             216996      0.09%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             189587      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39870      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28596      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      235013236                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213370                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6564909                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1219568                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13752649                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5727532                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu1.numCycles                       235853790                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1431547676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              178134296                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27214576                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5265598                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11268088                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                772435                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10560                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72509795                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              56148700                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           35484987                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27508101                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10518260                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1372816                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16703312                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8270411                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        72509783                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26623                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               873                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10725345                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           874                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   284887042                       # The number of ROB reads
system.cpu1.rob.rob_writes                  106988146                       # The number of ROB writes
system.cpu1.timesIdled                          53274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.101098                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10471758                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            12601227                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2612159                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16488113                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            240652                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         402545                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          161893                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19007932                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21940                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819658                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1842157                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10233574                       # Number of branches committed
system.cpu2.commit.bw_lim_events               704861                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459652                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23846377                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41663713                       # Number of instructions committed
system.cpu2.commit.committedOps              42483569                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232278342                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182899                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.776764                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212941523     91.68%     91.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9353300      4.03%     95.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3790351      1.63%     97.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3596211      1.55%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1074349      0.46%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       180936      0.08%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       537707      0.23%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        99104      0.04%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       704861      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232278342                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318177                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40004853                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491450                       # Number of loads committed
system.cpu2.commit.membars                    1639380                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639380      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24879945     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12311108     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652995      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42483569                       # Class of committed instruction
system.cpu2.commit.refs                      15964115                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41663713                       # Number of Instructions Simulated
system.cpu2.committedOps                     42483569                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.694121                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.694121                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            181325167                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               773836                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9458945                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              74673660                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13721750                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37447057                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1843313                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               835533                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2019969                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19007932                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10626191                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220669316                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               287779                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      82885404                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5226630                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.080122                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          13074624                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10712410                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.349376                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         236357256                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.360268                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.836681                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               184170473     77.92%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                32196647     13.62%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12766409      5.40%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4159320      1.76%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1407631      0.60%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  682674      0.29%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  946112      0.40%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      39      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27951      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           236357256                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         880976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1917378                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12925431                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.215768                       # Inst execution rate
system.cpu2.iew.exec_refs                    18094391                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5121406                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              160250829                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18020079                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1638279                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          2060063                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7289016                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           66319022                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12972985                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1563413                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             51188413                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                949737                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               744625                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1843313                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2462992                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        35390                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          223446                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14455                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2464                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1734                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6528629                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2816351                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2464                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       637564                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1279814                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25116326                       # num instructions consuming a value
system.cpu2.iew.wb_count                     50206625                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.796144                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19996201                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.211630                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      50231619                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65697226                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31556792                       # number of integer regfile writes
system.cpu2.ipc                              0.175620                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.175620                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639590      3.11%      3.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32529213     61.66%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.77% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14112329     26.75%     91.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4470544      8.47%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52751826                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     909825                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017247                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 132218     14.53%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678472     74.57%     89.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                99131     10.90%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              52022045                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         342833912                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     50206613                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         90155661                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61349763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52751826                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4969259                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23835452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            63207                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2509607                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     16537793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    236357256                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.223187                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646078                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202059377     85.49%     85.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22419148      9.49%     94.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7821777      3.31%     98.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2358727      1.00%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1225811      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             221853      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182001      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              40068      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28494      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      236357256                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.222358                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10853023                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1987797                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18020079                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7289016                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       237238232                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1430163071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              166763556                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27112811                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3786783                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                16006336                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                622494                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7386                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             91102081                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              71607174                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           45664355                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36390612                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10429434                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1843313                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15326947                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                18551544                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        91102069                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26492                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               832                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  8640292                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   297902426                       # The number of ROB reads
system.cpu2.rob.rob_writes                  136743762                       # The number of ROB writes
system.cpu2.timesIdled                          51817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.399518                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11921793                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12367067                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2965615                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         18138370                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            210540                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         317122                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          106582                       # Number of indirect misses.
system.cpu3.branchPred.lookups               21052376                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19470                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819622                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2138853                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10572859                       # Number of branches committed
system.cpu3.commit.bw_lim_events               618564                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459577                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       28472970                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42594642                       # Number of instructions committed
system.cpu3.commit.committedOps              43414450                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    233075193                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186268                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776020                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213211954     91.48%     91.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9584665      4.11%     95.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3861971      1.66%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3754588      1.61%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1148418      0.49%     99.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       176117      0.08%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       613102      0.26%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       105814      0.05%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       618564      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    233075193                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292099                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40876600                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834353                       # Number of loads committed
system.cpu3.commit.membars                    1639319                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639319      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25384489     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653975     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736526      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43414450                       # Class of committed instruction
system.cpu3.commit.refs                      16390513                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42594642                       # Number of Instructions Simulated
system.cpu3.committedOps                     43414450                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.608425                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.608425                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            177317720                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               828960                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10362619                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              81324660                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14990820                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 41485571                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2139933                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               721913                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2079636                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   21052376                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11923204                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    220772183                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               331615                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      92479778                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5933390                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.088126                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14274799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12132333                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.387125                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238013680                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.400459                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.885739                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               179797858     75.54%     75.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                36265848     15.24%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                14222186      5.98%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4061111      1.71%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1200786      0.50%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1230672      0.52%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1208490      0.51%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      43      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26686      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238013680                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         875184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2225682                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13621088                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222070                       # Inst execution rate
system.cpu3.iew.exec_refs                    18722919                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5240784                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              157554846                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19615187                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1910476                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1822672                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7972256                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           71877774                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13482135                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1654080                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53049963                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                800665                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               879793                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2139933                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2558153                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        39650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          234140                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16119                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2275                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1634                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7780834                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3416096                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2275                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       766559                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1459123                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25903822                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51967664                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.785688                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20352335                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217539                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51996986                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68079870                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32488200                       # number of integer regfile writes
system.cpu3.ipc                              0.178303                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178303                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639537      3.00%      3.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33810116     61.81%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14649075     26.78%     91.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4605170      8.42%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54704043                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     915375                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016733                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 129911     14.19%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686263     74.97%     89.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99197     10.84%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53979865                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         348404145                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51967652                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        100342158                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66123200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54704043                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5754574                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       28463323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            67032                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3294997                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20455857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238013680                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229836                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.651305                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202318337     85.00%     85.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23345871      9.81%     94.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8180381      3.44%     98.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2473954      1.04%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1240516      0.52%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             210131      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176193      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              40705      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27592      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238013680                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.228994                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12033154                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2318958                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19615187                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7972256                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       238888864                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1428513665                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              163353073                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27608451                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3646621                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17422479                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                801374                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6998                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98769457                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78162327                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49741209                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 40422815                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9836542                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2139933                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14647912                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22132758                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98769445                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27468                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               911                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8788517                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           909                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   304342775                       # The number of ROB reads
system.cpu3.rob.rob_writes                  148717181                       # The number of ROB writes
system.cpu3.timesIdled                          43506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4097677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8131380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       708883                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        70432                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44111769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3449450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88653209                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3519882                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1223860                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2983296                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1050281                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              933                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            578                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2872334                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2872295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1223860                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            97                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12227534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12227534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    453084864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               453084864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1418                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4097802                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4097802    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4097802                       # Request fanout histogram
system.membus.respLayer1.occupancy        22112396000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21317828256                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5374033766.917294                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31074410877.999866                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          129     96.99%     96.99% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 253811962500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118962912500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 714746491000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10549710                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10549710                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10549710                       # number of overall hits
system.cpu2.icache.overall_hits::total       10549710                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76481                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76481                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76481                       # number of overall misses
system.cpu2.icache.overall_misses::total        76481                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1514451000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1514451000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1514451000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1514451000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10626191                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10626191                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10626191                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10626191                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007197                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007197                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007197                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007197                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19801.663158                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19801.663158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19801.663158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19801.663158                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        67292                       # number of writebacks
system.cpu2.icache.writebacks::total            67292                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9157                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9157                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9157                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9157                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        67324                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        67324                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        67324                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        67324                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1270177000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1270177000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1270177000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1270177000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006336                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006336                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006336                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006336                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18866.630028                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18866.630028                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18866.630028                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18866.630028                       # average overall mshr miss latency
system.cpu2.icache.replacements                 67292                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10549710                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10549710                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76481                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76481                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1514451000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1514451000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10626191                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10626191                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007197                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007197                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19801.663158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19801.663158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9157                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9157                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        67324                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        67324                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1270177000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1270177000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006336                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006336                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18866.630028                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18866.630028                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986669                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10537358                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            67292                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           156.591541                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343877000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986669                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999583                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999583                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21319706                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21319706                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13705784                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13705784                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13705784                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13705784                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2527609                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2527609                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2527609                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2527609                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 326473802919                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 326473802919                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 326473802919                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 326473802919                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16233393                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16233393                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16233393                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16233393                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155704                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129163.095605                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129163.095605                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129163.095605                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129163.095605                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2353704                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       275777                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            35412                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3595                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.466283                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.711266                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       986014                       # number of writebacks
system.cpu2.dcache.writebacks::total           986014                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1949168                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1949168                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1949168                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1949168                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       578441                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       578441                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       578441                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       578441                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69323505777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69323505777                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69323505777                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69323505777                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035633                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035633                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035633                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035633                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119845.422052                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119845.422052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119845.422052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119845.422052                       # average overall mshr miss latency
system.cpu2.dcache.replacements                986014                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11100496                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11100496                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1480294                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1480294                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 150219942500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 150219942500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12580790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12580790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117663                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117663                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101479.802323                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101479.802323                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1200878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1200878                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279416                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279416                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30608276000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30608276000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022210                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022210                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109543.748389                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109543.748389                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2605288                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2605288                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1047315                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1047315                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 176253860419                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 176253860419                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.286731                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.286731                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 168291.163995                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 168291.163995                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       748290                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       748290                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299025                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299025                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38715229777                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38715229777                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081866                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081866                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 129471.548456                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 129471.548456                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          224                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5917500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5917500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.414815                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.414815                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26417.410714                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26417.410714                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           77                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       463000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       463000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.142593                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.142593                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6012.987013                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6012.987013                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       975000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       975000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          365                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.460274                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.460274                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5803.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5803.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       837000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       837000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.452055                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.452055                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5072.727273                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5072.727273                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       447500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       447500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       420500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       420500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400236                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400236                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419422                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419422                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44825954000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44825954000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819658                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819658                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511704                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511704                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106875.543009                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106875.543009                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419422                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419422                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44406532000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44406532000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511704                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511704                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105875.543009                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105875.543009                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.011500                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15102743                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           997699                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.137575                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343888500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.011500                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.906609                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.906609                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35105638                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35105638                       # Number of data accesses
system.cpu3.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5949288720.833333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32680544129.454479                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          116     96.67%     96.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.50% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 253811933000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119794757000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 713914646500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11859424                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11859424                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11859424                       # number of overall hits
system.cpu3.icache.overall_hits::total       11859424                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        63780                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         63780                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        63780                       # number of overall misses
system.cpu3.icache.overall_misses::total        63780                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1354527000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1354527000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1354527000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1354527000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11923204                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11923204                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11923204                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11923204                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005349                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005349                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005349                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005349                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21237.488241                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21237.488241                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21237.488241                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21237.488241                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          348                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        56025                       # number of writebacks
system.cpu3.icache.writebacks::total            56025                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7723                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7723                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7723                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7723                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        56057                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        56057                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        56057                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        56057                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1147798500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1147798500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1147798500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1147798500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004702                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004702                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004702                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004702                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20475.560590                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20475.560590                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20475.560590                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20475.560590                       # average overall mshr miss latency
system.cpu3.icache.replacements                 56025                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11859424                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11859424                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        63780                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        63780                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1354527000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1354527000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11923204                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11923204                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005349                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005349                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21237.488241                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21237.488241                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7723                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7723                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        56057                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        56057                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1147798500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1147798500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004702                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004702                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20475.560590                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20475.560590                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986495                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11869504                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            56025                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           211.860848                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350399000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986495                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999578                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999578                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23902465                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23902465                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14199440                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14199440                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14199440                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14199440                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2585115                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2585115                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2585115                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2585115                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 319459914949                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 319459914949                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 319459914949                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 319459914949                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16784555                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16784555                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16784555                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16784555                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.154017                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.154017                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.154017                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.154017                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 123576.674519                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 123576.674519                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 123576.674519                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 123576.674519                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2497800                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       330837                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            38369                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4575                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    65.099429                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.314098                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       996537                       # number of writebacks
system.cpu3.dcache.writebacks::total           996537                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1999001                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1999001                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1999001                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1999001                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586114                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586114                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586114                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586114                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  68886722082                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  68886722082                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  68886722082                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  68886722082                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034920                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034920                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034920                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034920                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117531.268801                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117531.268801                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117531.268801                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117531.268801                       # average overall mshr miss latency
system.cpu3.dcache.replacements                996537                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11523732                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11523732                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1524703                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1524703                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 150759188000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 150759188000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13048435                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13048435                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116849                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116849                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98877.740780                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98877.740780                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1241871                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1241871                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       282832                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       282832                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30351494500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30351494500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021676                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021676                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 107312.802300                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 107312.802300                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2675708                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2675708                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1060412                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1060412                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 168700726949                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 168700726949                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736120                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736120                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.283827                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.283827                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 159089.794296                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 159089.794296                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       757130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       757130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303282                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303282                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38535227582                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38535227582                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127060.714391                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127060.714391                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          341                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          341                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5696000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5696000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.376600                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.376600                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27650.485437                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27650.485437                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       585000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       585000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.117002                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.117002                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  9140.625000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9140.625000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1231000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1231000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.458333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.458333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6994.318182                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6994.318182                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1075000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1075000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.453125                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.453125                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6178.160920                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6178.160920                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       302500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       302500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       284500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       284500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396924                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396924                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422698                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422698                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45086794000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45086794000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819622                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819622                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515723                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515723                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106664.318260                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106664.318260                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422698                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422698                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44664096000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44664096000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515723                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515723                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105664.318260                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105664.318260                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.261160                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15605611                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008604                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.472486                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350410500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.261160                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.851911                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.851911                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36218849                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36218849                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1334457450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3322668780.136880                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10725495500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   820364829000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13344574500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    154491682                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       154491682                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    154491682                       # number of overall hits
system.cpu0.icache.overall_hits::total      154491682                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25121023                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25121023                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25121023                       # number of overall misses
system.cpu0.icache.overall_misses::total     25121023                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 319674495996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 319674495996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 319674495996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 319674495996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    179612705                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    179612705                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    179612705                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    179612705                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139862                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139862                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139862                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139862                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12725.377306                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12725.377306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12725.377306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12725.377306                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2690                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              202                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    13.316832                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22684786                       # number of writebacks
system.cpu0.icache.writebacks::total         22684786                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2436204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2436204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2436204                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2436204                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22684819                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22684819                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22684819                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22684819                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 276590968996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 276590968996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 276590968996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 276590968996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.126299                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.126299                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.126299                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.126299                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12192.778307                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12192.778307                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12192.778307                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12192.778307                       # average overall mshr miss latency
system.cpu0.icache.replacements              22684786                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    154491682                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      154491682                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25121023                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25121023                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 319674495996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 319674495996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    179612705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    179612705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139862                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139862                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12725.377306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12725.377306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2436204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2436204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22684819                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22684819                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 276590968996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 276590968996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.126299                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.126299                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12192.778307                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12192.778307                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          177175040                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22684786                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.810302                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        381910228                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       381910228                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    384858288                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       384858288                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    384858288                       # number of overall hits
system.cpu0.dcache.overall_hits::total      384858288                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23473064                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23473064                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23473064                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23473064                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 705058594349                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 705058594349                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 705058594349                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 705058594349                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    408331352                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    408331352                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    408331352                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    408331352                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057485                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057485                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057485                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057485                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30036.922080                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30036.922080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30036.922080                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30036.922080                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3996967                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       158510                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            67155                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1933                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.518532                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.002069                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18455279                       # number of writebacks
system.cpu0.dcache.writebacks::total         18455279                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5425503                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5425503                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5425503                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5425503                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18047561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18047561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18047561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18047561                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 339079684146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 339079684146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 339079684146                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 339079684146                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044198                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044198                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044198                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044198                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18788.116807                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18788.116807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18788.116807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18788.116807                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18455279                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    280501746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      280501746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18070323                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18070323                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 437977191500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 437977191500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    298572069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    298572069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24237.374811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24237.374811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3094756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3094756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14975567                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14975567                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 255097063000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 255097063000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050157                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050157                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17034.217335                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17034.217335                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104356542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104356542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5402741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5402741                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 267081402849                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 267081402849                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759283                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759283                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049224                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049224                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49434.426497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49434.426497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2330747                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2330747                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3071994                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3071994                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  83982621146                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  83982621146                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27338.146216                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27338.146216                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1294                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1294                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10913000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10913000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426922                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426922                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8433.539413                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8433.539413                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1268                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1268                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008578                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008578                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49442.307692                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49442.307692                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2264500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2264500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2937                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2937                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094995                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094995                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8116.487455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8116.487455                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          277                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1988500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1988500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.094314                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094314                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7178.700361                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7178.700361                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402650                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402650                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45230900500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45230900500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819871                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508886                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508886                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108409.932626                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108409.932626                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44813679500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44813679500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508886                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508886                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107409.932626                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107409.932626                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949581                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          403730522                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18464493                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.865237                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949581                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998424                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998424                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        836778907                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       836778907                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22642944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17196414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63924                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               64102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               62829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               61771                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               51498                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               60890                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40204372                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22642944                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17196414                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63924                       # number of overall hits
system.l2.overall_hits::.cpu1.data              64102                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              62829                       # number of overall hits
system.l2.overall_hits::.cpu2.data              61771                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              51498                       # number of overall hits
system.l2.overall_hits::.cpu3.data              60890                       # number of overall hits
system.l2.overall_hits::total                40204372                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             41875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1258323                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3959                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            925983                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            924334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936072                       # number of demand (read+write) misses
system.l2.demand_misses::total                4099600                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            41875                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1258323                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3959                       # number of overall misses
system.l2.overall_misses::.cpu1.data           925983                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4495                       # number of overall misses
system.l2.overall_misses::.cpu2.data           924334                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4559                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936072                       # number of overall misses
system.l2.overall_misses::total               4099600                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3621190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 139882952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    390433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111730409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    444155500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111126617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    472857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110975154500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     478643769000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3621190500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 139882952000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    390433500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111730409000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    444155500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111126617000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    472857000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110975154500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    478643769000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22684819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18454737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           67324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           56057                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          996962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44303972                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22684819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18454737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          67324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          56057                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         996962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44303972                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.058321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.935256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.066767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.937359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.081328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.938924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092533                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.058321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.935256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.066767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.937359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.081328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.938924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092533                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86476.191045                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111166.172755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98619.222026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120661.404151                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98811.012236                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120223.444123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103719.456021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118554.079708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116753.773295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86476.191045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111166.172755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98619.222026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120661.404151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98811.012236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120223.444123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103719.456021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118554.079708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116753.773295                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2983298                       # number of writebacks
system.l2.writebacks::total                   2983298                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            179                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            357                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            557                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            479                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            552                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            363                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            427                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3444                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           179                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           357                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           557                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           479                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           552                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           363                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           427                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3444                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        41696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1257966                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       925426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       923782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4096156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        41696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1257966                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       925426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       923782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4096156                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3191201001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 127276231500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    316736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102435815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    368235500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101849400500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    402682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101587954001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 437428255502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3191201001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 127276231500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    316736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102435815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    368235500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101849400500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    402682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101587954001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 437428255502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.050513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.934693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.059652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.936799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.074852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.938496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.050513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.934693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.059652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.936799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.074852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.938496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092456                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76534.943424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101176.209452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92369.787110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110690.444185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91692.106574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110252.635903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95968.064824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108575.318632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106789.940496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76534.943424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101176.209452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92369.787110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110690.444185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91692.106574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110252.635903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95968.064824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108575.318632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106789.940496                       # average overall mshr miss latency
system.l2.replacements                        7550677                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5927619                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5927619                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5927619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5927619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     38066845                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         38066845                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     38066845                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     38066845                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  139                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1750500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1750500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.043478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.040000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.068182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.387665                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21611.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19892.045455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1631000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        62000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.043478                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.040000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.068182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.387665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20135.802469                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20159.090909                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        61000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.287671                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.269231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.214286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.243902                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.261905                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  8714.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1386.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       430500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       131999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       902499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.287671                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.269231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.214286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.243902                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.261905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21999.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20511.340909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2685005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24667                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            24705                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2759781                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         816972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2872295                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  93685671500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81764544500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81504765500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81596338000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338551319500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3501977                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5632076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.233289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.964129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.965120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.965433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.509989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114674.274639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119748.192014                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119417.402420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118255.733704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117867.878996                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       816972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2872295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85515951500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74936504500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74679565500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74696347501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 309828369001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.233289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.964129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.965120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.965433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.509989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104674.274639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109748.192014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109417.402420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108255.732981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107867.878822                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22642944                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63924                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         62829                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         51498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22821195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        41875                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3621190500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    390433500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    444155500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    472857000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4928636500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22684819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        67324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        56057                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22876083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.058321                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.066767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.081328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86476.191045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98619.222026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98811.012236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103719.456021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89794.426833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          179                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          530                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          479                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          363                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1551                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        41696                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3429                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4016                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        53337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3191201001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    316736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    368235500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    402682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4278854501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.050513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.059652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.074852                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76534.943424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92369.787110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91692.106574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95968.064824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80223.006562                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14511409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        37104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        36185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14623396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       441351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       243179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       241814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1172417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46197280500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29965864500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29621851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29378816500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135163813000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14952760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       278918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15795813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.862713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.866972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.871802                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104672.427388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123225.543735                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122498.496779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 119390.654399                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115286.466334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          357                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          557                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          552                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          427                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1893                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       440994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       242622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       241262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       245646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1170524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  41760280000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27499310500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27169835000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26891606500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123321032000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.860737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.864993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.870289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.074103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94695.800850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113342.196915                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112615.476121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 109473.007906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105355.406638                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              97                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           101                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.891892                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.960396                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           97                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       647000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       487500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       522500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       250000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1907000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.891892                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.960396                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19606.060606                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20096.153846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19230.769231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19659.793814                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999892                       # Cycle average of tags in use
system.l2.tags.total_refs                    88295254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7550681                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.693681                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.676674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.090431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.012807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.050371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.281010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.055345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.273958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.045429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.513867                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.448073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.126413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.359575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.019906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.023654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2833116601                       # Number of tag accesses
system.l2.tags.data_accesses               2833116601                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2668480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      80509824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        219456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59227264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        257024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59122048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        268544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59881280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          262153920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2668480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       219456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       257024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       268544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3413504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    190930944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       190930944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          41695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1257966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         925426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         923782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4096155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2983296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2983296                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3200732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         96568209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           263228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71040657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           308290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         70914455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           322107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         71825122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             314442801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3200732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       263228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       308290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       322107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4094357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      229013782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            229013782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      229013782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3200732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        96568209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          263228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71040657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          308290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        70914455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          322107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        71825122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            543456583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2981618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     41694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1251064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    921284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003780500750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8717227                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2807007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4096155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2983296                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4096155                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2983296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  21642                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1678                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            251923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            361445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            252298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            251127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            268623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           289045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           278633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           235087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           211027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           219524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            183007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           182418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           220013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 190086271000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20372565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            266483389750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46652.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65402.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1386206                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1598495                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4096155                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2983296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1173411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1104393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  846569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  456444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   71360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   62774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   9334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 120520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 178619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 204277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 208963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 210879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 213649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 205953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 197029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 190465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 187124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 190545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4071393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.917328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.043076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.468082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3071975     75.45%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       735644     18.07%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       101046      2.48%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40029      0.98%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21936      0.54%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14247      0.35%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10876      0.27%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8900      0.22%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66740      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4071393                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.066804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.351852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184643    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.581749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172359     93.35%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              796      0.43%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8789      4.76%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2087      1.13%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              468      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              104      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               33      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              260768832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1385088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190821888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               262153920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            190930944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       312.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       228.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    314.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  833709368500                       # Total gap between requests
system.mem_ctrls.avgGap                     117764.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2668416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     80068096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       219456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58962176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       257024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58835456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       268544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59489664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190821888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3200654.795061334502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 96038374.598949819803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 263228.409177946858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70722695.165090575814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 308289.673741217412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 70570699.758216172457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 322107.438002526993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 71355395.237544536591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 228882974.330035835505                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        41695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1257966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       925426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       923782                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2983296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1462353250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  74906330000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    171875750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63759822000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    198599500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63243737500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    225592500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62515079250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20156776388500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35072.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59545.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50124.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68897.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49452.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68461.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53763.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66814.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6756545.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14600828760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7760505555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14034369720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7753850640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65811963360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     161735194350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     183946352640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       455643065025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.525040                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 476230525000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27839240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 329639638500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14468995800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7690430880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15057653100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7810059600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65811963360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     300992765310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      66676819200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       478508687250                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.951409                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 170111308000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27839240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 635758855500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                275                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5184391141.304348                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   30517294414.403175                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          134     97.10%     97.10% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 253811776500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118263426000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 715445977500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7192478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7192478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7192478                       # number of overall hits
system.cpu1.icache.overall_hits::total        7192478                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75690                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75690                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75690                       # number of overall misses
system.cpu1.icache.overall_misses::total        75690                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1434272000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1434272000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1434272000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1434272000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7268168                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7268168                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7268168                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7268168                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010414                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010414                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010414                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010414                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18949.293170                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18949.293170                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18949.293170                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18949.293170                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          477                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.625000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67851                       # number of writebacks
system.cpu1.icache.writebacks::total            67851                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7807                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7807                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7807                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7807                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67883                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67883                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67883                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67883                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1230626000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1230626000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1230626000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1230626000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.009340                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009340                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.009340                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009340                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18128.633089                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18128.633089                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18128.633089                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18128.633089                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67851                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7192478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7192478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75690                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75690                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1434272000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1434272000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7268168                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7268168                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010414                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010414                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18949.293170                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18949.293170                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7807                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7807                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67883                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67883                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1230626000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1230626000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.009340                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009340                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18128.633089                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18128.633089                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986928                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7221063                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67851                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           106.425300                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336614000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986928                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999592                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999592                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14604219                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14604219                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13750148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13750148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13750148                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13750148                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2537792                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2537792                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2537792                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2537792                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 330701414413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 330701414413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 330701414413                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 330701414413                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16287940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16287940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16287940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16287940                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155808                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155808                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155808                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155808                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 130310.685199                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130310.685199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 130310.685199                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130310.685199                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2423727                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       221700                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38080                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2691                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.648293                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.385730                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       989883                       # number of writebacks
system.cpu1.dcache.writebacks::total           989883                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1955002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1955002                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1955002                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1955002                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       582790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       582790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       582790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       582790                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69816291811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69816291811                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69816291811                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69816291811                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035780                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035780                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035780                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035780                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119796.653702                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119796.653702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119796.653702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119796.653702                       # average overall mshr miss latency
system.cpu1.dcache.replacements                989883                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11137999                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11137999                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1484992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1484992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 154046898000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 154046898000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12622991                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12622991                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103735.843695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103735.843695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1202587                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1202587                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       282405                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       282405                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30977980500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30977980500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109693.456207                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109693.456207                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2612149                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2612149                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1052800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1052800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 176654516413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 176654516413                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 167794.943401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 167794.943401                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       752415                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       752415                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300385                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300385                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38838311311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38838311311                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081962                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 129295.108980                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 129295.108980                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6089000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6089000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.401099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.401099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27803.652968                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27803.652968                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       492000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.152015                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.152015                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5927.710843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5927.710843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       930000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       930000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.449591                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.449591                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5636.363636                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5636.363636                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       798000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       798000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.435967                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.435967                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4987.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4987.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       433000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       433000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       405000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401495                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401495                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418171                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418171                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44976325500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44976325500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819666                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819666                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510172                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510172                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107554.865115                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107554.865115                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418171                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418171                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44558154500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44558154500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510172                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510172                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106554.865115                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106554.865115                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.122352                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15152878                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1000795                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.140841                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336625500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.122352                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941323                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941323                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35217861                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35217861                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 833709403500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          38674256                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8910917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     38376025                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4567379                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1072                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           702                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1774                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           74                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           74                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5673356                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5673355                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22876083                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15798177                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          101                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          101                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68054423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     55375289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       203617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2981280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       201940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2970340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       168139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3002647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132957675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2903654656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2362240384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8686976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126717888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8615424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126215232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7173248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127583488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5670887296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7595774                       # Total snoops (count)
system.tol2bus.snoopTraffic                 193729024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51900242                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088644                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337906                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47863463     92.22%     92.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3730290      7.19%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  94424      0.18%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 166743      0.32%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45322      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51900242                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88630266464                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498094726                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         101344664                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1514240756                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          84362342                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27699768964                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34037220440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1502722765                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         102203621                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               875168931000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1191569                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                  1195434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   921.82                       # Real time elapsed on the host
host_tick_rate                               44975935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098406580                       # Number of instructions simulated
sim_ops                                    1101969921                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041460                       # Number of seconds simulated
sim_ticks                                 41459527500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.277566                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4081776                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4239592                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           496458                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7906913                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32377                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50003                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17626                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8301843                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10868                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3675                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           426900                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4467399                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1501738                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         130463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9688566                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20658597                       # Number of instructions committed
system.cpu0.commit.committedOps              20719105                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     60294192                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.343634                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.388766                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     54009196     89.58%     89.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3196705      5.30%     94.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       728731      1.21%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       240310      0.40%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       249083      0.41%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        85747      0.14%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        73737      0.12%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       208945      0.35%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1501738      2.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     60294192                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67857                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20480688                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4734035                       # Number of loads committed
system.cpu0.commit.membars                      90912                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        91575      0.44%      0.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15120678     72.98%     73.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6845      0.03%     73.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4737150     22.86%     96.34% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        757826      3.66%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20719105                       # Class of committed instruction
system.cpu0.commit.refs                       5495838                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20658597                       # Number of Instructions Simulated
system.cpu0.committedOps                     20719105                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.516285                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.516285                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             40937115                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                71181                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3437363                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32692159                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4762736                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14903958                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                429694                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               197900                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               820137                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8301843                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1993996                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     56439234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                44395                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          868                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37581637                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 181                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            9                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 998506                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114285                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4914095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4114153                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.517358                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          61853640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.612544                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.894195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                36941218     59.72%     59.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14543701     23.51%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8646141     13.98%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1360243      2.20%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  100049      0.16%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  102452      0.17%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   99950      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   19876      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   40010      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            61853640                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2723                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       10787870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              450369                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5625922                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.390299                       # Inst execution rate
system.cpu0.iew.exec_refs                     9567593                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    980718                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19345789                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7163115                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             63066                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           237364                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1073284                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30351297                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8586875                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           332550                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28351945                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                200197                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6915486                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                429694                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7269979                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       465853                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8691                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          265                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          175                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2429080                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       311481                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           175                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       271405                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        178964                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19983460                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25377120                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796844                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15923693                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.349347                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25458142                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36525153                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18840212                       # number of integer regfile writes
system.cpu0.ipc                              0.284391                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.284391                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            94199      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18835072     65.66%     65.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7159      0.02%     66.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1911      0.01%     66.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     66.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1338      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8742641     30.48%     96.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1000309      3.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            578      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28684495                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3242                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6458                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3186                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3265                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     662678                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023102                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 277142     41.82%     41.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    27      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     43      0.01%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     41.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                375207     56.62%     98.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10221      1.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29249732                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         120025327                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25373934                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         39980387                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30161951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28684495                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             189346                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9632194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           146477                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         58883                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6210456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     61853640                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.463748                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.097514                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           47457122     76.72%     76.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7791250     12.60%     89.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3054672      4.94%     94.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1462248      2.36%     96.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1050018      1.70%     98.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             399322      0.65%     98.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             315564      0.51%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280461      0.45%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              42983      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       61853640                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.394877                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           109808                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5420                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7163115                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1073284                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6063                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        72641510                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10277548                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30375087                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15470057                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                988504                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5494668                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4824637                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               181010                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41519959                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31537470                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23585826                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14709547                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                195217                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                429694                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              6290667                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8115773                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2753                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41517206                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4553977                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             59882                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3893774                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         59881                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    89170537                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62376429                       # The number of ROB writes
system.cpu0.timesIdled                         112879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2623                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.182534                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4251559                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4330260                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           533310                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8108028                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11206                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15980                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4774                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8435520                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1976                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3248                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           453764                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4297379                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1456154                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         155844                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10100091                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19672893                       # Number of instructions committed
system.cpu1.commit.committedOps              19747940                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     59938971                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.329467                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.365175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53958547     90.02%     90.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3051018      5.09%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       713795      1.19%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       208057      0.35%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       219607      0.37%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        68095      0.11%     97.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        68860      0.11%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       194838      0.33%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1456154      2.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     59938971                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18734                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19495068                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4635740                       # Number of loads committed
system.cpu1.commit.membars                     112600                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       112600      0.57%      0.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14480275     73.33%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            208      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4638988     23.49%     97.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        515465      2.61%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19747940                       # Class of committed instruction
system.cpu1.commit.refs                       5154453                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19672893                       # Number of Instructions Simulated
system.cpu1.committedOps                     19747940                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.241518                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.241518                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42492405                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                80249                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3526076                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32337620                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2953145                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14827550                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                455435                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               243763                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               827397                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8435520                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2035437                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     58111447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                26076                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37593569                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1069962                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132280                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2909428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4262765                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.589518                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          61555932                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.617130                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.897212                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                36608534     59.47%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14509036     23.57%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8716282     14.16%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1389513      2.26%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   66068      0.11%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   93976      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  107495      0.17%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21501      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   43527      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            61555932                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2214097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              478959                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5513713                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.433456                       # Inst execution rate
system.cpu1.iew.exec_refs                     9330095                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    712609                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18514723                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7202973                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70726                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           275437                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              829031                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29786651                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8617486                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           340938                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27641470                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                191939                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7850228                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                455435                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8187351                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       461619                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             922                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2567233                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       310318                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            76                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       274582                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        204377                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19692048                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24599649                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800635                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15766136                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.385756                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24694142                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35542660                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18415533                       # number of integer regfile writes
system.cpu1.ipc                              0.308497                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.308497                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           114169      0.41%      0.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18353935     65.59%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 292      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8777323     31.37%     97.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             736285      2.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27982408                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     638976                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022835                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 266098     41.64%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     41.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                370145     57.93%     99.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2733      0.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28507215                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         118310756                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24599649                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39825430                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29557480                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27982408                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             229171                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10038711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           151032                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         73327                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6510105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     61555932                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.454585                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.083051                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47452397     77.09%     77.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7600840     12.35%     89.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3061656      4.97%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1446138      2.35%     96.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1008150      1.64%     98.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             380490      0.62%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             299435      0.49%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             266426      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              40400      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       61555932                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.438802                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           118086                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            5450                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7202973                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             829031                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1569                       # number of misc regfile reads
system.cpu1.numCycles                        63770029                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19060983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30304661                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14871002                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                956354                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3723988                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5523938                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               182757                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40922334                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31067754                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23343818                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14606566                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 89461                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                455435                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6826048                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8472816                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40922334                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5639234                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70132                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3932406                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70140                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    88319031                       # The number of ROB reads
system.cpu1.rob.rob_writes                   61314535                       # The number of ROB writes
system.cpu1.timesIdled                          24387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.194151                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4475711                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4558022                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           537151                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8374127                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11435                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15833                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4398                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8691238                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1960                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3272                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           467781                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4378326                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1448635                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         157584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10537454                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            20014816                       # Number of instructions committed
system.cpu2.commit.committedOps              20090672                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     61928395                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.324418                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.344752                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     55671628     89.90%     89.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3259446      5.26%     95.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       750987      1.21%     96.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       249462      0.40%     96.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       213828      0.35%     97.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        67534      0.11%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        69321      0.11%     97.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       197554      0.32%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1448635      2.34%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     61928395                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18826                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19837844                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4771057                       # Number of loads committed
system.cpu2.commit.membars                     113801                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       113801      0.57%      0.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14727703     73.31%     73.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            218      0.00%     73.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4774329     23.76%     97.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        474217      2.36%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20090672                       # Class of committed instruction
system.cpu2.commit.refs                       5248546                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   20014816                       # Number of Instructions Simulated
system.cpu2.committedOps                     20090672                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.285380                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.285380                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             43975154                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                70581                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3733640                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33189130                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2997859                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15297499                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                469508                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               196823                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               864468                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8691238                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2139477                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60070741                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                27223                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38645447                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1077756                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.132174                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2994759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4487146                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.587707                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          63604488                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.613924                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.892816                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                37838785     59.49%     59.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                15133111     23.79%     83.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8878206     13.96%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1416614      2.23%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   63460      0.10%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   93663      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  117307      0.18%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23745      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   39597      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            63604488                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2151793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              495400                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5661315                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.432540                       # Inst execution rate
system.cpu2.iew.exec_refs                     9674404                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    630780                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               18597349                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7451195                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             74223                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           269006                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              784262                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30561451                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9043624                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           344259                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28442222                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                192865                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8845332                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                469508                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9182611                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       491380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             942                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2680138                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       306773                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            90                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       285318                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        210082                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20074174                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25169755                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803047                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16120513                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.382773                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25279916                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36484802                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18934591                       # number of integer regfile writes
system.cpu2.ipc                              0.304379                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.304379                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           115401      0.40%      0.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18814297     65.36%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 271      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9200104     31.96%     97.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             656004      2.28%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28786481                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     663144                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.023037                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 264066     39.82%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                397584     59.95%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1494      0.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29334224                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         122002426                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25169755                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         41032304                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30328625                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28786481                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             232826                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10470779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           161832                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         75242                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6821027                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     63604488                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.452586                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.076240                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           49080044     77.16%     77.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7768031     12.21%     89.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3197790      5.03%     94.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1530331      2.41%     96.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1047914      1.65%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             386119      0.61%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             291669      0.46%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             261108      0.41%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              41482      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       63604488                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.437775                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           118855                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            6431                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7451195                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             784262                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1600                       # number of misc regfile reads
system.cpu2.numCycles                        65756281                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    17074972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               31409496                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15173389                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                984115                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3785909                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6109718                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               183742                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41997401                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31864716                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23993810                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15092497                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 74615                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                469508                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7425041                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8820421                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41997401                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5422037                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             74233                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4183360                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         74260                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    91095380                       # The number of ROB reads
system.cpu2.rob.rob_writes                   62933879                       # The number of ROB writes
system.cpu2.timesIdled                          24448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.937586                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4685410                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4735723                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           577637                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8267480                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11144                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15574                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4430                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8588379                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1932                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3296                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           501839                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4283508                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1358314                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         146461                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10615405                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19542618                       # Number of instructions committed
system.cpu3.commit.committedOps              19612948                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     60028057                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.326730                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.332873                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     53657654     89.39%     89.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3406284      5.67%     95.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       816666      1.36%     96.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       265151      0.44%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       177718      0.30%     97.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        76493      0.13%     97.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        70409      0.12%     97.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       199368      0.33%     97.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1358314      2.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     60028057                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18747                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19369598                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4613190                       # Number of loads committed
system.cpu3.commit.membars                     105512                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       105512      0.54%      0.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14474065     73.80%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            216      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4616486     23.54%     97.88% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        416265      2.12%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19612948                       # Class of committed instruction
system.cpu3.commit.refs                       5032751                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19542618                       # Number of Instructions Simulated
system.cpu3.committedOps                     19612948                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.271754                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.271754                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             41647807                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                76713                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3910589                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32880291                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3180255                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15578569                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                503524                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               222570                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               825084                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8588379                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2252273                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     58020725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                29685                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38397229                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1158644                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.134322                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3135136                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4696554                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.600532                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          61735239                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.627586                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.888404                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                35958872     58.25%     58.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15303737     24.79%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8777378     14.22%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1390411      2.25%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   61729      0.10%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   90581      0.15%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   92066      0.15%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21518      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   38947      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            61735239                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2203408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              533877                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5550206                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.433563                       # Inst execution rate
system.cpu3.iew.exec_refs                     9191582                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    537657                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               18477672                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7280771                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             67814                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           302585                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              705560                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30165678                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8653925                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           379201                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27721400                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                189854                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7759506                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                503524                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8090949                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       457497                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             871                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2667581                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       285999                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       293278                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        240599                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19510396                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24663471                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.801719                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15641855                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.385737                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24799222                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35524606                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18663903                       # number of integer regfile writes
system.cpu3.ipc                              0.305646                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.305646                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           107091      0.38%      0.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18625363     66.28%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 228      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8815762     31.37%     98.04% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             551753      1.96%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              28100601                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     608376                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021650                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 252146     41.45%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     41.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                355058     58.36%     99.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1172      0.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28601886                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         118702550                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24663471                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40718467                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29948958                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 28100601                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             216720                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10552730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           157733                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         70259                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6949649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     61735239                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.455179                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.069285                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           47429036     76.83%     76.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7632144     12.36%     89.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3246774      5.26%     94.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1512666      2.45%     96.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1019330      1.65%     98.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             339073      0.55%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             271243      0.44%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             243016      0.39%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              41957      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       61735239                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.439493                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           105816                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4542                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7280771                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             705560                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1579                       # number of misc regfile reads
system.cpu3.numCycles                        63938647                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18891962                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               30108000                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14853828                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                959738                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3986293                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5587575                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               180997                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41530059                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31544345                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23838415                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15325706                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 58699                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                503524                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6845905                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8984587                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41530059                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4965811                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             67171                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3889644                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         67176                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    88886032                       # The number of ROB reads
system.cpu3.rob.rob_writes                   62165450                       # The number of ROB writes
system.cpu3.timesIdled                          24336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2789671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4895602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2578908                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       596756                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3423021                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1935309                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8616943                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2532065                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2663353                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       308817                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1798800                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7555                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21168                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95813                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95260                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2663354                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            95                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7654215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7654215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    196315520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               196315520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25637                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2787985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2787985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2787985                       # Request fanout histogram
system.membus.respLayer1.occupancy        14433081749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6778647521                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1410                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          706                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12155439.093484                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21249726.095168                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          706    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    222463000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            706                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    32877787500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8581740000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2113440                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2113440                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2113440                       # number of overall hits
system.cpu2.icache.overall_hits::total        2113440                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26037                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26037                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26037                       # number of overall misses
system.cpu2.icache.overall_misses::total        26037                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1675343499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1675343499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1675343499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1675343499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2139477                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2139477                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2139477                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2139477                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012170                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012170                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012170                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012170                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64344.720936                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64344.720936                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64344.720936                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64344.720936                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3627                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    48.360000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24725                       # number of writebacks
system.cpu2.icache.writebacks::total            24725                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1312                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1312                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1312                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1312                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24725                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24725                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24725                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24725                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1571507999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1571507999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1571507999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1571507999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011557                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011557                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011557                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011557                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63559.474176                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63559.474176                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63559.474176                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63559.474176                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24725                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2113440                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2113440                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26037                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26037                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1675343499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1675343499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2139477                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2139477                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012170                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012170                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64344.720936                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64344.720936                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1312                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1312                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24725                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24725                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1571507999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1571507999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011557                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011557                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63559.474176                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63559.474176                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2217841                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24757                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            89.584400                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4303679                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4303679                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4256026                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4256026                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4256026                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4256026                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2638814                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2638814                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2638814                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2638814                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 191552696072                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 191552696072                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 191552696072                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 191552696072                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6894840                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6894840                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6894840                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6894840                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.382723                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.382723                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.382723                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.382723                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 72590.450131                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72590.450131                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 72590.450131                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72590.450131                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     20183495                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        92034                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           516534                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1206                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.074862                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.313433                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1045739                       # number of writebacks
system.cpu2.dcache.writebacks::total          1045739                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1582435                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1582435                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1582435                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1582435                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1056379                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1056379                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1056379                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1056379                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  77862087735                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  77862087735                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  77862087735                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  77862087735                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.153213                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.153213                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.153213                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.153213                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 73706.584223                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 73706.584223                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 73706.584223                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 73706.584223                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1045738                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3941068                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3941068                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2518466                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2518466                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 182365487500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 182365487500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6459534                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6459534                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.389884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.389884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72411.335908                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72411.335908                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1486523                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1486523                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1031943                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1031943                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  75750221000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  75750221000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.159755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.159755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 73405.431308                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73405.431308                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       314958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        314958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       120348                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       120348                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9187208572                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9187208572                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       435306                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       435306                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.276468                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.276468                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76338.689235                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76338.689235                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        95912                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        95912                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24436                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24436                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2111866735                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2111866735                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056135                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056135                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 86424.403953                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 86424.403953                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        38488                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        38488                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     35570500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     35570500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        39909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035606                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035606                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25032.019704                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25032.019704                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          606                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          606                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          815                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          815                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     10828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     10828000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.020421                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.020421                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13285.889571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13285.889571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        32804                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        32804                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5867                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5867                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     45515000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     45515000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        38671                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38671                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.151716                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.151716                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7757.797852                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7757.797852                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5813                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5813                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     39853000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     39853000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.150319                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.150319                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6855.840358                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6855.840358                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1982500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1982500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1831500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1831500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1074                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1074                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2198                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2198                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     28031000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     28031000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3272                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3272                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.671760                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.671760                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 12752.957234                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 12752.957234                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2198                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2198                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     25833000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     25833000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.671760                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.671760                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 11752.957234                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 11752.957234                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.944601                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5396807                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1057600                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.102881                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.944601                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.967019                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967019                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15010957                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15010957                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1416                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          709                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13385836.389281                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   25794242.921199                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          709    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    263383000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            709                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    31968969500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9490558000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2225815                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2225815                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2225815                       # number of overall hits
system.cpu3.icache.overall_hits::total        2225815                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26458                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26458                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26458                       # number of overall misses
system.cpu3.icache.overall_misses::total        26458                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1759119995                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1759119995                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1759119995                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1759119995                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2252273                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2252273                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2252273                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2252273                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011747                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011747                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011747                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011747                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66487.262643                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66487.262643                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66487.262643                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66487.262643                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         5485                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    71.233766                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24944                       # number of writebacks
system.cpu3.icache.writebacks::total            24944                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1514                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1514                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1514                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1514                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24944                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24944                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24944                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24944                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1630008496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1630008496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1630008496                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1630008496                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.011075                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011075                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.011075                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011075                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65346.716485                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65346.716485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65346.716485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65346.716485                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24944                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2225815                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2225815                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26458                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26458                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1759119995                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1759119995                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2252273                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2252273                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011747                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011747                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66487.262643                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66487.262643                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1514                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1514                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24944                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24944                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1630008496                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1630008496                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.011075                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011075                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65346.716485                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65346.716485                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2296736                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24976                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            91.957719                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4529490                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4529490                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4167907                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4167907                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4167907                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4167907                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2514980                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2514980                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2514980                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2514980                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 184533357392                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 184533357392                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 184533357392                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 184533357392                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6682887                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6682887                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6682887                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6682887                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.376331                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.376331                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.376331                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.376331                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73373.687819                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73373.687819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73373.687819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73373.687819                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     18666656                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       157892                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           481404                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1833                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    38.775448                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.138571                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1001865                       # number of writebacks
system.cpu3.dcache.writebacks::total          1001865                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1502380                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1502380                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1502380                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1502380                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1012600                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1012600                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1012600                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1012600                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  74023501669                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  74023501669                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  74023501669                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  74023501669                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.151521                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.151521                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.151521                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.151521                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 73102.411287                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 73102.411287                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 73102.411287                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 73102.411287                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1001864                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3890123                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3890123                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2412573                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2412573                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 176686041000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 176686041000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6302696                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6302696                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.382784                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.382784                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73235.521164                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73235.521164                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1423734                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1423734                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       988839                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       988839                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  71995131000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  71995131000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.156891                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.156891                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 72807.738166                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 72807.738166                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       277784                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        277784                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       102407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       102407                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   7847316392                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7847316392                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       380191                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       380191                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.269357                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.269357                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76628.710850                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76628.710850                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        78646                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        78646                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23761                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23761                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2028370669                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2028370669                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062498                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062498                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85365.543075                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85365.543075                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        35671                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        35671                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1399                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1399                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     39475500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     39475500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        37070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        37070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.037739                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.037739                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28216.940672                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28216.940672                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          537                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          537                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          862                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          862                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     12751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     12751000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.023253                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.023253                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14792.343387                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14792.343387                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        30130                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30130                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5684                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5684                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     44710000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     44710000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        35814                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        35814                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.158709                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.158709                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7865.939479                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7865.939479                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5636                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5636                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     39217000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     39217000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.157369                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.157369                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6958.303762                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6958.303762                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1908000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1908000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1765000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1765000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1066                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1066                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2230                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2230                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     28418499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     28418499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3296                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3296                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.676578                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.676578                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 12743.721525                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 12743.721525                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2229                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2229                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     26188499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     26188499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.676274                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.676274                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 11748.990130                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 11748.990130                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.797786                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5257684                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1013679                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.186735                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.797786                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962431                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962431                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14531784                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14531784                       # Number of data accesses
system.cpu0.numPwrStateTransitions                764                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          382                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13452787.958115                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   45341577.809317                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          382    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    402966500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            382                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36320562500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5138965000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1877312                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1877312                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1877312                       # number of overall hits
system.cpu0.icache.overall_hits::total        1877312                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116682                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116682                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116682                       # number of overall misses
system.cpu0.icache.overall_misses::total       116682                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8200124489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8200124489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8200124489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8200124489                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1993994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1993994                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1993994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1993994                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.058517                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.058517                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.058517                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.058517                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70277.544857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70277.544857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70277.544857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70277.544857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        25261                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              387                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.273902                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109574                       # number of writebacks
system.cpu0.icache.writebacks::total           109574                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7107                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7107                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109575                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109575                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7670036991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7670036991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7670036991                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7670036991                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.054953                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.054953                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.054953                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.054953                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69998.056044                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69998.056044                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69998.056044                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69998.056044                       # average overall mshr miss latency
system.cpu0.icache.replacements                109574                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1877312                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1877312                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116682                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116682                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8200124489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8200124489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1993994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1993994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.058517                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.058517                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70277.544857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70277.544857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7670036991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7670036991                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.054953                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.054953                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69998.056044                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69998.056044                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1988346                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109606                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.140850                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4097562                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4097562                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4236113                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4236113                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4236113                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4236113                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2694897                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2694897                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2694897                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2694897                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 193265361578                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 193265361578                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 193265361578                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 193265361578                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6931010                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6931010                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6931010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6931010                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.388817                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.388817                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.388817                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.388817                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71715.305475                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71715.305475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71715.305475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71715.305475                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18627140                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       160758                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           489985                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2141                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.015735                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.085474                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1032282                       # number of writebacks
system.cpu0.dcache.writebacks::total          1032282                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1653876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1653876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1653876                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1653876                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1041021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1041021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1041021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1041021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  75516136812                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  75516136812                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  75516136812                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  75516136812                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.150198                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.150198                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.150198                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.150198                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 72540.454815                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72540.454815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 72540.454815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72540.454815                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1032282                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3714355                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3714355                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2491116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2491116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 178724948500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 178724948500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6205471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6205471                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.401439                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.401439                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71744.932191                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71744.932191                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1493612                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1493612                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       997504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       997504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  71887019000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  71887019000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.160746                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.160746                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 72066.897977                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72066.897977                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       521758                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        521758                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       203781                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       203781                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14540413078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14540413078                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       725539                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       725539                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71353.134384                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71353.134384                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       160264                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       160264                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43517                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43517                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3629117812                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3629117812                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.059979                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.059979                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83395.404371                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83395.404371                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31287                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31287                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2332                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2332                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     60805500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     60805500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        33619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.069366                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.069366                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26074.399657                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26074.399657                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1808                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1808                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          524                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          524                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5842000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5842000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015586                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015586                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11148.854962                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11148.854962                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        25894                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        25894                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6542                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6542                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     56008500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     56008500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32436                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32436                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.201689                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.201689                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8561.372669                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8561.372669                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6488                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6488                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     49548500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     49548500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.200025                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.200025                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7636.945129                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7636.945129                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       376000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       376000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       348000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       348000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2085                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2085                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1590                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1590                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     28430000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     28430000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3675                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3675                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.432653                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.432653                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17880.503145                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17880.503145                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1590                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1590                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     26840000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     26840000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.432653                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.432653                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16880.503145                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16880.503145                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.175917                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5345835                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1041068                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.134953                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.175917                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.974247                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.974247                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15042516                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15042516                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              337043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              327022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              331583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8721                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              328220                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1373072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22965                       # number of overall hits
system.l2.overall_hits::.cpu0.data             337043                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8525                       # number of overall hits
system.l2.overall_hits::.cpu1.data             327022                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8993                       # number of overall hits
system.l2.overall_hits::.cpu2.data             331583                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8721                       # number of overall hits
system.l2.overall_hits::.cpu3.data             328220                       # number of overall hits
system.l2.overall_hits::total                 1373072                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86609                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            693736                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            679725                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15732                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            714511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            673855                       # number of demand (read+write) misses
system.l2.demand_misses::total                2896599                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86609                       # number of overall misses
system.l2.overall_misses::.cpu0.data           693736                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16208                       # number of overall misses
system.l2.overall_misses::.cpu1.data           679725                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15732                       # number of overall misses
system.l2.overall_misses::.cpu2.data           714511                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16223                       # number of overall misses
system.l2.overall_misses::.cpu3.data           673855                       # number of overall misses
system.l2.overall_misses::total               2896599                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7234932500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  69437455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1476536000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68690106999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1416832000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  71816470500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1477940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  68095243500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     289645516999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7234932500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  69437455500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1476536000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68690106999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1416832000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  71816470500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1477940000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  68095243500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    289645516999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109574                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1030779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1006747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24725                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1046094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1002075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4269671                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109574                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1030779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1006747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24725                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1046094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1002075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4269671                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.790416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.673021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.655319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.675170                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.636279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.683028                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.650377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.672460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.678413                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.790416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.673021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.655319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.675170                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.636279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.683028                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.650377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.672460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.678413                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83535.573670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100092.045821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91099.210267                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101055.731360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90060.513603                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100511.357418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91101.522530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101053.258490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99995.034521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83535.573670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100092.045821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91099.210267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101055.731360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90060.513603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100511.357418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91101.522530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101053.258490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99995.034521                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              308815                       # number of writebacks
system.l2.writebacks::total                    308815                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          28524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          29541                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          29569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          29260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              137836                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         28524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         29541                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         29569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         29260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             137836                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        84575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       665212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       650184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       684942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       644595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2758763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        84575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       665212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       650184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       684942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       644595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2758763                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6241199506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  61167673533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    850143004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  60495494028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    799510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  63263397026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    840759001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  59952944028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 253611120126                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6241199506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  61167673533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    850143004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  60495494028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    799510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  63263397026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    840759001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  59952944028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 253611120126                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.771853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.645349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.400275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.645827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.386491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.654761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.392840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.643260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.646130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.771853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.645349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.400275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.645827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.386491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.654761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.392840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.643260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.646130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73794.850795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91952.149891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85873.030707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93043.652302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83665.759732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92363.144655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85800.489948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93008.701631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91929.288643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73794.850795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91952.149891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85873.030707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93043.652302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83665.759732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92363.144655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85800.489948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93008.701631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91929.288643                       # average overall mshr miss latency
system.l2.replacements                        4626619                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       378875                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           378875                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       378875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       378875                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2250504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2250504                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2250504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2250504                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             279                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             318                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             286                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  936                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           419                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           133                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                848                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9156000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       938000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       496000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       659000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11249000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          472                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          412                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          460                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1784                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.887712                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.322816                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.308696                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.350000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.475336                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21852.028640                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7052.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3492.957746                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4279.220779                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13265.330189                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          417                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           842                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8463500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2876000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2924500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3138000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17402000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.883475                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.317961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.306522                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.347727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.471973                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20296.163070                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21954.198473                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20741.134752                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20509.803922                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20667.458432                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           839                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           540                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           474                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           492                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2345                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          753                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          647                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          626                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          615                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2641                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     15153000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     14621500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     13485500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     13806500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     57066500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1592                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4986                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.472990                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.545072                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.569091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.555556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.529683                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20123.505976                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 22598.918083                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21542.332268                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22449.593496                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21607.913669                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          753                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          647                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          624                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          614                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2638                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15049500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     12876998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12514500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12345000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     52785998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.472990                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.545072                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.567273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.554652                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.529081                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19986.055777                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19902.624420                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20055.288462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20105.863192                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20009.855193                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3446                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3681                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3553                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14831                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          37603                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18906                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95411                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3501031500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2058908500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2030859500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1948119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9538919000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        41754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.900584                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.848134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.842274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.841801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93105.111294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106984.073785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103314.824236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103042.393949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99977.141001                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        37603                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3125001001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1866458001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1834289001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1759039000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8584787003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.900584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.842274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.841756                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83105.098024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96984.047857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93314.798850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93046.231156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89977.853506                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8721                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              49204                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15732                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           134772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7234932500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1476536000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1416832000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1477940000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11606240500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24733                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.790416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.655319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.636279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.650377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.732552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83535.573670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91099.210267                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90060.513603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91101.522530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86117.594901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2034                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6308                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6424                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         20942                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        84575                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6241199506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    850143004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    799510000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    840759001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8731611511                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.771853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.400275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.386491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.392840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.618722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73794.850795                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85873.030707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83665.759732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85800.489948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76707.471765                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       332892                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       323576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       327902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       324667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1309037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       656133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       660480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       694854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       654949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2666416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  65936424000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  66631198499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  69785611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  66147124000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 268500357499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       989025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       984056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1022756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       979616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3975453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.663414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.671181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.679394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.668577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.670720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100492.467228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100882.991913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100432.049035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100995.839371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100697.099589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        28524                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        29541                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        29569                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        29259                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       116893                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       627609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       630939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       665285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       625690                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2549523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58042672532                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58629036027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  61429108025                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  58193905028                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 236294721612                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.634573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.641162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.650483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.638709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.641316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92482.218279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92923.461740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 92335.026380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 93007.567690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92681.933684                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          100                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               125                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           50                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              95                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           220                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.571429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.333333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.800000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.548387                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.431818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       153000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       966000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       387500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       330000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1836500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.571429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.548387                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.431818                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19125                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19320                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19411.764706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19331.578947                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999913                       # Cycle average of tags in use
system.l2.tags.total_refs                     6766942                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4626808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.462551                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.913546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.258547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.329222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.277982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.359114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.283898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.952773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.284530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.340302                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.373649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.139887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.130317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 225620632                       # Number of tag accesses
system.l2.tags.data_accesses                225620632                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5412800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      42564224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        633600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      41611584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        611584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      43836288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        627136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      41254016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          176551232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5412800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       633600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       611584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       627136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7285120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19764288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19764288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          84575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         665066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         650181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         684942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         644594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2758613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       308817                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             308817                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        130556239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1026645178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         15282374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1003667589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14751350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1057327245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         15126463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        995043081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4258399520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    130556239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     15282374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14751350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     15126463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        175716426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      476712813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            476712813                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      476712813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       130556239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1026645178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        15282374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1003667589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14751350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1057327245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        15126463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       995043081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4735112333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    285249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     84576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    652280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    641192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    675498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    635573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001188222250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17665                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17665                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4598548                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             268963                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2758614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     308817                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2758614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   308817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  40240                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 23568                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            103749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            101506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            389967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            826770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           131823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           142603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            75985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            85716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            86841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14066                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  87822359751                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13591870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            138791872251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32306.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51056.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2038604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  252575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2758614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               308817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  265845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  346105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  404869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  412400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  367339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  305426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  230584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  160347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  103265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   61530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  33424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       712452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.820081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.876141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.250545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       328348     46.09%     46.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       166195     23.33%     69.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        52094      7.31%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        30666      4.30%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21031      2.95%     83.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15110      2.12%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11352      1.59%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8969      1.26%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78687     11.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       712452                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     153.883329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.351358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    289.110324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14542     82.32%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1815     10.27%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          794      4.49%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          299      1.69%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           88      0.50%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           39      0.22%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           21      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           12      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           10      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            9      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            4      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17665                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.685446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16610     94.03%     94.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              230      1.30%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              459      2.60%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      1.02%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              100      0.57%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      0.22%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.11%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17665                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              173975936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2575360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18256256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               176551296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19764288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4196.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       440.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4258.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    476.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41459516000                       # Total gap between requests
system.mem_ctrls.avgGap                      13516.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5412864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41745920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       633600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     41036288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       611584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     43231872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       627136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     40676672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18256256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 130557783.129583418369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1006907760.827713131905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 15282373.876547433436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 989791502.085980057716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14751349.976190634072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1042748786.753539323807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 15126462.789524070919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 981117597.155442714691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 440339219.977844655514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        84576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       665066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       650181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       684942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       644594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       308817                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2743276750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  33506354250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    436633000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33421231501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    400230500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  34745412250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    431561750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  33107172250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1038308873000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32435.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50380.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44104.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51402.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41882.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50727.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44041.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51361.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3362214.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2143670760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1139399415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5716819500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          636876540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3272958000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18650589810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        214698720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31775012745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        766.410393                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    398643000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1384500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  39676384500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2943215100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1564355925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13692370860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          852149340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3272958000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18780186720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        105564480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41210800425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        994.000726                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    108594000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1384500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39966433500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1410                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          706                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13562132.436261                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25202669.087820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          706    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    313082500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            706                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    31884662000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9574865500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2009345                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2009345                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2009345                       # number of overall hits
system.cpu1.icache.overall_hits::total        2009345                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26092                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26092                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26092                       # number of overall misses
system.cpu1.icache.overall_misses::total        26092                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1739611498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1739611498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1739611498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1739611498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2035437                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2035437                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2035437                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2035437                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012819                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012819                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012819                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012819                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66672.217461                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66672.217461                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66672.217461                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66672.217461                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2618                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    45.929825                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24733                       # number of writebacks
system.cpu1.icache.writebacks::total            24733                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1359                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1359                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1359                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1359                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24733                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24733                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24733                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24733                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1625894498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1625894498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1625894498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1625894498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012151                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012151                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012151                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012151                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65737.860268                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65737.860268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65737.860268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65737.860268                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24733                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2009345                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2009345                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26092                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26092                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1739611498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1739611498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2035437                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2035437                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012819                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012819                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66672.217461                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66672.217461                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1359                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1359                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24733                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24733                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1625894498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1625894498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012151                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012151                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65737.860268                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65737.860268                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2073376                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24765                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            83.722027                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4095607                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4095607                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4089978                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4089978                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4089978                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4089978                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2610007                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2610007                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2610007                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2610007                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188434530860                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188434530860                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188434530860                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188434530860                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6699985                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6699985                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6699985                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6699985                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.389554                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.389554                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.389554                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.389554                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72196.944629                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72196.944629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72196.944629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72196.944629                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     18835840                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        89585                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           486361                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1221                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.728105                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.370188                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1006412                       # number of writebacks
system.cpu1.dcache.writebacks::total          1006412                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1592744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1592744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1592744                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1592744                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1017263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1017263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1017263                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1017263                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  74612219738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  74612219738                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  74612219738                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  74612219738                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151831                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151831                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151831                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151831                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73346.046930                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73346.046930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73346.046930                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73346.046930                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1006412                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3748077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3748077                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2474870                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2474870                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 178659585500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 178659585500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6222947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6222947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.397701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.397701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72189.482882                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72189.482882                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1481446                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1481446                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       993424                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       993424                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  72474687500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  72474687500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.159639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.159639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 72954.435870                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72954.435870                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       341901                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        341901                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       135137                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       135137                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9774945360                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9774945360                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       477038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       477038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.283284                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.283284                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72333.597460                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72333.597460                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       111298                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       111298                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23839                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23839                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2137532238                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2137532238                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049973                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049973                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89665.348295                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89665.348295                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        38019                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        38019                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1471                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1471                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40275500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40275500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        39490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        39490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.037250                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.037250                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27379.673691                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27379.673691                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          542                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          542                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          929                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          929                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.023525                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.023525                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13698.600646                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13698.600646                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        32062                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        32062                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6090                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6090                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     47617500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47617500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        38152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        38152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.159625                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.159625                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7818.965517                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7818.965517                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         6041                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6041                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41719500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41719500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.158340                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.158340                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6906.058600                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6906.058600                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1866500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1866500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1723500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1723500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1041                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1041                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2207                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2207                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     29667500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     29667500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3248                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3248                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.679495                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.679495                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13442.455822                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13442.455822                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2206                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2206                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     27460500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     27460500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.679187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.679187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12448.096102                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12448.096102                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.782340                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5189312                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1018614                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.094483                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.782340                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.961948                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961948                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14580336                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14580336                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  41459527500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4198663                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       687690                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3891391                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4317804                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23513                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31854                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          465                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183976                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4014699                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          220                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          220                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3114770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3041372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3158654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        74832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3026880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12893604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14025472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    132035840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3165824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    128842048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3164800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    133877184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3192832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    128252032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              546556032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4696634                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22639744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8973296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.717314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.928232                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4713167     52.52%     52.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2769399     30.86%     83.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 898547     10.01%     93.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 498553      5.56%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  93630      1.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8973296                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8578878218                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1613204073                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40216072                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1547076175                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40681133                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1588473715                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165472157                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1554702947                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40306705                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
