Project Information             c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 04/23/2002 06:37:20

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


VHDLADD32


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

vhdladd32
      EPM9320ARC208-10     65       33       0      184     92          57 %

User Pins:                 65       33       0  



Project Information             c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt

** FILE HIERARCHY **



|lpm_add_sub:198|
|lpm_add_sub:198|addcore:adder|
|lpm_add_sub:198|addcore:adder|addcore:adder4|
|lpm_add_sub:198|addcore:adder|addcore:adder3|
|lpm_add_sub:198|addcore:adder|addcore:adder2|
|lpm_add_sub:198|addcore:adder|addcore:adder1|
|lpm_add_sub:198|addcore:adder|addcore:adder0|
|lpm_add_sub:198|altshift:result_ext_latency_ffs|
|lpm_add_sub:198|altshift:carry_ext_latency_ffs|
|lpm_add_sub:198|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:199|
|lpm_add_sub:199|addcore:adder|
|lpm_add_sub:199|addcore:adder|addcore:adder4|
|lpm_add_sub:199|addcore:adder|addcore:adder3|
|lpm_add_sub:199|addcore:adder|addcore:adder2|
|lpm_add_sub:199|addcore:adder|addcore:adder1|
|lpm_add_sub:199|addcore:adder|addcore:adder0|
|lpm_add_sub:199|altshift:result_ext_latency_ffs|
|lpm_add_sub:199|altshift:carry_ext_latency_ffs|
|lpm_add_sub:199|altshift:oflow_ext_latency_ffs|


Device-Specific Information:    c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt
vhdladd32

***** Logic for device 'vhdladd32' compiled without errors.




Device: EPM9320ARC208-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R R       R R   R     R         R   R   R R   R         R R                                              
              E E       E E   E     E         E   E   E E   E         E E                                              
              S S       S S   S     S         S   S   S S   S         S S                                              
              E E       E E   E     E   V     E   E   E E   E         E E     V                                 V      
              R R       R R   R     R   C     R   R   R R   R         R R     C                                 C      
              V V G     V V   V s s V s C s s V s V G V V s V s y y   V V y y C s         G x y   x s   y x y x C y y  
              E E N s s E E s E 1 2 E 1 I 2 2 E 1 E N E E 1 E 1 1 1 s E E 2 1 I 1 y s y y N 1 1 x 2 1 y 1 3 2 2 I 2 2  
              D D D 8 1 D D 9 D 8 2 D 6 O 5 6 D 7 D D D D 4 D 5 9 2 5 D D 9 0 O 1 4 0 5 7 D 3 4 4 6 0 3 1 1 1 0 O 8 0  
            ----------------------------------------------------------------------------------------------------------_ 
           / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
          /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
     s24 |  1                                                                                                         156 | x19 
RESERVED |  2                                                                                                         155 | s21 
RESERVED |  3                                                                                                         154 | s3 
     y18 |  4                                                                                                         153 | x12 
   VCCIO |  5                                                                                                         152 | GND 
    N.C. |  6                                                                                                         151 | N.C. 
    N.C. |  7                                                                                                         150 | N.C. 
    N.C. |  8                                                                                                         149 | N.C. 
    N.C. |  9                                                                                                         148 | VCCINT 
  VCCINT | 10                                                                                                         147 | N.C. 
    N.C. | 11                                                                                                         146 | N.C. 
    N.C. | 12                                                                                                         145 | N.C. 
    N.C. | 13                                                                                                         144 | N.C. 
     GND | 14                                                                                                         143 | GND 
    N.C. | 15                                                                                                         142 | N.C. 
    N.C. | 16                                                                                                         141 | N.C. 
    N.C. | 17                                                                                                         140 | N.C. 
    N.C. | 18                                                                                                         139 | VCCINT 
  VCCINT | 19                                                                                                         138 | VCCIO 
     GND | 20                                                                                                         137 | x7 
     x11 | 21                                                                                                         136 | x9 
      x8 | 22                                                                                                         135 | y8 
      y9 | 23                                                                                                         134 | s6 
     GND | 24                                                                                                         133 | GND 
   VCCIO | 25                                                                                                         132 | GND 
     x14 | 26                                                                                                         131 | y17 
     y16 | 27                                            EPM9320ARC208-10                                             130 | y15 
     x17 | 28                                                                                                         129 | x15 
     s20 | 29                                                                                                         128 | VCCINT 
  VCCINT | 30                                                                                                         127 | VCCIO 
     GND | 31                                                                                                         126 | x3 
      x6 | 32                                                                                                         125 | y1 
      x1 | 33                                                                                                         124 | cin 
      x0 | 34                                                                                                         123 | y0 
     GND | 35                                                                                                         122 | GND 
   VCCIO | 36                                                                                                         121 | GND 
     y25 | 37                                                                                                         120 | x25 
     x24 | 38                                                                                                         119 | y23 
     y26 | 39                                                                                                         118 | GND 
     x23 | 40                                                                                                         117 | y24 
     GND | 41                                                                                                         116 | GND 
     GND | 42                                                                                                         115 | GND 
     GND | 43                                                                                                         114 | GND 
     GND | 44                                                                                                         113 | GND 
  VCCINT | 45                                                                                                         112 | VCCINT 
     GND | 46                                                                                                         111 | VCCIO 
     GND | 47                                                                                                         110 | GND 
    ^VPP | 48                                                                                                         109 | N.C. 
    #TMS | 49                                                                                                         108 | #TDO 
     s23 | 50                                                                                                         107 | s7 
RESERVED | 51                                                                                                         106 | s2 
     s13 | 52                                                                                                         105 | s19 
         |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
          \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
           \----------------------------------------------------------------------------------------------------------- 
              R R V s R R R R R s s R R G R R R R s V s R R R s # # R R x y y G s x y y x V x y x c x y x x x x G y x  
              E E C 2 E E E E E 2 3 E E N E E E E 3 C 2 E E E 4 T T E E 1 1 6 N 1 2 3 2 1 C 2 2 5 o 2 2 2 1 2 2 N 3 3  
              S S C 8 S S S S S 9 0 S S D S S S S 1 C 7 S S S   C D S S 6 3   D 2 9 1 7 8 C 2 2   u 7     0 1 8 D 0 0  
              E E I   E E E E E     E E   E E E E   I   E E E   K I E E                   I       t                    
              R R O   R R R R R     R R   R R R R   O   R R R       R R                   O                            
              V V     V V V V V     V V   V V V V       V V V       V V                                                
              E E     E E E E E     E E   E E E E       E E E       E E                                                
              D D     D D D D D     D D   D D D D       D D D       D D                                                


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:    c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt
vhdladd32

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A1       8/16( 50%)   1/16(  6%)   3/16( 18%)    0/2    0/2      13/33( 39%)    3/16( 18%)  
A2      12/16( 75%)   5/16( 31%)   0/16(  0%)    0/2    0/2      24/33( 72%)    6/16( 37%)  
A3      15/16( 93%)   3/16( 18%)   1/16(  6%)    0/2    0/2      15/33( 45%)    9/16( 56%)  
A4       2/16( 12%)   1/16(  6%)   1/16(  6%)    0/2    0/2       4/33( 12%)    0/16(  0%)  
A5      11/16( 68%)   4/16( 25%)   2/16( 12%)    0/2    0/2      11/33( 33%)    4/16( 25%)  
B1      13/16( 81%)   2/16( 12%)   2/16( 12%)    0/2    0/2       9/33( 27%)    5/16( 31%)  
B2       2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    0/2       5/33( 15%)    0/16(  0%)  
B3      16/16(100%)   5/16( 31%)   0/16(  0%)    0/2    0/2      18/33( 54%)   12/16( 75%)  
B4      11/16( 68%)   4/16( 25%)   0/16(  0%)    0/2    0/2      11/33( 33%)    3/16( 18%)  
B5       3/16( 18%)   2/16( 12%)   1/16(  6%)    0/2    0/2       9/33( 27%)    3/16( 18%)  
C1      16/16(100%)   4/16( 25%)   2/16( 12%)    0/2    0/2      20/33( 60%)    7/16( 43%)  
C2       1/16(  6%)   0/16(  0%)   1/16(  6%)    0/2    0/2       2/33(  6%)    0/16(  0%)  
C3      12/16( 75%)   2/16( 12%)   3/16( 18%)    0/2    0/2      11/33( 33%)    8/16( 50%)  
C4      15/16( 93%)   4/16( 25%)   3/16( 18%)    0/2    0/2      13/33( 39%)    8/16( 50%)  
C5       2/16( 12%)   2/16( 12%)   0/16(  0%)    0/2    0/2       5/33( 15%)    0/16(  0%)  
D1       7/16( 43%)   1/16(  6%)   3/16( 18%)    0/2    0/2      10/33( 30%)    5/16( 31%)  
D2      16/16(100%)   4/16( 25%)   1/16(  6%)    0/2    0/2      14/33( 42%)    8/16( 50%)  
D3       3/16( 18%)   1/16(  6%)   1/16(  6%)    0/2    0/2      14/33( 42%)    1/16(  6%)  
D4       3/16( 18%)   2/16( 12%)   1/16(  6%)    0/2    0/2       5/33( 15%)    1/16(  6%)  
D5      16/16(100%)   3/16( 18%)   3/16( 18%)    0/2    0/2      20/33( 60%)    9/16( 56%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            94/128    ( 73%)
Total logic cells used:                        184/320    ( 57%)
Total shareable expanders used:                 18/320    (  5%)
Total Turbo logic cells used:                  184/320    ( 57%)
Total shareable expanders not available (n/a):  74/320    ( 23%)
Average fan-in:                                  5.30
Total fan-in:                                   976

Total input pins required:                      65
Total input I/O cell registers required:         0
Total output pins required:                     33
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                    184
Total flipflops required:                        0
Total product terms required:                  634
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          18
Total packed registers required:                 0

Synthesized logic cells:                       115/ 320   ( 35%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      8  12  15   2  11     48
 B:     13   2  16  11   3     45
 C:     16   1  12  15   2     46
 D:      7  16   3   3  16     45

Total:  44  31  46  31  32    184



Device-Specific Information:    c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt
vhdladd32

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 124      -    B    --      INPUT               0      0   0    0    0    0    9  cin
  34      -    B    --      INPUT               0      0   0    0    0    0   11  x0
  33      -    B    --      INPUT               0      0   0    0    0    0   13  x1
  98      -    -    01      INPUT               0      0   0    0    0    0   11  x2
 126      -    B    --      INPUT               0      0   0    0    0    0    7  x3
 167      -    -    02      INPUT               0      0   0    0    0    0    8  x4
  94      -    -    02      INPUT               0      0   0    0    0    0    6  x5
  32      -    B    --      INPUT               0      0   0    0    0    0    4  x6
 137      -    D    --      INPUT               0      0   0    0    0    0   12  x7
  22      -    D    --      INPUT               0      0   0    0    0    0   14  x8
 136      -    D    --      INPUT               0      0   0    0    0    0   14  x9
  99      -    -    01      INPUT               0      0   0    0    0    0    9  x10
  21      -    D    --      INPUT               0      0   0    0    0    0    9  x11
 153      -    -    --      INPUT               0      0   0    0    0    0    9  x12
 169      -    -    02      INPUT               0      0   0    0    0    0    5  x13
  26      -    C    --      INPUT               0      0   0    0    0    0    7  x14
 129      -    C    --      INPUT               0      0   0    0    0    0    4  x15
  82      -    -    03      INPUT               0      0   0    0    0    0   12  x16
  28      -    C    --      INPUT               0      0   0    0    0    0   12  x17
  90      -    -    02      INPUT               0      0   0    0    0    0   12  x18
 156      -    -    01      INPUT               0      0   0    0    0    0    8  x19
 160      -    -    01      INPUT               0      0   0    0    0    0   10  x20
 100      -    -    01      INPUT               0      0   0    0    0    0    8  x21
  92      -    -    02      INPUT               0      0   0    0    0    0    3  x22
  40      -    A    --      INPUT               0      0   0    0    0    0   12  x23
  38      -    A    --      INPUT               0      0   0    0    0    0   16  x24
 120      -    A    --      INPUT               0      0   0    0    0    0   12  x25
 166      -    -    02      INPUT               0      0   0    0    0    0   11  x26
  96      -    -    02      INPUT               0      0   0    0    0    0    7  x27
 101      -    -    01      INPUT               0      0   0    0    0    0    8  x28
  87      -    -    02      INPUT               0      0   0    0    0    0    9  x29
 104      -    -    01      INPUT               0      0   0    0    0    0    6  x30
 162      -    -    01      INPUT               0      0   0    0    0    0    3  x31
 123      -    B    --      INPUT               0      0   0    0    0    0   10  y0
 125      -    B    --      INPUT               0      0   0    0    0    0   13  y1
  97      -    -    01      INPUT               0      0   0    0    0    0   11  y2
 164      -    -    01      INPUT               0      0   0    0    0    0    7  y3
 174      -    -    02      INPUT               0      0   0    0    0    0    8  y4
 172      -    -    02      INPUT               0      0   0    0    0    0    5  y5
  84      -    -    03      INPUT               0      0   0    0    0    0    3  y6
 171      -    -    02      INPUT               0      0   0    0    0    0   13  y7
 135      -    D    --      INPUT               0      0   0    0    0    0   13  y8
  23      -    D    --      INPUT               0      0   0    0    0    0   14  y9
 177      -    -    03      INPUT               0      0   0    0    0    0   10  y10
 163      -    -    01      INPUT               0      0   0    0    0    0    9  y11
 182      -    -    --      INPUT               0      0   0    0    0    0    9  y12
  83      -    -    03      INPUT               0      0   0    0    0    0    6  y13
 168      -    -    02      INPUT               0      0   0    0    0    0    7  y14
 130      -    C    --      INPUT               0      0   0    0    0    0    4  y15
  27      -    C    --      INPUT               0      0   0    0    0    0   11  y16
 131      -    C    --      INPUT               0      0   0    0    0    0   12  y17
   4      -    -    --      INPUT               0      0   0    0    0    0   11  y18
 183      -    -    --      INPUT               0      0   0    0    0    0    8  y19
 157      -    -    01      INPUT               0      0   0    0    0    0   10  y20
 161      -    -    01      INPUT               0      0   0    0    0    0    8  y21
  93      -    -    02      INPUT               0      0   0    0    0    0    4  y22
 119      -    A    --      INPUT               0      0   0    0    0    0   12  y23
 117      -    A    --      INPUT               0      0   0    0    0    0   16  y24
  37      -    A    --      INPUT               0      0   0    0    0    0   11  y25
  39      -    A    --      INPUT               0      0   0    0    0    0   12  y26
  89      -    -    02      INPUT               0      0   0    0    0    0    7  y27
 158      -    -    01      INPUT               0      0   0    0    0    0    8  y28
 178      -    -    03      INPUT               0      0   0    0    0    0    9  y29
 103      -    -    01      INPUT               0      0   0    0    0    0    6  y30
  88      -    -    02      INPUT               0      0   0    0    0    0    4  y31


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt
vhdladd32

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  95      -    -    02     OUTPUT               0      0   0    0    1    0    0  cout
 173      -    -    02     OUTPUT               0      0   0    0    1    0    0  s0
 204      -    -    05     OUTPUT               0      0   0    0    1    0    0  s1
 106      -    -    01     OUTPUT               0      0   0    0    1    0    0  s2
 154      -    -    01     OUTPUT               0      0   0    0    1    0    0  s3
  77      -    -    03     OUTPUT               0      0   0    0    1    0    0  s4
 181      -    -    03     OUTPUT               0      0   0    0    1    0    0  s5
 134      -    D    --     OUTPUT               0      0   0    0    1    0    0  s6
 107      -    -    01     OUTPUT               0      0   0    0    1    0    0  s7
 205      -    -    05     OUTPUT               0      0   0    0    1    0    0  s8
 201      -    -    05     OUTPUT               0      0   0    0    1    0    0  s9
 165      -    -    02     OUTPUT               0      0   0    0    1    0    0  s10
 175      -    -    02     OUTPUT               0      0   0    0    1    0    0  s11
  86      -    -    02     OUTPUT               0      0   0    0    1    0    0  s12
  52      -    -    05     OUTPUT               0      0   0    0    1    0    0  s13
 186      -    -    03     OUTPUT               0      0   0    0    1    0    0  s14
 184      -    -    03     OUTPUT               0      0   0    0    1    0    0  s15
 196      -    -    04     OUTPUT               0      0   0    0    1    0    0  s16
 191      -    -    04     OUTPUT               0      0   0    0    1    0    0  s17
 199      -    -    04     OUTPUT               0      0   0    0    1    0    0  s18
 105      -    -    01     OUTPUT               0      0   0    0    1    0    0  s19
  29      -    C    --     OUTPUT               0      0   0    0    1    0    0  s20
 155      -    -    01     OUTPUT               0      0   0    0    1    0    0  s21
 198      -    -    04     OUTPUT               0      0   0    0    1    0    0  s22
  50      -    -    05     OUTPUT               0      0   0    0    1    0    0  s23
   1      -    -    05     OUTPUT               0      0   0    0    1    0    0  s24
 194      -    -    04     OUTPUT               0      0   0    0    1    0    0  s25
 193      -    -    04     OUTPUT               0      0   0    0    1    0    0  s26
  73      -    -    03     OUTPUT               0      0   0    0    1    0    0  s27
  56      -    -    05     OUTPUT               0      0   0    0    1    0    0  s28
  62      -    -    04     OUTPUT               0      0   0    0    1    0    0  s29
  63      -    -    04     OUTPUT               0      0   0    0    1    0    0  s30
  71      -    -    04     OUTPUT               0      0   0    0    1    0    0  s31


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:    c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt
vhdladd32

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -     12    B    03      LCELL      t !      2      0   1    7    2    0    5  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|g4
   -     11    B    03        OR2    s t        1      0   1    4    2    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|tot_cin_node6~1
   -     10    B    03        OR2    s t        1      0   1    6    2    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|tot_cin_node6~2
   -      1    B    03        OR2      t        0      0   0    4    2    0   14  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|tot_cin_node6
   -      9    B    03        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~216~1
   -      8    B    03        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~216~2
   -      5    B    01       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~245~1
   -      4    B    01       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~246~1
   -      2    B    01       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~246~2
   -      7    B    03       SOFT    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~252~1
   -      6    B    03       SOFT    s t        0      0   0    2    0    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~252~2
   -      3    B    05       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~255~1
   -      2    D    04        OR2      t        0      0   0    2    0    0   11  |LPM_ADD_SUB:198|addcore:adder|addcore:adder0|:257
   -      8    C    03      LCELL      t !      0      0   0    2    2    0   10  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|cout_node
   -     14    D    02      LCELL      t !      1      0   1    6    1    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|gcp2
   -     12    D    02        OR2      t        0      0   0    4    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|gc1
   -     11    D    02       SOFT    s t        0      0   0    5    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|gc2~1
   -      7    C    03      LCELL      t        0      0   0    4    0    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|g2cp1
   -     13    D    02      LCELL      t !      2      0   1    7    2    0    7  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|g4
   -      4    D    03        OR2      t !      1      0   1    6    3    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|pc1
   -      7    D    05       SOFT    s t        0      0   0    2    2    0    2  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|pc2~1
   -      4    D    05        XOR      t        1      0   1    4    5    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|pc2
   -     15    D    05        XOR      t        2      0   1    6    5    0    3  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|pc3
   -     14    D    05      LCELL      t        1      0   1    2    4    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|result_node0
   -     12    D    05        XOR    s t        1      0   1    4    6    0    6  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|tot_cin_node6~1
   -      5    D    05        XOR    s t        1      0   1    4    5    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|tot_cin_node6~2
   -     13    D    05       SOFT    s t        0      0   0    8    3    0    2  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|tot_cin_node6~3
   -     11    D    05       SOFT    s t        0      0   0    2    1    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|tot_cin_node6~4
   -     16    D    02        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~216~1
   -     15    D    02        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~216~2
   -     10    D    05       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~239~1
   -      9    D    05        OR2    s t        1      0   1    4    3    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~242~1
   -      8    D    05       SOFT    s t        0      0   0    2    0    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~242~2
   -      2    D    03       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~252~1
   -     12    C    03       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~258~1
   -     11    C    03       SOFT    s t        0      0   0    2    0    0    3  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~258~2
   -     10    C    03        OR2    s t        1      0   1    7    2    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~262~1
   -      9    C    03       SOFT    s t        1      0   1    6    1    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~262~2
   -      5    A    01      LCELL      t        0      0   0    4    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|g2cp1
   -     12    A    01      LCELL      t !      1      0   1    6    1    0   11  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|g2cp2
   -      4    A    01       SOFT    s t        0      0   0    5    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|g2c2~1
   -      5    C    04      LCELL      t !      2      0   1    7    2    0    9  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|g4
   -      9    C    01        OR2      t !      1      0   1    8    1    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|pc3
   -      9    A    01        XOR    s t        1      0   1    6    5    0   11  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~1
   -      3    A    01        XOR    s t        1      0   1    6    4    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~2
   -     15    C    01       SOFT    s t        0      0   0    0    2    0    3  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~3
   -      5    C    05       SOFT    s t        0      0   0    2    1    0    2  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~4
   -      2    A    01       SOFT    s t        0      0   0    2    1    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~5
   -     14    C    04        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~216~1
   -     13    C    04        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~216~2
   -     12    C    01       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~242~1
   -     12    C    04       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~245~1
   -     11    C    04       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~245~2
   -     10    C    04        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~246~1
   -      9    C    04        OR2    s t        1      0   1    6    2    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~246~2
   -      8    C    04       SOFT    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~246~3
   -     11    C    01        OR2    s t        1      0   1    7    4    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~252~1
   -     10    C    01       SOFT    s t        1      0   1    6    3    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~252~2
   -      3    C    02       SOFT    s t        0      0   0    2    0    0    6  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~252~3
   -      1    A    01       SOFT    s t        0      0   0    2    0    0    5  |LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~252~4
   -      4    A    03      LCELL      t !      1      0   1    6    1    0    3  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|gcp2
   -      6    A    03        OR2      t        0      0   0    4    0    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|gc1
   -     11    A    03       SOFT    s t        0      0   0    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|gc2~1
   -      5    B    04      LCELL      t        0      0   0    4    0    0    3  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|g2cp1
   -      5    A    03      LCELL      t !      2      0   1    7    2    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|g4
   -     10    A    03        OR2      t !      1      0   1    6    2    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|pc1
   -      9    A    03        OR2      t !      1      0   1    8    3    0    3  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|pc2
   -      8    A    02       SOFT    s t        0      0   0    4    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|pc3~1
   -      7    A    02        XOR      t        1      0   1    6    4    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|pc3
   -      5    A    05      LCELL      t !      0      0   0    2    4    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|result_node0
   -      3    A    02        XOR    s t        1      0   1    6    6    0    6  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|tot_cin_node6~1
   -      4    A    02        XOR    s t        1      0   1    6    5    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|tot_cin_node6~2
   -      6    A    02       SOFT    s t        0      0   0    6    1    0    2  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|tot_cin_node6~3
   -      2    A    04       SOFT    s t        0      0   0    2    0    0    5  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|tot_cin_node6~4
   -      8    A    03        OR2    s t        1      0   1    7    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~216~1
   -      7    A    03        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~216~2
   -      8    A    05       SOFT    s t        0      0   0    2    0    0    2  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~239~1
   -      9    A    05       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~239~2
   -     10    A    05       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~242~1
   -      6    B    04       SOFT    s t        0      0   0    2    0    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~252~1
   -     10    A    02       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~258~1
   -      9    A    02       SOFT    s t        0      0   0    2    0    0    4  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~258~2
   -     10    B    02       SOFT    s t        0      0   0    2    0    0    2  |LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~258~3
   -      9    B    01      LCELL      t        1      0   1    5    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|g4
   -     12    B    01      LCELL    s t        0      0   0    4    1    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|ps2~1
   -     11    B    01      LCELL    s t        1      0   1    6    3    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|ps3~1
   -     16    B    03      LCELL    s t        0      0   0    2    1    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|ps5~1
   -      2    B    03      LCELL    s t        1      0   0    4    3    0    6  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|ps6~1
   -     10    B    01        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c0~1
   -      3    B    01       SOFT    s t        0      0   0    3    1    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c0~2
   -     15    B    03        OR2      t !      1      0   1    4    1    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c0
   -     14    B    03        OR2    s t        1      0   1    7    0    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c1~1
   -     13    B    03        OR2    s t        1      0   1    7    0    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c1~2
   -      3    B    03        XOR      t        1      0   1    3    2    0    6  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c1
   -      3    B    02       SOFT      t        0      0   0    3    0    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node0
   -      1    B    05       SOFT      t        3      0   1    5    0    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node1
   -      1    B    01       SOFT      t        1      0   1    5    1    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node2
   -     13    B    01       SOFT      t        0      0   0    3    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node3
   -      5    B    03       SOFT      t        1      0   1    2    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node4
   -      4    B    03       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node5
   -      4    D    01       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node6
   -     12    D    01       SOFT      t        0      0   0    2    4    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node7
   -      8    B    01       SOFT    s t        0      0   0    4    0    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|~215~1
   -      7    B    01       SOFT    s t        0      0   0    2    0    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|~215~2
   -      6    B    01        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|~246~1
   -      6    D    01        OR2    s t        1      0   1    1    3    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder0|~258~1
   -     16    D    05       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc0~1
   -      3    D    01       SOFT    s t        0      0   0    2    0    0    6  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc0~2
   -      6    D    05        XOR      t        1      0   1    4    4    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc0
   -      5    D    01        OR2    s t        1      0   1    4    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc1~1
   -      2    D    01        OR2    s t        1      0   1    6    0    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc1~2
   -      1    D    01        OR2      t !      2      0   1    6    4    0    4  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc1
   -      2    D    02       SOFT    s t        0      0   0    4    4    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc4~1
   -      3    D    02       SOFT    s t        0      0   0    0    2    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc4~2
   -      4    D    02       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc4~3
   -      1    D    02        XOR      t        1      0   1    4    5    0    5  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc4
   -      1    C    03       SOFT    s t        0      0   0    2    4    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc6~1
   -      4    C    03        XOR      t !      1      0   1    2    5    0    7  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc6
   -      1    D    05      LCELL    s t !      0      0   0    2    1    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps1~1
   -     10    D    02      LCELL    s t        0      0   0    2    2    0    4  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps2~1
   -      9    D    02      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps3~1
   -      5    D    02      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps4~1
   -      1    D    03      LCELL    s t        0      0   0    2    2    0    5  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps5~1
   -      6    C    03      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps6~1
   -      3    C    03      LCELL    s t        2      0   1    6    3    0    8  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps7~1
   -      3    D    05       SOFT      t        1      0   1    2    4    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node0
   -      2    D    05       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node1
   -      7    D    02       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node2
   -      8    D    02       SOFT      t        1      0   0    0    3    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node3
   -      6    D    02       SOFT      t        1      0   1    2    6    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node4
   -      1    C    05       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node5
   -      5    C    03       SOFT      t        1      0   0    0    3    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node6
   -      2    C    03       SOFT      t        2      0   1    2    5    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node7
   -      7    C    04        OR2      t        0      0   0    2    3    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc0
   -      8    C    01       SOFT    s t        0      0   0    4    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc5~1
   -      7    C    01       SOFT    s t        0      0   0    0    2    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc5~2
   -      6    C    01       SOFT    s t        0      0   0    2    0    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc5~3
   -      1    C    01        XOR      t        1      0   1    4   10    0    5  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc5
   -     16    C    01      LCELL    s t        0      0   0    2    1    0    4  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps0~1
   -      3    C    01      LCELL    s t        0      0   0    2    2    0    6  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps1~1
   -      1    C    04      LCELL    s t        0      0   0    4    4    0    5  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps2~1
   -      2    C    04      LCELL    s t        0      0   0    2    3    0    4  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps3~1
   -     13    C    01      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps4~1
   -     14    C    01      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps5~1
   -     13    A    01      LCELL    s t        0      0   0    2    2    0    5  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps6~1
   -      6    A    05      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps7~1
   -      6    C    04       SOFT      t        0      0   0    2    4    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node0
   -      4    C    04       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node1
   -      3    C    04       SOFT      t        1      0   0    0    3    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node2
   -      5    C    01       SOFT      t        2      0   1    0    6    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node3
   -      4    C    01       SOFT      t        0      0   0    0    7    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node4
   -      2    C    01       SOFT      t        1      0   1    2   10    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node5
   -      1    A    04       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node6
   -      4    A    05       SOFT      t        1      0   0    0    3    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node7
   -     15    C    04        OR2    s t        1      0   1    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder2|~239~1
   -      7    A    05       SOFT    s t        0      0   0    4    4    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc0~1
   -     11    A    05       SOFT    s t        0      0   0    0    2    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc0~2
   -      3    A    05        XOR      t !      1      0   1    4    4    0    4  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc0
   -     12    A    03       SOFT    s t        0      0   0    4    4    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc3~1
   -     13    A    03       SOFT    s t        0      0   0    0    2    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc3~2
   -     14    A    03       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc3~3
   -      1    A    03        XOR      t        1      0   1    4    5    0    4  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc3
   -      7    B    04       SOFT    s t        0      0   0    4    4    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc6~1
   -      8    B    04       SOFT    s t        0      0   0    0    2    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc6~2
   -      9    B    04       SOFT    s t        0      0   0    0    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc6~3
   -      3    B    04        XOR      t        1      0   1    4    5    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc6
   -      1    A    05      LCELL    s t !      1      0   1    4    5    0    4  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps1~1
   -      3    A    03      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps2~1
   -     15    A    03      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps3~1
   -      1    A    02      LCELL    s t        0      0   0    2    2    0    4  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps4~1
   -     10    B    04      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps5~1
   -     11    B    04      LCELL    s t        0      0   0    2    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps6~1
   -      5    A    02      LCELL    s t        1      0   1    6    4    0    2  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps7~1
   -      2    A    05       SOFT      t        1      0   1    2    6    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node0
   -      3    D    04       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node1
   -      1    D    04       SOFT      t        1      0   0    0    3    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node2
   -      2    A    03       SOFT      t        1      0   1    2    6    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node3
   -      2    B    05       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node4
   -      2    B    04       SOFT      t        1      0   0    0    3    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node5
   -      4    B    04       SOFT      t        1      0   1    2    6    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node6
   -      1    B    04       SOFT      t        0      0   0    0    2    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node7
   -      2    A    02       SOFT      t        0      0   0    4    5    1    0  |LPM_ADD_SUB:199|addcore:adder|addcore:adder4|result_node0
   -     11    A    02        OR2    s t        1      0   1    7    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder4|~239~1
   -     12    A    02        OR2    s t        1      0   1    6    2    0    1  |LPM_ADD_SUB:199|addcore:adder|addcore:adder4|~239~2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:    c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt
vhdladd32

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      41/ 96( 42%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
B:      29/ 96( 30%)    7/16( 43%)      0/16(  0%)     0/16(  0%)
C:      33/ 96( 34%)    6/16( 37%)      1/16(  6%)     0/16(  0%)
D:      29/ 96( 30%)    6/16( 37%)      1/16(  6%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     23/48( 47%)     15/20( 75%)      5/20( 25%)       0/20(  0%)
02:     27/48( 56%)     15/20( 75%)      5/20( 25%)       0/20(  0%)
03:     16/48( 33%)     5/20( 25%)      5/20( 25%)       0/20(  0%)
04:     11/48( 22%)     0/20(  0%)      9/20( 45%)       0/20(  0%)
05:     11/48( 22%)     0/20(  0%)      7/20( 35%)       0/20(  0%)


Device-Specific Information:    c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt
vhdladd32

** EQUATIONS **

cin      : INPUT;
x0       : INPUT;
x1       : INPUT;
x2       : INPUT;
x3       : INPUT;
x4       : INPUT;
x5       : INPUT;
x6       : INPUT;
x7       : INPUT;
x8       : INPUT;
x9       : INPUT;
x10      : INPUT;
x11      : INPUT;
x12      : INPUT;
x13      : INPUT;
x14      : INPUT;
x15      : INPUT;
x16      : INPUT;
x17      : INPUT;
x18      : INPUT;
x19      : INPUT;
x20      : INPUT;
x21      : INPUT;
x22      : INPUT;
x23      : INPUT;
x24      : INPUT;
x25      : INPUT;
x26      : INPUT;
x27      : INPUT;
x28      : INPUT;
x29      : INPUT;
x30      : INPUT;
x31      : INPUT;
y0       : INPUT;
y1       : INPUT;
y2       : INPUT;
y3       : INPUT;
y4       : INPUT;
y5       : INPUT;
y6       : INPUT;
y7       : INPUT;
y8       : INPUT;
y9       : INPUT;
y10      : INPUT;
y11      : INPUT;
y12      : INPUT;
y13      : INPUT;
y14      : INPUT;
y15      : INPUT;
y16      : INPUT;
y17      : INPUT;
y18      : INPUT;
y19      : INPUT;
y20      : INPUT;
y21      : INPUT;
y22      : INPUT;
y23      : INPUT;
y24      : INPUT;
y25      : INPUT;
y26      : INPUT;
y27      : INPUT;
y28      : INPUT;
y29      : INPUT;
y30      : INPUT;
y31      : INPUT;

-- Node name is 'cout' 
-- Equation name is 'cout', type is output 
cout     =  _LC2_A2;

-- Node name is 's0' 
-- Equation name is 's0', type is output 
s0       =  _LC3_B2;

-- Node name is 's1' 
-- Equation name is 's1', type is output 
s1       =  _LC1_B5;

-- Node name is 's2' 
-- Equation name is 's2', type is output 
s2       =  _LC1_B1;

-- Node name is 's3' 
-- Equation name is 's3', type is output 
s3       =  _LC13_B1;

-- Node name is 's4' 
-- Equation name is 's4', type is output 
s4       =  _LC5_B3;

-- Node name is 's5' 
-- Equation name is 's5', type is output 
s5       =  _LC4_B3;

-- Node name is 's6' 
-- Equation name is 's6', type is output 
s6       =  _LC4_D1;

-- Node name is 's7' 
-- Equation name is 's7', type is output 
s7       =  _LC12_D1;

-- Node name is 's8' 
-- Equation name is 's8', type is output 
s8       =  _LC3_D5;

-- Node name is 's9' 
-- Equation name is 's9', type is output 
s9       =  _LC2_D5;

-- Node name is 's10' 
-- Equation name is 's10', type is output 
s10      =  _LC7_D2;

-- Node name is 's11' 
-- Equation name is 's11', type is output 
s11      =  _LC8_D2;

-- Node name is 's12' 
-- Equation name is 's12', type is output 
s12      =  _LC6_D2;

-- Node name is 's13' 
-- Equation name is 's13', type is output 
s13      =  _LC1_C5;

-- Node name is 's14' 
-- Equation name is 's14', type is output 
s14      =  _LC5_C3;

-- Node name is 's15' 
-- Equation name is 's15', type is output 
s15      =  _LC2_C3;

-- Node name is 's16' 
-- Equation name is 's16', type is output 
s16      =  _LC6_C4;

-- Node name is 's17' 
-- Equation name is 's17', type is output 
s17      =  _LC4_C4;

-- Node name is 's18' 
-- Equation name is 's18', type is output 
s18      =  _LC3_C4;

-- Node name is 's19' 
-- Equation name is 's19', type is output 
s19      =  _LC5_C1;

-- Node name is 's20' 
-- Equation name is 's20', type is output 
s20      =  _LC4_C1;

-- Node name is 's21' 
-- Equation name is 's21', type is output 
s21      =  _LC2_C1;

-- Node name is 's22' 
-- Equation name is 's22', type is output 
s22      =  _LC1_A4;

-- Node name is 's23' 
-- Equation name is 's23', type is output 
s23      =  _LC4_A5;

-- Node name is 's24' 
-- Equation name is 's24', type is output 
s24      =  _LC2_A5;

-- Node name is 's25' 
-- Equation name is 's25', type is output 
s25      =  _LC3_D4;

-- Node name is 's26' 
-- Equation name is 's26', type is output 
s26      =  _LC1_D4;

-- Node name is 's27' 
-- Equation name is 's27', type is output 
s27      =  _LC2_A3;

-- Node name is 's28' 
-- Equation name is 's28', type is output 
s28      =  _LC2_B5;

-- Node name is 's29' 
-- Equation name is 's29', type is output 
s29      =  _LC2_B4;

-- Node name is 's30' 
-- Equation name is 's30', type is output 
s30      =  _LC4_B4;

-- Node name is 's31' 
-- Equation name is 's31', type is output 
s31      =  _LC1_B4;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC12_B3', type is buried 
!_LC12_B3 = _LC12_B3~NOT;
_LC12_B3~NOT = LCELL( _EQ001 $  _EQ002);
  _EQ001 = !x0 & !x2 & !y1
         # !x0 & !x1 & !y2
         # !x0 & !x1 & !x2
         #  _X001;
  _X001  = EXP(!_LC8_B3 & !_LC9_B3);
  _EQ002 =  x3 &  y3;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|tot_cin_node6~1' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC11_B3', type is buried 
-- synthesized logic cell 
_LC11_B3 = LCELL( _EQ003 $  GND);
  _EQ003 =  x6 &  y6
         #  x5 &  y5 &  y6
         #  x5 &  x6 &  y5
         # !_LC6_B3 &  _LC12_B3 &  y5 &  y6
         # !_LC6_B3 &  _LC12_B3 &  x5 &  y6;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|tot_cin_node6~2' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC10_B3', type is buried 
-- synthesized logic cell 
_LC10_B3 = LCELL( _EQ004 $  GND);
  _EQ004 =  x4 &  y4 &  y5 &  y6
         #  x4 &  x6 &  y4 &  y5
         #  x4 &  x5 &  y4 &  y6
         # !_LC6_B3 &  _LC12_B3 &  x6 &  y5
         # !_LC6_B3 &  _LC12_B3 &  x5 &  x6;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|tot_cin_node6' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC1_B3', type is buried 
_LC1_B3  = LCELL( _EQ005 $  GND);
  _EQ005 =  x4 &  x5 &  x6 &  y4
         #  _LC11_B3
         #  _LC10_B3;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC9_B3', type is buried 
-- synthesized logic cell 
_LC9_B3  = LCELL( _EQ006 $  GND);
  _EQ006 = !x2 & !y2
         # !x1 & !y1 & !y2
         # !x1 & !x2 & !y1
         # !x3 & !y3
         #  x3 &  y3;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC8_B3', type is buried 
-- synthesized logic cell 
_LC8_B3  = LCELL( _EQ007 $  GND);
  _EQ007 = !y0 & !y1 & !y2
         # !x2 & !y0 & !y1
         # !x1 & !y0 & !y2
         # !x1 & !x2 & !y0
         # !x0 & !y1 & !y2;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~245~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC5_B1', type is buried 
-- synthesized logic cell 
_LC5_B1  = LCELL( _EQ008 $  GND);
  _EQ008 = !x2 &  y2
         #  x2 & !y2;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC4_B1', type is buried 
-- synthesized logic cell 
_LC4_B1  = LCELL( _EQ009 $  GND);
  _EQ009 = !x3 &  y3
         #  x3 & !y3;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~246~2' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC2_B1', type is buried 
-- synthesized logic cell 
_LC2_B1  = LCELL( _EQ010 $  GND);
  _EQ010 = !x1 & !y1;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC7_B3', type is buried 
-- synthesized logic cell 
_LC7_B3  = LCELL( _EQ011 $  GND);
  _EQ011 =  x4 &  y4
         # !_LC6_B3 &  _LC12_B3;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~252~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC6_B3', type is buried 
-- synthesized logic cell 
_LC6_B3  = LCELL( _EQ012 $  GND);
  _EQ012 = !x4 & !y4;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|~255~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC3_B5', type is buried 
-- synthesized logic cell 
_LC3_B5  = LCELL( _EQ013 $  GND);
  _EQ013 = !x6 &  y6
         #  x6 & !y6;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder0|:257' from file "addcore.tdf" line 392, column 32
-- Equation name is '_LC2_D4', type is buried 
_LC2_D4  = LCELL( _EQ014 $  GND);
  _EQ014 = !x7 &  y7
         #  x7 & !y7;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC8_C3', type is buried 
!_LC8_C3 = _LC8_C3~NOT;
_LC8_C3~NOT = LCELL( _EQ015 $  _EQ016);
  _EQ015 =  x15 &  y15;
  _EQ016 = !_LC9_C3 & !_LC10_C3;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC14_D2', type is buried 
!_LC14_D2 = _LC14_D2~NOT;
_LC14_D2~NOT = LCELL( _EQ017 $ !_LC11_D2);
  _EQ017 = !_LC11_D2 &  x8 &  x10 &  y8 &  y9
         # !_LC11_D2 &  x8 &  x9 &  x10 &  y8
         # !_LC11_D2 &  x9 &  x10 &  y9
         # !_LC11_D2 &  x10 &  y10;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|gc1' from file "addcore.tdf" line 360, column 19
-- Equation name is '_LC12_D2', type is buried 
_LC12_D2 = LCELL( _EQ018 $  GND);
  _EQ018 =  x9 &  y9
         #  x8 &  y8 &  y9
         #  x8 &  x9 &  y8;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|gc2~1' from file "addcore.tdf" line 361, column 19
-- Equation name is '_LC11_D2', type is buried 
-- synthesized logic cell 
_LC11_D2 = LCELL( _EQ019 $  GND);
  _EQ019 =  x8 &  y8 &  y9 &  y10
         #  x8 &  x9 &  y8 &  y10
         #  x9 &  y9 &  y10;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC7_C3', type is buried 
_LC7_C3  = LCELL( _EQ020 $  GND);
  _EQ020 =  x13 &  y13
         #  x12 &  y12 &  y13
         #  x12 &  x13 &  y12;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC13_D2', type is buried 
!_LC13_D2 = _LC13_D2~NOT;
_LC13_D2~NOT = LCELL( _EQ021 $  _EQ022);
  _EQ021 = !x8 & !x10 & !y9
         # !x8 & !x9 & !y10
         # !x8 & !x9 & !x10
         #  _X002;
  _X002  = EXP(!_LC15_D2 & !_LC16_D2);
  _EQ022 =  x11 &  y11;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|pc1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC4_D3', type is buried 
!_LC4_D3 = _LC4_D3~NOT;
_LC4_D3~NOT = LCELL( _EQ023 $  GND);
  _EQ023 = !x9 & !y9
         # !x8 & !y8
         #  _LC1_B3 &  _LC2_D4 &  x7 &  y7
         # !_LC2_D4 & !_LC3_D1
         # !_LC1_B3 & !_LC3_D1;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|pc2~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC7_D5', type is buried 
-- synthesized logic cell 
_LC7_D5  = LCELL( _EQ024 $  GND);
  _EQ024 =  _LC1_B3 &  _LC2_D4 &  x7 &  y7;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|pc2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC4_D5', type is buried 
_LC4_D5  = LCELL( _EQ025 $  _EQ026);
  _EQ025 = !_LC7_D5 & !_LC8_D5 & !x9 & !y9
         # !_LC7_D5 & !_LC8_D5 & !x10 & !y10
         # !_LC1_B3 & !_LC3_D1 & !_LC7_D5 & !_LC8_D5
         # !_LC2_D4 & !_LC3_D1 & !_LC7_D5 & !_LC8_D5;
  _EQ026 = !_LC7_D5 & !_LC8_D5;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|pc3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC15_D5', type is buried 
_LC15_D5 = LCELL( _EQ027 $  _EQ028);
  _EQ027 = !_LC7_D5 & !_LC8_D5 &  _X003 & !x10 & !y10
         # !_LC7_D5 & !_LC8_D5 &  _X003 & !x11 & !y11
         # !_LC1_B3 & !_LC3_D1 & !_LC7_D5 & !_LC8_D5 &  _X003
         # !_LC2_D4 & !_LC3_D1 & !_LC7_D5 & !_LC8_D5 &  _X003;
  _X003  = EXP(!x9 & !y9);
  _EQ028 = !_LC7_D5 & !_LC8_D5 &  _X003;
  _X003  = EXP(!x9 & !y9);

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC14_D5', type is buried 
_LC14_D5 = LCELL( _EQ029 $  _EQ030);
  _EQ029 = !_LC1_B3 &  x7 &  y7
         # !_LC2_D4 &  x7 &  y7
         #  _LC1_B3 &  _LC2_D4 & !y7
         #  _LC1_B3 &  _LC2_D4 & !x7;
  _EQ030 = !_LC8_D5 & !_LC10_D5;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|tot_cin_node6~1' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC12_D5', type is buried 
-- synthesized logic cell 
_LC12_D5 = LCELL( _EQ031 $  _EQ032);
  _EQ031 = !_LC11_D5 & !_LC13_D2 & !_LC13_D5 & !x11 & !y11
         # !_LC11_D5 & !_LC13_D5 & !x13 & !y13
         # !_LC2_D4 & !_LC3_D1 & !_LC11_D5 & !_LC13_D2 & !_LC13_D5
         # !_LC1_B3 & !_LC3_D1 & !_LC11_D5 & !_LC13_D2 & !_LC13_D5;
  _EQ032 = !_LC11_D5 & !_LC13_D5;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|tot_cin_node6~2' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC5_D5', type is buried 
-- synthesized logic cell 
_LC5_D5  = LCELL( _EQ033 $ !_LC13_D5);
  _EQ033 = !_LC13_D2 & !_LC13_D5 & !x10 & !y10
         # !_LC13_D2 & !_LC13_D5 & !x11 & !y11
         # !_LC2_D4 & !_LC3_D1 & !_LC13_D2 & !_LC13_D5
         # !_LC1_B3 & !_LC3_D1 & !_LC13_D2 & !_LC13_D5;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|tot_cin_node6~3' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC13_D5', type is buried 
-- synthesized logic cell 
_LC13_D5 = LCELL( _EQ034 $  GND);
  _EQ034 =  _LC1_B3 &  _LC2_D4 & !_LC13_D2 &  x7 &  y7
         # !_LC13_D2 & !x8 & !y8
         # !_LC13_D2 & !x9 & !y9
         # !x12 & !y12;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|tot_cin_node6~4' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC11_D5', type is buried 
-- synthesized logic cell 
_LC11_D5 = LCELL( _EQ035 $  GND);
  _EQ035 = !_LC13_D2 & !x10 & !y10;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC16_D2', type is buried 
-- synthesized logic cell 
_LC16_D2 = LCELL( _EQ036 $  GND);
  _EQ036 = !x10 & !y10
         # !x9 & !y9 & !y10
         # !x9 & !x10 & !y9
         # !x11 & !y11
         #  x11 &  y11;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC15_D2', type is buried 
-- synthesized logic cell 
_LC15_D2 = LCELL( _EQ037 $  GND);
  _EQ037 = !y8 & !y9 & !y10
         # !x10 & !y8 & !y9
         # !x9 & !y8 & !y10
         # !x9 & !x10 & !y8
         # !x8 & !y9 & !y10;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC10_D5', type is buried 
-- synthesized logic cell 
_LC10_D5 = LCELL( _EQ038 $  GND);
  _EQ038 =  x8 &  y8;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC9_D5', type is buried 
-- synthesized logic cell 
_LC9_D5  = LCELL( _EQ039 $  GND);
  _EQ039 =  x8 &  y8
         # !_LC2_D4 & !_LC8_D5 &  x7 &  y7
         # !_LC1_B3 & !_LC8_D5 &  x7 &  y7
         #  _LC1_B3 &  _LC2_D4 & !_LC8_D5 & !x7
         #  _LC1_B3 &  _LC2_D4 & !_LC8_D5 & !y7;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~242~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC8_D5', type is buried 
-- synthesized logic cell 
_LC8_D5  = LCELL( _EQ040 $  GND);
  _EQ040 = !x8 & !y8;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC2_D3', type is buried 
-- synthesized logic cell 
_LC2_D3  = LCELL( _EQ041 $  GND);
  _EQ041 =  x12 &  y12;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~258~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC12_C3', type is buried 
-- synthesized logic cell 
_LC12_C3 = LCELL( _EQ042 $  GND);
  _EQ042 = !x15 &  y15
         #  x15 & !y15;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~258~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC11_C3', type is buried 
-- synthesized logic cell 
_LC11_C3 = LCELL( _EQ043 $  GND);
  _EQ043 = !x14 & !y14;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~262~1' from file "addcore.tdf" line 397, column 24
-- Equation name is '_LC10_C3', type is buried 
-- synthesized logic cell 
_LC10_C3 = LCELL( _EQ044 $  GND);
  _EQ044 = !_LC11_C3 &  x12 & !x15 &  y12 &  y13 &  y15
         #  x14 & !x15 &  y14 &  y15
         # !_LC11_C3 &  _LC12_D5 & !x15 &  y15
         #  x14 &  x15 &  y14 & !y15
         # !_LC11_C3 &  _LC12_D5 &  x15 & !y15;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder1|~262~2' from file "addcore.tdf" line 397, column 24
-- Equation name is '_LC9_C3', type is buried 
-- synthesized logic cell 
_LC9_C3  = LCELL( _EQ045 $  GND);
  _EQ045 = !_LC11_C3 &  x12 &  x13 & !x15 &  y12 &  y15
         # !_LC11_C3 &  x13 & !x15 &  y13 &  y15
         # !_LC11_C3 &  x12 &  x15 &  y12 &  y13 & !y15
         # !_LC11_C3 &  x12 &  x13 &  x15 &  y12 & !y15
         # !_LC11_C3 &  x13 &  x15 &  y13 & !y15;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = LCELL( _EQ046 $  GND);
  _EQ046 =  x21 &  y21
         #  x20 &  y20 &  y21
         #  x20 &  x21 &  y20;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|g2cp2' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC12_A1', type is buried 
!_LC12_A1 = _LC12_A1~NOT;
_LC12_A1~NOT = LCELL( _EQ047 $ !_LC4_A1);
  _EQ047 = !_LC4_A1 &  x20 &  x22 &  y20 &  y21
         # !_LC4_A1 &  x20 &  x21 &  x22 &  y20
         # !_LC4_A1 &  x21 &  x22 &  y21
         # !_LC4_A1 &  x22 &  y22;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|g2c2~1' from file "addcore.tdf" line 367, column 20
-- Equation name is '_LC4_A1', type is buried 
-- synthesized logic cell 
_LC4_A1  = LCELL( _EQ048 $  GND);
  _EQ048 =  x20 &  y20 &  y21 &  y22
         #  x20 &  x21 &  y20 &  y22
         #  x21 &  y21 &  y22;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC5_C4', type is buried 
!_LC5_C4 = _LC5_C4~NOT;
_LC5_C4~NOT = LCELL( _EQ049 $  _EQ050);
  _EQ049 = !x16 & !x18 & !y17
         # !x16 & !x17 & !y18
         # !x16 & !x17 & !x18
         #  _X004;
  _X004  = EXP(!_LC13_C4 & !_LC14_C4);
  _EQ050 =  x19 &  y19;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|pc3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC9_C1', type is buried 
!_LC9_C1 = _LC9_C1~NOT;
_LC9_C1~NOT = LCELL( _EQ051 $  GND);
  _EQ051 = !x19 & !y19
         # !x18 & !y18
         # !x17 & !y17
         # !_LC8_C3
         # !x16 & !y16;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~1' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC9_A1', type is buried 
-- synthesized logic cell 
_LC9_A1  = LCELL( _EQ052 $  _EQ053);
  _EQ052 = !_LC1_A1 & !_LC2_A1 & !_LC5_C4 & !_LC5_C5 & !x19 & !y19
         # !_LC1_A1 & !_LC2_A1 & !_LC5_C5 & !x21 & !y21
         # !_LC1_A1 & !_LC2_A1 & !_LC5_C5 & !x22 & !y22
         # !_LC1_A1 & !_LC2_A1 & !_LC5_C4 & !_LC5_C5 & !_LC15_C1;
  _EQ053 = !_LC1_A1 & !_LC2_A1 & !_LC5_C5;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~2' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC3_A1', type is buried 
-- synthesized logic cell 
_LC3_A1  = LCELL( _EQ054 $  _EQ055);
  _EQ054 = !_LC1_A1 & !_LC5_C4 & !_LC5_C5 & !x18 & !y18
         # !_LC1_A1 & !_LC5_C4 & !_LC5_C5 & !x19 & !y19
         # !_LC1_A1 & !_LC5_C5 & !x21 & !y21
         # !_LC1_A1 & !_LC5_C4 & !_LC5_C5 & !_LC15_C1;
  _EQ055 = !_LC1_A1 & !_LC5_C5;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~3' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC15_C1', type is buried 
-- synthesized logic cell 
_LC15_C1 = LCELL( _EQ056 $  GND);
  _EQ056 = !_LC3_C2 &  _LC8_C3;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~4' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC5_C5', type is buried 
-- synthesized logic cell 
_LC5_C5  = LCELL( _EQ057 $  GND);
  _EQ057 = !_LC5_C4 & !x17 & !y17;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|tot_cin_node6~5' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC2_A1', type is buried 
-- synthesized logic cell 
_LC2_A1  = LCELL( _EQ058 $  GND);
  _EQ058 = !_LC5_C4 & !x18 & !y18;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC14_C4', type is buried 
-- synthesized logic cell 
_LC14_C4 = LCELL( _EQ059 $  GND);
  _EQ059 = !x18 & !y18
         # !x17 & !y17 & !y18
         # !x17 & !x18 & !y17
         # !x19 & !y19
         #  x19 &  y19;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC13_C4', type is buried 
-- synthesized logic cell 
_LC13_C4 = LCELL( _EQ060 $  GND);
  _EQ060 = !y16 & !y17 & !y18
         # !x18 & !y16 & !y17
         # !x17 & !y16 & !y18
         # !x17 & !x18 & !y16
         # !x16 & !y17 & !y18;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC12_C1', type is buried 
-- synthesized logic cell 
_LC12_C1 = LCELL( _EQ061 $  GND);
  _EQ061 =  x16 &  y16;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~245~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC12_C4', type is buried 
-- synthesized logic cell 
_LC12_C4 = LCELL( _EQ062 $  GND);
  _EQ062 = !x18 &  y18
         #  x18 & !y18;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~245~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC11_C4', type is buried 
-- synthesized logic cell 
_LC11_C4 = LCELL( _EQ063 $  GND);
  _EQ063 = !x17 & !y17;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC10_C4', type is buried 
-- synthesized logic cell 
_LC10_C4 = LCELL( _EQ064 $  GND);
  _EQ064 =  x18 &  y18
         #  x16 &  y16 &  y17 &  y18
         #  x16 &  x17 &  y16 &  y18
         #  x17 &  y17 &  y18
         #  x17 &  x18 &  y17;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~246~2' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC9_C4', type is buried 
-- synthesized logic cell 
_LC9_C4  = LCELL( _EQ065 $  GND);
  _EQ065 = !_LC3_C2 &  _LC8_C3 &  y17 &  y18
         # !_LC3_C2 &  _LC8_C3 &  x18 &  y17
         # !_LC3_C2 &  _LC8_C3 &  x17 &  y18
         #  x16 &  x18 &  y16 &  y17
         #  x16 &  x17 &  x18 &  y16;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~246~3' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC8_C4', type is buried 
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ066 $  GND);
  _EQ066 = !_LC3_C2 &  _LC8_C3 &  x17 &  x18;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC11_C1', type is buried 
-- synthesized logic cell 
_LC11_C1 = LCELL( _EQ067 $  GND);
  _EQ067 = !_LC1_A1 & !_LC3_C2 &  _LC8_C3 &  y17 &  y18 &  y19
         # !_LC1_A1 & !_LC3_C2 &  _LC8_C3 &  x19 &  y17 &  y18
         # !_LC1_A1 & !_LC3_C2 &  _LC8_C3 &  x18 &  y17 &  y19
         # !_LC1_A1 &  _LC5_C4
         #  x20 &  y20;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~252~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC10_C1', type is buried 
-- synthesized logic cell 
_LC10_C1 = LCELL( _EQ068 $  GND);
  _EQ068 = !_LC1_A1 & !_LC3_C2 &  _LC8_C3 &  x18 &  x19 &  y17
         # !_LC1_A1 & !_LC3_C2 &  _LC8_C3 &  x17 &  y18 &  y19
         # !_LC1_A1 & !_LC3_C2 &  _LC8_C3 &  x17 &  x19 &  y18
         # !_LC1_A1 & !_LC3_C2 &  _LC8_C3 &  x17 &  x18 &  y19
         # !_LC1_A1 & !_LC3_C2 &  _LC8_C3 &  x17 &  x18 &  x19;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~252~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC3_C2', type is buried 
-- synthesized logic cell 
_LC3_C2  = LCELL( _EQ069 $  GND);
  _EQ069 = !x16 & !y16;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder2|~252~4' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC1_A1', type is buried 
-- synthesized logic cell 
_LC1_A1  = LCELL( _EQ070 $  GND);
  _EQ070 = !x20 & !y20;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC4_A3', type is buried 
!_LC4_A3 = _LC4_A3~NOT;
_LC4_A3~NOT = LCELL( _EQ071 $ !_LC11_A3);
  _EQ071 = !_LC11_A3 &  x24 &  x25 &  y24 &  y26
         # !_LC11_A3 &  x25 &  x26 &  y25
         # !_LC11_A3 &  x24 &  x26 &  y24 &  y25
         # !_LC11_A3 &  x24 &  x25 &  x26 &  y24;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|gc1' from file "addcore.tdf" line 360, column 19
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = LCELL( _EQ072 $  GND);
  _EQ072 =  x24 &  y24 &  y25
         #  x24 &  x25 &  y24
         #  x25 &  y25;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|gc2~1' from file "addcore.tdf" line 361, column 19
-- Equation name is '_LC11_A3', type is buried 
-- synthesized logic cell 
_LC11_A3 = LCELL( _EQ073 $  GND);
  _EQ073 =  x26 &  y26
         #  x25 &  y25 &  y26
         #  x24 &  y24 &  y25 &  y26;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|g2cp1' from file "addcore.tdf" line 159, column 9
-- Equation name is '_LC5_B4', type is buried 
_LC5_B4  = LCELL( _EQ074 $  GND);
  _EQ074 =  x28 &  y28 &  y29
         #  x28 &  x29 &  y28
         #  x29 &  y29;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC5_A3', type is buried 
!_LC5_A3 = _LC5_A3~NOT;
_LC5_A3~NOT = LCELL( _EQ075 $  _EQ076);
  _EQ075 = !y24 & !y25 & !y26
         # !x24 & !y25 & !y26
         # !x25 & !y25 & !y26
         #  _X005;
  _X005  = EXP(!_LC7_A3 & !_LC8_A3);
  _EQ076 =  x27 &  y27;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|pc1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC10_A3', type is buried 
!_LC10_A3 = _LC10_A3~NOT;
_LC10_A3~NOT = LCELL( _EQ077 $  GND);
  _EQ077 = !x23 & !y23
         # !_LC9_A1 & !_LC12_A1 & !y23
         # !_LC9_A1 & !_LC12_A1 & !x23
         # !x24 & !y24
         # !x25 & !y25;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|pc2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC9_A3', type is buried 
!_LC9_A3 = _LC9_A3~NOT;
_LC9_A3~NOT = LCELL( _EQ078 $  GND);
  _EQ078 = !x23 & !y23
         # !x24 & !y24
         # !x25 & !y25
         # !x26 & !y26
         # !_LC2_A4 & !_LC9_A1 & !_LC12_A1;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|pc3~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC8_A2', type is buried 
-- synthesized logic cell 
_LC8_A2  = LCELL( _EQ079 $  GND);
  _EQ079 = !x27 & !y27
         # !x26 & !y26;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|pc3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC7_A2', type is buried 
_LC7_A2  = LCELL( _EQ080 $ !_LC8_A2);
  _EQ080 = !_LC8_A2 & !x25 & !y25
         # !_LC8_A2 & !x24 & !y24
         # !_LC8_A2 & !x23 & !y23
         # !_LC2_A4 & !_LC8_A2 & !_LC9_A1 & !_LC12_A1;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC5_A5', type is buried 
!_LC5_A5 = _LC5_A5~NOT;
_LC5_A5~NOT = LCELL( _EQ081 $  _EQ082);
  _EQ081 = !x23 & !y23
         # !_LC9_A1 & !_LC12_A1 & !y23
         # !_LC9_A1 & !_LC12_A1 & !x23;
  _EQ082 = !_LC8_A5 & !_LC9_A5;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|tot_cin_node6~1' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC3_A2', type is buried 
-- synthesized logic cell 
_LC3_A2  = LCELL( _EQ083 $  _EQ084);
  _EQ083 = !_LC5_A3 & !_LC6_A2 & !_LC10_B2 & !x25 & !y25
         # !_LC5_A3 & !_LC6_A2 & !_LC10_B2 & !x24 & !y24
         # !_LC5_A3 & !_LC6_A2 & !_LC10_B2 & !x23 & !y23
         # !_LC2_A4 & !_LC5_A3 & !_LC6_A2 & !_LC9_A1 & !_LC10_B2 & !_LC12_A1;
  _EQ084 = !_LC6_A2 & !_LC10_B2;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|tot_cin_node6~2' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC4_A2', type is buried 
-- synthesized logic cell 
_LC4_A2  = LCELL( _EQ085 $ !_LC6_A2);
  _EQ085 = !_LC5_A3 & !_LC6_A2 & !x25 & !y25
         # !_LC5_A3 & !_LC6_A2 & !x24 & !y24
         # !_LC5_A3 & !_LC6_A2 & !x23 & !y23
         # !_LC2_A4 & !_LC5_A3 & !_LC6_A2 & !_LC9_A1 & !_LC12_A1;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|tot_cin_node6~3' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC6_A2', type is buried 
-- synthesized logic cell 
_LC6_A2  = LCELL( _EQ086 $  GND);
  _EQ086 = !_LC5_A3 & !x27 & !y27
         # !_LC5_A3 & !x26 & !y26
         # !x28 & !y28;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|tot_cin_node6~4' from file "addcore.tdf" line 380, column 39
-- Equation name is '_LC2_A4', type is buried 
-- synthesized logic cell 
_LC2_A4  = LCELL( _EQ087 $  GND);
  _EQ087 =  x23 &  y23;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC8_A3', type is buried 
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ088 $  GND);
  _EQ088 = !x25 & !x26 & !y24
         # !x24 & !x25 & !x26
         # !x26 & !y26
         # !x27 & !y27
         #  x27 &  y27;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC7_A3', type is buried 
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ089 $  GND);
  _EQ089 = !x26 & !y24 & !y25
         # !x24 & !x26 & !y25
         # !x25 & !x26 & !y25
         # !x25 & !y24 & !y26
         # !x24 & !x25 & !y26;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC8_A5', type is buried 
-- synthesized logic cell 
_LC8_A5  = LCELL( _EQ090 $  GND);
  _EQ090 =  x24 &  y24;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~239~2' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC9_A5', type is buried 
-- synthesized logic cell 
_LC9_A5  = LCELL( _EQ091 $  GND);
  _EQ091 = !x24 & !y24;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~242~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC10_A5', type is buried 
-- synthesized logic cell 
_LC10_A5 = LCELL( _EQ092 $  GND);
  _EQ092 = !x25 &  y25
         #  x25 & !y25;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC6_B4', type is buried 
-- synthesized logic cell 
_LC6_B4  = LCELL( _EQ093 $  GND);
  _EQ093 =  x28 &  y28;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~258~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC10_A2', type is buried 
-- synthesized logic cell 
_LC10_A2 = LCELL( _EQ094 $  GND);
  _EQ094 = !x31 &  y31
         #  x31 & !y31;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~258~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC9_A2', type is buried 
-- synthesized logic cell 
_LC9_A2  = LCELL( _EQ095 $  GND);
  _EQ095 = !x30 & !y30;

-- Node name is '|LPM_ADD_SUB:198|addcore:adder|addcore:adder3|~258~3' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC10_B2', type is buried 
-- synthesized logic cell 
_LC10_B2 = LCELL( _EQ096 $  GND);
  _EQ096 = !x29 & !y29;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC9_B1', type is buried 
_LC9_B1  = LCELL( _EQ097 $  _EQ098);
  _EQ097 =  cin & !_LC7_B1 & !_LC8_B1 & !x1 & !y1
         #  cin & !_LC7_B1 & !_LC8_B1 &  x1 &  y1
         #  cin & !_LC7_B1 & !_LC8_B1 & !x0 & !y0
         #  cin & !_LC7_B1 & !_LC8_B1 &  x0 &  y0;
  _EQ098 =  cin & !_LC7_B1 & !_LC8_B1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|ps2~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC12_B1', type is buried 
-- synthesized logic cell 
_LC12_B1 = LCELL( _EQ099 $ !_LC5_B1);
  _EQ099 =  x1 &  y1
         #  x0 &  y0 &  y1
         #  x0 &  x1 &  y0;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|ps3~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC11_B1', type is buried 
-- synthesized logic cell 
_LC11_B1 = LCELL( _EQ100 $ !_LC4_B1);
  _EQ100 =  x2 &  y2
         # !_LC2_B1 &  x0 &  x2 &  y0
         # !_LC7_B1 &  x1 &  y1
         # !_LC2_B1 &  x0 &  y0 &  y2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|ps5~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC16_B3', type is buried 
-- synthesized logic cell 
_LC16_B3 = LCELL( _EQ101 $ !_LC7_B3);
  _EQ101 = !x5 &  y5
         #  x5 & !y5;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|ps6~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC2_B3', type is buried 
-- synthesized logic cell 
_LC2_B3  = LCELL( _EQ102 $ !_LC3_B5);
  _EQ102 =  x5 &  y5
         # !_LC6_B3 &  _LC12_B3 &  _X006
         #  x4 &  _X006 &  y4;
  _X006  = EXP(!x5 & !y5);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c0~1' from file "addcore.tdf" line 354, column 17
-- Equation name is '_LC10_B1', type is buried 
-- synthesized logic cell 
_LC10_B1 = LCELL( _EQ103 $  GND);
  _EQ103 = !x1 & !y1
         #  x2 &  y2
         # !x2 & !y2
         #  x3 &  y3
         # !x3 & !y3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c0~2' from file "addcore.tdf" line 354, column 17
-- Equation name is '_LC3_B1', type is buried 
-- synthesized logic cell 
_LC3_B1  = LCELL( _EQ104 $  GND);
  _EQ104 =  cin & !_LC10_B1 & !x1
         #  cin & !_LC10_B1 & !y1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c0' from file "addcore.tdf" line 354, column 17
-- Equation name is '_LC15_B3', type is buried 
!_LC15_B3 = _LC15_B3~NOT;
_LC15_B3~NOT = LCELL( _EQ105 $  GND);
  _EQ105 = !x4 & !y4
         #  x4 &  y4
         #  x0 &  y0
         # !x0 & !y0
         # !_LC3_B1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c1~1' from file "addcore.tdf" line 355, column 21
-- Equation name is '_LC14_B3', type is buried 
-- synthesized logic cell 
_LC14_B3 = LCELL( _EQ106 $  GND);
  _EQ106 =  cin &  x5 &  y5
         #  cin & !x5 & !y5
         #  cin & !x4 & !y4
         #  cin &  x4 &  y4
         #  cin & !x3 & !y3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c1~2' from file "addcore.tdf" line 355, column 21
-- Equation name is '_LC13_B3', type is buried 
-- synthesized logic cell 
_LC13_B3 = LCELL( _EQ107 $  GND);
  _EQ107 =  cin &  x3 &  y3
         #  cin & !x2 & !y2
         #  cin &  x2 &  y2
         #  cin & !x1 & !y1
         #  cin &  x1 &  y1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|p2c1' from file "addcore.tdf" line 355, column 21
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = LCELL( _EQ108 $  cin);
  _EQ108 =  cin & !x0 & !y0
         #  cin &  x0 &  y0
         #  _LC14_B3
         #  _LC13_B3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ109 $  cin);
  _EQ109 =  x0 & !y0
         # !x0 &  y0;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = LCELL( _EQ110 $  _EQ111);
  _EQ110 =  x0 &  x1 &  y0 &  y1
         #  x0 & !x1 &  y0 & !y1
         #  x1 &  _X007 & !y1
         # !x1 &  _X007 &  y1;
  _X007  = EXP( x0 &  y0);
  _EQ111 =  cin &  _X007 &  _X008;
  _X007  = EXP( x0 &  y0);
  _X008  = EXP(!x0 & !y0);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = LCELL( _EQ112 $ !_LC12_B1);
  _EQ112 =  cin &  x0 & !x1 & !y0 &  y1
         #  cin &  x0 &  x1 & !y0 & !y1
         #  cin & !x0 & !x1 &  y0 &  y1
         #  cin & !x0 &  x1 &  y0 & !y1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC13_B1', type is buried 
_LC13_B1 = LCELL( _EQ113 $  _LC11_B1);
  _EQ113 = !x2 & !y2
         # !cin
         #  _LC6_B1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC5_B3', type is buried 
_LC5_B3  = LCELL( _EQ114 $  _LC9_B1);
  _EQ114 =  _LC12_B3 &  x4 &  y4
         #  _LC12_B3 & !x4 & !y4
         # !_LC12_B3 & !x4 &  y4
         # !_LC12_B3 &  x4 & !y4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC4_B3', type is buried 
_LC4_B3  = LCELL( _LC15_B3 $ !_LC16_B3);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC4_D1', type is buried 
_LC4_D1  = LCELL( _LC3_B3 $ !_LC2_B3);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC12_D1', type is buried 
_LC12_D1 = LCELL( _EQ115 $  x7);
  _EQ115 = !_LC1_B3 & !_LC2_B3 &  _LC3_B3 & !y7
         #  _LC6_D1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|~215~1' from file "addcore.tdf" line 350, column 25
-- Equation name is '_LC8_B1', type is buried 
-- synthesized logic cell 
_LC8_B1  = LCELL( _EQ116 $  GND);
  _EQ116 =  x3 &  y3
         # !x3 & !y3
         #  x2 &  y2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|~215~2' from file "addcore.tdf" line 350, column 25
-- Equation name is '_LC7_B1', type is buried 
-- synthesized logic cell 
_LC7_B1  = LCELL( _EQ117 $  GND);
  _EQ117 = !x2 & !y2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC6_B1', type is buried 
-- synthesized logic cell 
_LC6_B1  = LCELL( _EQ118 $  GND);
  _EQ118 =  x2 &  y2
         #  x0 &  y0
         # !x0 & !y0
         #  x1 &  y1
         # !x1 & !y1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder0|~258~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC6_D1', type is buried 
-- synthesized logic cell 
_LC6_D1  = LCELL( _EQ119 $  GND);
  _EQ119 = !_LC1_B3 & !_LC3_B3 &  y7
         #  _LC1_B3 & !_LC3_B3 & !y7
         # !_LC1_B3 &  _LC2_B3 &  y7
         #  _LC1_B3 &  _LC2_B3 & !y7
         #  _LC1_B3 & !_LC2_B3 &  _LC3_B3 &  y7;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc0~1' from file "addcore.tdf" line 343, column 20
-- Equation name is '_LC16_D5', type is buried 
-- synthesized logic cell 
_LC16_D5 = LCELL( _EQ120 $  GND);
  _EQ120 =  _LC1_B3 &  _LC2_D4
         # !_LC1_B3 & !_LC2_D4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc0~2' from file "addcore.tdf" line 343, column 20
-- Equation name is '_LC3_D1', type is buried 
-- synthesized logic cell 
_LC3_D1  = LCELL( _EQ121 $  GND);
  _EQ121 =  x7 &  y7;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc0' from file "addcore.tdf" line 343, column 20
-- Equation name is '_LC6_D5', type is buried 
_LC6_D5  = LCELL( _EQ122 $  _EQ123);
  _EQ122 = !_LC2_B3 &  _LC3_B3 & !_LC16_D5 &  x7 &  x8 &  y7 & !y8
         # !_LC2_B3 &  _LC3_B3 & !_LC16_D5 &  x7 & !x8 &  y7 &  y8
         # !_LC2_B3 &  _LC3_B3 & !_LC3_D1 & !_LC16_D5 &  x8 &  y8
         # !_LC2_B3 &  _LC3_B3 & !_LC3_D1 & !_LC16_D5 & !x8 & !y8;
  _EQ123 = !_LC2_B3 &  _LC3_B3 & !_LC16_D5;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc1~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC5_D1', type is buried 
-- synthesized logic cell 
_LC5_D1  = LCELL( _EQ124 $  GND);
  _EQ124 = !_LC1_B3 & !_LC2_D4
         #  _LC1_B3 &  _LC2_D4
         # !x8 & !x9 & !y9
         # !x8 &  x9 &  y9
         #  x8 &  x9 &  y8 & !y9;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc1~2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC2_D1', type is buried 
-- synthesized logic cell 
_LC2_D1  = LCELL( _EQ125 $  GND);
  _EQ125 = !x7 &  x8 &  y8
         # !x7 & !x8 & !y8
         #  x7 & !x8 &  y7 &  y8
         # !x9 & !y8 & !y9
         #  x9 & !y8 &  y9;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC1_D1', type is buried 
!_LC1_D1 = _LC1_D1~NOT;
_LC1_D1~NOT = LCELL( _EQ126 $  GND);
  _EQ126 =  x8 & !x9 &  y8 &  y9
         #  x8 & !y7 &  y8
         # !x8 & !y7 & !y8
         #  x7 &  x8 &  y7 & !y8
         #  _X009;
  _X009  = EXP(!_LC2_B3 & !_LC2_D1 &  _LC3_B3 & !_LC5_D1);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc4~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC2_D2', type is buried 
-- synthesized logic cell 
_LC2_D2  = LCELL( _EQ127 $  GND);
  _EQ127 = !_LC13_D2 & !_LC15_D5 &  x12 &  y12
         # !_LC13_D2 & !_LC15_D5 & !x12 & !y12
         # !_LC4_D5 & !_LC14_D2 &  x11 &  y11
         # !_LC4_D5 & !_LC14_D2 & !x11 & !y11;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc4~2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC3_D2', type is buried 
-- synthesized logic cell 
_LC3_D2  = LCELL( _EQ128 $  GND);
  _EQ128 = !_LC4_D5 & !_LC14_D2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc4~3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC4_D2', type is buried 
-- synthesized logic cell 
_LC4_D2  = LCELL( _EQ129 $  GND);
  _EQ129 = !_LC13_D2 & !_LC15_D5;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc4' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC1_D2', type is buried 
_LC1_D2  = LCELL( _EQ130 $  _EQ131);
  _EQ130 =  _LC1_D1 & !_LC2_D2 & !_LC4_D2 & !_LC10_D2 &  x12 & !y12
         #  _LC1_D1 & !_LC2_D2 & !_LC4_D2 & !_LC10_D2 & !x12 &  y12
         #  _LC1_D1 & !_LC2_D2 & !_LC3_D2 & !_LC10_D2 &  x11 & !y11
         #  _LC1_D1 & !_LC2_D2 & !_LC3_D2 & !_LC10_D2 & !x11 &  y11;
  _EQ131 =  _LC1_D1 & !_LC2_D2 & !_LC10_D2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc6~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC1_C3', type is buried 
-- synthesized logic cell 
_LC1_C3  = LCELL( _EQ132 $  GND);
  _EQ132 =  _LC1_D2 & !_LC1_D3 &  _LC7_C3 &  x14 &  y14
         #  _LC1_D2 & !_LC1_D3 &  _LC12_D5 &  x14 &  y14;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|pc6' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC4_C3', type is buried 
!_LC4_C3 = _LC4_C3~NOT;
_LC4_C3~NOT = LCELL( _EQ133 $ !_LC1_C3);
  _EQ133 = !_LC1_C3 &  _LC1_D2 & !_LC1_D3 &  _LC7_C3 & !x14 & !y14
         # !_LC1_C3 &  _LC1_D2 & !_LC1_D3 &  _LC12_D5 & !x14 & !y14
         # !_LC1_C3 &  _LC1_D2 & !_LC1_D3 & !_LC7_C3 & !_LC12_D5 & !x14 & 
              y14
         # !_LC1_C3 &  _LC1_D2 & !_LC1_D3 & !_LC7_C3 & !_LC12_D5 &  x14 & 
             !y14;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps1~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC1_D5', type is buried 
-- synthesized logic cell 
!_LC1_D5 = _LC1_D5~NOT;
_LC1_D5~NOT = LCELL( _EQ134 $  _LC9_D5);
  _EQ134 = !x9 &  y9
         #  x9 & !y9;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps2~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC10_D2', type is buried 
-- synthesized logic cell 
_LC10_D2 = LCELL( _EQ135 $  _EQ136);
  _EQ135 = !x10 &  y10
         #  x10 & !y10;
  _EQ136 = !_LC4_D3 & !_LC12_D2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps3~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC9_D2', type is buried 
-- synthesized logic cell 
_LC9_D2  = LCELL( _EQ137 $  _EQ138);
  _EQ137 = !x11 &  y11
         #  x11 & !y11;
  _EQ138 = !_LC4_D5 & !_LC14_D2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps4~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC5_D2', type is buried 
-- synthesized logic cell 
_LC5_D2  = LCELL( _EQ139 $  _EQ140);
  _EQ139 = !x12 &  y12
         #  x12 & !y12;
  _EQ140 = !_LC13_D2 & !_LC15_D5;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps5~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC1_D3', type is buried 
-- synthesized logic cell 
_LC1_D3  = LCELL( _EQ141 $  _EQ142);
  _EQ141 = !x13 &  y13
         #  x13 & !y13;
  _EQ142 = !_LC2_D3 & !_LC5_D5;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps6~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC6_C3', type is buried 
-- synthesized logic cell 
_LC6_C3  = LCELL( _EQ143 $  _EQ144);
  _EQ143 = !x14 &  y14
         #  x14 & !y14;
  _EQ144 = !_LC7_C3 & !_LC12_D5;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|ps7~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC3_C3', type is buried 
-- synthesized logic cell 
_LC3_C3  = LCELL( _EQ145 $ !_LC12_C3);
  _EQ145 = !_LC11_C3 &  _LC12_D5
         #  x14 &  y14
         # !_LC11_C3 &  x13 &  y13
         # !_LC11_C3 &  _X010 &  x12 &  y12;
  _X010  = EXP(!x13 & !y13);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC3_D5', type is buried 
_LC3_D5  = LCELL( _EQ146 $  _LC14_D5);
  _EQ146 =  _LC1_B3 & !_LC2_B3 &  _LC3_B3 &  x7 &  y7
         #  _LC1_B3 & !_LC2_B3 &  _LC3_B3 & !x7 & !y7
         # !_LC1_B3 & !_LC2_B3 &  _LC3_B3 & !x7 &  y7
         # !_LC1_B3 & !_LC2_B3 &  _LC3_B3 &  x7 & !y7;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_D5', type is buried 
_LC2_D5  = LCELL( _EQ147 $  GND);
  _EQ147 = !_LC1_D5 & !_LC6_D5
         #  _LC1_D5 &  _LC6_D5;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = LCELL( _EQ148 $  GND);
  _EQ148 = !_LC1_D1 & !_LC10_D2
         #  _LC1_D1 &  _LC10_D2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC8_D2', type is buried 
_LC8_D2  = LCELL( _EQ149 $  GND);
  _EQ149 = !_LC9_D2 &  _X011
         #  _LC1_D1 &  _LC9_D2 & !_LC10_D2;
  _X011  = EXP( _LC1_D1 & !_LC10_D2);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC6_D2', type is buried 
_LC6_D2  = LCELL( _EQ150 $ !_LC5_D2);
  _EQ150 =  _LC1_D1 & !_LC4_D5 & !_LC10_D2 & !_LC14_D2 & !x11 &  y11
         #  _LC1_D1 & !_LC4_D5 & !_LC10_D2 & !_LC14_D2 &  x11 & !y11
         #  _LC1_D1 & !_LC3_D2 & !_LC10_D2 & !x11 & !y11
         #  _LC1_D1 & !_LC3_D2 & !_LC10_D2 &  x11 &  y11;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ151 $  GND);
  _EQ151 = !_LC1_D2 & !_LC1_D3
         #  _LC1_D2 &  _LC1_D3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = LCELL( _EQ152 $  GND);
  _EQ152 = !_LC6_C3 &  _X012
         #  _LC1_D2 & !_LC1_D3 &  _LC6_C3;
  _X012  = EXP( _LC1_D2 & !_LC1_D3);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder1|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = LCELL( _EQ153 $ !_LC3_C3);
  _EQ153 =  _LC1_D2 & !_LC1_D3 & !_LC7_C3 & !_LC12_D5 & !x14 &  y14
         #  _LC1_D2 & !_LC1_D3 & !_LC7_C3 & !_LC12_D5 &  x14 & !y14
         #  _LC1_D2 & !_LC1_D3 &  _X013 & !x14 & !y14
         #  _LC1_D2 & !_LC1_D3 &  _X013 &  x14 &  y14;
  _X013  = EXP(!_LC7_C3 & !_LC12_D5);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc0' from file "addcore.tdf" line 343, column 20
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = LCELL( _EQ154 $  GND);
  _EQ154 = !_LC3_C3 &  _LC4_C3 &  _LC8_C3 &  x16 &  y16
         # !_LC3_C3 &  _LC4_C3 &  _LC8_C3 & !x16 & !y16
         # !_LC3_C3 &  _LC4_C3 & !_LC8_C3 & !x16 &  y16
         # !_LC3_C3 &  _LC4_C3 & !_LC8_C3 &  x16 & !y16;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc5~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC8_C1', type is buried 
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ155 $  GND);
  _EQ155 =  x20 &  x21 &  y20 & !y21
         # !_LC5_C4 & !_LC9_C1 &  x20 &  y20
         # !_LC5_C4 & !_LC9_C1 & !x20 & !y20
         #  x20 & !x21 &  y20 &  y21;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc5~2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC7_C1', type is buried 
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ156 $  GND);
  _EQ156 = !_LC5_C4 & !_LC9_C1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc5~3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC6_C1', type is buried 
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ157 $  GND);
  _EQ157 =  x20 &  y20;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|pc5' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = LCELL( _EQ158 $  _EQ159);
  _EQ158 = !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC6_C1 & 
             !_LC8_C1 & !_LC16_C1 &  x21 &  y21
         # !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC6_C1 & 
             !_LC8_C1 & !_LC16_C1 & !x21 & !y21
         # !_LC1_A1 & !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & 
             !_LC7_C1 & !_LC8_C1 & !_LC16_C1 & !x20
         # !_LC1_A1 & !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & 
             !_LC7_C1 & !_LC8_C1 & !_LC16_C1 & !y20;
  _EQ159 = !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC8_C1 & 
             !_LC16_C1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps0~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC16_C1', type is buried 
-- synthesized logic cell 
_LC16_C1 = LCELL( _EQ160 $  _LC8_C3);
  _EQ160 = !x16 & !y16
         #  x16 &  y16;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps1~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC3_C1', type is buried 
-- synthesized logic cell 
_LC3_C1  = LCELL( _EQ161 $  _EQ162);
  _EQ161 = !x17 &  y17
         #  x17 & !y17;
  _EQ162 = !_LC12_C1 & !_LC15_C1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps2~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC1_C4', type is buried 
-- synthesized logic cell 
_LC1_C4  = LCELL( _EQ163 $ !_LC12_C4);
  _EQ163 =  x17 &  y17
         # !_LC3_C2 &  _LC8_C3 & !_LC11_C4
         # !_LC11_C4 &  x16 &  y16;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps3~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC2_C4', type is buried 
-- synthesized logic cell 
_LC2_C4  = LCELL( _EQ164 $  _EQ165);
  _EQ164 = !x19 &  y19
         #  x19 & !y19;
  _EQ165 = !_LC8_C4 & !_LC9_C4 & !_LC10_C4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps4~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC13_C1', type is buried 
-- synthesized logic cell 
_LC13_C1 = LCELL( _EQ166 $  _EQ167);
  _EQ166 = !x20 &  y20
         #  x20 & !y20;
  _EQ167 = !_LC5_C4 & !_LC9_C1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps5~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC14_C1', type is buried 
-- synthesized logic cell 
_LC14_C1 = LCELL( _EQ168 $  _EQ169);
  _EQ168 = !x21 &  y21
         #  x21 & !y21;
  _EQ169 = !_LC10_C1 & !_LC11_C1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps6~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC13_A1', type is buried 
-- synthesized logic cell 
_LC13_A1 = LCELL( _EQ170 $  _EQ171);
  _EQ170 = !x22 &  y22
         #  x22 & !y22;
  _EQ171 = !_LC3_A1 & !_LC5_A1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|ps7~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC6_A5', type is buried 
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ172 $  _EQ173);
  _EQ172 = !x23 &  y23
         #  x23 & !y23;
  _EQ173 = !_LC9_A1 & !_LC12_A1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = LCELL( _EQ174 $  _LC8_C3);
  _EQ174 = !_LC3_C3 &  _LC4_C3 & !x16 & !y16
         #  _LC15_C4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = LCELL(!_LC3_C1 $  _LC7_C4);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = LCELL( _EQ175 $  GND);
  _EQ175 = !_LC1_C4 &  _X014
         #  _LC1_C4 & !_LC3_C1 &  _LC7_C4;
  _X014  = EXP(!_LC3_C1 &  _LC7_C4);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC5_C1', type is buried 
_LC5_C1  = LCELL( _EQ176 $  GND);
  _EQ176 = !_LC2_C4 &  _LC16_C1
         # !_LC2_C4 &  _X015
         # !_LC2_C4 &  _LC3_C1
         #  _LC1_C4 & !_LC2_C4
         # !_LC1_C4 &  _LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC16_C1;
  _X015  = EXP(!_LC3_C3 &  _LC4_C3);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = LCELL(!_LC13_C1 $  _EQ177);
  _EQ177 = !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC16_C1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = LCELL( _EQ178 $ !_LC14_C1);
  _EQ178 = !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC5_C4 & 
             !_LC9_C1 & !_LC16_C1 & !x20 &  y20
         # !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC5_C4 & 
             !_LC9_C1 & !_LC16_C1 &  x20 & !y20
         # !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC7_C1 & 
             !_LC16_C1 & !x20 & !y20
         # !_LC1_C4 & !_LC2_C4 & !_LC3_C1 & !_LC3_C3 &  _LC4_C3 & !_LC7_C1 & 
             !_LC16_C1 &  x20 &  y20;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ179 $  GND);
  _EQ179 = !_LC1_C1 & !_LC13_A1
         #  _LC1_C1 &  _LC13_A1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC4_A5', type is buried 
_LC4_A5  = LCELL( _EQ180 $  GND);
  _EQ180 =  _LC1_C1 &  _LC6_A5 & !_LC13_A1
         # !_LC6_A5 &  _X016;
  _X016  = EXP( _LC1_C1 & !_LC13_A1);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder2|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC15_C4', type is buried 
-- synthesized logic cell 
_LC15_C4 = LCELL( _EQ181 $  GND);
  _EQ181 = !_LC4_C3 &  x16 & !y16
         # !_LC4_C3 & !x16 &  y16
         #  _LC3_C3 &  x16 & !y16
         #  _LC3_C3 & !x16 &  y16
         # !_LC3_C3 &  _LC4_C3 &  x16 &  y16;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc0~1' from file "addcore.tdf" line 343, column 20
-- Equation name is '_LC7_A5', type is buried 
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ182 $  GND);
  _EQ182 =  _LC1_C1 & !_LC9_A1 & !_LC12_A1 & !_LC13_A1 &  x23 &  x24 & !y23 & 
             !y24
         #  _LC1_C1 & !_LC9_A1 & !_LC12_A1 & !_LC13_A1 &  x23 & !x24 & !y23 & 
              y24
         #  _LC1_C1 & !_LC9_A1 & !_LC12_A1 & !_LC13_A1 & !x23 &  x24 &  y23 & 
             !y24
         #  _LC1_C1 & !_LC9_A1 & !_LC12_A1 & !_LC13_A1 & !x23 & !x24 &  y23 & 
              y24;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc0~2' from file "addcore.tdf" line 343, column 20
-- Equation name is '_LC11_A5', type is buried 
-- synthesized logic cell 
_LC11_A5 = LCELL( _EQ183 $  GND);
  _EQ183 = !_LC9_A1 & !_LC12_A1;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc0' from file "addcore.tdf" line 343, column 20
-- Equation name is '_LC3_A5', type is buried 
!_LC3_A5 = _LC3_A5~NOT;
_LC3_A5~NOT = LCELL( _EQ184 $ !_LC7_A5);
  _EQ184 =  _LC1_C1 & !_LC7_A5 & !_LC11_A5 & !_LC13_A1 &  x23 &  x24 &  y23 & 
              y24
         #  _LC1_C1 & !_LC7_A5 & !_LC11_A5 & !_LC13_A1 &  x23 & !x24 &  y23 & 
             !y24
         #  _LC1_C1 & !_LC7_A5 & !_LC11_A5 & !_LC13_A1 & !x23 & !x24 & !y23 & 
              y24
         #  _LC1_C1 & !_LC7_A5 & !_LC11_A5 & !_LC13_A1 & !x23 &  x24 & !y23 & 
             !y24;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc3~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC12_A3', type is buried 
-- synthesized logic cell 
_LC12_A3 = LCELL( _EQ185 $  GND);
  _EQ185 = !_LC4_A3 & !_LC9_A3 &  x27 &  y27
         # !_LC4_A3 & !_LC9_A3 & !x27 & !y27
         # !_LC6_A3 & !_LC10_A3 &  x26 &  y26
         # !_LC6_A3 & !_LC10_A3 & !x26 & !y26;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc3~2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC13_A3', type is buried 
-- synthesized logic cell 
_LC13_A3 = LCELL( _EQ186 $  GND);
  _EQ186 = !_LC6_A3 & !_LC10_A3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc3~3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC14_A3', type is buried 
-- synthesized logic cell 
_LC14_A3 = LCELL( _EQ187 $  GND);
  _EQ187 = !_LC4_A3 & !_LC9_A3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = LCELL( _EQ188 $  _EQ189);
  _EQ188 = !_LC1_A5 &  _LC3_A5 & !_LC12_A3 & !_LC14_A3 &  x27 & !y27
         # !_LC1_A5 &  _LC3_A5 & !_LC12_A3 & !_LC14_A3 & !x27 &  y27
         # !_LC1_A5 &  _LC3_A5 & !_LC12_A3 & !_LC13_A3 &  x26 & !y26
         # !_LC1_A5 &  _LC3_A5 & !_LC12_A3 & !_LC13_A3 & !x26 &  y26;
  _EQ189 = !_LC1_A5 &  _LC3_A5 & !_LC12_A3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc6~1' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC7_B4', type is buried 
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ190 $  GND);
  _EQ190 = !_LC3_A2 & !_LC5_B4 &  x30 &  y30
         # !_LC3_A2 & !_LC5_B4 & !x30 & !y30
         # !_LC4_A2 & !_LC6_B4 &  x29 &  y29
         # !_LC4_A2 & !_LC6_B4 & !x29 & !y29;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc6~2' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC8_B4', type is buried 
-- synthesized logic cell 
_LC8_B4  = LCELL( _EQ191 $  GND);
  _EQ191 = !_LC4_A2 & !_LC6_B4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc6~3' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC9_B4', type is buried 
-- synthesized logic cell 
_LC9_B4  = LCELL( _EQ192 $  GND);
  _EQ192 = !_LC3_A2 & !_LC5_B4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|pc6' from file "addcore.tdf" line 345, column 21
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = LCELL( _EQ193 $  _EQ194);
  _EQ193 = !_LC1_A2 &  _LC1_A3 & !_LC7_B4 & !_LC9_B4 &  x30 & !y30
         # !_LC1_A2 &  _LC1_A3 & !_LC7_B4 & !_LC9_B4 & !x30 &  y30
         # !_LC1_A2 &  _LC1_A3 & !_LC7_B4 & !_LC8_B4 &  x29 & !y29
         # !_LC1_A2 &  _LC1_A3 & !_LC7_B4 & !_LC8_B4 & !x29 &  y29;
  _EQ194 = !_LC1_A2 &  _LC1_A3 & !_LC7_B4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps1~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC1_A5', type is buried 
-- synthesized logic cell 
!_LC1_A5 = _LC1_A5~NOT;
_LC1_A5~NOT = LCELL( _EQ195 $ !_LC10_A5);
  _EQ195 = !x24 & !y24
         # !_LC2_A4 & !_LC9_A1 & !_LC12_A1 & !y24
         # !_LC2_A4 & !_LC9_A1 & !_LC12_A1 & !x24
         # !_LC8_A5 & !x23 & !y23;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps2~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC3_A3', type is buried 
-- synthesized logic cell 
_LC3_A3  = LCELL( _EQ196 $  _EQ197);
  _EQ196 = !x26 &  y26
         #  x26 & !y26;
  _EQ197 = !_LC6_A3 & !_LC10_A3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps3~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC15_A3', type is buried 
-- synthesized logic cell 
_LC15_A3 = LCELL( _EQ198 $  _EQ199);
  _EQ198 = !x27 &  y27
         #  x27 & !y27;
  _EQ199 = !_LC4_A3 & !_LC9_A3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps4~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC1_A2', type is buried 
-- synthesized logic cell 
_LC1_A2  = LCELL( _EQ200 $  _EQ201);
  _EQ200 = !x28 &  y28
         #  x28 & !y28;
  _EQ201 = !_LC5_A3 & !_LC7_A2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps5~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC10_B4', type is buried 
-- synthesized logic cell 
_LC10_B4 = LCELL( _EQ202 $  _EQ203);
  _EQ202 = !x29 &  y29
         #  x29 & !y29;
  _EQ203 = !_LC4_A2 & !_LC6_B4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps6~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC11_B4', type is buried 
-- synthesized logic cell 
_LC11_B4 = LCELL( _EQ204 $  _EQ205);
  _EQ204 = !x30 &  y30
         #  x30 & !y30;
  _EQ205 = !_LC3_A2 & !_LC5_B4;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|ps7~1' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC5_A2', type is buried 
-- synthesized logic cell 
_LC5_A2  = LCELL( _EQ206 $ !_LC10_A2);
  _EQ206 =  _LC3_A2 & !_LC9_A2
         # !_LC9_A2 &  x29 &  y29
         #  x30 &  y30
         # !_LC9_A2 & !_LC10_B2 &  x28 &  y28;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = LCELL( _EQ207 $  _LC5_A5);
  _EQ207 =  _LC1_C1 & !_LC9_A1 & !_LC12_A1 & !_LC13_A1 & !x23 &  y23
         #  _LC1_C1 & !_LC9_A1 & !_LC12_A1 & !_LC13_A1 &  x23 & !y23
         #  _LC1_C1 & !_LC11_A5 & !_LC13_A1 & !x23 & !y23
         #  _LC1_C1 & !_LC11_A5 & !_LC13_A1 &  x23 &  y23;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC3_D4', type is buried 
_LC3_D4  = LCELL( _EQ208 $  GND);
  _EQ208 = !_LC1_A5 & !_LC3_A5
         #  _LC1_A5 &  _LC3_A5;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = LCELL( _EQ209 $  GND);
  _EQ209 = !_LC3_A3 &  _X017
         # !_LC1_A5 &  _LC3_A3 &  _LC3_A5;
  _X017  = EXP(!_LC1_A5 &  _LC3_A5);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = LCELL( _EQ210 $ !_LC15_A3);
  _EQ210 = !_LC1_A5 &  _LC3_A5 & !_LC6_A3 & !_LC10_A3 & !x26 &  y26
         # !_LC1_A5 &  _LC3_A5 & !_LC6_A3 & !_LC10_A3 &  x26 & !y26
         # !_LC1_A5 &  _LC3_A5 & !_LC13_A3 & !x26 & !y26
         # !_LC1_A5 &  _LC3_A5 & !_LC13_A3 &  x26 &  y26;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = LCELL( _EQ211 $  GND);
  _EQ211 = !_LC1_A2 & !_LC1_A3
         #  _LC1_A2 &  _LC1_A3;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_B4', type is buried 
_LC2_B4  = LCELL( _EQ212 $  GND);
  _EQ212 = !_LC10_B4 &  _X018
         # !_LC1_A2 &  _LC1_A3 &  _LC10_B4;
  _X018  = EXP(!_LC1_A2 &  _LC1_A3);

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = LCELL( _EQ213 $ !_LC11_B4);
  _EQ213 = !_LC1_A2 &  _LC1_A3 & !_LC4_A2 & !_LC6_B4 & !x29 &  y29
         # !_LC1_A2 &  _LC1_A3 & !_LC4_A2 & !_LC6_B4 &  x29 & !y29
         # !_LC1_A2 &  _LC1_A3 & !_LC8_B4 & !x29 & !y29
         # !_LC1_A2 &  _LC1_A3 & !_LC8_B4 &  x29 &  y29;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder3|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = LCELL( _EQ214 $  GND);
  _EQ214 = !_LC3_B4 & !_LC5_A2
         #  _LC3_B4 &  _LC5_A2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder4|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = LCELL( _EQ215 $  _EQ216);
  _EQ215 = !_LC9_A2 &  x28 &  y28 &  y29 &  y31
         #  _LC11_A2
         #  _LC12_A2;
  _EQ216 =  _LC3_B4 & !_LC5_A2;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder4|~239~1' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC11_A2', type is buried 
-- synthesized logic cell 
_LC11_A2 = LCELL( _EQ217 $  GND);
  _EQ217 =  x30 &  x31 &  y30
         #  _LC3_A2 & !_LC9_A2 &  x31
         # !_LC9_A2 &  x28 &  x29 &  x31 &  y28
         #  x31 &  y31
         #  x30 &  y30 &  y31;

-- Node name is '|LPM_ADD_SUB:199|addcore:adder|addcore:adder4|~239~2' from file "addcore.tdf" line 387, column 38
-- Equation name is '_LC12_A2', type is buried 
-- synthesized logic cell 
_LC12_A2 = LCELL( _EQ218 $  GND);
  _EQ218 = !_LC9_A2 &  x29 &  x31 &  y29
         # !_LC9_A2 &  x28 &  x31 &  y28 &  y29
         #  _LC3_A2 & !_LC9_A2 &  y31
         # !_LC9_A2 &  x29 &  y29 &  y31
         # !_LC9_A2 &  x28 &  x29 &  y28 &  y31;



Project Information             c:\vhdldesigns\ee231\22claadders\vhdladd32.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:01:24
   Partitioner                            00:00:00
   Fitter                                 00:00:03
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:15
   --------------------------             --------
   Total Time                             00:01:44


Memory Allocated
-----------------

Peak memory allocated during compilation  = 17,319K
