--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.174(R)|    3.560(R)|clk               |   0.000|
flashData<0> |   -0.949(R)|    4.443(R)|clk               |   0.000|
flashData<1> |   -1.061(R)|    4.533(R)|clk               |   0.000|
flashData<2> |   -0.729(R)|    4.267(R)|clk               |   0.000|
flashData<3> |   -0.521(R)|    4.101(R)|clk               |   0.000|
flashData<4> |   -1.429(R)|    4.826(R)|clk               |   0.000|
flashData<5> |   -1.733(R)|    5.069(R)|clk               |   0.000|
flashData<6> |   -1.119(R)|    4.577(R)|clk               |   0.000|
flashData<7> |   -1.458(R)|    4.849(R)|clk               |   0.000|
flashData<8> |   -1.307(R)|    4.727(R)|clk               |   0.000|
flashData<9> |   -1.368(R)|    4.776(R)|clk               |   0.000|
flashData<10>|   -1.435(R)|    4.833(R)|clk               |   0.000|
flashData<11>|   -1.351(R)|    4.766(R)|clk               |   0.000|
flashData<12>|   -1.445(R)|    4.841(R)|clk               |   0.000|
flashData<13>|   -1.420(R)|    4.820(R)|clk               |   0.000|
flashData<14>|   -1.121(R)|    4.580(R)|clk               |   0.000|
flashData<15>|   -0.815(R)|    4.334(R)|clk               |   0.000|
ram1Data<0>  |   -1.434(R)|    4.831(R)|clk               |   0.000|
ram1Data<1>  |   -1.166(R)|    4.632(R)|clk               |   0.000|
ram1Data<2>  |   -0.794(R)|    4.332(R)|clk               |   0.000|
ram1Data<3>  |   -0.798(R)|    4.335(R)|clk               |   0.000|
ram1Data<4>  |   -1.277(R)|    4.718(R)|clk               |   0.000|
ram1Data<5>  |   -1.435(R)|    4.833(R)|clk               |   0.000|
ram1Data<6>  |   -0.885(R)|    4.407(R)|clk               |   0.000|
ram1Data<7>  |   -0.578(R)|    4.157(R)|clk               |   0.000|
ram2Data<0>  |   -0.096(R)|    3.807(R)|clk               |   0.000|
ram2Data<1>  |    1.117(R)|    2.890(R)|clk               |   0.000|
ram2Data<2>  |    0.111(R)|    4.058(R)|clk               |   0.000|
ram2Data<3>  |   -0.186(R)|    4.047(R)|clk               |   0.000|
ram2Data<4>  |   -0.029(R)|    3.792(R)|clk               |   0.000|
ram2Data<5>  |   -0.553(R)|    4.135(R)|clk               |   0.000|
ram2Data<6>  |   -0.182(R)|    4.014(R)|clk               |   0.000|
ram2Data<7>  |    0.555(R)|    3.352(R)|clk               |   0.000|
ram2Data<8>  |   -1.254(R)|    4.775(R)|clk               |   0.000|
ram2Data<9>  |   -1.167(R)|    4.758(R)|clk               |   0.000|
ram2Data<10> |   -0.406(R)|    4.234(R)|clk               |   0.000|
ram2Data<11> |   -1.232(R)|    4.690(R)|clk               |   0.000|
ram2Data<12> |   -1.479(R)|    5.227(R)|clk               |   0.000|
ram2Data<13> |   -0.842(R)|    4.434(R)|clk               |   0.000|
ram2Data<14> |   -0.698(R)|    4.455(R)|clk               |   0.000|
ram2Data<15> |   -0.754(R)|    4.353(R)|clk               |   0.000|
tbre         |    1.427(R)|    2.542(R)|clk               |   0.000|
tsre         |    1.654(R)|    2.361(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.750(R)|    3.614(R)|clk               |   0.000|
flashData<0> |   -1.873(R)|    4.497(R)|clk               |   0.000|
flashData<1> |   -1.985(R)|    4.587(R)|clk               |   0.000|
flashData<2> |   -1.653(R)|    4.321(R)|clk               |   0.000|
flashData<3> |   -1.445(R)|    4.155(R)|clk               |   0.000|
flashData<4> |   -2.353(R)|    4.880(R)|clk               |   0.000|
flashData<5> |   -2.657(R)|    5.123(R)|clk               |   0.000|
flashData<6> |   -2.043(R)|    4.631(R)|clk               |   0.000|
flashData<7> |   -2.382(R)|    4.903(R)|clk               |   0.000|
flashData<8> |   -2.231(R)|    4.781(R)|clk               |   0.000|
flashData<9> |   -2.292(R)|    4.830(R)|clk               |   0.000|
flashData<10>|   -2.359(R)|    4.887(R)|clk               |   0.000|
flashData<11>|   -2.275(R)|    4.820(R)|clk               |   0.000|
flashData<12>|   -2.369(R)|    4.895(R)|clk               |   0.000|
flashData<13>|   -2.344(R)|    4.874(R)|clk               |   0.000|
flashData<14>|   -2.045(R)|    4.634(R)|clk               |   0.000|
flashData<15>|   -1.739(R)|    4.388(R)|clk               |   0.000|
ram1Data<0>  |   -2.358(R)|    4.885(R)|clk               |   0.000|
ram1Data<1>  |   -2.090(R)|    4.686(R)|clk               |   0.000|
ram1Data<2>  |   -1.718(R)|    4.386(R)|clk               |   0.000|
ram1Data<3>  |   -1.722(R)|    4.389(R)|clk               |   0.000|
ram1Data<4>  |   -2.201(R)|    4.772(R)|clk               |   0.000|
ram1Data<5>  |   -2.359(R)|    4.887(R)|clk               |   0.000|
ram1Data<6>  |   -1.809(R)|    4.461(R)|clk               |   0.000|
ram1Data<7>  |   -1.502(R)|    4.211(R)|clk               |   0.000|
ram2Data<0>  |   -1.020(R)|    3.861(R)|clk               |   0.000|
ram2Data<1>  |    0.193(R)|    2.944(R)|clk               |   0.000|
ram2Data<2>  |   -0.813(R)|    4.112(R)|clk               |   0.000|
ram2Data<3>  |   -1.110(R)|    4.101(R)|clk               |   0.000|
ram2Data<4>  |   -0.953(R)|    3.846(R)|clk               |   0.000|
ram2Data<5>  |   -1.477(R)|    4.189(R)|clk               |   0.000|
ram2Data<6>  |   -1.106(R)|    4.068(R)|clk               |   0.000|
ram2Data<7>  |   -0.369(R)|    3.406(R)|clk               |   0.000|
ram2Data<8>  |   -2.178(R)|    4.829(R)|clk               |   0.000|
ram2Data<9>  |   -2.091(R)|    4.812(R)|clk               |   0.000|
ram2Data<10> |   -1.330(R)|    4.288(R)|clk               |   0.000|
ram2Data<11> |   -2.156(R)|    4.744(R)|clk               |   0.000|
ram2Data<12> |   -2.403(R)|    5.281(R)|clk               |   0.000|
ram2Data<13> |   -1.766(R)|    4.488(R)|clk               |   0.000|
ram2Data<14> |   -1.622(R)|    4.509(R)|clk               |   0.000|
ram2Data<15> |   -1.678(R)|    4.407(R)|clk               |   0.000|
tbre         |    0.503(R)|    2.596(R)|clk               |   0.000|
tsre         |    0.730(R)|    2.415(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.036(R)|    3.972(R)|clk               |   0.000|
flashData<0> |   -2.159(R)|    4.855(R)|clk               |   0.000|
flashData<1> |   -2.271(R)|    4.945(R)|clk               |   0.000|
flashData<2> |   -1.939(R)|    4.679(R)|clk               |   0.000|
flashData<3> |   -1.731(R)|    4.513(R)|clk               |   0.000|
flashData<4> |   -2.639(R)|    5.238(R)|clk               |   0.000|
flashData<5> |   -2.943(R)|    5.481(R)|clk               |   0.000|
flashData<6> |   -2.329(R)|    4.989(R)|clk               |   0.000|
flashData<7> |   -2.668(R)|    5.261(R)|clk               |   0.000|
flashData<8> |   -2.517(R)|    5.139(R)|clk               |   0.000|
flashData<9> |   -2.578(R)|    5.188(R)|clk               |   0.000|
flashData<10>|   -2.645(R)|    5.245(R)|clk               |   0.000|
flashData<11>|   -2.561(R)|    5.178(R)|clk               |   0.000|
flashData<12>|   -2.655(R)|    5.253(R)|clk               |   0.000|
flashData<13>|   -2.630(R)|    5.232(R)|clk               |   0.000|
flashData<14>|   -2.331(R)|    4.992(R)|clk               |   0.000|
flashData<15>|   -2.025(R)|    4.746(R)|clk               |   0.000|
ram1Data<0>  |   -2.644(R)|    5.243(R)|clk               |   0.000|
ram1Data<1>  |   -2.376(R)|    5.044(R)|clk               |   0.000|
ram1Data<2>  |   -2.004(R)|    4.744(R)|clk               |   0.000|
ram1Data<3>  |   -2.008(R)|    4.747(R)|clk               |   0.000|
ram1Data<4>  |   -2.487(R)|    5.130(R)|clk               |   0.000|
ram1Data<5>  |   -2.645(R)|    5.245(R)|clk               |   0.000|
ram1Data<6>  |   -2.095(R)|    4.819(R)|clk               |   0.000|
ram1Data<7>  |   -1.788(R)|    4.569(R)|clk               |   0.000|
ram2Data<0>  |   -1.306(R)|    4.219(R)|clk               |   0.000|
ram2Data<1>  |   -0.093(R)|    3.302(R)|clk               |   0.000|
ram2Data<2>  |   -1.099(R)|    4.470(R)|clk               |   0.000|
ram2Data<3>  |   -1.396(R)|    4.459(R)|clk               |   0.000|
ram2Data<4>  |   -1.239(R)|    4.204(R)|clk               |   0.000|
ram2Data<5>  |   -1.763(R)|    4.547(R)|clk               |   0.000|
ram2Data<6>  |   -1.392(R)|    4.426(R)|clk               |   0.000|
ram2Data<7>  |   -0.655(R)|    3.764(R)|clk               |   0.000|
ram2Data<8>  |   -2.464(R)|    5.187(R)|clk               |   0.000|
ram2Data<9>  |   -2.377(R)|    5.170(R)|clk               |   0.000|
ram2Data<10> |   -1.616(R)|    4.646(R)|clk               |   0.000|
ram2Data<11> |   -2.442(R)|    5.102(R)|clk               |   0.000|
ram2Data<12> |   -2.689(R)|    5.639(R)|clk               |   0.000|
ram2Data<13> |   -2.052(R)|    4.846(R)|clk               |   0.000|
ram2Data<14> |   -1.908(R)|    4.867(R)|clk               |   0.000|
ram2Data<15> |   -1.964(R)|    4.765(R)|clk               |   0.000|
tbre         |    0.217(R)|    2.954(R)|clk               |   0.000|
tsre         |    0.444(R)|    2.773(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.363(R)|    4.380(R)|clk               |   0.000|
flashData<0> |   -2.486(R)|    5.263(R)|clk               |   0.000|
flashData<1> |   -2.598(R)|    5.353(R)|clk               |   0.000|
flashData<2> |   -2.266(R)|    5.087(R)|clk               |   0.000|
flashData<3> |   -2.058(R)|    4.921(R)|clk               |   0.000|
flashData<4> |   -2.966(R)|    5.646(R)|clk               |   0.000|
flashData<5> |   -3.270(R)|    5.889(R)|clk               |   0.000|
flashData<6> |   -2.656(R)|    5.397(R)|clk               |   0.000|
flashData<7> |   -2.995(R)|    5.669(R)|clk               |   0.000|
flashData<8> |   -2.844(R)|    5.547(R)|clk               |   0.000|
flashData<9> |   -2.905(R)|    5.596(R)|clk               |   0.000|
flashData<10>|   -2.972(R)|    5.653(R)|clk               |   0.000|
flashData<11>|   -2.888(R)|    5.586(R)|clk               |   0.000|
flashData<12>|   -2.982(R)|    5.661(R)|clk               |   0.000|
flashData<13>|   -2.957(R)|    5.640(R)|clk               |   0.000|
flashData<14>|   -2.658(R)|    5.400(R)|clk               |   0.000|
flashData<15>|   -2.352(R)|    5.154(R)|clk               |   0.000|
ram1Data<0>  |   -2.971(R)|    5.651(R)|clk               |   0.000|
ram1Data<1>  |   -2.703(R)|    5.452(R)|clk               |   0.000|
ram1Data<2>  |   -2.331(R)|    5.152(R)|clk               |   0.000|
ram1Data<3>  |   -2.335(R)|    5.155(R)|clk               |   0.000|
ram1Data<4>  |   -2.814(R)|    5.538(R)|clk               |   0.000|
ram1Data<5>  |   -2.972(R)|    5.653(R)|clk               |   0.000|
ram1Data<6>  |   -2.422(R)|    5.227(R)|clk               |   0.000|
ram1Data<7>  |   -2.115(R)|    4.977(R)|clk               |   0.000|
ram2Data<0>  |   -1.633(R)|    4.627(R)|clk               |   0.000|
ram2Data<1>  |   -0.420(R)|    3.710(R)|clk               |   0.000|
ram2Data<2>  |   -1.426(R)|    4.878(R)|clk               |   0.000|
ram2Data<3>  |   -1.723(R)|    4.867(R)|clk               |   0.000|
ram2Data<4>  |   -1.566(R)|    4.612(R)|clk               |   0.000|
ram2Data<5>  |   -2.090(R)|    4.955(R)|clk               |   0.000|
ram2Data<6>  |   -1.719(R)|    4.834(R)|clk               |   0.000|
ram2Data<7>  |   -0.982(R)|    4.172(R)|clk               |   0.000|
ram2Data<8>  |   -2.791(R)|    5.595(R)|clk               |   0.000|
ram2Data<9>  |   -2.704(R)|    5.578(R)|clk               |   0.000|
ram2Data<10> |   -1.943(R)|    5.054(R)|clk               |   0.000|
ram2Data<11> |   -2.769(R)|    5.510(R)|clk               |   0.000|
ram2Data<12> |   -3.016(R)|    6.047(R)|clk               |   0.000|
ram2Data<13> |   -2.379(R)|    5.254(R)|clk               |   0.000|
ram2Data<14> |   -2.235(R)|    5.275(R)|clk               |   0.000|
ram2Data<15> |   -2.291(R)|    5.173(R)|clk               |   0.000|
tbre         |   -0.110(R)|    3.362(R)|clk               |   0.000|
tsre         |    0.117(R)|    3.181(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   15.563(R)|clk               |   0.000|
digit1<1>    |   15.905(R)|clk               |   0.000|
digit1<2>    |   16.018(R)|clk               |   0.000|
digit1<3>    |   15.672(R)|clk               |   0.000|
digit1<4>    |   15.077(R)|clk               |   0.000|
digit1<5>    |   15.758(R)|clk               |   0.000|
digit1<6>    |   15.733(R)|clk               |   0.000|
digit2<0>    |   15.574(R)|clk               |   0.000|
digit2<1>    |   15.193(R)|clk               |   0.000|
digit2<2>    |   15.715(R)|clk               |   0.000|
digit2<3>    |   14.892(R)|clk               |   0.000|
digit2<4>    |   14.948(R)|clk               |   0.000|
digit2<5>    |   15.451(R)|clk               |   0.000|
digit2<6>    |   15.554(R)|clk               |   0.000|
flashAddr<1> |   14.881(R)|clk               |   0.000|
flashAddr<2> |   15.407(R)|clk               |   0.000|
flashAddr<3> |   16.081(R)|clk               |   0.000|
flashAddr<4> |   14.933(R)|clk               |   0.000|
flashAddr<5> |   14.788(R)|clk               |   0.000|
flashAddr<6> |   14.632(R)|clk               |   0.000|
flashAddr<7> |   14.470(R)|clk               |   0.000|
flashAddr<8> |   14.739(R)|clk               |   0.000|
flashAddr<9> |   15.095(R)|clk               |   0.000|
flashAddr<10>|   14.661(R)|clk               |   0.000|
flashAddr<11>|   14.159(R)|clk               |   0.000|
flashAddr<12>|   15.290(R)|clk               |   0.000|
flashAddr<13>|   14.763(R)|clk               |   0.000|
flashAddr<14>|   15.098(R)|clk               |   0.000|
flashAddr<15>|   14.490(R)|clk               |   0.000|
flashAddr<16>|   14.372(R)|clk               |   0.000|
flashCe      |   13.903(R)|clk               |   0.000|
flashData<0> |   14.988(R)|clk               |   0.000|
flashData<1> |   15.399(R)|clk               |   0.000|
flashData<2> |   15.426(R)|clk               |   0.000|
flashData<3> |   15.129(R)|clk               |   0.000|
flashData<4> |   15.003(R)|clk               |   0.000|
flashData<5> |   15.017(R)|clk               |   0.000|
flashData<6> |   14.743(R)|clk               |   0.000|
flashData<7> |   14.668(R)|clk               |   0.000|
flashData<8> |   14.739(R)|clk               |   0.000|
flashData<9> |   14.925(R)|clk               |   0.000|
flashData<10>|   15.262(R)|clk               |   0.000|
flashData<11>|   15.276(R)|clk               |   0.000|
flashData<12>|   15.535(R)|clk               |   0.000|
flashData<13>|   15.514(R)|clk               |   0.000|
flashData<14>|   14.317(R)|clk               |   0.000|
flashData<15>|   14.518(R)|clk               |   0.000|
flashOe      |   13.311(R)|clk               |   0.000|
flashWe      |   13.505(R)|clk               |   0.000|
led<9>       |   15.259(R)|clk               |   0.000|
led<10>      |   15.334(R)|clk               |   0.000|
led<11>      |   19.290(R)|clk               |   0.000|
led<12>      |   14.855(R)|clk               |   0.000|
led<13>      |   14.265(R)|clk               |   0.000|
led<14>      |   14.076(R)|clk               |   0.000|
led<15>      |   14.175(R)|clk               |   0.000|
ram1Data<0>  |   13.125(R)|clk               |   0.000|
ram1Data<1>  |   13.303(R)|clk               |   0.000|
ram1Data<2>  |   13.044(R)|clk               |   0.000|
ram1Data<3>  |   12.992(R)|clk               |   0.000|
ram1Data<4>  |   13.034(R)|clk               |   0.000|
ram1Data<5>  |   12.959(R)|clk               |   0.000|
ram1Data<6>  |   13.352(R)|clk               |   0.000|
ram1Data<7>  |   13.393(R)|clk               |   0.000|
ram2Addr<0>  |   15.115(R)|clk               |   0.000|
ram2Addr<1>  |   16.515(R)|clk               |   0.000|
ram2Addr<2>  |   15.105(R)|clk               |   0.000|
ram2Addr<3>  |   15.904(R)|clk               |   0.000|
ram2Addr<4>  |   15.732(R)|clk               |   0.000|
ram2Addr<5>  |   15.651(R)|clk               |   0.000|
ram2Addr<6>  |   16.553(R)|clk               |   0.000|
ram2Addr<7>  |   15.489(R)|clk               |   0.000|
ram2Addr<8>  |   14.939(R)|clk               |   0.000|
ram2Addr<9>  |   16.005(R)|clk               |   0.000|
ram2Addr<10> |   16.004(R)|clk               |   0.000|
ram2Addr<11> |   15.787(R)|clk               |   0.000|
ram2Addr<12> |   16.343(R)|clk               |   0.000|
ram2Addr<13> |   15.711(R)|clk               |   0.000|
ram2Addr<14> |   15.077(R)|clk               |   0.000|
ram2Addr<15> |   15.663(R)|clk               |   0.000|
ram2Data<0>  |   15.897(R)|clk               |   0.000|
ram2Data<1>  |   17.596(R)|clk               |   0.000|
ram2Data<2>  |   17.038(R)|clk               |   0.000|
ram2Data<3>  |   17.035(R)|clk               |   0.000|
ram2Data<4>  |   16.199(R)|clk               |   0.000|
ram2Data<5>  |   17.012(R)|clk               |   0.000|
ram2Data<6>  |   17.287(R)|clk               |   0.000|
ram2Data<7>  |   16.732(R)|clk               |   0.000|
ram2Data<8>  |   16.796(R)|clk               |   0.000|
ram2Data<9>  |   17.746(R)|clk               |   0.000|
ram2Data<10> |   16.468(R)|clk               |   0.000|
ram2Data<11> |   17.292(R)|clk               |   0.000|
ram2Data<12> |   17.111(R)|clk               |   0.000|
ram2Data<13> |   17.895(R)|clk               |   0.000|
ram2Data<14> |   16.180(R)|clk               |   0.000|
ram2Data<15> |   17.052(R)|clk               |   0.000|
ram2Oe       |   15.020(R)|clk               |   0.000|
ram2We       |   14.631(R)|clk               |   0.000|
rdn          |   14.499(R)|clk               |   0.000|
wrn          |   15.153(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   15.617(R)|clk               |   0.000|
digit1<1>    |   15.959(R)|clk               |   0.000|
digit1<2>    |   16.072(R)|clk               |   0.000|
digit1<3>    |   15.726(R)|clk               |   0.000|
digit1<4>    |   15.131(R)|clk               |   0.000|
digit1<5>    |   15.812(R)|clk               |   0.000|
digit1<6>    |   15.787(R)|clk               |   0.000|
digit2<0>    |   15.628(R)|clk               |   0.000|
digit2<1>    |   15.247(R)|clk               |   0.000|
digit2<2>    |   15.769(R)|clk               |   0.000|
digit2<3>    |   14.946(R)|clk               |   0.000|
digit2<4>    |   15.002(R)|clk               |   0.000|
digit2<5>    |   15.505(R)|clk               |   0.000|
digit2<6>    |   15.608(R)|clk               |   0.000|
flashAddr<1> |   14.935(R)|clk               |   0.000|
flashAddr<2> |   15.461(R)|clk               |   0.000|
flashAddr<3> |   16.135(R)|clk               |   0.000|
flashAddr<4> |   14.987(R)|clk               |   0.000|
flashAddr<5> |   14.842(R)|clk               |   0.000|
flashAddr<6> |   14.686(R)|clk               |   0.000|
flashAddr<7> |   14.524(R)|clk               |   0.000|
flashAddr<8> |   14.793(R)|clk               |   0.000|
flashAddr<9> |   15.149(R)|clk               |   0.000|
flashAddr<10>|   14.715(R)|clk               |   0.000|
flashAddr<11>|   14.213(R)|clk               |   0.000|
flashAddr<12>|   15.344(R)|clk               |   0.000|
flashAddr<13>|   14.817(R)|clk               |   0.000|
flashAddr<14>|   15.152(R)|clk               |   0.000|
flashAddr<15>|   14.544(R)|clk               |   0.000|
flashAddr<16>|   14.426(R)|clk               |   0.000|
flashCe      |   13.957(R)|clk               |   0.000|
flashData<0> |   15.042(R)|clk               |   0.000|
flashData<1> |   15.453(R)|clk               |   0.000|
flashData<2> |   15.480(R)|clk               |   0.000|
flashData<3> |   15.183(R)|clk               |   0.000|
flashData<4> |   15.057(R)|clk               |   0.000|
flashData<5> |   15.071(R)|clk               |   0.000|
flashData<6> |   14.797(R)|clk               |   0.000|
flashData<7> |   14.722(R)|clk               |   0.000|
flashData<8> |   14.793(R)|clk               |   0.000|
flashData<9> |   14.979(R)|clk               |   0.000|
flashData<10>|   15.316(R)|clk               |   0.000|
flashData<11>|   15.330(R)|clk               |   0.000|
flashData<12>|   15.589(R)|clk               |   0.000|
flashData<13>|   15.568(R)|clk               |   0.000|
flashData<14>|   14.371(R)|clk               |   0.000|
flashData<15>|   14.572(R)|clk               |   0.000|
flashOe      |   13.365(R)|clk               |   0.000|
flashWe      |   13.559(R)|clk               |   0.000|
led<9>       |   15.313(R)|clk               |   0.000|
led<10>      |   15.388(R)|clk               |   0.000|
led<11>      |   19.344(R)|clk               |   0.000|
led<12>      |   14.909(R)|clk               |   0.000|
led<13>      |   14.319(R)|clk               |   0.000|
led<14>      |   14.130(R)|clk               |   0.000|
led<15>      |   14.229(R)|clk               |   0.000|
ram1Data<0>  |   13.179(R)|clk               |   0.000|
ram1Data<1>  |   13.357(R)|clk               |   0.000|
ram1Data<2>  |   13.098(R)|clk               |   0.000|
ram1Data<3>  |   13.046(R)|clk               |   0.000|
ram1Data<4>  |   13.088(R)|clk               |   0.000|
ram1Data<5>  |   13.013(R)|clk               |   0.000|
ram1Data<6>  |   13.406(R)|clk               |   0.000|
ram1Data<7>  |   13.447(R)|clk               |   0.000|
ram2Addr<0>  |   15.169(R)|clk               |   0.000|
ram2Addr<1>  |   16.569(R)|clk               |   0.000|
ram2Addr<2>  |   15.159(R)|clk               |   0.000|
ram2Addr<3>  |   15.958(R)|clk               |   0.000|
ram2Addr<4>  |   15.786(R)|clk               |   0.000|
ram2Addr<5>  |   15.705(R)|clk               |   0.000|
ram2Addr<6>  |   16.607(R)|clk               |   0.000|
ram2Addr<7>  |   15.543(R)|clk               |   0.000|
ram2Addr<8>  |   14.993(R)|clk               |   0.000|
ram2Addr<9>  |   16.059(R)|clk               |   0.000|
ram2Addr<10> |   16.058(R)|clk               |   0.000|
ram2Addr<11> |   15.841(R)|clk               |   0.000|
ram2Addr<12> |   16.397(R)|clk               |   0.000|
ram2Addr<13> |   15.765(R)|clk               |   0.000|
ram2Addr<14> |   15.131(R)|clk               |   0.000|
ram2Addr<15> |   15.717(R)|clk               |   0.000|
ram2Data<0>  |   15.951(R)|clk               |   0.000|
ram2Data<1>  |   17.650(R)|clk               |   0.000|
ram2Data<2>  |   17.092(R)|clk               |   0.000|
ram2Data<3>  |   17.089(R)|clk               |   0.000|
ram2Data<4>  |   16.253(R)|clk               |   0.000|
ram2Data<5>  |   17.066(R)|clk               |   0.000|
ram2Data<6>  |   17.341(R)|clk               |   0.000|
ram2Data<7>  |   16.786(R)|clk               |   0.000|
ram2Data<8>  |   16.850(R)|clk               |   0.000|
ram2Data<9>  |   17.800(R)|clk               |   0.000|
ram2Data<10> |   16.522(R)|clk               |   0.000|
ram2Data<11> |   17.346(R)|clk               |   0.000|
ram2Data<12> |   17.165(R)|clk               |   0.000|
ram2Data<13> |   17.949(R)|clk               |   0.000|
ram2Data<14> |   16.234(R)|clk               |   0.000|
ram2Data<15> |   17.106(R)|clk               |   0.000|
ram2Oe       |   15.074(R)|clk               |   0.000|
ram2We       |   14.685(R)|clk               |   0.000|
rdn          |   14.553(R)|clk               |   0.000|
wrn          |   15.207(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   15.975(R)|clk               |   0.000|
digit1<1>    |   16.317(R)|clk               |   0.000|
digit1<2>    |   16.430(R)|clk               |   0.000|
digit1<3>    |   16.084(R)|clk               |   0.000|
digit1<4>    |   15.489(R)|clk               |   0.000|
digit1<5>    |   16.170(R)|clk               |   0.000|
digit1<6>    |   16.145(R)|clk               |   0.000|
digit2<0>    |   15.986(R)|clk               |   0.000|
digit2<1>    |   15.605(R)|clk               |   0.000|
digit2<2>    |   16.127(R)|clk               |   0.000|
digit2<3>    |   15.304(R)|clk               |   0.000|
digit2<4>    |   15.360(R)|clk               |   0.000|
digit2<5>    |   15.863(R)|clk               |   0.000|
digit2<6>    |   15.966(R)|clk               |   0.000|
flashAddr<1> |   15.293(R)|clk               |   0.000|
flashAddr<2> |   15.819(R)|clk               |   0.000|
flashAddr<3> |   16.493(R)|clk               |   0.000|
flashAddr<4> |   15.345(R)|clk               |   0.000|
flashAddr<5> |   15.200(R)|clk               |   0.000|
flashAddr<6> |   15.044(R)|clk               |   0.000|
flashAddr<7> |   14.882(R)|clk               |   0.000|
flashAddr<8> |   15.151(R)|clk               |   0.000|
flashAddr<9> |   15.507(R)|clk               |   0.000|
flashAddr<10>|   15.073(R)|clk               |   0.000|
flashAddr<11>|   14.571(R)|clk               |   0.000|
flashAddr<12>|   15.702(R)|clk               |   0.000|
flashAddr<13>|   15.175(R)|clk               |   0.000|
flashAddr<14>|   15.510(R)|clk               |   0.000|
flashAddr<15>|   14.902(R)|clk               |   0.000|
flashAddr<16>|   14.784(R)|clk               |   0.000|
flashCe      |   14.315(R)|clk               |   0.000|
flashData<0> |   15.400(R)|clk               |   0.000|
flashData<1> |   15.811(R)|clk               |   0.000|
flashData<2> |   15.838(R)|clk               |   0.000|
flashData<3> |   15.541(R)|clk               |   0.000|
flashData<4> |   15.415(R)|clk               |   0.000|
flashData<5> |   15.429(R)|clk               |   0.000|
flashData<6> |   15.155(R)|clk               |   0.000|
flashData<7> |   15.080(R)|clk               |   0.000|
flashData<8> |   15.151(R)|clk               |   0.000|
flashData<9> |   15.337(R)|clk               |   0.000|
flashData<10>|   15.674(R)|clk               |   0.000|
flashData<11>|   15.688(R)|clk               |   0.000|
flashData<12>|   15.947(R)|clk               |   0.000|
flashData<13>|   15.926(R)|clk               |   0.000|
flashData<14>|   14.729(R)|clk               |   0.000|
flashData<15>|   14.930(R)|clk               |   0.000|
flashOe      |   13.723(R)|clk               |   0.000|
flashWe      |   13.917(R)|clk               |   0.000|
led<9>       |   15.671(R)|clk               |   0.000|
led<10>      |   15.746(R)|clk               |   0.000|
led<11>      |   19.702(R)|clk               |   0.000|
led<12>      |   15.267(R)|clk               |   0.000|
led<13>      |   14.677(R)|clk               |   0.000|
led<14>      |   14.488(R)|clk               |   0.000|
led<15>      |   14.587(R)|clk               |   0.000|
ram1Data<0>  |   13.537(R)|clk               |   0.000|
ram1Data<1>  |   13.715(R)|clk               |   0.000|
ram1Data<2>  |   13.456(R)|clk               |   0.000|
ram1Data<3>  |   13.404(R)|clk               |   0.000|
ram1Data<4>  |   13.446(R)|clk               |   0.000|
ram1Data<5>  |   13.371(R)|clk               |   0.000|
ram1Data<6>  |   13.764(R)|clk               |   0.000|
ram1Data<7>  |   13.805(R)|clk               |   0.000|
ram2Addr<0>  |   15.527(R)|clk               |   0.000|
ram2Addr<1>  |   16.927(R)|clk               |   0.000|
ram2Addr<2>  |   15.517(R)|clk               |   0.000|
ram2Addr<3>  |   16.316(R)|clk               |   0.000|
ram2Addr<4>  |   16.144(R)|clk               |   0.000|
ram2Addr<5>  |   16.063(R)|clk               |   0.000|
ram2Addr<6>  |   16.965(R)|clk               |   0.000|
ram2Addr<7>  |   15.901(R)|clk               |   0.000|
ram2Addr<8>  |   15.351(R)|clk               |   0.000|
ram2Addr<9>  |   16.417(R)|clk               |   0.000|
ram2Addr<10> |   16.416(R)|clk               |   0.000|
ram2Addr<11> |   16.199(R)|clk               |   0.000|
ram2Addr<12> |   16.755(R)|clk               |   0.000|
ram2Addr<13> |   16.123(R)|clk               |   0.000|
ram2Addr<14> |   15.489(R)|clk               |   0.000|
ram2Addr<15> |   16.075(R)|clk               |   0.000|
ram2Data<0>  |   16.309(R)|clk               |   0.000|
ram2Data<1>  |   18.008(R)|clk               |   0.000|
ram2Data<2>  |   17.450(R)|clk               |   0.000|
ram2Data<3>  |   17.447(R)|clk               |   0.000|
ram2Data<4>  |   16.611(R)|clk               |   0.000|
ram2Data<5>  |   17.424(R)|clk               |   0.000|
ram2Data<6>  |   17.699(R)|clk               |   0.000|
ram2Data<7>  |   17.144(R)|clk               |   0.000|
ram2Data<8>  |   17.208(R)|clk               |   0.000|
ram2Data<9>  |   18.158(R)|clk               |   0.000|
ram2Data<10> |   16.880(R)|clk               |   0.000|
ram2Data<11> |   17.704(R)|clk               |   0.000|
ram2Data<12> |   17.523(R)|clk               |   0.000|
ram2Data<13> |   18.307(R)|clk               |   0.000|
ram2Data<14> |   16.592(R)|clk               |   0.000|
ram2Data<15> |   17.464(R)|clk               |   0.000|
ram2Oe       |   15.432(R)|clk               |   0.000|
ram2We       |   15.043(R)|clk               |   0.000|
rdn          |   14.911(R)|clk               |   0.000|
wrn          |   15.565(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.383(R)|clk               |   0.000|
digit1<1>    |   16.725(R)|clk               |   0.000|
digit1<2>    |   16.838(R)|clk               |   0.000|
digit1<3>    |   16.492(R)|clk               |   0.000|
digit1<4>    |   15.897(R)|clk               |   0.000|
digit1<5>    |   16.578(R)|clk               |   0.000|
digit1<6>    |   16.553(R)|clk               |   0.000|
digit2<0>    |   16.394(R)|clk               |   0.000|
digit2<1>    |   16.013(R)|clk               |   0.000|
digit2<2>    |   16.535(R)|clk               |   0.000|
digit2<3>    |   15.712(R)|clk               |   0.000|
digit2<4>    |   15.768(R)|clk               |   0.000|
digit2<5>    |   16.271(R)|clk               |   0.000|
digit2<6>    |   16.374(R)|clk               |   0.000|
flashAddr<1> |   15.701(R)|clk               |   0.000|
flashAddr<2> |   16.227(R)|clk               |   0.000|
flashAddr<3> |   16.901(R)|clk               |   0.000|
flashAddr<4> |   15.753(R)|clk               |   0.000|
flashAddr<5> |   15.608(R)|clk               |   0.000|
flashAddr<6> |   15.452(R)|clk               |   0.000|
flashAddr<7> |   15.290(R)|clk               |   0.000|
flashAddr<8> |   15.559(R)|clk               |   0.000|
flashAddr<9> |   15.915(R)|clk               |   0.000|
flashAddr<10>|   15.481(R)|clk               |   0.000|
flashAddr<11>|   14.979(R)|clk               |   0.000|
flashAddr<12>|   16.110(R)|clk               |   0.000|
flashAddr<13>|   15.583(R)|clk               |   0.000|
flashAddr<14>|   15.918(R)|clk               |   0.000|
flashAddr<15>|   15.310(R)|clk               |   0.000|
flashAddr<16>|   15.192(R)|clk               |   0.000|
flashCe      |   14.723(R)|clk               |   0.000|
flashData<0> |   15.808(R)|clk               |   0.000|
flashData<1> |   16.219(R)|clk               |   0.000|
flashData<2> |   16.246(R)|clk               |   0.000|
flashData<3> |   15.949(R)|clk               |   0.000|
flashData<4> |   15.823(R)|clk               |   0.000|
flashData<5> |   15.837(R)|clk               |   0.000|
flashData<6> |   15.563(R)|clk               |   0.000|
flashData<7> |   15.488(R)|clk               |   0.000|
flashData<8> |   15.559(R)|clk               |   0.000|
flashData<9> |   15.745(R)|clk               |   0.000|
flashData<10>|   16.082(R)|clk               |   0.000|
flashData<11>|   16.096(R)|clk               |   0.000|
flashData<12>|   16.355(R)|clk               |   0.000|
flashData<13>|   16.334(R)|clk               |   0.000|
flashData<14>|   15.137(R)|clk               |   0.000|
flashData<15>|   15.338(R)|clk               |   0.000|
flashOe      |   14.131(R)|clk               |   0.000|
flashWe      |   14.325(R)|clk               |   0.000|
led<9>       |   16.079(R)|clk               |   0.000|
led<10>      |   16.154(R)|clk               |   0.000|
led<11>      |   20.110(R)|clk               |   0.000|
led<12>      |   15.675(R)|clk               |   0.000|
led<13>      |   15.085(R)|clk               |   0.000|
led<14>      |   14.896(R)|clk               |   0.000|
led<15>      |   14.995(R)|clk               |   0.000|
ram1Data<0>  |   13.945(R)|clk               |   0.000|
ram1Data<1>  |   14.123(R)|clk               |   0.000|
ram1Data<2>  |   13.864(R)|clk               |   0.000|
ram1Data<3>  |   13.812(R)|clk               |   0.000|
ram1Data<4>  |   13.854(R)|clk               |   0.000|
ram1Data<5>  |   13.779(R)|clk               |   0.000|
ram1Data<6>  |   14.172(R)|clk               |   0.000|
ram1Data<7>  |   14.213(R)|clk               |   0.000|
ram2Addr<0>  |   15.935(R)|clk               |   0.000|
ram2Addr<1>  |   17.335(R)|clk               |   0.000|
ram2Addr<2>  |   15.925(R)|clk               |   0.000|
ram2Addr<3>  |   16.724(R)|clk               |   0.000|
ram2Addr<4>  |   16.552(R)|clk               |   0.000|
ram2Addr<5>  |   16.471(R)|clk               |   0.000|
ram2Addr<6>  |   17.373(R)|clk               |   0.000|
ram2Addr<7>  |   16.309(R)|clk               |   0.000|
ram2Addr<8>  |   15.759(R)|clk               |   0.000|
ram2Addr<9>  |   16.825(R)|clk               |   0.000|
ram2Addr<10> |   16.824(R)|clk               |   0.000|
ram2Addr<11> |   16.607(R)|clk               |   0.000|
ram2Addr<12> |   17.163(R)|clk               |   0.000|
ram2Addr<13> |   16.531(R)|clk               |   0.000|
ram2Addr<14> |   15.897(R)|clk               |   0.000|
ram2Addr<15> |   16.483(R)|clk               |   0.000|
ram2Data<0>  |   16.717(R)|clk               |   0.000|
ram2Data<1>  |   18.416(R)|clk               |   0.000|
ram2Data<2>  |   17.858(R)|clk               |   0.000|
ram2Data<3>  |   17.855(R)|clk               |   0.000|
ram2Data<4>  |   17.019(R)|clk               |   0.000|
ram2Data<5>  |   17.832(R)|clk               |   0.000|
ram2Data<6>  |   18.107(R)|clk               |   0.000|
ram2Data<7>  |   17.552(R)|clk               |   0.000|
ram2Data<8>  |   17.616(R)|clk               |   0.000|
ram2Data<9>  |   18.566(R)|clk               |   0.000|
ram2Data<10> |   17.288(R)|clk               |   0.000|
ram2Data<11> |   18.112(R)|clk               |   0.000|
ram2Data<12> |   17.931(R)|clk               |   0.000|
ram2Data<13> |   18.715(R)|clk               |   0.000|
ram2Data<14> |   17.000(R)|clk               |   0.000|
ram2Data<15> |   17.872(R)|clk               |   0.000|
ram2Oe       |   15.840(R)|clk               |   0.000|
ram2We       |   15.451(R)|clk               |   0.000|
rdn          |   15.319(R)|clk               |   0.000|
wrn          |   15.973(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.651|         |         |         |
clk_hand       |    7.651|         |         |         |
opt            |    7.651|         |         |         |
rst            |    7.651|   16.259|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.651|         |         |         |
clk_hand       |    7.651|         |         |         |
opt            |    7.651|         |         |         |
rst            |    7.651|   16.259|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.651|         |         |         |
clk_hand       |    7.651|         |         |         |
opt            |    7.651|         |         |         |
rst            |    7.651|   16.259|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    7.651|         |         |         |
clk_hand       |    7.651|         |         |         |
opt            |    7.651|         |         |         |
rst            |    7.651|   16.259|   -1.651|   -1.651|
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 07 14:02:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 271 MB



