[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu00 cpu01 cpu02 cpu03 cpu04 cpu05 cpu06 cpu07 cpu08 cpu09 cpu10 cpu11 cpu12 cpu13 cpu14 cpu15 cpu16 cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls0 mem_ctrls1 membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 switch_cpus00 switch_cpus01 switch_cpus02 switch_cpus03 switch_cpus04 switch_cpus05 switch_cpus06 switch_cpus07 switch_cpus08 switch_cpus09 switch_cpus10 switch_cpus11 switch_cpus12 switch_cpus13 switch_cpus14 switch_cpus15 switch_cpus16 tol2bus voltage_domain
boot_osflags=a
cache_line_size=128
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
kernel_extras=
kernel_extras_addrs=
load_addr_mask=18446744073709551615
load_offset=0
m5ops_base=0
mem_mode=atomic
mem_ranges=0:137438953472
memories=system.mem_ctrls0 system.mem_ctrls1
mmap_using_noreserve=true
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu00]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu00.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu00.interrupts
isa=system.cpu00.isa
itb=system.cpu00.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu00.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu00.dcache.cpu_side
icache_port=system.cpu00.icache.cpu_side

[system.cpu00.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=32
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu00.dcache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu00.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu00.dcache_port
mem_side=system.tol2bus.slave[1]

[system.cpu00.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu00.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=32
block_size=128
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu00.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu00.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu00.dcache.tags.indexing_policy]
type=SetAssociative
assoc=32
entry_size=128
eventq_index=0
size=32768

[system.cpu00.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu00.dtb.walker

[system.cpu00.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu00.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu00.dtb

[system.cpu00.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu00.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu00.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu00.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.tol2bus.slave[3]

[system.cpu00.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu00.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu00.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu00.icache_port
mem_side=system.tol2bus.slave[0]

[system.cpu00.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu00.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu00.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu00.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu00.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu00.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu00.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu00.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu00.itb.walker

[system.cpu00.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu00.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu00.itb

[system.cpu00.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu00.itb.stage2_mmu.stage2_tlb.walker

[system.cpu00.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu00.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.tol2bus.slave[2]

[system.cpu00.tracer]
type=ExeTracer
eventq_index=0

[system.cpu00.workload]
type=Process
cmd=dpi-queue
cwd=/users/yangzhou/gem5
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=/users/yangzhou/NetBricks-GEM5/target/aarch64-unknown-linux-gnu/release/dpi-queue
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu01]
type=AtomicSimpleCPU
children=clk_domain dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=1
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu01.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu01.interrupts
isa=system.cpu01.isa
itb=system.cpu01.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu01.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu01.dcache.cpu_side
icache_port=system.cpu01.icache.cpu_side

[system.cpu01.clk_domain]
type=SrcClockDomain
clock=1786
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu01.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu01.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu01.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu01.dcache_port
mem_side=system.membus.slave[3]

[system.cpu01.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu01.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu01.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu01.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu01.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu01.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu01.dtb.walker

[system.cpu01.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu01.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu01.dtb

[system.cpu01.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu01.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu01.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu01.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[5]

[system.cpu01.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu01.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu01.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu01.icache_port
mem_side=system.membus.slave[2]

[system.cpu01.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu01.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu01.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu01.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu01.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu01.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu01.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu01.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu01.itb.walker

[system.cpu01.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu01.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu01.itb

[system.cpu01.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu01.itb.stage2_mmu.stage2_tlb.walker

[system.cpu01.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu01.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[4]

[system.cpu01.tracer]
type=ExeTracer
eventq_index=0

[system.cpu02]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=2
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu02.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu02.interrupts
isa=system.cpu02.isa
itb=system.cpu02.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu02.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu02.dcache.cpu_side
icache_port=system.cpu02.icache.cpu_side

[system.cpu02.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu02.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu02.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu02.dcache_port
mem_side=system.membus.slave[7]

[system.cpu02.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu02.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu02.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu02.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu02.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu02.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu02.dtb.walker

[system.cpu02.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu02.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu02.dtb

[system.cpu02.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu02.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu02.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu02.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[9]

[system.cpu02.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu02.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu02.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu02.icache_port
mem_side=system.membus.slave[6]

[system.cpu02.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu02.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu02.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu02.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu02.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu02.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu02.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu02.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu02.itb.walker

[system.cpu02.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu02.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu02.itb

[system.cpu02.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu02.itb.stage2_mmu.stage2_tlb.walker

[system.cpu02.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu02.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[8]

[system.cpu02.tracer]
type=ExeTracer
eventq_index=0

[system.cpu03]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=3
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu03.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu03.interrupts
isa=system.cpu03.isa
itb=system.cpu03.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu03.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu03.dcache.cpu_side
icache_port=system.cpu03.icache.cpu_side

[system.cpu03.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu03.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu03.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu03.dcache_port
mem_side=system.membus.slave[11]

[system.cpu03.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu03.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu03.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu03.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu03.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu03.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu03.dtb.walker

[system.cpu03.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu03.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu03.dtb

[system.cpu03.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu03.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu03.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu03.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[13]

[system.cpu03.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu03.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu03.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu03.icache_port
mem_side=system.membus.slave[10]

[system.cpu03.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu03.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu03.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu03.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu03.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu03.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu03.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu03.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu03.itb.walker

[system.cpu03.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu03.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu03.itb

[system.cpu03.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu03.itb.stage2_mmu.stage2_tlb.walker

[system.cpu03.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu03.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[12]

[system.cpu03.tracer]
type=ExeTracer
eventq_index=0

[system.cpu04]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=4
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu04.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu04.interrupts
isa=system.cpu04.isa
itb=system.cpu04.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu04.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu04.dcache.cpu_side
icache_port=system.cpu04.icache.cpu_side

[system.cpu04.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu04.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu04.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu04.dcache_port
mem_side=system.membus.slave[15]

[system.cpu04.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu04.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu04.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu04.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu04.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu04.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu04.dtb.walker

[system.cpu04.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu04.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu04.dtb

[system.cpu04.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu04.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu04.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu04.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[17]

[system.cpu04.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu04.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu04.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu04.icache_port
mem_side=system.membus.slave[14]

[system.cpu04.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu04.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu04.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu04.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu04.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu04.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu04.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu04.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu04.itb.walker

[system.cpu04.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu04.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu04.itb

[system.cpu04.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu04.itb.stage2_mmu.stage2_tlb.walker

[system.cpu04.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu04.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[16]

[system.cpu04.tracer]
type=ExeTracer
eventq_index=0

[system.cpu05]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=5
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu05.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu05.interrupts
isa=system.cpu05.isa
itb=system.cpu05.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu05.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu05.dcache.cpu_side
icache_port=system.cpu05.icache.cpu_side

[system.cpu05.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu05.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu05.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu05.dcache_port
mem_side=system.membus.slave[19]

[system.cpu05.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu05.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu05.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu05.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu05.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu05.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu05.dtb.walker

[system.cpu05.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu05.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu05.dtb

[system.cpu05.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu05.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu05.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu05.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[21]

[system.cpu05.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu05.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu05.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu05.icache_port
mem_side=system.membus.slave[18]

[system.cpu05.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu05.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu05.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu05.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu05.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu05.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu05.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu05.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu05.itb.walker

[system.cpu05.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu05.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu05.itb

[system.cpu05.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu05.itb.stage2_mmu.stage2_tlb.walker

[system.cpu05.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu05.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[20]

[system.cpu05.tracer]
type=ExeTracer
eventq_index=0

[system.cpu06]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=6
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu06.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu06.interrupts
isa=system.cpu06.isa
itb=system.cpu06.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu06.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu06.dcache.cpu_side
icache_port=system.cpu06.icache.cpu_side

[system.cpu06.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu06.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu06.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu06.dcache_port
mem_side=system.membus.slave[23]

[system.cpu06.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu06.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu06.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu06.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu06.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu06.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu06.dtb.walker

[system.cpu06.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu06.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu06.dtb

[system.cpu06.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu06.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu06.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu06.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[25]

[system.cpu06.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu06.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu06.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu06.icache_port
mem_side=system.membus.slave[22]

[system.cpu06.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu06.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu06.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu06.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu06.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu06.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu06.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu06.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu06.itb.walker

[system.cpu06.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu06.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu06.itb

[system.cpu06.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu06.itb.stage2_mmu.stage2_tlb.walker

[system.cpu06.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu06.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[24]

[system.cpu06.tracer]
type=ExeTracer
eventq_index=0

[system.cpu07]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=7
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu07.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu07.interrupts
isa=system.cpu07.isa
itb=system.cpu07.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu07.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu07.dcache.cpu_side
icache_port=system.cpu07.icache.cpu_side

[system.cpu07.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu07.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu07.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu07.dcache_port
mem_side=system.membus.slave[27]

[system.cpu07.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu07.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu07.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu07.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu07.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu07.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu07.dtb.walker

[system.cpu07.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu07.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu07.dtb

[system.cpu07.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu07.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu07.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu07.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[29]

[system.cpu07.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu07.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu07.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu07.icache_port
mem_side=system.membus.slave[26]

[system.cpu07.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu07.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu07.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu07.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu07.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu07.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu07.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu07.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu07.itb.walker

[system.cpu07.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu07.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu07.itb

[system.cpu07.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu07.itb.stage2_mmu.stage2_tlb.walker

[system.cpu07.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu07.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[28]

[system.cpu07.tracer]
type=ExeTracer
eventq_index=0

[system.cpu08]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=8
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu08.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu08.interrupts
isa=system.cpu08.isa
itb=system.cpu08.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu08.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu08.dcache.cpu_side
icache_port=system.cpu08.icache.cpu_side

[system.cpu08.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu08.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu08.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu08.dcache_port
mem_side=system.membus.slave[31]

[system.cpu08.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu08.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu08.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu08.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu08.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu08.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu08.dtb.walker

[system.cpu08.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu08.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu08.dtb

[system.cpu08.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu08.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu08.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu08.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[33]

[system.cpu08.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu08.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu08.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu08.icache_port
mem_side=system.membus.slave[30]

[system.cpu08.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu08.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu08.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu08.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu08.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu08.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu08.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu08.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu08.itb.walker

[system.cpu08.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu08.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu08.itb

[system.cpu08.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu08.itb.stage2_mmu.stage2_tlb.walker

[system.cpu08.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu08.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[32]

[system.cpu08.tracer]
type=ExeTracer
eventq_index=0

[system.cpu09]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=9
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu09.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu09.interrupts
isa=system.cpu09.isa
itb=system.cpu09.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu09.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu09.dcache.cpu_side
icache_port=system.cpu09.icache.cpu_side

[system.cpu09.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu09.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu09.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu09.dcache_port
mem_side=system.membus.slave[35]

[system.cpu09.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu09.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu09.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu09.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu09.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu09.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu09.dtb.walker

[system.cpu09.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu09.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu09.dtb

[system.cpu09.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu09.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu09.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu09.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[37]

[system.cpu09.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu09.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu09.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu09.icache_port
mem_side=system.membus.slave[34]

[system.cpu09.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu09.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu09.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu09.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu09.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu09.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu09.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu09.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu09.itb.walker

[system.cpu09.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu09.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu09.itb

[system.cpu09.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu09.itb.stage2_mmu.stage2_tlb.walker

[system.cpu09.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu09.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[36]

[system.cpu09.tracer]
type=ExeTracer
eventq_index=0

[system.cpu10]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=10
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu10.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu10.interrupts
isa=system.cpu10.isa
itb=system.cpu10.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu10.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu10.dcache.cpu_side
icache_port=system.cpu10.icache.cpu_side

[system.cpu10.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu10.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu10.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu10.dcache_port
mem_side=system.membus.slave[39]

[system.cpu10.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu10.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu10.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu10.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu10.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu10.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu10.dtb.walker

[system.cpu10.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu10.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu10.dtb

[system.cpu10.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu10.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu10.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu10.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[41]

[system.cpu10.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu10.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu10.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu10.icache_port
mem_side=system.membus.slave[38]

[system.cpu10.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu10.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu10.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu10.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu10.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu10.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu10.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu10.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu10.itb.walker

[system.cpu10.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu10.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu10.itb

[system.cpu10.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu10.itb.stage2_mmu.stage2_tlb.walker

[system.cpu10.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu10.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[40]

[system.cpu10.tracer]
type=ExeTracer
eventq_index=0

[system.cpu11]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=11
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu11.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu11.interrupts
isa=system.cpu11.isa
itb=system.cpu11.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu11.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu11.dcache.cpu_side
icache_port=system.cpu11.icache.cpu_side

[system.cpu11.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu11.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu11.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu11.dcache_port
mem_side=system.membus.slave[43]

[system.cpu11.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu11.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu11.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu11.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu11.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu11.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu11.dtb.walker

[system.cpu11.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu11.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu11.dtb

[system.cpu11.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu11.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu11.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu11.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[45]

[system.cpu11.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu11.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu11.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu11.icache_port
mem_side=system.membus.slave[42]

[system.cpu11.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu11.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu11.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu11.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu11.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu11.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu11.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu11.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu11.itb.walker

[system.cpu11.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu11.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu11.itb

[system.cpu11.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu11.itb.stage2_mmu.stage2_tlb.walker

[system.cpu11.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu11.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[44]

[system.cpu11.tracer]
type=ExeTracer
eventq_index=0

[system.cpu12]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=12
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu12.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu12.interrupts
isa=system.cpu12.isa
itb=system.cpu12.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu12.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu12.dcache.cpu_side
icache_port=system.cpu12.icache.cpu_side

[system.cpu12.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu12.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu12.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu12.dcache_port
mem_side=system.membus.slave[47]

[system.cpu12.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu12.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu12.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu12.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu12.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu12.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu12.dtb.walker

[system.cpu12.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu12.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu12.dtb

[system.cpu12.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu12.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu12.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu12.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[49]

[system.cpu12.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu12.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu12.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu12.icache_port
mem_side=system.membus.slave[46]

[system.cpu12.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu12.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu12.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu12.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu12.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu12.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu12.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu12.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu12.itb.walker

[system.cpu12.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu12.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu12.itb

[system.cpu12.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu12.itb.stage2_mmu.stage2_tlb.walker

[system.cpu12.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu12.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[48]

[system.cpu12.tracer]
type=ExeTracer
eventq_index=0

[system.cpu13]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=13
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu13.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu13.interrupts
isa=system.cpu13.isa
itb=system.cpu13.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu13.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu13.dcache.cpu_side
icache_port=system.cpu13.icache.cpu_side

[system.cpu13.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu13.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu13.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu13.dcache_port
mem_side=system.membus.slave[51]

[system.cpu13.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu13.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu13.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu13.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu13.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu13.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu13.dtb.walker

[system.cpu13.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu13.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu13.dtb

[system.cpu13.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu13.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu13.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu13.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[53]

[system.cpu13.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu13.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu13.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu13.icache_port
mem_side=system.membus.slave[50]

[system.cpu13.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu13.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu13.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu13.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu13.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu13.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu13.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu13.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu13.itb.walker

[system.cpu13.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu13.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu13.itb

[system.cpu13.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu13.itb.stage2_mmu.stage2_tlb.walker

[system.cpu13.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu13.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[52]

[system.cpu13.tracer]
type=ExeTracer
eventq_index=0

[system.cpu14]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=14
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu14.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu14.interrupts
isa=system.cpu14.isa
itb=system.cpu14.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu14.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu14.dcache.cpu_side
icache_port=system.cpu14.icache.cpu_side

[system.cpu14.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu14.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu14.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu14.dcache_port
mem_side=system.membus.slave[55]

[system.cpu14.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu14.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu14.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu14.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu14.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu14.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu14.dtb.walker

[system.cpu14.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu14.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu14.dtb

[system.cpu14.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu14.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu14.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu14.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[57]

[system.cpu14.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu14.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu14.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu14.icache_port
mem_side=system.membus.slave[54]

[system.cpu14.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu14.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu14.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu14.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu14.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu14.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu14.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu14.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu14.itb.walker

[system.cpu14.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu14.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu14.itb

[system.cpu14.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu14.itb.stage2_mmu.stage2_tlb.walker

[system.cpu14.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu14.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[56]

[system.cpu14.tracer]
type=ExeTracer
eventq_index=0

[system.cpu15]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=15
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu15.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu15.interrupts
isa=system.cpu15.isa
itb=system.cpu15.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu15.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu15.dcache.cpu_side
icache_port=system.cpu15.icache.cpu_side

[system.cpu15.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu15.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu15.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu15.dcache_port
mem_side=system.membus.slave[59]

[system.cpu15.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu15.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu15.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu15.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu15.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu15.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu15.dtb.walker

[system.cpu15.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu15.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu15.dtb

[system.cpu15.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu15.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu15.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu15.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[61]

[system.cpu15.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu15.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu15.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu15.icache_port
mem_side=system.membus.slave[58]

[system.cpu15.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu15.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu15.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu15.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu15.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu15.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu15.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu15.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu15.itb.walker

[system.cpu15.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu15.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu15.itb

[system.cpu15.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu15.itb.stage2_mmu.stage2_tlb.walker

[system.cpu15.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu15.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[60]

[system.cpu15.tracer]
type=ExeTracer
eventq_index=0

[system.cpu16]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer
branchPred=Null
checker=Null
clk_domain=system.cpu01.clk_domain
cpu_id=16
default_p_state=UNDEFINED
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu16.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu16.interrupts
isa=system.cpu16.isa
itb=system.cpu16.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu16.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu00.workload
dcache_port=system.cpu16.dcache.cpu_side
icache_port=system.cpu16.icache.cpu_side

[system.cpu16.dcache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu16.dcache.replacement_policy
response_latency=2
sequential_access=false
size=8192
system=system
tag_latency=2
tags=system.cpu16.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu16.dcache_port
mem_side=system.membus.slave[63]

[system.cpu16.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu16.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=1
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu16.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu16.dcache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=2
warmup_percentage=0

[system.cpu16.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=128
eventq_index=0
size=8192

[system.cpu16.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu16.dtb.walker

[system.cpu16.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu16.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu16.dtb

[system.cpu16.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu16.dtb.stage2_mmu.stage2_tlb.walker

[system.cpu16.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu16.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[65]

[system.cpu16.icache]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=39
clk_domain=system.cpu01.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
mshrs=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu16.icache.replacement_policy
response_latency=2
sequential_access=false
size=79872
system=system
tag_latency=2
tags=system.cpu16.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu16.icache_port
mem_side=system.membus.slave[62]

[system.cpu16.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu16.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=39
block_size=128
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.cpu16.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu16.icache.replacement_policy
sequential_access=false
size=79872
system=system
tag_latency=2
warmup_percentage=0

[system.cpu16.icache.tags.indexing_policy]
type=SetAssociative
assoc=39
entry_size=128
eventq_index=0
size=79872

[system.cpu16.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu16.isa]
type=ArmISA
decoderFlavour=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=1052678
id_aa64dfr1_el1=0
id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052672
id_aa64mmfr2_el1=0
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=0
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu16.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.cpu16.itb.walker

[system.cpu16.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.cpu16.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.cpu16.itb

[system.cpu16.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.cpu16.itb.stage2_mmu.stage2_tlb.walker

[system.cpu16.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.cpu16.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system
port=system.membus.slave[64]

[system.cpu16.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=417
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l2]
type=Cache
children=replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.l2.replacement_policy
response_latency=20
sequential_access=false
size=4194304
system=system
tag_latency=20
tags=system.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.tol2bus.master[0]
mem_side=system.membus.slave[1]

[system.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.l2.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=16
block_size=128
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
entry_size=128
eventq_index=0
indexing_policy=system.l2.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.l2.replacement_policy
sequential_access=false
size=4194304
system=system
tag_latency=20
warmup_percentage=0

[system.l2.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=128
eventq_index=0
size=4194304

[system.mem_ctrls0]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=0:137438953472:0:1048704
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[0]

[system.mem_ctrls1]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=0:137438953472:1:1048704
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[1]

[system.membus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=true
point_of_unification=true
power_model=
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
master=system.mem_ctrls0.port system.mem_ctrls1.port
slave=system.system_port system.l2.mem_side system.cpu01.icache.mem_side system.cpu01.dcache.mem_side system.cpu01.itb.walker.port system.cpu01.dtb.walker.port system.cpu02.icache.mem_side system.cpu02.dcache.mem_side system.cpu02.itb.walker.port system.cpu02.dtb.walker.port system.cpu03.icache.mem_side system.cpu03.dcache.mem_side system.cpu03.itb.walker.port system.cpu03.dtb.walker.port system.cpu04.icache.mem_side system.cpu04.dcache.mem_side system.cpu04.itb.walker.port system.cpu04.dtb.walker.port system.cpu05.icache.mem_side system.cpu05.dcache.mem_side system.cpu05.itb.walker.port system.cpu05.dtb.walker.port system.cpu06.icache.mem_side system.cpu06.dcache.mem_side system.cpu06.itb.walker.port system.cpu06.dtb.walker.port system.cpu07.icache.mem_side system.cpu07.dcache.mem_side system.cpu07.itb.walker.port system.cpu07.dtb.walker.port system.cpu08.icache.mem_side system.cpu08.dcache.mem_side system.cpu08.itb.walker.port system.cpu08.dtb.walker.port system.cpu09.icache.mem_side system.cpu09.dcache.mem_side system.cpu09.itb.walker.port system.cpu09.dtb.walker.port system.cpu10.icache.mem_side system.cpu10.dcache.mem_side system.cpu10.itb.walker.port system.cpu10.dtb.walker.port system.cpu11.icache.mem_side system.cpu11.dcache.mem_side system.cpu11.itb.walker.port system.cpu11.dtb.walker.port system.cpu12.icache.mem_side system.cpu12.dcache.mem_side system.cpu12.itb.walker.port system.cpu12.dtb.walker.port system.cpu13.icache.mem_side system.cpu13.dcache.mem_side system.cpu13.itb.walker.port system.cpu13.dtb.walker.port system.cpu14.icache.mem_side system.cpu14.dcache.mem_side system.cpu14.itb.walker.port system.cpu14.dtb.walker.port system.cpu15.icache.mem_side system.cpu15.dcache.mem_side system.cpu15.itb.walker.port system.cpu15.dtb.walker.port system.cpu16.icache.mem_side system.cpu16.dcache.mem_side system.cpu16.itb.walker.port system.cpu16.dtb.walker.port

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=/users/yangzhou/gem5/sgx_nic/m5out/DerivO3CPU_dpi-queue_4MB/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=/users/yangzhou/gem5/sgx_nic/m5out/DerivO3CPU_dpi-queue_4MB/fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=/users/yangzhou/gem5/sgx_nic/m5out/DerivO3CPU_dpi-queue_4MB/fs/tmp

[system.redirect_paths3]
type=RedirectPath
app_path=/lib
eventq_index=0
host_paths=/usr/aarch64-linux-gnu/lib

[system.switch_cpus00]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus00.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus00.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus00.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu00.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus00.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus00.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus00.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus00.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus00.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus00.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus00.dtb.walker

[system.switch_cpus00.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus00.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus00.dtb

[system.switch_cpus00.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus00.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus00.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus00.fuPool.FUList0 system.switch_cpus00.fuPool.FUList1 system.switch_cpus00.fuPool.FUList2 system.switch_cpus00.fuPool.FUList3 system.switch_cpus00.fuPool.FUList4 system.switch_cpus00.fuPool.FUList5 system.switch_cpus00.fuPool.FUList6 system.switch_cpus00.fuPool.FUList7 system.switch_cpus00.fuPool.FUList8 system.switch_cpus00.fuPool.FUList9
eventq_index=0

[system.switch_cpus00.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList0.opList

[system.switch_cpus00.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList1.opList0 system.switch_cpus00.fuPool.FUList1.opList1

[system.switch_cpus00.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus00.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus00.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList2.opList0 system.switch_cpus00.fuPool.FUList2.opList1 system.switch_cpus00.fuPool.FUList2.opList2

[system.switch_cpus00.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus00.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus00.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus00.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList3.opList0 system.switch_cpus00.fuPool.FUList3.opList1 system.switch_cpus00.fuPool.FUList3.opList2 system.switch_cpus00.fuPool.FUList3.opList3 system.switch_cpus00.fuPool.FUList3.opList4

[system.switch_cpus00.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus00.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus00.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus00.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus00.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus00.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList4.opList0 system.switch_cpus00.fuPool.FUList4.opList1

[system.switch_cpus00.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList5.opList00 system.switch_cpus00.fuPool.FUList5.opList01 system.switch_cpus00.fuPool.FUList5.opList02 system.switch_cpus00.fuPool.FUList5.opList03 system.switch_cpus00.fuPool.FUList5.opList04 system.switch_cpus00.fuPool.FUList5.opList05 system.switch_cpus00.fuPool.FUList5.opList06 system.switch_cpus00.fuPool.FUList5.opList07 system.switch_cpus00.fuPool.FUList5.opList08 system.switch_cpus00.fuPool.FUList5.opList09 system.switch_cpus00.fuPool.FUList5.opList10 system.switch_cpus00.fuPool.FUList5.opList11 system.switch_cpus00.fuPool.FUList5.opList12 system.switch_cpus00.fuPool.FUList5.opList13 system.switch_cpus00.fuPool.FUList5.opList14 system.switch_cpus00.fuPool.FUList5.opList15 system.switch_cpus00.fuPool.FUList5.opList16 system.switch_cpus00.fuPool.FUList5.opList17 system.switch_cpus00.fuPool.FUList5.opList18 system.switch_cpus00.fuPool.FUList5.opList19 system.switch_cpus00.fuPool.FUList5.opList20 system.switch_cpus00.fuPool.FUList5.opList21 system.switch_cpus00.fuPool.FUList5.opList22 system.switch_cpus00.fuPool.FUList5.opList23 system.switch_cpus00.fuPool.FUList5.opList24 system.switch_cpus00.fuPool.FUList5.opList25

[system.switch_cpus00.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList6.opList

[system.switch_cpus00.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList7.opList0 system.switch_cpus00.fuPool.FUList7.opList1

[system.switch_cpus00.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList8.opList0 system.switch_cpus00.fuPool.FUList8.opList1 system.switch_cpus00.fuPool.FUList8.opList2 system.switch_cpus00.fuPool.FUList8.opList3

[system.switch_cpus00.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus00.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus00.fuPool.FUList9.opList

[system.switch_cpus00.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus00.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus00.itb.walker

[system.switch_cpus00.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus00.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus00.itb

[system.switch_cpus00.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus00.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus00.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus01]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus01.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus01.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus01.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu01.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus01.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus01.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus01.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus01.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus01.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus01.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus01.dtb.walker

[system.switch_cpus01.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus01.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus01.dtb

[system.switch_cpus01.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus01.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus01.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus01.fuPool.FUList0 system.switch_cpus01.fuPool.FUList1 system.switch_cpus01.fuPool.FUList2 system.switch_cpus01.fuPool.FUList3 system.switch_cpus01.fuPool.FUList4 system.switch_cpus01.fuPool.FUList5 system.switch_cpus01.fuPool.FUList6 system.switch_cpus01.fuPool.FUList7 system.switch_cpus01.fuPool.FUList8 system.switch_cpus01.fuPool.FUList9
eventq_index=0

[system.switch_cpus01.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList0.opList

[system.switch_cpus01.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList1.opList0 system.switch_cpus01.fuPool.FUList1.opList1

[system.switch_cpus01.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus01.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus01.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList2.opList0 system.switch_cpus01.fuPool.FUList2.opList1 system.switch_cpus01.fuPool.FUList2.opList2

[system.switch_cpus01.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus01.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus01.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus01.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList3.opList0 system.switch_cpus01.fuPool.FUList3.opList1 system.switch_cpus01.fuPool.FUList3.opList2 system.switch_cpus01.fuPool.FUList3.opList3 system.switch_cpus01.fuPool.FUList3.opList4

[system.switch_cpus01.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus01.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus01.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus01.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus01.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus01.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList4.opList0 system.switch_cpus01.fuPool.FUList4.opList1

[system.switch_cpus01.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList5.opList00 system.switch_cpus01.fuPool.FUList5.opList01 system.switch_cpus01.fuPool.FUList5.opList02 system.switch_cpus01.fuPool.FUList5.opList03 system.switch_cpus01.fuPool.FUList5.opList04 system.switch_cpus01.fuPool.FUList5.opList05 system.switch_cpus01.fuPool.FUList5.opList06 system.switch_cpus01.fuPool.FUList5.opList07 system.switch_cpus01.fuPool.FUList5.opList08 system.switch_cpus01.fuPool.FUList5.opList09 system.switch_cpus01.fuPool.FUList5.opList10 system.switch_cpus01.fuPool.FUList5.opList11 system.switch_cpus01.fuPool.FUList5.opList12 system.switch_cpus01.fuPool.FUList5.opList13 system.switch_cpus01.fuPool.FUList5.opList14 system.switch_cpus01.fuPool.FUList5.opList15 system.switch_cpus01.fuPool.FUList5.opList16 system.switch_cpus01.fuPool.FUList5.opList17 system.switch_cpus01.fuPool.FUList5.opList18 system.switch_cpus01.fuPool.FUList5.opList19 system.switch_cpus01.fuPool.FUList5.opList20 system.switch_cpus01.fuPool.FUList5.opList21 system.switch_cpus01.fuPool.FUList5.opList22 system.switch_cpus01.fuPool.FUList5.opList23 system.switch_cpus01.fuPool.FUList5.opList24 system.switch_cpus01.fuPool.FUList5.opList25

[system.switch_cpus01.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList6.opList

[system.switch_cpus01.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList7.opList0 system.switch_cpus01.fuPool.FUList7.opList1

[system.switch_cpus01.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList8.opList0 system.switch_cpus01.fuPool.FUList8.opList1 system.switch_cpus01.fuPool.FUList8.opList2 system.switch_cpus01.fuPool.FUList8.opList3

[system.switch_cpus01.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus01.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus01.fuPool.FUList9.opList

[system.switch_cpus01.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus01.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus01.itb.walker

[system.switch_cpus01.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus01.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus01.itb

[system.switch_cpus01.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus01.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus01.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus02]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus02.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus02.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus02.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu02.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus02.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus02.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus02.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus02.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus02.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus02.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus02.dtb.walker

[system.switch_cpus02.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus02.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus02.dtb

[system.switch_cpus02.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus02.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus02.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus02.fuPool.FUList0 system.switch_cpus02.fuPool.FUList1 system.switch_cpus02.fuPool.FUList2 system.switch_cpus02.fuPool.FUList3 system.switch_cpus02.fuPool.FUList4 system.switch_cpus02.fuPool.FUList5 system.switch_cpus02.fuPool.FUList6 system.switch_cpus02.fuPool.FUList7 system.switch_cpus02.fuPool.FUList8 system.switch_cpus02.fuPool.FUList9
eventq_index=0

[system.switch_cpus02.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList0.opList

[system.switch_cpus02.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList1.opList0 system.switch_cpus02.fuPool.FUList1.opList1

[system.switch_cpus02.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus02.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus02.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList2.opList0 system.switch_cpus02.fuPool.FUList2.opList1 system.switch_cpus02.fuPool.FUList2.opList2

[system.switch_cpus02.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus02.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus02.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus02.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList3.opList0 system.switch_cpus02.fuPool.FUList3.opList1 system.switch_cpus02.fuPool.FUList3.opList2 system.switch_cpus02.fuPool.FUList3.opList3 system.switch_cpus02.fuPool.FUList3.opList4

[system.switch_cpus02.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus02.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus02.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus02.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus02.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus02.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList4.opList0 system.switch_cpus02.fuPool.FUList4.opList1

[system.switch_cpus02.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList5.opList00 system.switch_cpus02.fuPool.FUList5.opList01 system.switch_cpus02.fuPool.FUList5.opList02 system.switch_cpus02.fuPool.FUList5.opList03 system.switch_cpus02.fuPool.FUList5.opList04 system.switch_cpus02.fuPool.FUList5.opList05 system.switch_cpus02.fuPool.FUList5.opList06 system.switch_cpus02.fuPool.FUList5.opList07 system.switch_cpus02.fuPool.FUList5.opList08 system.switch_cpus02.fuPool.FUList5.opList09 system.switch_cpus02.fuPool.FUList5.opList10 system.switch_cpus02.fuPool.FUList5.opList11 system.switch_cpus02.fuPool.FUList5.opList12 system.switch_cpus02.fuPool.FUList5.opList13 system.switch_cpus02.fuPool.FUList5.opList14 system.switch_cpus02.fuPool.FUList5.opList15 system.switch_cpus02.fuPool.FUList5.opList16 system.switch_cpus02.fuPool.FUList5.opList17 system.switch_cpus02.fuPool.FUList5.opList18 system.switch_cpus02.fuPool.FUList5.opList19 system.switch_cpus02.fuPool.FUList5.opList20 system.switch_cpus02.fuPool.FUList5.opList21 system.switch_cpus02.fuPool.FUList5.opList22 system.switch_cpus02.fuPool.FUList5.opList23 system.switch_cpus02.fuPool.FUList5.opList24 system.switch_cpus02.fuPool.FUList5.opList25

[system.switch_cpus02.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList6.opList

[system.switch_cpus02.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList7.opList0 system.switch_cpus02.fuPool.FUList7.opList1

[system.switch_cpus02.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList8.opList0 system.switch_cpus02.fuPool.FUList8.opList1 system.switch_cpus02.fuPool.FUList8.opList2 system.switch_cpus02.fuPool.FUList8.opList3

[system.switch_cpus02.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus02.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus02.fuPool.FUList9.opList

[system.switch_cpus02.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus02.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus02.itb.walker

[system.switch_cpus02.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus02.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus02.itb

[system.switch_cpus02.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus02.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus02.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus03]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus03.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus03.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus03.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu03.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus03.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus03.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus03.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus03.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus03.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus03.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus03.dtb.walker

[system.switch_cpus03.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus03.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus03.dtb

[system.switch_cpus03.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus03.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus03.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus03.fuPool.FUList0 system.switch_cpus03.fuPool.FUList1 system.switch_cpus03.fuPool.FUList2 system.switch_cpus03.fuPool.FUList3 system.switch_cpus03.fuPool.FUList4 system.switch_cpus03.fuPool.FUList5 system.switch_cpus03.fuPool.FUList6 system.switch_cpus03.fuPool.FUList7 system.switch_cpus03.fuPool.FUList8 system.switch_cpus03.fuPool.FUList9
eventq_index=0

[system.switch_cpus03.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList0.opList

[system.switch_cpus03.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList1.opList0 system.switch_cpus03.fuPool.FUList1.opList1

[system.switch_cpus03.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus03.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus03.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList2.opList0 system.switch_cpus03.fuPool.FUList2.opList1 system.switch_cpus03.fuPool.FUList2.opList2

[system.switch_cpus03.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus03.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus03.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus03.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList3.opList0 system.switch_cpus03.fuPool.FUList3.opList1 system.switch_cpus03.fuPool.FUList3.opList2 system.switch_cpus03.fuPool.FUList3.opList3 system.switch_cpus03.fuPool.FUList3.opList4

[system.switch_cpus03.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus03.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus03.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus03.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus03.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus03.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList4.opList0 system.switch_cpus03.fuPool.FUList4.opList1

[system.switch_cpus03.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList5.opList00 system.switch_cpus03.fuPool.FUList5.opList01 system.switch_cpus03.fuPool.FUList5.opList02 system.switch_cpus03.fuPool.FUList5.opList03 system.switch_cpus03.fuPool.FUList5.opList04 system.switch_cpus03.fuPool.FUList5.opList05 system.switch_cpus03.fuPool.FUList5.opList06 system.switch_cpus03.fuPool.FUList5.opList07 system.switch_cpus03.fuPool.FUList5.opList08 system.switch_cpus03.fuPool.FUList5.opList09 system.switch_cpus03.fuPool.FUList5.opList10 system.switch_cpus03.fuPool.FUList5.opList11 system.switch_cpus03.fuPool.FUList5.opList12 system.switch_cpus03.fuPool.FUList5.opList13 system.switch_cpus03.fuPool.FUList5.opList14 system.switch_cpus03.fuPool.FUList5.opList15 system.switch_cpus03.fuPool.FUList5.opList16 system.switch_cpus03.fuPool.FUList5.opList17 system.switch_cpus03.fuPool.FUList5.opList18 system.switch_cpus03.fuPool.FUList5.opList19 system.switch_cpus03.fuPool.FUList5.opList20 system.switch_cpus03.fuPool.FUList5.opList21 system.switch_cpus03.fuPool.FUList5.opList22 system.switch_cpus03.fuPool.FUList5.opList23 system.switch_cpus03.fuPool.FUList5.opList24 system.switch_cpus03.fuPool.FUList5.opList25

[system.switch_cpus03.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList6.opList

[system.switch_cpus03.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList7.opList0 system.switch_cpus03.fuPool.FUList7.opList1

[system.switch_cpus03.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList8.opList0 system.switch_cpus03.fuPool.FUList8.opList1 system.switch_cpus03.fuPool.FUList8.opList2 system.switch_cpus03.fuPool.FUList8.opList3

[system.switch_cpus03.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus03.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus03.fuPool.FUList9.opList

[system.switch_cpus03.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus03.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus03.itb.walker

[system.switch_cpus03.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus03.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus03.itb

[system.switch_cpus03.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus03.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus03.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus04]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus04.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=4
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus04.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus04.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu04.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus04.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus04.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus04.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus04.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus04.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus04.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus04.dtb.walker

[system.switch_cpus04.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus04.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus04.dtb

[system.switch_cpus04.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus04.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus04.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus04.fuPool.FUList0 system.switch_cpus04.fuPool.FUList1 system.switch_cpus04.fuPool.FUList2 system.switch_cpus04.fuPool.FUList3 system.switch_cpus04.fuPool.FUList4 system.switch_cpus04.fuPool.FUList5 system.switch_cpus04.fuPool.FUList6 system.switch_cpus04.fuPool.FUList7 system.switch_cpus04.fuPool.FUList8 system.switch_cpus04.fuPool.FUList9
eventq_index=0

[system.switch_cpus04.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList0.opList

[system.switch_cpus04.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList1.opList0 system.switch_cpus04.fuPool.FUList1.opList1

[system.switch_cpus04.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus04.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus04.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList2.opList0 system.switch_cpus04.fuPool.FUList2.opList1 system.switch_cpus04.fuPool.FUList2.opList2

[system.switch_cpus04.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus04.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus04.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus04.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList3.opList0 system.switch_cpus04.fuPool.FUList3.opList1 system.switch_cpus04.fuPool.FUList3.opList2 system.switch_cpus04.fuPool.FUList3.opList3 system.switch_cpus04.fuPool.FUList3.opList4

[system.switch_cpus04.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus04.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus04.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus04.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus04.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus04.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList4.opList0 system.switch_cpus04.fuPool.FUList4.opList1

[system.switch_cpus04.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList5.opList00 system.switch_cpus04.fuPool.FUList5.opList01 system.switch_cpus04.fuPool.FUList5.opList02 system.switch_cpus04.fuPool.FUList5.opList03 system.switch_cpus04.fuPool.FUList5.opList04 system.switch_cpus04.fuPool.FUList5.opList05 system.switch_cpus04.fuPool.FUList5.opList06 system.switch_cpus04.fuPool.FUList5.opList07 system.switch_cpus04.fuPool.FUList5.opList08 system.switch_cpus04.fuPool.FUList5.opList09 system.switch_cpus04.fuPool.FUList5.opList10 system.switch_cpus04.fuPool.FUList5.opList11 system.switch_cpus04.fuPool.FUList5.opList12 system.switch_cpus04.fuPool.FUList5.opList13 system.switch_cpus04.fuPool.FUList5.opList14 system.switch_cpus04.fuPool.FUList5.opList15 system.switch_cpus04.fuPool.FUList5.opList16 system.switch_cpus04.fuPool.FUList5.opList17 system.switch_cpus04.fuPool.FUList5.opList18 system.switch_cpus04.fuPool.FUList5.opList19 system.switch_cpus04.fuPool.FUList5.opList20 system.switch_cpus04.fuPool.FUList5.opList21 system.switch_cpus04.fuPool.FUList5.opList22 system.switch_cpus04.fuPool.FUList5.opList23 system.switch_cpus04.fuPool.FUList5.opList24 system.switch_cpus04.fuPool.FUList5.opList25

[system.switch_cpus04.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList6.opList

[system.switch_cpus04.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList7.opList0 system.switch_cpus04.fuPool.FUList7.opList1

[system.switch_cpus04.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList8.opList0 system.switch_cpus04.fuPool.FUList8.opList1 system.switch_cpus04.fuPool.FUList8.opList2 system.switch_cpus04.fuPool.FUList8.opList3

[system.switch_cpus04.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus04.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus04.fuPool.FUList9.opList

[system.switch_cpus04.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus04.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus04.itb.walker

[system.switch_cpus04.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus04.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus04.itb

[system.switch_cpus04.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus04.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus04.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus05]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus05.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=5
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus05.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus05.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu05.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus05.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus05.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus05.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus05.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus05.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus05.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus05.dtb.walker

[system.switch_cpus05.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus05.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus05.dtb

[system.switch_cpus05.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus05.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus05.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus05.fuPool.FUList0 system.switch_cpus05.fuPool.FUList1 system.switch_cpus05.fuPool.FUList2 system.switch_cpus05.fuPool.FUList3 system.switch_cpus05.fuPool.FUList4 system.switch_cpus05.fuPool.FUList5 system.switch_cpus05.fuPool.FUList6 system.switch_cpus05.fuPool.FUList7 system.switch_cpus05.fuPool.FUList8 system.switch_cpus05.fuPool.FUList9
eventq_index=0

[system.switch_cpus05.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList0.opList

[system.switch_cpus05.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList1.opList0 system.switch_cpus05.fuPool.FUList1.opList1

[system.switch_cpus05.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus05.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus05.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList2.opList0 system.switch_cpus05.fuPool.FUList2.opList1 system.switch_cpus05.fuPool.FUList2.opList2

[system.switch_cpus05.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus05.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus05.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus05.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList3.opList0 system.switch_cpus05.fuPool.FUList3.opList1 system.switch_cpus05.fuPool.FUList3.opList2 system.switch_cpus05.fuPool.FUList3.opList3 system.switch_cpus05.fuPool.FUList3.opList4

[system.switch_cpus05.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus05.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus05.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus05.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus05.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus05.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList4.opList0 system.switch_cpus05.fuPool.FUList4.opList1

[system.switch_cpus05.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList5.opList00 system.switch_cpus05.fuPool.FUList5.opList01 system.switch_cpus05.fuPool.FUList5.opList02 system.switch_cpus05.fuPool.FUList5.opList03 system.switch_cpus05.fuPool.FUList5.opList04 system.switch_cpus05.fuPool.FUList5.opList05 system.switch_cpus05.fuPool.FUList5.opList06 system.switch_cpus05.fuPool.FUList5.opList07 system.switch_cpus05.fuPool.FUList5.opList08 system.switch_cpus05.fuPool.FUList5.opList09 system.switch_cpus05.fuPool.FUList5.opList10 system.switch_cpus05.fuPool.FUList5.opList11 system.switch_cpus05.fuPool.FUList5.opList12 system.switch_cpus05.fuPool.FUList5.opList13 system.switch_cpus05.fuPool.FUList5.opList14 system.switch_cpus05.fuPool.FUList5.opList15 system.switch_cpus05.fuPool.FUList5.opList16 system.switch_cpus05.fuPool.FUList5.opList17 system.switch_cpus05.fuPool.FUList5.opList18 system.switch_cpus05.fuPool.FUList5.opList19 system.switch_cpus05.fuPool.FUList5.opList20 system.switch_cpus05.fuPool.FUList5.opList21 system.switch_cpus05.fuPool.FUList5.opList22 system.switch_cpus05.fuPool.FUList5.opList23 system.switch_cpus05.fuPool.FUList5.opList24 system.switch_cpus05.fuPool.FUList5.opList25

[system.switch_cpus05.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList6.opList

[system.switch_cpus05.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList7.opList0 system.switch_cpus05.fuPool.FUList7.opList1

[system.switch_cpus05.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList8.opList0 system.switch_cpus05.fuPool.FUList8.opList1 system.switch_cpus05.fuPool.FUList8.opList2 system.switch_cpus05.fuPool.FUList8.opList3

[system.switch_cpus05.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus05.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus05.fuPool.FUList9.opList

[system.switch_cpus05.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus05.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus05.itb.walker

[system.switch_cpus05.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus05.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus05.itb

[system.switch_cpus05.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus05.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus05.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus06]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus06.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=6
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus06.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus06.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu06.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus06.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus06.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus06.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus06.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus06.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus06.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus06.dtb.walker

[system.switch_cpus06.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus06.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus06.dtb

[system.switch_cpus06.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus06.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus06.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus06.fuPool.FUList0 system.switch_cpus06.fuPool.FUList1 system.switch_cpus06.fuPool.FUList2 system.switch_cpus06.fuPool.FUList3 system.switch_cpus06.fuPool.FUList4 system.switch_cpus06.fuPool.FUList5 system.switch_cpus06.fuPool.FUList6 system.switch_cpus06.fuPool.FUList7 system.switch_cpus06.fuPool.FUList8 system.switch_cpus06.fuPool.FUList9
eventq_index=0

[system.switch_cpus06.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList0.opList

[system.switch_cpus06.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList1.opList0 system.switch_cpus06.fuPool.FUList1.opList1

[system.switch_cpus06.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus06.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus06.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList2.opList0 system.switch_cpus06.fuPool.FUList2.opList1 system.switch_cpus06.fuPool.FUList2.opList2

[system.switch_cpus06.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus06.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus06.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus06.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList3.opList0 system.switch_cpus06.fuPool.FUList3.opList1 system.switch_cpus06.fuPool.FUList3.opList2 system.switch_cpus06.fuPool.FUList3.opList3 system.switch_cpus06.fuPool.FUList3.opList4

[system.switch_cpus06.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus06.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus06.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus06.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus06.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus06.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList4.opList0 system.switch_cpus06.fuPool.FUList4.opList1

[system.switch_cpus06.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList5.opList00 system.switch_cpus06.fuPool.FUList5.opList01 system.switch_cpus06.fuPool.FUList5.opList02 system.switch_cpus06.fuPool.FUList5.opList03 system.switch_cpus06.fuPool.FUList5.opList04 system.switch_cpus06.fuPool.FUList5.opList05 system.switch_cpus06.fuPool.FUList5.opList06 system.switch_cpus06.fuPool.FUList5.opList07 system.switch_cpus06.fuPool.FUList5.opList08 system.switch_cpus06.fuPool.FUList5.opList09 system.switch_cpus06.fuPool.FUList5.opList10 system.switch_cpus06.fuPool.FUList5.opList11 system.switch_cpus06.fuPool.FUList5.opList12 system.switch_cpus06.fuPool.FUList5.opList13 system.switch_cpus06.fuPool.FUList5.opList14 system.switch_cpus06.fuPool.FUList5.opList15 system.switch_cpus06.fuPool.FUList5.opList16 system.switch_cpus06.fuPool.FUList5.opList17 system.switch_cpus06.fuPool.FUList5.opList18 system.switch_cpus06.fuPool.FUList5.opList19 system.switch_cpus06.fuPool.FUList5.opList20 system.switch_cpus06.fuPool.FUList5.opList21 system.switch_cpus06.fuPool.FUList5.opList22 system.switch_cpus06.fuPool.FUList5.opList23 system.switch_cpus06.fuPool.FUList5.opList24 system.switch_cpus06.fuPool.FUList5.opList25

[system.switch_cpus06.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList6.opList

[system.switch_cpus06.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList7.opList0 system.switch_cpus06.fuPool.FUList7.opList1

[system.switch_cpus06.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList8.opList0 system.switch_cpus06.fuPool.FUList8.opList1 system.switch_cpus06.fuPool.FUList8.opList2 system.switch_cpus06.fuPool.FUList8.opList3

[system.switch_cpus06.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus06.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus06.fuPool.FUList9.opList

[system.switch_cpus06.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus06.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus06.itb.walker

[system.switch_cpus06.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus06.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus06.itb

[system.switch_cpus06.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus06.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus06.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus07]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus07.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=7
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus07.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus07.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu07.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus07.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus07.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus07.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus07.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus07.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus07.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus07.dtb.walker

[system.switch_cpus07.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus07.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus07.dtb

[system.switch_cpus07.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus07.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus07.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus07.fuPool.FUList0 system.switch_cpus07.fuPool.FUList1 system.switch_cpus07.fuPool.FUList2 system.switch_cpus07.fuPool.FUList3 system.switch_cpus07.fuPool.FUList4 system.switch_cpus07.fuPool.FUList5 system.switch_cpus07.fuPool.FUList6 system.switch_cpus07.fuPool.FUList7 system.switch_cpus07.fuPool.FUList8 system.switch_cpus07.fuPool.FUList9
eventq_index=0

[system.switch_cpus07.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList0.opList

[system.switch_cpus07.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList1.opList0 system.switch_cpus07.fuPool.FUList1.opList1

[system.switch_cpus07.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus07.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus07.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList2.opList0 system.switch_cpus07.fuPool.FUList2.opList1 system.switch_cpus07.fuPool.FUList2.opList2

[system.switch_cpus07.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus07.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus07.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus07.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList3.opList0 system.switch_cpus07.fuPool.FUList3.opList1 system.switch_cpus07.fuPool.FUList3.opList2 system.switch_cpus07.fuPool.FUList3.opList3 system.switch_cpus07.fuPool.FUList3.opList4

[system.switch_cpus07.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus07.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus07.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus07.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus07.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus07.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList4.opList0 system.switch_cpus07.fuPool.FUList4.opList1

[system.switch_cpus07.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList5.opList00 system.switch_cpus07.fuPool.FUList5.opList01 system.switch_cpus07.fuPool.FUList5.opList02 system.switch_cpus07.fuPool.FUList5.opList03 system.switch_cpus07.fuPool.FUList5.opList04 system.switch_cpus07.fuPool.FUList5.opList05 system.switch_cpus07.fuPool.FUList5.opList06 system.switch_cpus07.fuPool.FUList5.opList07 system.switch_cpus07.fuPool.FUList5.opList08 system.switch_cpus07.fuPool.FUList5.opList09 system.switch_cpus07.fuPool.FUList5.opList10 system.switch_cpus07.fuPool.FUList5.opList11 system.switch_cpus07.fuPool.FUList5.opList12 system.switch_cpus07.fuPool.FUList5.opList13 system.switch_cpus07.fuPool.FUList5.opList14 system.switch_cpus07.fuPool.FUList5.opList15 system.switch_cpus07.fuPool.FUList5.opList16 system.switch_cpus07.fuPool.FUList5.opList17 system.switch_cpus07.fuPool.FUList5.opList18 system.switch_cpus07.fuPool.FUList5.opList19 system.switch_cpus07.fuPool.FUList5.opList20 system.switch_cpus07.fuPool.FUList5.opList21 system.switch_cpus07.fuPool.FUList5.opList22 system.switch_cpus07.fuPool.FUList5.opList23 system.switch_cpus07.fuPool.FUList5.opList24 system.switch_cpus07.fuPool.FUList5.opList25

[system.switch_cpus07.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList6.opList

[system.switch_cpus07.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList7.opList0 system.switch_cpus07.fuPool.FUList7.opList1

[system.switch_cpus07.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList8.opList0 system.switch_cpus07.fuPool.FUList8.opList1 system.switch_cpus07.fuPool.FUList8.opList2 system.switch_cpus07.fuPool.FUList8.opList3

[system.switch_cpus07.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus07.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus07.fuPool.FUList9.opList

[system.switch_cpus07.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus07.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus07.itb.walker

[system.switch_cpus07.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus07.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus07.itb

[system.switch_cpus07.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus07.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus07.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus08]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus08.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=8
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus08.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus08.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu08.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus08.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus08.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus08.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus08.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus08.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus08.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus08.dtb.walker

[system.switch_cpus08.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus08.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus08.dtb

[system.switch_cpus08.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus08.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus08.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus08.fuPool.FUList0 system.switch_cpus08.fuPool.FUList1 system.switch_cpus08.fuPool.FUList2 system.switch_cpus08.fuPool.FUList3 system.switch_cpus08.fuPool.FUList4 system.switch_cpus08.fuPool.FUList5 system.switch_cpus08.fuPool.FUList6 system.switch_cpus08.fuPool.FUList7 system.switch_cpus08.fuPool.FUList8 system.switch_cpus08.fuPool.FUList9
eventq_index=0

[system.switch_cpus08.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList0.opList

[system.switch_cpus08.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList1.opList0 system.switch_cpus08.fuPool.FUList1.opList1

[system.switch_cpus08.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus08.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus08.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList2.opList0 system.switch_cpus08.fuPool.FUList2.opList1 system.switch_cpus08.fuPool.FUList2.opList2

[system.switch_cpus08.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus08.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus08.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus08.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList3.opList0 system.switch_cpus08.fuPool.FUList3.opList1 system.switch_cpus08.fuPool.FUList3.opList2 system.switch_cpus08.fuPool.FUList3.opList3 system.switch_cpus08.fuPool.FUList3.opList4

[system.switch_cpus08.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus08.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus08.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus08.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus08.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus08.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList4.opList0 system.switch_cpus08.fuPool.FUList4.opList1

[system.switch_cpus08.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList5.opList00 system.switch_cpus08.fuPool.FUList5.opList01 system.switch_cpus08.fuPool.FUList5.opList02 system.switch_cpus08.fuPool.FUList5.opList03 system.switch_cpus08.fuPool.FUList5.opList04 system.switch_cpus08.fuPool.FUList5.opList05 system.switch_cpus08.fuPool.FUList5.opList06 system.switch_cpus08.fuPool.FUList5.opList07 system.switch_cpus08.fuPool.FUList5.opList08 system.switch_cpus08.fuPool.FUList5.opList09 system.switch_cpus08.fuPool.FUList5.opList10 system.switch_cpus08.fuPool.FUList5.opList11 system.switch_cpus08.fuPool.FUList5.opList12 system.switch_cpus08.fuPool.FUList5.opList13 system.switch_cpus08.fuPool.FUList5.opList14 system.switch_cpus08.fuPool.FUList5.opList15 system.switch_cpus08.fuPool.FUList5.opList16 system.switch_cpus08.fuPool.FUList5.opList17 system.switch_cpus08.fuPool.FUList5.opList18 system.switch_cpus08.fuPool.FUList5.opList19 system.switch_cpus08.fuPool.FUList5.opList20 system.switch_cpus08.fuPool.FUList5.opList21 system.switch_cpus08.fuPool.FUList5.opList22 system.switch_cpus08.fuPool.FUList5.opList23 system.switch_cpus08.fuPool.FUList5.opList24 system.switch_cpus08.fuPool.FUList5.opList25

[system.switch_cpus08.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList6.opList

[system.switch_cpus08.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList7.opList0 system.switch_cpus08.fuPool.FUList7.opList1

[system.switch_cpus08.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList8.opList0 system.switch_cpus08.fuPool.FUList8.opList1 system.switch_cpus08.fuPool.FUList8.opList2 system.switch_cpus08.fuPool.FUList8.opList3

[system.switch_cpus08.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus08.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus08.fuPool.FUList9.opList

[system.switch_cpus08.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus08.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus08.itb.walker

[system.switch_cpus08.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus08.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus08.itb

[system.switch_cpus08.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus08.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus08.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus09]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus09.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=9
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus09.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus09.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu09.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus09.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus09.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus09.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus09.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus09.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus09.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus09.dtb.walker

[system.switch_cpus09.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus09.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus09.dtb

[system.switch_cpus09.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus09.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus09.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus09.fuPool.FUList0 system.switch_cpus09.fuPool.FUList1 system.switch_cpus09.fuPool.FUList2 system.switch_cpus09.fuPool.FUList3 system.switch_cpus09.fuPool.FUList4 system.switch_cpus09.fuPool.FUList5 system.switch_cpus09.fuPool.FUList6 system.switch_cpus09.fuPool.FUList7 system.switch_cpus09.fuPool.FUList8 system.switch_cpus09.fuPool.FUList9
eventq_index=0

[system.switch_cpus09.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList0.opList

[system.switch_cpus09.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList1.opList0 system.switch_cpus09.fuPool.FUList1.opList1

[system.switch_cpus09.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus09.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus09.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList2.opList0 system.switch_cpus09.fuPool.FUList2.opList1 system.switch_cpus09.fuPool.FUList2.opList2

[system.switch_cpus09.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus09.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus09.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus09.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList3.opList0 system.switch_cpus09.fuPool.FUList3.opList1 system.switch_cpus09.fuPool.FUList3.opList2 system.switch_cpus09.fuPool.FUList3.opList3 system.switch_cpus09.fuPool.FUList3.opList4

[system.switch_cpus09.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus09.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus09.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus09.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus09.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus09.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList4.opList0 system.switch_cpus09.fuPool.FUList4.opList1

[system.switch_cpus09.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList5.opList00 system.switch_cpus09.fuPool.FUList5.opList01 system.switch_cpus09.fuPool.FUList5.opList02 system.switch_cpus09.fuPool.FUList5.opList03 system.switch_cpus09.fuPool.FUList5.opList04 system.switch_cpus09.fuPool.FUList5.opList05 system.switch_cpus09.fuPool.FUList5.opList06 system.switch_cpus09.fuPool.FUList5.opList07 system.switch_cpus09.fuPool.FUList5.opList08 system.switch_cpus09.fuPool.FUList5.opList09 system.switch_cpus09.fuPool.FUList5.opList10 system.switch_cpus09.fuPool.FUList5.opList11 system.switch_cpus09.fuPool.FUList5.opList12 system.switch_cpus09.fuPool.FUList5.opList13 system.switch_cpus09.fuPool.FUList5.opList14 system.switch_cpus09.fuPool.FUList5.opList15 system.switch_cpus09.fuPool.FUList5.opList16 system.switch_cpus09.fuPool.FUList5.opList17 system.switch_cpus09.fuPool.FUList5.opList18 system.switch_cpus09.fuPool.FUList5.opList19 system.switch_cpus09.fuPool.FUList5.opList20 system.switch_cpus09.fuPool.FUList5.opList21 system.switch_cpus09.fuPool.FUList5.opList22 system.switch_cpus09.fuPool.FUList5.opList23 system.switch_cpus09.fuPool.FUList5.opList24 system.switch_cpus09.fuPool.FUList5.opList25

[system.switch_cpus09.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList6.opList

[system.switch_cpus09.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList7.opList0 system.switch_cpus09.fuPool.FUList7.opList1

[system.switch_cpus09.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList8.opList0 system.switch_cpus09.fuPool.FUList8.opList1 system.switch_cpus09.fuPool.FUList8.opList2 system.switch_cpus09.fuPool.FUList8.opList3

[system.switch_cpus09.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus09.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus09.fuPool.FUList9.opList

[system.switch_cpus09.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus09.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus09.itb.walker

[system.switch_cpus09.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus09.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus09.itb

[system.switch_cpus09.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus09.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus09.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus10]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus10.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=10
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus10.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus10.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu10.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus10.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus10.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus10.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus10.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus10.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus10.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus10.dtb.walker

[system.switch_cpus10.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus10.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus10.dtb

[system.switch_cpus10.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus10.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus10.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus10.fuPool.FUList0 system.switch_cpus10.fuPool.FUList1 system.switch_cpus10.fuPool.FUList2 system.switch_cpus10.fuPool.FUList3 system.switch_cpus10.fuPool.FUList4 system.switch_cpus10.fuPool.FUList5 system.switch_cpus10.fuPool.FUList6 system.switch_cpus10.fuPool.FUList7 system.switch_cpus10.fuPool.FUList8 system.switch_cpus10.fuPool.FUList9
eventq_index=0

[system.switch_cpus10.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList0.opList

[system.switch_cpus10.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList1.opList0 system.switch_cpus10.fuPool.FUList1.opList1

[system.switch_cpus10.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus10.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus10.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList2.opList0 system.switch_cpus10.fuPool.FUList2.opList1 system.switch_cpus10.fuPool.FUList2.opList2

[system.switch_cpus10.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus10.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus10.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus10.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList3.opList0 system.switch_cpus10.fuPool.FUList3.opList1 system.switch_cpus10.fuPool.FUList3.opList2 system.switch_cpus10.fuPool.FUList3.opList3 system.switch_cpus10.fuPool.FUList3.opList4

[system.switch_cpus10.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus10.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus10.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus10.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus10.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus10.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList4.opList0 system.switch_cpus10.fuPool.FUList4.opList1

[system.switch_cpus10.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList5.opList00 system.switch_cpus10.fuPool.FUList5.opList01 system.switch_cpus10.fuPool.FUList5.opList02 system.switch_cpus10.fuPool.FUList5.opList03 system.switch_cpus10.fuPool.FUList5.opList04 system.switch_cpus10.fuPool.FUList5.opList05 system.switch_cpus10.fuPool.FUList5.opList06 system.switch_cpus10.fuPool.FUList5.opList07 system.switch_cpus10.fuPool.FUList5.opList08 system.switch_cpus10.fuPool.FUList5.opList09 system.switch_cpus10.fuPool.FUList5.opList10 system.switch_cpus10.fuPool.FUList5.opList11 system.switch_cpus10.fuPool.FUList5.opList12 system.switch_cpus10.fuPool.FUList5.opList13 system.switch_cpus10.fuPool.FUList5.opList14 system.switch_cpus10.fuPool.FUList5.opList15 system.switch_cpus10.fuPool.FUList5.opList16 system.switch_cpus10.fuPool.FUList5.opList17 system.switch_cpus10.fuPool.FUList5.opList18 system.switch_cpus10.fuPool.FUList5.opList19 system.switch_cpus10.fuPool.FUList5.opList20 system.switch_cpus10.fuPool.FUList5.opList21 system.switch_cpus10.fuPool.FUList5.opList22 system.switch_cpus10.fuPool.FUList5.opList23 system.switch_cpus10.fuPool.FUList5.opList24 system.switch_cpus10.fuPool.FUList5.opList25

[system.switch_cpus10.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList6.opList

[system.switch_cpus10.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList7.opList0 system.switch_cpus10.fuPool.FUList7.opList1

[system.switch_cpus10.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList8.opList0 system.switch_cpus10.fuPool.FUList8.opList1 system.switch_cpus10.fuPool.FUList8.opList2 system.switch_cpus10.fuPool.FUList8.opList3

[system.switch_cpus10.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus10.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus10.fuPool.FUList9.opList

[system.switch_cpus10.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus10.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus10.itb.walker

[system.switch_cpus10.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus10.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus10.itb

[system.switch_cpus10.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus10.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus10.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus11]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus11.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=11
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus11.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus11.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu11.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus11.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus11.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus11.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus11.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus11.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus11.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus11.dtb.walker

[system.switch_cpus11.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus11.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus11.dtb

[system.switch_cpus11.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus11.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus11.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus11.fuPool.FUList0 system.switch_cpus11.fuPool.FUList1 system.switch_cpus11.fuPool.FUList2 system.switch_cpus11.fuPool.FUList3 system.switch_cpus11.fuPool.FUList4 system.switch_cpus11.fuPool.FUList5 system.switch_cpus11.fuPool.FUList6 system.switch_cpus11.fuPool.FUList7 system.switch_cpus11.fuPool.FUList8 system.switch_cpus11.fuPool.FUList9
eventq_index=0

[system.switch_cpus11.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList0.opList

[system.switch_cpus11.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList1.opList0 system.switch_cpus11.fuPool.FUList1.opList1

[system.switch_cpus11.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus11.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus11.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList2.opList0 system.switch_cpus11.fuPool.FUList2.opList1 system.switch_cpus11.fuPool.FUList2.opList2

[system.switch_cpus11.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus11.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus11.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus11.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList3.opList0 system.switch_cpus11.fuPool.FUList3.opList1 system.switch_cpus11.fuPool.FUList3.opList2 system.switch_cpus11.fuPool.FUList3.opList3 system.switch_cpus11.fuPool.FUList3.opList4

[system.switch_cpus11.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus11.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus11.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus11.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus11.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus11.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList4.opList0 system.switch_cpus11.fuPool.FUList4.opList1

[system.switch_cpus11.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList5.opList00 system.switch_cpus11.fuPool.FUList5.opList01 system.switch_cpus11.fuPool.FUList5.opList02 system.switch_cpus11.fuPool.FUList5.opList03 system.switch_cpus11.fuPool.FUList5.opList04 system.switch_cpus11.fuPool.FUList5.opList05 system.switch_cpus11.fuPool.FUList5.opList06 system.switch_cpus11.fuPool.FUList5.opList07 system.switch_cpus11.fuPool.FUList5.opList08 system.switch_cpus11.fuPool.FUList5.opList09 system.switch_cpus11.fuPool.FUList5.opList10 system.switch_cpus11.fuPool.FUList5.opList11 system.switch_cpus11.fuPool.FUList5.opList12 system.switch_cpus11.fuPool.FUList5.opList13 system.switch_cpus11.fuPool.FUList5.opList14 system.switch_cpus11.fuPool.FUList5.opList15 system.switch_cpus11.fuPool.FUList5.opList16 system.switch_cpus11.fuPool.FUList5.opList17 system.switch_cpus11.fuPool.FUList5.opList18 system.switch_cpus11.fuPool.FUList5.opList19 system.switch_cpus11.fuPool.FUList5.opList20 system.switch_cpus11.fuPool.FUList5.opList21 system.switch_cpus11.fuPool.FUList5.opList22 system.switch_cpus11.fuPool.FUList5.opList23 system.switch_cpus11.fuPool.FUList5.opList24 system.switch_cpus11.fuPool.FUList5.opList25

[system.switch_cpus11.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList6.opList

[system.switch_cpus11.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList7.opList0 system.switch_cpus11.fuPool.FUList7.opList1

[system.switch_cpus11.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList8.opList0 system.switch_cpus11.fuPool.FUList8.opList1 system.switch_cpus11.fuPool.FUList8.opList2 system.switch_cpus11.fuPool.FUList8.opList3

[system.switch_cpus11.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus11.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus11.fuPool.FUList9.opList

[system.switch_cpus11.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus11.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus11.itb.walker

[system.switch_cpus11.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus11.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus11.itb

[system.switch_cpus11.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus11.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus11.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus12]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus12.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=12
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus12.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus12.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu12.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus12.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus12.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus12.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus12.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus12.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus12.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus12.dtb.walker

[system.switch_cpus12.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus12.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus12.dtb

[system.switch_cpus12.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus12.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus12.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus12.fuPool.FUList0 system.switch_cpus12.fuPool.FUList1 system.switch_cpus12.fuPool.FUList2 system.switch_cpus12.fuPool.FUList3 system.switch_cpus12.fuPool.FUList4 system.switch_cpus12.fuPool.FUList5 system.switch_cpus12.fuPool.FUList6 system.switch_cpus12.fuPool.FUList7 system.switch_cpus12.fuPool.FUList8 system.switch_cpus12.fuPool.FUList9
eventq_index=0

[system.switch_cpus12.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList0.opList

[system.switch_cpus12.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList1.opList0 system.switch_cpus12.fuPool.FUList1.opList1

[system.switch_cpus12.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus12.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus12.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList2.opList0 system.switch_cpus12.fuPool.FUList2.opList1 system.switch_cpus12.fuPool.FUList2.opList2

[system.switch_cpus12.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus12.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus12.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus12.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList3.opList0 system.switch_cpus12.fuPool.FUList3.opList1 system.switch_cpus12.fuPool.FUList3.opList2 system.switch_cpus12.fuPool.FUList3.opList3 system.switch_cpus12.fuPool.FUList3.opList4

[system.switch_cpus12.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus12.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus12.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus12.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus12.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus12.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList4.opList0 system.switch_cpus12.fuPool.FUList4.opList1

[system.switch_cpus12.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList5.opList00 system.switch_cpus12.fuPool.FUList5.opList01 system.switch_cpus12.fuPool.FUList5.opList02 system.switch_cpus12.fuPool.FUList5.opList03 system.switch_cpus12.fuPool.FUList5.opList04 system.switch_cpus12.fuPool.FUList5.opList05 system.switch_cpus12.fuPool.FUList5.opList06 system.switch_cpus12.fuPool.FUList5.opList07 system.switch_cpus12.fuPool.FUList5.opList08 system.switch_cpus12.fuPool.FUList5.opList09 system.switch_cpus12.fuPool.FUList5.opList10 system.switch_cpus12.fuPool.FUList5.opList11 system.switch_cpus12.fuPool.FUList5.opList12 system.switch_cpus12.fuPool.FUList5.opList13 system.switch_cpus12.fuPool.FUList5.opList14 system.switch_cpus12.fuPool.FUList5.opList15 system.switch_cpus12.fuPool.FUList5.opList16 system.switch_cpus12.fuPool.FUList5.opList17 system.switch_cpus12.fuPool.FUList5.opList18 system.switch_cpus12.fuPool.FUList5.opList19 system.switch_cpus12.fuPool.FUList5.opList20 system.switch_cpus12.fuPool.FUList5.opList21 system.switch_cpus12.fuPool.FUList5.opList22 system.switch_cpus12.fuPool.FUList5.opList23 system.switch_cpus12.fuPool.FUList5.opList24 system.switch_cpus12.fuPool.FUList5.opList25

[system.switch_cpus12.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList6.opList

[system.switch_cpus12.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList7.opList0 system.switch_cpus12.fuPool.FUList7.opList1

[system.switch_cpus12.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList8.opList0 system.switch_cpus12.fuPool.FUList8.opList1 system.switch_cpus12.fuPool.FUList8.opList2 system.switch_cpus12.fuPool.FUList8.opList3

[system.switch_cpus12.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus12.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus12.fuPool.FUList9.opList

[system.switch_cpus12.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus12.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus12.itb.walker

[system.switch_cpus12.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus12.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus12.itb

[system.switch_cpus12.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus12.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus12.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus13]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus13.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=13
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus13.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus13.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu13.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus13.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus13.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus13.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus13.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus13.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus13.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus13.dtb.walker

[system.switch_cpus13.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus13.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus13.dtb

[system.switch_cpus13.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus13.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus13.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus13.fuPool.FUList0 system.switch_cpus13.fuPool.FUList1 system.switch_cpus13.fuPool.FUList2 system.switch_cpus13.fuPool.FUList3 system.switch_cpus13.fuPool.FUList4 system.switch_cpus13.fuPool.FUList5 system.switch_cpus13.fuPool.FUList6 system.switch_cpus13.fuPool.FUList7 system.switch_cpus13.fuPool.FUList8 system.switch_cpus13.fuPool.FUList9
eventq_index=0

[system.switch_cpus13.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList0.opList

[system.switch_cpus13.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList1.opList0 system.switch_cpus13.fuPool.FUList1.opList1

[system.switch_cpus13.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus13.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus13.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList2.opList0 system.switch_cpus13.fuPool.FUList2.opList1 system.switch_cpus13.fuPool.FUList2.opList2

[system.switch_cpus13.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus13.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus13.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus13.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList3.opList0 system.switch_cpus13.fuPool.FUList3.opList1 system.switch_cpus13.fuPool.FUList3.opList2 system.switch_cpus13.fuPool.FUList3.opList3 system.switch_cpus13.fuPool.FUList3.opList4

[system.switch_cpus13.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus13.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus13.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus13.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus13.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus13.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList4.opList0 system.switch_cpus13.fuPool.FUList4.opList1

[system.switch_cpus13.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList5.opList00 system.switch_cpus13.fuPool.FUList5.opList01 system.switch_cpus13.fuPool.FUList5.opList02 system.switch_cpus13.fuPool.FUList5.opList03 system.switch_cpus13.fuPool.FUList5.opList04 system.switch_cpus13.fuPool.FUList5.opList05 system.switch_cpus13.fuPool.FUList5.opList06 system.switch_cpus13.fuPool.FUList5.opList07 system.switch_cpus13.fuPool.FUList5.opList08 system.switch_cpus13.fuPool.FUList5.opList09 system.switch_cpus13.fuPool.FUList5.opList10 system.switch_cpus13.fuPool.FUList5.opList11 system.switch_cpus13.fuPool.FUList5.opList12 system.switch_cpus13.fuPool.FUList5.opList13 system.switch_cpus13.fuPool.FUList5.opList14 system.switch_cpus13.fuPool.FUList5.opList15 system.switch_cpus13.fuPool.FUList5.opList16 system.switch_cpus13.fuPool.FUList5.opList17 system.switch_cpus13.fuPool.FUList5.opList18 system.switch_cpus13.fuPool.FUList5.opList19 system.switch_cpus13.fuPool.FUList5.opList20 system.switch_cpus13.fuPool.FUList5.opList21 system.switch_cpus13.fuPool.FUList5.opList22 system.switch_cpus13.fuPool.FUList5.opList23 system.switch_cpus13.fuPool.FUList5.opList24 system.switch_cpus13.fuPool.FUList5.opList25

[system.switch_cpus13.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList6.opList

[system.switch_cpus13.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList7.opList0 system.switch_cpus13.fuPool.FUList7.opList1

[system.switch_cpus13.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList8.opList0 system.switch_cpus13.fuPool.FUList8.opList1 system.switch_cpus13.fuPool.FUList8.opList2 system.switch_cpus13.fuPool.FUList8.opList3

[system.switch_cpus13.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus13.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus13.fuPool.FUList9.opList

[system.switch_cpus13.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus13.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus13.itb.walker

[system.switch_cpus13.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus13.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus13.itb

[system.switch_cpus13.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus13.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus13.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus14]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus14.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=14
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus14.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus14.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu14.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus14.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus14.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus14.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus14.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus14.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus14.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus14.dtb.walker

[system.switch_cpus14.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus14.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus14.dtb

[system.switch_cpus14.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus14.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus14.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus14.fuPool.FUList0 system.switch_cpus14.fuPool.FUList1 system.switch_cpus14.fuPool.FUList2 system.switch_cpus14.fuPool.FUList3 system.switch_cpus14.fuPool.FUList4 system.switch_cpus14.fuPool.FUList5 system.switch_cpus14.fuPool.FUList6 system.switch_cpus14.fuPool.FUList7 system.switch_cpus14.fuPool.FUList8 system.switch_cpus14.fuPool.FUList9
eventq_index=0

[system.switch_cpus14.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList0.opList

[system.switch_cpus14.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList1.opList0 system.switch_cpus14.fuPool.FUList1.opList1

[system.switch_cpus14.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus14.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus14.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList2.opList0 system.switch_cpus14.fuPool.FUList2.opList1 system.switch_cpus14.fuPool.FUList2.opList2

[system.switch_cpus14.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus14.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus14.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus14.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList3.opList0 system.switch_cpus14.fuPool.FUList3.opList1 system.switch_cpus14.fuPool.FUList3.opList2 system.switch_cpus14.fuPool.FUList3.opList3 system.switch_cpus14.fuPool.FUList3.opList4

[system.switch_cpus14.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus14.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus14.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus14.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus14.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus14.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList4.opList0 system.switch_cpus14.fuPool.FUList4.opList1

[system.switch_cpus14.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList5.opList00 system.switch_cpus14.fuPool.FUList5.opList01 system.switch_cpus14.fuPool.FUList5.opList02 system.switch_cpus14.fuPool.FUList5.opList03 system.switch_cpus14.fuPool.FUList5.opList04 system.switch_cpus14.fuPool.FUList5.opList05 system.switch_cpus14.fuPool.FUList5.opList06 system.switch_cpus14.fuPool.FUList5.opList07 system.switch_cpus14.fuPool.FUList5.opList08 system.switch_cpus14.fuPool.FUList5.opList09 system.switch_cpus14.fuPool.FUList5.opList10 system.switch_cpus14.fuPool.FUList5.opList11 system.switch_cpus14.fuPool.FUList5.opList12 system.switch_cpus14.fuPool.FUList5.opList13 system.switch_cpus14.fuPool.FUList5.opList14 system.switch_cpus14.fuPool.FUList5.opList15 system.switch_cpus14.fuPool.FUList5.opList16 system.switch_cpus14.fuPool.FUList5.opList17 system.switch_cpus14.fuPool.FUList5.opList18 system.switch_cpus14.fuPool.FUList5.opList19 system.switch_cpus14.fuPool.FUList5.opList20 system.switch_cpus14.fuPool.FUList5.opList21 system.switch_cpus14.fuPool.FUList5.opList22 system.switch_cpus14.fuPool.FUList5.opList23 system.switch_cpus14.fuPool.FUList5.opList24 system.switch_cpus14.fuPool.FUList5.opList25

[system.switch_cpus14.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList6.opList

[system.switch_cpus14.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList7.opList0 system.switch_cpus14.fuPool.FUList7.opList1

[system.switch_cpus14.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList8.opList0 system.switch_cpus14.fuPool.FUList8.opList1 system.switch_cpus14.fuPool.FUList8.opList2 system.switch_cpus14.fuPool.FUList8.opList3

[system.switch_cpus14.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus14.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus14.fuPool.FUList9.opList

[system.switch_cpus14.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus14.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus14.itb.walker

[system.switch_cpus14.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus14.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus14.itb

[system.switch_cpus14.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus14.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus14.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus15]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus15.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=15
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus15.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus15.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu15.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus15.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus15.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus15.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus15.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus15.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus15.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus15.dtb.walker

[system.switch_cpus15.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus15.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus15.dtb

[system.switch_cpus15.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus15.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus15.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus15.fuPool.FUList0 system.switch_cpus15.fuPool.FUList1 system.switch_cpus15.fuPool.FUList2 system.switch_cpus15.fuPool.FUList3 system.switch_cpus15.fuPool.FUList4 system.switch_cpus15.fuPool.FUList5 system.switch_cpus15.fuPool.FUList6 system.switch_cpus15.fuPool.FUList7 system.switch_cpus15.fuPool.FUList8 system.switch_cpus15.fuPool.FUList9
eventq_index=0

[system.switch_cpus15.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList0.opList

[system.switch_cpus15.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList1.opList0 system.switch_cpus15.fuPool.FUList1.opList1

[system.switch_cpus15.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus15.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus15.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList2.opList0 system.switch_cpus15.fuPool.FUList2.opList1 system.switch_cpus15.fuPool.FUList2.opList2

[system.switch_cpus15.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus15.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus15.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus15.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList3.opList0 system.switch_cpus15.fuPool.FUList3.opList1 system.switch_cpus15.fuPool.FUList3.opList2 system.switch_cpus15.fuPool.FUList3.opList3 system.switch_cpus15.fuPool.FUList3.opList4

[system.switch_cpus15.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus15.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus15.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus15.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus15.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus15.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList4.opList0 system.switch_cpus15.fuPool.FUList4.opList1

[system.switch_cpus15.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList5.opList00 system.switch_cpus15.fuPool.FUList5.opList01 system.switch_cpus15.fuPool.FUList5.opList02 system.switch_cpus15.fuPool.FUList5.opList03 system.switch_cpus15.fuPool.FUList5.opList04 system.switch_cpus15.fuPool.FUList5.opList05 system.switch_cpus15.fuPool.FUList5.opList06 system.switch_cpus15.fuPool.FUList5.opList07 system.switch_cpus15.fuPool.FUList5.opList08 system.switch_cpus15.fuPool.FUList5.opList09 system.switch_cpus15.fuPool.FUList5.opList10 system.switch_cpus15.fuPool.FUList5.opList11 system.switch_cpus15.fuPool.FUList5.opList12 system.switch_cpus15.fuPool.FUList5.opList13 system.switch_cpus15.fuPool.FUList5.opList14 system.switch_cpus15.fuPool.FUList5.opList15 system.switch_cpus15.fuPool.FUList5.opList16 system.switch_cpus15.fuPool.FUList5.opList17 system.switch_cpus15.fuPool.FUList5.opList18 system.switch_cpus15.fuPool.FUList5.opList19 system.switch_cpus15.fuPool.FUList5.opList20 system.switch_cpus15.fuPool.FUList5.opList21 system.switch_cpus15.fuPool.FUList5.opList22 system.switch_cpus15.fuPool.FUList5.opList23 system.switch_cpus15.fuPool.FUList5.opList24 system.switch_cpus15.fuPool.FUList5.opList25

[system.switch_cpus15.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList6.opList

[system.switch_cpus15.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList7.opList0 system.switch_cpus15.fuPool.FUList7.opList1

[system.switch_cpus15.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList8.opList0 system.switch_cpus15.fuPool.FUList8.opList1 system.switch_cpus15.fuPool.FUList8.opList2 system.switch_cpus15.fuPool.FUList8.opList3

[system.switch_cpus15.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus15.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus15.fuPool.FUList9.opList

[system.switch_cpus15.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus15.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus15.itb.walker

[system.switch_cpus15.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus15.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus15.itb

[system.switch_cpus15.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus15.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus15.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus16]
type=DerivO3CPU
children=branchPred dtb fuPool itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus16.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu01.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=16
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus16.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus16.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu16.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus16.itb
max_insts_all_threads=0
max_insts_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus16.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu00.workload

[system.switch_cpus16.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus16.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus16.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus16.dtb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus16.dtb.walker

[system.switch_cpus16.dtb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus16.dtb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus16.dtb

[system.switch_cpus16.dtb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus16.dtb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus16.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus16.fuPool.FUList0 system.switch_cpus16.fuPool.FUList1 system.switch_cpus16.fuPool.FUList2 system.switch_cpus16.fuPool.FUList3 system.switch_cpus16.fuPool.FUList4 system.switch_cpus16.fuPool.FUList5 system.switch_cpus16.fuPool.FUList6 system.switch_cpus16.fuPool.FUList7 system.switch_cpus16.fuPool.FUList8 system.switch_cpus16.fuPool.FUList9
eventq_index=0

[system.switch_cpus16.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList0.opList

[system.switch_cpus16.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList1.opList0 system.switch_cpus16.fuPool.FUList1.opList1

[system.switch_cpus16.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus16.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.switch_cpus16.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList2.opList0 system.switch_cpus16.fuPool.FUList2.opList1 system.switch_cpus16.fuPool.FUList2.opList2

[system.switch_cpus16.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus16.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus16.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus16.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList3.opList0 system.switch_cpus16.fuPool.FUList3.opList1 system.switch_cpus16.fuPool.FUList3.opList2 system.switch_cpus16.fuPool.FUList3.opList3 system.switch_cpus16.fuPool.FUList3.opList4

[system.switch_cpus16.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus16.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus16.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus16.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus16.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus16.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList4.opList0 system.switch_cpus16.fuPool.FUList4.opList1

[system.switch_cpus16.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList5.opList00 system.switch_cpus16.fuPool.FUList5.opList01 system.switch_cpus16.fuPool.FUList5.opList02 system.switch_cpus16.fuPool.FUList5.opList03 system.switch_cpus16.fuPool.FUList5.opList04 system.switch_cpus16.fuPool.FUList5.opList05 system.switch_cpus16.fuPool.FUList5.opList06 system.switch_cpus16.fuPool.FUList5.opList07 system.switch_cpus16.fuPool.FUList5.opList08 system.switch_cpus16.fuPool.FUList5.opList09 system.switch_cpus16.fuPool.FUList5.opList10 system.switch_cpus16.fuPool.FUList5.opList11 system.switch_cpus16.fuPool.FUList5.opList12 system.switch_cpus16.fuPool.FUList5.opList13 system.switch_cpus16.fuPool.FUList5.opList14 system.switch_cpus16.fuPool.FUList5.opList15 system.switch_cpus16.fuPool.FUList5.opList16 system.switch_cpus16.fuPool.FUList5.opList17 system.switch_cpus16.fuPool.FUList5.opList18 system.switch_cpus16.fuPool.FUList5.opList19 system.switch_cpus16.fuPool.FUList5.opList20 system.switch_cpus16.fuPool.FUList5.opList21 system.switch_cpus16.fuPool.FUList5.opList22 system.switch_cpus16.fuPool.FUList5.opList23 system.switch_cpus16.fuPool.FUList5.opList24 system.switch_cpus16.fuPool.FUList5.opList25

[system.switch_cpus16.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList6.opList

[system.switch_cpus16.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList7.opList0 system.switch_cpus16.fuPool.FUList7.opList1

[system.switch_cpus16.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList8.opList0 system.switch_cpus16.fuPool.FUList8.opList1 system.switch_cpus16.fuPool.FUList8.opList2 system.switch_cpus16.fuPool.FUList8.opList3

[system.switch_cpus16.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus16.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus16.fuPool.FUList9.opList

[system.switch_cpus16.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus16.itb]
type=ArmTLB
children=stage2_mmu walker
eventq_index=0
is_stage2=false
size=64
sys=system
walker=system.switch_cpus16.itb.walker

[system.switch_cpus16.itb.stage2_mmu]
type=ArmStage2MMU
children=stage2_tlb
eventq_index=0
stage2_tlb=system.switch_cpus16.itb.stage2_mmu.stage2_tlb
sys=system
tlb=system.switch_cpus16.itb

[system.switch_cpus16.itb.stage2_mmu.stage2_tlb]
type=ArmTLB
children=walker
eventq_index=0
is_stage2=true
size=32
sys=system
walker=system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker

[system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus16.itb.walker]
type=ArmTableWalker
clk_domain=system.cpu01.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
sys=system

[system.switch_cpus16.tracer]
type=ExeTracer
eventq_index=0

[system.tol2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.l2.cpu_side
slave=system.cpu00.icache.mem_side system.cpu00.dcache.mem_side system.cpu00.itb.walker.port system.cpu00.dtb.walker.port

[system.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

