// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FracNet_T_matmul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inputs_address0,
        inputs_ce0,
        inputs_q0,
        outputs_address0,
        outputs_ce0,
        outputs_we0,
        outputs_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] inputs_address0;
output   inputs_ce0;
input  [31:0] inputs_q0;
output  [3:0] outputs_address0;
output   outputs_ce0;
output   outputs_we0;
output  [30:0] outputs_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_done;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_idle;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_ready;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_9_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_9_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_8_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_8_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_7_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_7_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_6_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_6_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_5_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_5_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_4_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_4_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_3_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_3_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_2_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_2_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_1_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_1_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_out_ap_vld;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_done;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_idle;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_ready;
wire   [5:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_inputs_address0;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_inputs_ce0;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_18_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_18_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_16_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_16_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_14_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_14_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_12_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_12_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_10_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_10_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_8_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_8_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_6_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_6_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_4_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_4_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_2_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_2_out_ap_vld;
wire   [15:0] grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_out;
wire    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_out_ap_vld;
wire    grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start;
wire    grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_done;
wire    grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_idle;
wire    grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_ready;
wire   [3:0] grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_address0;
wire    grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_ce0;
wire    grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_we0;
wire   [30:0] grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_d0;
reg    grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start_reg = 1'b0;
#0 grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start_reg = 1'b0;
#0 grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start_reg = 1'b0;
end

FracNet_T_matmul_Pipeline_VITIS_LOOP_266_1 grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start),
    .ap_done(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_done),
    .ap_idle(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_idle),
    .ap_ready(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_ready),
    .buf_V_9_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_9_out),
    .buf_V_9_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_9_out_ap_vld),
    .buf_V_8_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_8_out),
    .buf_V_8_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_8_out_ap_vld),
    .buf_V_7_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_7_out),
    .buf_V_7_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_7_out_ap_vld),
    .buf_V_6_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_6_out),
    .buf_V_6_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_6_out_ap_vld),
    .buf_V_5_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_5_out),
    .buf_V_5_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_5_out_ap_vld),
    .buf_V_4_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_4_out),
    .buf_V_4_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_4_out_ap_vld),
    .buf_V_3_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_3_out),
    .buf_V_3_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_3_out_ap_vld),
    .buf_V_2_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_2_out),
    .buf_V_2_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_2_out_ap_vld),
    .buf_V_1_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_1_out),
    .buf_V_1_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_1_out_ap_vld),
    .buf_V_out(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_out),
    .buf_V_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_out_ap_vld)
);

FracNet_T_matmul_Pipeline_VITIS_LOOP_271_2 grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start),
    .ap_done(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_done),
    .ap_idle(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_idle),
    .ap_ready(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_ready),
    .buf_V_9_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_9_out),
    .buf_V_8_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_8_out),
    .buf_V_7_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_7_out),
    .buf_V_6_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_6_out),
    .buf_V_5_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_5_out),
    .buf_V_4_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_4_out),
    .buf_V_3_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_3_out),
    .buf_V_2_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_2_out),
    .buf_V_1_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_1_out),
    .buf_V_reload(grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_buf_V_out),
    .inputs_address0(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_inputs_address0),
    .inputs_ce0(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_inputs_ce0),
    .inputs_q0(inputs_q0),
    .lhs_18_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_18_out),
    .lhs_18_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_18_out_ap_vld),
    .lhs_16_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_16_out),
    .lhs_16_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_16_out_ap_vld),
    .lhs_14_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_14_out),
    .lhs_14_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_14_out_ap_vld),
    .lhs_12_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_12_out),
    .lhs_12_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_12_out_ap_vld),
    .lhs_10_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_10_out),
    .lhs_10_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_10_out_ap_vld),
    .lhs_8_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_8_out),
    .lhs_8_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_8_out_ap_vld),
    .lhs_6_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_6_out),
    .lhs_6_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_6_out_ap_vld),
    .lhs_4_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_4_out),
    .lhs_4_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_4_out_ap_vld),
    .lhs_2_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_2_out),
    .lhs_2_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_2_out_ap_vld),
    .lhs_out(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_out),
    .lhs_out_ap_vld(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_out_ap_vld)
);

FracNet_T_matmul_Pipeline_VITIS_LOOP_284_5 grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start),
    .ap_done(grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_done),
    .ap_idle(grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_idle),
    .ap_ready(grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_ready),
    .lhs_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_out),
    .lhs_2_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_2_out),
    .lhs_4_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_4_out),
    .lhs_6_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_6_out),
    .lhs_8_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_8_out),
    .lhs_10_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_10_out),
    .lhs_12_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_12_out),
    .lhs_14_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_14_out),
    .lhs_16_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_16_out),
    .lhs_18_reload(grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_lhs_18_out),
    .outputs_address0(grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_address0),
    .outputs_ce0(grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_ce0),
    .outputs_we0(grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_we0),
    .outputs_d0(grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_ready == 1'b1)) begin
            grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_ready == 1'b1)) begin
            grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_ready == 1'b1)) begin
            grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start = grp_matmul_Pipeline_VITIS_LOOP_266_1_fu_112_ap_start_reg;

assign grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start = grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_ap_start_reg;

assign grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start = grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_ap_start_reg;

assign inputs_address0 = grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_inputs_address0;

assign inputs_ce0 = grp_matmul_Pipeline_VITIS_LOOP_271_2_fu_126_inputs_ce0;

assign outputs_address0 = grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_address0;

assign outputs_ce0 = grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_ce0;

assign outputs_d0 = grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_d0;

assign outputs_we0 = grp_matmul_Pipeline_VITIS_LOOP_284_5_fu_172_outputs_we0;

endmodule //FracNet_T_matmul
