fifo_64x128.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/fifo_64x128/sim/fifo_64x128.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
