<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Sun Mar 12 17:33:46 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">matrixmul_prj</item>
<item name = "Solution">solution5 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33 ns, 2.424 ns, 3.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">37, 37, 0.493 us, 0.493 us, 38, 38, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matrixmul_Pipeline_Col_fu_64">matrixmul_Pipeline_Col, 9, 9, 0.120 us, 0.120 us, 9, 9, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row">36, 36, 12, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 19, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 85, 115, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 62, -</column>
<column name="Register">-, -, 34, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_matrixmul_Pipeline_Col_fu_64">matrixmul_Pipeline_Col, 0, 2, 85, 115, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln54_fu_89_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln54_fu_83_p2">icmp, 0, 0, 8, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="b_read">9, 2, 1, 2</column>
<column name="i_fu_54">9, 2, 2, 4</column>
<column name="res_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_rst_reg">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="empty_10_reg_134">8, 0, 8, 0</column>
<column name="grp_matrixmul_Pipeline_Col_fu_64_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_54">2, 0, 2, 0</column>
<column name="tmp1_reg_139">8, 0, 8, 0</column>
<column name="tmp_s_reg_144">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_dout">in, 24, ap_fifo, a, pointer</column>
<column name="a_empty_n">in, 1, ap_fifo, a, pointer</column>
<column name="a_read">out, 1, ap_fifo, a, pointer</column>
<column name="b_dout">in, 24, ap_fifo, b, pointer</column>
<column name="b_empty_n">in, 1, ap_fifo, b, pointer</column>
<column name="b_read">out, 1, ap_fifo, b, pointer</column>
<column name="res_din">out, 16, ap_fifo, res, pointer</column>
<column name="res_full_n">in, 1, ap_fifo, res, pointer</column>
<column name="res_write">out, 1, ap_fifo, res, pointer</column>
</table>
</item>
</section>
</profile>
