============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sat Nov 11 22:32:40 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'ahb_return_data' is used before its declaration in ../../ahb_pwm.v(362)
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (672 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1138 instances
RUN-0007 : 428 luts, 670 seqs, 0 mslices, 9 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1224 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1063 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     633     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  21   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 22
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1136 instances, 428 luts, 670 seqs, 9 slices, 1 macros(9 instances: 0 mslices 9 lslices)
PHY-0007 : Cell area utilization is 11%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5671, tnet num: 1222, tinst num: 1136, tnode num: 8314, tedge num: 9036.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.186286s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 166904
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 116628, overlap = 0
PHY-3002 : Step(2): len = 79099.3, overlap = 0
PHY-3002 : Step(3): len = 59038.5, overlap = 0
PHY-3002 : Step(4): len = 49003.9, overlap = 0
PHY-3002 : Step(5): len = 43395, overlap = 1.9375
PHY-3002 : Step(6): len = 39759.2, overlap = 7.6875
PHY-3002 : Step(7): len = 39720.2, overlap = 12.9375
PHY-3002 : Step(8): len = 37937, overlap = 18.0312
PHY-3002 : Step(9): len = 33775.7, overlap = 26.4688
PHY-3002 : Step(10): len = 30208.7, overlap = 36.6875
PHY-3002 : Step(11): len = 29689.3, overlap = 41.375
PHY-3002 : Step(12): len = 29031.4, overlap = 43.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.61008e-05
PHY-3002 : Step(13): len = 30782.7, overlap = 33.0625
PHY-3002 : Step(14): len = 32671.1, overlap = 29.3125
PHY-3002 : Step(15): len = 31750.1, overlap = 22.5312
PHY-3002 : Step(16): len = 29021.8, overlap = 18.875
PHY-3002 : Step(17): len = 28342.5, overlap = 15.2188
PHY-3002 : Step(18): len = 28719, overlap = 14.5625
PHY-3002 : Step(19): len = 28338.1, overlap = 11.9062
PHY-3002 : Step(20): len = 28745.1, overlap = 8.5625
PHY-3002 : Step(21): len = 29118, overlap = 6.4375
PHY-3002 : Step(22): len = 27618.7, overlap = 8.1875
PHY-3002 : Step(23): len = 28261.8, overlap = 8.8125
PHY-3002 : Step(24): len = 28229, overlap = 15.8438
PHY-3002 : Step(25): len = 26511.3, overlap = 15.125
PHY-3002 : Step(26): len = 26594.8, overlap = 13.8125
PHY-3002 : Step(27): len = 25686.6, overlap = 13.25
PHY-3002 : Step(28): len = 24736.5, overlap = 15.7188
PHY-3002 : Step(29): len = 22832.8, overlap = 16.5
PHY-3002 : Step(30): len = 21478, overlap = 16.0312
PHY-3002 : Step(31): len = 20128.8, overlap = 16.9375
PHY-3002 : Step(32): len = 19108.8, overlap = 16.9062
PHY-3002 : Step(33): len = 18898.3, overlap = 19.3125
PHY-3002 : Step(34): len = 18845.7, overlap = 20.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.22015e-05
PHY-3002 : Step(35): len = 19878.4, overlap = 19.125
PHY-3002 : Step(36): len = 20339, overlap = 17.4375
PHY-3002 : Step(37): len = 20507.1, overlap = 16.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104403
PHY-3002 : Step(38): len = 20467.7, overlap = 13.9688
PHY-3002 : Step(39): len = 20686.2, overlap = 13.2812
PHY-3002 : Step(40): len = 20851.8, overlap = 11.4688
PHY-3002 : Step(41): len = 20771.3, overlap = 10.0938
PHY-3002 : Step(42): len = 20512.8, overlap = 9.53125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003010s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (519.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025379s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.77628e-06
PHY-3002 : Step(43): len = 19806.8, overlap = 21.6562
PHY-3002 : Step(44): len = 20124.4, overlap = 22.4062
PHY-3002 : Step(45): len = 18791.6, overlap = 28.25
PHY-3002 : Step(46): len = 17179.5, overlap = 35.1875
PHY-3002 : Step(47): len = 17010.8, overlap = 38.125
PHY-3002 : Step(48): len = 16355.6, overlap = 40.8125
PHY-3002 : Step(49): len = 16083.9, overlap = 40.625
PHY-3002 : Step(50): len = 15426.5, overlap = 41.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.55257e-06
PHY-3002 : Step(51): len = 15992.6, overlap = 39.8125
PHY-3002 : Step(52): len = 16510.3, overlap = 39.5
PHY-3002 : Step(53): len = 17639.5, overlap = 29.75
PHY-3002 : Step(54): len = 17464.9, overlap = 24.3438
PHY-3002 : Step(55): len = 16460.4, overlap = 25.2812
PHY-3002 : Step(56): len = 16107, overlap = 25.8438
PHY-3002 : Step(57): len = 16107, overlap = 25.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.91051e-05
PHY-3002 : Step(58): len = 18142.7, overlap = 24.5625
PHY-3002 : Step(59): len = 18861.2, overlap = 24.5
PHY-3002 : Step(60): len = 18882.2, overlap = 23.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.82103e-05
PHY-3002 : Step(61): len = 18410.4, overlap = 22.8125
PHY-3002 : Step(62): len = 18613.5, overlap = 21.3438
PHY-3002 : Step(63): len = 18890.3, overlap = 19.7188
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024586s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59336e-05
PHY-3002 : Step(64): len = 19161.1, overlap = 38.6875
PHY-3002 : Step(65): len = 19525.4, overlap = 37.3438
PHY-3002 : Step(66): len = 18080.2, overlap = 31.0312
PHY-3002 : Step(67): len = 17586.6, overlap = 31.3125
PHY-3002 : Step(68): len = 17741.8, overlap = 32.0312
PHY-3002 : Step(69): len = 17663.3, overlap = 33.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.18673e-05
PHY-3002 : Step(70): len = 17045.6, overlap = 31.875
PHY-3002 : Step(71): len = 17364.1, overlap = 30.6562
PHY-3002 : Step(72): len = 17621, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.37345e-05
PHY-3002 : Step(73): len = 17581.1, overlap = 26.4062
PHY-3002 : Step(74): len = 17734.7, overlap = 25.4062
PHY-3002 : Step(75): len = 17825.8, overlap = 23.25
PHY-3002 : Step(76): len = 18018.6, overlap = 23.0312
PHY-3002 : Step(77): len = 18076.6, overlap = 23.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000127469
PHY-3002 : Step(78): len = 18343.3, overlap = 21.9375
PHY-3002 : Step(79): len = 18542.6, overlap = 22
PHY-3002 : Step(80): len = 18993.5, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000254938
PHY-3002 : Step(81): len = 19082.8, overlap = 19.625
PHY-3002 : Step(82): len = 19643, overlap = 19.0312
PHY-3002 : Step(83): len = 20420.6, overlap = 17
PHY-3002 : Step(84): len = 20392.1, overlap = 15.6875
PHY-3002 : Step(85): len = 20466.4, overlap = 16.5938
PHY-3002 : Step(86): len = 20473, overlap = 16
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00048773
PHY-3002 : Step(87): len = 20401.9, overlap = 16.0625
PHY-3002 : Step(88): len = 20448.2, overlap = 15.5312
PHY-3002 : Step(89): len = 20671.8, overlap = 13.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5671, tnet num: 1222, tinst num: 1136, tnode num: 8314, tedge num: 9036.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 13.81 peak overflow 1.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1224.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29664, over cnt = 166(1%), over = 587, worst = 16
PHY-1001 : End global iterations;  0.057878s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (54.0%)

PHY-1001 : Congestion index: top1 = 52.64, top5 = 38.74, top10 = 29.98, top15 = 22.29.
PHY-1001 : End incremental global routing;  0.081211s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031402s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.129616s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (84.4%)

OPT-1001 : Current memory(MB): used = 145, reserve = 116, peak = 145.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 771/1224.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 29664, over cnt = 166(1%), over = 587, worst = 16
PHY-1002 : len = 32712, over cnt = 88(0%), over = 220, worst = 16
PHY-1002 : len = 35472, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 35616, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.076469s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.2%)

PHY-1001 : Congestion index: top1 = 48.89, top5 = 38.59, top10 = 31.47, top15 = 24.33.
OPT-1001 : End congestion update;  0.093128s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022587s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.115797s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.5%)

OPT-1001 : Current memory(MB): used = 146, reserve = 117, peak = 146.
OPT-1001 : End physical optimization;  0.432363s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (115.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 428 LUT to BLE ...
SYN-4008 : Packed 428 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 635 remaining SEQ's ...
SYN-4005 : Packed 395 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 240 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 668/778 primitive instances ...
PHY-3001 : End packing;  0.059749s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.6%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 424 instances
RUN-1001 : 197 mslices, 196 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1189 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1028 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 422 instances, 393 slices, 1 macros(9 instances: 0 mslices 9 lslices)
PHY-3001 : Cell area utilization is 17%
PHY-3001 : After packing: Len = 22729.2, Over = 37.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 17%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4766, tnet num: 1187, tinst num: 422, tnode num: 6570, tedge num: 7581.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.198985s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43501e-05
PHY-3002 : Step(90): len = 21391.8, overlap = 38
PHY-3002 : Step(91): len = 20928.2, overlap = 38.25
PHY-3002 : Step(92): len = 20347.7, overlap = 41.5
PHY-3002 : Step(93): len = 19901.9, overlap = 42
PHY-3002 : Step(94): len = 19716.2, overlap = 44.25
PHY-3002 : Step(95): len = 19611.1, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87002e-05
PHY-3002 : Step(96): len = 20248.8, overlap = 39.5
PHY-3002 : Step(97): len = 20527.8, overlap = 38
PHY-3002 : Step(98): len = 20446, overlap = 37.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.11109e-05
PHY-3002 : Step(99): len = 20960.1, overlap = 36
PHY-3002 : Step(100): len = 21639.6, overlap = 32.25
PHY-3002 : Step(101): len = 22020.9, overlap = 31.75
PHY-3002 : Step(102): len = 22238.2, overlap = 31
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000162222
PHY-3002 : Step(103): len = 22551.8, overlap = 29.25
PHY-3002 : Step(104): len = 23125.6, overlap = 31.25
PHY-3002 : Step(105): len = 23658, overlap = 31.25
PHY-3002 : Step(106): len = 23839.6, overlap = 30.75
PHY-3002 : Step(107): len = 23955.2, overlap = 27
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000303035
PHY-3002 : Step(108): len = 24184.7, overlap = 27.5
PHY-3002 : Step(109): len = 24446.6, overlap = 28.75
PHY-3002 : Step(110): len = 24570.2, overlap = 28.75
PHY-3002 : Step(111): len = 24712.5, overlap = 28
PHY-3002 : Step(112): len = 24854.7, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072725s wall, 0.093750s user + 0.171875s system = 0.265625s CPU (365.2%)

PHY-3001 : Trial Legalized: Len = 27478.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 17%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021388s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010066
PHY-3002 : Step(113): len = 25388.7, overlap = 11.25
PHY-3002 : Step(114): len = 24735.8, overlap = 21.5
PHY-3002 : Step(115): len = 24332.6, overlap = 26.25
PHY-3002 : Step(116): len = 24041, overlap = 27.75
PHY-3002 : Step(117): len = 23851.7, overlap = 28.5
PHY-3002 : Step(118): len = 23738.5, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000184052
PHY-3002 : Step(119): len = 23976.9, overlap = 28
PHY-3002 : Step(120): len = 24254.8, overlap = 28
PHY-3002 : Step(121): len = 24244.5, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000320209
PHY-3002 : Step(122): len = 24489.7, overlap = 25.25
PHY-3002 : Step(123): len = 24871.4, overlap = 24
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000518098
PHY-3002 : Step(124): len = 24849.7, overlap = 25.25
PHY-3002 : Step(125): len = 25103.9, overlap = 23
PHY-3002 : Step(126): len = 25695.6, overlap = 18.75
PHY-3002 : Step(127): len = 25783.6, overlap = 19.5
PHY-3002 : Step(128): len = 25820.4, overlap = 19.75
PHY-3002 : Step(129): len = 25823.2, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27212.2, Over = 0
PHY-3001 : End spreading;  0.002548s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (613.2%)

PHY-3001 : Final: Len = 27212.2, Over = 0
RUN-1003 : finish command "place" in  2.933375s wall, 4.515625s user + 2.234375s system = 6.750000s CPU (230.1%)

RUN-1004 : used memory is 134 MB, reserved memory is 107 MB, peak memory is 149 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 424 instances
RUN-1001 : 197 mslices, 196 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1189 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1028 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 6 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4766, tnet num: 1187, tinst num: 422, tnode num: 6570, tedge num: 7581.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 197 mslices, 196 lslices, 25 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 37288, over cnt = 175(1%), over = 244, worst = 4
PHY-1002 : len = 38432, over cnt = 84(0%), over = 106, worst = 4
PHY-1002 : len = 39944, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 40056, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.115030s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.1%)

PHY-1001 : Congestion index: top1 = 43.26, top5 = 36.60, top10 = 31.57, top15 = 26.66.
PHY-1001 : End global routing;  0.140514s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 163, reserve = 135, peak = 165.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 254, reserve = 226, peak = 254.
PHY-1001 : End build detailed router design. 1.288446s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (99.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11184, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.094592s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 264, reserve = 237, peak = 264.
PHY-1001 : End phase 1; 0.096561s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (97.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Patch 811 net; 0.692687s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (99.3%)

PHY-1022 : len = 74160, over cnt = 292(0%), over = 300, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 266, reserve = 238, peak = 266.
PHY-1001 : End initial routed; 0.757202s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1165(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.242749s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.6%)

PHY-1001 : Current memory(MB): used = 269, reserve = 241, peak = 269.
PHY-1001 : End phase 2; 1.000005s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 74160, over cnt = 292(0%), over = 300, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.003648s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 73608, over cnt = 83(0%), over = 83, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.498519s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 74192, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.137038s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 74400, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.059391s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 74504, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.027537s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1165(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.230286s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 131 feed throughs used by 66 nets
PHY-1001 : End commit to database; 0.107279s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (102.0%)

PHY-1001 : Current memory(MB): used = 279, reserve = 252, peak = 279.
PHY-1001 : End phase 3; 1.099815s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (100.9%)

PHY-1003 : Routed, final wirelength = 74504
PHY-1001 : Current memory(MB): used = 279, reserve = 252, peak = 279.
PHY-1001 : End export database. 0.004538s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  3.560574s wall, 3.468750s user + 0.093750s system = 3.562500s CPU (100.1%)

RUN-1003 : finish command "route" in  3.932416s wall, 3.843750s user + 0.093750s system = 3.937500s CPU (100.1%)

RUN-1004 : used memory is 251 MB, reserved memory is 225 MB, peak memory is 279 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      447   out of   5824    7.68%
#reg                      670   out of   5824   11.50%
#le                       687
  #lut only                17   out of    687    2.47%
  #reg only               240   out of    687   34.93%
  #lut&reg                430   out of    687   62.59%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    388
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------+
|Instance    |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------+
|top         |SF1_SOC |687    |438     |9       |670     |0       |0       |
|  u_SF1_MCU |SF1_MCU |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm |687    |438     |9       |670     |0       |0       |
|  u_pll     |pll     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1017  
    #2          2        69   
    #3          3        12   
    #4          4        5    
    #5        5-10       6    
    #6        11-50      58   
    #7       51-100      1    
    #8       101-500     3    
  Average     2.71            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 422
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1189, pip num: 9643
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 131
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 380 valid insts, and 24067 bits set as '1'.
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.703305s wall, 6.968750s user + 0.062500s system = 7.031250s CPU (412.8%)

RUN-1004 : used memory is 251 MB, reserved memory is 224 MB, peak memory is 414 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_223240.log"
