[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~qspi_master|qspi_master>io_sdo0",
    "sources":[
      "~qspi_master|qspi_master>io_quad_read",
      "~qspi_master|qspi_master>io_quad_write"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~qspi_master|qspi_master>io_cs",
    "sources":[
      "~qspi_master|qspi_master>io_quad_write",
      "~qspi_master|qspi_master>io_quad_read",
      "~qspi_master|qspi_master>io_single_read",
      "~qspi_master|qspi_master>io_single_write"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~qspi_master|qspi_master>io_data_tx_ready",
    "sources":[
      "~qspi_master|qspi_master>io_quad_write",
      "~qspi_master|qspi_master>io_quad_read",
      "~qspi_master|qspi_master>io_cmd_len",
      "~qspi_master|qspi_master>io_single_read",
      "~qspi_master|qspi_master>io_single_write",
      "~qspi_master|qspi_master>io_addr_len",
      "~qspi_master|qspi_master>io_data_len",
      "~qspi_master|qspi_master>io_data_tx_valid",
      "~qspi_master|qspi_master>io_dummy_len"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~qspi_master|qspi_master>io_quad_mode",
    "sources":[
      "~qspi_master|qspi_master>io_quad_read",
      "~qspi_master|qspi_master>io_quad_write"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~qspi_master|qspi_master>io_data_rx_valid",
    "sources":[
      "~qspi_master|qspi_master>io_quad_read",
      "~qspi_master|qspi_master>io_quad_write"
    ]
  }
]