onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix unsigned /RISC_V_Single_Cycle_TB/clk_tb
add wave -noupdate -radix unsigned /RISC_V_Single_Cycle_TB/reset_tb
add wave -noupdate -expand -group ALU -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i
add wave -noupdate -expand -group ALU -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/B_i
add wave -noupdate -expand -group ALU -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/Zero_o
add wave -noupdate -expand -group ALU -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Result_o
add wave -noupdate -expand -group {Alu Control} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/ALU_Operation_o
add wave -noupdate -expand -group {Alu Control} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/funct7_i
add wave -noupdate -expand -group {Alu Control} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/ALU_Op_i
add wave -noupdate -expand -group {Alu Control} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/ALU_CONTROL_UNIT/funct3_i
add wave -noupdate -expand -group {Control Unit} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/OP_i
add wave -noupdate -expand -group {Control Unit} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Branch_o
add wave -noupdate -expand -group {Control Unit} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Read_o
add wave -noupdate -expand -group {Control Unit} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_to_Reg_o
add wave -noupdate -expand -group {Control Unit} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Mem_Write_o
add wave -noupdate -expand -group {Control Unit} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Src_o
add wave -noupdate -expand -group {Control Unit} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/Reg_Write_o
add wave -noupdate -expand -group {Control Unit} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/CONTROL_UNIT/ALU_Op_o
add wave -noupdate -expand -group {Program Memory} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Address_i
add wave -noupdate -expand -group {Program Memory} -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/clk
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/reset
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Reg_Write_i
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Register_i
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_1_i
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Register_2_i
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Write_Data_i
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_1_o
add wave -noupdate -expand -group {Register File} -radix unsigned /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Read_Data_2_o
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/DECODER_REG_FILE/Write_Register_i
add wave -noupdate -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/DECODER_REG_FILE/Select_Register_o
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/DECODER_REG_FILE/select_register_r
add wave -noupdate -expand -group T0 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/enable
add wave -noupdate -expand -group T0 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataInput
add wave -noupdate -expand -group T0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t0/DataOutput
add wave -noupdate -expand -group T1 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/enable
add wave -noupdate -expand -group T1 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataInput
add wave -noupdate -expand -group T1 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -expand -group T2 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/enable
add wave -noupdate -expand -group T2 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataInput
add wave -noupdate -expand -group T2 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataOutput
add wave -noupdate -expand -group S0 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/enable
add wave -noupdate -expand -group S0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataInput
add wave -noupdate -expand -group S0 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput
add wave -noupdate -expand -group S1 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/enable
add wave -noupdate -expand -group S1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataInput
add wave -noupdate -expand -group S1 -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s1/DataOutput
add wave -noupdate -expand -group S2 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/enable
add wave -noupdate -expand -group S2 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataInput
add wave -noupdate -expand -group S2 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataOutput
add wave -noupdate -expand -group S3 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/enable
add wave -noupdate -expand -group S3 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataInput
add wave -noupdate -expand -group S3 -radix decimal /RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataOutput
add wave -noupdate -expand -group IF_ID /RISC_V_Single_Cycle_TB/DUV/IF_ID/reset
add wave -noupdate -expand -group IF_ID -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/IF_ID/instruction_w
add wave -noupdate -expand -group IF_ID -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/IF_ID/instruction_w_o
add wave -noupdate -expand -group IF_ID -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/IF_ID/pc_plus_4_w
add wave -noupdate -expand -group IF_ID -radix hexadecimal /RISC_V_Single_Cycle_TB/DUV/IF_ID/pc_plus_4_w_o
add wave -noupdate -expand -group IF_ID /RISC_V_Single_Cycle_TB/DUV/IF_ID/clk
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/clk
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/reset
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/immediate_data_w
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/read_data_1_w
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/read_data_2_w
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/alu_operation_w
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/immediate_data_w_o
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/read_data_1_w_o
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/read_data_2_w_o
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/alu_operation_w_o
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/write_w
add wave -noupdate -expand -group ID_EX /RISC_V_Single_Cycle_TB/DUV/ID_EX/write_w_o
add wave -noupdate -expand -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/clk
add wave -noupdate -expand -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/reset
add wave -noupdate -expand -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/alu_result_w
add wave -noupdate -expand -group EX_MEM /RISC_V_Single_Cycle_TB/DUV/EX_MEM/alu_result_w_o
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/EX_MEM/write_w
add wave -noupdate /RISC_V_Single_Cycle_TB/DUV/EX_MEM/write_o
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {82 ns} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ns} {176 ns}
