{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 21:51:01 2022 " "Info: Processing started: Mon Sep 26 21:51:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "cp " "Info: Assuming node \"cp\" is an undefined clock" {  } { { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 600 856 1024 616 "cp" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP_ " "Info: Assuming node \"CP_\" is an undefined clock" {  } { { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 432 632 800 448 "CP_" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP_" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cp register 74161:inst12\|f74161:sub\|9 register 74161:inst12\|f74161:sub\|110 251.45 MHz 3.977 ns Internal " "Info: Clock \"cp\" has Internal fmax of 251.45 MHz between source register \"74161:inst12\|f74161:sub\|9\" and destination register \"74161:inst12\|f74161:sub\|110\" (period= 3.977 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.268 ns + Longest register register " "Info: + Longest register to register delay is 3.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst12\|f74161:sub\|9 1 REG LC_X3_Y4_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.978 ns) 1.861 ns 74161:inst12\|f74161:sub\|81 2 COMB LC_X3_Y4_N5 2 " "Info: 2: + IC(0.883 ns) + CELL(0.978 ns) = 1.861 ns; Loc. = LC_X3_Y4_N5; Fanout = 2; COMB Node = '74161:inst12\|f74161:sub\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|81 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.984 ns 74161:inst12\|f74161:sub\|85 3 COMB LC_X3_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.984 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = '74161:inst12\|f74161:sub\|85'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74161:inst12|f74161:sub|81 74161:inst12|f74161:sub|85 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.107 ns 74161:inst12\|f74161:sub\|95 4 COMB LC_X3_Y4_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.107 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = '74161:inst12\|f74161:sub\|95'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74161:inst12|f74161:sub|85 74161:inst12|f74161:sub|95 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 672 432 480 704 "95" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.161 ns) 3.268 ns 74161:inst12\|f74161:sub\|110 5 REG LC_X3_Y4_N8 4 " "Info: 5: + IC(0.000 ns) + CELL(1.161 ns) = 3.268 ns; Loc. = LC_X3_Y4_N8; Fanout = 4; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { 74161:inst12|f74161:sub|95 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.385 ns ( 72.98 % ) " "Info: Total cell delay = 2.385 ns ( 72.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.883 ns ( 27.02 % ) " "Info: Total interconnect delay = 0.883 ns ( 27.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|81 74161:inst12|f74161:sub|85 74161:inst12|f74161:sub|95 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { 74161:inst12|f74161:sub|9 {} 74161:inst12|f74161:sub|81 {} 74161:inst12|f74161:sub|85 {} 74161:inst12|f74161:sub|95 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.883ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 1.161ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"cp\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns cp 1 CLK PIN_14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'cp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 600 856 1024 616 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns 74161:inst12\|f74161:sub\|110 2 REG LC_X3_Y4_N8 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y4_N8; Fanout = 4; REG Node = '74161:inst12\|f74161:sub\|110'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { cp 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { cp 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { cp {} cp~combout {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"cp\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns cp 1 CLK PIN_14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'cp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 600 856 1024 616 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns 74161:inst12\|f74161:sub\|9 2 REG LC_X3_Y4_N5 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { cp 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { cp 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { cp {} cp~combout {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { cp 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { cp {} cp~combout {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { cp 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { cp {} cp~combout {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|81 74161:inst12|f74161:sub|85 74161:inst12|f74161:sub|95 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { 74161:inst12|f74161:sub|9 {} 74161:inst12|f74161:sub|81 {} 74161:inst12|f74161:sub|85 {} 74161:inst12|f74161:sub|95 {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.883ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 1.161ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { cp 74161:inst12|f74161:sub|110 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { cp {} cp~combout {} 74161:inst12|f74161:sub|110 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { cp 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { cp {} cp~combout {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP_ register register 74160:inst1\|7 74160:inst1\|9 304.04 MHz Internal " "Info: Clock \"CP_\" Internal fmax is restricted to 304.04 MHz between source register \"74160:inst1\|7\" and destination register \"74160:inst1\|9\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.111 ns + Longest register register " "Info: + Longest register to register delay is 2.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst1\|7 1 REG LC_X4_Y4_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N4; Fanout = 4; REG Node = '74160:inst1\|7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(1.183 ns) 2.111 ns 74160:inst1\|9 2 REG LC_X4_Y4_N6 4 " "Info: 2: + IC(0.928 ns) + CELL(1.183 ns) = 2.111 ns; Loc. = LC_X4_Y4_N6; Fanout = 4; REG Node = '74160:inst1\|9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { 74160:inst1|7 74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 56.04 % ) " "Info: Total cell delay = 1.183 ns ( 56.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.928 ns ( 43.96 % ) " "Info: Total interconnect delay = 0.928 ns ( 43.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { 74160:inst1|7 74160:inst1|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.111 ns" { 74160:inst1|7 {} 74160:inst1|9 {} } { 0.000ns 0.928ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_ destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CP_\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP_ 1 CLK PIN_12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'CP_'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_ } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 432 632 800 448 "CP_" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns 74160:inst1\|9 2 REG LC_X4_Y4_N6 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N6; Fanout = 4; REG Node = '74160:inst1\|9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CP_ 74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CP_ 74160:inst1|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CP_ {} CP_~combout {} 74160:inst1|9 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP_ source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CP_\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP_ 1 CLK PIN_12 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 4; CLK Node = 'CP_'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP_ } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 432 632 800 448 "CP_" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns 74160:inst1\|7 2 REG LC_X4_Y4_N4 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N4; Fanout = 4; REG Node = '74160:inst1\|7'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CP_ 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CP_ 74160:inst1|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CP_ {} CP_~combout {} 74160:inst1|7 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CP_ 74160:inst1|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CP_ {} CP_~combout {} 74160:inst1|9 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CP_ 74160:inst1|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CP_ {} CP_~combout {} 74160:inst1|7 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { 74160:inst1|7 74160:inst1|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.111 ns" { 74160:inst1|7 {} 74160:inst1|9 {} } { 0.000ns 0.928ns } { 0.000ns 1.183ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CP_ 74160:inst1|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CP_ {} CP_~combout {} 74160:inst1|9 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CP_ 74160:inst1|7 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CP_ {} CP_~combout {} 74160:inst1|7 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { 74160:inst1|9 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "cp r 74161:inst12\|f74161:sub\|9 10.840 ns register " "Info: tco from clock \"cp\" to destination pin \"r\" through register \"74161:inst12\|f74161:sub\|9\" is 10.840 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cp source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"cp\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns cp 1 CLK PIN_14 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'cp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 600 856 1024 616 "cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns 74161:inst12\|f74161:sub\|9 2 REG LC_X3_Y4_N5 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { cp 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { cp 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { cp {} cp~combout {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.116 ns + Longest register pin " "Info: + Longest register to pin delay is 7.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst12\|f74161:sub\|9 1 REG LC_X3_Y4_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; REG Node = '74161:inst12\|f74161:sub\|9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.978 ns) 1.861 ns 74161:inst12\|f74161:sub\|81 2 COMB LC_X3_Y4_N5 2 " "Info: 2: + IC(0.883 ns) + CELL(0.978 ns) = 1.861 ns; Loc. = LC_X3_Y4_N5; Fanout = 2; COMB Node = '74161:inst12\|f74161:sub\|81'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|81 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 1.984 ns 74161:inst12\|f74161:sub\|85 3 COMB LC_X3_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 1.984 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = '74161:inst12\|f74161:sub\|85'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74161:inst12|f74161:sub|81 74161:inst12|f74161:sub|85 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.107 ns 74161:inst12\|f74161:sub\|95 4 COMB LC_X3_Y4_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.107 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = '74161:inst12\|f74161:sub\|95'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74161:inst12|f74161:sub|85 74161:inst12|f74161:sub|95 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 672 432 480 704 "95" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.230 ns 74161:inst12\|f74161:sub\|105 5 COMB LC_X3_Y4_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.230 ns; Loc. = LC_X3_Y4_N8; Fanout = 1; COMB Node = '74161:inst12\|f74161:sub\|105'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74161:inst12|f74161:sub|95 74161:inst12|f74161:sub|105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 880 432 480 912 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 3.045 ns 74161:inst12\|f74161:sub\|105~2 6 COMB LC_X3_Y4_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.815 ns) = 3.045 ns; Loc. = LC_X3_Y4_N9; Fanout = 1; COMB Node = '74161:inst12\|f74161:sub\|105~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { 74161:inst12|f74161:sub|105 74161:inst12|f74161:sub|105~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/quartus/quartus/libraries/others/maxplus2/f74161.bdf" { { 880 432 480 912 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(2.322 ns) 7.116 ns r 7 PIN PIN_3 0 " "Info: 7: + IC(1.749 ns) + CELL(2.322 ns) = 7.116 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'r'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.071 ns" { 74161:inst12|f74161:sub|105~2 r } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 560 1168 1344 576 "r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.484 ns ( 63.01 % ) " "Info: Total cell delay = 4.484 ns ( 63.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.632 ns ( 36.99 % ) " "Info: Total interconnect delay = 2.632 ns ( 36.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.116 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|81 74161:inst12|f74161:sub|85 74161:inst12|f74161:sub|95 74161:inst12|f74161:sub|105 74161:inst12|f74161:sub|105~2 r } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.116 ns" { 74161:inst12|f74161:sub|9 {} 74161:inst12|f74161:sub|81 {} 74161:inst12|f74161:sub|85 {} 74161:inst12|f74161:sub|95 {} 74161:inst12|f74161:sub|105 {} 74161:inst12|f74161:sub|105~2 {} r {} } { 0.000ns 0.883ns 0.000ns 0.000ns 0.000ns 0.000ns 1.749ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { cp 74161:inst12|f74161:sub|9 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { cp {} cp~combout {} 74161:inst12|f74161:sub|9 {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.116 ns" { 74161:inst12|f74161:sub|9 74161:inst12|f74161:sub|81 74161:inst12|f74161:sub|85 74161:inst12|f74161:sub|95 74161:inst12|f74161:sub|105 74161:inst12|f74161:sub|105~2 r } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.116 ns" { 74161:inst12|f74161:sub|9 {} 74161:inst12|f74161:sub|81 {} 74161:inst12|f74161:sub|85 {} 74161:inst12|f74161:sub|95 {} 74161:inst12|f74161:sub|105 {} 74161:inst12|f74161:sub|105~2 {} r {} } { 0.000ns 0.883ns 0.000ns 0.000ns 0.000ns 0.000ns 1.749ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A Y_OR 7.784 ns Longest " "Info: Longest tpd from source pin \"A\" to destination pin \"Y_OR\" is 7.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns A 1 PIN PIN_8 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 4; PIN Node = 'A'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 64 -16 152 80 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.511 ns) 3.630 ns inst3 2 COMB LC_X2_Y4_N7 2 " "Info: 2: + IC(1.987 ns) + CELL(0.511 ns) = 3.630 ns; Loc. = LC_X2_Y4_N7; Fanout = 2; COMB Node = 'inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { A inst3 } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 264 288 352 312 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(2.322 ns) 7.784 ns Y_OR 3 PIN PIN_95 0 " "Info: 3: + IC(1.832 ns) + CELL(2.322 ns) = 7.784 ns; Loc. = PIN_95; Fanout = 0; PIN Node = 'Y_OR'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.154 ns" { inst3 Y_OR } "NODE_NAME" } } { "lab1.bdf" "" { Schematic "D:/Quartus/Quartus II 9.1/LAB/lab1/lab1.bdf" { { 216 448 624 232 "Y_OR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 50.94 % ) " "Info: Total cell delay = 3.965 ns ( 50.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 49.06 % ) " "Info: Total interconnect delay = 3.819 ns ( 49.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.784 ns" { A inst3 Y_OR } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.784 ns" { A {} A~combout {} inst3 {} Y_OR {} } { 0.000ns 0.000ns 1.987ns 1.832ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 21:51:01 2022 " "Info: Processing ended: Mon Sep 26 21:51:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
