0.6
2017.2
Jun 15 2017
18:52:51
D:/Code/Vivado/VerilogHDLExercise/generate/generate.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/generate/generate.srcs/sim_1/new/sig_ctl_testbench.v,1548582924,verilog,,,,sig_ctl_testbench,,,,,,,,
D:/Code/Vivado/VerilogHDLExercise/generate/generate.srcs/sources_1/new/sig_ctl.v,1548573101,verilog,,,,sig_ctl,,,,,,,,
