$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Fri Dec 06 17:01:13 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CONTROL_UNIT_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 8 " MBR_IN [7:0] $end
$var reg 1 # N $end
$var reg 1 $ Z $end
$var wire 1 % MIR [35] $end
$var wire 1 & MIR [34] $end
$var wire 1 ' MIR [33] $end
$var wire 1 ( MIR [32] $end
$var wire 1 ) MIR [31] $end
$var wire 1 * MIR [30] $end
$var wire 1 + MIR [29] $end
$var wire 1 , MIR [28] $end
$var wire 1 - MIR [27] $end
$var wire 1 . MIR [26] $end
$var wire 1 / MIR [25] $end
$var wire 1 0 MIR [24] $end
$var wire 1 1 MIR [23] $end
$var wire 1 2 MIR [22] $end
$var wire 1 3 MIR [21] $end
$var wire 1 4 MIR [20] $end
$var wire 1 5 MIR [19] $end
$var wire 1 6 MIR [18] $end
$var wire 1 7 MIR [17] $end
$var wire 1 8 MIR [16] $end
$var wire 1 9 MIR [15] $end
$var wire 1 : MIR [14] $end
$var wire 1 ; MIR [13] $end
$var wire 1 < MIR [12] $end
$var wire 1 = MIR [11] $end
$var wire 1 > MIR [10] $end
$var wire 1 ? MIR [9] $end
$var wire 1 @ MIR [8] $end
$var wire 1 A MIR [7] $end
$var wire 1 B MIR [6] $end
$var wire 1 C MIR [5] $end
$var wire 1 D MIR [4] $end
$var wire 1 E MIR [3] $end
$var wire 1 F MIR [2] $end
$var wire 1 G MIR [1] $end
$var wire 1 H MIR [0] $end
$var wire 1 I MPC [8] $end
$var wire 1 J MPC [7] $end
$var wire 1 K MPC [6] $end
$var wire 1 L MPC [5] $end
$var wire 1 M MPC [4] $end
$var wire 1 N MPC [3] $end
$var wire 1 O MPC [2] $end
$var wire 1 P MPC [1] $end
$var wire 1 Q MPC [0] $end
$var wire 1 R write_enable $end
$var wire 1 S sampler $end
$scope module i1 $end
$var wire 1 T gnd $end
$var wire 1 U vcc $end
$var wire 1 V unknown $end
$var tri1 1 W devclrn $end
$var tri1 1 X devpor $end
$var tri1 1 Y devoe $end
$var wire 1 Z CLOCK~combout $end
$var wire 1 [ CLOCK~clkctrl_outclk $end
$var wire 1 \ Z~combout $end
$var wire 1 ] inst2|inst1~regout $end
$var wire 1 ^ N~combout $end
$var wire 1 _ inst2|inst8~feeder_combout $end
$var wire 1 ` inst2|inst8~regout $end
$var wire 1 a inst2|inst6~0_combout $end
$var wire 1 b inst2|inst6~combout $end
$var wire 1 c inst1~regout $end
$var wire 1 d inst2|inst9 [7] $end
$var wire 1 e inst2|inst9 [6] $end
$var wire 1 f inst2|inst9 [5] $end
$var wire 1 g inst2|inst9 [4] $end
$var wire 1 h inst2|inst9 [3] $end
$var wire 1 i inst2|inst9 [2] $end
$var wire 1 j inst2|inst9 [1] $end
$var wire 1 k inst2|inst9 [0] $end
$var wire 1 l MBR_IN~combout [7] $end
$var wire 1 m MBR_IN~combout [6] $end
$var wire 1 n MBR_IN~combout [5] $end
$var wire 1 o MBR_IN~combout [4] $end
$var wire 1 p MBR_IN~combout [3] $end
$var wire 1 q MBR_IN~combout [2] $end
$var wire 1 r MBR_IN~combout [1] $end
$var wire 1 s MBR_IN~combout [0] $end
$var wire 1 t rom|altsyncram_component|auto_generated|q_a [35] $end
$var wire 1 u rom|altsyncram_component|auto_generated|q_a [34] $end
$var wire 1 v rom|altsyncram_component|auto_generated|q_a [33] $end
$var wire 1 w rom|altsyncram_component|auto_generated|q_a [32] $end
$var wire 1 x rom|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 y rom|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 z rom|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 { rom|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 | rom|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 } rom|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 ~ rom|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 !! rom|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 "! rom|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 #! rom|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 $! rom|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 %! rom|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 &! rom|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 '! rom|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 (! rom|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 )! rom|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 *! rom|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 +! rom|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 ,! rom|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 -! rom|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 .! rom|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 /! rom|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 0! rom|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 1! rom|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 2! rom|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 3! rom|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 4! rom|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 5! rom|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 6! rom|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 7! rom|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 8! rom|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 9! rom|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 :! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [8] $end
$var wire 1 ;! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [7] $end
$var wire 1 <! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [6] $end
$var wire 1 =! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [5] $end
$var wire 1 >! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [4] $end
$var wire 1 ?! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [3] $end
$var wire 1 @! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [2] $end
$var wire 1 A! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1] $end
$var wire 1 B! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$var wire 1 C! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 D! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 E! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 F! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 G! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 H! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 I! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 J! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 K! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 L! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8] $end
$var wire 1 M! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7] $end
$var wire 1 N! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6] $end
$var wire 1 O! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5] $end
$var wire 1 P! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4] $end
$var wire 1 Q! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3] $end
$var wire 1 R! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2] $end
$var wire 1 S! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1] $end
$var wire 1 T! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 U! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 V! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 W! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 X! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 Y! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 Z! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 [! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 \! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 ]! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10101 "
0#
0$
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xR
xS
0T
1U
xV
1W
1X
1Y
0Z
x[
0\
0]
0^
x_
0`
xa
xb
0c
xk
xj
xi
xh
xg
xf
xe
xd
1s
0r
1q
0p
1o
0n
0m
0l
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
$end
#122
0[
#630
0a
#951
0g
0i
#953
0e
#992
0h
#995
0f
#1018
0b
#1103
0j
#1106
0k
#1198
0d
#3657
04
#3658
02
#3677
0A
#3739
0.
#3754
0:
#3767
0/
#3789
0?
#3802
05
#3811
0*
#3846
0&
#3847
0E
#3865
0@
#3871
0H
#3885
0'
#3942
08
#3988
0,
#4110
09
#4117
03
#4216
0;
#4220
0%
#4235
07
#4392
0(
#4394
01
#4397
00
#4405
0=
#4423
0K
#4463
0L
#4479
0C
#4482
0G
#4523
06
#4548
0B
#4565
0D
#4589
0F
#4635
0)
#4640
0M
#4666
0R
#4733
0-
#4738
0<
#4744
0>
#4755
0+
#4769
0O
#4797
0I
#4800
0N
#4809
0Q
#4965
0_
#4995
0J
#5212
0P
#140000
1!
0S
#140989
1Z
#141111
1[
#200000
0!
1S
#200989
0Z
#201111
0[
#204762
1A!
1{
#205865
1j
#208750
1,
#209974
1P
#340000
1!
0S
#340989
1Z
#341111
1[
#400000
0!
1S
#400989
0Z
#401111
0[
#404756
1T!
1M!
10!
1)!
#404762
0A!
0{
#404767
1K!
1I!
1H!
1C!
1'!
1%!
1$!
1}
#404771
1]!
1Y!
19!
15!
#405617
1i
1g
#405865
0j
#405873
1k
#408424
14
#408506
1.
#408545
1?
#408642
1H
#408698
18
#408750
0,
#408884
13
#409290
16
#409306
1M
#409336
1D
#409435
1O
#409576
1Q
#409974
0P
#420000
b101 "
b1 "
b11 "
b10 "
0S
#420840
0s
#420850
0o
0q
1r
#425964
1j
#426699
0k
#426855
0i
#426939
0g
#430073
1P
#430402
0Q
#430628
0M
#430673
0O
#540000
1!
1S
#540989
1Z
#541111
1[
#600000
0!
0S
#600989
0Z
#601111
0[
#740000
1!
1S
#740989
1Z
#741111
1[
#800000
0!
0S
#800989
0Z
#801111
0[
#940000
1!
1S
#940989
1Z
#941111
1[
#1000000
0!
0S
#1000989
0Z
#1001111
0[
#1140000
1!
1S
#1140989
1Z
#1141111
1[
#1200000
0!
0S
#1200989
0Z
#1201111
0[
#1340000
1!
1S
#1340989
1Z
#1341111
1[
