
---------- Begin Simulation Statistics ----------
final_tick                                41352476500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674104                       # Number of bytes of host memory used
host_op_rate                                   154711                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1217.61                       # Real time elapsed on the host
host_tick_rate                               33962128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041352                       # Number of seconds simulated
sim_ticks                                 41352476500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 119859338                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58020721                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.827050                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.827050                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5464950                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3073942                       # number of floating regfile writes
system.cpu.idleCycles                           86932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               484104                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22137486                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.364230                       # Inst execution rate
system.cpu.iew.exec_refs                     39329078                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15908305                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5005108                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23741200                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 64                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6695                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16215971                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           199586351                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23420773                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1125883                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             195533538                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49284                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3440459                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 387406                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3524602                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1159                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       358722                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         125382                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 218536739                       # num instructions consuming a value
system.cpu.iew.wb_count                     195147351                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621446                       # average fanout of values written-back
system.cpu.iew.wb_producers                 135808690                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.359561                       # insts written-back per cycle
system.cpu.iew.wb_sent                      195314540                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                298450120                       # number of integer regfile reads
system.cpu.int_regfile_writes               155026461                       # number of integer regfile writes
system.cpu.ipc                               1.209117                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.209117                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1764912      0.90%      0.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151318332     76.94%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               752255      0.38%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                812893      0.41%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476895      0.24%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  458      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193729      0.10%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               376552      0.19%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1246362      0.63%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                289      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22671383     11.53%     91.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14458586      7.35%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          985932      0.50%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1600790      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              196659426                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5327217                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10495200                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4983390                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6361180                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2905089                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014772                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2423564     83.42%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     18      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  11443      0.39%     83.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1826      0.06%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 224277      7.72%     91.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102865      3.54%     95.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19668      0.68%     95.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           121426      4.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              192472386                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          468414523                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    190163961                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         204435283                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  199586199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 196659426                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 152                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11208960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             67765                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14427852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      82618022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.380345                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.459802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31899158     38.61%     38.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6849543      8.29%     46.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8174170      9.89%     56.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9068790     10.98%     67.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7890893      9.55%     77.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5968387      7.22%     84.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6795100      8.22%     92.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3696782      4.47%     97.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2275199      2.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        82618022                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.377843                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            665006                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           172434                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23741200                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16215971                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                83386290                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         82704954                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201778                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       403399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       807818                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            877                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                23740114                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19485005                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            479484                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9905922                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9268980                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.570089                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1115201                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          518489                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             503757                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14732                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          457                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        11169231                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            383031                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     80996312                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.325752                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.815790                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        34938334     43.14%     43.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10219368     12.62%     55.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         5247698      6.48%     62.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9340679     11.53%     73.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2579310      3.18%     76.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3806006      4.70%     81.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3326604      4.11%     85.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1972843      2.44%     88.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9565470     11.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     80996312                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9565470                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34565629                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34565629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34565629                       # number of overall hits
system.cpu.dcache.overall_hits::total        34565629                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       351267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         351267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       351267                       # number of overall misses
system.cpu.dcache.overall_misses::total        351267                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22480919991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22480919991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22480919991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22480919991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34916896                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34916896                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34916896                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34916896                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010060                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63999.521706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63999.521706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63999.521706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63999.521706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23659                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.965721                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       242885                       # number of writebacks
system.cpu.dcache.writebacks::total            242885                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        92744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        92744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92744                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258523                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18135179491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18135179491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18135179491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18135179491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007404                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007404                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70149.191720                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70149.191720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70149.191720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70149.191720                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19180950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19180950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       158361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        158361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8192205500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8192205500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19339311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19339311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51731.205916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51731.205916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        80451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        77910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        77910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4254820000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4254820000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54611.988192                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54611.988192                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15384679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15384679                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       192906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       192906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14288714491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14288714491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74070.866075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74070.866075                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12293                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       180613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13880359491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13880359491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011594                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76851.386617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76851.386617                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.649323                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34824152                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            134.705312                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.649323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70092313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70092313                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 19968803                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29551111                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  30615989                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2094713                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 387406                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9114473                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96700                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              204110160                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                540572                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23445166                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15908310                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23445                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109796                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21124043                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      110831530                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23740114                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10887938                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      61007568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  968184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  326                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1971                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  17331996                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                199497                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           82618022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.533099                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.358217                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 47604110     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1500376      1.82%     59.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3831191      4.64%     64.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3158761      3.82%     67.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1963382      2.38%     70.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2306690      2.79%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2459004      2.98%     76.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1856464      2.25%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17938044     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             82618022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.287046                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.340083                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17185517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17185517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17185517                       # number of overall hits
system.cpu.icache.overall_hits::total        17185517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146478                       # number of overall misses
system.cpu.icache.overall_misses::total        146478                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2007780500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2007780500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2007780500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2007780500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17331995                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17331995                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17331995                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17331995                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008451                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13707.044744                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13707.044744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13707.044744                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13707.044744                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          355                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           71                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145389                       # number of writebacks
system.cpu.icache.writebacks::total            145389                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          581                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          581                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          581                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          581                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145897                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145897                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145897                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145897                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1835815500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1835815500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1835815500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1835815500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008418                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008418                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008418                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008418                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12582.955784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12582.955784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12582.955784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12582.955784                       # average overall mshr miss latency
system.cpu.icache.replacements                 145389                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17185517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17185517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146478                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2007780500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2007780500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17331995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17331995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13707.044744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13707.044744                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          581                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          581                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145897                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145897                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1835815500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1835815500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12582.955784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12582.955784                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.623288                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17331414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145897                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.792120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.623288                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34809887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34809887                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17332285                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           427                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4057195                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1281938                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                37868                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1159                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 638385                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48032                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    468                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  41352476500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 387406                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21051016                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9490638                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2681                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  31572842                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20113439                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              202632205                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64567                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 716577                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    991                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19036446                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           224544919                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   529021724                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                310327307                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6205620                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16212126                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      41                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11513259                       # count of insts added to the skid buffer
system.cpu.rob.reads                        270934438                       # The number of ROB reads
system.cpu.rob.writes                       400723583                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144531                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                49397                       # number of demand (read+write) hits
system.l2.demand_hits::total                   193928                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144531                       # number of overall hits
system.l2.overall_hits::.cpu.data               49397                       # number of overall hits
system.l2.overall_hits::total                  193928                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1364                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209124                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210488                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1364                       # number of overall misses
system.l2.overall_misses::.cpu.data            209124                       # number of overall misses
system.l2.overall_misses::total                210488                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95322500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17216770000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17312092500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95322500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17216770000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17312092500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258521                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404416                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258521                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404416                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.808925                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520474                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.808925                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520474                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69884.530792                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82328.044605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82247.408403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69884.530792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82328.044605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82247.408403                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198750                       # number of writebacks
system.l2.writebacks::total                    198750                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210488                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210488                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15089979250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15171362250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15089979250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15171362250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.808925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.808925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59664.956012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72158.046183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72077.088718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59664.956012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72158.046183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72077.088718                       # average overall mshr miss latency
system.l2.replacements                         202612                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       242885                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           242885                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       242885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       242885                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145389                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145389                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145389                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145389                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19594                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19594                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161038                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161038                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13396716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13396716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        180632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.891525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83189.781294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83189.781294                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11759275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11759275500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.891525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73021.743315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73021.743315                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95322500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95322500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69884.530792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69884.530792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1364                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59664.956012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59664.956012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        48086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           48086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3820054000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3820054000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.617366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79442.124527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79442.124527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        48086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3330703750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3330703750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.617366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69265.560662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69265.560662                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8123.977544                       # Cycle average of tags in use
system.l2.tags.total_refs                      807741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210804                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.831716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.143274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.342066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8070.492204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991696                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6672924                       # Number of tag accesses
system.l2.tags.data_accesses                  6672924                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000783444250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11895                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11895                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186894                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210488                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210488                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198750                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210488                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.693905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.828934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.902429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11891     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11895                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.706347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.672840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.081327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8151     68.52%     68.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.10%     68.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2942     24.73%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              654      5.50%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              136      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11895                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13471232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    325.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   41352218500                       # Total gap between requests
system.mem_ctrls.avgGap                     101046.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13383552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718208                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2111022.298749145120                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 323645719.259401559830                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 307556138.747820854187                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209124                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198750                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36371000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8188902500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 987192129000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26664.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39158.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4967004.42                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13383936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13471232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209124                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210488                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198750                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2111022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    323655005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        325766028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2111022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2111022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    307599474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       307599474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    307599474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2111022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    323655005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       633365501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210482                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198722                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12465                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4278736000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8225273500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20328.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39078.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77957                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91407                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            37.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       239830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.195480                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.782263                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.518218                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       173761     72.45%     72.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45383     18.92%     91.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9648      4.02%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5126      2.14%     97.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3468      1.45%     98.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1327      0.55%     99.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          654      0.27%     99.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          213      0.09%     99.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          250      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       239830                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13470848                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718208                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              325.756742                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              307.556139                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       857471160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455737755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751456440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518246820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3263738400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17876610180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    825363840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24548624595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   593.643396                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1995496000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1380600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37976380500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       854986440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454417095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751385040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519082020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3263738400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17854741560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    843779520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24542130075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   593.486344                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2042964000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1380600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  37928912500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49450                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198750                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3011                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161038                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161038                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49450                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26191232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26191232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26191232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210488                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210488                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301812250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263110000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145389                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18986                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180632                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145897                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437181                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775055                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1212236                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18642176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32089984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50732160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202614                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001577                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040087                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606085     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    937      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607032                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41352476500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          792183000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218853983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387782500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
