INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sim_1/imports/new/lab1_sort_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_tb
