{"files":[{"patch":"@@ -2055,1 +2055,2 @@\n-  vsetvli(x0, x0, Assembler::e32, Assembler::m4);\n+  li(t0, ints_in_vec_reg);\n+  vsetvli(x0, t0, Assembler::e32, Assembler::m1);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":2,"deletions":1,"binary":false,"changes":3,"status":"modified"}]}