Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep 23 16:14:27 2024
| Host         : DESKTOP-HUTA8KR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file temp_sensor_timing_summary_routed.rpt -pb temp_sensor_timing_summary_routed.pb -rpx temp_sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_sensor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   83          inf        0.000                      0                   83           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.304ns  (logic 4.449ns (53.579%)  route 3.855ns (46.421%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  digit1_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit1_reg[0]/Q
                         net (fo=7, routed)           0.990     1.508    digit1_reg_n_0_[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.152     1.660 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.865     4.525    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.304 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.304    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.150ns  (logic 4.360ns (53.500%)  route 3.790ns (46.500%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  digit1_reg[3]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit1_reg[3]/Q
                         net (fo=7, routed)           0.977     1.433    digit1_reg_n_0_[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.152     1.585 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.813     4.398    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     8.150 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.150    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 4.197ns (52.676%)  route 3.771ns (47.324%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  digit1_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit1_reg[0]/Q
                         net (fo=7, routed)           0.990     1.508    digit1_reg_n_0_[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124     1.632 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.781     4.413    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.968 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.968    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.439ns (55.920%)  route 3.499ns (44.080%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  digit1_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit1_reg[0]/Q
                         net (fo=7, routed)           0.982     1.500    digit1_reg_n_0_[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.152     1.652 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.516     4.169    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     7.938 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.938    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 4.165ns (54.411%)  route 3.490ns (45.589%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  an_reg[2]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an_reg[2]/Q
                         net (fo=1, routed)           3.490     3.909    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.746     7.655 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.655    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 4.073ns (56.927%)  route 3.082ns (43.073%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  digit1_reg[3]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit1_reg[3]/Q
                         net (fo=7, routed)           0.977     1.433    digit1_reg_n_0_[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.124     1.557 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.105     3.662    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.155 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.155    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.140ns  (logic 4.117ns (57.665%)  route 3.023ns (42.335%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  digit1_reg[3]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit1_reg[3]/Q
                         net (fo=7, routed)           1.012     1.468    digit1_reg_n_0_[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I0_O)        0.124     1.592 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.011     3.603    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.140 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.140    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 4.176ns (58.710%)  route 2.937ns (41.290%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  digit1_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit1_reg[0]/Q
                         net (fo=7, routed)           0.982     1.500    digit1_reg_n_0_[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.124     1.624 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.954     3.579    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.112 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.112    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            digit1_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.878ns  (logic 1.631ns (23.713%)  route 5.247ns (76.287%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=30, routed)          4.564     6.071    rst_IBUF
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.195 r  digit1[3]_i_1/O
                         net (fo=4, routed)           0.683     6.878    digit1[3]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  digit1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            digit1_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.878ns  (logic 1.631ns (23.713%)  route 5.247ns (76.287%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=30, routed)          4.564     6.071    rst_IBUF
    SLICE_X0Y84          LUT4 (Prop_lut4_I3_O)        0.124     6.195 r  digit1[3]_i_1/O
                         net (fo=4, routed)           0.683     6.878    digit1[3]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  digit1_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  refresh_counter_reg[0]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[0]/Q
                         net (fo=6, routed)           0.119     0.260    refresh_counter[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     0.305 r  an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    an[0]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  refresh_counter_reg[0]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  refresh_counter_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    refresh_counter[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.306 r  an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.306    an[1]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  refresh_counter_reg[0]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  refresh_counter_reg[0]/Q
                         net (fo=6, routed)           0.119     0.260    refresh_counter[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.048     0.308 r  an[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    an[3]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  refresh_counter_reg[0]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    refresh_counter[0]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.049     0.310 r  an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    an[2]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.999%)  route 0.146ns (44.001%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  temperature_reg[3]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temperature_reg[3]/Q
                         net (fo=6, routed)           0.146     0.287    temperature[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  digit1[3]_i_2/O
                         net (fo=1, routed)           0.000     0.332    digit1[3]_i_2_n_0
    SLICE_X5Y83          FDRE                                         r  digit1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.831%)  route 0.147ns (44.169%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  temperature_reg[3]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temperature_reg[3]/Q
                         net (fo=6, routed)           0.147     0.288    temperature[3]
    SLICE_X5Y83          LUT6 (Prop_lut6_I3_O)        0.045     0.333 r  digit1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    digit1[2]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  digit1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.227ns (67.657%)  route 0.109ns (32.343%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  state_reg[1]/Q
                         net (fo=6, routed)           0.109     0.237    state[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.099     0.336 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    state[2]_i_1_n_0
    SLICE_X0Y85          FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temperature_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  temperature_reg[0]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temperature_reg[0]/Q
                         net (fo=1, routed)           0.172     0.336    temperature[0]
    SLICE_X6Y84          FDRE                                         r  digit1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_condition_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  start_condition_reg/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  start_condition_reg/Q
                         net (fo=1, routed)           0.157     0.298    start_condition
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.343 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.343    next_state[0]
    SLICE_X0Y85          FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE                         0.000     0.000 r  clk_count_reg[7]/C
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_count_reg[7]/Q
                         net (fo=2, routed)           0.168     0.309    clk_count[7]
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  clk_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk_count[7]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





