Computer Engineering student with high skills in computer architectures and digital circuit design.
Strong software development capabilities in different languages.
Detail-oriented and organized professional with a creative mindset, problem-solving attitude and team-working abilities gained through team projects.

Actual learning goal: SoC Verification through SystemVerilog and the UVM.
<!---
AlfredoPaolino/AlfredoPaolino is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
