-- VHDL for IBM SMS ALD page 15.38.05.1
-- Title: F2 REG TO A CH CONTROL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/9/2020 9:42:26 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_38_05_1_F2_REG_TO_A_CH_CONTROL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CYCLE:	 in STD_LOGIC;
		PS_F_CH_INPUT_MODE:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		PS_GATE_F2_DATA_REG_TO_A_CH:	 out STD_LOGIC;
		LAMP_11C8F14:	 out STD_LOGIC);
end ALD_15_38_05_1_F2_REG_TO_A_CH_CONTROL;

architecture behavioral of ALD_15_38_05_1_F2_REG_TO_A_CH_CONTROL is 

	signal OUT_5B_K: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_5C_F: STD_LOGIC;
	signal OUT_3D_P: STD_LOGIC;
	signal OUT_2D_K: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;

begin

	OUT_5B_K <= NOT(PS_F_CH_INPUT_MODE AND MS_CONTROL_REG_DISABLE );
	OUT_3B_D <= NOT OUT_DOT_4B;
	OUT_5C_F <= NOT PS_F_CYCLE;
	OUT_3D_P <= NOT(OUT_3B_D );
	OUT_2D_K <= NOT OUT_3D_P;
	LAMP_11C8F14 <= OUT_2D_K;
	OUT_DOT_4B <= OUT_5B_K OR OUT_5C_F;

	PS_GATE_F2_DATA_REG_TO_A_CH <= OUT_3B_D;


end;
