# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Multiplier.srcs/sources_1/new/Mult_1.vhd" \
"../../../../../../Lab-6/Lab 6 Multiplier/BASYS 3/test_bench_lib/Sim_Mem_Init/Sim_Mem_Init.vhd" \
"../../../../../../Lab-6/Lab 6 Multiplier/BASYS 3/Mult_1/test_Mult_1.vhd" \

# Do not sort compile order
nosort
