{"vcs1":{"timestamp_begin":1727429625.565238407, "rt":1.34, "ut":0.64, "st":0.20}}
{"vcselab":{"timestamp_begin":1727429626.986583889, "rt":0.97, "ut":0.43, "st":0.13}}
{"link":{"timestamp_begin":1727429628.021748636, "rt":0.41, "ut":0.19, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727429625.018080684}
{"VCS_COMP_START_TIME": 1727429625.018080684}
{"VCS_COMP_END_TIME": 1727429629.832651338}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+prog5 +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog5 +notimingcheck"}
{"vcs1": {"peak_mem": 350536}}
{"vcselab": {"peak_mem": 225816}}
