{
  "Top": "convn_valid",
  "RtlTop": "convn_valid",
  "RtlPrefix": "",
  "RtlSubPrefix": "convn_valid_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu19p",
    "Package": "-fsvb3824",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "ap_core": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_core",
          "name": "ap_core",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ap_part": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_part",
          "name": "ap_part",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ap_parent": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ap_parent",
          "name": "ap_parent",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_data": {
      "index": "3",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "in_data_address0",
          "name": "in_data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_data_ce0",
          "name": "in_data_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_data_q0",
          "name": "in_data_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "in_w": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "in_w",
          "name": "in_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_h": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "in_h",
          "name": "in_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel": {
      "index": "6",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "kernel_address0",
          "name": "kernel_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "kernel_ce0",
          "name": "kernel_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "kernel_q0",
          "name": "kernel_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "kernel_w": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kernel_w",
          "name": "kernel_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "kernel_h": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "kernel_h",
          "name": "kernel_h",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_data": {
      "index": "9",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_data_address0",
          "name": "out_data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_data_ce0",
          "name": "out_data_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_data_we0",
          "name": "out_data_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_data_d0",
          "name": "out_data_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_data_q0",
          "name": "out_data_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out_w": {
      "index": "10",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "out_w",
          "name": "out_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_h": {
      "index": "11",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "out_h",
          "name": "out_h",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "convn_valid"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "convn_valid",
    "Version": "1.0",
    "DisplayName": "Convn_valid",
    "Revision": "2113985285",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_convn_valid_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/source\/hls.cpp"],
    "TestBench": ["..\/..\/..\/source\/hls_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/convn_valid_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1.vhd",
      "impl\/vhdl\/convn_valid_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4.vhd",
      "impl\/vhdl\/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1.vhd",
      "impl\/vhdl\/convn_valid_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/convn_valid_mac_muladd_5s_5s_5ns_5_4_1.vhd",
      "impl\/vhdl\/convn_valid_mul_10s_10s_10_1_1.vhd",
      "impl\/vhdl\/convn_valid_mul_31ns_31ns_62_2_1.vhd",
      "impl\/vhdl\/convn_valid.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convn_valid_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1.v",
      "impl\/verilog\/convn_valid_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4.v",
      "impl\/verilog\/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1.v",
      "impl\/verilog\/convn_valid_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/convn_valid_mac_muladd_5s_5s_5ns_5_4_1.v",
      "impl\/verilog\/convn_valid_mul_10s_10s_10_1_1.v",
      "impl\/verilog\/convn_valid_mul_31ns_31ns_62_2_1.v",
      "impl\/verilog\/convn_valid.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl",
      "impl\/misc\/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/convn_valid.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_core": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_core": "DATA"},
      "ports": ["ap_core"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_core"
        }]
    },
    "ap_part": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_part": "DATA"},
      "ports": ["ap_part"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_part"
        }]
    },
    "ap_parent": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"ap_parent": "DATA"},
      "ports": ["ap_parent"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ap_parent"
        }]
    },
    "in_data_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"in_data_address0": "DATA"},
      "ports": ["in_data_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_data"
        }]
    },
    "in_data_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"in_data_q0": "DATA"},
      "ports": ["in_data_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in_data"
        }]
    },
    "in_w": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_w": "DATA"},
      "ports": ["in_w"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in_w"
        }]
    },
    "in_h": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_h": "DATA"},
      "ports": ["in_h"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in_h"
        }]
    },
    "kernel_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"kernel_address0": "DATA"},
      "ports": ["kernel_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "kernel"
        }]
    },
    "kernel_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"kernel_q0": "DATA"},
      "ports": ["kernel_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "kernel"
        }]
    },
    "kernel_w": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kernel_w": "DATA"},
      "ports": ["kernel_w"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kernel_w"
        }]
    },
    "kernel_h": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"kernel_h": "DATA"},
      "ports": ["kernel_h"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "kernel_h"
        }]
    },
    "out_data_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"out_data_address0": "DATA"},
      "ports": ["out_data_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_data"
        }]
    },
    "out_data_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"out_data_d0": "DATA"},
      "ports": ["out_data_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_data"
        }]
    },
    "out_data_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"out_data_q0": "DATA"},
      "ports": ["out_data_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out_data"
        }]
    },
    "out_w": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"out_w": "DATA"},
      "ports": ["out_w"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_w"
        }]
    },
    "out_h": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"out_h": "DATA"},
      "ports": ["out_h"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_h"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_core": {
      "dir": "in",
      "width": "8"
    },
    "ap_part": {
      "dir": "in",
      "width": "8"
    },
    "ap_parent": {
      "dir": "in",
      "width": "8"
    },
    "in_data_address0": {
      "dir": "out",
      "width": "10"
    },
    "in_data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_data_q0": {
      "dir": "in",
      "width": "64"
    },
    "in_w": {
      "dir": "in",
      "width": "32"
    },
    "in_h": {
      "dir": "in",
      "width": "32"
    },
    "kernel_address0": {
      "dir": "out",
      "width": "5"
    },
    "kernel_ce0": {
      "dir": "out",
      "width": "1"
    },
    "kernel_q0": {
      "dir": "in",
      "width": "64"
    },
    "kernel_w": {
      "dir": "in",
      "width": "32"
    },
    "kernel_h": {
      "dir": "in",
      "width": "32"
    },
    "out_data_address0": {
      "dir": "out",
      "width": "10"
    },
    "out_data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_data_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_data_d0": {
      "dir": "out",
      "width": "64"
    },
    "out_data_q0": {
      "dir": "in",
      "width": "64"
    },
    "out_w": {
      "dir": "in",
      "width": "32"
    },
    "out_h": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "convn_valid",
      "BindInstances": "empty_15_fu_159_p2 smax_fu_165_p3 empty_16_fu_173_p2 smax1_fu_179_p3 mul_31ns_31ns_62_2_1_U18 dadd_64ns_64ns_64_8_full_dsp_1_U17 add_ln79_fu_220_p2 mul_10s_10s_10_1_1_U19 icmp_ln81_fu_239_p2 add_ln81_fu_244_p2 add_ln91_fu_255_p2 dadd_64ns_64ns_64_8_full_dsp_1_U17",
      "Instances": [{
          "ModuleName": "convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4",
          "InstanceName": "grp_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_124",
          "BindInstances": "icmp_ln86_fu_181_p2 icmp_ln84_fu_186_p2 add_ln84_fu_191_p2 select_ln84_fu_232_p3 add_ln84_1_fu_200_p2 select_ln84_1_fu_206_p3 ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3 ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3 mac_muladd_5s_5s_5ns_5_4_1_U4 add_ln88_2_fu_246_p2 ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_U3 mac_muladd_5s_5s_5ns_5_4_1_U4 dmul_64ns_64ns_64_8_max_dsp_1_U2 add_ln86_fu_251_p2"
        }]
    },
    "Info": {
      "convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convn_valid": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.692"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_84_3_VITIS_LOOP_86_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "7",
            "PipelineDepth": "23"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "~0",
          "FF": "909",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "635",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      },
      "convn_valid": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "2.692"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_79_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_81_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }],
        "Area": {
          "DSP": "17",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "~0",
          "FF": "2308",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "1824",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-07 18:05:17 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
