# system info cycloneiv on 2023.08.07.15:09:56
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1691410190
#
#
# Files generated for cycloneiv on 2023.08.07.15:09:56
files:
filepath,kind,attributes,module,is_top
simulation/cycloneiv.v,VERILOG,,cycloneiv,true
simulation/submodules/cycloneiv_altpll_0.vo,VERILOG,,cycloneiv_altpll_0,false
simulation/submodules/altera_axi_bridge.sv,SYSTEM_VERILOG,,altera_axi_bridge,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_axi_bridge,false
simulation/submodules/cycloneiv_intel_onchip_ssram_drw.v,VERILOG,,cycloneiv_intel_onchip_ssram_drw,false
simulation/submodules/cycloneiv_mm_interconnect_0.v,VERILOG,,cycloneiv_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_axi_translator.sv,SYSTEM_VERILOG,,altera_merlin_axi_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/cycloneiv_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_router,false
simulation/submodules/cycloneiv_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/cycloneiv_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_cmd_demux,false
simulation/submodules/cycloneiv_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_cmd_mux,false
simulation/submodules/cycloneiv_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_rsp_demux,false
simulation/submodules/cycloneiv_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_avalon_dc_fifo.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/altera_dcfifo_synchronizer_bundle.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_dc_fifo,false
simulation/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,cycloneiv_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
cycloneiv.altpll_0,cycloneiv_altpll_0
cycloneiv.axi_bridge_0,altera_axi_bridge
cycloneiv.intel_onchip_ssram_drw,cycloneiv_intel_onchip_ssram_drw
cycloneiv.mm_interconnect_0,cycloneiv_mm_interconnect_0
cycloneiv.mm_interconnect_0.axi_bridge_0_m0_translator,altera_merlin_axi_translator
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s1_translator,altera_merlin_slave_translator
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s2_translator,altera_merlin_slave_translator
cycloneiv.mm_interconnect_0.axi_bridge_0_m0_agent,altera_merlin_axi_master_ni
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s1_agent,altera_merlin_slave_agent
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s2_agent,altera_merlin_slave_agent
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s1_agent_rdata_fifo,altera_avalon_sc_fifo
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s2_agent_rsp_fifo,altera_avalon_sc_fifo
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s2_agent_rdata_fifo,altera_avalon_sc_fifo
cycloneiv.mm_interconnect_0.router,cycloneiv_mm_interconnect_0_router
cycloneiv.mm_interconnect_0.router_001,cycloneiv_mm_interconnect_0_router
cycloneiv.mm_interconnect_0.router_002,cycloneiv_mm_interconnect_0_router_002
cycloneiv.mm_interconnect_0.router_003,cycloneiv_mm_interconnect_0_router_002
cycloneiv.mm_interconnect_0.axi_bridge_0_m0_wr_limiter,altera_merlin_traffic_limiter
cycloneiv.mm_interconnect_0.axi_bridge_0_m0_rd_limiter,altera_merlin_traffic_limiter
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s1_burst_adapter,altera_merlin_burst_adapter
cycloneiv.mm_interconnect_0.intel_onchip_ssram_drw_s2_burst_adapter,altera_merlin_burst_adapter
cycloneiv.mm_interconnect_0.cmd_demux,cycloneiv_mm_interconnect_0_cmd_demux
cycloneiv.mm_interconnect_0.cmd_demux_001,cycloneiv_mm_interconnect_0_cmd_demux
cycloneiv.mm_interconnect_0.cmd_mux,cycloneiv_mm_interconnect_0_cmd_mux
cycloneiv.mm_interconnect_0.cmd_mux_001,cycloneiv_mm_interconnect_0_cmd_mux
cycloneiv.mm_interconnect_0.rsp_demux,cycloneiv_mm_interconnect_0_rsp_demux
cycloneiv.mm_interconnect_0.rsp_demux_001,cycloneiv_mm_interconnect_0_rsp_demux
cycloneiv.mm_interconnect_0.rsp_mux,cycloneiv_mm_interconnect_0_rsp_mux
cycloneiv.mm_interconnect_0.rsp_mux_001,cycloneiv_mm_interconnect_0_rsp_mux
cycloneiv.mm_interconnect_0.async_fifo,altera_avalon_dc_fifo
cycloneiv.mm_interconnect_0.async_fifo_001,altera_avalon_dc_fifo
cycloneiv.mm_interconnect_0.async_fifo_002,altera_avalon_dc_fifo
cycloneiv.mm_interconnect_0.async_fifo_003,altera_avalon_dc_fifo
cycloneiv.mm_interconnect_0.async_fifo_004,altera_avalon_dc_fifo
cycloneiv.mm_interconnect_0.async_fifo_005,altera_avalon_dc_fifo
cycloneiv.mm_interconnect_0.async_fifo_006,altera_avalon_dc_fifo
cycloneiv.mm_interconnect_0.async_fifo_007,altera_avalon_dc_fifo
cycloneiv.mm_interconnect_0.avalon_st_adapter,cycloneiv_mm_interconnect_0_avalon_st_adapter
cycloneiv.mm_interconnect_0.avalon_st_adapter.error_adapter_0,cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cycloneiv.mm_interconnect_0.avalon_st_adapter_001,cycloneiv_mm_interconnect_0_avalon_st_adapter
cycloneiv.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,cycloneiv_mm_interconnect_0_avalon_st_adapter_error_adapter_0
cycloneiv.rst_controller,altera_reset_controller
cycloneiv.rst_controller_001,altera_reset_controller
cycloneiv.rst_controller_002,altera_reset_controller
