#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 20 17:03:34 2024
# Process ID: 13736
# Current directory: U:/EE316/p6/EE316_Project6-Final-/vga_sync
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8948 U:\EE316\p6\EE316_Project6-Final-\vga_sync\vga_sync.xpr
# Log file: U:/EE316/p6/EE316_Project6-Final-/vga_sync/vivado.log
# Journal file: U:/EE316/p6/EE316_Project6-Final-/vga_sync\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.xpr
update_compile_order -fileset sources_1
open_bd_design {U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.tmp/vga_bram_v1_0_project u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
current_project vga_sync
current_project vga_bram_v1_0_project
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd -force
update_compile_order -fileset sources_1
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci -force
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells processing_system7_0]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode None [get_files  U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.tmp/vga_bram_v1_0_project u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/vga_sync.vhd -force
update_compile_order -fileset sources_1
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci
add_files -norecurse -copy_to u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src U:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci -force
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
create_bd_port -dir O hsync
connect_bd_net [get_bd_pins /vga_bram_0/hsync] [get_bd_ports hsync]
endgroup
startgroup
create_bd_port -dir O vsync
connect_bd_net [get_bd_pins /vga_bram_0/vsync] [get_bd_ports vsync]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 vga_r
connect_bd_net [get_bd_pins /vga_bram_0/vga_r] [get_bd_ports vga_r]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 vga_g
connect_bd_net [get_bd_pins /vga_bram_0/vga_g] [get_bd_ports vga_g]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 vga_b
connect_bd_net [get_bd_pins /vga_bram_0/vga_b] [get_bd_ports vga_b]
endgroup
set_property location {1 532 -170} [get_bd_cells vga_bram_0]
set_property location {1 498 -80} [get_bd_cells vga_bram_0]
set_property location {1 606 51} [get_bd_cells vga_bram_0]
set_property location {0.5 359 -9} [get_bd_cells vga_bram_0]
set_property location {0.5 151 -82} [get_bd_cells vga_bram_0]
set_property location {0.5 14 -138} [get_bd_cells vga_bram_0]
set_property location {1 22 -205} [get_bd_cells vga_bram_0]
set_property location {1 1 -106} [get_bd_cells vga_bram_0]
set_property location {1 14 -36} [get_bd_cells vga_bram_0]
set_property location {1 17 18} [get_bd_cells vga_bram_0]
set_property location {1 17 94} [get_bd_cells vga_bram_0]
set_property location {1 -46 98} [get_bd_cells vga_bram_0]
set_property location {1 19 -100} [get_bd_cells vga_bram_0]
set_property location {1.5 813 -111} [get_bd_cells vga_bram_0]
set_property location {1.5 995 -112} [get_bd_cells vga_bram_0]
set_property location {1254 -100} [get_bd_ports vga_g]
set_property location {1185 -247} [get_bd_ports hsync]
set_property location {1222 -217} [get_bd_ports vga_r]
set_property location {1199 -163} [get_bd_ports vsync]
set_property location {1191 -137} [get_bd_ports vga_g]
set_property location {1199 -86} [get_bd_ports vga_b]
set_property location {1173 -65} [get_bd_ports vga_b]
set_property location {1173 -89} [get_bd_ports vsync]
set_property location {1183 -127} [get_bd_ports vsync]
set_property location {1213 -111} [get_bd_ports vga_r]
set_property location {1198 -157} [get_bd_ports hsync]
set_property location {1187 -153} [get_bd_ports hsync]
set_property location {1183 -65} [get_bd_ports vga_b]
set_property location {1188 -72} [get_bd_ports vga_b]
set_property location {0.5 668 59} [get_bd_cells vga_bram_0]
set_property location {1.5 945 46} [get_bd_cells vga_bram_0]
set_property location {1 949 62} [get_bd_cells vga_bram_0]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.tmp/vga_bram_v1_0_project u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path u:/EE316/p6/EE316_Project6-Final-/ip_repo/vga_bram_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  U:/EE316/p6/EE316_Project6-Final-/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd]
