#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov 14 17:06:58 2022
# Process ID: 6884
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13780 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/intellight/accelerator/Intellight_Accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_level.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_level_Intellight_Accelerat_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1569.242 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>...
Adding Block Design Container - Q_Matrix_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:Intellight_Accelerator:1.0 - Intellight_Accelerat_0
Successfully read diagram <top_level> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1569.242 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd'
INFO: [IP_Flow 19-3422] Upgraded top_level_Intellight_Accelerat_0_0 (Intellight_Accelerator_v1.0 1.0) from revision 10 to revision 12
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Dnew'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Droad0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Droad1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Droad2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Droad3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'D_new'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'D_road0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'D_road1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'D_road2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'D_road3'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_level_Intellight_Accelerat_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'Droad0' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Q_Matrix_0_Droad0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Droad1' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Q_Matrix_0_Droad1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Droad2' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Q_Matrix_0_Droad2' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Droad3' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Q_Matrix_0_Droad3' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Dnew' is not found on the upgraded version of the cell '/Intellight_Accelerat_0'. Its connection to the net 'Intellight_Accelerat_0_Dnew' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'top_level_Intellight_Accelerat_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_Dnew> has no source
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/intellight/top_level/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Intellight_Accelerat_0/D_road0
/Intellight_Accelerat_0/D_road1
/Intellight_Accelerat_0/D_road2
/Intellight_Accelerat_0/D_road3

Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_Dnew> has no source
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_Dnew is NULL! Connection will be grounded!
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_Dnew is NULL! Connection will be grounded!
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Intellight_Accelerat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1662] The design 'Q_Matrix_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/synth/Q_Matrix_inst_0.v
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/sim/Q_Matrix_inst_0.v
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/hdl/Q_Matrix_inst_0_wrapper.v
Exporting to file D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/hw_handoff/Q_Matrix_inst_0.hwh
Generated Hardware Definition File D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/synth/Q_Matrix_inst_0.hwdef
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1671.887 ; gain = 102.645
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = 42ad08fd9091ea99; cache size = 14.084 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
[Mon Nov 14 17:37:00 2022] Launched top_level_Intellight_Accelerat_0_0_synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/top_level_Intellight_Accelerat_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd}
Reading block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - action_ram_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0_8bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1_1bit
Successfully read diagram <Q_Matrix> from block design file <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/Q_Matrix.bd>
set_property name D_road0 [get_bd_ports Droad0]
set_property name D_road1 [get_bd_ports Droad1]
set_property name D_road2 [get_bd_ports Droad2]
set_property name D_road3 [get_bd_ports Droad3]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\Q_Matrix\Q_Matrix.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/Q_Matrix/ui/bd_41881b2f.ui> 
set_property name D_new [get_bd_ports Dnew]
upgrade_bd_cells [get_bd_cells Q_Matrix_0]
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\Q_Matrix\Q_Matrix.bd> 
INFO: [BD 41-1794] Referenced block design(Q_Matrix.bd) is not validated, the design will be opening in background if not open and then validating...
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\Q_Matrix\Q_Matrix.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/ui/bd_60a34e87.ui> 
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
INFO: [BD 41-2537] Upgraded Block Design source 'Q_Matrix.bd' of Block Design Container </Q_Matrix_0>
upgrade_bd_cells: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1756.031 ; gain = 28.344
connect_bd_net [get_bd_pins Q_Matrix_0/D_road0] [get_bd_pins Intellight_Accelerat_0/D_road0]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road1] [get_bd_pins Intellight_Accelerat_0/D_road1]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road2] [get_bd_pins Intellight_Accelerat_0/D_road2]
connect_bd_net [get_bd_pins Q_Matrix_0/D_road3] [get_bd_pins Intellight_Accelerat_0/D_road3]
connect_bd_net [get_bd_pins Q_Matrix_0/D_new] [get_bd_pins Intellight_Accelerat_0/D_new]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins Q_Matrix_0/rst]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_Dnew> has no source
WARNING: [BD 41-597] NET <Q_Matrix_0_Droad0> has no source
WARNING: [BD 41-597] NET <Q_Matrix_0_Droad1> has no source
WARNING: [BD 41-597] NET <Q_Matrix_0_Droad2> has no source
WARNING: [BD 41-597] NET <Q_Matrix_0_Droad3> has no source
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
make_wrapper -files [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
WARNING: [BD 41-597] NET <Intellight_Accelerat_0_Dnew> has no source
WARNING: [BD 41-597] NET <Q_Matrix_0_Droad0> has no source
WARNING: [BD 41-597] NET <Q_Matrix_0_Droad1> has no source
WARNING: [BD 41-597] NET <Q_Matrix_0_Droad2> has no source
WARNING: [BD 41-597] NET <Q_Matrix_0_Droad3> has no source
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.srcs\sources_1\bd\top_level\top_level.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_Dnew is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad1 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad2 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad3 is NULL! Connection will be grounded!
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_Dnew is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad1 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad2 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad3 is NULL! Connection will be grounded!
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.504 ; gain = 22.141
report_ip_status -name ip_status 
regenerate_bd_layout
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
INFO: [BD 41-1662] The design 'top_level.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
Wrote  : <D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/ui/bd_39d0265a.ui> 
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_Dnew is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad1 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad2 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad3 is NULL! Connection will be grounded!
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.v
WARNING: [BD 41-166] Source port for the net:Intellight_Accelerat_0_Dnew is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad0 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad1 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad2 is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Q_Matrix_0_Droad3 is NULL! Connection will be grounded!
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/sim/top_level.v
Verilog Output written to : d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hdl/top_level_wrapper.v
Wrote  : <D:\intelligent_traffic_light\intellight\top_level\top_level.gen\sources_1\bd\top_level\bd\Q_Matrix_inst_0\Q_Matrix_inst_0.bd> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/ip/top_level_auto_pc_0/top_level_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1662] The design 'Q_Matrix_inst_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/synth/Q_Matrix_inst_0.v
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/sim/Q_Matrix_inst_0.v
Verilog Output written to : D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/hdl/Q_Matrix_inst_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block action_ram_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block const_0_8bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block const_1_1bit .
Exporting to file D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/hw_handoff/Q_Matrix_inst_0.hwh
Generated Hardware Definition File D:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/bd/Q_Matrix_inst_0/synth/Q_Matrix_inst_0.hwdef
Exporting to file d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/hw_handoff/top_level.hwh
Generated Hardware Definition File d:/intelligent_traffic_light/intellight/top_level/top_level.gen/sources_1/bd/top_level/synth/top_level.hwdef
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Q_Matrix_inst_0_action_ram_0_0, cache-ID = 8002c75664c52e44; cache size = 16.683 MB.
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Q_Matrix_inst_0_action_ram_1_0, cache-ID = 8002c75664c52e44; cache size = 16.683 MB.
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Q_Matrix_inst_0_action_ram_2_0, cache-ID = 8002c75664c52e44; cache size = 16.683 MB.
catch { config_ip_cache -export [get_ips -all Q_Matrix_inst_0_action_ram_3_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Q_Matrix_inst_0_action_ram_3_0, cache-ID = 8002c75664c52e44; cache size = 16.683 MB.
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_level_auto_pc_0, cache-ID = 42ad08fd9091ea99; cache size = 16.683 MB.
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/intelligent_traffic_light/intellight/top_level/top_level/top_level.srcs/utils_1/imports/synth_1/top_level_wrapper.dcp with file D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/top_level_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Nov 14 17:40:15 2022] Launched synth_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/synth_1/runme.log
[Mon Nov 14 17:40:15 2022] Launched impl_1...
Run output will be captured here: D:/intelligent_traffic_light/intellight/top_level/top_level.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 17:48:05 2022...
