
*** Running vivado
    with args -log clockUpCounter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clockUpCounter.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clockUpCounter.tcl -notrace
Command: synth_design -top clockUpCounter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clockUpCounter' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'UpCounter_clock' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:158]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:158]
INFO: [Synth 8-6157] synthesizing module 'counter_clock' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:37]
INFO: [Synth 8-6155] done synthesizing module 'counter_clock' (2#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'timedata' does not match port width (14) of module 'counter_clock' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:24]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:158]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (2#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:158]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:135]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:135]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:120]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (4#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:120]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:61]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:61]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:74]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mux' (6#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:74]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (4) of module 'mux' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:52]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (7#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:3]
WARNING: [Synth 8-689] width (14) of port connection 'digitdata' does not match port width (1) of module 'fndController' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:33]
INFO: [Synth 8-6155] done synthesizing module 'UpCounter_clock' (8#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'UpCounter_10k' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/upCounter_10k.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized1' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:158]
	Parameter MAX_COUNT bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized1' (8#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:158]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:135]
	Parameter MAX_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (8#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/fndController.v:135]
WARNING: [Synth 8-689] width (14) of port connection 'digitdata' does not match port width (1) of module 'fndController' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/upCounter_10k.v:31]
INFO: [Synth 8-6155] done synthesizing module 'UpCounter_10k' (9#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/upCounter_10k.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:42]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (10#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:42]
WARNING: [Synth 8-689] width (14) of port connection 'x0' does not match port width (4) of module 'mux_2x1' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:30]
WARNING: [Synth 8-689] width (14) of port connection 'x1' does not match port width (4) of module 'mux_2x1' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:31]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:59]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:64]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (11#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:59]
INFO: [Synth 8-6155] done synthesizing module 'clockUpCounter' (12#1) [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/clockUpCounter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.453 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1104.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clockUpCounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clockUpCounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1167.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1167.695 ; gain = 63.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1167.695 ; gain = 63.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1167.695 ; gain = 63.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1167.695 ; gain = 63.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   60 Bit       Adders := 2     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   60 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1167.695 ; gain = 63.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1167.695 ; gain = 63.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1178.855 ; gain = 74.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1179.676 ; gain = 75.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1188.207 ; gain = 83.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1188.207 ; gain = 83.754
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fndCom_OBUF[0] with 1st driver pin 'fndCom_OBUF[0]_inst_i_1/O' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fndCom_OBUF[0] with 2nd driver pin 'fndCom_OBUF[0]_inst_i_2/O' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fndCom_OBUF[3] with 1st driver pin 'fndCom_OBUF[3]_inst_i_1/O' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fndCom_OBUF[3] with 2nd driver pin 'fndCom_OBUF[3]_inst_i_2/O' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fndCom_OBUF[2] with 1st driver pin 'fndCom_OBUF[2]_inst_i_1/O' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fndCom_OBUF[2] with 2nd driver pin 'fndCom_OBUF[2]_inst_i_2/O' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fndCom_OBUF[1] with 1st driver pin 'fndCom_OBUF[1]_inst_i_1/O' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fndCom_OBUF[1] with 2nd driver pin 'fndCom_OBUF[1]_inst_i_2/O' [D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.srcs/sources_1/imports/new/counter.v:52]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1188.207 ; gain = 83.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1188.207 ; gain = 83.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1188.207 ; gain = 83.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1188.207 ; gain = 83.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUF    |     2|
|2     |BUFG   |     1|
|3     |CARRY4 |    45|
|4     |LUT1   |    19|
|5     |LUT2   |   148|
|6     |LUT3   |    23|
|7     |LUT4   |    47|
|8     |LUT5   |    25|
|9     |LUT6   |    32|
|10    |FDCE   |   104|
|11    |FDRE   |     4|
|12    |IBUF   |     4|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1188.207 ; gain = 83.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1188.207 ; gain = 20.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1188.207 ; gain = 83.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1200.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1200.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUF => LUT1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 6 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1200.242 ; gain = 95.789
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/20240513_clock_upCounter/20240513_clock_upCounter.runs/synth_1/clockUpCounter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clockUpCounter_utilization_synth.rpt -pb clockUpCounter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 17:24:36 2024...
