--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5982 paths analyzed, 689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.431ns.
--------------------------------------------------------------------------------

Paths for end point resend2 (SLICE_X30Y56.G1), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_8 (FF)
  Destination:          resend2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.380ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.120 - 0.131)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_8 to resend2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y78.YQ      Tcko                  0.587   Registers/cmd_reg<8>
                                                       Registers/cmd_reg_8
    SLICE_X38Y77.F1      net (fanout=2)        1.576   Registers/cmd_reg<8>
    SLICE_X38Y77.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X40Y73.F1      net (fanout=2)        0.687   Registers/done_cmp_eq000021
    SLICE_X40Y73.X       Tilo                  0.759   done
                                                       Registers/done_cmp_eq000036
    SLICE_X27Y51.F2      net (fanout=3)        2.046   done
    SLICE_X27Y51.X       Tilo                  0.704   resend2_mux000020
                                                       resend2_mux000020
    SLICE_X30Y56.G1      net (fanout=1)        0.977   resend2_mux000020
    SLICE_X30Y56.CLK     Tgck                  1.285   resend2
                                                       resend2_mux000046_F
                                                       resend2_mux000046
                                                       resend2
    -------------------------------------------------  ---------------------------
    Total                                      9.380ns (4.094ns logic, 5.286ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_10 (FF)
  Destination:          resend2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.795ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.120 - 0.128)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_10 to resend2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y74.YQ      Tcko                  0.587   Registers/cmd_reg<10>
                                                       Registers/cmd_reg_10
    SLICE_X38Y77.F2      net (fanout=2)        0.991   Registers/cmd_reg<10>
    SLICE_X38Y77.X       Tilo                  0.759   Registers/done_cmp_eq000021
                                                       SCCB/counter_not000129
    SLICE_X40Y73.F1      net (fanout=2)        0.687   Registers/done_cmp_eq000021
    SLICE_X40Y73.X       Tilo                  0.759   done
                                                       Registers/done_cmp_eq000036
    SLICE_X27Y51.F2      net (fanout=3)        2.046   done
    SLICE_X27Y51.X       Tilo                  0.704   resend2_mux000020
                                                       resend2_mux000020
    SLICE_X30Y56.G1      net (fanout=1)        0.977   resend2_mux000020
    SLICE_X30Y56.CLK     Tgck                  1.285   resend2
                                                       resend2_mux000046_F
                                                       resend2_mux000046
                                                       resend2
    -------------------------------------------------  ---------------------------
    Total                                      8.795ns (4.094ns logic, 4.701ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Registers/cmd_reg_4 (FF)
  Destination:          resend2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.769ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.120 - 0.136)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Registers/cmd_reg_4 to resend2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.YQ      Tcko                  0.587   Registers/cmd_reg<4>
                                                       Registers/cmd_reg_4
    SLICE_X38Y80.F2      net (fanout=2)        0.719   Registers/cmd_reg<4>
    SLICE_X38Y80.X       Tilo                  0.759   Registers/done_cmp_eq00009
                                                       SCCB/counter_not0001221
    SLICE_X40Y73.F3      net (fanout=2)        0.933   Registers/done_cmp_eq00009
    SLICE_X40Y73.X       Tilo                  0.759   done
                                                       Registers/done_cmp_eq000036
    SLICE_X27Y51.F2      net (fanout=3)        2.046   done
    SLICE_X27Y51.X       Tilo                  0.704   resend2_mux000020
                                                       resend2_mux000020
    SLICE_X30Y56.G1      net (fanout=1)        0.977   resend2_mux000020
    SLICE_X30Y56.CLK     Tgck                  1.285   resend2
                                                       resend2_mux000046_F
                                                       resend2_mux000046
                                                       resend2
    -------------------------------------------------  ---------------------------
    Total                                      8.769ns (4.094ns logic, 4.675ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point resetdcm (SLICE_X53Y77.F1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_6 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.297ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.133 - 0.176)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_6 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y78.YQ      Tcko                  0.652   w4dcmcnt<7>
                                                       w4dcmcnt_6
    SLICE_X17Y78.F2      net (fanout=3)        1.401   w4dcmcnt<6>
    SLICE_X17Y78.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<0>
                                                       state_cmp_eq0000_wg_cy<0>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X17Y79.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X17Y79.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X17Y80.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X53Y77.F1      net (fanout=8)        3.723   state_cmp_eq0000
    SLICE_X53Y77.CLK     Tfck                  0.837   resetdcm
                                                       resetdcm_mux0000
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      8.297ns (3.173ns logic, 5.124ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_10 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.133 - 0.179)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_10 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.YQ      Tcko                  0.652   w4dcmcnt<11>
                                                       w4dcmcnt_10
    SLICE_X17Y79.F3      net (fanout=3)        1.019   w4dcmcnt<10>
    SLICE_X17Y79.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<2>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X17Y80.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X53Y77.F1      net (fanout=8)        3.723   state_cmp_eq0000
    SLICE_X53Y77.CLK     Tfck                  0.837   resetdcm
                                                       resetdcm_mux0000
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (3.055ns logic, 4.742ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_15 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.683ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.133 - 0.182)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_15 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y82.XQ      Tcko                  0.592   w4dcmcnt<15>
                                                       w4dcmcnt_15
    SLICE_X17Y79.G1      net (fanout=3)        1.126   w4dcmcnt<15>
    SLICE_X17Y79.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<3>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X17Y80.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X17Y80.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X53Y77.F1      net (fanout=8)        3.723   state_cmp_eq0000
    SLICE_X53Y77.CLK     Tfck                  0.837   resetdcm
                                                       resetdcm_mux0000
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      7.683ns (2.834ns logic, 4.849ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X18Y47.F3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_1 (FF)
  Destination:          counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.245ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: counter_1 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.XQ      Tcko                  0.592   counter<1>
                                                       counter_1
    SLICE_X18Y49.F1      net (fanout=3)        0.845   counter<1>
    SLICE_X18Y49.X       Tilo                  0.759   state_cmp_eq000117
                                                       state_cmp_eq000117
    SLICE_X20Y48.F2      net (fanout=1)        0.354   state_cmp_eq000117
    SLICE_X20Y48.X       Tilo                  0.759   N52
                                                       state_cmp_eq000127_SW0
    SLICE_X27Y51.G2      net (fanout=1)        0.666   N52
    SLICE_X27Y51.Y       Tilo                  0.704   resend2_mux000020
                                                       state_cmp_eq000127
    SLICE_X21Y50.G2      net (fanout=3)        0.662   state_cmp_eq0001
    SLICE_X21Y50.Y       Tilo                  0.704   counter<3>
                                                       counter_mux0000<0>21
    SLICE_X18Y47.F3      net (fanout=13)       1.308   N3
    SLICE_X18Y47.CLK     Tfck                  0.892   counter<5>
                                                       counter_mux0000<7>1
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (4.410ns logic, 3.835ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.125ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.004 - 0.005)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: counter_12 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.XQ      Tcko                  0.592   counter<12>
                                                       counter_12
    SLICE_X18Y49.F2      net (fanout=3)        0.725   counter<12>
    SLICE_X18Y49.X       Tilo                  0.759   state_cmp_eq000117
                                                       state_cmp_eq000117
    SLICE_X20Y48.F2      net (fanout=1)        0.354   state_cmp_eq000117
    SLICE_X20Y48.X       Tilo                  0.759   N52
                                                       state_cmp_eq000127_SW0
    SLICE_X27Y51.G2      net (fanout=1)        0.666   N52
    SLICE_X27Y51.Y       Tilo                  0.704   resend2_mux000020
                                                       state_cmp_eq000127
    SLICE_X21Y50.G2      net (fanout=3)        0.662   state_cmp_eq0001
    SLICE_X21Y50.Y       Tilo                  0.704   counter<3>
                                                       counter_mux0000<0>21
    SLICE_X18Y47.F3      net (fanout=13)       1.308   N3
    SLICE_X18Y47.CLK     Tfck                  0.892   counter<5>
                                                       counter_mux0000<7>1
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.125ns (4.410ns logic, 3.715ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.112ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: counter_0 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y44.YQ      Tcko                  0.652   counter<1>
                                                       counter_0
    SLICE_X18Y49.F4      net (fanout=3)        0.652   counter<0>
    SLICE_X18Y49.X       Tilo                  0.759   state_cmp_eq000117
                                                       state_cmp_eq000117
    SLICE_X20Y48.F2      net (fanout=1)        0.354   state_cmp_eq000117
    SLICE_X20Y48.X       Tilo                  0.759   N52
                                                       state_cmp_eq000127_SW0
    SLICE_X27Y51.G2      net (fanout=1)        0.666   N52
    SLICE_X27Y51.Y       Tilo                  0.704   resend2_mux000020
                                                       state_cmp_eq000127
    SLICE_X21Y50.G2      net (fanout=3)        0.662   state_cmp_eq0001
    SLICE_X21Y50.Y       Tilo                  0.704   counter<3>
                                                       counter_mux0000<0>21
    SLICE_X18Y47.F3      net (fanout=13)       1.308   N3
    SLICE_X18Y47.CLK     Tfck                  0.892   counter<5>
                                                       counter_mux0000<7>1
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      8.112ns (4.470ns logic, 3.642ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_19 (SLICE_X57Y63.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_18 (FF)
  Destination:          SCCB/busy_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_18 to SCCB/busy_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.YQ      Tcko                  0.470   SCCB/busy_sr<19>
                                                       SCCB/busy_sr_18
    SLICE_X57Y63.F4      net (fanout=1)        0.291   SCCB/busy_sr<18>
    SLICE_X57Y63.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<19>
                                                       SCCB/Mmux_busy_sr_mux000141
                                                       SCCB/busy_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_4 (SLICE_X41Y73.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_3 (FF)
  Destination:          SCCB/data_sr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_3 to SCCB/data_sr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y73.YQ      Tcko                  0.470   SCCB/data_sr<4>
                                                       SCCB/data_sr_3
    SLICE_X41Y73.F4      net (fanout=1)        0.291   SCCB/data_sr<3>
    SLICE_X41Y73.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<4>
                                                       SCCB/Mmux_data_sr_mux0001201
                                                       SCCB/data_sr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_7 (SLICE_X51Y67.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_6 (FF)
  Destination:          SCCB/busy_sr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_6 to SCCB/busy_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.YQ      Tcko                  0.470   SCCB/busy_sr<7>
                                                       SCCB/busy_sr_6
    SLICE_X51Y67.F4      net (fanout=1)        0.291   SCCB/busy_sr<6>
    SLICE_X51Y67.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<7>
                                                       SCCB/Mmux_busy_sr_mux0001171
                                                       SCCB/busy_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 441 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.035ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_3 (SLICE_X30Y12.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_2 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.151 - 0.198)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_2 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.YQ       Tcko                  0.652   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_2
    SLICE_X16Y4.G1       net (fanout=3)        1.022   inst_vgatiming/hcnt<2>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X30Y12.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X30Y12.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (2.670ns logic, 3.278ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_0 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.151 - 0.183)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_0 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.XQ       Tcko                  0.591   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_0
    SLICE_X16Y4.G3       net (fanout=3)        0.715   inst_vgatiming/hcnt<0>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X30Y12.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X30Y12.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (2.609ns logic, 2.971ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.151 - 0.198)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X16Y4.G2       net (fanout=3)        0.594   inst_vgatiming/hcnt<3>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X30Y12.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X30Y12.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (2.610ns logic, 2.850ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_2 (SLICE_X30Y12.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_2 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.151 - 0.198)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_2 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.YQ       Tcko                  0.652   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_2
    SLICE_X16Y4.G1       net (fanout=3)        1.022   inst_vgatiming/hcnt<2>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X30Y12.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X30Y12.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (2.670ns logic, 3.278ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_0 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.151 - 0.183)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_0 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.XQ       Tcko                  0.591   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_0
    SLICE_X16Y4.G3       net (fanout=3)        0.715   inst_vgatiming/hcnt<0>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X30Y12.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X30Y12.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (2.609ns logic, 2.971ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.151 - 0.198)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X16Y4.G2       net (fanout=3)        0.594   inst_vgatiming/hcnt<3>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X30Y12.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X30Y12.CLK     Tceck                 0.555   inst_vgatiming/vcnt<3>
                                                       inst_vgatiming/vcnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (2.610ns logic, 2.850ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_5 (SLICE_X31Y14.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_2 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.153 - 0.198)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_2 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.YQ       Tcko                  0.652   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_2
    SLICE_X16Y4.G1       net (fanout=3)        1.022   inst_vgatiming/hcnt<2>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X31Y14.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X31Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.948ns (2.670ns logic, 3.278ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_0 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.153 - 0.183)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_0 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.XQ       Tcko                  0.591   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_0
    SLICE_X16Y4.G3       net (fanout=3)        0.715   inst_vgatiming/hcnt<0>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X31Y14.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X31Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (2.609ns logic, 2.971ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.153 - 0.198)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y4.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X16Y4.G2       net (fanout=3)        0.594   inst_vgatiming/hcnt<3>
    SLICE_X16Y4.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.G2       net (fanout=1)        0.662   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X21Y7.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X31Y14.CE      net (fanout=16)       1.594   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X31Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (2.610ns logic, 2.850ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point vmax_0 (SLICE_X55Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          vmax_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to vmax_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y0.XQ       Tcko                  0.473   vmax<0>
                                                       vmax_0
    SLICE_X55Y0.BX       net (fanout=3)        0.461   vmax<0>
    SLICE_X55Y0.CLK      Tckdi       (-Th)    -0.093   vmax<0>
                                                       vmax_0
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.566ns logic, 0.461ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/v (SLICE_X35Y12.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_vgatiming/vcnt_1 (FF)
  Destination:          inst_vgatiming/v (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.030 - 0.022)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_vgatiming/vcnt_1 to inst_vgatiming/v
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y12.YQ      Tcko                  0.470   inst_vgatiming/vcnt<1>
                                                       inst_vgatiming/vcnt_1
    SLICE_X35Y12.F4      net (fanout=4)        0.384   inst_vgatiming/vcnt<1>
    SLICE_X35Y12.CLK     Tckf        (-Th)    -0.516   inst_vgatiming/v
                                                       inst_vgatiming/v_mux000133
                                                       inst_vgatiming/v
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.986ns logic, 0.384ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Paths for end point vmax_1 (SLICE_X55Y0.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          vmax_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to vmax_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y0.XQ       Tcko                  0.473   vmax<0>
                                                       vmax_0
    SLICE_X55Y0.G4       net (fanout=3)        0.388   vmax<0>
    SLICE_X55Y0.CLK      Tckg        (-Th)    -0.516   vmax<0>
                                                       Mcount_vmax_xor<1>11
                                                       vmax_1
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.989ns logic, 0.388ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X20Y6.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X20Y6.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: cc41/SR
  Logical resource: cc4/SR
  Location pin: SLICE_X54Y0.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 616 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.619ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_7 (SLICE_X64Y29.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.189ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.026 - 0.097)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y49.YQ      Tcko                  0.587   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X64Y29.F3      net (fanout=17)       2.710   inst_ov7670capt1/latched_href
    SLICE_X64Y29.CLK     Tfck                  0.892   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_mux0001<7>1
                                                       inst_ov7670capt1/d_latch_7
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (1.479ns logic, 2.710ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_6 (SLICE_X64Y29.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_6 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.189ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.026 - 0.097)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y49.YQ      Tcko                  0.587   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X64Y29.G3      net (fanout=17)       2.710   inst_ov7670capt1/latched_href
    SLICE_X64Y29.CLK     Tgck                  0.892   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_mux0001<6>1
                                                       inst_ov7670capt1/d_latch_6
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (1.479ns logic, 2.710ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_11 (SLICE_X64Y44.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_11 (FF)
  Requirement:          20.834ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.012 - 0.044)
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y41.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X64Y41.F3      net (fanout=16)       0.993   inst_ov7670capt1/latched_vsync
    SLICE_X64Y41.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X64Y44.CE      net (fanout=8)        0.900   inst_ov7670capt1/address_not0001
    SLICE_X64Y44.CLK     Tceck                 0.555   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_11
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.966ns logic, 1.893ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_11 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.012 - 0.014)
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y41.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X64Y41.F1      net (fanout=13)       0.625   inst_ov7670capt1/we_reg
    SLICE_X64Y41.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X64Y44.CE      net (fanout=8)        0.900   inst_ov7670capt1/address_not0001
    SLICE_X64Y44.CLK     Tceck                 0.555   inst_ov7670capt1/address<11>
                                                       inst_ov7670capt1/address_11
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (1.966ns logic, 1.525ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y3.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_3 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.182 - 0.243)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_3 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y26.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<3>
                                                       inst_ov7670capt1/d_latch_3
    RAMB16_X1Y3.DIA3     net (fanout=4)        0.519   inst_ov7670capt1/d_latch<3>
    RAMB16_X1Y3.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.348ns logic, 0.519ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y4.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_1 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.108 - 0.074)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_1 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y38.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_1
    RAMB16_X1Y4.DIA1     net (fanout=4)        0.638   inst_ov7670capt1/d_latch<1>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.347ns logic, 0.638ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.108 - 0.074)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y38.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_0
    RAMB16_X1Y4.DIA0     net (fanout=5)        0.665   inst_ov7670capt1/d_latch<0>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.344ns logic, 0.665ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X64Y44.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X64Y44.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X64Y44.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.431ns|      1.509ns|            0|            0|         5982|          441|
| TS_clk251                     |     40.000ns|      6.035ns|          N/A|            0|            0|          441|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      8.619ns|            0|            0|            0|          616|
| TS_clock3a                    |     41.667ns|      8.619ns|          N/A|            0|            0|          616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.431|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    8.339|    4.310|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7039 paths, 0 nets, and 1744 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 18 16:59:12 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



