Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:07:22 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 current_left_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            inst_update/left_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.397ns  (logic 7.027ns (74.783%)  route 2.370ns (25.217%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2941, routed)        1.558     5.066    clk_100mhz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  current_left_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  current_left_y_reg[1]/Q
                         net (fo=10, routed)          0.502     5.987    inst_update/left_address1_0[1]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299     6.286 r  inst_update/left_address0_i_18/O
                         net (fo=1, routed)           0.000     6.286    inst_update/left_address0_i_18_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.819 r  inst_update/left_address0_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.819    inst_update/left_address0_i_4_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.936 r  inst_update/left_address0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.936    inst_update/left_address0_i_3_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.259 r  inst_update/left_address0_i_2/O[1]
                         net (fo=2, routed)           0.607     7.866    inst_update/A[9]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.023    11.889 r  inst_update/left_address1/P[0]
                         net (fo=2, routed)           0.815    12.704    inst_update/left_address1_n_105
    SLICE_X11Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.284 r  inst_update/left_address0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.284    inst_update/left_address0_carry_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.398 r  inst_update/left_address0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.398    inst_update/left_address0_carry__0_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.711 r  inst_update/left_address0_carry__1/O[3]
                         net (fo=1, routed)           0.446    14.156    inst_update/left_address0__0[12]
    SLICE_X10Y53         LUT5 (Prop_lut5_I0_O)        0.306    14.462 r  inst_update/left_address[12]_i_1/O
                         net (fo=1, routed)           0.000    14.462    inst_update/p_1_in[12]
    SLICE_X10Y53         FDRE                                         r  inst_update/left_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2941, routed)        1.441    14.770    inst_update/clk_100mhz_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  inst_update/left_address_reg[12]/C
                         clock pessimism              0.257    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.077    15.068    inst_update/left_address_reg[12]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                  0.606    




