{
  "name": "universal-gates.md",
  "path": "docs/comb-ssi/universal-gates.md",
  "relative_path": "docs/comb-ssi/universal-gates.md",
  "layout": "circuitverse",
  "title": "Universal gates",
  "nav_order": "l1s001",
  "cvib_level": "medium",
  "parent": "Combinational SSI",
  "has_children": false,
  "content": "<h1 class=\"no_toc\" id=\"universal-gates\">Universal gates</h1>\n\n<h2 class=\"no_toc text-delta\" id=\"table-of-contents\">Table of contents</h2>\n\n<ol id=\"markdown-toc\">\n  <li><a href=\"#introduction\" id=\"markdown-toc-introduction\">Introduction</a></li>\n  <li><a href=\"#nor-gate\" id=\"markdown-toc-nor-gate\">NOR gate</a>    <ol>\n      <li><a href=\"#implementing-not-gate\" id=\"markdown-toc-implementing-not-gate\">Implementing NOT gate</a></li>\n      <li><a href=\"#implementing-or-gate\" id=\"markdown-toc-implementing-or-gate\">Implementing OR gate</a></li>\n      <li><a href=\"#implementing-and-gate\" id=\"markdown-toc-implementing-and-gate\">Implementing AND gate</a></li>\n    </ol>\n  </li>\n  <li><a href=\"#nand-gate\" id=\"markdown-toc-nand-gate\">NAND gate</a>    <ol>\n      <li><a href=\"#implementing-not-gate-1\" id=\"markdown-toc-implementing-not-gate-1\">Implementing NOT gate</a></li>\n      <li><a href=\"#implementing-or-gate-1\" id=\"markdown-toc-implementing-or-gate-1\">Implementing OR gate</a></li>\n      <li><a href=\"#implementing-and-gate-1\" id=\"markdown-toc-implementing-and-gate-1\">Implementing AND gate</a></li>\n    </ol>\n  </li>\n  <li><a href=\"#introduction-1\" id=\"markdown-toc-introduction-1\">Introduction</a></li>\n  <li><a href=\"#functional-completeness\" id=\"markdown-toc-functional-completeness\">Functional completeness</a></li>\n  <li><a href=\"#simplification\" id=\"markdown-toc-simplification\">Simplification</a>    <ol>\n      <li><a href=\"#step-1-double-negation\" id=\"markdown-toc-step-1-double-negation\">Step 1: Double negation</a></li>\n      <li><a href=\"#step-2-applying-de-morgans-law\" id=\"markdown-toc-step-2-applying-de-morgans-law\">Step 2: Applying De Morgan’s law</a></li>\n      <li><a href=\"#step-3-construct-the-nand-circuit\" id=\"markdown-toc-step-3-construct-the-nand-circuit\">Step 3: Construct the NAND circuit</a></li>\n    </ol>\n  </li>\n  <li><a href=\"#introduction-2\" id=\"markdown-toc-introduction-2\">Introduction</a></li>\n  <li><a href=\"#functional-completeness-1\" id=\"markdown-toc-functional-completeness-1\">Functional completeness</a></li>\n  <li><a href=\"#simplification-1\" id=\"markdown-toc-simplification-1\">Simplification</a>    <ol>\n      <li><a href=\"#step-1-double-negation-1\" id=\"markdown-toc-step-1-double-negation-1\">Step 1: Double negation</a></li>\n      <li><a href=\"#step-2-applying-de-morgans-law-1\" id=\"markdown-toc-step-2-applying-de-morgans-law-1\">Step 2: Applying De Morgan’s law</a></li>\n      <li><a href=\"#step-3-construct-the-nor-circuit\" id=\"markdown-toc-step-3-construct-the-nor-circuit\">Step 3: Construct the NOR circuit</a></li>\n    </ol>\n  </li>\n</ol>\n\n<h2 id=\"introduction\">Introduction</h2>\n\n<p>Universal gates are gates which can be used to implement all other gates.\nThis is useful as manufacturers only need to produce 1 type of universal gate to be able to use all other gates.</p>\n\n<p>The universal gates are NOR and NAND.\nThis page will show you how to implement AND, OR and NOT gates using universal gates.\nThe AND, OR and NOT gates are basic gates that are commonly used and are very important.</p>\n\n<h2 id=\"nor-gate\">NOR gate</h2>\n<p>The NOR gate is the opposite of the OR gate. It is like an OR gate followed by a NOT gate.</p>\n\n<h3 id=\"implementing-not-gate\">Implementing NOT gate</h3>\n<p>A NOT gate can be implemented by passing the same input into both inputs of the NOR gate.</p>\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45175\" id=\"universal_gates_01\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h3 id=\"implementing-or-gate\">Implementing OR gate</h3>\n<p>An OR gate can be implemented by passing the output of NOR to the NOT gate implemented earlier.</p>\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45176\" id=\"universal_gates_02\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h3 id=\"implementing-and-gate\">Implementing AND gate</h3>\n<p>Since the NOR gate outputs true only when both inputs are 0, an AND gate can be implemented by inverting the inputs to a NOR gate.</p>\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45177\" id=\"universal_gates_03\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"nand-gate\">NAND gate</h2>\n<p>The NAND gate is the opposite of the AND gate. It is like an AND gate followed by a NOT gate.</p>\n\n<h3 id=\"implementing-not-gate-1\">Implementing NOT gate</h3>\n<p>Similarly to NOR, a NOT gate can also be implemented by joining the inputs of a NAND gate.</p>\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45178\" id=\"universal_gates_04\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h3 id=\"implementing-or-gate-1\">Implementing OR gate</h3>\n<p>The only time the NAND gate output is 0 is when both inputs are 1. Therefore, by inverting the inputs of a NAND gate, an OR gate can be implemented.</p>\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45179\" id=\"universal_gates_05\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h3 id=\"implementing-and-gate-1\">Implementing AND gate</h3>\n<p>The AND gate is simply the output of a NAND gate inverted.</p>\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45180\" id=\"universal_gates_06\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"> </iframe>\n\n<h2 id=\"introduction-1\">Introduction</h2>\n<p><a href=\"https://learn.circuitverse.org/docs/universal_gates.html#nand-gate\">NAND Gates</a> are universal gates. By the virtue of functional completeness, NAND Gates can be used to fully represent a given boolean expression. This simplifies the expression such that only one standard gate is used throughout.</p>\n\n<h2 id=\"functional-completeness\">Functional completeness</h2>\n<p>Functional completeness is a property pertaining to boolean logic, which states that a functionally complete boolean operator can express all possible truth tables by representing itself in a boolean expression. That is, any given boolean expression can be completely represented by using the a functionally complete boolean operator.</p>\n\n<p>For example, NAND gates can be used to implement the <a href=\"https://learn.circuitverse.org/docs/universal_gates.html#implementing-not-gate-1\">NOT gate</a>, the <a href=\"https://learn.circuitverse.org/docs/universal_gates.html#implementing-or-gate-1\">OR gate</a> and the <a href=\"https://learn.circuitverse.org/docs/universal_gates.html#implementing-and-gate-1\">AND gate</a>.</p>\n\n<h2 id=\"simplification\">Simplification</h2>\n<p>To simplify any given boolean expression, first find the <strong>minimum</strong> number of NAND gates required. To do this, carry out the following steps.</p>\n\n<p>Let’s find the minimum number of NAND gates required to simplify the logical expression:</p>\n<div class=\"language-yaml highlighter-rouge\"><div class=\"highlight\"><pre class=\"highlight\"><code><span class=\"s\">F(A, B, C, D) = AB' + C'D</span>\n</code></pre></div></div>\n\n<h3 id=\"step-1-double-negation\">Step 1: Double negation</h3>\n<p>Since the NAND gate is a combination of a NOT gate and an AND gate, we first apply a double negation to the entire expression so that we are able to standardize it later on.</p>\n\n<p>Adding a double negation does not alter the inherent value of the expression as a double negation always nullifies itself.</p>\n\n<div class=\"language-yaml highlighter-rouge\"><div class=\"highlight\"><pre class=\"highlight\"><code><span class=\"s\">F = (F')' = ((AB' + C'D)')'</span>\n</code></pre></div></div>\n\n<h3 id=\"step-2-applying-de-morgans-law\">Step 2: Applying De Morgan’s law</h3>\n<p>We first apply <a href=\"https://learn.circuitverse.org/docs/bool.html#de-morgans-law\">De Morgan’s Law</a> to the innermost bracket, such that we preserve the outermost negation at the time of expressing the <code class=\"language-plaintext highlighter-rouge\">F</code> as a NAND expression.</p>\n\n<p>Thus, by applying De Morgan’s Law:</p>\n<div class=\"language-yaml highlighter-rouge\"><div class=\"highlight\"><pre class=\"highlight\"><code><span class=\"s\">F = ((AB' + C'D)')'</span>\n  <span class=\"s\">= ((AB')' . (C'D)')'</span> \n</code></pre></div></div>\n<p>The boolean expression is now standardized such that it can completely be represented by a NAND gate at every input level.</p>\n\n<h3 id=\"step-3-construct-the-nand-circuit\">Step 3: Construct the NAND circuit</h3>\n<p>Now that you have gotten the boolean expression to the required standard, you can implement it as a NAND circuit.</p>\n\n<div class=\"language-yaml highlighter-rouge\"><div class=\"highlight\"><pre class=\"highlight\"><code><span class=\"s\">F = (A NAND B') NAND (C' NAND D)</span>\n<span class=\"s\">F = (A NAND (B NAND B)) NAND ((C NAND C) NAND D)</span>\n</code></pre></div></div>\n<p>Notice that there are input elements that are present in the negative form, namely <code class=\"language-plaintext highlighter-rouge\">B'</code> and <code class=\"language-plaintext highlighter-rouge\">C'</code>. You can represent them by using the NAND gate in order to realise the <a href=\"https://learn.circuitverse.org/docs/universal_gates.html#implementing-not-gate-1\">NOT gate</a>.</p>\n\n<iframe width=\"100%\" height=\"300px\" src=\"https://circuitverse.org/simulator/embed/93441\" id=\"nand_gate_01\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"></iframe>\n\n<h2 id=\"introduction-2\">Introduction</h2>\n<p><a href=\"https://learn.circuitverse.org/docs/universal_gates.html#nor-gate\">NOR Gates</a> are universal gates. By the virtue of functional completeness, NOR Gates can be used to fully represent a given boolean expression. This simplifies the expression such that only one standard gate is used throughout.</p>\n\n<h2 id=\"functional-completeness-1\">Functional completeness</h2>\n<p>Functional completeness is a property pertaining to boolean logic, which states that a functionally complete boolean operator can express all possible truth tables by representing itself in a boolean expression. That is, any given boolean expression can be completely represented by using the a functionally complete boolean operator.</p>\n\n<p>For example, NOR gates can be used to implement the <a href=\"https://learn.circuitverse.org/docs/universal_gates.html#implementing-not-gate\">NOT gate</a>, the <a href=\"https://learn.circuitverse.org/docs/universal_gates.html#implementing-or-gate\">OR gate</a> and the <a href=\"https://learn.circuitverse.org/docs/universal_gates.html#implementing-and-gate\">AND gate</a>.</p>\n\n<h2 id=\"simplification-1\">Simplification</h2>\n<p>To simplify any given boolean expression, first find the <strong>minimum</strong> number of NOR gates required. To do this, carry out the following steps.</p>\n\n<p>Let’s find the minimum number of NOR gates required to simplify the logical expression:</p>\n<div class=\"language-yaml highlighter-rouge\"><div class=\"highlight\"><pre class=\"highlight\"><code><span class=\"s\">F(A, B, C, D) = (A + B').(C' + D)</span>\n</code></pre></div></div>\n\n<h3 id=\"step-1-double-negation-1\">Step 1: Double negation</h3>\n<p>Since the NOR gate is a combination of a NOT gate and an OR gate, we first apply a double negation to the entire expression so that we are able to standardize it later on.</p>\n\n<p>Adding a double negation does not alter the inherent value of the expression as a double negation always nullifies itself.</p>\n\n<div class=\"language-yaml highlighter-rouge\"><div class=\"highlight\"><pre class=\"highlight\"><code><span class=\"s\">F = (F')' = (((A + B').(C' + D))')'</span>\n</code></pre></div></div>\n\n<h3 id=\"step-2-applying-de-morgans-law-1\">Step 2: Applying De Morgan’s law</h3>\n<p>We first apply <a href=\"https://learn.circuitverse.org/docs/bool.html#de-morgans-law\">De Morgan’s Law</a> to the innermost bracket, such that we preserve the outermost negation at the time of expressing the <code class=\"language-plaintext highlighter-rouge\">F</code> as a NOR expression.</p>\n\n<p>Thus, by applying De Morgan’s Law:</p>\n<div class=\"language-yaml highlighter-rouge\"><div class=\"highlight\"><pre class=\"highlight\"><code><span class=\"s\">F = (((A + B').(C' + D))')'</span>\n  <span class=\"s\">= ((A + B')' + (C' + D)')'</span> \n</code></pre></div></div>\n<p>The boolean expression is now standardized such that it can completely be represented by a NOR gate at every input level.</p>\n\n<h3 id=\"step-3-construct-the-nor-circuit\">Step 3: Construct the NOR circuit</h3>\n<p>Now that you have gotten the boolean expression to the required standard, you can implement it as a NOR circuit.</p>\n\n<div class=\"language-yaml highlighter-rouge\"><div class=\"highlight\"><pre class=\"highlight\"><code><span class=\"s\">F = (A NOR B') NOR (C' NOR D)</span>\n<span class=\"s\">F = (A NOR (B NOR B)) NOR ((C NOR C) NOR D)</span>\n</code></pre></div></div>\n<p>Notice that there are input elements that are present in the negative form, namely <code class=\"language-plaintext highlighter-rouge\">B'</code> and <code class=\"language-plaintext highlighter-rouge\">C'</code>. You can represent them by using the NOR gate in order to realise the <a href=\"https://learn.circuitverse.org/docs/universal_gates.html#implementing-not-gate\">NOT gate</a>.</p>\n\n<iframe width=\"100%\" height=\"300px\" src=\"https://circuitverse.org/simulator/embed/97663\" id=\"projectPreview\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\"></iframe>\n\n",
  "dir": "/docs/comb-ssi/",
  "excerpt": null,
  "url": "/docs/comb-ssi/universal-gates.html",
  "raw_content": "# Universal gates\n{: .no_toc}\n\n\n## Table of contents\n{: .no_toc .text-delta}\n\n1. TOC\n{:toc}\n\n## Introduction\n\nUniversal gates are gates which can be used to implement all other gates.\nThis is useful as manufacturers only need to produce 1 type of universal gate to be able to use all other gates.\n\nThe universal gates are NOR and NAND.\nThis page will show you how to implement AND, OR and NOT gates using universal gates.\nThe AND, OR and NOT gates are basic gates that are commonly used and are very important.\n\n## NOR gate\nThe NOR gate is the opposite of the OR gate. It is like an OR gate followed by a NOT gate.\n\n### Implementing NOT gate\nA NOT gate can be implemented by passing the same input into both inputs of the NOR gate.\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45175\" id=\"universal_gates_01\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n### Implementing OR gate\nAn OR gate can be implemented by passing the output of NOR to the NOT gate implemented earlier.\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45176\" id=\"universal_gates_02\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n### Implementing AND gate\nSince the NOR gate outputs true only when both inputs are 0, an AND gate can be implemented by inverting the inputs to a NOR gate.\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45177\" id=\"universal_gates_03\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n## NAND gate\nThe NAND gate is the opposite of the AND gate. It is like an AND gate followed by a NOT gate.\n\n### Implementing NOT gate\nSimilarly to NOR, a NOT gate can also be implemented by joining the inputs of a NAND gate.\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45178\" id=\"universal_gates_04\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n### Implementing OR gate\nThe only time the NAND gate output is 0 is when both inputs are 1. Therefore, by inverting the inputs of a NAND gate, an OR gate can be implemented.\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45179\" id=\"universal_gates_05\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n### Implementing AND gate\nThe AND gate is simply the output of a NAND gate inverted.\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/45180\" id=\"universal_gates_06\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen> </iframe>\n\n## Introduction\n[NAND Gates](https://learn.circuitverse.org/docs/universal_gates.html#nand-gate) are universal gates. By the virtue of functional completeness, NAND Gates can be used to fully represent a given boolean expression. This simplifies the expression such that only one standard gate is used throughout.  \n\n## Functional completeness\nFunctional completeness is a property pertaining to boolean logic, which states that a functionally complete boolean operator can express all possible truth tables by representing itself in a boolean expression. That is, any given boolean expression can be completely represented by using the a functionally complete boolean operator. \n\nFor example, NAND gates can be used to implement the [NOT gate](https://learn.circuitverse.org/docs/universal_gates.html#implementing-not-gate-1), the [OR gate](https://learn.circuitverse.org/docs/universal_gates.html#implementing-or-gate-1) and the [AND gate](https://learn.circuitverse.org/docs/universal_gates.html#implementing-and-gate-1). \n\n## Simplification\nTo simplify any given boolean expression, first find the __minimum__ number of NAND gates required. To do this, carry out the following steps. \n\nLet's find the minimum number of NAND gates required to simplify the logical expression:\n```yaml\nF(A, B, C, D) = AB' + C'D\n```\n\n### Step 1: Double negation\nSince the NAND gate is a combination of a NOT gate and an AND gate, we first apply a double negation to the entire expression so that we are able to standardize it later on.\n\nAdding a double negation does not alter the inherent value of the expression as a double negation always nullifies itself.\n\n```yaml\nF = (F')' = ((AB' + C'D)')'\n```\n\n### Step 2: Applying De Morgan's law\nWe first apply [De Morgan's Law](https://learn.circuitverse.org/docs/bool.html#de-morgans-law) to the innermost bracket, such that we preserve the outermost negation at the time of expressing the `F` as a NAND expression.\n\nThus, by applying De Morgan's Law:\n```yaml\nF = ((AB' + C'D)')'\n  = ((AB')' . (C'D)')' \n```\nThe boolean expression is now standardized such that it can completely be represented by a NAND gate at every input level.\n\n### Step 3: Construct the NAND circuit\nNow that you have gotten the boolean expression to the required standard, you can implement it as a NAND circuit.\n\n```yaml\nF = (A NAND B') NAND (C' NAND D)\nF = (A NAND (B NAND B)) NAND ((C NAND C) NAND D)\n```\nNotice that there are input elements that are present in the negative form, namely `B'` and `C'`. You can represent them by using the NAND gate in order to realise the [NOT gate](https://learn.circuitverse.org/docs/universal_gates.html#implementing-not-gate-1).\n\n<iframe width=\"100%\" height=\"300px\" src=\"https://circuitverse.org/simulator/embed/93441\" id=\"nand_gate_01\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen></iframe>\n\n## Introduction\n[NOR Gates](https://learn.circuitverse.org/docs/universal_gates.html#nor-gate) are universal gates. By the virtue of functional completeness, NOR Gates can be used to fully represent a given boolean expression. This simplifies the expression such that only one standard gate is used throughout.  \n\n## Functional completeness\nFunctional completeness is a property pertaining to boolean logic, which states that a functionally complete boolean operator can express all possible truth tables by representing itself in a boolean expression. That is, any given boolean expression can be completely represented by using the a functionally complete boolean operator. \n\nFor example, NOR gates can be used to implement the [NOT gate](https://learn.circuitverse.org/docs/universal_gates.html#implementing-not-gate), the [OR gate](https://learn.circuitverse.org/docs/universal_gates.html#implementing-or-gate) and the [AND gate](https://learn.circuitverse.org/docs/universal_gates.html#implementing-and-gate). \n\n## Simplification\nTo simplify any given boolean expression, first find the __minimum__ number of NOR gates required. To do this, carry out the following steps. \n\nLet's find the minimum number of NOR gates required to simplify the logical expression:\n```yaml\nF(A, B, C, D) = (A + B').(C' + D)\n```\n\n### Step 1: Double negation\nSince the NOR gate is a combination of a NOT gate and an OR gate, we first apply a double negation to the entire expression so that we are able to standardize it later on.\n\nAdding a double negation does not alter the inherent value of the expression as a double negation always nullifies itself.\n\n```yaml\nF = (F')' = (((A + B').(C' + D))')'\n```\n\n### Step 2: Applying De Morgan's law\nWe first apply [De Morgan's Law](https://learn.circuitverse.org/docs/bool.html#de-morgans-law) to the innermost bracket, such that we preserve the outermost negation at the time of expressing the `F` as a NOR expression.\n\nThus, by applying De Morgan's Law:\n```yaml\nF = (((A + B').(C' + D))')'\n  = ((A + B')' + (C' + D)')' \n```\nThe boolean expression is now standardized such that it can completely be represented by a NOR gate at every input level.\n\n### Step 3: Construct the NOR circuit\nNow that you have gotten the boolean expression to the required standard, you can implement it as a NOR circuit.\n\n```yaml\nF = (A NOR B') NOR (C' NOR D)\nF = (A NOR (B NOR B)) NOR ((C NOR C) NOR D)\n```\nNotice that there are input elements that are present in the negative form, namely `B'` and `C'`. You can represent them by using the NOR gate in order to realise the [NOT gate](https://learn.circuitverse.org/docs/universal_gates.html#implementing-not-gate).\n\n<iframe width=\"100%\" height=\"300px\" src=\"https://circuitverse.org/simulator/embed/97663\" id=\"projectPreview\" scrolling=\"no\" webkitAllowFullScreen mozAllowFullScreen allowFullScreen></iframe>\n\n\n\n",
  "front_matter": {
    "layout": "circuitverse",
    "title": "Universal gates",
    "nav_order": "l1s001",
    "cvib_level": "medium",
    "parent": "Combinational SSI",
    "has_children": false
  },
  "front_matter_defaults": {
  },
  "http_url": "https://learn.circuitverse.org/docs/comb-ssi/universal-gates.html",
  "api_url": "https://learn.circuitverse.org/_api/pages/docs/comb-ssi/universal-gates.md"
}