# parity_detector_verilog
Design of serial parity detector, continues stream of bit are fed via synchronism of clock. Even number of 1 are indicated by "0" and Odd number of bits are indicated by "0". Its an example of Moore Machine.
##
Waveform and Synthesis output are shown below
![Image](https://github.com/Shubham0Rajput/parity_detector_verilog/blob/main/image.png)
![Image](https://github.com/Shubham0Rajput/parity_detector_verilog/blob/main/image1.png)
