#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e924624d80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e924624f10 .scope module, "sram_array_tb" "sram_array_tb" 3 4;
 .timescale 0 0;
P_000001e92462f570 .param/l "ADDR_WIDTH" 1 3 7, +C4<00000000000000000000000000100000>;
P_000001e92462f5a8 .param/l "WIDTH" 1 3 6, +C4<00000000000000000000000000010000>;
L_000001e924627610 .functor XOR 1, v000001e9246138f0_0, L_000001e924689170, C4<0>, C4<0>;
L_000001e9246274c0 .functor AND 1, L_000001e924627610, L_000001e924689d50, C4<1>, C4<1>;
L_000001e924627680 .functor NOT 1, L_000001e9246274c0, C4<0>, C4<0>, C4<0>;
v000001e924688590_0 .net "Mclk", 0 0, v000001e9246138f0_0;  1 drivers
v000001e9246893f0_0 .var "ReadEn", 0 0;
v000001e9246897b0_0 .var "WriteEn", 0 0;
v000001e924688310_0 .net *"_ivl_1", 0 0, L_000001e924689170;  1 drivers
v000001e924688ef0_0 .net *"_ivl_12", 0 0, L_000001e924688810;  1 drivers
v000001e924689a30_0 .net *"_ivl_16", 0 0, L_000001e924688db0;  1 drivers
v000001e924688a90_0 .net *"_ivl_2", 0 0, L_000001e924627610;  1 drivers
v000001e924689fd0_0 .net *"_ivl_20", 0 0, L_000001e924688950;  1 drivers
v000001e924689f30_0 .net *"_ivl_24", 0 0, L_000001e9246889f0;  1 drivers
v000001e924688b30_0 .net *"_ivl_28", 0 0, L_000001e924688450;  1 drivers
v000001e924688bd0_0 .net *"_ivl_32", 0 0, L_000001e924688e50;  1 drivers
v000001e9246881d0_0 .net *"_ivl_36", 0 0, L_000001e924688f90;  1 drivers
v000001e924688c70_0 .net *"_ivl_5", 0 0, L_000001e924689d50;  1 drivers
v000001e924688270_0 .var "clk", 0 0;
v000001e9246890d0_0 .net "clkpos", 9 0, v000001e924613670_0;  1 drivers
v000001e924689850_0 .var "in", 15 0;
v000001e9246883b0_0 .net "instFlag", 0 0, v000001e924613a30_0;  1 drivers
v000001e924688630_0 .net "outA", 15 0, v000001e924613490_0;  1 drivers
v000001e9246886d0_0 .net "outB", 15 0, v000001e924613530_0;  1 drivers
v000001e924688770_0 .var "reset", 0 0;
v000001e924688d10_0 .net "srclkneg", 0 0, L_000001e9246274c0;  1 drivers
v000001e924689df0_0 .net "srclkpos", 0 0, L_000001e924627680;  1 drivers
v000001e924689b70_0 .var "wordA", 31 0;
v000001e9246888b0_0 .var "wordB", 31 0;
E_000001e924610ea0 .event posedge, L_000001e924688f90;
E_000001e924610f20 .event posedge, L_000001e924688e50;
E_000001e924610a60 .event posedge, L_000001e924688450;
E_000001e924610960 .event posedge, L_000001e9246889f0;
E_000001e924610aa0 .event posedge, L_000001e924688950;
E_000001e924611020 .event posedge, L_000001e924688db0;
E_000001e9246114a0 .event posedge, L_000001e924688810;
L_000001e924689170 .part v000001e924613670_0, 6, 1;
L_000001e924689d50 .part v000001e924613670_0, 6, 1;
L_000001e924688810 .part v000001e924613670_0, 2, 1;
L_000001e924688db0 .part v000001e924613670_0, 4, 1;
L_000001e924688950 .part v000001e924613670_0, 8, 1;
L_000001e9246889f0 .part v000001e924613670_0, 9, 1;
L_000001e924688450 .part v000001e924613670_0, 2, 1;
L_000001e924688e50 .part v000001e924613670_0, 6, 1;
L_000001e924688f90 .part v000001e924613670_0, 8, 1;
S_000001e9245e29c0 .scope module, "bennett" "bennett_clock" 3 29, 4 1 0, S_000001e924624f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 10 "clkp";
    .port_info 3 /OUTPUT 1 "Mclk";
    .port_info 4 /OUTPUT 1 "instFlag";
P_000001e9245e2b50 .param/l "MAX_STATE" 1 4 12, +C4<00000000000000000000000000000000000000000000000000000000000010101>;
P_000001e9245e2b88 .param/l "PHASES" 0 4 2, +C4<00000000000000000000000000001010>;
P_000001e9245e2bc0 .param/l "STATE_WIDTH" 1 4 14, +C4<00000000000000000000000000000101>;
v000001e9246138f0_0 .var "Mclk", 0 0;
v000001e924613710_0 .net "clk", 0 0, v000001e924688270_0;  1 drivers
v000001e924613670_0 .var "clkp", 9 0;
v000001e924613a30_0 .var "instFlag", 0 0;
v000001e924613210_0 .net "reset", 0 0, v000001e924688770_0;  1 drivers
v000001e924613df0_0 .var "state", 4 0;
E_000001e924610ae0 .event anyedge, v000001e924613df0_0;
E_000001e924610f60 .event posedge, v000001e924613210_0, v000001e924613710_0;
E_000001e924610fa0 .event posedge, v000001e924613710_0;
S_000001e9245e2c00 .scope begin, "$unm_blk_13" "$unm_blk_13" 4 41, 4 41 0, S_000001e9245e29c0;
 .timescale 0 0;
v000001e924613c10_0 .var/i "i", 31 0;
S_000001e9246146c0 .scope module, "dut" "sram_array" 3 37, 5 1 0, S_000001e924624f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "outA";
    .port_info 1 /OUTPUT 16 "outB";
    .port_info 2 /INPUT 32 "wordA";
    .port_info 3 /INPUT 32 "wordB";
    .port_info 4 /INPUT 1 "ReadEn";
    .port_info 5 /INPUT 1 "WriteEn";
    .port_info 6 /INPUT 16 "in";
    .port_info 7 /INPUT 1 "srclkneg";
    .port_info 8 /INPUT 1 "srclkpos";
v000001e924613cb0_0 .net "ReadEn", 0 0, v000001e9246893f0_0;  1 drivers
v000001e924613d50_0 .net "WriteEn", 0 0, v000001e9246897b0_0;  1 drivers
v000001e924612f90_0 .var "conv", 4 0;
v000001e924613030_0 .var/i "i", 31 0;
v000001e924613350_0 .net "in", 15 0, v000001e924689850_0;  1 drivers
v000001e924613490_0 .var "outA", 15 0;
v000001e924613530_0 .var "outB", 15 0;
v000001e9246135d0 .array "sram", 31 0, 15 0;
v000001e92468a070_0 .net "srclkneg", 0 0, L_000001e9246274c0;  alias, 1 drivers
v000001e9246895d0_0 .net "srclkpos", 0 0, L_000001e924627680;  alias, 1 drivers
v000001e924689350_0 .net "wordA", 31 0, v000001e924689b70_0;  1 drivers
v000001e9246884f0_0 .net "wordB", 31 0, v000001e9246888b0_0;  1 drivers
v000001e9246135d0_0 .array/port v000001e9246135d0, 0;
v000001e9246135d0_1 .array/port v000001e9246135d0, 1;
E_000001e924611060/0 .event anyedge, v000001e924613cb0_0, v000001e924612f90_0, v000001e9246135d0_0, v000001e9246135d0_1;
v000001e9246135d0_2 .array/port v000001e9246135d0, 2;
v000001e9246135d0_3 .array/port v000001e9246135d0, 3;
v000001e9246135d0_4 .array/port v000001e9246135d0, 4;
v000001e9246135d0_5 .array/port v000001e9246135d0, 5;
E_000001e924611060/1 .event anyedge, v000001e9246135d0_2, v000001e9246135d0_3, v000001e9246135d0_4, v000001e9246135d0_5;
v000001e9246135d0_6 .array/port v000001e9246135d0, 6;
v000001e9246135d0_7 .array/port v000001e9246135d0, 7;
v000001e9246135d0_8 .array/port v000001e9246135d0, 8;
v000001e9246135d0_9 .array/port v000001e9246135d0, 9;
E_000001e924611060/2 .event anyedge, v000001e9246135d0_6, v000001e9246135d0_7, v000001e9246135d0_8, v000001e9246135d0_9;
v000001e9246135d0_10 .array/port v000001e9246135d0, 10;
v000001e9246135d0_11 .array/port v000001e9246135d0, 11;
v000001e9246135d0_12 .array/port v000001e9246135d0, 12;
v000001e9246135d0_13 .array/port v000001e9246135d0, 13;
E_000001e924611060/3 .event anyedge, v000001e9246135d0_10, v000001e9246135d0_11, v000001e9246135d0_12, v000001e9246135d0_13;
v000001e9246135d0_14 .array/port v000001e9246135d0, 14;
v000001e9246135d0_15 .array/port v000001e9246135d0, 15;
v000001e9246135d0_16 .array/port v000001e9246135d0, 16;
v000001e9246135d0_17 .array/port v000001e9246135d0, 17;
E_000001e924611060/4 .event anyedge, v000001e9246135d0_14, v000001e9246135d0_15, v000001e9246135d0_16, v000001e9246135d0_17;
v000001e9246135d0_18 .array/port v000001e9246135d0, 18;
v000001e9246135d0_19 .array/port v000001e9246135d0, 19;
v000001e9246135d0_20 .array/port v000001e9246135d0, 20;
v000001e9246135d0_21 .array/port v000001e9246135d0, 21;
E_000001e924611060/5 .event anyedge, v000001e9246135d0_18, v000001e9246135d0_19, v000001e9246135d0_20, v000001e9246135d0_21;
v000001e9246135d0_22 .array/port v000001e9246135d0, 22;
v000001e9246135d0_23 .array/port v000001e9246135d0, 23;
v000001e9246135d0_24 .array/port v000001e9246135d0, 24;
v000001e9246135d0_25 .array/port v000001e9246135d0, 25;
E_000001e924611060/6 .event anyedge, v000001e9246135d0_22, v000001e9246135d0_23, v000001e9246135d0_24, v000001e9246135d0_25;
v000001e9246135d0_26 .array/port v000001e9246135d0, 26;
v000001e9246135d0_27 .array/port v000001e9246135d0, 27;
v000001e9246135d0_28 .array/port v000001e9246135d0, 28;
v000001e9246135d0_29 .array/port v000001e9246135d0, 29;
E_000001e924611060/7 .event anyedge, v000001e9246135d0_26, v000001e9246135d0_27, v000001e9246135d0_28, v000001e9246135d0_29;
v000001e9246135d0_30 .array/port v000001e9246135d0, 30;
v000001e9246135d0_31 .array/port v000001e9246135d0, 31;
E_000001e924611060/8 .event anyedge, v000001e9246135d0_30, v000001e9246135d0_31, v000001e924613d50_0, v000001e924613350_0;
E_000001e924611060 .event/or E_000001e924611060/0, E_000001e924611060/1, E_000001e924611060/2, E_000001e924611060/3, E_000001e924611060/4, E_000001e924611060/5, E_000001e924611060/6, E_000001e924611060/7, E_000001e924611060/8;
E_000001e9246110a0 .event anyedge, v000001e924689350_0;
    .scope S_000001e9245e29c0;
T_0 ;
    %wait E_000001e924610fa0;
    %load/vec4 v000001e924613670_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9246138f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e924613a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9246138f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e9245e29c0;
T_1 ;
    %wait E_000001e924610f60;
    %load/vec4 v000001e924613210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e924613df0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e924613df0_0;
    %pad/u 65;
    %cmpi/e 21, 0, 65;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e924613df0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001e924613df0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001e924613df0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e9245e29c0;
T_2 ;
    %wait E_000001e924610ae0;
    %fork t_1, S_000001e9245e2c00;
    %jmp t_0;
    .scope S_000001e9245e2c00;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e924613a30_0, 0, 1;
    %load/vec4 v000001e924613df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001e924613670_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e924613a30_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e924613df0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e924613c10_0, 0, 32;
T_2.4 ;
    %load/vec4 v000001e924613c10_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001e924613c10_0;
    %load/vec4 v000001e924613df0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v000001e924613c10_0;
    %store/vec4 v000001e924613670_0, 4, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001e924613c10_0;
    %load/vec4 v000001e924613df0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 1, 1;
    %ix/getv/s 4, v000001e924613c10_0;
    %store/vec4 v000001e924613670_0, 4, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001e924613c10_0;
    %store/vec4 v000001e924613670_0, 4, 1;
T_2.9 ;
T_2.7 ;
    %load/vec4 v000001e924613c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e924613c10_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001e924613df0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v000001e924613670_0, 0, 10;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e924613c10_0, 0, 32;
T_2.12 ;
    %load/vec4 v000001e924613c10_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.13, 5;
    %load/vec4 v000001e924613c10_0;
    %pad/u 65;
    %pushi/vec4 21, 0, 65;
    %load/vec4 v000001e924613df0_0;
    %pad/u 65;
    %sub;
    %cmp/u;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v000001e924613c10_0;
    %store/vec4 v000001e924613670_0, 4, 1;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001e924613c10_0;
    %pad/u 65;
    %pushi/vec4 21, 0, 65;
    %load/vec4 v000001e924613df0_0;
    %pad/u 65;
    %sub;
    %cmp/e;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 1, 1;
    %ix/getv/s 4, v000001e924613c10_0;
    %store/vec4 v000001e924613670_0, 4, 1;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001e924613c10_0;
    %store/vec4 v000001e924613670_0, 4, 1;
T_2.17 ;
T_2.15 ;
    %load/vec4 v000001e924613c10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e924613c10_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
T_2.11 ;
T_2.3 ;
T_2.1 ;
    %end;
    .scope S_000001e9245e29c0;
t_0 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e9246146c0;
T_3 ;
    %wait E_000001e9246110a0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e924612f90_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e924613030_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001e924613030_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v000001e924689350_0;
    %load/vec4 v000001e924613030_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001e924613030_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001e924612f90_0, 0, 5;
T_3.2 ;
    %load/vec4 v000001e924613030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e924613030_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e9246146c0;
T_4 ;
    %wait E_000001e924611060;
    %load/vec4 v000001e924613cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001e924612f90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e9246135d0, 4;
    %store/vec4 v000001e924613490_0, 0, 16;
    %load/vec4 v000001e924612f90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e9246135d0, 4;
    %store/vec4 v000001e924613530_0, 0, 16;
T_4.0 ;
    %load/vec4 v000001e924613d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001e924613350_0;
    %load/vec4 v000001e924612f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9246135d0, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e924624f10;
T_5 ;
    %vpi_call/w 3 47 "$dumpfile", "sram_array.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e924624f10 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001e924624f10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e924688270_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001e924688270_0;
    %inv;
    %store/vec4 v000001e924688270_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001e924624f10;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e924688770_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e924688770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9246893f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9246897b0_0, 0, 1;
    %wait E_000001e9246114a0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e924689b70_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e9246888b0_0, 0, 32;
    %wait E_000001e924611020;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v000001e924689850_0, 0, 16;
    %wait E_000001e924610aa0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9246897b0_0, 0, 1;
    %wait E_000001e924610960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9246897b0_0, 0, 1;
    %wait E_000001e924610a60;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e924689b70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001e9246888b0_0, 0, 32;
    %wait E_000001e924610f20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9246893f0_0, 0, 1;
    %wait E_000001e924610ea0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9246893f0_0, 0, 1;
    %delay 400, 0;
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sram_array_tb.sv";
    "./../../bennettclock/bennettClock.sv";
    "../../sram_2port_bank/sram_array.sv";
