[2025-09-18 00:16:32] START suite=cs trace=cassandra_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5260658 heartbeat IPC: 1.901 cumulative IPC: 1.901 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 9375267 heartbeat IPC: 2.43 cumulative IPC: 2.133 (Simulation time: 00 hr 01 min 41 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 9375267 cumulative IPC: 2.133 (Simulation time: 00 hr 01 min 41 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 9375267 cumulative IPC: 2.133 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 20814417 heartbeat IPC: 0.8742 cumulative IPC: 0.8742 (Simulation time: 00 hr 02 min 58 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 33386245 heartbeat IPC: 0.7954 cumulative IPC: 0.833 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 51756047 heartbeat IPC: 0.5444 cumulative IPC: 0.7079 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 65811715 heartbeat IPC: 0.7115 cumulative IPC: 0.7088 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 79632081 heartbeat IPC: 0.7236 cumulative IPC: 0.7117 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 92355739 heartbeat IPC: 0.7859 cumulative IPC: 0.7231 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 105459491 heartbeat IPC: 0.7631 cumulative IPC: 0.7285 (Simulation time: 00 hr 11 min 49 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 119878614 heartbeat IPC: 0.6935 cumulative IPC: 0.724 (Simulation time: 00 hr 13 min 13 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 134691531 heartbeat IPC: 0.6751 cumulative IPC: 0.7182 (Simulation time: 00 hr 14 min 35 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 140157945 cumulative IPC: 0.7135 (Simulation time: 00 hr 16 min 08 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 140157945 cumulative IPC: 0.7135 (Simulation time: 00 hr 16 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7135 instructions: 100000002 cycles: 140157945
CPU 0 Branch Prediction Accuracy: 99.03% MPKI: 0.05091 Average ROB Occupancy at Mispredict: 7.491e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00955
BRANCH_INDIRECT: 0.03328
BRANCH_CONDITIONAL: 0.00808
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7011733
LQ_STALL: 278571
SQ_STALL: 490929


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 173.44527
REPLAY_LOAD: 94.69996
NON_REPLAY_LOAD: 30.641685

== Total ==
ADDR_TRANS: 2682678
REPLAY_LOAD: 2755390
NON_REPLAY_LOAD: 1573665

== Counts ==
ADDR_TRANS: 15467
REPLAY_LOAD: 29096
NON_REPLAY_LOAD: 51357

cpu0->cpu0_STLB TOTAL        ACCESS:     530494 HIT:     350880 MISS:     179614 MSHR_MERGE:         12
cpu0->cpu0_STLB LOAD         ACCESS:     530494 HIT:     350880 MISS:     179614 MSHR_MERGE:         12
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 302.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2200473 HIT:     962325 MISS:    1238148 MSHR_MERGE:     110846
cpu0->cpu0_L2C LOAD         ACCESS:     914971 HIT:     363089 MISS:     551882 MSHR_MERGE:      21753
cpu0->cpu0_L2C RFO          ACCESS:     106036 HIT:      41104 MISS:      64932 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     541516 HIT:     227683 MISS:     313833 MSHR_MERGE:      89092
cpu0->cpu0_L2C WRITE        ACCESS:     284658 HIT:     284246 MISS:        412 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     353292 HIT:      46203 MISS:     307089 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     386154 ISSUED:     385881 USEFUL:     132006 USELESS:      10142
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 103.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4420747 HIT:    3995449 MISS:     425298 MSHR_MERGE:     131390
cpu0->cpu0_L1I LOAD         ACCESS:    4420747 HIT:    3995449 MISS:     425298 MSHR_MERGE:     131390
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 44.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   16305170 HIT:   14392244 MISS:    1912926 MSHR_MERGE:     676788
cpu0->cpu0_L1D LOAD         ACCESS:   10795595 HIT:    9910481 MISS:     885114 MSHR_MERGE:     264051
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     796524 HIT:     552348 MISS:     244176 MSHR_MERGE:      88434
cpu0->cpu0_L1D WRITE        ACCESS:    4299242 HIT:    3881544 MISS:     417698 MSHR_MERGE:     311657
cpu0->cpu0_L1D TRANSLATION  ACCESS:     413809 HIT:      47871 MISS:     365938 MSHR_MERGE:      12646
cpu0->cpu0_L1D PREFETCH REQUESTED:     947523 ISSUED:     796523 USEFUL:     128450 USELESS:      10282
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3531504 HIT:    3416979 MISS:     114525 MSHR_MERGE:      63364
cpu0->cpu0_ITLB LOAD         ACCESS:    3531504 HIT:    3416979 MISS:     114525 MSHR_MERGE:      63364
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 60.47 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14833809 HIT:   14184183 MISS:     649626 MSHR_MERGE:     170293
cpu0->cpu0_DTLB LOAD         ACCESS:   14833809 HIT:   14184183 MISS:     649626 MSHR_MERGE:     170293
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 111.4 cycles
cpu0->LLC TOTAL        ACCESS:    1349729 HIT:     407799 MISS:     941930 MSHR_MERGE:       5648
cpu0->LLC LOAD         ACCESS:     530129 HIT:     109829 MISS:     420300 MSHR_MERGE:        327
cpu0->LLC RFO          ACCESS:      64931 HIT:      21332 MISS:      43599 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     224740 HIT:       5929 MISS:     218811 MSHR_MERGE:       5321
cpu0->LLC WRITE        ACCESS:     222840 HIT:     222328 MISS:        512 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     307089 HIT:      48381 MISS:     258708 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.35 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30323
  ROW_BUFFER_MISS:     905421
  AVG DBUS CONGESTED CYCLE: 7.944
Channel 0 WQ ROW_BUFFER_HIT:      56895
  ROW_BUFFER_MISS:     136198
  FULL:          0
Channel 0 REFRESHES ISSUED:      11680

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       203332        57871        21669        73329
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          855         7642         6150        83177
  STLB miss resolved @ L2C                0         1075         5820         9775        64430
  STLB miss resolved @ LLC                0          716         8524        15351        35924
  STLB miss resolved @ MEM                0         1418        18565        21451       233950

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27270         2194        34029         9566         7632
---------------------------------------------------------------
  STLB miss resolved @ L1D              155           74          531         2134         2330
  STLB miss resolved @ L2C              287           77          762         1445         1182
  STLB miss resolved @ LLC              412           92         1030         5865         2303
  STLB miss resolved @ MEM              265           96          998         5632        11012
[2025-09-18 00:32:40] END   suite=cs trace=cassandra_phase3_core1 (rc=0)
