Lazy release consistency for GPUs.	Johnathan Alsop,Marc S. Orr,Bradford M. Beckmann,David A. Wood 0001	10.1109/MICRO.2016.7783729
Fused-layer CNN accelerators.	Manoj Alwani,Han Chen,Michael Ferdman,Peter A. Milder	10.1109/MICRO.2016.7783725
A cloud-scale acceleration architecture.	Adrian M. Caulfield,Eric S. Chung,Andrew Putnam,Hari Angepat,Jeremy Fowers,Michael Haselman,Stephen Heil,Matt Humphrey,Puneet Kaur,Joo-Young Kim 0001,Daniel Lo,Todd Massengill,Kalin Ovtcharov,Michael Papamichael,Lisa Woods,Sitaram Lanka,Derek Chiou,Doug Burger	10.1109/MICRO.2016.7783710
Efficient kernel synthesis for performance portable programming.	Li-Wen Chang,Izzat El Hajj,Christopher I. Rodrigues,Juan Gómez-Luna,Wen-mei W. Hwu	10.1109/MICRO.2016.7783715
Efficient data supply for hardware accelerators with prefetching and access/execute decoupling.	Tao Chen 0045,G. Edward Suh	10.1109/MICRO.2016.7783749
Bridging the I/O performance gap for big data workloads: A new NVDIMM-based approach.	Renhai Chen,Zili Shao,Tao Li 0006	10.1109/MICRO.2016.7783712
CANDY: Enabling coherent DRAM caches for multi-node systems.	Chia-Chen Chou,Aamer Jaleel,Moinuddin K. Qureshi	10.1109/MICRO.2016.7783738
A patch memory system for image processing and computer vision.	Jason Clemons,Chih-Chi Cheng,Iuri Frosio,Daniel R. Johnson,Stephen W. Keckler	10.1109/MICRO.2016.7783754
SABRes: Atomic object reads for in-memory rack-scale computing.	Alexandros Daglis,Dmitrii Ustiugov,Stanko Novakovic,Edouard Bugnion,Babak Falsafi,Boris Grot	10.1109/MICRO.2016.7783709
Dynamic error mitigation in NoCs using intelligent prediction techniques.	Dominic DiTomaso,Travis Boraten,Avinash Kodi,Ahmed Louri	10.1109/MICRO.2016.7783734
MIMD synchronization on SIMT architectures.	Ahmed ElTantawy,Tor M. Aamodt	10.1109/MICRO.2016.7783714
Jump over ASLR: Attacking branch predictors to bypass ASLR.	Dmitry Evtyushkin,Dmitry V. Ponomarev,Nael B. Abu-Ghazaleh	10.1109/MICRO.2016.7783743
HARE: Hardware accelerator for regular expressions.	Vaibhav Gogte,Aasheesh Kolli,Michael J. Cafarella,Loris D&apos;Antoni,Thomas F. Wenisch	10.1109/MICRO.2016.7783747
NeSC: Self-virtualizing nested storage controller.	Yonatan Gottesman,Yoav Etsion	10.1109/MICRO.2016.7783713
Improving energy efficiency of DRAM by exploiting half page row access.	Heonjae Ha,Ardavan Pedram,Stephen Richardson,Shahar Kvatinsky,Mark Horowitz	10.1109/MICRO.2016.7783730
KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism.	Izzat El Hajj,Juan Gómez-Luna,Cheng Li 0014,Li-Wen Chang,Dejan S. Milojicic,Wen-mei W. Hwu	10.1109/MICRO.2016.7783716
Graphicionado: A high-performance and energy-efficient accelerator for graph analytics.	Tae Jun Ham,Lisa Wu 0001,Narayanan Sundaram,Nadathur Satish,Margaret Martonosi	10.1109/MICRO.2016.7783759
Continuous runahead: Transparent hardware acceleration for memory intensive workloads.	Milad Hashemi,Onur Mutlu,Yale N. Patt	10.1109/MICRO.2016.7783764
Towards efficient server architecture for virtualized network function deployment: Implications and implementations.	Yang Hu 0001,Tao Li 0006	10.1109/MICRO.2016.7783711
C3D: Mitigating the NUMA bottleneck via coherent DRAM caches.	Cheng-Chieh Huang,Rakesh Kumar 0003,Marco Elver,Boris Grot,Vijay Nagarajan	10.1109/MICRO.2016.7783739
Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation.	Animesh Jain,Parker Hill,Shih-Chieh Lin,Muneeb Khan,Md. Enamul Haque,Michael A. Laurenzano,Scott A. Mahlke,Lingjia Tang,Jason Mars	10.1109/MICRO.2016.7783744
Continuous shape shifting: Enabling loop co-optimization via near-free dynamic code rewriting.	Animesh Jain,Michael A. Laurenzano,Lingjia Tang,Jason Mars	10.1109/MICRO.2016.7783726
Data-centric execution of speculative parallel programs.	Mark C. Jeffrey,Suvinay Subramanian,Maleen Abeydeera,Joel S. Emer,Daniel Sánchez 0003	10.1109/MICRO.2016.7783708
NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints.	Yu Ji 0002,Youhui Zhang,Shuangchen Li,Ping Chi,Cihang Jiang,Peng Qu,Yuan Xie 0001,Wenguang Chen	10.1109/MICRO.2016.7783724
Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs.	Naifeng Jing,Jianfei Wang,Fengfeng Fan,Wenkang Yu,Li Jiang 0002,Chao Li 0009,Xiaoyao Liang	10.1109/MICRO.2016.7783717
Stripes: Bit-serial deep neural network computing.	Patrick Judd,Jorge Albericio,Tayler H. Hetherington,Tor M. Aamodt,Andreas Moshovos	10.1109/MICRO.2016.7783722
pTask: A smart prefetching scheme for OS intensive applications.	Prathmesh Kallurkar,Smruti R. Sarangi	10.1109/MICRO.2016.7783706
Quantifying and improving the efficiency of hardware-based mobile malware detectors.	Mikhail Kazdagli,Vijay Janapa Reddi,Mohit Tiwari	10.1109/MICRO.2016.7783740
Contention-based congestion management in large-scale networks.	Gwangsun Kim,Changhyun Kim,Jiyun Jeong,Mike Parker,John Kim	10.1109/MICRO.2016.7783733
Path confidence based lookahead prefetching.	Jinchun Kim,Seth H. Pugsley,Paul V. Gratz,A. L. Narasimha Reddy,Chris Wilkerson,Zeshan Chishti	10.1109/MICRO.2016.7783763
Delegated persist ordering.	Aasheesh Kolli,Jeff Rosen,Stephan Diestelhorst,Ali G. Saidi,Steven Pelley,Sihang Liu 0001,Peter M. Chen,Thomas F. Wenisch	10.1109/MICRO.2016.7783761
PoisonIvy: Safe speculation for secure memory.	Tamara Silbergleit Lehman,Andrew D. Hilton,Benjamin C. Lee	10.1109/MICRO.2016.7783741
Low-cost soft error resilience with unified data verification and fine-grained recovery for acoustic sensor based detection.	Qingrui Liu,Changhee Jung,Dongyoon Lee,Devesh Tiwari	10.1109/MICRO.2016.7783728
Keynotes: Internet of Things: History and hype, technology and policy.	Margaret Martonosi	10.1109/MICRO.2016.7783703
The Bunker Cache for spatio-value approximation.	Joshua San Miguel,Jorge Albericio,Natalie D. Enright Jerger,Aamer Jaleel	10.1109/MICRO.2016.7783746
Chameleon: Versatile and practical near-DRAM acceleration architecture for large memory systems.	Hadi Asghari Moghaddam,Young Hoon Son,Jung Ho Ahn,Nam Sung Kim	10.1109/MICRO.2016.7783753
The microarchitecture of a real-time robot motion planning accelerator.	Sean Murray,William Floyd-Jones,Ying Qi,George Dimitri Konidaris,Daniel J. Sorin	10.1109/MICRO.2016.7783748
Dictionary sharing: An efficient cache compression scheme for compressed caches.	Biswabandan Panda,André Seznec	10.1109/MICRO.2016.7783704
Register sharing for equality prediction.	Arthur Perais,Fernando A. Endo,André Seznec	10.1109/MICRO.2016.7783707
vDNN: Virtualized deep neural networks for scalable, memory-efficient neural network design.	Minsoo Rhu,Natalia Gimelshein,Jason Clemons,Arslan Zulfiqar,Stephen W. Keckler	10.1109/MICRO.2016.7783721
Racer: TSO consistency via race detection.	Alberto Ros,Stefanos Kaxiras	10.1109/MICRO.2016.7783736
GRAPE: Minimizing energy for GPU applications with performance requirements.	Muhammad Husni Santriaji,Henry Hoffmann	10.1109/MICRO.2016.7783719
Spectral profiling: Observer-effect-free profiling by monitoring EM emanations.	Nader Sehatbakhsh,Alireza Nazari,Alenka G. Zajic,Milos Prvulovic	10.1109/MICRO.2016.7783762
Co-designing accelerators and SoC interfaces using gem5-Aladdin.	Yakun Sophia Shao,Sam Likun Xi,Vijayalakshmi Srinivasan,Gu-Yeon Wei,David M. Brooks	10.1109/MICRO.2016.7783751
Chainsaw: Von-neumann accelerators to leverage fused instruction chains.	Amirali Sharifian,Snehasish Kumar,Apala Guha,Arrvindh Shriraman	10.1109/MICRO.2016.7783752
From high-level deep neural models to FPGAs.	Hardik Sharma,Jongse Park,Divya Mahajan 0001,Emmanuel Amaro,Joon Kyung Kim,Chenkai Shao,Asit Mishra,Hadi Esmaeilzadeh	10.1109/MICRO.2016.7783720
Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks.	Dimitrios Skarlatos 0002,Renji Thomas,Aditya Agrawal,Shibin Qin,Robert C. N. Pilawa-Podgurski,Ulya R. Karpuzcu,Radu Teodorescu,Nam Sung Kim,Josep Torrellas	10.1109/MICRO.2016.7783757
Improving bank-level parallelism for irregular applications.	Xulong Tang,Mahmut T. Kandemir,Praveen Yedlapalli,Jagadish Kotra	10.1109/MICRO.2016.7783760
Perceptron learning for reuse prediction.	Elvira Teran,Zhe Wang 0023,Daniel A. Jiménez	10.1109/MICRO.2016.7783705
Evaluating programmable architectures for imaging and vision applications.	Artem Vasilyev,Nikhil Bhagdikar,Ardavan Pedram,Stephen Richardson,Shahar Kvatinsky,Mark Horowitz	10.1109/MICRO.2016.7783755
Approxilyzer: Towards a systematic framework for instruction-level approximate computing and its application to hardware resiliency.	Radha Venkatagiri,Abdulrahman Mahmoud,Siva Kumar Sastry Hari,Sarita V. Adve	10.1109/MICRO.2016.7783745
Zorua: A holistic approach to resource virtualization in GPUs.	Nandita Vijaykumar,Kevin Hsieh,Gennady Pekhimenko,Samira Manabi Khan,Ashish Shrestha,Saugata Ghose,Adwait Jog,Phillip B. Gibbons,Onur Mutlu	10.1109/MICRO.2016.7783718
Reducing data movement energy via online data clustering and encoding.	Shibo Wang,Engin Ipek	10.1109/MICRO.2016.7783735
ReplayConfusion: Detecting cache-based covert channel attacks using record and replay.	Mengjia Yan 0001,Yasser Shalabi,Josep Torrellas	10.1109/MICRO.2016.7783742
Redefining QoS and customizing the power management policy to satisfy individual mobile users.	Kaige Yan,Xingyao Zhang,Jingweijia Tan,Xin Fu	10.1109/MICRO.2016.7783756
An ultra low-power hardware accelerator for automatic speech recognition.	Reza Yazdani,Albert Segura,José-María Arnau,Antonio González 0001	10.1109/MICRO.2016.7783750
CrystalBall: Statically analyzing runtime behavior via deep sequence learning.	Stephen Zekany,Daniel Rings,Nathan Harada,Michael A. Laurenzano,Lingjia Tang,Jason Mars	10.1109/MICRO.2016.7783727
A unified memory network architecture for in-memory computing in commodity servers.	Jia Zhan,Itir Akgun,Jishen Zhao,Al Davis,Paolo Faraboschi,Yuangang Wang,Yuan Xie 0001	10.1109/MICRO.2016.7783732
OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures.	Jia Zhan,Onur Kayiran,Gabriel H. Loh,Chita R. Das,Yuan Xie 0001	10.1109/MICRO.2016.7783731
Exploiting semantic commutativity in hardware speculation.	Guowei Zhang 0002,Virginia Chiu,Daniel Sánchez 0003	10.1109/MICRO.2016.7783737
Cambricon-X: An accelerator for sparse neural networks.	Shijin Zhang,Zidong Du,Lei Zhang 0008,Huiying Lan,Shaoli Liu,Ling Li 0001,Qi Guo 0001,Tianshi Chen 0002,Yunji Chen	10.1109/MICRO.2016.7783723
Ti-states: Processor power management in the temperature inversion region.	Yazhou Zu,Wei Huang 0004,Indrani Paul,Vijay Janapa Reddi	10.1109/MICRO.2016.7783758
49th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2016, Taipei, Taiwan, October 15-19, 2016		
