

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Mon May 27 18:41:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_156  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    327|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      69|    139|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    392|    -|
|Register         |        -|    -|     440|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     509|    858|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_156  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2  |        0|   0|  69|  139|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                          |                                                    |        0|   0|  69|  139|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_207_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln28_fu_247_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln29_fu_256_p2   |         +|   0|  0|  39|          32|          32|
    |ap_block_state19     |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_195_p2  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln31_fu_267_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln36_fu_287_p2  |      icmp|   0|  0|  33|          26|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |empty_fu_222_p3      |    select|   0|  0|  31|           1|          31|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 327|         253|         227|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  106|         21|    1|         21|
    |ap_done                              |    9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_149_p4  |    9|          2|    1|          2|
    |ap_sig_allocacmp_out_sts_load_1      |    9|          2|    1|          2|
    |final_s2m_len                        |    9|          2|   32|         64|
    |gmem0_blk_n_AW                       |    9|          2|    1|          2|
    |gmem0_blk_n_B                        |    9|          2|    1|          2|
    |grp_load_fu_166_p1                   |   14|          3|    1|          3|
    |idx_fu_98                            |    9|          2|   64|        128|
    |in_en_clrsts_blk_n                   |    9|          2|    1|          2|
    |in_s2m_len_blk_n                     |    9|          2|    1|          2|
    |inbuf_read                           |    9|          2|    1|          2|
    |incount_blk_n                        |    9|          2|    1|          2|
    |m_axi_gmem0_AWADDR                   |   14|          3|   64|        192|
    |m_axi_gmem0_AWBURST                  |    9|          2|    2|          4|
    |m_axi_gmem0_AWCACHE                  |    9|          2|    4|          8|
    |m_axi_gmem0_AWID                     |    9|          2|    1|          2|
    |m_axi_gmem0_AWLEN                    |   14|          3|   32|         96|
    |m_axi_gmem0_AWLOCK                   |    9|          2|    2|          4|
    |m_axi_gmem0_AWPROT                   |    9|          2|    3|          6|
    |m_axi_gmem0_AWQOS                    |    9|          2|    4|          8|
    |m_axi_gmem0_AWREGION                 |    9|          2|    4|          8|
    |m_axi_gmem0_AWSIZE                   |    9|          2|    3|          6|
    |m_axi_gmem0_AWUSER                   |    9|          2|    1|          2|
    |m_axi_gmem0_AWVALID                  |   14|          3|    1|          3|
    |m_axi_gmem0_BREADY                   |   14|          3|    1|          3|
    |m_axi_gmem0_WVALID                   |    9|          2|    1|          2|
    |out_memory_blk_n                     |    9|          2|    1|          2|
    |s2m_buf_sts                          |    9|          2|    1|          2|
    |sts_clear_blk_n                      |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  392|         84|  233|        584|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln28_reg_347                                                            |  64|   0|   64|          0|
    |add_ln29_reg_352                                                            |  32|   0|   32|          0|
    |ap_CS_fsm                                                                   |  20|   0|   20|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |count_reg_324                                                               |  32|   0|   32|          0|
    |empty_reg_337                                                               |  31|   0|   31|          0|
    |final_s2m_len                                                               |  32|   0|   32|          0|
    |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_156_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln31_reg_357                                                           |   1|   0|    1|          0|
    |idx_fu_98                                                                   |  64|   0|   64|          0|
    |in_en_clrsts_read_reg_302                                                   |   1|   0|    1|          0|
    |in_s2m_len_read_reg_306                                                     |  32|   0|   32|          0|
    |out_memory_read_reg_297                                                     |  64|   0|   64|          0|
    |out_sts                                                                     |   1|   0|    1|          0|
    |s2m_buf_sts_preg                                                            |   1|   0|    1|          0|
    |storemerge_reg_146                                                          |   1|   0|    1|          0|
    |trunc_ln_reg_331                                                            |  62|   0|   62|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 440|   0|  440|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  streamtoparallelwithburst|  return value|
|inbuf_dout                   |   in|   33|     ap_fifo|                      inbuf|       pointer|
|inbuf_num_data_valid         |   in|   11|     ap_fifo|                      inbuf|       pointer|
|inbuf_fifo_cap               |   in|   11|     ap_fifo|                      inbuf|       pointer|
|inbuf_empty_n                |   in|    1|     ap_fifo|                      inbuf|       pointer|
|inbuf_read                   |  out|    1|     ap_fifo|                      inbuf|       pointer|
|incount_dout                 |   in|   32|     ap_fifo|                    incount|       pointer|
|incount_num_data_valid       |   in|    7|     ap_fifo|                    incount|       pointer|
|incount_fifo_cap             |   in|    7|     ap_fifo|                    incount|       pointer|
|incount_empty_n              |   in|    1|     ap_fifo|                    incount|       pointer|
|incount_read                 |  out|    1|     ap_fifo|                    incount|       pointer|
|in_en_clrsts_dout            |   in|    1|     ap_fifo|               in_en_clrsts|       pointer|
|in_en_clrsts_num_data_valid  |   in|    2|     ap_fifo|               in_en_clrsts|       pointer|
|in_en_clrsts_fifo_cap        |   in|    2|     ap_fifo|               in_en_clrsts|       pointer|
|in_en_clrsts_empty_n         |   in|    1|     ap_fifo|               in_en_clrsts|       pointer|
|in_en_clrsts_read            |  out|    1|     ap_fifo|               in_en_clrsts|       pointer|
|s2m_buf_sts                  |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|s2m_buf_sts_ap_vld           |  out|    1|      ap_vld|                s2m_buf_sts|       pointer|
|sts_clear_dout               |   in|    1|     ap_fifo|                  sts_clear|       pointer|
|sts_clear_num_data_valid     |   in|    3|     ap_fifo|                  sts_clear|       pointer|
|sts_clear_fifo_cap           |   in|    3|     ap_fifo|                  sts_clear|       pointer|
|sts_clear_empty_n            |   in|    1|     ap_fifo|                  sts_clear|       pointer|
|sts_clear_read               |  out|    1|     ap_fifo|                  sts_clear|       pointer|
|in_s2m_len_dout              |   in|   32|     ap_fifo|                 in_s2m_len|       pointer|
|in_s2m_len_num_data_valid    |   in|    2|     ap_fifo|                 in_s2m_len|       pointer|
|in_s2m_len_fifo_cap          |   in|    2|     ap_fifo|                 in_s2m_len|       pointer|
|in_s2m_len_empty_n           |   in|    1|     ap_fifo|                 in_s2m_len|       pointer|
|in_s2m_len_read              |  out|    1|     ap_fifo|                 in_s2m_len|       pointer|
|m_axi_gmem0_AWVALID          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR           |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID             |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN            |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE           |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST          |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK           |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE          |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT           |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS            |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION         |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA            |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB            |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST            |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID              |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER            |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID          |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY          |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR           |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID             |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN            |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE           |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST          |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK           |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE          |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT           |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS            |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION         |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA            |   in|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST            |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID              |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RFIFONUM         |   in|    9|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER            |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP            |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID           |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY           |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP            |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID              |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER            |   in|    1|       m_axi|                      gmem0|       pointer|
|out_memory_dout              |   in|   64|     ap_fifo|                 out_memory|       pointer|
|out_memory_num_data_valid    |   in|    3|     ap_fifo|                 out_memory|       pointer|
|out_memory_fifo_cap          |   in|    3|     ap_fifo|                 out_memory|       pointer|
|out_memory_empty_n           |   in|    1|     ap_fifo|                 out_memory|       pointer|
|out_memory_read              |  out|    1|     ap_fifo|                 out_memory|       pointer|
+-----------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 20 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 19 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.20>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 22 'read' 'out_memory_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_en_clrsts, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %in_en_clrsts"   --->   Operation 24 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_s2m_len, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %in_s2m_len"   --->   Operation 26 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sts_clear, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%sts_clear_1 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %sts_clear"   --->   Operation 28 'read' 'sts_clear_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount, void @empty_16, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_28, i32 0, i32 0, void @empty_29, i32 10, i32 1024, void @empty_30, void @empty_31, void @empty_29, i32 16, i32 16, i32 16, i32 64, void @empty_29, void @empty_29, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %in_en_clrsts_read, void %VITIS_LOOP_23_2.preheader, void %if.then" [userdma.cpp:12]   --->   Operation 32 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 33 'alloca' 'idx' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln20 = store i64 0, i64 %idx" [userdma.cpp:20]   --->   Operation 34 'store' 'store_ln20' <Predicate = (!in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln20 = br void %VITIS_LOOP_23_2" [userdma.cpp:20]   --->   Operation 35 'br' 'br_ln20' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %sts_clear_1, void %if.end, void %if.then1" [userdma.cpp:13]   --->   Operation 36 'br' 'br_ln13' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln14 = store i1 0, i1 %out_sts" [userdma.cpp:14]   --->   Operation 37 'store' 'store_ln14' <Predicate = (in_en_clrsts_read & sts_clear_1)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln16 = store i32 0, i32 %final_s2m_len" [userdma.cpp:16]   --->   Operation 38 'store' 'store_ln16' <Predicate = (in_en_clrsts_read & sts_clear_1)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln17 = br void %if.end" [userdma.cpp:17]   --->   Operation 39 'br' 'br_ln17' <Predicate = (in_en_clrsts_read & sts_clear_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.84>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [userdma.cpp:23]   --->   Operation 40 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.56ns)   --->   "%count = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount" [userdma.cpp:21]   --->   Operation 41 'read' 'count' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %count" [userdma.cpp:8]   --->   Operation 42 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%icmp_ln23 = icmp_sgt  i32 %count, i32 0" [userdma.cpp:23]   --->   Operation 43 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%shl_ln23 = shl i64 %idx_load, i64 2" [userdma.cpp:23]   --->   Operation 44 'shl' 'shl_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln23 = add i64 %out_memory_read, i64 %shl_ln23" [userdma.cpp:23]   --->   Operation 45 'add' 'add_ln23' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln23, i32 2, i32 63" [userdma.cpp:23]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.73ns)   --->   "%empty = select i1 %icmp_ln23, i31 %trunc_ln8, i31 0" [userdma.cpp:23]   --->   Operation 47 'select' 'empty' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i62 %trunc_ln" [userdma.cpp:23]   --->   Operation 48 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln23_1" [userdma.cpp:23]   --->   Operation 49 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %empty" [userdma.cpp:23]   --->   Operation 50 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (7.30ns)   --->   "%empty_56 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem0_addr, i32 %zext_ln23" [userdma.cpp:23]   --->   Operation 51 'writereq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %count" [userdma.cpp:23]   --->   Operation 52 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (4.14ns)   --->   "%call_ln23 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2, i32 %gmem0, i62 %trunc_ln, i32 %count, i33 %inbuf" [userdma.cpp:23]   --->   Operation 54 'call' 'call_ln23' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (3.52ns)   --->   "%add_ln28 = add i64 %sext_ln23, i64 %idx_load" [userdma.cpp:28]   --->   Operation 55 'add' 'add_ln28' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%final_s2m_len_load = load i32 %final_s2m_len" [userdma.cpp:29]   --->   Operation 56 'load' 'final_s2m_len_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln29 = add i32 %final_s2m_len_load, i32 %count" [userdma.cpp:29]   --->   Operation 57 'add' 'add_ln29' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 %add_ln29, i32 %final_s2m_len" [userdma.cpp:29]   --->   Operation 58 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 59 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_eq  i32 %add_ln29, i32 %in_s2m_len_read" [userdma.cpp:31]   --->   Operation 59 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln23 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2, i32 %gmem0, i62 %trunc_ln, i32 %count, i33 %inbuf" [userdma.cpp:23]   --->   Operation 60 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 61 [14/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 61 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 62 [13/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 62 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 63 [12/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 63 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 64 [11/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 64 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 65 [10/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 65 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 66 [9/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 66 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 67 [8/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 67 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 68 [7/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 68 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 69 [6/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 69 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 70 [5/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 70 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 71 [4/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 71 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 72 [3/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 72 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 73 [2/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 73 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [userdma.cpp:20]   --->   Operation 74 'specloopname' 'specloopname_ln20' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 75 [1/14] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [userdma.cpp:28]   --->   Operation 75 'writeresp' 'empty_58' <Predicate = (!in_en_clrsts_read)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %do.cond, void %if.then10" [userdma.cpp:31]   --->   Operation 76 'br' 'br_ln31' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln32 = store i1 1, i1 %out_sts" [userdma.cpp:32]   --->   Operation 77 'store' 'store_ln32' <Predicate = (!in_en_clrsts_read & icmp_ln31)> <Delay = 1.58>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln33 = br void %do.cond" [userdma.cpp:33]   --->   Operation 78 'br' 'br_ln33' <Predicate = (!in_en_clrsts_read & icmp_ln31)> <Delay = 0.00>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "%out_sts_load_1 = load i1 %out_sts" [userdma.cpp:35]   --->   Operation 79 'load' 'out_sts_load_1' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln29, i32 6, i32 31" [userdma.cpp:36]   --->   Operation 80 'partselect' 'tmp' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (2.37ns)   --->   "%icmp_ln36 = icmp_eq  i26 %tmp, i26 0" [userdma.cpp:36]   --->   Operation 81 'icmp' 'icmp_ln36' <Predicate = (!in_en_clrsts_read)> <Delay = 2.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln36 = store i64 %add_ln28, i64 %idx" [userdma.cpp:36]   --->   Operation 82 'store' 'store_ln36' <Predicate = (!in_en_clrsts_read)> <Delay = 1.58>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %if.end13.loopexit, void %VITIS_LOOP_23_2" [userdma.cpp:36]   --->   Operation 83 'br' 'br_ln36' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end13"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!in_en_clrsts_read & !icmp_ln36)> <Delay = 1.58>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%storemerge = phi i1 %out_sts_load, void %if.end, i1 %out_sts_load_1, void %if.end13.loopexit" [userdma.cpp:18]   --->   Operation 85 'phi' 'storemerge' <Predicate = (!icmp_ln36) | (in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %storemerge" [userdma.cpp:35]   --->   Operation 86 'write' 'write_ln35' <Predicate = (!icmp_ln36) | (in_en_clrsts_read)> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [userdma.cpp:38]   --->   Operation 87 'ret' 'ret_ln38' <Predicate = (!icmp_ln36) | (in_en_clrsts_read)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 1.58>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%out_sts_load = load i1 %out_sts" [userdma.cpp:18]   --->   Operation 88 'load' 'out_sts_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln19 = br void %if.end13" [userdma.cpp:19]   --->   Operation 89 'br' 'br_ln19' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_en_clrsts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sts_clear]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_s2m_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_sts]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ final_s2m_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 000000000000000000000]
out_memory_read    (read         ) [ 001111111111111111111]
specinterface_ln0  (specinterface) [ 000000000000000000000]
in_en_clrsts_read  (read         ) [ 011111111111111111111]
specinterface_ln0  (specinterface) [ 000000000000000000000]
in_s2m_len_read    (read         ) [ 001111111111111111111]
specinterface_ln0  (specinterface) [ 000000000000000000000]
sts_clear_1        (read         ) [ 010000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000]
br_ln12            (br           ) [ 000000000000000000000]
idx                (alloca       ) [ 011111111111111111111]
store_ln20         (store        ) [ 000000000000000000000]
br_ln20            (br           ) [ 000000000000000000000]
br_ln13            (br           ) [ 000000000000000000000]
store_ln14         (store        ) [ 000000000000000000000]
store_ln16         (store        ) [ 000000000000000000000]
br_ln17            (br           ) [ 000000000000000000000]
idx_load           (load         ) [ 000110000000000000000]
count              (read         ) [ 000111000000000000000]
trunc_ln8          (trunc        ) [ 000000000000000000000]
icmp_ln23          (icmp         ) [ 000000000000000000000]
shl_ln23           (shl          ) [ 000000000000000000000]
add_ln23           (add          ) [ 000000000000000000000]
trunc_ln           (partselect   ) [ 000111000000000000000]
empty              (select       ) [ 000100000000000000000]
sext_ln23_1        (sext         ) [ 000000000000000000000]
gmem0_addr         (getelementptr) [ 000011111111111111110]
zext_ln23          (zext         ) [ 000000000000000000000]
empty_56           (writereq     ) [ 000000000000000000000]
sext_ln23          (sext         ) [ 000000000000000000000]
empty_57           (wait         ) [ 000000000000000000000]
add_ln28           (add          ) [ 000001111111111111110]
final_s2m_len_load (load         ) [ 000000000000000000000]
add_ln29           (add          ) [ 000001111111111111110]
store_ln29         (store        ) [ 000000000000000000000]
icmp_ln31          (icmp         ) [ 000001111111111111110]
call_ln23          (call         ) [ 000000000000000000000]
specloopname_ln20  (specloopname ) [ 000000000000000000000]
empty_58           (writeresp    ) [ 000000000000000000000]
br_ln31            (br           ) [ 000000000000000000000]
store_ln32         (store        ) [ 000000000000000000000]
br_ln33            (br           ) [ 000000000000000000000]
out_sts_load_1     (load         ) [ 000000000000000000000]
tmp                (partselect   ) [ 000000000000000000000]
icmp_ln36          (icmp         ) [ 001111111111111111110]
store_ln36         (store        ) [ 000000000000000000000]
br_ln36            (br           ) [ 000000000000000000000]
br_ln0             (br           ) [ 000000000000000000000]
storemerge         (phi          ) [ 000000000000000000010]
write_ln35         (write        ) [ 000000000000000000000]
ret_ln38           (ret          ) [ 000000000000000000000]
out_sts_load       (load         ) [ 001111111111111111111]
br_ln19            (br           ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="incount">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s2m_buf_sts">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sts_clear">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sts_clear"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_s2m_len">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_memory">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_sts">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sts"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="final_s2m_len">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="idx_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_memory_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_en_clrsts_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_s2m_len_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sts_clear_1_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sts_clear_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="count_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_writeresp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="31" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_56/3 empty_58/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln35_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/19 "/>
</bind>
</comp>

<comp id="146" class="1005" name="storemerge_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="storemerge_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/19 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="62" slack="2"/>
<pin id="160" dir="0" index="3" bw="32" slack="2"/>
<pin id="161" dir="0" index="4" bw="33" slack="0"/>
<pin id="162" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_sts_load_1/19 out_sts_load/20 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln20_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln14_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln16_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="idx_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln8_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln23_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shl_ln23_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln23_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="1"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="62" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="0" index="3" bw="7" slack="0"/>
<pin id="217" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="empty_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="31" slack="0"/>
<pin id="225" dir="0" index="2" bw="31" slack="0"/>
<pin id="226" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln23_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="62" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="gmem0_addr_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln23_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln23_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="2"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln28_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="250" dir="1" index="2" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="final_s2m_len_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_s2m_len_load/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln29_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln29_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln31_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="3"/>
<pin id="270" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln32_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/19 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="26" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="15"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="0" index="3" bw="6" slack="0"/>
<pin id="283" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln36_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="26" slack="0"/>
<pin id="289" dir="0" index="1" bw="26" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/19 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln36_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="15"/>
<pin id="295" dir="0" index="1" bw="64" slack="18"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/19 "/>
</bind>
</comp>

<comp id="297" class="1005" name="out_memory_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="1"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_memory_read "/>
</bind>
</comp>

<comp id="302" class="1005" name="in_en_clrsts_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="18"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="in_s2m_len_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="idx_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="324" class="1005" name="count_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="331" class="1005" name="trunc_ln_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="62" slack="1"/>
<pin id="333" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="337" class="1005" name="empty_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="1"/>
<pin id="339" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="342" class="1005" name="gmem0_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="3"/>
<pin id="344" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="add_ln28_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="15"/>
<pin id="349" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="352" class="1005" name="add_ln29_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="15"/>
<pin id="354" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln31_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="15"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="364" class="1005" name="out_sts_load_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_sts_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="58" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="96" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="149" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="163"><net_src comp="78" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="126" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="126" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="188" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="227"><net_src comp="195" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="191" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="72" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="256" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="88" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="90" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="291"><net_src comp="278" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="94" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="300"><net_src comp="102" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="305"><net_src comp="108" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="114" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="317"><net_src comp="98" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="327"><net_src comp="126" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="334"><net_src comp="212" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="340"><net_src comp="222" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="345"><net_src comp="233" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="350"><net_src comp="247" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="355"><net_src comp="256" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="360"><net_src comp="267" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="166" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2m_buf_sts | {19 }
	Port: gmem0 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: out_sts | {1 19 }
	Port: final_s2m_len | {1 4 }
 - Input state : 
	Port: streamtoparallelwithburst : inbuf | {4 5 }
	Port: streamtoparallelwithburst : incount | {2 }
	Port: streamtoparallelwithburst : in_en_clrsts | {1 }
	Port: streamtoparallelwithburst : s2m_buf_sts | {}
	Port: streamtoparallelwithburst : sts_clear | {1 }
	Port: streamtoparallelwithburst : in_s2m_len | {1 }
	Port: streamtoparallelwithburst : gmem0 | {}
	Port: streamtoparallelwithburst : out_memory | {1 }
	Port: streamtoparallelwithburst : out_sts | {19 20 }
	Port: streamtoparallelwithburst : final_s2m_len | {4 }
  - Chain level:
	State 1
		store_ln20 : 1
	State 2
		shl_ln23 : 1
		add_ln23 : 1
		trunc_ln : 2
		empty : 1
	State 3
		gmem0_addr : 1
		empty_56 : 2
	State 4
		add_ln28 : 1
		add_ln29 : 1
		store_ln29 : 2
		icmp_ln31 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln36 : 1
		br_ln36 : 2
		storemerge : 1
		write_ln35 : 2
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                        |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_156 |   160   |    77   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                        add_ln23_fu_207                        |    0    |    71   |
|    add   |                        add_ln28_fu_247                        |    0    |    71   |
|          |                        add_ln29_fu_256                        |    0    |    39   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                        icmp_ln23_fu_195                       |    0    |    39   |
|   icmp   |                        icmp_ln31_fu_267                       |    0    |    39   |
|          |                        icmp_ln36_fu_287                       |    0    |    33   |
|----------|---------------------------------------------------------------|---------|---------|
|  select  |                          empty_fu_222                         |    0    |    31   |
|----------|---------------------------------------------------------------|---------|---------|
|          |                  out_memory_read_read_fu_102                  |    0    |    0    |
|          |                 in_en_clrsts_read_read_fu_108                 |    0    |    0    |
|   read   |                  in_s2m_len_read_read_fu_114                  |    0    |    0    |
|          |                    sts_clear_1_read_fu_120                    |    0    |    0    |
|          |                       count_read_fu_126                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
| writeresp|                      grp_writeresp_fu_132                     |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   write  |                    write_ln35_write_fu_139                    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   trunc  |                        trunc_ln8_fu_191                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|    shl   |                        shl_ln23_fu_201                        |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln_fu_212                        |    0    |    0    |
|          |                           tmp_fu_278                          |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   sext   |                       sext_ln23_1_fu_230                      |    0    |    0    |
|          |                        sext_ln23_fu_244                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   zext   |                        zext_ln23_fu_240                       |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|
|   Total  |                                                               |   160   |   400   |
|----------|---------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln28_reg_347    |   64   |
|     add_ln29_reg_352    |   32   |
|      count_reg_324      |   32   |
|      empty_reg_337      |   31   |
|    gmem0_addr_reg_342   |   32   |
|    icmp_ln31_reg_357    |    1   |
|       idx_reg_314       |   64   |
|in_en_clrsts_read_reg_302|    1   |
| in_s2m_len_read_reg_306 |   32   |
| out_memory_read_reg_297 |   64   |
|   out_sts_load_reg_364  |    1   |
|    storemerge_reg_146   |    1   |
|     trunc_ln_reg_331    |   62   |
+-------------------------+--------+
|          Total          |   417  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_132 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_132 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   160  |   400  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   417  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   577  |   409  |
+-----------+--------+--------+--------+
