###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Jul  1 21:56:11 2016
#  Design:            spc2
#  Command:           defOut -floorplan -netlist -routing spc2.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN spc2 ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 24.080 ;
    DESIGN FE_CORE_BOX_UR_X REAL 111.820 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 24.080 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 84.560 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 135820 108560 ) ;

ROW CORE_ROW_0 ams018hvSite 24080 24080 FS DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018hvSite 24080 29120 N DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018hvSite 24080 34160 FS DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018hvSite 24080 39200 N DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018hvSite 24080 44240 FS DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018hvSite 24080 49280 N DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_6 ams018hvSite 24080 54320 FS DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_7 ams018hvSite 24080 59360 N DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_8 ams018hvSite 24080 64400 FS DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_9 ams018hvSite 24080 69440 N DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_10 ams018hvSite 24080 74480 FS DO 156 BY 1 STEP 560 0
 ;
ROW CORE_ROW_11 ams018hvSite 24080 79520 N DO 156 BY 1 STEP 560 0
 ;

TRACKS Y 280 DO 194 STEP 560 LAYER M1 ;
TRACKS X 280 DO 243 STEP 560 LAYER M1 ;
TRACKS X 280 DO 243 STEP 560 LAYER M2 ;
TRACKS Y 280 DO 194 STEP 560 LAYER M2 ;
TRACKS Y 280 DO 194 STEP 560 LAYER M3 ;
TRACKS X 280 DO 243 STEP 560 LAYER M3 ;
TRACKS X 280 DO 243 STEP 560 LAYER M4 ;
TRACKS Y 280 DO 194 STEP 560 LAYER M4 ;
TRACKS Y 280 DO 194 STEP 560 LAYER MT ;
TRACKS X 280 DO 243 STEP 560 LAYER MT ;
TRACKS X 9380 DO 13 STEP 9800 LAYER AM ;
TRACKS Y 420 DO 194 STEP 560 LAYER AM ;

GCELLGRID X -10 DO 2 STEP 8410 ;
GCELLGRID X 16800 DO 14 STEP 8400 ;
GCELLGRID X 135830 DO 1 STEP 9830 ;
GCELLGRID Y -10 DO 2 STEP 8410 ;
GCELLGRID Y 16800 DO 11 STEP 8400 ;
GCELLGRID Y 108570 DO 1 STEP 7770 ;

VIAS 3 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 180 180 180 180
 + ROWCOL 7 7
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 240 180 240 180
 + ROWCOL 7 5
 ;
- M1_M2_3
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 240 60 240 60
 + ROWCOL 2 5
 ;
END VIAS

COMPONENTS 176 ;
- F_reg\[1\] DFCX3_HV + PLACED ( 50960 59360 ) N
 ;
- F_reg\[2\] DFCX3_HV + PLACED ( 57120 64400 ) FS
 ;
- F_reg\[3\] DFCX3_HV + PLACED ( 64960 59360 ) FN
 ;
- F_reg\[0\] DFCX3_HV + PLACED ( 25760 59360 ) N
 ;
- IQ_reg DFCX3_HV + PLACED ( 50960 54320 ) FS
 ;
- GS_reg\[3\] DFCX3_HV + PLACED ( 50960 49280 ) N
 ;
- GS_reg\[2\] DFCX3_HV + PLACED ( 25200 29120 ) N
 ;
- GS_reg\[1\] DFCX3_HV + PLACED ( 25760 34160 ) FS
 ;
- GS_reg\[0\] DFCX3_HV + PLACED ( 50960 29120 ) N
 ;
- CE_reg DFCX3_HV + PLACED ( 54320 34160 ) FS
 ;
- NS_reg DFCX3_HV + PLACED ( 64960 29120 ) N
 ;
- GD_reg\[2\] DFCX3_HV + PLACED ( 66640 44240 ) FS
 ;
- GD_reg\[1\] DFCX3_HV + PLACED ( 70000 39200 ) FN
 ;
- GD_reg\[0\] DFCX3_HV + PLACED ( 71120 34160 ) S
 ;
- FS_reg DFCX3_HV + PLACED ( 91840 29120 ) FN
 ;
- RE_reg DFCX3_HV + PLACED ( 95200 34160 ) S
 ;
- g148 XOR2X1_HV + PLACED ( 104720 44240 ) FS
 ;
- g141 XOR2X1_HV + PLACED ( 66640 69440 ) FN
 ;
- g139 XOR2X1_HV + PLACED ( 100800 64400 ) S
 ;
- g144 INVXL_HV + PLACED ( 84000 69440 ) N
 ;
- count_reg\[0\] DFCX1_HV + PLACED ( 97440 54320 ) S
 ;
- count_reg\[1\] DFCX1_HV + PLACED ( 95760 49280 ) FN
 ;
- count_reg\[2\] DFCX1_HV + PLACED ( 72240 74480 ) FS
 ;
- count_reg\[3\] DFCX1_HV + PLACED ( 71120 69440 ) N
 ;
- out_reg\[15\] DFCX1_HV + PLACED ( 56000 74480 ) S
 ;
- out_reg\[14\] DFCX1_HV + PLACED ( 53760 69440 ) FN
 ;
- out_reg\[13\] DFCX1_HV + PLACED ( 30800 64400 ) S
 ;
- out_reg\[12\] DFCX1_HV + PLACED ( 25200 69440 ) FN
 ;
- out_reg\[11\] DFCX1_HV + PLACED ( 25200 54320 ) FS
 ;
- out_reg\[10\] DFCX1_HV + PLACED ( 25760 44240 ) FS
 ;
- out_reg\[9\] DFCX1_HV + PLACED ( 25200 49280 ) FN
 ;
- out_reg\[8\] DFCX1_HV + PLACED ( 25200 39200 ) N
 ;
- out_reg\[7\] DFCX1_HV + PLACED ( 50960 39200 ) N
 ;
- out_reg\[6\] DFCX1_HV + PLACED ( 50960 44240 ) S
 ;
- out_reg\[5\] DFCX1_HV + PLACED ( 64960 49280 ) N
 ;
- out_reg\[4\] DFCX1_HV + PLACED ( 64960 54320 ) FS
 ;
- out_reg\[3\] DFCX1_HV + PLACED ( 72240 64400 ) FS
 ;
- out_reg\[2\] DFCX1_HV + PLACED ( 91840 44240 ) FS
 ;
- out_reg\[1\] DFCX1_HV + PLACED ( 92400 39200 ) N
 ;
- out_reg\[0\] DFCX1_HV + PLACED ( 97440 59360 ) N
 ;
- g150 OR2X3_HV + PLACED ( 94640 54320 ) S
 ;
- count_reg\[4\] DFPX3_HV + PLACED ( 97440 69440 ) N
 ;
- g98 NAND3X1_HV + PLACED ( 94640 59360 ) FN
 ;
- g147 NOR2XL_HV + PLACED ( 82880 59360 ) N
 ;
- g143 NOR2XL_HV + PLACED ( 92400 69440 ) FN
 ;
- g96 NOR2XL_HV + PLACED ( 105280 64400 ) FS
 ;
- g37 NOR2XL_HV + PLACED ( 99120 64400 ) FS
 ;
- g36 NOR2XL_HV + PLACED ( 92960 54320 ) S
 ;
- g146 AO21X3_HV + PLACED ( 79520 59360 ) FN
 ;
- FILLERCAP_impl0_1 FILLCAPX32_HV + SOURCE DIST + PLACED ( 24640 24080 ) FS
 ;
- FILLERCAP_impl0_2 FILLCAPX32_HV + SOURCE DIST + PLACED ( 42560 24080 ) FS
 ;
- FILLERCAP_impl0_3 FILLCAPX32_HV + SOURCE DIST + PLACED ( 60480 24080 ) FS
 ;
- FILLERCAP_impl0_4 FILLCAPX32_HV + SOURCE DIST + PLACED ( 78400 24080 ) FS
 ;
- FILLERCAP_impl0_5 FILLCAPX16_HV + SOURCE DIST + PLACED ( 96320 24080 ) FS
 ;
- FILLERCAP_impl0_6 FILLCAPX8_HV + SOURCE DIST + PLACED ( 105280 24080 ) FS
 ;
- FILLERCAP_impl0_7 FILLCAPX16_HV + SOURCE DIST + PLACED ( 39200 29120 ) N
 ;
- FILLERCAP_impl0_8 FILLCAPX4_HV + SOURCE DIST + PLACED ( 48160 29120 ) N
 ;
- FILLERCAP_impl0_9 FILLCAPX16_HV + SOURCE DIST + PLACED ( 78960 29120 ) N
 ;
- FILLERCAP_impl0_10 FILLCAPX4_HV + SOURCE DIST + PLACED ( 87920 29120 ) N
 ;
- FILLERCAP_impl0_12 FILLCAPX16_HV + SOURCE DIST + PLACED ( 39760 34160 ) FS
 ;
- FILLERCAP_impl0_14 FILLCAPX4_HV + SOURCE DIST + PLACED ( 68320 34160 ) FS
 ;
- FILLERCAP_impl0_15 FILLCAPX16_HV + SOURCE DIST + PLACED ( 85120 34160 ) FS
 ;
- FILLERCAP_impl0_16 FILLCAPX4_HV + SOURCE DIST + PLACED ( 109200 34160 ) FS
 ;
- FILLERCAP_impl0_17 FILLCAPX16_HV + SOURCE DIST + PLACED ( 38080 39200 ) N
 ;
- FILLERCAP_impl0_18 FILLCAPX4_HV + SOURCE DIST + PLACED ( 47040 39200 ) N
 ;
- FILLERCAP_impl0_19 FILLCAPX8_HV + SOURCE DIST + PLACED ( 63840 39200 ) N
 ;
- FILLERCAP_impl0_21 FILLCAPX4_HV + SOURCE DIST + PLACED ( 88480 39200 ) N
 ;
- FILLERCAP_impl0_22 FILLCAPX8_HV + SOURCE DIST + PLACED ( 105280 39200 ) N
 ;
- FILLERCAP_impl0_23 FILLCAPX16_HV + SOURCE DIST + PLACED ( 38640 44240 ) FS
 ;
- FILLERCAP_impl0_24 FILLCAPX4_HV + SOURCE DIST + PLACED ( 47600 44240 ) FS
 ;
- FILLERCAP_impl0_28 FILLCAPX4_HV + SOURCE DIST + PLACED ( 109200 44240 ) FS
 ;
- FILLERCAP_impl0_29 FILLCAPX16_HV + SOURCE DIST + PLACED ( 38080 49280 ) N
 ;
- FILLERCAP_impl0_30 FILLCAPX4_HV + SOURCE DIST + PLACED ( 47040 49280 ) N
 ;
- FILLERCAP_impl0_31 FILLCAPX32_HV + SOURCE DIST + PLACED ( 77840 49280 ) N
 ;
- FILLERCAP_impl0_33 FILLCAPX16_HV + SOURCE DIST + PLACED ( 38080 54320 ) FS
 ;
- FILLERCAP_impl0_34 FILLCAPX4_HV + SOURCE DIST + PLACED ( 47040 54320 ) FS
 ;
- FILLERCAP_impl0_37 FILLCAPX16_HV + SOURCE DIST + PLACED ( 39760 59360 ) N
 ;
- FILLERCAP_impl0_38 FILLCAPX4_HV + SOURCE DIST + PLACED ( 48720 59360 ) N
 ;
- FILLERCAP_impl0_40 FILLCAPX8_HV + SOURCE DIST + PLACED ( 24640 64400 ) FS
 ;
- FILLERCAP_impl0_47 FILLCAPX8_HV + SOURCE DIST + PLACED ( 47040 69440 ) N
 ;
- FILLERCAP_impl0_48 FILLCAPX4_HV + SOURCE DIST + PLACED ( 51520 69440 ) N
 ;
- FILLERCAP_impl0_51 FILLCAPX4_HV + SOURCE DIST + PLACED ( 94080 69440 ) N
 ;
- FILLERCAP_impl0_52 FILLCAPX32_HV + SOURCE DIST + PLACED ( 24640 74480 ) FS
 ;
- FILLERCAP_impl0_53 FILLCAPX16_HV + SOURCE DIST + PLACED ( 42560 74480 ) FS
 ;
- FILLERCAP_impl0_54 FILLCAPX8_HV + SOURCE DIST + PLACED ( 51520 74480 ) FS
 ;
- FILLERCAP_impl0_56 FILLCAPX32_HV + SOURCE DIST + PLACED ( 85120 74480 ) FS
 ;
- FILLERCAP_impl0_57 FILLCAPX8_HV + SOURCE DIST + PLACED ( 103040 74480 ) FS
 ;
- FILLERCAP_impl0_58 FILLCAPX4_HV + SOURCE DIST + PLACED ( 107520 74480 ) FS
 ;
- FILLERCAP_impl0_59 FILLCAPX32_HV + SOURCE DIST + PLACED ( 24640 79520 ) N
 ;
- FILLERCAP_impl0_60 FILLCAPX32_HV + SOURCE DIST + PLACED ( 42560 79520 ) N
 ;
- FILLERCAP_impl0_61 FILLCAPX32_HV + SOURCE DIST + PLACED ( 60480 79520 ) N
 ;
- FILLERCAP_impl0_62 FILLCAPX32_HV + SOURCE DIST + PLACED ( 78400 79520 ) N
 ;
- FILLERCAP_impl0_63 FILLCAPX16_HV + SOURCE DIST + PLACED ( 96320 79520 ) N
 ;
- FILLERCAP_impl0_64 FILLCAPX8_HV + SOURCE DIST + PLACED ( 105280 79520 ) N
 ;
- FILLERCAP_L0N1_1 FILLCAPX4_HV + SOURCE DIST + PLACED ( 48720 34160 ) FS
 ;
- FILLERCAP_L0N1_6 FILLCAPX4_HV + SOURCE DIST + PLACED ( 86240 39200 ) N
 ;
- FILLERCAP_L0N1_10 FILLCAPX4_HV + SOURCE DIST + PLACED ( 109200 64400 ) FS
 ;
- FILLERCAP_L0N1_14 FILLCAPX4_HV + SOURCE DIST + PLACED ( 44800 69440 ) N
 ;
- FILLERCAP_L0N1_15 FILLCAPX8_HV + SOURCE DIST + PLACED ( 43680 64400 ) FS
 ;
- FILLERCAP_L0N1_18 FILLCAPX8_HV + SOURCE DIST + PLACED ( 77840 54320 ) FS
 ;
- FILLERCAP_L0N1_21 FILLCAPX4_HV + SOURCE DIST + PLACED ( 80640 44240 ) FS
 ;
- FILLERCAP_L0N1_22 FILLCAPX4_HV + SOURCE DIST + PLACED ( 82880 44240 ) FS
 ;
- FILLERCAP_L0N1_25 FILLCAPX8_HV + SOURCE DIST + PLACED ( 85120 64400 ) FS
 ;
- FILLERCAP_L0N2_1 FILLCAPX4_HV + SOURCE DIST + PLACED ( 48160 64400 ) FS
 ;
- FILLERCAP_L0N2_3 FILLCAPX4_HV + SOURCE DIST + PLACED ( 82320 54320 ) FS
 ;
- FILLERCAP_L0N2_5 FILLCAPX4_HV + SOURCE DIST + PLACED ( 89600 64400 ) FS
 ;
- FILLER_impl0_1 FILLCELLX2_HV + SOURCE DIST + PLACED ( 109760 24080 ) FS
 ;
- FILLER_impl0_2 FILLCELLX1_HV + SOURCE DIST + PLACED ( 110880 24080 ) FS
 ;
- FILLER_impl0_3 FILLCELLX1_HV + SOURCE DIST + PLACED ( 24640 29120 ) N
 ;
- FILLER_impl0_4 FILLCELLX1_HV + SOURCE DIST + PLACED ( 50400 29120 ) N
 ;
- FILLER_impl0_5 FILLCELLX2_HV + SOURCE DIST + PLACED ( 90160 29120 ) N
 ;
- FILLER_impl0_6 FILLCELLX1_HV + SOURCE DIST + PLACED ( 91280 29120 ) N
 ;
- FILLER_impl0_7 FILLCELLX8_HV + SOURCE DIST + PLACED ( 105840 29120 ) N
 ;
- FILLER_impl0_8 FILLCELLX2_HV + SOURCE DIST + PLACED ( 110320 29120 ) N
 ;
- FILLER_impl0_9 FILLCELLX2_HV + SOURCE DIST + PLACED ( 24640 34160 ) FS
 ;
- FILLER_impl0_10 FILLCELLX4_HV + SOURCE DIST + PLACED ( 50960 34160 ) FS
 ;
- FILLER_impl0_11 FILLCELLX2_HV + SOURCE DIST + PLACED ( 53200 34160 ) FS
 ;
- FILLER_impl0_12 FILLCELLX1_HV + SOURCE DIST + PLACED ( 70560 34160 ) FS
 ;
- FILLER_impl0_13 FILLCELLX2_HV + SOURCE DIST + PLACED ( 94080 34160 ) FS
 ;
- FILLER_impl0_14 FILLCELLX1_HV + SOURCE DIST + PLACED ( 24640 39200 ) N
 ;
- FILLER_impl0_15 FILLCELLX2_HV + SOURCE DIST + PLACED ( 49280 39200 ) N
 ;
- FILLER_impl0_16 FILLCELLX1_HV + SOURCE DIST + PLACED ( 50400 39200 ) N
 ;
- FILLER_impl0_17 FILLCELLX2_HV + SOURCE DIST + PLACED ( 68320 39200 ) N
 ;
- FILLER_impl0_18 FILLCELLX1_HV + SOURCE DIST + PLACED ( 69440 39200 ) N
 ;
- FILLER_impl0_19 FILLCELLX4_HV + SOURCE DIST + PLACED ( 84000 39200 ) N
 ;
- FILLER_impl0_20 FILLCELLX2_HV + SOURCE DIST + PLACED ( 90720 39200 ) N
 ;
- FILLER_impl0_21 FILLCELLX1_HV + SOURCE DIST + PLACED ( 91840 39200 ) N
 ;
- FILLER_impl0_22 FILLCELLX2_HV + SOURCE DIST + PLACED ( 109760 39200 ) N
 ;
- FILLER_impl0_23 FILLCELLX1_HV + SOURCE DIST + PLACED ( 110880 39200 ) N
 ;
- FILLER_impl0_24 FILLCELLX2_HV + SOURCE DIST + PLACED ( 24640 44240 ) FS
 ;
- FILLER_impl0_25 FILLCELLX2_HV + SOURCE DIST + PLACED ( 49840 44240 ) FS
 ;
- FILLER_impl0_26 FILLCELLX4_HV + SOURCE DIST + PLACED ( 63840 44240 ) FS
 ;
- FILLER_impl0_27 FILLCELLX1_HV + SOURCE DIST + PLACED ( 66080 44240 ) FS
 ;
- FILLER_impl0_28 FILLCELLX8_HV + SOURCE DIST + PLACED ( 85120 44240 ) FS
 ;
- FILLER_impl0_29 FILLCELLX4_HV + SOURCE DIST + PLACED ( 89600 44240 ) FS
 ;
- FILLER_impl0_30 FILLCELLX1_HV + SOURCE DIST + PLACED ( 24640 49280 ) N
 ;
- FILLER_impl0_31 FILLCELLX2_HV + SOURCE DIST + PLACED ( 49280 49280 ) N
 ;
- FILLER_impl0_32 FILLCELLX1_HV + SOURCE DIST + PLACED ( 50400 49280 ) N
 ;
- FILLER_impl0_33 FILLCELLX4_HV + SOURCE DIST + PLACED ( 108640 49280 ) N
 ;
- FILLER_impl0_34 FILLCELLX1_HV + SOURCE DIST + PLACED ( 110880 49280 ) N
 ;
- FILLER_impl0_35 FILLCELLX1_HV + SOURCE DIST + PLACED ( 24640 54320 ) FS
 ;
- FILLER_impl0_36 FILLCELLX2_HV + SOURCE DIST + PLACED ( 49280 54320 ) FS
 ;
- FILLER_impl0_37 FILLCELLX1_HV + SOURCE DIST + PLACED ( 50400 54320 ) FS
 ;
- FILLER_impl0_38 FILLCELLX8_HV + SOURCE DIST + PLACED ( 84560 54320 ) FS
 ;
- FILLER_impl0_39 FILLCELLX4_HV + SOURCE DIST + PLACED ( 89040 54320 ) FS
 ;
- FILLER_impl0_40 FILLCELLX2_HV + SOURCE DIST + PLACED ( 91280 54320 ) FS
 ;
- FILLER_impl0_41 FILLCELLX1_HV + SOURCE DIST + PLACED ( 92400 54320 ) FS
 ;
- FILLER_impl0_42 FILLCELLX2_HV + SOURCE DIST + PLACED ( 110320 54320 ) FS
 ;
- FILLER_impl0_43 FILLCELLX2_HV + SOURCE DIST + PLACED ( 24640 59360 ) N
 ;
- FILLER_impl0_44 FILLCELLX1_HV + SOURCE DIST + PLACED ( 78960 59360 ) N
 ;
- FILLER_impl0_45 FILLCELLX16_HV + SOURCE DIST + PLACED ( 84560 59360 ) N
 ;
- FILLER_impl0_46 FILLCELLX2_HV + SOURCE DIST + PLACED ( 93520 59360 ) N
 ;
- FILLER_impl0_47 FILLCELLX2_HV + SOURCE DIST + PLACED ( 110320 59360 ) N
 ;
- FILLER_impl0_48 FILLCELLX2_HV + SOURCE DIST + PLACED ( 29120 64400 ) FS
 ;
- FILLER_impl0_49 FILLCELLX1_HV + SOURCE DIST + PLACED ( 30240 64400 ) FS
 ;
- FILLER_impl0_50 FILLCELLX8_HV + SOURCE DIST + PLACED ( 50400 64400 ) FS
 ;
- FILLER_impl0_51 FILLCELLX4_HV + SOURCE DIST + PLACED ( 54880 64400 ) FS
 ;
- FILLER_impl0_52 FILLCELLX2_HV + SOURCE DIST + PLACED ( 71120 64400 ) FS
 ;
- FILLER_impl0_53 FILLCELLX8_HV + SOURCE DIST + PLACED ( 91840 64400 ) FS
 ;
- FILLER_impl0_54 FILLCELLX4_HV + SOURCE DIST + PLACED ( 96320 64400 ) FS
 ;
- FILLER_impl0_55 FILLCELLX1_HV + SOURCE DIST + PLACED ( 98560 64400 ) FS
 ;
- FILLER_impl0_56 FILLCELLX4_HV + SOURCE DIST + PLACED ( 106960 64400 ) FS
 ;
- FILLER_impl0_57 FILLCELLX1_HV + SOURCE DIST + PLACED ( 24640 69440 ) N
 ;
- FILLER_impl0_58 FILLCELLX8_HV + SOURCE DIST + PLACED ( 38080 69440 ) N
 ;
- FILLER_impl0_59 FILLCELLX4_HV + SOURCE DIST + PLACED ( 42560 69440 ) N
 ;
- FILLER_impl0_60 FILLCELLX8_HV + SOURCE DIST + PLACED ( 85120 69440 ) N
 ;
- FILLER_impl0_61 FILLCELLX4_HV + SOURCE DIST + PLACED ( 89600 69440 ) N
 ;
- FILLER_impl0_62 FILLCELLX1_HV + SOURCE DIST + PLACED ( 91840 69440 ) N
 ;
- FILLER_impl0_63 FILLCELLX2_HV + SOURCE DIST + PLACED ( 96320 69440 ) N
 ;
- FILLER_impl0_64 FILLCELLX2_HV + SOURCE DIST + PLACED ( 110320 69440 ) N
 ;
- FILLER_impl0_65 FILLCELLX4_HV + SOURCE DIST + PLACED ( 68880 74480 ) FS
 ;
- FILLER_impl0_66 FILLCELLX2_HV + SOURCE DIST + PLACED ( 71120 74480 ) FS
 ;
- FILLER_impl0_67 FILLCELLX2_HV + SOURCE DIST + PLACED ( 109760 74480 ) FS
 ;
- FILLER_impl0_68 FILLCELLX1_HV + SOURCE DIST + PLACED ( 110880 74480 ) FS
 ;
- FILLER_impl0_69 FILLCELLX2_HV + SOURCE DIST + PLACED ( 109760 79520 ) N
 ;
- FILLER_impl0_70 FILLCELLX1_HV + SOURCE DIST + PLACED ( 110880 79520 ) N
 ;
END COMPONENTS

PINS 19 ;
- Cfg_in + NET Cfg_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 66360 108560 ) S ;
- Clk + NET Clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 68600 108560 ) S ;
- Resetn + NET Resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 67480 108560 ) S ;
- F[3] + NET F[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 62440 0 ) N ;
- F[2] + NET F[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 61320 0 ) N ;
- F[1] + NET F[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 60200 0 ) N ;
- F[0] + NET F[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 59080 0 ) N ;
- IQ + NET IQ + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 63560 0 ) N ;
- GS[3] + NET GS[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 68040 0 ) N ;
- GS[2] + NET GS[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 66920 0 ) N ;
- GS[1] + NET GS[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 65800 0 ) N ;
- GS[0] + NET GS[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 64680 0 ) N ;
- CE + NET CE + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 69160 0 ) N ;
- NS + NET NS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 70280 0 ) N ;
- GD[2] + NET GD[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 73640 0 ) N ;
- GD[1] + NET GD[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 72520 0 ) N ;
- GD[0] + NET GD[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 71400 0 ) N ;
- FS + NET FS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 74760 0 ) N ;
- RE + NET RE + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 75880 0 ) N ;
END PINS

BLOCKAGES 4 ;
   - LAYER M1 RECT ( 13880 13080 ) ( 23880 95560 ) ;
   - LAYER M1 RECT ( 23880 85560 ) ( 112020 95560 ) ;
   - LAYER M1 RECT ( 23880 13080 ) ( 112020 23080 ) ;
   - LAYER M1 RECT ( 112020 13080 ) ( 122020 95560 ) ;
END BLOCKAGES

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M2 3000 + SHAPE STRIPE ( 45580 8080 ) ( * 100560 )
    NEW M2 4000 + SHAPE RING ( 10080 8080 ) ( * 100560 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 24080 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 34160 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 44240 ) ( 111440 * )
    NEW M1 4000 + SHAPE RING ( 8080 10080 ) ( 127440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 54320 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 64400 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 74480 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 84560 ) ( 111440 * )
    NEW M1 4000 + SHAPE RING ( 8080 98560 ) ( 127440 * )
    NEW M2 3000 + SHAPE STRIPE ( 90320 8080 ) ( * 100560 )
    NEW M2 4000 + SHAPE RING ( 125440 8080 ) ( * 100560 )
    NEW M2 0 + SHAPE RING ( 10080 10080 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 45580 10080 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 44240 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 34160 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 24080 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 54320 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 10080 98560 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 84560 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 74480 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 45580 64400 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 45580 98560 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 90320 10080 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 90320 44240 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 90320 34160 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 90320 24080 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 125440 10080 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 90320 54320 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 90320 84560 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 90320 74480 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 90320 64400 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 90320 98560 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 125440 98560 ) M1_M2_1
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M2 3000 + SHAPE STRIPE ( 48980 3720 ) ( * 104920 )
    NEW M2 4000 + SHAPE RING ( 5680 3720 ) ( * 104920 )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 29120 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 39200 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 49280 ) ( 111440 * )
    NEW M1 4000 + SHAPE RING ( 3680 5720 ) ( 131840 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 59360 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 69440 ) ( 111440 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 24080 79520 ) ( 111440 * )
    NEW M1 4000 + SHAPE RING ( 3680 102920 ) ( 131840 * )
    NEW M2 3000 + SHAPE STRIPE ( 86920 3720 ) ( * 104920 )
    NEW M2 4000 + SHAPE RING ( 129840 3720 ) ( * 104920 )
    NEW M2 0 + SHAPE RING ( 5680 5720 ) M1_M2_1
    NEW M2 0 + SHAPE STRIPE ( 48980 5720 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 48980 49280 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 48980 39200 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 48980 29120 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 5680 102920 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 48980 79520 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 48980 69440 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 48980 59360 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 48980 102920 ) M1_M2_2
    NEW M2 0 + SHAPE STRIPE ( 86920 5720 ) M1_M2_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 86920 49280 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 86920 39200 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 86920 29120 ) M1_M2_3
    NEW M2 0 + SHAPE RING ( 129840 5720 ) M1_M2_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 86920 79520 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 86920 69440 ) M1_M2_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 86920 59360 ) M1_M2_3
    NEW M2 0 + SHAPE STRIPE ( 86920 102920 ) M1_M2_2
    NEW M2 0 + SHAPE RING ( 129840 102920 ) M1_M2_1
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 89 ;
- Cfg_in
  ( PIN Cfg_in ) ( out_reg\[15\] D )
  + ROUTED M2 ( 66360 77000 ) ( * 78680 )
    NEW M2 ( 65800 78680 ) ( 66360 * )
    NEW M2 ( 65800 78680 ) ( * 106120 )
    NEW M2 ( 65800 106120 ) ( 66360 * )
    NEW M2 ( 66360 106120 ) ( * 107800 ) M2_M3_PR
    NEW M2 ( 66360 77000 ) M1_M2_PR
 ;
- Clk
  ( PIN Clk ) ( g96 A ) ( count_reg\[4\] CP ) ( out_reg\[0\] CP )
  ( out_reg\[1\] CP ) ( out_reg\[2\] CP ) ( out_reg\[3\] CP )
  ( out_reg\[4\] CP ) ( out_reg\[5\] CP ) ( out_reg\[6\] CP )
  ( out_reg\[7\] CP ) ( out_reg\[8\] CP ) ( out_reg\[9\] CP )
  ( out_reg\[10\] CP ) ( out_reg\[11\] CP ) ( out_reg\[12\] CP )
  ( out_reg\[13\] CP ) ( out_reg\[14\] CP ) ( out_reg\[15\] CP )
  ( count_reg\[3\] CP ) ( count_reg\[2\] CP ) ( count_reg\[1\] CP )
  ( count_reg\[0\] CP )
  + ROUTED M2 ( 108920 56840 ) ( 110040 * ) M1_M2_PR
    NEW M1 ( 106680 67480 0 ) ( 108920 * ) M1_M2_PR
    NEW M1 ( 108360 51800 0 ) ( 108920 * ) M1_M2_PR
    NEW M2 ( 108920 51800 ) ( * 56840 )
    NEW M2 ( 108920 56840 ) ( * 67480 )
    NEW M3 ( 97720 68600 ) ( 106680 * ) M2_M3_PR
    NEW M2 ( 106680 67480 ) ( * 68600 )
    NEW M2 ( 92680 41720 ) ( * 45640 ) M2_M3_PR
    NEW M2 ( 84840 45640 ) ( * 46760 ) M1_M2_PR
    NEW M1 ( 84840 46760 ) ( 92120 * 0 )
    NEW M1 ( 71400 77000 ) ( 72520 * 0 )
    NEW M2 ( 68600 71960 ) ( * 77000 ) M1_M2_PR
    NEW M2 ( 67480 71960 ) ( 68600 * )
    NEW M1 ( 66360 71960 0 ) ( 67480 * ) M1_M2_PR
    NEW M1 ( 71400 66920 ) ( 72520 * 0 )
    NEW M1 ( 64680 56840 ) ( 65240 * 0 )
    NEW M1 ( 64680 51800 ) ( 65240 * 0 )
    NEW M1 ( 63560 46760 0 ) ( 64680 * ) M1_M2_PR
    NEW M2 ( 51240 41720 ) ( * 43400 ) M2_M3_PR
    NEW M1 ( 38360 71960 ) ( 43400 * ) M1_M2_PR
    NEW M2 ( 43400 66920 ) ( * 71960 )
    NEW M1 ( 37800 71960 0 ) ( 38360 * ) M1_M2_PR
    NEW M2 ( 37800 51800 ) ( * 60200 )
    NEW M2 ( 37800 60200 ) ( 38360 * )
    NEW M2 ( 38360 60200 ) ( * 71960 )
    NEW M2 ( 25480 51800 ) ( * 56840 ) M1_M2_PR
    NEW M1 ( 25480 46760 ) ( 26040 * 0 )
    NEW M3 ( 36120 51800 ) ( 37800 * ) M2_M3_PR
    NEW M3 ( 27160 51520 ) ( 36120 * )
    NEW M3 ( 36120 51520 ) ( * 51800 )
    NEW M3 ( 27160 51520 ) ( * 51800 )
    NEW M3 ( 25480 51800 ) ( 27160 * )
    NEW M2 ( 25480 41720 ) ( * 46760 ) M1_M2_PR
    NEW M2 ( 25480 46760 ) ( * 51800 ) M2_M3_PR
    NEW M2 ( 37800 43400 ) ( * 51800 ) M1_M2_PR
    NEW M3 ( 37800 43400 ) ( 51240 * )
    NEW M2 ( 64680 43400 ) ( * 45640 ) M2_M3_PR
    NEW M3 ( 51240 43400 ) ( 64680 * ) M2_M3_PR
    NEW M2 ( 68600 77000 ) ( * 78680 )
    NEW M2 ( 68600 78680 ) ( 69160 * )
    NEW M2 ( 69160 78680 ) ( * 106120 )
    NEW M2 ( 68600 106120 ) ( 69160 * )
    NEW M2 ( 68600 106120 ) ( * 107800 ) M2_M3_PR
    NEW M1 ( 68600 77000 0 ) ( 71400 * ) M1_M2_PR
    NEW M2 ( 71400 71960 ) ( * 77000 )
    NEW M3 ( 64680 57960 ) ( 71400 * ) M2_M3_PR
    NEW M2 ( 71400 57960 ) ( * 66920 ) M1_M2_PR
    NEW M2 ( 71400 66920 ) ( * 71960 ) M1_M2_PR
    NEW M2 ( 64680 56840 ) ( * 57960 ) M2_M3_PR
    NEW M2 ( 64680 51800 ) ( * 56840 ) M1_M2_PR
    NEW M2 ( 64680 45640 ) ( * 46760 )
    NEW M2 ( 64680 46760 ) ( * 51800 ) M1_M2_PR
    NEW M3 ( 64680 45640 ) ( 84840 * ) M2_M3_PR
    NEW M3 ( 84840 45640 ) ( 92680 * )
    NEW M2 ( 97720 57400 ) ( * 61880 ) M1_M2_PR
    NEW M3 ( 92680 57400 ) ( 97720 * ) M2_M3_PR
    NEW M2 ( 92680 55160 ) ( * 57400 ) M2_M3_PR
    NEW M2 ( 92680 55160 ) ( 93240 * )
    NEW M2 ( 93240 48440 ) ( * 55160 )
    NEW M2 ( 92680 48440 ) ( 93240 * )
    NEW M2 ( 92680 45640 ) ( * 48440 )
    NEW M2 ( 97720 61880 ) ( * 68600 ) M2_M3_PR
    NEW M2 ( 97720 68600 ) ( * 72520 ) M1_M2_PR
    NEW M2 ( 106680 67480 ) M1_M2_PR
    NEW M2 ( 92680 41720 ) M1_M2_PR
    NEW M2 ( 51240 41720 ) M1_M2_PR
    NEW M2 ( 43400 66920 ) M1_M2_PR
    NEW M2 ( 25480 41720 ) M1_M2_PR
    NEW M3 ( 37800 43400 ) M2_M3_PR
 ;
- Resetn
  ( PIN Resetn ) ( count_reg\[4\] SN ) ( out_reg\[0\] RN ) ( out_reg\[1\] RN )
  ( out_reg\[2\] RN ) ( out_reg\[3\] RN ) ( out_reg\[4\] RN )
  ( out_reg\[5\] RN ) ( out_reg\[6\] RN ) ( out_reg\[7\] RN )
  ( out_reg\[8\] RN ) ( out_reg\[9\] RN ) ( out_reg\[10\] RN )
  ( out_reg\[11\] RN ) ( out_reg\[12\] RN ) ( out_reg\[13\] RN )
  ( out_reg\[14\] RN ) ( out_reg\[15\] RN ) ( count_reg\[3\] RN )
  ( count_reg\[2\] RN ) ( count_reg\[1\] RN ) ( count_reg\[0\] RN )
  ( RE_reg RN ) ( FS_reg RN ) ( GD_reg\[0\] RN ) ( GD_reg\[1\] RN )
  ( GD_reg\[2\] RN ) ( NS_reg RN ) ( CE_reg RN ) ( GS_reg\[0\] RN )
  ( GS_reg\[1\] RN ) ( GS_reg\[2\] RN ) ( GS_reg\[3\] RN ) ( IQ_reg RN )
  ( F_reg\[0\] RN ) ( F_reg\[3\] RN ) ( F_reg\[2\] RN ) ( F_reg\[1\] RN )
  + ROUTED M2 ( 64680 37800 ) ( * 40040 ) M2_M3_PR
    NEW M2 ( 33880 67480 ) ( * 70280 ) M2_M3_PR
    NEW M3 ( 28280 70280 ) ( 33880 * )
    NEW M2 ( 28280 70280 ) ( * 71400 ) M1_M2_PR
    NEW M3 ( 33880 67480 ) ( 36120 * ) M2_M3_PR
    NEW M2 ( 35560 41160 ) ( 36120 * )
    NEW M2 ( 35560 30520 ) ( * 34440 )
    NEW M2 ( 35560 34440 ) ( 36120 * )
    NEW M2 ( 36120 34440 ) ( * 37800 ) M1_M2_PR
    NEW M2 ( 36120 37800 ) ( * 41160 )
    NEW M2 ( 34440 47320 ) ( * 52360 ) M2_M3_PR
    NEW M2 ( 34440 47320 ) ( 35560 * ) M1_M2_PR
    NEW M2 ( 35000 41160 ) ( 35560 * )
    NEW M2 ( 35560 41160 ) ( * 47320 )
    NEW M3 ( 36120 67480 ) ( 56840 * ) M2_M3_PR
    NEW M2 ( 35000 60760 ) ( 36120 * ) M1_M2_PR
    NEW M2 ( 36120 60760 ) ( * 67480 )
    NEW M2 ( 34440 52360 ) ( * 54600 )
    NEW M2 ( 34440 54600 ) ( 35000 * )
    NEW M2 ( 35000 54600 ) ( * 57400 ) M1_M2_PR
    NEW M2 ( 35000 57400 ) ( * 60760 )
    NEW M2 ( 28280 51240 ) ( * 52360 ) M2_M3_PR
    NEW M3 ( 28280 52360 ) ( 34440 * )
    NEW M2 ( 82040 76440 ) ( * 77560 ) M1_M2_PR
    NEW M2 ( 80920 71400 ) ( 82040 * )
    NEW M3 ( 67480 76440 ) ( 82040 * ) M2_M3_PR
    NEW M2 ( 82040 67480 ) ( * 71400 )
    NEW M2 ( 82040 71400 ) ( * 76440 )
    NEW M2 ( 59080 76440 ) ( * 77560 ) M1_M2_PR
    NEW M3 ( 54600 51240 ) ( 61320 * ) M2_M3_PR
    NEW M2 ( 54600 50120 ) ( * 51240 ) M2_M3_PR
    NEW M2 ( 54040 50120 ) ( 54600 * )
    NEW M2 ( 54040 47320 ) ( * 50120 )
    NEW M2 ( 60760 34440 ) ( * 40040 ) M2_M3_PR
    NEW M2 ( 60760 34440 ) ( 61320 * )
    NEW M2 ( 61320 30520 ) ( * 34440 )
    NEW M3 ( 74760 49000 ) ( 77000 * ) M2_M3_PR
    NEW M2 ( 77000 47880 ) ( * 49000 )
    NEW M2 ( 67480 60760 ) ( 68600 * ) M1_M2_PR
    NEW M2 ( 67480 60760 ) ( * 68040 ) M1_M2_PR
    NEW M3 ( 68600 60760 ) ( 74760 * ) M2_M3_PR
    NEW M2 ( 74760 57400 ) ( * 60760 )
    NEW M2 ( 74200 42280 ) ( 74760 * )
    NEW M2 ( 74200 42280 ) ( * 47320 )
    NEW M2 ( 74200 47320 ) ( 74760 * )
    NEW M2 ( 74760 47320 ) ( * 49000 ) M2_M3_PR
    NEW M2 ( 74760 49000 ) ( * 51240 ) M1_M2_PR
    NEW M2 ( 74760 51240 ) ( * 57400 ) M1_M2_PR
    NEW M2 ( 106120 71400 ) ( 107240 * )
    NEW M3 ( 100520 57400 ) ( 107240 * ) M2_M3_PR
    NEW M2 ( 107240 57400 ) ( * 61320 ) M1_M2_PR
    NEW M2 ( 107240 61320 ) ( * 71400 )
    NEW M2 ( 100520 50120 ) ( * 57400 ) M1_M2_PR
    NEW M2 ( 98840 50120 ) ( * 51240 ) M1_M2_PR
    NEW M3 ( 98840 50120 ) ( 100520 * ) M2_M3_PR
    NEW M3 ( 100520 50120 ) ( 101640 * ) M2_M3_PR
    NEW M2 ( 101640 41160 ) ( * 47320 ) M1_M2_PR
    NEW M2 ( 101640 41160 ) ( 102200 * ) M1_M2_PR
    NEW M3 ( 98840 37800 ) ( 102200 * ) M2_M3_PR
    NEW M2 ( 102200 37800 ) ( * 41160 )
    NEW M2 ( 101640 47320 ) ( * 50120 )
    NEW M2 ( 98840 31640 ) ( * 37800 ) M1_M2_PR
    NEW M3 ( 75320 31640 ) ( 95480 * ) M2_M3_PR
    NEW M2 ( 95480 30520 ) ( * 31640 )
    NEW M3 ( 95480 31640 ) ( 98840 * ) M2_M3_PR
    NEW M2 ( 73640 37800 ) ( * 40040 ) M2_M3_PR
    NEW M2 ( 73640 37800 ) ( 74760 * ) M1_M2_PR
    NEW M2 ( 74760 33320 ) ( 75320 * )
    NEW M2 ( 74760 33320 ) ( * 37800 )
    NEW M2 ( 74760 37800 ) ( * 42280 )
    NEW M2 ( 75320 30520 ) ( * 31640 ) M2_M3_PR
    NEW M2 ( 75320 31640 ) ( * 33320 )
    NEW M2 ( 67480 76440 ) ( * 107800 ) M2_M3_PR
    NEW M3 ( 60760 75880 ) ( * 76440 )
    NEW M3 ( 60760 75880 ) ( 65240 * )
    NEW M3 ( 65240 75880 ) ( * 76440 )
    NEW M3 ( 65240 76440 ) ( 67480 * ) M2_M3_PR
    NEW M3 ( 56840 76440 ) ( 59080 * ) M2_M3_PR
    NEW M3 ( 59080 76440 ) ( 60760 * )
    NEW M2 ( 56840 67480 ) ( * 71400 ) M1_M2_PR
    NEW M2 ( 56840 71400 ) ( * 76440 ) M2_M3_PR
    NEW M3 ( 56840 67480 ) ( 61320 * ) M2_M3_PR
    NEW M2 ( 61320 60760 ) ( * 67480 )
    NEW M2 ( 61320 57960 ) ( * 60760 ) M1_M2_PR
    NEW M2 ( 61320 51240 ) ( * 57960 ) M1_M2_PR
    NEW M2 ( 60760 47320 ) ( 61320 * )
    NEW M2 ( 61320 47320 ) ( * 50680 ) M1_M2_PR
    NEW M2 ( 61320 50680 ) ( * 51240 )
    NEW M2 ( 60760 40040 ) ( * 41160 ) M1_M2_PR
    NEW M2 ( 60760 41160 ) ( * 47320 )
    NEW M3 ( 60760 40040 ) ( 64680 * )
    NEW M3 ( 64680 40040 ) ( 73640 * )
    NEW M2 ( 73640 40040 ) ( * 40600 ) M1_M2_PR
    NEW M2 ( 64680 37800 ) M1_M2_PR
    NEW M3 ( 28280 70280 ) M2_M3_PR
    NEW M3 ( 33880 67480 ) M2_M3_PR
    NEW M2 ( 33880 67480 ) M1_M2_PR
    NEW M2 ( 35560 30520 ) M1_M2_PR
    NEW M2 ( 35000 41160 ) M1_M2_PR
    NEW M2 ( 28280 51240 ) M1_M2_PR
    NEW M2 ( 80920 71400 ) M1_M2_PR
    NEW M2 ( 82040 67480 ) M1_M2_PR
    NEW M2 ( 54040 47320 ) M1_M2_PR
    NEW M2 ( 61320 30520 ) M1_M2_PR
    NEW M2 ( 77000 47880 ) M1_M2_PR
    NEW M3 ( 68600 60760 ) M2_M3_PR
    NEW M2 ( 106120 71400 ) M1_M2_PR
    NEW M3 ( 100520 57400 ) M2_M3_PR
    NEW M3 ( 98840 50120 ) M2_M3_PR
    NEW M3 ( 98840 37800 ) M2_M3_PR
    NEW M2 ( 95480 30520 ) M1_M2_PR
    NEW M2 ( 75320 30520 ) M1_M2_PR
 ;
- F[3]
  ( PIN F[3] ) ( F_reg\[3\] Q )
  + ROUTED M2 ( 62440 840 ) ( * 2520 )
    NEW M2 ( 62440 2520 ) ( 63000 * )
    NEW M2 ( 63000 2520 ) ( * 16520 )
    NEW M2 ( 62440 16520 ) ( 63000 * )
    NEW M2 ( 62440 16520 ) ( * 35560 )
    NEW M2 ( 62440 35560 ) ( 62720 * )
    NEW M2 ( 62720 35560 ) ( * 48440 )
    NEW M2 ( 62440 48440 ) ( 62720 * )
    NEW M2 ( 62440 48440 ) ( * 60760 ) M2_M3_PR
    NEW M3 ( 62440 60760 ) ( 66920 * ) M2_M3_PR
    NEW M2 ( 66920 60760 ) ( * 61880 ) M1_M2_PR
    NEW M3 ( 62440 840 ) M2_M3_PR
 ;
- F[2]
  ( PIN F[2] ) ( F_reg\[2\] Q )
  + ROUTED M2 ( 61320 840 ) ( * 2520 )
    NEW M2 ( 61040 2520 ) ( 61320 * )
    NEW M2 ( 61040 2520 ) ( * 12040 )
    NEW M2 ( 61040 12040 ) ( 61320 * )
    NEW M2 ( 61320 12040 ) ( * 13720 ) M2_M3_PR
    NEW M3 ( 61320 13720 ) ( 68600 * ) M2_M3_PR
    NEW M2 ( 68600 13720 ) ( * 30520 )
    NEW M2 ( 68600 30520 ) ( 69720 * )
    NEW M2 ( 69720 30520 ) ( * 45080 )
    NEW M2 ( 68880 45080 ) ( 69720 * )
    NEW M2 ( 68880 45080 ) ( * 58520 )
    NEW M2 ( 68880 58520 ) ( 69160 * )
    NEW M2 ( 69160 58520 ) ( * 66920 ) M1_M2_PR
    NEW M3 ( 61320 840 ) M2_M3_PR
 ;
- F[1]
  ( PIN F[1] ) ( F_reg\[1\] Q )
  + ROUTED M2 ( 60200 840 ) ( * 9800 )
    NEW M2 ( 59640 9800 ) ( 60200 * )
    NEW M2 ( 59640 9800 ) ( * 14840 )
    NEW M2 ( 59640 14840 ) ( 60200 * )
    NEW M2 ( 60200 14840 ) ( * 33320 )
    NEW M2 ( 59080 33320 ) ( 60200 * )
    NEW M2 ( 59080 33320 ) ( * 48440 )
    NEW M2 ( 59080 48440 ) ( 59640 * )
    NEW M2 ( 59640 48440 ) ( * 55720 )
    NEW M2 ( 59640 55720 ) ( 60200 * )
    NEW M2 ( 60200 55720 ) ( * 57400 ) M2_M3_PR
    NEW M3 ( 60200 57400 ) ( 63000 * ) M2_M3_PR
    NEW M2 ( 63000 57400 ) ( * 61880 ) M1_M2_PR
    NEW M3 ( 60200 840 ) M2_M3_PR
 ;
- F[0]
  ( PIN F[0] ) ( F_reg\[0\] Q )
  + ROUTED M2 ( 59080 840 ) ( * 8120 ) M2_M3_PR
    NEW M3 ( 41720 8120 ) ( 59080 * )
    NEW M2 ( 41720 8120 ) ( * 60760 ) M2_M3_PR
    NEW M3 ( 37800 60760 ) ( 41720 * )
    NEW M2 ( 37800 60760 ) ( * 61880 ) M1_M2_PR
    NEW M3 ( 59080 840 ) M2_M3_PR
    NEW M3 ( 41720 8120 ) M2_M3_PR
    NEW M3 ( 37800 60760 ) M2_M3_PR
 ;
- IQ
  ( PIN IQ ) ( IQ_reg Q )
  + ROUTED M3 ( 63000 840 ) ( 63560 * 0 )
    NEW M3 ( 63000 840 ) ( * 1960 )
    NEW M3 ( 61880 1960 ) ( 63000 * )
    NEW M2 ( 61880 1960 ) ( * 15400 )
    NEW M2 ( 61320 15400 ) ( 61880 * )
    NEW M2 ( 61320 15400 ) ( * 28840 )
    NEW M2 ( 61320 28840 ) ( 61880 * )
    NEW M2 ( 61880 28840 ) ( * 52360 ) M2_M3_PR
    NEW M3 ( 61880 52360 ) ( 63000 * ) M2_M3_PR
    NEW M2 ( 63000 52360 ) ( * 56840 ) M1_M2_PR
    NEW M3 ( 61880 1960 ) M2_M3_PR
 ;
- GS[3]
  ( PIN GS[3] ) ( GS_reg\[3\] Q )
  + ROUTED M3 ( 67480 840 ) ( 68040 * 0 )
    NEW M2 ( 67480 840 ) ( * 32200 ) M2_M3_PR
    NEW M3 ( 63000 32200 ) ( 67480 * )
    NEW M2 ( 63000 32200 ) ( * 33880 )
    NEW M2 ( 63000 33880 ) ( 63560 * )
    NEW M2 ( 63560 33880 ) ( * 50120 )
    NEW M2 ( 63000 50120 ) ( 63560 * )
    NEW M2 ( 63000 50120 ) ( * 51800 ) M1_M2_PR
    NEW M3 ( 67480 840 ) M2_M3_PR
    NEW M3 ( 63000 32200 ) M2_M3_PR
 ;
- GS[2]
  ( PIN GS[2] ) ( GS_reg\[2\] Q )
  + ROUTED M3 ( 66360 840 ) ( 66920 * 0 )
    NEW M2 ( 66360 840 ) ( * 12600 ) M1_M2_PR
    NEW M1 ( 37240 12600 ) ( 66360 * )
    NEW M2 ( 37240 12600 ) ( * 31640 ) M1_M2_PR
    NEW M3 ( 66360 840 ) M2_M3_PR
    NEW M2 ( 37240 12600 ) M1_M2_PR
 ;
- GS[1]
  ( PIN GS[1] ) ( GS_reg\[1\] Q )
  + ROUTED M2 ( 65800 840 ) ( * 2520 )
    NEW M2 ( 65240 2520 ) ( 65800 * )
    NEW M2 ( 65240 2520 ) ( * 30520 )
    NEW M2 ( 65240 30520 ) ( 65800 * )
    NEW M2 ( 65800 30520 ) ( * 37800 ) M2_M3_PR
    NEW M3 ( 52360 37800 ) ( 65800 * )
    NEW M3 ( 39480 36680 ) ( 52360 * )
    NEW M3 ( 52360 36680 ) ( * 37800 )
    NEW M3 ( 39480 36680 ) ( * 37800 )
    NEW M3 ( 37800 37800 ) ( 39480 * )
    NEW M2 ( 37800 36680 ) ( * 37800 ) M2_M3_PR
    NEW M3 ( 65800 840 ) M2_M3_PR
    NEW M2 ( 37800 36680 ) M1_M2_PR
 ;
- GS[0]
  ( PIN GS[0] ) ( GS_reg\[0\] Q )
  + ROUTED M3 ( 64120 840 ) ( 64680 * 0 )
    NEW M2 ( 64120 840 ) ( * 31640 )
    NEW M2 ( 63000 31640 ) ( 64120 * )
    NEW M3 ( 64120 840 ) M2_M3_PR
    NEW M2 ( 63000 31640 ) M1_M2_PR
 ;
- CE
  ( PIN CE ) ( CE_reg Q )
  + ROUTED M3 ( 68600 840 ) ( 69160 * 0 )
    NEW M2 ( 68600 840 ) ( * 13160 ) M2_M3_PR
    NEW M3 ( 66360 13160 ) ( 68600 * )
    NEW M2 ( 66360 13160 ) ( * 29400 )
    NEW M2 ( 66360 29400 ) ( 66640 * )
    NEW M2 ( 66640 29400 ) ( * 35000 )
    NEW M2 ( 66360 35000 ) ( 66640 * )
    NEW M2 ( 66360 35000 ) ( * 36680 ) M1_M2_PR
    NEW M3 ( 68600 840 ) M2_M3_PR
    NEW M3 ( 66360 13160 ) M2_M3_PR
 ;
- NS
  ( PIN NS ) ( NS_reg Q )
  + ROUTED M3 ( 70280 840 0 ) ( 70840 * )
    NEW M3 ( 70840 840 ) ( * 1960 )
    NEW M3 ( 70840 1960 ) ( 77000 * ) M2_M3_PR
    NEW M2 ( 77000 1960 ) ( * 31640 ) M1_M2_PR
 ;
- GD[2]
  ( PIN GD[2] ) ( GD_reg\[2\] Q )
  + ROUTED M3 ( 73640 840 0 ) ( 74200 * ) M2_M3_PR
    NEW M2 ( 74200 840 ) ( * 2520 ) M1_M2_PR
    NEW M1 ( 74200 2520 ) ( 78680 * ) M1_M2_PR
    NEW M2 ( 78680 2520 ) ( * 46760 ) M1_M2_PR
 ;
- GD[1]
  ( PIN GD[1] ) ( GD_reg\[1\] Q )
  + ROUTED M3 ( 71960 280 ) ( 72520 * 0 )
    NEW M2 ( 71400 280 ) ( 71960 * ) M2_M3_PR
    NEW M2 ( 71400 280 ) ( * 1400 )
    NEW M2 ( 70280 1400 ) ( 71400 * )
    NEW M2 ( 70280 1400 ) ( * 28840 )
    NEW M2 ( 70280 28840 ) ( 71400 * )
    NEW M2 ( 71400 28840 ) ( * 37240 )
    NEW M2 ( 71400 37240 ) ( 71960 * )
    NEW M2 ( 71960 37240 ) ( * 41720 ) M1_M2_PR
 ;
- GD[0]
  ( PIN GD[0] ) ( GD_reg\[0\] Q )
  + ROUTED M3 ( 71400 840 0 ) ( 71960 * ) M2_M3_PR
    NEW M2 ( 71960 840 ) ( * 27720 )
    NEW M2 ( 71960 27720 ) ( 72520 * )
    NEW M2 ( 72520 27720 ) ( * 35000 )
    NEW M2 ( 71960 35000 ) ( 72520 * )
    NEW M2 ( 71960 35000 ) ( * 36680 )
    NEW M2 ( 71960 36680 ) ( 73080 * ) M1_M2_PR
 ;
- FS
  ( PIN FS ) ( FS_reg Q )
  + ROUTED M3 ( 74760 840 0 ) ( 75320 * ) M2_M3_PR
    NEW M2 ( 75320 840 ) ( * 1960 ) M1_M2_PR
    NEW M1 ( 75320 1960 ) ( 93800 * ) M1_M2_PR
    NEW M2 ( 93800 1960 ) ( * 31640 ) M1_M2_PR
 ;
- RE
  ( PIN RE ) ( RE_reg Q )
  + ROUTED M3 ( 75880 840 0 ) ( 97160 * ) M2_M3_PR
    NEW M2 ( 97160 840 ) ( * 36680 ) M1_M2_PR
 ;
- count[4]
  ( g37 A ) ( count_reg\[4\] Q ) ( g139 A )
  + ROUTED M2 ( 103320 65800 ) ( * 66920 ) M1_M2_PR
    NEW M1 ( 103320 66920 ) ( 104440 * 0 )
    NEW M2 ( 108360 65800 ) ( * 71400 ) M1_M2_PR
    NEW M2 ( 100520 65800 ) ( * 67480 ) M1_M2_PR
    NEW M3 ( 100520 65800 ) ( 103320 * ) M2_M3_PR
    NEW M3 ( 103320 65800 ) ( 108360 * ) M2_M3_PR
    NEW M3 ( 100520 65800 ) M2_M3_PR
 ;
- count[3]
  ( g37 B ) ( g143 B ) ( count_reg\[3\] Q ) ( g141 A )
  + ROUTED M3 ( 70280 69160 ) ( 81480 * ) M2_M3_PR
    NEW M2 ( 70280 69160 ) ( * 71960 ) M1_M2_PR
    NEW M2 ( 93800 68040 ) ( * 69160 ) M2_M3_PR
    NEW M1 ( 93800 68040 ) ( 99400 * 0 )
    NEW M2 ( 81480 69160 ) ( * 70280 ) M1_M2_PR
    NEW M3 ( 81480 69160 ) ( 93800 * )
    NEW M2 ( 93800 69160 ) ( * 70840 ) M1_M2_PR
    NEW M3 ( 70280 69160 ) M2_M3_PR
    NEW M2 ( 93800 68040 ) M1_M2_PR
 ;
- count[2]
  ( g146 A2 ) ( g36 A ) ( g147 B ) ( count_reg\[2\] Q )
  + ROUTED M2 ( 83160 60760 ) ( 84840 * )
    NEW M1 ( 82040 61320 0 ) ( 83160 * 0 )
    NEW M3 ( 83160 64120 ) ( 84840 * ) M2_M3_PR
    NEW M2 ( 83160 64120 ) ( * 78680 ) M1_M2_PR
    NEW M1 ( 84840 57400 ) ( 93240 * 0 )
    NEW M2 ( 84840 57400 ) ( * 60760 )
    NEW M2 ( 84840 60760 ) ( * 64120 )
    NEW M2 ( 83160 60760 ) M1_M2_PR
    NEW M3 ( 83160 64120 ) M2_M3_PR
    NEW M2 ( 84840 57400 ) M1_M2_PR
 ;
- count[1]
  ( g36 B ) ( g150 B ) ( count_reg\[1\] Q ) ( g148 A )
  + ROUTED M2 ( 97720 48440 ) ( * 50120 ) M1_M2_PR
    NEW M3 ( 97720 48440 ) ( 105560 * ) M2_M3_PR
    NEW M2 ( 105560 46760 ) ( * 48440 )
    NEW M2 ( 94360 56840 ) ( 96040 * ) M1_M2_PR
    NEW M2 ( 94360 56840 ) ( * 57400 ) M1_M2_PR
    NEW M3 ( 96040 56840 ) ( 97720 * ) M2_M3_PR
    NEW M2 ( 97720 50120 ) ( * 56840 )
    NEW M3 ( 97720 48440 ) M2_M3_PR
    NEW M2 ( 105560 46760 ) M1_M2_PR
    NEW M3 ( 96040 56840 ) M2_M3_PR
 ;
- count[0]
  ( g150 A ) ( count_reg\[0\] Q )
  + ROUTED M2 ( 96600 56840 ) ( * 57960 ) M2_M3_PR
    NEW M3 ( 96600 57960 ) ( 98840 * ) M2_M3_PR
    NEW M2 ( 98840 57960 ) ( 99400 * )
    NEW M2 ( 99400 57960 ) ( * 58520 ) M1_M2_PR
    NEW M2 ( 96600 56840 ) M1_M2_PR
 ;
- out[15]
  ( out_reg\[14\] D ) ( out_reg\[15\] Q ) ( F_reg\[3\] D )
  + ROUTED M2 ( 64120 63000 ) ( * 71960 ) M1_M2_PR
    NEW M3 ( 64120 63000 ) ( 75880 * ) M2_M3_PR
    NEW M2 ( 75880 61880 ) ( * 63000 )
    NEW M3 ( 58520 77560 ) ( 64120 * ) M2_M3_PR
    NEW M2 ( 58520 77560 ) ( * 78680 ) M1_M2_PR
    NEW M2 ( 64120 71960 ) ( * 77560 )
    NEW M3 ( 64120 63000 ) M2_M3_PR
    NEW M2 ( 75880 61880 ) M1_M2_PR
    NEW M3 ( 58520 77560 ) M2_M3_PR
 ;
- out[14]
  ( out_reg\[13\] D ) ( out_reg\[14\] Q ) ( F_reg\[2\] D )
  + ROUTED M3 ( 55720 65800 ) ( 60200 * ) M2_M3_PR
    NEW M2 ( 60200 65800 ) ( * 66920 ) M1_M2_PR
    NEW M2 ( 55720 65800 ) ( * 70280 ) M1_M2_PR
    NEW M2 ( 41160 65800 ) ( * 66920 ) M1_M2_PR
    NEW M3 ( 41160 65800 ) ( 55720 * ) M2_M3_PR
    NEW M3 ( 41160 65800 ) M2_M3_PR
 ;
- out[13]
  ( out_reg\[12\] D ) ( out_reg\[13\] Q ) ( F_reg\[1\] D )
  + ROUTED M2 ( 54040 61880 ) ( * 69720 ) M2_M3_PR
    NEW M3 ( 33320 69720 ) ( 35560 * ) M2_M3_PR
    NEW M2 ( 33320 68600 ) ( * 69720 ) M2_M3_PR
    NEW M2 ( 35560 69720 ) ( * 71960 ) M1_M2_PR
    NEW M3 ( 35560 69720 ) ( 54040 * )
    NEW M2 ( 54040 61880 ) M1_M2_PR
    NEW M2 ( 33320 68600 ) M1_M2_PR
 ;
- out[12]
  ( out_reg\[11\] D ) ( out_reg\[12\] Q ) ( F_reg\[0\] D )
  + ROUTED M2 ( 27720 61880 ) ( 28840 * ) M1_M2_PR
    NEW M2 ( 27720 56840 ) ( * 61880 )
    NEW M2 ( 27720 61880 ) ( * 70280 ) M1_M2_PR
    NEW M2 ( 27720 56840 ) M1_M2_PR
 ;
- out[11]
  ( out_reg\[10\] D ) ( out_reg\[11\] Q ) ( IQ_reg D )
  + ROUTED M3 ( 35560 57960 ) ( 54040 * ) M2_M3_PR
    NEW M2 ( 54040 56840 ) ( * 57960 )
    NEW M2 ( 28280 46760 ) ( * 50680 ) M2_M3_PR
    NEW M3 ( 28280 50680 ) ( 35000 * ) M2_M3_PR
    NEW M2 ( 35000 50680 ) ( * 52360 )
    NEW M2 ( 35000 52360 ) ( 35560 * )
    NEW M2 ( 35560 52360 ) ( * 57960 ) M2_M3_PR
    NEW M2 ( 35560 57960 ) ( * 58520 ) M1_M2_PR
    NEW M2 ( 54040 56840 ) M1_M2_PR
    NEW M2 ( 28280 46760 ) M1_M2_PR
 ;
- out[10]
  ( out_reg\[9\] D ) ( out_reg\[10\] Q ) ( GS_reg\[3\] D )
  + ROUTED M3 ( 36120 50680 ) ( 54040 * ) M2_M3_PR
    NEW M2 ( 54040 50680 ) ( * 51800 ) M1_M2_PR
    NEW M2 ( 36120 48440 ) ( * 50120 )
    NEW M2 ( 35560 50120 ) ( * 51800 ) M1_M2_PR
    NEW M2 ( 35560 50120 ) ( 36120 * )
    NEW M2 ( 36120 50120 ) ( * 50680 ) M2_M3_PR
    NEW M2 ( 36120 48440 ) M1_M2_PR
 ;
- out[9]
  ( out_reg\[8\] D ) ( out_reg\[9\] Q ) ( GS_reg\[2\] D )
  + ROUTED M2 ( 27720 36120 ) ( * 41720 ) M1_M2_PR
    NEW M2 ( 27720 36120 ) ( 28280 * )
    NEW M2 ( 28280 31640 ) ( * 36120 )
    NEW M2 ( 27720 41720 ) ( * 50120 ) M1_M2_PR
    NEW M2 ( 28280 31640 ) M1_M2_PR
 ;
- out[8]
  ( out_reg\[7\] D ) ( out_reg\[8\] Q ) ( GS_reg\[1\] D )
  + ROUTED M3 ( 28840 38360 ) ( 35560 * ) M2_M3_PR
    NEW M2 ( 28840 36680 ) ( * 38360 ) M2_M3_PR
    NEW M2 ( 35560 38360 ) ( * 40040 ) M1_M2_PR
    NEW M2 ( 53480 38360 ) ( * 41720 ) M1_M2_PR
    NEW M3 ( 35560 38360 ) ( 53480 * ) M2_M3_PR
    NEW M2 ( 28840 36680 ) M1_M2_PR
 ;
- out[7]
  ( out_reg\[6\] D ) ( out_reg\[7\] Q ) ( GS_reg\[0\] D )
  + ROUTED M2 ( 61320 35560 ) ( * 40040 ) M1_M2_PR
    NEW M3 ( 54040 35560 ) ( 61320 * ) M2_M3_PR
    NEW M2 ( 54040 31640 ) ( * 35560 ) M2_M3_PR
    NEW M2 ( 61320 40040 ) ( * 46760 ) M1_M2_PR
    NEW M2 ( 54040 31640 ) M1_M2_PR
 ;
- out[6]
  ( out_reg\[5\] D ) ( out_reg\[6\] Q ) ( CE_reg D )
  + ROUTED M2 ( 57400 36680 ) ( * 47320 ) M2_M3_PR
    NEW M3 ( 53480 47320 ) ( 57400 * )
    NEW M2 ( 53480 47320 ) ( * 48440 ) M1_M2_PR
    NEW M2 ( 67480 47320 ) ( * 51800 ) M1_M2_PR
    NEW M3 ( 57400 47320 ) ( 67480 * ) M2_M3_PR
    NEW M2 ( 57400 36680 ) M1_M2_PR
    NEW M3 ( 53480 47320 ) M2_M3_PR
 ;
- out[5]
  ( out_reg\[4\] D ) ( out_reg\[5\] Q ) ( NS_reg D )
  + ROUTED M2 ( 68040 31640 ) ( * 55720 ) M2_M3_PR
    NEW M2 ( 75320 50120 ) ( * 55720 ) M2_M3_PR
    NEW M2 ( 67480 55720 ) ( * 56840 ) M1_M2_PR
    NEW M3 ( 67480 55720 ) ( 68040 * )
    NEW M3 ( 68040 55720 ) ( 75320 * )
    NEW M2 ( 68040 31640 ) M1_M2_PR
    NEW M2 ( 75320 50120 ) M1_M2_PR
    NEW M3 ( 67480 55720 ) M2_M3_PR
 ;
- out[4]
  ( out_reg\[3\] D ) ( out_reg\[4\] Q ) ( GD_reg\[2\] D )
  + ROUTED M2 ( 75320 56280 ) ( * 58520 ) M1_M2_PR
    NEW M3 ( 69720 56280 ) ( 75320 * ) M2_M3_PR
    NEW M2 ( 69720 54600 ) ( * 56280 ) M2_M3_PR
    NEW M2 ( 69720 54600 ) ( 70280 * )
    NEW M2 ( 70280 48440 ) ( * 54600 )
    NEW M2 ( 69720 48440 ) ( 70280 * )
    NEW M2 ( 69720 46760 ) ( * 48440 )
    NEW M2 ( 74760 63000 ) ( * 66920 ) M1_M2_PR
    NEW M2 ( 74760 63000 ) ( 75320 * )
    NEW M2 ( 75320 58520 ) ( * 63000 )
    NEW M2 ( 69720 46760 ) M1_M2_PR
 ;
- out[3]
  ( out_reg\[2\] D ) ( out_reg\[3\] Q ) ( GD_reg\[1\] D )
  + ROUTED M2 ( 80920 41720 ) ( * 45080 ) M2_M3_PR
    NEW M2 ( 80920 45080 ) ( * 61320 )
    NEW M2 ( 80920 61320 ) ( 81480 * )
    NEW M2 ( 81480 61320 ) ( * 62440 )
    NEW M2 ( 81480 62440 ) ( 82600 * )
    NEW M2 ( 82600 62440 ) ( * 68600 ) M1_M2_PR
    NEW M2 ( 94360 45080 ) ( * 46760 ) M1_M2_PR
    NEW M3 ( 92680 45080 ) ( 94360 * ) M2_M3_PR
    NEW M3 ( 82600 43960 ) ( 92680 * )
    NEW M3 ( 92680 43960 ) ( * 45080 )
    NEW M3 ( 82600 43960 ) ( * 45080 )
    NEW M3 ( 80920 45080 ) ( 82600 * )
    NEW M2 ( 80920 41720 ) M1_M2_PR
 ;
- out[2]
  ( out_reg\[1\] D ) ( out_reg\[2\] Q ) ( GD_reg\[0\] D )
  + ROUTED M2 ( 94920 38360 ) ( * 41720 ) M1_M2_PR
    NEW M3 ( 82040 38360 ) ( 94920 * ) M2_M3_PR
    NEW M2 ( 82040 36680 ) ( * 38360 ) M2_M3_PR
    NEW M3 ( 94920 47320 ) ( 102200 * ) M2_M3_PR
    NEW M2 ( 102200 47320 ) ( * 48440 ) M1_M2_PR
    NEW M2 ( 94920 41720 ) ( * 47320 ) M2_M3_PR
    NEW M2 ( 82040 36680 ) M1_M2_PR
 ;
- out[1]
  ( out_reg\[0\] D ) ( out_reg\[1\] Q ) ( FS_reg D )
  + ROUTED M2 ( 102760 31640 ) ( * 40040 ) M1_M2_PR
    NEW M2 ( 99960 50680 ) ( * 61880 ) M1_M2_PR
    NEW M3 ( 99960 50680 ) ( 102760 * ) M2_M3_PR
    NEW M2 ( 102760 49000 ) ( * 50680 )
    NEW M2 ( 102760 49000 ) ( 103320 * )
    NEW M2 ( 103320 41720 ) ( * 49000 )
    NEW M2 ( 102760 41720 ) ( 103320 * )
    NEW M2 ( 102760 40040 ) ( * 41720 )
    NEW M2 ( 102760 31640 ) M1_M2_PR
    NEW M3 ( 99960 50680 ) M2_M3_PR
 ;
- out[0]
  ( out_reg\[0\] Q ) ( RE_reg D )
  + ROUTED M2 ( 106120 36680 ) ( * 51240 )
    NEW M2 ( 105560 51240 ) ( 106120 * )
    NEW M2 ( 105560 51240 ) ( * 59080 ) M2_M3_PR
    NEW M3 ( 105560 59080 ) ( 107800 * ) M2_M3_PR
    NEW M2 ( 107800 59080 ) ( * 60200 ) M1_M2_PR
    NEW M2 ( 106120 36680 ) M1_M2_PR
 ;
- UNCONNECTED
  ( RE_reg QN )
 ;
- UNCONNECTED0
  ( FS_reg QN )
 ;
- UNCONNECTED1
  ( out_reg\[0\] QN )
 ;
- UNCONNECTED2
  ( GD_reg\[0\] QN )
 ;
- UNCONNECTED3
  ( out_reg\[1\] QN )
 ;
- UNCONNECTED4
  ( GD_reg\[1\] QN )
 ;
- UNCONNECTED5
  ( out_reg\[2\] QN )
 ;
- UNCONNECTED6
  ( GD_reg\[2\] QN )
 ;
- UNCONNECTED7
  ( out_reg\[3\] QN )
 ;
- UNCONNECTED8
  ( NS_reg QN )
 ;
- UNCONNECTED9
  ( out_reg\[4\] QN )
 ;
- UNCONNECTED10
  ( CE_reg QN )
 ;
- UNCONNECTED11
  ( out_reg\[5\] QN )
 ;
- UNCONNECTED12
  ( GS_reg\[0\] QN )
 ;
- UNCONNECTED13
  ( out_reg\[6\] QN )
 ;
- UNCONNECTED14
  ( GS_reg\[1\] QN )
 ;
- UNCONNECTED15
  ( out_reg\[7\] QN )
 ;
- UNCONNECTED16
  ( GS_reg\[2\] QN )
 ;
- UNCONNECTED17
  ( out_reg\[8\] QN )
 ;
- UNCONNECTED18
  ( GS_reg\[3\] QN )
 ;
- UNCONNECTED19
  ( out_reg\[9\] QN )
 ;
- UNCONNECTED20
  ( IQ_reg QN )
 ;
- UNCONNECTED21
  ( out_reg\[10\] QN )
 ;
- UNCONNECTED22
  ( F_reg\[0\] QN )
 ;
- UNCONNECTED23
  ( out_reg\[11\] QN )
 ;
- UNCONNECTED24
  ( F_reg\[3\] QN )
 ;
- UNCONNECTED25
  ( F_reg\[2\] QN )
 ;
- UNCONNECTED26
  ( F_reg\[1\] QN )
 ;
- UNCONNECTED27
  ( out_reg\[12\] QN )
 ;
- UNCONNECTED28
  ( out_reg\[13\] QN )
 ;
- UNCONNECTED29
  ( out_reg\[14\] QN )
 ;
- UNCONNECTED30
  ( out_reg\[15\] QN )
 ;
- UNCONNECTED31
  ( count_reg\[4\] QN )
 ;
- UNCONNECTED32
  ( count_reg\[3\] QN )
 ;
- UNCONNECTED33
  ( count_reg\[2\] QN )
 ;
- UNCONNECTED34
  ( count_reg\[1\] QN )
 ;
- n_0
  ( g146 A1 ) ( g147 A ) ( g150 Q )
  + ROUTED M2 ( 82600 61320 ) ( 84280 * ) M1_M2_PR
    NEW M2 ( 82600 61320 ) ( * 61880 ) M1_M2_PR
    NEW M1 ( 81480 61880 0 ) ( 82600 * )
    NEW M1 ( 84280 61320 0 ) ( 94360 * ) M1_M2_PR
    NEW M2 ( 94360 61320 ) ( 94920 * )
    NEW M2 ( 94920 58520 ) ( * 61320 )
    NEW M2 ( 94920 58520 ) M1_M2_PR
 ;
- n_1
  ( count_reg\[1\] D ) ( g148 Q )
  + ROUTED M2 ( 106120 51800 ) ( 107240 * )
    NEW M2 ( 107240 47880 ) ( * 51800 )
    NEW M2 ( 106120 51800 ) M1_M2_PR
    NEW M2 ( 107240 47880 ) M1_M2_PR
 ;
- n_2
  ( g146 B1 ) ( g147 Q ) ( g144 A ) ( g141 B )
  + ROUTED M3 ( 80920 73080 ) ( 84280 * ) M2_M3_PR
    NEW M3 ( 80920 73080 ) ( * 73640 )
    NEW M3 ( 73640 73640 ) ( 80920 * )
    NEW M3 ( 73640 73080 ) ( * 73640 )
    NEW M3 ( 69160 73080 ) ( 73640 * )
    NEW M2 ( 69160 71960 ) ( * 73080 ) M2_M3_PR
    NEW M1 ( 68600 71960 0 ) ( 69160 * ) M1_M2_PR
    NEW M2 ( 80920 61880 ) ( * 63560 ) M2_M3_PR
    NEW M3 ( 80920 63560 ) ( 83160 * ) M2_M3_PR
    NEW M2 ( 83160 62440 ) ( * 63560 )
    NEW M1 ( 83160 62440 ) ( 83720 * 0 )
    NEW M2 ( 84280 63560 ) ( * 70840 ) M1_M2_PR
    NEW M2 ( 84280 70840 ) ( * 73080 )
    NEW M2 ( 80920 61880 ) M1_M2_PR
    NEW M2 ( 83160 62440 ) M1_M2_PR
    NEW M2 ( 84280 63560 ) M1_M2_PR
 ;
- n_3
  ( g146 Q ) ( count_reg\[2\] D )
  + ROUTED M2 ( 74760 71960 ) ( * 77000 ) M1_M2_PR
    NEW M3 ( 74760 71960 ) ( 79800 * ) M2_M3_PR
    NEW M2 ( 79800 63000 ) ( * 71960 )
    NEW M3 ( 74760 71960 ) M2_M3_PR
    NEW M2 ( 79800 63000 ) M1_M2_PR
 ;
- n_4
  ( g143 A ) ( g144 Q )
  + ROUTED M1 ( 84840 71400 0 ) ( 92680 * 0 )
 ;
- n_5
  ( g143 Q ) ( g139 B )
  + ROUTED M2 ( 102760 66920 ) ( * 70840 ) M2_M3_PR
    NEW M3 ( 93240 70840 ) ( 102760 * )
    NEW M2 ( 93240 70840 ) ( * 71960 ) M1_M2_PR
    NEW M2 ( 102760 66920 ) M1_M2_PR
    NEW M3 ( 93240 70840 ) M2_M3_PR
 ;
- n_6
  ( count_reg\[3\] D ) ( g141 Q )
  + ROUTED M2 ( 73640 69720 ) ( * 71960 ) M1_M2_PR
    NEW M3 ( 68600 69720 ) ( 73640 * ) M2_M3_PR
    NEW M2 ( 68600 69720 ) ( * 70840 ) M1_M2_PR
    NEW M3 ( 68600 69720 ) M2_M3_PR
 ;
- n_7
  ( count_reg\[4\] D ) ( g139 Q )
  + ROUTED M2 ( 99960 68040 ) ( * 71400 ) M1_M2_PR
    NEW M2 ( 99960 68040 ) ( 101080 * )
    NEW M2 ( 101080 67480 ) ( * 68040 )
    NEW M1 ( 101080 67480 ) ( 102200 * 0 )
    NEW M2 ( 101080 67480 ) M1_M2_PR
 ;
- n_8
  ( g96 B ) ( g98 Q )
  + ROUTED M2 ( 105560 66360 ) ( * 67480 ) M1_M2_PR
    NEW M3 ( 103880 66360 ) ( 105560 * ) M2_M3_PR
    NEW M3 ( 103880 66360 ) ( * 66920 )
    NEW M3 ( 99400 66920 ) ( 103880 * )
    NEW M3 ( 99400 66360 ) ( * 66920 )
    NEW M3 ( 94920 66360 ) ( 99400 * )
    NEW M2 ( 94920 63000 ) ( * 66360 ) M2_M3_PR
    NEW M2 ( 94920 63000 ) M1_M2_PR
 ;
- n_9
  ( g96 Q ) ( RE_reg CP ) ( FS_reg CP ) ( GD_reg\[0\] CP ) ( GD_reg\[1\] CP )
  ( GD_reg\[2\] CP ) ( NS_reg CP ) ( CE_reg CP ) ( GS_reg\[0\] CP )
  ( GS_reg\[1\] CP ) ( GS_reg\[2\] CP ) ( GS_reg\[3\] CP ) ( IQ_reg CP )
  ( F_reg\[0\] CP ) ( F_reg\[3\] CP ) ( F_reg\[2\] CP ) ( F_reg\[1\] CP )
  + ROUTED M1 ( 25480 36120 ) ( 26040 * 0 )
    NEW M2 ( 25480 38920 ) ( 26600 * )
    NEW M2 ( 26600 38920 ) ( * 57960 )
    NEW M2 ( 26040 57960 ) ( 26600 * )
    NEW M2 ( 26040 57960 ) ( * 62440 ) M1_M2_PR
    NEW M3 ( 26040 62440 ) ( 51240 * ) M2_M3_PR
    NEW M2 ( 25480 32200 ) ( * 36120 ) M1_M2_PR
    NEW M2 ( 25480 36120 ) ( * 38920 )
    NEW M1 ( 51800 36120 ) ( 54600 * 0 )
    NEW M2 ( 51240 32200 ) ( * 33320 ) M2_M3_PR
    NEW M1 ( 83720 42280 0 ) ( 84840 * ) M1_M2_PR
    NEW M2 ( 108920 32200 ) ( * 36120 ) M1_M2_PR
    NEW M1 ( 105560 32200 0 ) ( 108920 * ) M1_M2_PR
    NEW M3 ( 101080 36120 ) ( 108920 * ) M2_M3_PR
    NEW M2 ( 75880 42280 ) ( * 50680 )
    NEW M2 ( 75880 50680 ) ( 77000 * )
    NEW M2 ( 77000 50680 ) ( * 59640 )
    NEW M2 ( 75880 59640 ) ( 77000 * )
    NEW M2 ( 75880 59640 ) ( * 61320 ) M2_M3_PR
    NEW M3 ( 75880 61320 ) ( 78680 * ) M2_M3_PR
    NEW M2 ( 78680 61320 ) ( * 62440 ) M1_M2_PR
    NEW M2 ( 65240 42280 ) ( * 46200 ) M1_M2_PR
    NEW M1 ( 65240 46200 ) ( 66920 * 0 )
    NEW M2 ( 64680 32200 ) ( * 33320 ) M2_M3_PR
    NEW M1 ( 64680 32200 ) ( 65240 * 0 )
    NEW M2 ( 101080 36120 ) ( * 37800 )
    NEW M2 ( 100520 37800 ) ( 101080 * )
    NEW M2 ( 100520 37800 ) ( * 48440 )
    NEW M2 ( 100520 48440 ) ( 101080 * )
    NEW M2 ( 101080 48440 ) ( * 57960 ) M2_M3_PR
    NEW M3 ( 101080 57960 ) ( 106120 * ) M2_M3_PR
    NEW M2 ( 106120 57960 ) ( * 65240 ) M1_M2_PR
    NEW M3 ( 84840 36120 ) ( 101080 * ) M2_M3_PR
    NEW M2 ( 84840 36120 ) ( * 42280 ) M2_M3_PR
    NEW M3 ( 65240 42280 ) ( 75880 * ) M2_M3_PR
    NEW M3 ( 75880 42280 ) ( 84840 * )
    NEW M2 ( 64680 33320 ) ( * 35560 )
    NEW M2 ( 64680 35560 ) ( 65240 * )
    NEW M2 ( 65240 35560 ) ( * 42280 ) M2_M3_PR
    NEW M3 ( 51240 33320 ) ( 64680 * )
    NEW M1 ( 51240 36120 ) ( 51800 * ) M1_M2_PR
    NEW M2 ( 51240 33320 ) ( * 36120 ) M1_M2_PR
    NEW M2 ( 51240 50680 ) ( * 52360 ) M1_M2_PR
    NEW M2 ( 51240 50680 ) ( 51800 * )
    NEW M2 ( 51800 36120 ) ( * 50680 )
    NEW M2 ( 51240 52360 ) ( * 56280 ) M1_M2_PR
    NEW M2 ( 51240 56280 ) ( * 62440 ) M1_M2_PR
    NEW M1 ( 51240 66360 ) ( 57400 * 0 )
    NEW M2 ( 51240 62440 ) ( * 66360 ) M1_M2_PR
    NEW M3 ( 26040 62440 ) M2_M3_PR
    NEW M2 ( 25480 32200 ) M1_M2_PR
    NEW M2 ( 51240 32200 ) M1_M2_PR
    NEW M2 ( 64680 32200 ) M1_M2_PR
    NEW M3 ( 84840 36120 ) M2_M3_PR
    NEW M2 ( 84840 36120 ) M1_M2_PR
 ;
- n_10
  ( g98 B ) ( count_reg\[0\] D ) ( count_reg\[0\] QN ) ( g148 B )
  + ROUTED M2 ( 107800 47320 ) ( * 56840 ) M1_M2_PR
    NEW M2 ( 107240 47320 ) ( 107800 * )
    NEW M2 ( 107240 46760 ) ( * 47320 )
    NEW M3 ( 97160 58520 ) ( 98840 * )
    NEW M3 ( 98840 58520 ) ( * 59080 )
    NEW M3 ( 98840 59080 ) ( 103880 * )
    NEW M3 ( 103880 58520 ) ( * 59080 )
    NEW M3 ( 103880 58520 ) ( 107800 * ) M2_M3_PR
    NEW M2 ( 107800 56840 ) ( * 58520 )
    NEW M2 ( 97160 57960 ) ( * 58520 ) M2_M3_PR
    NEW M1 ( 97160 57960 ) ( 97720 * 0 )
    NEW M2 ( 96040 58520 ) ( * 60760 ) M1_M2_PR
    NEW M2 ( 96040 58520 ) ( 97160 * )
    NEW M2 ( 107240 46760 ) M1_M2_PR
    NEW M2 ( 97160 57960 ) M1_M2_PR
 ;
- n_12
  ( g37 Q ) ( g98 C )
  + ROUTED M2 ( 96600 62440 ) ( * 66360 ) M1_M2_PR
    NEW M1 ( 96600 66360 ) ( 99960 * 0 )
    NEW M2 ( 96600 62440 ) M1_M2_PR
 ;
- n_13
  ( g36 Q ) ( g98 A )
  + ROUTED M2 ( 95480 57960 ) ( * 61880 ) M1_M2_PR
    NEW M3 ( 93800 57960 ) ( 95480 * ) M2_M3_PR
    NEW M2 ( 93800 56840 ) ( * 57960 ) M2_M3_PR
    NEW M2 ( 93800 56840 ) M1_M2_PR
 ;
END NETS

END DESIGN
