V. Baumgarte , G. Ehlers , F. May , A. Nückel , M. Vorbach , M. Weinhardt, PACT XPP—A Self-Reconfigurable Data Processing Architecture, The Journal of Supercomputing, v.26 n.2, p.167-184, September 2003[doi>10.1023/A:1024499601571]
Frank Bouwens , Mladen Berekovic , Bjorn De Sutter , Georgi Gaydadjiev, Architecture enhancements for the ADRES coarse-grained reconfigurable array, Proceedings of the 3rd international conference on High performance embedded architectures and compilers, January 27-29, 2008, Göteborg, Sweden
Mike Butts, Synchronization through Communication in a Massively Parallel Processor Array, IEEE Micro, v.27 n.5, p.32-40, September 2007[doi>10.1109/MM.2007.92]
Duller, A., Panesar, G., and Towner, D. 2003. Parallel processing—the picoChip way! In Proceedings of Communicating Process Architectures (CPA). 125--138.
Hailin Jiang , Malgorzata Marek-Sadowska , Sani R. Nassif, Benefits and Costs of Power-Gating Technique, Proceedings of the 2005 International Conference on Computer Design, p.559-566, October 02-05, 2005[doi>10.1109/ICCD.2005.34]
Frank Hannig , Sascha Roloff , Gregor Snelting , Jürgen Teich , Andreas Zwinkau, Resource-aware programming and simulation of MPSoC architectures through extension of X10, Proceedings of the 14th International Workshop on Software and Compilers for Embedded Systems, June 27-28, 2011, St. Goar, Germany[doi>10.1145/1988932.1988941]
Homayoun, H., Golshan, S., Bozorgzadeh, E., Veidenbaum, A., and Kurdahi, F. J. 2011. On leakage power optimization in clock tree networks for asics and general-purpose processors. Sustain. Comput. Informatics Sys. 1, 1, 75--87.
Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V., Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., Van Der Wijngaart, R., and Mattson, T. 2010. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 108--109.
Ron Kalla , Balaram Sinharoy , William J. Starke , Michael Floyd, Power7: IBM's Next-Generation Server Processor, IEEE Micro, v.30 n.2, p.7-15, March 2010[doi>10.1109/MM.2010.38]
James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774593]
D. Kissler , D. Gran , Z. Salcic , F. Hannig , J. Teich, Scalable Many-Domain Power Gating in Coarse-Grained Reconfigurable Processor Arrays, IEEE Embedded Systems Letters, v.3 n.2, p.58-61, June 2011[doi>10.1109/LES.2011.2124438]
Kissler, D., Hannig, F., Kupriyanov, A., and Teich, J. 2006. A highly parameterizable parallel processor array architecture. In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT). 105--112.
Dmitrij Kissler , Andreas Strawetz , Frank Hannig , Jürgen Teich, Power-Efficient Reconfiguration Control in Coarse-Grained Dynamically Reconfigurable Architectures, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2009[doi>10.1007/978-3-540-95948-9_31]
Alexey Kupriyanov , Dmitrij Kissler , Frank Hannig , Jürgen Teich, Efficient event-driven simulation of parallel processor architectures, Proceedingsof the 10th international workshop on Software & compilers for embedded systems, April 20-20, 2007, Nice, France[doi>10.1145/1269843.1269854]
V. Lari , A. Narovlyanskyy , F. Hannig , J. Teich, Decentralized dynamic resource management support for massively parallel processor arrays, Proceedings of the ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors, p.87-94, September 11-14, 2011[doi>10.1109/ASAP.2011.6043240]
Motomura, M. 2002. A dynamically reconfigurable processor architecture. Microprocessor Forum.
Pierre Palatin , Yves Lhuillier , Olivier Temam, CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.247-258, December 09-13, 2006[doi>10.1109/MICRO.2006.13]
Saito, Y., Shirai, T., Nakamura, T., Nishimura, T., Hasegawa, Y., Tsutsumi, S., Kashima, T., Nakata, M., Takeda, S., Usami, K., and Amano, H. 2008. Leakage power reduction for coarse grained dynamically reconfigurable processor arrays with fine grained power gating technique. In Proceedings of the International Conference on ICECE Technology (FPT). 329--332.
Karthikeyan Sankaralingam , Ramadass Nagarajan , Robert McDonald , Rajagopalan Desikan , Saurabh Drolia , M. S. Govindan , Paul Gratz , Divya Gulati , Heather Hanson , Changkyu Kim , Haiming Liu , Nitya Ranganathan , Simha Sethumadhavan , Sadia Sharif , Premkishore Shivakumar , Stephen W. Keckler , Doug Burger, Distributed Microarchitectural Protocols in the TRIPS Prototype Processor, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.480-491, December 09-13, 2006[doi>10.1109/MICRO.2006.19]
Teich, J. 2008. Invasive Algorithms and Architectures. it - Inform. Technol. 50, 5, 300--310.
Teich, J., Henkel, J., Herkersdorf, A., Schmitt-Landsiedel, D., Schröder-Preikschat, W., and Snelting, G. 2011. Multiprocessor System-on-Chip: Hardware Design and Tool Integration. Springer, New York, NY, Chapter 11, Invasive Computing: An Overview, 241--268.
Wu, Q., Pedram, M., and Wu, X. 2000. Clock-gating and its application to low power design of sequential circuits. IEEE Trans. Circuits Syst. I: Fundamental Theory and Applications 47, 3, 415--420.
