{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723517488866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723517488866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 10:51:28 2024 " "Processing started: Tue Aug 13 10:51:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723517488866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723517488866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_filter_top -c key_filter_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_filter_top -c key_filter_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723517488867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1723517489159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/seven_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/seven_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_tube " "Found entity 1: seven_tube" {  } { { "../rtl/seven_tube.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/seven_tube.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_ctrl " "Found entity 1: seg_ctrl" {  } { { "../rtl/seg_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/seg_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../rtl/led_driver.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/led_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489201 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "key_filter.v(29) " "Verilog HDL warning at key_filter.v(29): extended using \"x\" or \"z\"" {  } { { "../rtl/key_filter.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/key_filter.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1723517489203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/flash_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/flash_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_led " "Found entity 1: flash_led" {  } { { "../rtl/flash_led.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/flash_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "../rtl/div_clk.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/div_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/breathe_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/breathe_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 breathe_led " "Found entity 1: breathe_led" {  } { { "../rtl/breathe_led.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/breathe_led.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ctrl " "Found entity 1: mux_ctrl" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/flash_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/flash_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_led_top " "Found entity 1: flash_led_top" {  } { { "../rtl/flash_led_top.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/flash_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/rtl/breathe_led_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/rtl/breathe_led_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 breathe_led_top " "Found entity 1: breathe_led_top" {  } { { "../rtl/breathe_led_top.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/breathe_led_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/86150/desktop/fpga_0729/key_filter_top/sim/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/86150/desktop/fpga_0729/key_filter_top/sim/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../sim/top_tb.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/sim/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723517489225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723517489225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723517489253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_dut " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_dut\"" {  } { { "../rtl/top.v" "key_filter_dut" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489255 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "key_filter.v(69) " "Verilog HDL Case Statement information at key_filter.v(69): all case item expressions in this case statement are onehot" {  } { { "../rtl/key_filter.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/key_filter.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1723517489257 "|top|key_filter:key_filter_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led_driver_dut " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led_driver_dut\"" {  } { { "../rtl/top.v" "led_driver_dut" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breathe_led_top breathe_led_top:breathe_led_dut " "Elaborating entity \"breathe_led_top\" for hierarchy \"breathe_led_top:breathe_led_dut\"" {  } { { "../rtl/top.v" "breathe_led_dut" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breathe_led breathe_led_top:breathe_led_dut\|breathe_led:breathe_led_dut1 " "Elaborating entity \"breathe_led\" for hierarchy \"breathe_led_top:breathe_led_dut\|breathe_led:breathe_led_dut1\"" {  } { { "../rtl/breathe_led_top.v" "breathe_led_dut1" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/breathe_led_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_led_top flash_led_top:flash_led_dut " "Elaborating entity \"flash_led_top\" for hierarchy \"flash_led_top:flash_led_dut\"" {  } { { "../rtl/top.v" "flash_led_dut" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_led flash_led_top:flash_led_dut\|flash_led:flash_led_dut1 " "Elaborating entity \"flash_led\" for hierarchy \"flash_led_top:flash_led_dut\|flash_led:flash_led_dut1\"" {  } { { "../rtl/flash_led_top.v" "flash_led_dut1" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/flash_led_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ctrl mux_ctrl:mux_ctrl_dut " "Elaborating entity \"mux_ctrl\" for hierarchy \"mux_ctrl:mux_ctrl_dut\"" {  } { { "../rtl/top.v" "mux_ctrl_dut" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489280 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED mux_ctrl.v(29) " "Verilog HDL Always Construct warning at mux_ctrl.v(29): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1723517489281 "|top|mux_ctrl:mux_ctrl_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] mux_ctrl.v(32) " "Inferred latch for \"LED\[0\]\" at mux_ctrl.v(32)" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723517489281 "|top|mux_ctrl:mux_ctrl_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] mux_ctrl.v(32) " "Inferred latch for \"LED\[1\]\" at mux_ctrl.v(32)" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723517489281 "|top|mux_ctrl:mux_ctrl_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] mux_ctrl.v(32) " "Inferred latch for \"LED\[2\]\" at mux_ctrl.v(32)" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723517489281 "|top|mux_ctrl:mux_ctrl_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] mux_ctrl.v(32) " "Inferred latch for \"LED\[3\]\" at mux_ctrl.v(32)" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723517489282 "|top|mux_ctrl:mux_ctrl_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_tube seven_tube:seven_tube_dut " "Elaborating entity \"seven_tube\" for hierarchy \"seven_tube:seven_tube_dut\"" {  } { { "../rtl/top.v" "seven_tube_dut" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk seven_tube:seven_tube_dut\|div_clk:div_clk_dut " "Elaborating entity \"div_clk\" for hierarchy \"seven_tube:seven_tube_dut\|div_clk:div_clk_dut\"" {  } { { "../rtl/seven_tube.v" "div_clk_dut" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/seven_tube.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_ctrl seven_tube:seven_tube_dut\|seg_ctrl:seg_ctrl_dut " "Elaborating entity \"seg_ctrl\" for hierarchy \"seven_tube:seven_tube_dut\|seg_ctrl:seg_ctrl_dut\"" {  } { { "../rtl/seven_tube.v" "seg_ctrl_dut" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/seven_tube.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723517489287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ctrl:mux_ctrl_dut\|LED\[0\] " "Latch mux_ctrl:mux_ctrl_dut\|LED\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_ctrl:mux_ctrl_dut\|cnt_time\[1\] " "Ports D and ENA on the latch are fed by the same signal mux_ctrl:mux_ctrl_dut\|cnt_time\[1\]" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1723517489967 ""}  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1723517489967 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ctrl:mux_ctrl_dut\|LED\[1\] " "Latch mux_ctrl:mux_ctrl_dut\|LED\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_ctrl:mux_ctrl_dut\|cnt_time\[1\] " "Ports D and ENA on the latch are fed by the same signal mux_ctrl:mux_ctrl_dut\|cnt_time\[1\]" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1723517489968 ""}  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1723517489968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ctrl:mux_ctrl_dut\|LED\[2\] " "Latch mux_ctrl:mux_ctrl_dut\|LED\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_ctrl:mux_ctrl_dut\|cnt_time\[1\] " "Ports D and ENA on the latch are fed by the same signal mux_ctrl:mux_ctrl_dut\|cnt_time\[1\]" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1723517489968 ""}  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1723517489968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_ctrl:mux_ctrl_dut\|LED\[3\] " "Latch mux_ctrl:mux_ctrl_dut\|LED\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_ctrl:mux_ctrl_dut\|cnt_time\[1\] " "Ports D and ENA on the latch are fed by the same signal mux_ctrl:mux_ctrl_dut\|cnt_time\[1\]" {  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1723517489968 ""}  } { { "../rtl/mux_ctrl.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/mux_ctrl.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1723517489968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../rtl/top.v" "" { Text "C:/Users/86150/Desktop/fpga_0729/key_filter_top/rtl/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723517490063 "|top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1723517490063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1723517490192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1723517490428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/86150/Desktop/fpga_0729/key_filter_top/q_prj/output_files/key_filter_top.map.smsg " "Generated suppressed messages file C:/Users/86150/Desktop/fpga_0729/key_filter_top/q_prj/output_files/key_filter_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1723517490471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1723517490577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723517490577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1723517490654 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1723517490654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1723517490654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1723517490654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723517490695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 10:51:30 2024 " "Processing ended: Tue Aug 13 10:51:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723517490695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723517490695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723517490695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723517490695 ""}
