// Seed: 296476852
module module_0;
  assign id_1 = id_1;
  id_2(
      .id_0(),
      .id_1(1),
      .id_2(!(~(id_1) == 1)),
      .id_3(id_3 & 1),
      .id_4(1'h0),
      .id_5(id_3),
      .id_6(id_1),
      .id_7(1),
      .id_8(id_1),
      .id_9(id_4),
      .id_10(1'b0)
  );
  wire id_5;
  wire id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  tri0 id_6 = 1;
  wire id_7;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    deassign id_7;
    id_7 = 1;
  end
endmodule
