// Seed: 1502135789
module module_0 ();
  assign id_1 = id_1 ? 1'h0 : 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
  id_10(
      .id_0(id_7)
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd9,
    parameter id_9  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire  id_7;
  uwire id_8 = 1;
  defparam id_9.id_10 = 1;
endmodule
