
---------- Begin Simulation Statistics ----------
final_tick                               1369749564500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 372781                       # Simulator instruction rate (inst/s)
host_mem_usage                                8793320                       # Number of bytes of host memory used
host_op_rate                                   645912                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3487.30                       # Real time elapsed on the host
host_tick_rate                               38209118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    2252488617                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.133247                       # Number of seconds simulated
sim_ticks                                133246734750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1316797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2633568                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2760                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted       321925                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       318079                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       318457                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          378                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups        322134                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         1590004                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9617496                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2760                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           316130                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     29561092                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       368288                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    396157625                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    266441840                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.486845                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.743998                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    186322674     69.93%     69.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     14984889      5.62%     75.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      8008784      3.01%     78.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7926167      2.97%     81.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5871906      2.20%     83.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      5485869      2.06%     85.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      3992251      1.50%     87.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4288208      1.61%     88.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     29561092     11.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    266441840                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        362997075                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       152683001                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107764674                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1342      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     85398674     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           77      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     44959348     11.35%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4853134      1.23%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     71723817     18.10%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       151211      0.04%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     52823113     13.33%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     14045376      3.55%     69.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      2677740      0.68%     69.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     93719298     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     25804495      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    396157625                       # Class of committed instruction
system.switch_cpus_1.commit.refs            136246909                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           396157625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.065974                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.065974                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    192780885                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    396606844                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       18210185                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        42888921                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         8419                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     12604995                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107878270                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               14870                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          28523247                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                9698                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches            322134                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        25392270                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           241089083                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250453609                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         16838                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001209                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     25395967                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       318079                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.939811                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    266493469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.489108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.924688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      203330162     76.30%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        5149524      1.93%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        4071278      1.53%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2654604      1.00%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2602065      0.98%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4139215      1.55%     83.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3738744      1.40%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4418154      1.66%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       36389723     13.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    266493469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       547730600                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      337353783                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2789                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         318533                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.612784                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          169755582                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         28523247                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      17566927                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107887395                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     28536750                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    396514903                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    141232335                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        13043                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    429796475                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1174769                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     56393155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         8419                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     58356795                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      5181264                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8090876                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3940                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       122699                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        54507                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3940                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         2626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       443150052                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           396418849                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.624270                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       276645472                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.487537                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396427773                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      352701749                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      30230929                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.938109                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.938109                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1363      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     85444929     19.88%     19.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           93      0.00%     19.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     19.88% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     45002483     10.47%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     30.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4859267      1.13%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     31.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     71743253     16.69%     48.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     48.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     48.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     48.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       151211      0.04%     48.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     52843266     12.29%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     60.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     20912522      4.87%     65.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      2679678      0.62%     65.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    120326048     28.00%     93.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     25845413      6.01%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    429809526                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     397452679                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    787204029                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    363189730                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    363550125                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          11106783                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025841                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           707      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        22543      0.20%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        82208      0.74%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      0.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       164859      1.48%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      2.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3244989     29.22%     31.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       158316      1.43%     33.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      7368614     66.34%     99.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        64547      0.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     43462267                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    350018995                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     33229119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     33325892                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        396514903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       429809526                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       357179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         3728                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       281793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    266493469                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.612833                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.314639                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    150415886     56.44%     56.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     22984429      8.62%     65.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19400001      7.28%     72.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     15195695      5.70%     78.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     17778852      6.67%     84.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     13973439      5.24%     89.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     12859281      4.83%     94.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      6787367      2.55%     97.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7098519      2.66%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    266493469                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.612833                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          25392270                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2871243                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1024639                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107887395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28536750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     176604493                       # number of misc regfile reads
system.switch_cpus_1.numCycles              266493469                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      82797737                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    376956016                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     18954625                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       23275815                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     39857674                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents         6718                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    978881746                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    396556818                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    377313018                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        49967266                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     51320697                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         8419                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    110444168                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         356872                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    547895541                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    286093314                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        72148353                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          633382507                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         793103671                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11146280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       522903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22292560                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         522903                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             943739                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       368253                       # Transaction distribution
system.membus.trans_dist::CleanEvict           948544                       # Transaction distribution
system.membus.trans_dist::ReadExReq            373032                       # Transaction distribution
system.membus.trans_dist::ReadExResp           373032                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        943739                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3950339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3950339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3950339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    107841536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    107841536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107841536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316771                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316771    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316771                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4398350500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7179142750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1369749564500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1369749564500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9534544                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2204046                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            8                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10360542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1611736                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1611736                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             8                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9534536                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     33438816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33438840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    830852160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              830853184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1418316                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23568192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12564596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041617                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.199713                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12041693     95.84%     95.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 522903      4.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12564596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12982081000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16719408000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      9829509                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9829509                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      9829509                       # number of overall hits
system.l2.overall_hits::total                 9829509                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1316763                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316771                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1316763                       # number of overall misses
system.l2.overall_misses::total               1316771                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 132345273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     132345934000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       660500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 132345273500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    132345934000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     11146272                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11146280                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     11146272                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11146280                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.118135                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.118135                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.118135                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.118135                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 82562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 100508.043968                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100507.934941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 82562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 100508.043968                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100507.934941                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              368253                       # number of writebacks
system.l2.writebacks::total                    368253                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1316763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316771                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1316763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316771                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       580500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 119177643500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 119178224000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       580500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 119177643500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 119178224000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.118135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.118135                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.118135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118135                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90508.043968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90507.934941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90508.043968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90507.934941                       # average overall mshr miss latency
system.l2.replacements                        1418316                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1835793                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1835793                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1835793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1835793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            8                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                8                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            8                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            8                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       421384                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        421384                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data      1238704                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1238704                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       373032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              373032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  33976162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33976162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1611736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1611736                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.231447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.231447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91081.092239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91081.092239                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       373032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         373032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  30245842000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30245842000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.231447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.231447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81081.092239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81081.092239                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       660500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82562.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82562.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72562.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72562.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      8590805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8590805                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       943731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          943731                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  98369111500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  98369111500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      9534536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9534536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.098980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 104234.269617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104234.269617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       943731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       943731                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  88931801500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  88931801500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.098980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 94234.269617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94234.269617                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    22501633                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1434700                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.683859                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     142.679548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   186.219389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.037892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 16049.063171                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.011366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.979557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5699                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 358099276                       # Number of tag accesses
system.l2.tags.data_accesses                358099276                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     84272832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84273344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23568192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23568192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1316763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       368253                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368253                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    632457014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             632460857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      176876319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            176876319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      176876319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    632457014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            809337176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1316758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000654294750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22151                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22151                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2766892                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             346516                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316771                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     368253                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1316771                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   368253                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             79676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             81364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             82672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             82264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             84174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             81651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            80233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            86643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            81983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            81536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            22855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40210849250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6583830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64900211750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30537.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49287.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   366351                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216173                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 27.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1316771                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               368253                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  622109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  373598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  277837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1102468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.816434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.253199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.967689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       809049     73.39%     73.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       214530     19.46%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55587      5.04%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9697      0.88%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11516      1.04%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1229      0.11%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          469      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          217      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          174      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1102468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.444856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.960355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.752299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         20148     90.96%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1651      7.45%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          189      0.85%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           68      0.31%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           35      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           20      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            7      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22151                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.623674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.591875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16007     72.26%     72.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              184      0.83%     73.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4588     20.71%     93.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1065      4.81%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              279      1.26%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22151                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               84273024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23566784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84273344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23568192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       632.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    632.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  133257896000                       # Total gap between requests
system.mem_ctrls.avgGap                      79083.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     84272512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23566784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3842.495660104721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 632454612.551021575928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176865752.427002698183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1316763                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       368253                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       249750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  64899962000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3232698096750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31218.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     49287.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8778470.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3951990000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2100524910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4725773220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          966806640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10518334320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58489242990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1912646880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82665318960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.392831                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4117521750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4449380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 124679833000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3919667220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2083341150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4675936020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          955359180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10518334320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      58488601170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1913187360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82554426420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        619.560596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4116061750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4449380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124681293000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380353976                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25392259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489400035                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380353976                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653800                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25392259                       # number of overall hits
system.cpu.icache.overall_hits::total      1489400035                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        78985                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          78996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        78985                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total         78996                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       903500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       903500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       903500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       903500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380432961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     25392270                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489479031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380432961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     25392270                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489479031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 82136.363636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    11.437288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 82136.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    11.437288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        78737                       # number of writebacks
system.cpu.icache.writebacks::total             78737                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       673500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       673500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       673500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84187.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84187.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84187.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84187.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                  78737                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380353976                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25392259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489400035                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        78985                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         78996                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       903500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       903500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380432961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     25392270                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489479031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 82136.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    11.437288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       673500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       673500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84187.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84187.500000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.998320                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489479028                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             78993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18855.835682                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.220563                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.777757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2979037055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2979037055                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    385854722                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     25019798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    114065922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        524940442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    385854722                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     25019798                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    114065922                       # number of overall hits
system.cpu.dcache.overall_hits::total       524940442                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     28088717                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2183804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     14200590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44473111                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     28088717                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2183804                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     14200590                       # number of overall misses
system.cpu.dcache.overall_misses::total      44473111                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  49066970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 297657044651                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 346724014651                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  49066970000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 297657044651                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 346724014651                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413943439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    128266512                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    569413553                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413943439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203602                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    128266512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    569413553                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.080276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.110712                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.078103                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067856                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.080276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.110712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.078103                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22468.577766                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 20960.892797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7796.261760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22468.577766                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 20960.892797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7796.261760                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     64990066                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5462903                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.896617                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     18641410                       # number of writebacks
system.cpu.dcache.writebacks::total          18641410                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3054318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3054318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3054318                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3054318                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2183804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     11146272                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13330076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2183804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     11146272                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13330076                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  46883166000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 255891207529                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 302774373529                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  46883166000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 255891207529                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 302774373529                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.080276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.086899                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.080276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.086899                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023410                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21468.577766                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 22957.559938                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22713.626954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21468.577766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 22957.559938                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22713.626954                       # average overall mshr miss latency
system.cpu.dcache.replacements               41418537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    279898779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19623978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     87197683                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       386720440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11825212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1905448                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     12586594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26317254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  40046732000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 246121422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 286168154500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291723991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     99784277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    413037694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.088504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.126138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 21016.963990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 19554.251333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10873.784723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3051982                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3051982                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1905448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      9534612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11440060                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  38141284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 205988235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 244129519000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.088504                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.095552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 20016.963990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 21604.259827                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21339.880997                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    105955943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5395820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     26868239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      138220002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     16263505                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       278356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1613996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     18155857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9020238000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  51535622151                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  60555860151                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122219448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     28482235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156375859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.133068                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.049057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.056667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32405.401716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 31930.452214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3335.334716                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2336                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2336                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       278356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1611660                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1890016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8741882000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  49902972529                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58644854529                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.049057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.056585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012086                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31405.401716                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 30963.709795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31028.760883                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           566359235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41418793                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.673968                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   201.639803                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    29.459509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    24.899388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.115076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.097263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1180245899                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1180245899                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1369749564500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753131000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 290996433500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
