$comment
	File created using the following command:
		vcd file Decoder_2_To_4.msim.vcd -direction
$end
$date
	Sun Jun 05 00:33:07 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Decoder_2_To_4_vlg_vec_tst $end
$var reg 2 ! Input [1:0] $end
$var wire 1 " Output [3] $end
$var wire 1 # Output [2] $end
$var wire 1 $ Output [1] $end
$var wire 1 % Output [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Output[0]~output_o $end
$var wire 1 . Output[1]~output_o $end
$var wire 1 / Output[2]~output_o $end
$var wire 1 0 Output[3]~output_o $end
$var wire 1 1 Input[0]~input_o $end
$var wire 1 2 Input[1]~input_o $end
$var wire 1 3 Output[3]~0_combout $end
$var wire 1 4 Output[3]~1_combout $end
$var wire 1 5 Output[3]~2_combout $end
$var wire 1 6 Output[3]~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1%
0$
0#
0"
x&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
06
$end
#80000
b1 !
11
0&
13
14
0-
1.
0%
1$
#160000
b11 !
b10 !
01
12
1&
15
04
1/
0.
1#
0$
#240000
b11 !
11
0&
16
05
10
0/
1"
0#
#320000
b1 !
b0 !
01
02
1&
03
06
1-
00
1%
0"
#400000
b1 !
11
0&
13
14
0-
1.
0%
1$
#480000
b11 !
b10 !
01
12
1&
15
04
1/
0.
1#
0$
#560000
b11 !
11
0&
16
05
10
0/
1"
0#
#640000
b1 !
b0 !
01
02
1&
03
06
1-
00
1%
0"
#720000
b1 !
11
0&
13
14
0-
1.
0%
1$
#800000
b11 !
b10 !
01
12
1&
15
04
1/
0.
1#
0$
#880000
b11 !
11
0&
16
05
10
0/
1"
0#
#960000
b1 !
b0 !
01
02
1&
03
06
1-
00
1%
0"
#1000000
