INV  I4 ( .I(D[0]), .O(net31));
AND2  I8 ( .I0(D[1]), .I1(D[0]), .O(net16));
XOR2  I5 ( .O(net30), .I0(D[1]), .I1(D[0]));
XOR2  I7 ( .I0(D[2]), .I1(net16), .O(net25));
AND3  I10 ( .I0(D[2]), .I1(D[1]), .I2(D[0]), .O(net12));
AND3  I12 ( .I0(D[3]), .I1(D[0]), .I2(CE), .O(TC));
AND2B1  I6 ( .I0(D[3]), .I1(net30), .O(net19));
AND2B1  I13 ( .I0(D[0]), .I1(D[3]), .O(net0137));
FDCE  I14 ( .C(Clk), .CE(CE), .CLR(Clr), .Q(D[3]), .D(net22));
FDCE  I15 ( .C(Clk), .CE(CE), .CLR(Clr), .Q(D[2]), .D(net25));
FDCE  I17 ( .C(Clk), .CE(CE), .CLR(Clr), .Q(D[0]), .D(net31));
FDCE  I16 ( .C(Clk), .CE(CE), .CLR(Clr), .Q(D[1]), .D(net19));
OR2  I9 ( .I0(net0137), .I1(net12), .O(net22));

endmodule
