#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 18 15:45:26 2024
# Process ID: 10572
# Current directory: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16720 D:\desktop\FPGA\DVB\DVBS\hdl_prj\hdlsrc\dbvs\dbvs.xpr
# Log file: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/vivado.log
# Journal file: D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.xpr
update_compile_order -fileset sources_1
launch_simulation -install_path F:/EDA/modeltech64_10.6d/win64
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/EDA/modeltech64_10.6d/vivado_sim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path F:/EDA/modeltech64_10.6d/win64
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/EDA/modeltech64_10.6d/vivado_sim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property target_simulator XSim [current_project]
launch_simulation
open_wave_config D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg
source top_wrapper.tcl
run 100 us
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
startgroup
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_HIGH}] [get_bd_cells sim_clk_gen_0]
endgroup
startgroup
endgroup
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
startgroup
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_LOW}] [get_bd_cells sim_clk_gen_0]
endgroup
save_bd_design
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/EDA/modeltech64_10.6d/vivado_sim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 10 us
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
restart
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg
source top_wrapper.tcl
run 10 us
run 10 us
run 10 us
relaunch_sim
open_bd_design {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd}
update_module_reference {rs_en_test_RS_EN_GEN_0_0 top_RS_EN_GEN_0_0}
generate_target all [get_files  D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.srcs/sources_1/bd/top/top.bd] -directory D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files -ipstatic_source_dir D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/EDA/modeltech64_10.6d/vivado_sim} {questa=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/questa} {riviera=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/riviera} {activehdl=D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/dbvs.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
open_wave_config D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg
source top_wrapper.tcl
save_wave_config {D:/desktop/FPGA/DVB/DVBS/hdl_prj/hdlsrc/dbvs/top_wrapper_behav.wcfg}
close_sim
