{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 21:41:30 2017 " "Info: Processing started: Tue May 23 21:41:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/RAM_set.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/RAM_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_set " "Info: Found entity 1: RAM_set" {  } { { "source/RAM_set.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/RAM_set.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/BCD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Info: Found entity 1: BCD" {  } { { "source/BCD.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/BCD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/cla32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Info: Found entity 1: cla32" {  } { { "source/cla32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/cla32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/diffe32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/diffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Info: Found entity 1: dffe32" {  } { { "source/diffe32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/diffe32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/digit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit " "Info: Found entity 1: digit" {  } { { "source/digit.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/digit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/io_input_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_mux " "Info: Found entity 1: io_input_mux" {  } { { "source/io_input_mux.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_input_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Info: Found entity 1: io_input_reg" {  } { { "source/io_input_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_input_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Info: Found entity 1: io_output_reg" {  } { { "source/io_output_reg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_output_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Info: Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Info: Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Info: Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/mux2x5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Info: Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/mux2x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Info: Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/mux4x32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipedereg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Info: Found entity 1: pipedereg" {  } { { "source/pipedereg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipedereg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeemreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Info: Found entity 1: pipeemreg" {  } { { "source/pipeemreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeemreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeexe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Info: Found entity 1: pipeexe" {  } { { "source/pipeexe.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeexe.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Info: Found entity 1: pipeid" {  } { { "source/pipeid.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeidcu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeidcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeidcu " "Info: Found entity 1: pipeidcu" {  } { { "source/pipeidcu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeidcu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeif.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Info: Found entity 1: pipeif" {  } { { "source/pipeif.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeif.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeimem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeimem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeimem " "Info: Found entity 1: pipeimem" {  } { { "source/pipeimem.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeimem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Info: Found entity 1: pipeir" {  } { { "source/pipeir.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipelined_computer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Info: Found entity 1: pipelined_computer" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Info: Found entity 1: pipemem" {  } { { "source/pipemem.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemwreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Info: Found entity 1: pipemwreg" {  } { { "source/pipemwreg.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemwreg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "source/pll.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pll_105.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pll_105.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_105 " "Info: Found entity 1: pll_105" {  } { { "source/pll_105.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pll_105.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipepc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Info: Found entity 1: pipepc" {  } { { "source/pipepc.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipepc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seven_segments.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/seven_segments.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Info: Found entity 1: seven_segments" {  } { { "source/seven_segments.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/seven_segments.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Info: Found entity 1: vga_display" {  } { { "source/vga_display.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga_display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_computer " "Info: Elaborating entity \"pipelined_computer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit digit:seven_dig " "Info: Elaborating entity \"digit\" for hierarchy \"digit:seven_dig\"" {  } { { "source/pipelined_computer.v" "seven_dig" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD digit:seven_dig\|BCD:bcd0 " "Info: Elaborating entity \"BCD\" for hierarchy \"digit:seven_dig\|BCD:bcd0\"" {  } { { "source/digit.v" "bcd0" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/digit.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segments digit:seven_dig\|seven_segments:seven00 " "Info: Elaborating entity \"seven_segments\" for hierarchy \"digit:seven_dig\|seven_segments:seven00\"" {  } { { "source/digit.v" "seven00" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/digit.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:vga_d " "Info: Elaborating entity \"vga_display\" for hierarchy \"vga_display:vga_d\"" {  } { { "source/pipelined_computer.v" "vga_d" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga_display:vga_d\|vga:screen " "Info: Elaborating entity \"vga\" for hierarchy \"vga_display:vga_d\|vga:screen\"" {  } { { "source/vga_display.v" "screen" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga_display.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(111) " "Warning (10230): Verilog HDL assignment warning at vga.v(111): truncated value with size 32 to match size of target (11)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(112) " "Warning (10230): Verilog HDL assignment warning at vga.v(112): truncated value with size 32 to match size of target (11)" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_105 vga_display:vga_d\|vga:screen\|pll_105:pll_clk " "Info: Elaborating entity \"pll_105\" for hierarchy \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\"" {  } { { "source/vga.v" "pll_clk" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\"" {  } { { "source/pll_105.v" "altpll_component" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pll_105.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\"" {  } { { "source/pll_105.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pll_105.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component " "Info: Instantiated megafunction \"vga_display:vga_d\|vga:screen\|pll_105:pll_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Info: Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 21 " "Info: Parameter \"clk0_multiply_by\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_105 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_105\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/pll_105.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pll_105.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_set vga_display:vga_d\|vga:screen\|RAM_set:ram0 " "Info: Elaborating entity \"RAM_set\" for hierarchy \"vga_display:vga_d\|vga:screen\|RAM_set:ram0\"" {  } { { "source/vga.v" "ram0" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:prog_cnt " "Info: Elaborating entity \"pipepc\" for hierarchy \"pipepc:prog_cnt\"" {  } { { "source/pipelined_computer.v" "prog_cnt" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipepc:prog_cnt\|dffe32:program_counter " "Info: Elaborating entity \"dffe32\" for hierarchy \"pipepc:prog_cnt\|dffe32:program_counter\"" {  } { { "source/pipepc.v" "program_counter" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipepc.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:if_stage " "Info: Elaborating entity \"pipeif\" for hierarchy \"pipeif:if_stage\"" {  } { { "source/pipelined_computer.v" "if_stage" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeif:if_stage\|mux4x32:next_pc " "Info: Elaborating entity \"mux4x32\" for hierarchy \"pipeif:if_stage\|mux4x32:next_pc\"" {  } { { "source/pipeif.v" "next_pc" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeif.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipeif:if_stage\|cla32:pc_plus4 " "Info: Elaborating entity \"cla32\" for hierarchy \"pipeif:if_stage\|cla32:pc_plus4\"" {  } { { "source/pipeif.v" "pc_plus4" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeif.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeimem pipeif:if_stage\|pipeimem:inst_imem " "Info: Elaborating entity \"pipeimem\" for hierarchy \"pipeif:if_stage\|pipeimem:inst_imem\"" {  } { { "source/pipeif.v" "inst_imem" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeif.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom " "Info: Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\"" {  } { { "source/pipeimem.v" "irom" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeimem.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/lpm_rom_irom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/lpm_rom_irom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pipelined_instmem.mif " "Info: Parameter \"init_file\" = \"pipelined_instmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/lpm_rom_irom.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/lpm_rom_irom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu81 " "Info: Found entity 1: altsyncram_pu81" {  } { { "db/altsyncram_pu81.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/altsyncram_pu81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu81 pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_pu81:auto_generated " "Info: Elaborating entity \"altsyncram_pu81\" for hierarchy \"pipeif:if_stage\|pipeimem:inst_imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_pu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeir:inst_reg " "Info: Elaborating entity \"pipeir\" for hierarchy \"pipeir:inst_reg\"" {  } { { "source/pipelined_computer.v" "inst_reg" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeid:id_stage " "Info: Elaborating entity \"pipeid\" for hierarchy \"pipeid:id_stage\"" {  } { { "source/pipelined_computer.v" "id_stage" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeidcu pipeid:id_stage\|pipeidcu:cu " "Info: Elaborating entity \"pipeidcu\" for hierarchy \"pipeid:id_stage\|pipeidcu:cu\"" {  } { { "source/pipeid.v" "cu" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeid.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeid:id_stage\|regfile:rf " "Info: Elaborating entity \"regfile\" for hierarchy \"pipeid:id_stage\|regfile:rf\"" {  } { { "source/pipeid.v" "rf" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeid.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(12) " "Warning (10240): Verilog HDL Always Construct warning at regfile.v(12): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/regfile.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/regfile.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeid:id_stage\|mux2x5:des_reg_no " "Info: Elaborating entity \"mux2x5\" for hierarchy \"pipeid:id_stage\|mux2x5:des_reg_no\"" {  } { { "source/pipeid.v" "des_reg_no" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeid.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipedereg:de_reg " "Info: Elaborating entity \"pipedereg\" for hierarchy \"pipedereg:de_reg\"" {  } { { "source/pipelined_computer.v" "de_reg" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeexe:exe_stage " "Info: Elaborating entity \"pipeexe\" for hierarchy \"pipeexe:exe_stage\"" {  } { { "source/pipelined_computer.v" "exe_stage" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeexe:exe_stage\|mux2x32:alu_ina " "Info: Elaborating entity \"mux2x32\" for hierarchy \"pipeexe:exe_stage\|mux2x32:alu_ina\"" {  } { { "source/pipeexe.v" "alu_ina" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeexe.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeexe:exe_stage\|alu:al_unit " "Info: Elaborating entity \"alu\" for hierarchy \"pipeexe:exe_stage\|alu:al_unit\"" {  } { { "source/pipeexe.v" "al_unit" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeexe.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeemreg:em_reg " "Info: Elaborating entity \"pipeemreg\" for hierarchy \"pipeemreg:em_reg\"" {  } { { "source/pipelined_computer.v" "em_reg" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipemem:mem_stage " "Info: Elaborating entity \"pipemem\" for hierarchy \"pipemem:mem_stage\"" {  } { { "source/pipelined_computer.v" "mem_stage" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipemem:mem_stage\|lpm_ram_dq_dram:dram " "Info: Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "source/pipemem.v" "dram" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemem.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/lpm_ram_dq_dram.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/lpm_ram_dq_dram.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pipelined_datamem.mif " "Info: Parameter \"init_file\" = \"pipelined_datamem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/lpm_ram_dq_dram.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/lpm_ram_dq_dram.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0e1 " "Info: Found entity 1: altsyncram_i0e1" {  } { { "db/altsyncram_i0e1.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/altsyncram_i0e1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0e1 pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_i0e1:auto_generated " "Info: Elaborating entity \"altsyncram_i0e1\" for hierarchy \"pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_i0e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipemem:mem_stage\|io_output_reg:io_output_regx2 " "Info: Elaborating entity \"io_output_reg\" for hierarchy \"pipemem:mem_stage\|io_output_reg:io_output_regx2\"" {  } { { "source/pipemem.v" "io_output_regx2" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemem.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipemem:mem_stage\|io_input_reg:io_input_regx2 " "Info: Elaborating entity \"io_input_reg\" for hierarchy \"pipemem:mem_stage\|io_input_reg:io_input_regx2\"" {  } { { "source/pipemem.v" "io_input_regx2" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipemem.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Info: Elaborating entity \"io_input_mux\" for hierarchy \"pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "source/io_input_reg.v" "io_imput_mux2x32" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/io_input_reg.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipemwreg:mw_reg " "Info: Elaborating entity \"pipemwreg\" for hierarchy \"pipemwreg:mw_reg\"" {  } { { "source/pipelined_computer.v" "mw_reg" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipeexe:exe_stage\|alu:al_unit\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipeexe:exe_stage\|alu:al_unit\|Div0\"" {  } { { "source/alu.v" "Div0" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 17 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "pipeexe:exe_stage\|alu:al_unit\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pipeexe:exe_stage\|alu:al_unit\|Mult0\"" {  } { { "source/alu.v" "Mult0" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 16 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\"" {  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 17 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0 " "Info: Instantiated megafunction \"pipeexe:exe_stage\|alu:al_unit\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 17 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Info: Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Info: Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\"" {  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Info: Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Info: Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Info: Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9v01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_9v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9v01 " "Info: Found entity 1: mult_9v01" {  } { { "db/mult_9v01.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/mult_9v01.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Warning: Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_mult7 " "Warning (14320): Synthesized away node \"pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_mult7\"" {  } { { "db/mult_9v01.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/mult_9v01.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 16 -1 0 } } { "source/pipeexe.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeexe.v" 20 0 0 } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_out8 " "Warning (14320): Synthesized away node \"pipeexe:exe_stage\|alu:al_unit\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_out8\"" {  } { { "db/mult_9v01.tdf" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/db/mult_9v01.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "e:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "source/alu.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/alu.v" 16 -1 0 } } { "source/pipeexe.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipeexe.v" 20 0 0 } } { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "84 " "Info: Ignored 84 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "84 " "Info: Ignored 84 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "source/vga.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/vga.v" 8 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[15\] GND " "Warning (13410): Pin \"seven\[15\]\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[21\] VCC " "Warning (13410): Pin \"seven\[21\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[22\] VCC " "Warning (13410): Pin \"seven\[22\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[23\] VCC " "Warning (13410): Pin \"seven\[23\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[24\] VCC " "Warning (13410): Pin \"seven\[24\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[25\] VCC " "Warning (13410): Pin \"seven\[25\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[26\] VCC " "Warning (13410): Pin \"seven\[26\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seven\[27\] VCC " "Warning (13410): Pin \"seven\[27\]\" is stuck at VCC" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "source/pipelined_computer.v" "" { Text "F:/FPGA LAB resources/Quartus Projects/new_pipelined_computer_1280x1080@60/new_pipelined_computer/source/pipelined_computer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4935 " "Info: Implemented 4935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Info: Implemented 91 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4753 " "Info: Implemented 4753 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Info: Implemented 6 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 21:42:01 2017 " "Info: Processing ended: Tue May 23 21:42:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
