<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
   <name preferredWidth="193" />
   <description preferredWidth="345" />
   <inputclock preferredWidth="164" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1520" height="1040" x="187" y="0" />
 <generation synthesis="VHDL" simulation="VHDL" />
</preferences>
