

================================================================
== Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1'
================================================================
* Date:           Fri Mar 28 08:50:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fxp_sqrt_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.843 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       14|       14|  0.140 us|  0.140 us|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1  |       12|       12|         2|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    160|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      47|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      47|    223|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_fu_136_p2           |         +|   0|  0|  13|           4|           1|
    |s_2_fu_213_p2         |         +|   0|  0|  20|          13|          13|
    |s_1_fu_193_p2         |         -|   0|  0|  20|          13|          13|
    |sub_ln108_fu_130_p2   |         -|   0|  0|  13|           4|           4|
    |icmp_ln106_fu_142_p2  |      icmp|   0|  0|  13|           4|           4|
    |empty_10_fu_236_p3    |    select|   0|  0|  10|           1|          10|
    |s_4_out               |    select|   0|  0|  13|           1|          13|
    |shl_ln108_fu_187_p2   |       shl|   0|  0|  28|          13|          13|
    |shl_ln112_fu_207_p2   |       shl|   0|  0|  28|          13|          13|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 160|          67|          86|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load          |   9|          2|    4|          8|
    |i1_fu_60                          |   9|          2|    4|          8|
    |q6_fu_72                          |   9|          2|   11|         22|
    |q_star4_fu_68                     |   9|          2|   10|         20|
    |s_12_fu_64                        |   9|          2|   13|         26|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|   44|         88|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i1_fu_60                          |   4|   0|    4|          0|
    |icmp_ln106_reg_310                |   1|   0|    1|          0|
    |q6_fu_72                          |  11|   0|   11|          0|
    |q_star4_fu_68                     |  10|   0|   11|          1|
    |s_12_fu_64                        |  13|   0|   13|          0|
    |sub_ln108_reg_305                 |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  47|   0|   48|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1|  return value|
|zext_ln90       |   in|   11|     ap_none|                               zext_ln90|        scalar|
|s_4_out         |  out|   13|      ap_vld|                                 s_4_out|       pointer|
|s_4_out_ap_vld  |  out|    1|      ap_vld|                                 s_4_out|       pointer|
|p_v_out         |  out|   10|      ap_vld|                                 p_v_out|       pointer|
|p_v_out_ap_vld  |  out|    1|      ap_vld|                                 p_v_out|       pointer|
|q_1_out         |  out|   11|      ap_vld|                                 q_1_out|       pointer|
|q_1_out_ap_vld  |  out|    1|      ap_vld|                                 q_1_out|       pointer|
+----------------+-----+-----+------------+----------------------------------------+--------------+

