INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_7/lab_7.srcs/sources_1/new/bcd_to_ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_4/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/bin_to_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_4/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_4/lab_4.srcs/sources_1/new/count_3bit_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_3bit_select
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_4/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/dd_add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dd_add3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_4/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/decode_enb_leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_enb_leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_4/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/doubdab_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doubdab_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_7/lab_7.srcs/sources_1/new/fsm_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_output
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_4/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_1/lab_1.srcs/sources_1/new/invert7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invert7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_7/lab_7.srcs/sources_1/new/item_cost.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module item_cost
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_7/lab_7.srcs/sources_1/new/master_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_4/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/mux_4in_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4in_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_7/lab_7.srcs/sources_1/new/rx_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_4/lab4_no_one_drive.srcs/sources_1/imports/ece 3300L verilog lab/lab_3/lab_3.srcs/sources_1/new/seven_seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_7/lab_7.srcs/sources_1/new/tx_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_6/lab_6.srcs/sources_1/new/uart_rx_vlog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_vlog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_6/lab_6.srcs/sources_1/new/uart_tx_vlog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_vlog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_7/lab_7.srcs/sources_1/new/vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vending
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ece-3300L-verilog/lab_7/lab_7.srcs/sim_1/new/tb_vending.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_vending
