# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do FPGA4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jehan/Desktop/2022\ Fall/CEG\ 7360 {C:/Users/jehan/Desktop/2022 Fall/CEG 7360/Lab4FPGA.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:32:00 on Oct 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jehan/Desktop/2022 Fall/CEG 7360" C:/Users/jehan/Desktop/2022 Fall/CEG 7360/Lab4FPGA.v 
# -- Compiling module Lab4FPGA
# 
# Top level modules:
# 	Lab4FPGA
# End time: 17:32:01 on Oct 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jehan/Desktop/2022\ Fall/CEG\ 7360 {C:/Users/jehan/Desktop/2022 Fall/CEG 7360/FPGA4.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:32:01 on Oct 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jehan/Desktop/2022 Fall/CEG 7360" C:/Users/jehan/Desktop/2022 Fall/CEG 7360/FPGA4.v 
# -- Compiling module FPGA4
# 
# Top level modules:
# 	FPGA4
# End time: 17:32:01 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jehan/Desktop/2022\ Fall/CEG\ 7360 {C:/Users/jehan/Desktop/2022 Fall/CEG 7360/counter.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:32:01 on Oct 26,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jehan/Desktop/2022 Fall/CEG 7360" C:/Users/jehan/Desktop/2022 Fall/CEG 7360/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 17:32:01 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript rtl_work.FPGA4 -L altera_mf_ver
# vsim -gui -l msim_transcript rtl_work.FPGA4 -L altera_mf_ver 
# Start time: 17:32:18 on Oct 26,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.FPGA4(fast)
# Loading work.Lab4FPGA(fast)
# Loading altera_mf_ver.altsyncram(fast)
do lab4.do
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FPGA4(fast)
# Loading work.Lab4FPGA(fast)
# Loading altera_mf_ver.altsyncram(fast)
