
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117217                       # Number of seconds simulated
sim_ticks                                117217229346                       # Number of ticks simulated
final_tick                               1168563209338                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152763                       # Simulator instruction rate (inst/s)
host_op_rate                                   192908                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5452996                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908304                       # Number of bytes of host memory used
host_seconds                                 21495.93                       # Real time elapsed on the host
sim_insts                                  3283789793                       # Number of instructions simulated
sim_ops                                    4146730612                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2147712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       989184                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3653120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1539840                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1539840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3995                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16779                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7728                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28540                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12030                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12030                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4362499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18322494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8438896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                31165384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41496                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13136635                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13136635                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13136635                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4362499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18322494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8438896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44302020                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140716963                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23671751                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19392442                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2006012                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9653077                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356219                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422150                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92329                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105030818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127052954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23671751                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11778369                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27526568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6003560                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3672172                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12287391                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1567735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140209812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.533499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112683244     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2222120      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3773230      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194300      1.57%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1717622      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1513923      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          927031      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324516      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12853826      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140209812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168222                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.902897                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104367595                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4844151                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26946822                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71191                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3980045                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3881491                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153145817                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3980045                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104893641                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598738                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3346342                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26474808                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916231                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152107649                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93317                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       528907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214763408                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707644338                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707644338                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42773033                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34227                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17140                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2666039                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14123271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7224568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70064                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642417                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147119594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138126787                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21870646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48476132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140209812                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985144                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.546691                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83846220     59.80%     59.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21635739     15.43%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11647406      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8656647      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8435988      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3120251      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371042      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317316      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179203      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140209812                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123146     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        163885     37.35%     65.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151750     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116584212     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870102      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12455729      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7199657      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138126787                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.981593                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             438781                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416989673                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169024702                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135179436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138565568                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       282761                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2947464                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117545                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3980045                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401301                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53358                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147153822                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       764486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14123271                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7224568                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17140                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1153880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2220007                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135975301                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12144896                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2151480                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19344340                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19244784                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7199444                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.966304                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135179500                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135179436                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79925931                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221390076                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.960648                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.361019                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23889917                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2022943                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136229767                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.904825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86378267     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24024982     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9395456      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4943480      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207990      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2026133      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       948742      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474995      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829722      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136229767                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829722                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280554114                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298289904                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 507151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.407170                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.407170                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710646                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710646                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611476254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188742131                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142983466                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140716963                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22618918                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18638610                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1876545                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8786310                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8430217                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2370478                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84884                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    101550166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124805805                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22618918                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10800695                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26495524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6062276                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5720323                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11767400                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1528346                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137923587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111428063     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2715128      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2300472      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2304887      1.67%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2220027      1.61%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1075275      0.78%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          747112      0.54%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1943443      1.41%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13189180      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137923587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160741                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.886928                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       100431845                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7076318                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26154850                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109292                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4151281                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3634564                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6296                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150608601                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49821                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4151281                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       100937341                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4675123                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1262844                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25745709                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1151278                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149205660                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          408                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        408047                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       606020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3898                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    208694078                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    695356050                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    695356050                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164151672                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44542382                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31752                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16127                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3760870                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14841234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7717450                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       307393                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1698978                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145406760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135602549                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       103034                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24503210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56180050                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137923587                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983172                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582584                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82057901     59.50%     59.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23095129     16.74%     76.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11608717      8.42%     84.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7609953      5.52%     90.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6743409      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2644656      1.92%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2977751      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1091863      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        94208      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137923587                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         953293     74.54%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        156256     12.22%     86.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169315     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111973916     82.58%     82.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1953373      1.44%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15625      0.01%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13990765     10.32%     94.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7668870      5.66%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135602549                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963655                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1278864                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009431                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    410510583                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    169942393                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131607422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136881413                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       190945                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2900007                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       145196                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4151281                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3985251                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       271929                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145438512                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1142013                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14841234                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7717450                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16126                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        221852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13022                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1107427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1062096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2169523                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133302273                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13753929                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2300276                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21421533                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18799430                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7667604                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.947308                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131612901                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131607422                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79366273                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        215523271                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935263                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368249                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97592995                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119467111                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25980648                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1897876                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133772306                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.893063                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.710779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85885338     64.20%     64.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21948661     16.41%     80.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10529806      7.87%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4696779      3.51%     91.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3682870      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1492615      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1525899      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1064152      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2946186      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133772306                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97592995                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119467111                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19513481                       # Number of memory references committed
system.switch_cpus1.commit.loads             11941227                       # Number of loads committed
system.switch_cpus1.commit.membars              15626                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17146762                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107486720                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2353384                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2946186                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           276273879                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295047145                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2793376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97592995                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119467111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97592995                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.441876                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.441876                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.693541                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.693541                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       602305903                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181555291                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142151799                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31252                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140716963                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21810882                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17981223                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1938420                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8763607                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8350646                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2283940                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85681                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106040251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119854188                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21810882                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10634586                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25035910                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5766722                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3255751                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12302292                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1604943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138127605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.065078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.485569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113091695     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1301533      0.94%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1848362      1.34%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2414405      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2706077      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2019447      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1159132      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1696772      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11890182      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138127605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154998                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.851739                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104865754                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4821585                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24587385                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57427                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3795453                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3482788                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144572998                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3795453                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105595602                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1044391                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2470193                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23917712                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1304247                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143618532                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          888                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        262354                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       539652                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          697                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    200280833                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    670953482                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    670953482                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163467716                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36813079                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37997                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22039                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3943278                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13636736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7092924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117469                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1549102                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139632820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37968                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130555595                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26529                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20274299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47989717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6052                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138127605                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945181                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505549                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82902205     60.02%     60.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22229418     16.09%     76.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12311313      8.91%     85.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7957749      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7304092      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2911424      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1765248      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       503920      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       242236      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138127605                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          62473     22.65%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         92153     33.40%     56.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121247     43.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109602961     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1997597      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15958      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11901570      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7037509      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130555595                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927789                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             275873                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    399541193                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159945415                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128077869                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130831468                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       321493                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2849040                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       178041                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3795453                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         793473                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107182                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139670788                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1319857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13636736                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7092924                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22010                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1136266                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101356                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2237622                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128806443                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11740864                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1749148                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18776714                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18042793                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7035850                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.915358                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128078097                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128077869                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75030854                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        203842305                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.910181                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368083                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95736307                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117663717                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22014595                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1970375                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134332152                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875916                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683220                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86639221     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22931300     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9003792      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4639219      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4039907      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1941353      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1682956      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       792185      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2662219      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134332152                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95736307                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117663717                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17702575                       # Number of memory references committed
system.switch_cpus2.commit.loads             10787696                       # Number of loads committed
system.switch_cpus2.commit.membars              15958                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16875244                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106058348                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2400835                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2662219                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           271348245                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          283152146                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2589358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95736307                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117663717                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95736307                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469839                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469839                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680347                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680347                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       580402955                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      177701167                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135465259                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31916                       # number of misc regfile writes
system.l20.replacements                          4010                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315444                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14250                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.136421                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.919928                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.791050                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1857.444161                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903520                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7883.941342                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046965                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001444                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181391                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769916                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        28987                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  28987                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9460                       # number of Writeback hits
system.l20.Writeback_hits::total                 9460                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        28987                       # number of demand (read+write) hits
system.l20.demand_hits::total                   28987                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        28987                       # number of overall hits
system.l20.overall_hits::total                  28987                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3995                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4010                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3995                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4010                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3995                       # number of overall misses
system.l20.overall_misses::total                 4010                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4086402                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1125435333                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1129521735                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4086402                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1125435333                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1129521735                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4086402                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1125435333                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1129521735                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32982                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32997                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9460                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9460                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32982                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32997                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32982                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32997                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.121127                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121526                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.121127                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121526                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.121127                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121526                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 281710.971965                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 281676.243142                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 281710.971965                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 281676.243142                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 272426.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 281710.971965                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 281676.243142                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2592                       # number of writebacks
system.l20.writebacks::total                     2592                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3995                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4010                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3995                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4010                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3995                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4010                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    878041642                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    881199706                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    878041642                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    881199706                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3158064                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    878041642                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    881199706                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.121127                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121526                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.121127                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121526                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.121127                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121526                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 219785.141927                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 219750.550125                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 219785.141927                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 219750.550125                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 210537.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 219785.141927                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 219750.550125                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16789                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          672193                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27029                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.869326                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.085627                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.898156                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5858.712810                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4365.303407                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001180                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000381                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.572140                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.426299                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        78796                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  78796                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17463                       # number of Writeback hits
system.l21.Writeback_hits::total                17463                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        78796                       # number of demand (read+write) hits
system.l21.demand_hits::total                   78796                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        78796                       # number of overall hits
system.l21.overall_hits::total                  78796                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16779                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16789                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16779                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16789                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16779                       # number of overall misses
system.l21.overall_misses::total                16789                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2527591                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4777879752                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4780407343                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2527591                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4777879752                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4780407343                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2527591                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4777879752                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4780407343                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        95575                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              95585                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17463                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17463                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        95575                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               95585                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        95575                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              95585                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.175558                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.175645                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.175558                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175645                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.175558                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175645                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 252759.100000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284753.546218                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284734.489428                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 252759.100000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284753.546218                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284734.489428                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 252759.100000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284753.546218                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284734.489428                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4165                       # number of writebacks
system.l21.writebacks::total                     4165                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16779                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16789                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16779                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16789                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16779                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16789                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1908478                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3739025443                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3740933921                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1908478                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3739025443                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3740933921                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1908478                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3739025443                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3740933921                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.175558                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.175645                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.175558                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175645                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.175558                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175645                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 190847.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222839.587759                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222820.532551                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 190847.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222839.587759                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222820.532551                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 190847.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222839.587759                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222820.532551                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7741                       # number of replacements
system.l22.tagsinuse                     12287.981766                       # Cycle average of tags in use
system.l22.total_refs                          589222                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20029                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.418443                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          957.150090                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.498955                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3613.526030                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7706.806692                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077893                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.294070                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.627182                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42692                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42692                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24925                       # number of Writeback hits
system.l22.Writeback_hits::total                24925                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42692                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42692                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42692                       # number of overall hits
system.l22.overall_hits::total                  42692                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7723                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7736                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7728                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7741                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7728                       # number of overall misses
system.l22.overall_misses::total                 7741                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3402627                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2125268685                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2128671312                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1278066                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1278066                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3402627                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2126546751                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2129949378                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3402627                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2126546751                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2129949378                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50415                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50428                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24925                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24925                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50420                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50433                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50420                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50433                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.153189                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.153407                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.153273                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.153491                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.153273                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.153491                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 261740.538462                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275186.933187                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275164.337125                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 255613.200000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 255613.200000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 261740.538462                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275174.269022                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275151.708823                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 261740.538462                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275174.269022                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275151.708823                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5273                       # number of writebacks
system.l22.writebacks::total                     5273                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7723                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7736                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7728                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7741                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7728                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7741                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2596866                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1646894578                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1649491444                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       968773                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       968773                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2596866                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1647863351                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1650460217                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2596866                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1647863351                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1650460217                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153189                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.153407                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.153273                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.153491                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.153273                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.153491                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 199758.923077                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 213245.445811                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 213222.782316                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 193754.600000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 193754.600000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 199758.923077                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 213232.835274                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 213210.207596                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 199758.923077                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 213232.835274                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 213210.207596                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997282                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012295028                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195867.739696                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997282                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12287376                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12287376                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12287376                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12287376                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12287376                       # number of overall hits
system.cpu0.icache.overall_hits::total       12287376                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4368402                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4368402                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4368402                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4368402                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12287391                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12287391                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12287391                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12287391                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12287391                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12287391                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 291226.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 291226.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 291226.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4210902                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4210902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4210902                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 280726.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 280726.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32982                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162337783                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33238                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.102022                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416141                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583859                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903969                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096031                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9057183                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9057183                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16130032                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16130032                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16130032                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16130032                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84365                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84365                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84365                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84365                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84365                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8381377165                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8381377165                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8381377165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8381377165                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8381377165                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8381377165                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9141548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9141548                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16214397                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16214397                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16214397                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16214397                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009229                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009229                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005203                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99346.614888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99346.614888                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99346.614888                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99346.614888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99346.614888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99346.614888                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9460                       # number of writebacks
system.cpu0.dcache.writebacks::total             9460                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51383                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51383                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32982                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32982                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32982                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3049822071                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3049822071                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3049822071                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3049822071                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3049822071                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3049822071                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92469.288430                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92469.288430                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92469.288430                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92469.288430                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92469.288430                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92469.288430                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.987356                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005381358                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1827966.105455                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.987356                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016005                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881390                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11767386                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11767386                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11767386                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11767386                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11767386                       # number of overall hits
system.cpu1.icache.overall_hits::total       11767386                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3314548                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3314548                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3314548                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3314548                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3314548                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3314548                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11767400                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11767400                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11767400                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11767400                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11767400                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11767400                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 236753.428571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 236753.428571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 236753.428571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 236753.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 236753.428571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 236753.428571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2610591                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2610591                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2610591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2610591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2610591                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2610591                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261059.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 261059.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 261059.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 261059.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 261059.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 261059.100000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95575                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189740029                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95831                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1979.944162                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.653237                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.346763                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916614                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083386                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10679854                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10679854                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7540789                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7540789                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15969                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15969                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15626                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15626                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18220643                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18220643                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18220643                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18220643                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       402777                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       402777                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       402887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        402887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       402887                       # number of overall misses
system.cpu1.dcache.overall_misses::total       402887                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44500054735                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44500054735                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     20889228                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     20889228                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44520943963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44520943963                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44520943963                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44520943963                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11082631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11082631                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7540899                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7540899                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15626                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18623530                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18623530                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18623530                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18623530                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036343                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036343                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021633                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021633                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021633                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021633                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110483.107861                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110483.107861                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 189902.072727                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 189902.072727                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110504.791574                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110504.791574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110504.791574                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110504.791574                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17463                       # number of writebacks
system.cpu1.dcache.writebacks::total            17463                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       307202                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       307202                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          110                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       307312                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       307312                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       307312                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       307312                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95575                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95575                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95575                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95575                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95575                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95575                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10190042197                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10190042197                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10190042197                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10190042197                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10190042197                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10190042197                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008624                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008624                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005132                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005132                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005132                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005132                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106618.280900                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106618.280900                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106618.280900                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106618.280900                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106618.280900                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106618.280900                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996136                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009164068                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2034604.975806                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996136                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12302273                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12302273                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12302273                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12302273                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12302273                       # number of overall hits
system.cpu2.icache.overall_hits::total       12302273                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4792111                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4792111                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4792111                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4792111                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4792111                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4792111                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12302292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12302292                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12302292                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12302292                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12302292                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12302292                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 252216.368421                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 252216.368421                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 252216.368421                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 252216.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 252216.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 252216.368421                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3510527                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3510527                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3510527                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3510527                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3510527                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3510527                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 270040.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 270040.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 270040.538462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 270040.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 270040.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 270040.538462                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50420                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171139711                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50676                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3377.135350                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.278386                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.721614                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911244                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088756                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8740242                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8740242                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6878854                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6878854                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16849                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16849                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15958                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15958                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15619096                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15619096                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15619096                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15619096                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       145553                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       145553                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3120                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3120                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       148673                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148673                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       148673                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148673                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17308000379                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17308000379                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    677566906                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    677566906                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17985567285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17985567285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17985567285                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17985567285                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8885795                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8885795                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6881974                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6881974                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15767769                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15767769                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15767769                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15767769                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016380                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016380                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000453                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000453                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009429                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009429                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009429                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009429                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118912.014036                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118912.014036                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 217168.880128                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 217168.880128                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120973.998540                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120973.998540                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120973.998540                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120973.998540                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2299034                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 191586.166667                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24925                       # number of writebacks
system.cpu2.dcache.writebacks::total            24925                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        95138                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        95138                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        98253                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        98253                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        98253                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        98253                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50415                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50415                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50420                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50420                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50420                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50420                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4983941886                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4983941886                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1319566                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1319566                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4985261452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4985261452                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4985261452                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4985261452                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005674                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003198                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003198                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003198                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003198                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98858.313716                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98858.313716                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 263913.200000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 263913.200000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98874.681714                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98874.681714                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98874.681714                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98874.681714                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
