var g_data = {"18":{"st":"inst","pa":0,"n":"/top/intf0","l":"SystemVerilog","sn":9,"du":{"n":"work.ram_if","s":1,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"intf0","s":18,"z":1}],"loc":{"cp":99.35,"data":{"s":[14,14,1],"b":[8,8,1],"t":[104,102,1]}}},"19":{"st":"inst","pa":0,"n":"/top/intf1","l":"SystemVerilog","sn":9,"du":{"n":"work.ram_if","s":1,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"intf1","s":19,"z":1}],"loc":{"cp":99.35,"data":{"s":[14,14,1],"b":[8,8,1],"t":[104,102,1]}}},"21":{"st":"inst","pa":0,"n":"/top/dut/BANK_ROUTER_A","l":"Verilog","sn":13,"du":{"n":"work.MUX_4x1","s":7,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"BANK_ROUTER_A","s":21,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"22":{"st":"inst","pa":0,"n":"/top/dut/BANK_ROUTER_B","l":"Verilog","sn":13,"du":{"n":"work.MUX_4x1","s":7,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"BANK_ROUTER_B","s":22,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"25":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_1/LATENCY_MODULE","l":"Verilog","sn":16,"du":{"n":"work.latency","s":10,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_1","s":24,"b":1},{"n":"LATENCY_MODULE","s":25,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[156,156,1]}}},"26":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_1/DP_RAM","l":"Verilog","sn":16,"du":{"n":"work.modified_dual_mem","s":11,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_1","s":24,"b":1},{"n":"DP_RAM","s":26,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[92,92,1]}}},"24":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_1","l":"Verilog","sn":15,"du":{"n":"work.latency_top","s":9,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_1","s":24,"z":1}],"children":[{"n":"DP_RAM","id":26,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":25,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[264,264]}},"loc":{"cp":100.00,"data":{"t":[156,156,1]}}},"28":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_2/LATENCY_MODULE","l":"Verilog","sn":16,"du":{"n":"work.latency","s":10,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_2","s":27,"b":1},{"n":"LATENCY_MODULE","s":28,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[156,156,1]}}},"29":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_2/DP_RAM","l":"Verilog","sn":16,"du":{"n":"work.modified_dual_mem","s":11,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_2","s":27,"b":1},{"n":"DP_RAM","s":29,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[92,92,1]}}},"27":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_2","l":"Verilog","sn":15,"du":{"n":"work.latency_top","s":9,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_2","s":27,"z":1}],"children":[{"n":"DP_RAM","id":29,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":28,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[264,264]}},"loc":{"cp":100.00,"data":{"t":[156,156,1]}}},"31":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_3/LATENCY_MODULE","l":"Verilog","sn":16,"du":{"n":"work.latency","s":10,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_3","s":30,"b":1},{"n":"LATENCY_MODULE","s":31,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[156,156,1]}}},"32":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_3/DP_RAM","l":"Verilog","sn":16,"du":{"n":"work.modified_dual_mem","s":11,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_3","s":30,"b":1},{"n":"DP_RAM","s":32,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[92,92,1]}}},"30":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_3","l":"Verilog","sn":15,"du":{"n":"work.latency_top","s":9,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_3","s":30,"z":1}],"children":[{"n":"DP_RAM","id":32,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":31,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[264,264]}},"loc":{"cp":100.00,"data":{"t":[156,156,1]}}},"34":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_4/LATENCY_MODULE","l":"Verilog","sn":16,"du":{"n":"work.latency","s":10,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_4","s":33,"b":1},{"n":"LATENCY_MODULE","s":34,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[156,156,1]}}},"35":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_4/DP_RAM","l":"Verilog","sn":16,"du":{"n":"work.modified_dual_mem","s":11,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_4","s":33,"b":1},{"n":"DP_RAM","s":35,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[92,92,1]}}},"33":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_4","l":"Verilog","sn":15,"du":{"n":"work.latency_top","s":9,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANK_4","s":33,"z":1}],"children":[{"n":"DP_RAM","id":35,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":34,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[264,264]}},"loc":{"cp":100.00,"data":{"t":[156,156,1]}}},"37":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1","l":"Verilog","sn":19,"du":{"n":"work.Demultiplexer1_address","s":13,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":36,"b":1},{"n":"ADDRESS_DECODER_1","s":37,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[14,14,1]}}},"38":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2","l":"Verilog","sn":19,"du":{"n":"work.Demultiplexer1_address","s":13,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":36,"b":1},{"n":"ADDRESS_DECODER_2","s":38,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[14,14,1]}}},"39":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/DATA_ROUTING_A","l":"Verilog","sn":19,"du":{"n":"work.demultiplexer_data","s":14,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":36,"b":1},{"n":"DATA_ROUTING_A","s":39,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"40":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/DATA_ROUTING_B","l":"Verilog","sn":19,"du":{"n":"work.demultiplexer_data","s":14,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":36,"b":1},{"n":"DATA_ROUTING_B","s":40,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"41":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/BANK_SELECTOR_A","l":"Verilog","sn":19,"du":{"n":"work.Decoder_enable_lines","s":15,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":36,"b":1},{"n":"BANK_SELECTOR_A","s":41,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"42":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/BANK_SELECTOR_B","l":"Verilog","sn":19,"du":{"n":"work.Decoder_enable_lines","s":15,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":36,"b":1},{"n":"BANK_SELECTOR_B","s":42,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"36":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE","l":"Verilog","sn":15,"du":{"n":"work.controller_interface","s":12,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":36,"z":1}],"children":[{"n":"BANK_SELECTOR_B","id":42,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_SELECTOR_A","id":41,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"DATA_ROUTING_B","id":40,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"DATA_ROUTING_A","id":39,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"ADDRESS_DECODER_2","id":38,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"ADDRESS_DECODER_1","id":37,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[30,30],"b":[24,24],"fc":[18,18],"t":[412,412]}},"loc":{"cp":100.00,"data":{"t":[252,252,1]}}},"23":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT","l":"Verilog","sn":13,"du":{"n":"work.Memory_Control_Unit","s":8,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"MEMORY_BANKS_UNIT","s":23,"z":1}],"children":[{"n":"BANKING_CONTROL_INTERFACE","id":36,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_4","id":33,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_3","id":30,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_2","id":27,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_1","id":24,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[254,254],"b":[56,56],"fc":[50,50],"t":[1284,1284]}},"loc":{"cp":100.00,"data":{"t":[344,344,1]}}},"43":{"st":"inst","pa":0,"n":"/top/dut/ROUTER_SELECT_LINES","l":"Verilog","sn":13,"du":{"n":"work.sel_latency","s":16,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"b":1},{"n":"ROUTER_SELECT_LINES","s":43,"z":1}],"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[28,28,1]}}},"20":{"st":"inst","pa":0,"n":"/top/dut","l":"Verilog","sn":9,"du":{"n":"work.MEMORY_TOP","s":6,"b":1},"bc":[{"n":"top","s":17,"b":1},{"n":"dut","s":20,"z":1}],"children":[{"n":"ROUTER_SELECT_LINES","id":43,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"MEMORY_BANKS_UNIT","id":23,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_ROUTER_B","id":22,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_ROUTER_A","id":21,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[281,281],"b":[68,68],"fc":[60,60],"t":[1396,1396]}},"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[4,4,1],"fc":[4,4,1],"t":[232,232,1]}}},"17":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":9,"du":{"n":"work.top","s":5,"b":1},"bc":[{"n":"top","s":17,"z":1}],"children":[{"n":"dut","id":20,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"intf1","id":19,"zf":1,"tc":99.35,"s":100.00,"b":100.00,"t":98.07},{"n":"intf0","id":18,"zf":1,"tc":99.35,"s":100.00,"b":100.00,"t":98.07}],"rec":{"cp":99.70,"data":{"s":[327,323],"b":[84,84],"fc":[60,60],"t":[1604,1600],"a":[2,2]}},"loc":{"cp":88.88,"data":{"s":[18,14,1],"a":[2,2,1]}}},"45":{"st":"inst","pa":0,"n":"/ram_pkg","l":"SystemVerilog","sn":3,"du":{"n":"work.ram_pkg","s":3,"b":1},"bc":[{"n":"ram_pkg","s":45,"z":1}],"loc":{"cp":63.71,"data":{"s":[93,71,1],"b":[27,19,1],"fc":[18,8,1]}}},"46":{"st":"inst","pa":0,"n":"/top_sv_unit","l":"SystemVerilog","sn":9,"du":{"n":"work.top_sv_unit","s":4,"b":1},"bc":[{"n":"top_sv_unit","s":46,"z":1}],"loc":{"cp":87.50,"data":{"s":[64,48,1],"b":[4,3,1],"fc":[1,1,1],"gb":[180,180,1],"cvpc":[8,1],"g":[2,100.00,1]}}},"15":{"st":"du","pa":0,"n":"work.Decoder_enable_lines","l":"Verilog","sn":22,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"13":{"st":"du","pa":0,"n":"work.Demultiplexer1_address","l":"Verilog","sn":20,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[14,14,1]}}},"6":{"st":"du","pa":0,"n":"work.MEMORY_TOP","l":"Verilog","sn":13,"one_inst":20,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[4,4,1],"fc":[4,4,1],"t":[232,232,1]}}},"7":{"st":"du","pa":0,"n":"work.MUX_4x1","l":"Verilog","sn":14,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"8":{"st":"du","pa":0,"n":"work.Memory_Control_Unit","l":"Verilog","sn":15,"one_inst":23,"loc":{"cp":100.00,"data":{"t":[344,344,1]}}},"12":{"st":"du","pa":0,"n":"work.controller_interface","l":"Verilog","sn":19,"one_inst":36,"loc":{"cp":100.00,"data":{"t":[252,252,1]}}},"14":{"st":"du","pa":0,"n":"work.demultiplexer_data","l":"Verilog","sn":21,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"10":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":17,"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[156,156,1]}}},"9":{"st":"du","pa":0,"n":"work.latency_top","l":"Verilog","sn":16,"loc":{"cp":100.00,"data":{"t":[156,156,1]}}},"11":{"st":"du","pa":0,"n":"work.modified_dual_mem","l":"Verilog","sn":18,"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[92,92,1]}}},"1":{"st":"du","pa":0,"n":"work.ram_if","l":"SystemVerilog","sn":1,"loc":{"cp":99.35,"data":{"s":[14,14,1],"b":[8,8,1],"t":[104,102,1]}}},"3":{"st":"du","pa":0,"n":"work.ram_pkg","l":"SystemVerilog","sn":3,"one_inst":45,"loc":{"cp":63.71,"data":{"s":[93,71,1],"b":[27,19,1],"fc":[18,8,1]}}},"16":{"st":"du","pa":0,"n":"work.sel_latency","l":"Verilog","sn":23,"one_inst":43,"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[28,28,1]}}},"5":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":9,"one_inst":17,"loc":{"cp":88.88,"data":{"s":[18,14,1],"a":[2,2,1]}}},"4":{"st":"du","pa":0,"n":"work.top_sv_unit","l":"SystemVerilog","sn":9,"one_inst":46,"loc":{"cp":87.50,"data":{"s":[64,48,1],"b":[4,3,1],"fc":[1,1,1],"gb":[180,180,1],"cvpc":[8,1],"g":[2,100.00,1]}}}};
processSummaryData(g_data);