Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 21 21:04:18 2024
| Host         : Matbi-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
CKBF-1     Warning   connects_I_driver_BUFR                                1           
LUTAR-1    Warning   LUT drives async reset alert                          7           
TIMING-9   Warning   Unknown CDC Logic                                     1           
TIMING-10  Warning   Missing property on synchronizer                      1           
TIMING-18  Warning   Missing input or output delay                         28          
TIMING-28  Warning   Auto-derived clock referenced by a timing constraint  2           
XDCB-5     Warning   Runtime inefficient way to find pin objects           2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.526        0.000                      0                51093        0.050        0.000                      0                50870        0.013        0.000                       0                 23737  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 5.000}        10.000          100.000         
  I                            {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O     {0.000 4.000}        10.000          100.000         
  mmcm_fbclk_out               {0.000 5.000}        10.000          100.000         
clk_fpga_1                     {0.000 3.749}        7.499           133.351         
clk_fpga_2                     {0.000 2.500}        5.000           200.000         
dphy_clk_hs_p                  {0.000 1.250}        2.500           400.000         
  rxbyteclkhs                  {0.000 5.000}        10.000          100.000         
hdmi_in_clk_p                  {0.000 4.200}        8.400           119.048         
  CLKFBIN                      {0.000 4.200}        8.400           119.048         
  CLK_OUT_5x_hdmi_clk          {0.000 0.840}        1.680           595.238         
    PixelClk_int               {0.000 3.360}        8.400           119.048         
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0  {0.000 41.667}       83.333          12.000          
  clk_out2_system_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           0.632        0.000                      0                22812        0.054        0.000                      0                22812        2.500        0.000                       0                 11060  
  I                                                                                                                                                                              0.333        0.000                       0                    11  
    axi_dynclk_0_PXL_CLK_O           0.938        0.000                      0                 5374        0.106        0.000                      0                 5374        3.020        0.000                       0                  2843  
  mmcm_fbclk_out                                                                                                                                                                 8.751        0.000                       0                     2  
clk_fpga_1                           0.673        0.000                      0                13586        0.050        0.000                      0                13586        2.499        0.000                       0                  5563  
clk_fpga_2                           0.746        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   159  
dphy_clk_hs_p                                                                                                                                                                    0.833        0.000                       0                     6  
  rxbyteclkhs                        3.655        0.000                      0                 1376        0.075        0.000                      0                 1376        3.750        0.000                       0                   535  
hdmi_in_clk_p                                                                                                                                                                    2.200        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                        7.151        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                            0.013        0.000                       0                    15  
    PixelClk_int                     0.526        0.000                      0                 6263        0.051        0.000                      0                 6263        2.110        0.000                       0                  3096  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0       80.590        0.000                      0                   46        0.056        0.000                      0                   46       40.417        0.000                       0                    32  
  clk_out2_system_clk_wiz_0_0        0.553        0.000                      0                  575        0.119        0.000                      0                  575        0.264        0.000                       0                   408  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_dynclk_0_PXL_CLK_O  clk_fpga_0                    7.885        0.000                      0                   34                                                                        
rxbyteclkhs             clk_fpga_0                    8.691        0.000                      0                    5                                                                        
PixelClk_int            clk_fpga_0                    6.200        0.000                      0                   34                                                                        
clk_fpga_0              axi_dynclk_0_PXL_CLK_O        8.543        0.000                      0                   42                                                                        
clk_fpga_1              axi_dynclk_0_PXL_CLK_O        5.902        0.000                      0                   25                                                                        
axi_dynclk_0_PXL_CLK_O  clk_fpga_1                    8.428        0.000                      0                   12                                                                        
PixelClk_int            clk_fpga_1                    6.949        0.000                      0                   12                                                                        
clk_fpga_0              rxbyteclkhs                   8.526        0.000                      0                    5                                                                        
clk_fpga_0              PixelClk_int                  8.760        0.000                      0                   42                                                                        
clk_fpga_1              PixelClk_int                  6.044        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            PixelClk_int                 PixelClk_int                       6.437        0.000                      0                    3        0.486        0.000                      0                    3  
**async_default**            clk_fpga_0                   clk_fpga_0                         2.158        0.000                      0                  325        0.559        0.000                      0                  325  
**async_default**            clk_fpga_1                   clk_fpga_1                         3.891        0.000                      0                   96        0.527        0.000                      0                   96  
**async_default**            clk_fpga_2                   clk_fpga_2                         3.123        0.000                      0                    3        0.516        0.000                      0                    3  
**async_default**            clk_out2_system_clk_wiz_0_0  clk_out2_system_clk_wiz_0_0        2.084        0.000                      0                   37        0.564        0.000                      0                   37  
**async_default**            rxbyteclkhs                  rxbyteclkhs                        6.321        0.000                      0                   35        0.898        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[8]
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 1.450ns (16.968%)  route 7.096ns (83.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=55, routed)          7.096    11.576    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[8]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.702    12.881    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[8])
                                                     -0.648    12.208    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.602ns (17.843%)  route 7.376ns (82.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 f  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=58, routed)          7.376    11.857    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/s_axi_wdata[7]
    SLICE_X95Y87         LUT4 (Prop_lut4_I0_O)        0.152    12.009 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i[7]_i_1/O
                         net (fo=1, routed)           0.000    12.009    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/p_1_in[7]
    SLICE_X95Y87         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.604    12.783    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/s_axi_aclk
    SLICE_X95Y87         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[7]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X95Y87         FDRE (Setup_fdre_C_D)        0.047    12.805    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 1.450ns (16.444%)  route 7.368ns (83.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=55, routed)          7.368    11.849    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/s_axi_wdata[8]
    SLICE_X95Y88         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.605    12.784    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/s_axi_aclk
    SLICE_X95Y88         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier_reg[8]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X95Y88         FDRE (Setup_fdre_C_D)       -0.081    12.678    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier_reg[8]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -11.849    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 1.450ns (16.051%)  route 7.584ns (83.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=57, routed)          7.584    12.065    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_wdata[6]
    SLICE_X92Y108        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.779    12.958    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X92Y108        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[6]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X92Y108        FDCE (Setup_fdce_C_D)       -0.028    12.905    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[6]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 1.602ns (18.240%)  route 7.181ns (81.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=74, routed)          7.181    11.662    system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/s_axi_CTRL_WDATA[1]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.152    11.814 r  system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    11.814    system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer0[1]
    SLICE_X49Y37         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.489    12.668    system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X49Y37         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer_reg[1]/C
                         clock pessimism              0.115    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X49Y37         FDRE (Setup_fdre_C_D)        0.075    12.704    system_i/v_frmbuf_wr_0/inst/CTRL_s_axi_U/int_frm_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 1.450ns (16.661%)  route 7.253ns (83.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=58, routed)          7.253    11.734    system_i/v_tc_in/U0/U_VIDEO_CTRL/s_axi_wdata[7]
    SLICE_X84Y42         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.561    12.740    system_i/v_tc_in/U0/U_VIDEO_CTRL/aclk
    SLICE_X84Y42         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X84Y42         FDRE (Setup_fdre_C_D)       -0.067    12.634    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -11.734    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 1.450ns (16.520%)  route 7.327ns (83.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=58, routed)          7.327    11.808    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/s_axi_wdata[7]
    SLICE_X94Y88         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.605    12.784    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/s_axi_aclk
    SLICE_X94Y88         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier_reg[7]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X94Y88         FDRE (Setup_fdre_C_D)       -0.045    12.714    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/ier_reg[7]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 1.450ns (16.327%)  route 7.431ns (83.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 12.898 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=55, routed)          7.431    11.912    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_wdata[8]
    SLICE_X89Y108        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.719    12.898    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X89Y108        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[8]/C
                         clock pessimism              0.129    13.027    
                         clock uncertainty           -0.154    12.873    
    SLICE_X89Y108        FDCE (Setup_fdce_C_D)       -0.047    12.826    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_axi_reg[8]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.603ns (18.124%)  route 7.242ns (81.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 12.780 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 f  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          7.242    11.723    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/s_axi_wdata[0]
    SLICE_X96Y83         LUT4 (Prop_lut4_I0_O)        0.153    11.876 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i[8]_i_1/O
                         net (fo=1, routed)           0.000    11.876    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/p_1_in[8]
    SLICE_X96Y83         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.601    12.780    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/s_axi_aclk
    SLICE_X96Y83         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[8]/C
                         clock pessimism              0.129    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X96Y83         FDRE (Setup_fdre_C_D)        0.090    12.845    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 1.450ns (16.885%)  route 7.138ns (83.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.737     3.031    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=31, routed)          7.138    11.618    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[17]
    SLICE_X78Y37         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.557    12.736    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X78Y37         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X78Y37         FDRE (Setup_fdre_C_D)       -0.093    12.604    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.618    
  -------------------------------------------------------------------
                         slack                                  0.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.449%)  route 0.222ns (57.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.563     0.899    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X46Y47         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[16]/Q
                         net (fo=1, routed)           0.222     1.285    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/fifo_wreq_n_38
    SLICE_X45Y50         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.825     1.191    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/ap_clk
    SLICE_X45Y50         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_addr_reg[19]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/I2S_CLK_CONTROL_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.231ns (56.798%)  route 0.176ns (43.202%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.554     0.890    system_i/axi_i2s_adi_1/U0/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  system_i/axi_i2s_adi_1/U0/I2S_CLK_CONTROL_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_i2s_adi_1/U0/I2S_CLK_CONTROL_REG_reg[2]/Q
                         net (fo=3, routed)           0.063     1.094    system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[23]_0[2]
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.139 r  system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_rdata[2]_i_2/O
                         net (fo=1, routed)           0.113     1.251    system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_rdata[2]_i_2_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.296 r  system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.296    system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/rd_data[2]
    SLICE_X51Y92         FDRE                                         r  system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.819     1.185    system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aclk
    SLICE_X51Y92         FDRE                                         r  system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.092     1.242    system_i/axi_i2s_adi_1/U0/axi_i2s_adi_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.629%)  route 0.204ns (49.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.563     0.899    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/ap_clk
    SLICE_X36Y48         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[4]/Q
                         net (fo=2, routed)           0.204     1.266    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]_0[30]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.311 r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p1[36]_i_1/O
                         net (fo=1, routed)           0.000     1.311    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p1[36]_i_1_n_3
    SLICE_X40Y51         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.825     1.191    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X40Y51         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.091     1.252    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.593     0.929    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_clk
    SLICE_X9Y12          FDRE                                         r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.070 r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330_reg[5]/Q
                         net (fo=3, routed)           0.130     1.200    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/din[53]
    RAMB36_X0Y2          RAMB36E1                                     r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.902     1.268    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.140    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_4_reg_286_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.593     0.929    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_clk
    SLICE_X8Y12          FDRE                                         r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_4_reg_286_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.093 r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_4_reg_286_reg[7]/Q
                         net (fo=1, routed)           0.108     1.200    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/din[39]
    RAMB36_X0Y2          RAMB36E1                                     r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.902     1.268    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.140    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.392%)  route 0.205ns (55.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.563     0.899    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/ap_clk
    SLICE_X36Y48         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[3]/Q
                         net (fo=2, routed)           0.205     1.268    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]_0[29]
    SLICE_X37Y50         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.825     1.191    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X37Y50         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.046     1.207    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_5_reg_308_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.594     0.929    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/ap_clk
    SLICE_X8Y10          FDRE                                         r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_5_reg_308_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.094 r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/MultiPixStream2Bytes_U0/grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_228/in_pix_UV_V_5_reg_308_reg[2]/Q
                         net (fo=1, routed)           0.108     1.201    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/din[42]
    RAMB36_X0Y2          RAMB36E1                                     r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.902     1.268    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/ap_clk
    RAMB36_X0Y2          RAMB36E1                                     r  system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.140    system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.025%)  route 0.209ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.563     0.899    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/ap_clk
    SLICE_X36Y49         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/tmp_len_reg[6]/Q
                         net (fo=2, routed)           0.209     1.271    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]_0[32]
    SLICE_X37Y50         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.825     1.191    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X37Y50         FDRE                                         r  system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.047     1.208    system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/mem_wdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.107%)  route 0.259ns (66.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.607     0.943    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/m_axis_aclk
    SLICE_X97Y32         FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/mem_wdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y32         FDRE (Prop_fdre_C_Q)         0.128     1.071 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/data/mem_wdata_reg[52]/Q
                         net (fo=1, routed)           0.259     1.329    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[52]
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.919     1.285    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
                         clock pessimism             -0.263     1.022    
    RAMB36_X5Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.265    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.638%)  route 0.244ns (63.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.556     0.892    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/s00_axi_aclk
    SLICE_X44Y95         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][3]/Q
                         net (fo=1, routed)           0.244     1.276    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int_reg_n_0_[0][3]
    SLICE_X50Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.820     1.186    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/s00_axi_aclk
    SLICE_X50Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.059     1.210    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx/gen[0].data_int_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1      system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0      system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane0_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3      system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      system_i/v_frmbuf_wr_0/inst/grp_FrmbufWrHlsDataFlow_fu_162/bytePlanes_plane1_U/U_system_v_frmbuf_wr_0_0_fifo_w64_d960_B_ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6      system_i/v_frmbuf_wr_0/inst/mm_video_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6      system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6      system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.499         5.000       2.501      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y93     system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y124    system_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y123    system_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y142    system_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y141    system_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y148    system_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y147    system_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y146    system_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.000       0.333      OLOGIC_X1Y145    system_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.000       0.334      BUFIO_X1Y9       system_i/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         2.000       0.334      BUFR_X1Y8        system_i/axi_dynclk_0/U0/BUFR_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        0.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 0.792ns (8.905%)  route 8.102ns (91.095%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.735ns = ( 15.735 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         8.102    15.029    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X91Y110        LUT6 (Prop_lut6_I4_O)        0.124    15.153 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2/O
                         net (fo=1, routed)           0.000    15.153    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_2_n_0
    SLICE_X91Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    15.365 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1/O
                         net (fo=1, routed)           0.000    15.365    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1_n_0
    SLICE_X91Y110        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.825    15.735    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X91Y110        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/C
                         clock pessimism              0.570    16.305    
                         clock uncertainty           -0.066    16.239    
    SLICE_X91Y110        FDRE (Setup_fdre_C_D)        0.064    16.303    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                         16.303    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 0.792ns (8.852%)  route 8.155ns (91.148%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 15.808 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         8.155    15.082    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X88Y111        LUT6 (Prop_lut6_I4_O)        0.124    15.206 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2/O
                         net (fo=1, routed)           0.000    15.206    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_2_n_0
    SLICE_X88Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    15.418 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1/O
                         net (fo=1, routed)           0.000    15.418    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_0
    SLICE_X88Y111        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.898    15.808    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X88Y111        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/C
                         clock pessimism              0.570    16.378    
                         clock uncertainty           -0.066    16.312    
    SLICE_X88Y111        FDRE (Setup_fdre_C_D)        0.064    16.376    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]
  -------------------------------------------------------------------
                         required time                         16.376    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.794ns (8.989%)  route 8.039ns (91.011%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.731ns = ( 15.731 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         8.039    14.966    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X98Y115        LUT6 (Prop_lut6_I4_O)        0.124    15.090 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3/O
                         net (fo=1, routed)           0.000    15.090    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_3_n_0
    SLICE_X98Y115        MUXF7 (Prop_muxf7_I1_O)      0.214    15.304 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1/O
                         net (fo=1, routed)           0.000    15.304    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1_n_0
    SLICE_X98Y115        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.821    15.731    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X98Y115        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/C
                         clock pessimism              0.570    16.301    
                         clock uncertainty           -0.066    16.235    
    SLICE_X98Y115        FDRE (Setup_fdre_C_D)        0.113    16.348    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]
  -------------------------------------------------------------------
                         required time                         16.348    
                         arrival time                         -15.304    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 0.580ns (6.617%)  route 8.186ns (93.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 15.732 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         8.186    15.113    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X100Y114       LUT5 (Prop_lut5_I3_O)        0.124    15.237 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1/O
                         net (fo=1, routed)           0.000    15.237    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1_n_0
    SLICE_X100Y114       FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.822    15.732    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X100Y114       FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]/C
                         clock pessimism              0.570    16.302    
                         clock uncertainty           -0.066    16.236    
    SLICE_X100Y114       FDRE (Setup_fdre_C_D)        0.077    16.313    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]
  -------------------------------------------------------------------
                         required time                         16.313    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 0.789ns (9.039%)  route 7.940ns (90.961%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.726ns = ( 15.726 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         7.940    14.867    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X96Y119        LUT6 (Prop_lut6_I4_O)        0.124    14.991 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2/O
                         net (fo=1, routed)           0.000    14.991    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_2_n_0
    SLICE_X96Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    15.200 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1/O
                         net (fo=1, routed)           0.000    15.200    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1_n_0
    SLICE_X96Y119        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.816    15.726    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X96Y119        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/C
                         clock pessimism              0.570    16.296    
                         clock uncertainty           -0.066    16.230    
    SLICE_X96Y119        FDRE (Setup_fdre_C_D)        0.113    16.343    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]
  -------------------------------------------------------------------
                         required time                         16.343    
                         arrival time                         -15.200    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 0.988ns (11.470%)  route 7.625ns (88.530%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 15.719 - 10.000 ) 
    Source Clock Delay      (SCD):    6.474ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.018     6.474    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y114        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.478     6.952 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=434, routed)         7.625    14.577    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X104Y126       LUT6 (Prop_lut6_I4_O)        0.301    14.878 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0/O
                         net (fo=1, routed)           0.000    14.878    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_2__0_n_0
    SLICE_X104Y126       MUXF7 (Prop_muxf7_I0_O)      0.209    15.087 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.087    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0
    SLICE_X104Y126       FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.809    15.719    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X104Y126       FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]/C
                         clock pessimism              0.570    16.289    
                         clock uncertainty           -0.066    16.223    
    SLICE_X104Y126       FDRE (Setup_fdre_C_D)        0.113    16.336    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]
  -------------------------------------------------------------------
                         required time                         16.336    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.797ns (9.298%)  route 7.775ns (90.702%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.735ns = ( 15.735 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         7.775    14.702    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X95Y109        LUT6 (Prop_lut6_I4_O)        0.124    14.826 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3/O
                         net (fo=1, routed)           0.000    14.826    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_3_n_0
    SLICE_X95Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.043 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1/O
                         net (fo=1, routed)           0.000    15.043    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1_n_0
    SLICE_X95Y109        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.825    15.735    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X95Y109        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/C
                         clock pessimism              0.570    16.305    
                         clock uncertainty           -0.066    16.239    
    SLICE_X95Y109        FDRE (Setup_fdre_C_D)        0.064    16.303    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]
  -------------------------------------------------------------------
                         required time                         16.303    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 0.797ns (9.338%)  route 7.738ns (90.662%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 15.734 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         7.738    14.665    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X91Y111        LUT6 (Prop_lut6_I4_O)        0.124    14.789 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3/O
                         net (fo=1, routed)           0.000    14.789    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    15.006 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1/O
                         net (fo=1, routed)           0.000    15.006    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1_n_0
    SLICE_X91Y111        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.824    15.734    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X91Y111        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
                         clock pessimism              0.570    16.304    
                         clock uncertainty           -0.066    16.238    
    SLICE_X91Y111        FDRE (Setup_fdre_C_D)        0.064    16.302    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                         16.302    
                         arrival time                         -15.006    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 0.794ns (9.305%)  route 7.739ns (90.695%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.729ns = ( 15.729 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         7.739    14.666    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    14.790 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3/O
                         net (fo=1, routed)           0.000    14.790    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_3_n_0
    SLICE_X98Y117        MUXF7 (Prop_muxf7_I1_O)      0.214    15.004 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1/O
                         net (fo=1, routed)           0.000    15.004    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_i_1_n_0
    SLICE_X98Y117        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.819    15.729    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X98Y117        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]/C
                         clock pessimism              0.570    16.299    
                         clock uncertainty           -0.066    16.233    
    SLICE_X98Y117        FDRE (Setup_fdre_C_D)        0.113    16.346    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]
  -------------------------------------------------------------------
                         required time                         16.346    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 0.789ns (9.261%)  route 7.731ns (90.739%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 15.733 - 10.000 ) 
    Source Clock Delay      (SCD):    6.471ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.980     3.274    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.425    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     5.456 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        1.015     6.471    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     6.927 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep/Q
                         net (fo=130, routed)         7.731    14.658    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[1].sel_int_reg[1][0]_rep_n_0
    SLICE_X90Y112        LUT6 (Prop_lut6_I4_O)        0.124    14.782 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2/O
                         net (fo=1, routed)           0.000    14.782    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_0
    SLICE_X90Y112        MUXF7 (Prop_muxf7_I0_O)      0.209    14.991 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1/O
                         net (fo=1, routed)           0.000    14.991    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_0
    SLICE_X90Y112        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.770    12.949    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.032 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    13.992    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    14.910 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.823    15.733    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X90Y112        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/C
                         clock pessimism              0.570    16.303    
                         clock uncertainty           -0.066    16.237    
    SLICE_X90Y112        FDRE (Setup_fdre_C_D)        0.113    16.350    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                  1.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.276     1.967    system_i/v_tc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X97Y125        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y125        FDRE (Prop_fdre_C_Q)         0.141     2.108 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[20][0]/Q
                         net (fo=1, routed)           0.054     2.162    system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/D[0]
    SLICE_X96Y125        FDRE                                         r  system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.311     2.508    system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X96Y125        FDRE                                         r  system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[0]/C
                         clock pessimism             -0.528     1.980    
    SLICE_X96Y125        FDRE (Hold_fdre_C_D)         0.076     2.056    system_i/v_tc_out/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.286     1.977    system_i/v_tc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X95Y137        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y137        FDRE (Prop_fdre_C_Q)         0.141     2.118 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[4]/Q
                         net (fo=2, routed)           0.065     2.183    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_status_regs_int_reg[1][4]
    SLICE_X94Y137        LUT2 (Prop_lut2_I0_O)        0.045     2.228 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][4]_i_1/O
                         net (fo=1, routed)           0.000     2.228    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]_0
    SLICE_X94Y137        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.323     2.520    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X94Y137        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]/C
                         clock pessimism             -0.530     1.990    
    SLICE_X94Y137        FDRE (Hold_fdre_C_D)         0.121     2.111    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][4]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.276     1.967    system_i/v_tc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X97Y124        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y124        FDRE (Prop_fdre_C_Q)         0.141     2.108 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][2]/Q
                         net (fo=2, routed)           0.066     2.174    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[37]
    SLICE_X96Y124        LUT3 (Prop_lut3_I2_O)        0.045     2.219 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][2]_i_1/O
                         net (fo=1, routed)           0.000     2.219    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]_0
    SLICE_X96Y124        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.311     2.508    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X96Y124        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]/C
                         clock pessimism             -0.528     1.980    
    SLICE_X96Y124        FDRE (Hold_fdre_C_D)         0.121     2.101    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.981    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     2.122 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     2.178    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X95Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.328     2.525    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.544     1.981    
    SLICE_X95Y101        FDRE (Hold_fdre_C_D)         0.076     2.057    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.981    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y100        FDRE (Prop_fdre_C_Q)         0.141     2.122 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     2.178    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X95Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.328     2.525    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.544     1.981    
    SLICE_X95Y100        FDRE (Hold_fdre_C_D)         0.076     2.057    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.289     1.980    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y104        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.141     2.121 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.177    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X95Y104        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.327     2.524    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y104        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.544     1.980    
    SLICE_X95Y104        FDRE (Hold_fdre_C_D)         0.076     2.056    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.308     1.999    system_i/v_tc_out/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y127        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDRE (Prop_fdre_C_Q)         0.141     2.140 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][9]/Q
                         net (fo=2, routed)           0.068     2.208    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[204]
    SLICE_X82Y127        LUT3 (Prop_lut3_I0_O)        0.045     2.253 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][9]_i_1/O
                         net (fo=1, routed)           0.000     2.253    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]_0
    SLICE_X82Y127        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.342     2.539    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X82Y127        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]/C
                         clock pessimism             -0.527     2.012    
    SLICE_X82Y127        FDRE (Hold_fdre_C_D)         0.120     2.132    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][9]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.981    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDRE (Prop_fdre_C_Q)         0.141     2.122 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     2.178    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X91Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.328     2.525    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.544     1.981    
    SLICE_X91Y101        FDRE (Hold_fdre_C_D)         0.075     2.056    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.981    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_fdre_C_Q)         0.141     2.122 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     2.178    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X91Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.328     2.525    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.544     1.981    
    SLICE_X91Y100        FDRE (Hold_fdre_C_D)         0.075     2.056    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.672     1.008    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.421    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.691 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.290     1.981    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     2.122 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.178    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X95Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.945     1.311    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.766    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.197 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2843, routed)        0.328     2.525    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.544     1.981    
    SLICE_X95Y101        FDRE (Hold_fdre_C_D)         0.075     2.056    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { system_i/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y22   system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y20   system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y21   system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y124  system_i/rgb2dvi_1/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y123  system_i/rgb2dvi_1/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y142  system_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y141  system_i/rgb2dvi_1/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y148  system_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y147  system_i/rgb2dvi_1/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         10.000      8.333      OLOGIC_X1Y146  system_i/rgb2dvi_1/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y122  system_i/v_tc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y122  system_i/v_tc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y122  system_i/v_tc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X82Y122  system_i/v_tc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X62Y116  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X62Y116  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X58Y118  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X58Y118  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X50Y115  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.000       5.020      SLICE_X50Y115  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y122  system_i/v_tc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y122  system_i/v_tc_out/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y122  system_i/v_tc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X82Y122  system_i/v_tc_out/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y116  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y116  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y118  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X58Y118  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y115  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X50Y115  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.023ns (45.045%)  route 3.688ns (54.955%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 10.149 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X50Y16         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           1.002     4.462    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[0]
    SLICE_X50Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.586 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.586    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.099 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.099    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.216 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          1.005     6.221    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/CO[0]
    SLICE_X51Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.345 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.345    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.877 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.877    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.991    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.418 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=1, routed)           0.447     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X52Y20         LUT4 (Prop_lut4_I3_O)        0.306     8.171 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3__0/O
                         net (fo=3, routed)           0.663     8.834    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X53Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.958 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.571     9.529    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.653 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.653    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_25
    SLICE_X53Y20         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.471    10.149    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X53Y20         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.264    10.413    
                         clock uncertainty           -0.118    10.295    
    SLICE_X53Y20         FDRE (Setup_fdre_C_D)        0.031    10.326    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         10.326    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.458ns (22.623%)  route 4.987ns (77.377%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 10.247 - 7.499 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.740     3.034    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X10Y22         FDRE                                         r  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=9, routed)           1.086     4.638    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc_0
    SLICE_X7Y22          LUT5 (Prop_lut5_I2_O)        0.124     4.762 r  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.651     5.412    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.118     5.530 r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.992     6.522    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.326     6.848 r  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.692     7.541    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]
    SLICE_X11Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.665 r  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.529     8.194    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X10Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.318 f  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=6, routed)           0.469     8.786    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.910 r  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.568     9.479    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X11Y21         FDRE                                         r  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.569    10.247    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X11Y21         FDRE                                         r  system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.266    10.513    
                         clock uncertainty           -0.118    10.395    
    SLICE_X11Y21         FDRE (Setup_fdre_C_CE)      -0.205    10.190    system_i/axi_mem_intercon_HP0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.190    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.131ns (19.660%)  route 4.622ns (80.340%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.157 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/Q
                         net (fo=28, routed)          1.274     4.734    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3/O
                         net (fo=2, routed)           0.635     5.493    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_2/O
                         net (fo=3, routed)           0.531     6.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg_2
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.272 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_calc_error_reg_i_3/O
                         net (fo=7, routed)           0.727     6.999    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=31, routed)          0.742     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.117     7.982 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_1/O
                         net (fo=13, routed)          0.713     8.695    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X34Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.479    10.157    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X34Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/C
                         clock pessimism              0.230    10.387    
                         clock uncertainty           -0.118    10.269    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.748     9.521    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
  -------------------------------------------------------------------
                         required time                          9.521    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.131ns (19.660%)  route 4.622ns (80.340%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.157 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/Q
                         net (fo=28, routed)          1.274     4.734    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3/O
                         net (fo=2, routed)           0.635     5.493    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_2/O
                         net (fo=3, routed)           0.531     6.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg_2
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.272 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_calc_error_reg_i_3/O
                         net (fo=7, routed)           0.727     6.999    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=31, routed)          0.742     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.117     7.982 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_1/O
                         net (fo=13, routed)          0.713     8.695    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X34Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.479    10.157    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X34Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
                         clock pessimism              0.230    10.387    
                         clock uncertainty           -0.118    10.269    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.748     9.521    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg
  -------------------------------------------------------------------
                         required time                          9.521    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.131ns (19.660%)  route 4.622ns (80.340%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 10.157 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/Q
                         net (fo=28, routed)          1.274     4.734    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3/O
                         net (fo=2, routed)           0.635     5.493    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_2/O
                         net (fo=3, routed)           0.531     6.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg_2
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.272 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_calc_error_reg_i_3/O
                         net (fo=7, routed)           0.727     6.999    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=31, routed)          0.742     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.117     7.982 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_1/O
                         net (fo=13, routed)          0.713     8.695    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X34Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.479    10.157    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X34Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg/C
                         clock pessimism              0.230    10.387    
                         clock uncertainty           -0.118    10.269    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.748     9.521    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_sequential_reg_reg
  -------------------------------------------------------------------
                         required time                          9.521    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.131ns (19.517%)  route 4.664ns (80.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.232 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/Q
                         net (fo=28, routed)          1.274     4.734    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3/O
                         net (fo=2, routed)           0.635     5.493    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_2/O
                         net (fo=3, routed)           0.531     6.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg_2
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.272 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_calc_error_reg_i_3/O
                         net (fo=7, routed)           0.727     6.999    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=31, routed)          0.742     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.117     7.982 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_1/O
                         net (fo=13, routed)          0.755     8.737    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.554    10.232    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/C
                         clock pessimism              0.230    10.462    
                         clock uncertainty           -0.118    10.344    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.748     9.596    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.131ns (19.517%)  route 4.664ns (80.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.232 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/Q
                         net (fo=28, routed)          1.274     4.734    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3/O
                         net (fo=2, routed)           0.635     5.493    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_2/O
                         net (fo=3, routed)           0.531     6.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg_2
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.272 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_calc_error_reg_i_3/O
                         net (fo=7, routed)           0.727     6.999    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=31, routed)          0.742     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.117     7.982 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_1/O
                         net (fo=13, routed)          0.755     8.737    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.554    10.232    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/C
                         clock pessimism              0.230    10.462    
                         clock uncertainty           -0.118    10.344    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.748     9.596    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.131ns (19.517%)  route 4.664ns (80.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.232 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/Q
                         net (fo=28, routed)          1.274     4.734    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3/O
                         net (fo=2, routed)           0.635     5.493    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_2/O
                         net (fo=3, routed)           0.531     6.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg_2
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.272 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_calc_error_reg_i_3/O
                         net (fo=7, routed)           0.727     6.999    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=31, routed)          0.742     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.117     7.982 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_1/O
                         net (fo=13, routed)          0.755     8.737    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.554    10.232    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/C
                         clock pessimism              0.230    10.462    
                         clock uncertainty           -0.118    10.344    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.748     9.596    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.131ns (19.517%)  route 4.664ns (80.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.232 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/Q
                         net (fo=28, routed)          1.274     4.734    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3/O
                         net (fo=2, routed)           0.635     5.493    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_2/O
                         net (fo=3, routed)           0.531     6.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg_2
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.272 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_calc_error_reg_i_3/O
                         net (fo=7, routed)           0.727     6.999    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=31, routed)          0.742     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.117     7.982 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_1/O
                         net (fo=13, routed)          0.755     8.737    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.554    10.232    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[4]/C
                         clock pessimism              0.230    10.462    
                         clock uncertainty           -0.118    10.344    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.748     9.596    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.131ns (19.517%)  route 4.664ns (80.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.232 - 7.499 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.648     2.942    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X46Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg/Q
                         net (fo=28, routed)          1.274     4.734    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3/O
                         net (fo=2, routed)           0.635     5.493    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_3_n_0
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.617 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s_ready_dup_i_2/O
                         net (fo=3, routed)           0.531     6.148    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg_2
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.272 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_next_calc_error_reg_i_3/O
                         net (fo=7, routed)           0.727     6.999    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.123 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=31, routed)          0.742     7.865    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg
    SLICE_X32Y25         LUT4 (Prop_lut4_I0_O)        0.117     7.982 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_1/O
                         net (fo=13, routed)          0.755     8.737    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.554    10.232    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X30Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[6]/C
                         clock pessimism              0.230    10.462    
                         clock uncertainty           -0.118    10.344    
    SLICE_X30Y25         FDRE (Setup_fdre_C_R)       -0.748     9.596    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.491%)  route 0.243ns (65.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.558     0.894    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X37Y13         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]/Q
                         net (fo=1, routed)           0.243     1.265    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[63]
    RAMB36_X2Y2          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.870     1.236    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y2          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.973    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.242     1.215    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.337%)  route 0.247ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.556     0.891    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y10         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=1, routed)           0.247     1.280    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/D[2]
    SLICE_X47Y11         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.827     1.193    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X47Y11         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.070     1.228    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.691%)  route 0.223ns (61.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.555     0.891    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y12         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/Q
                         net (fo=1, routed)           0.223     1.255    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[2]
    SLICE_X45Y12         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.825     1.191    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X45Y12         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.047     1.203    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.529%)  route 0.243ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.562     0.897    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X35Y10         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]/Q
                         net (fo=1, routed)           0.243     1.268    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[51]
    RAMB36_X2Y2          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.870     1.236    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y2          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.973    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.242     1.215    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.035%)  route 0.227ns (54.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.553     0.889    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X51Y16         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_valid_i_reg/Q
                         net (fo=5, routed)           0.227     1.257    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/slice_insert_valid
    SLICE_X48Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.302 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.302    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[1]
    SLICE_X48Y14         FDSE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.824     1.190    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_s2mm_aclk
    SLICE_X48Y14         FDSE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y14         FDSE (Hold_fdse_C_D)         0.092     1.247    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.472%)  route 0.262ns (61.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.592     0.928    system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X14Y36         FDRE                                         r  system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.262     1.354    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.900     1.266    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.003    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     1.299    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.765%)  route 0.230ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.562     0.897    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y11         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]/Q
                         net (fo=1, routed)           0.230     1.255    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[41]
    RAMB36_X2Y2          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.870     1.236    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y2          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.280     0.956    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.243     1.199    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.313%)  route 0.264ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.592     0.928    system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X14Y36         FDRE                                         r  system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[36]/Q
                         net (fo=1, routed)           0.264     1.356    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[36]
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.900     1.266    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.003    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.299    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.337%)  route 0.247ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.557     0.893    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y9          FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=1, routed)           0.247     1.281    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2[1]
    SLICE_X47Y10         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.827     1.193    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X47Y10         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X47Y10         FDRE (Hold_fdre_C_D)         0.066     1.224    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.292%)  route 0.264ns (61.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.592     0.928    system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X14Y36         FDRE                                         r  system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  system_i/axi_mem_intercon_HP0/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.264     1.356    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[38]
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.900     1.266    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y7          RAMB36E1                                     r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.003    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.299    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.749 }
Period(ns):         7.499
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.499       4.555      RAMB36_X3Y1   system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.499       4.555      RAMB36_X3Y2   system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.499       4.555      RAMB18_X2Y2   system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.499       4.555      RAMB36_X4Y8   system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.499       4.555      RAMB36_X3Y8   system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         7.499       4.555      RAMB18_X4Y14  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.499       4.923      RAMB36_X3Y1   system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         7.499       4.923      RAMB36_X3Y2   system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.499       4.923      RAMB18_X2Y2   system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         7.499       4.923      RAMB36_X2Y2   system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.750       2.500      SLICE_X2Y38   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X2Y38   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.750       2.500      SLICE_X2Y38   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X2Y38   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.750       2.500      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.750       2.500      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.750       2.500      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X2Y38   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X2Y38   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X2Y38   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X2Y38   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.750       2.500      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.750       2.500      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.749       2.499      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.750       2.500      SLICE_X4Y31   system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.318ns (31.546%)  route 2.860ns (68.454%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 7.878 - 5.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.880     3.174    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X107Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.419     3.593 f  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=3, routed)           0.863     4.456    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
    SLICE_X107Y8         LUT3 (Prop_lut3_I2_O)        0.325     4.781 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.822     5.603    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X108Y8         LUT6 (Prop_lut6_I1_O)        0.326     5.929 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.445     6.374    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X108Y10        LUT4 (Prop_lut4_I2_O)        0.124     6.498 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.730     7.228    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X106Y8         LUT3 (Prop_lut3_I1_O)        0.124     7.352 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.352    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X106Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.699     7.878    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.274     8.152    
                         clock uncertainty           -0.083     8.069    
    SLICE_X106Y8         FDRE (Setup_fdre_C_D)        0.029     8.098    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.318ns (33.696%)  route 2.593ns (66.304%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 7.878 - 5.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.880     3.174    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X107Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.419     3.593 f  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=3, routed)           0.863     4.456    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
    SLICE_X107Y8         LUT3 (Prop_lut3_I2_O)        0.325     4.781 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.822     5.603    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X108Y8         LUT6 (Prop_lut6_I1_O)        0.326     5.929 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.445     6.374    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X108Y10        LUT4 (Prop_lut4_I2_O)        0.124     6.498 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.463     6.961    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X107Y7         LUT6 (Prop_lut6_I4_O)        0.124     7.085 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.085    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X107Y7         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.699     7.878    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X107Y7         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.271     8.149    
                         clock uncertainty           -0.083     8.066    
    SLICE_X107Y7         FDRE (Setup_fdre_C_D)        0.029     8.095    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.318ns (34.977%)  route 2.450ns (65.023%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 7.877 - 5.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.880     3.174    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X107Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.419     3.593 f  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/Q
                         net (fo=3, routed)           0.863     4.456    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
    SLICE_X107Y8         LUT3 (Prop_lut3_I2_O)        0.325     4.781 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.822     5.603    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X108Y8         LUT6 (Prop_lut6_I1_O)        0.326     5.929 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.445     6.374    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X108Y10        LUT4 (Prop_lut4_I2_O)        0.124     6.498 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.320     6.818    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X107Y9         LUT5 (Prop_lut5_I3_O)        0.124     6.942 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.942    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X107Y9         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.698     7.878    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X107Y9         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.271     8.148    
                         clock uncertainty           -0.083     8.065    
    SLICE_X107Y9         FDRE (Setup_fdre_C_D)        0.031     8.096    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.096    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.140ns (32.277%)  route 2.392ns (67.723%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 7.878 - 5.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.880     3.174    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y8         FDRE (Prop_fdre_C_Q)         0.518     3.692 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=7, routed)           0.704     4.396    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y9         LUT3 (Prop_lut3_I2_O)        0.150     4.546 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=3, routed)           0.678     5.224    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X108Y8         LUT6 (Prop_lut6_I3_O)        0.348     5.572 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.385     5.957    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y8         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.625     6.706    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.699     7.878    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.274     8.152    
                         clock uncertainty           -0.083     8.069    
    SLICE_X109Y8         FDRE (Setup_fdre_C_CE)      -0.205     7.864    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.140ns (32.277%)  route 2.392ns (67.723%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 7.878 - 5.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.880     3.174    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y8         FDRE (Prop_fdre_C_Q)         0.518     3.692 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=7, routed)           0.704     4.396    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X108Y9         LUT3 (Prop_lut3_I2_O)        0.150     4.546 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=3, routed)           0.678     5.224    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart__1
    SLICE_X108Y8         LUT6 (Prop_lut6_I3_O)        0.348     5.572 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.385     5.957    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X109Y8         LUT6 (Prop_lut6_I0_O)        0.124     6.081 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.625     6.706    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X109Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.699     7.878    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y8         FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.274     8.152    
                         clock uncertainty           -0.083     8.069    
    SLICE_X109Y8         FDRE (Setup_fdre_C_CE)      -0.205     7.864    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.952ns (27.304%)  route 2.535ns (72.696%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.845     3.139    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.897     4.492    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.124     4.616 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.527     5.143    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124     5.267 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.428     5.695    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I5_O)        0.124     5.819 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.172     5.991    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124     6.115 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.511     6.626    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.669     7.848    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism              0.270     8.118    
                         clock uncertainty           -0.083     8.035    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     7.830    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.952ns (27.304%)  route 2.535ns (72.696%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.845     3.139    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.897     4.492    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.124     4.616 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.527     5.143    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124     5.267 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.428     5.695    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I5_O)        0.124     5.819 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.172     5.991    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124     6.115 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.511     6.626    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.669     7.848    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism              0.270     8.118    
                         clock uncertainty           -0.083     8.035    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     7.830    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.952ns (27.304%)  route 2.535ns (72.696%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.845     3.139    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.897     4.492    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.124     4.616 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.527     5.143    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124     5.267 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.428     5.695    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I5_O)        0.124     5.819 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.172     5.991    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124     6.115 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.511     6.626    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.669     7.848    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism              0.270     8.118    
                         clock uncertainty           -0.083     8.035    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     7.830    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.952ns (27.304%)  route 2.535ns (72.696%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 7.848 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.845     3.139    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.897     4.492    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.124     4.616 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.527     5.143    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124     5.267 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.428     5.695    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I5_O)        0.124     5.819 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.172     5.991    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124     6.115 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.511     6.626    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X106Y72        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.669     7.848    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y72        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism              0.270     8.118    
                         clock uncertainty           -0.083     8.035    
    SLICE_X106Y72        FDRE (Setup_fdre_C_CE)      -0.205     7.830    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.952ns (27.168%)  route 2.552ns (72.832%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 7.847 - 5.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.845     3.139    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.897     4.492    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.124     4.616 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.527     5.143    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X108Y69        LUT5 (Prop_lut5_I4_O)        0.124     5.267 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.428     5.695    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X108Y70        LUT6 (Prop_lut6_I5_O)        0.124     5.819 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.172     5.991    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.124     6.115 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.528     6.643    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/sel
    SLICE_X106Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.668     7.847    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X106Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism              0.292     8.139    
                         clock uncertainty           -0.083     8.056    
    SLICE_X106Y73        FDRE (Setup_fdre_C_CE)      -0.205     7.851    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  1.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.626     0.962    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y70        FDPE (Prop_fdpe_C_Q)         0.141     1.103 r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.158    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y70        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.894     1.260    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X109Y70        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.298     0.962    
    SLICE_X109Y70        FDPE (Hold_fdpe_C_D)         0.075     1.037    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.624     0.960    system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X111Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.156    system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X111Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.893     1.259    system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X111Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.299     0.960    
    SLICE_X111Y73        FDRE (Hold_fdre_C_D)         0.075     1.035    system_i/dvi2rgb_1/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.629     0.965    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y67        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67        FDPE (Prop_fdpe_C_Q)         0.141     1.106 r  system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.171    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y67        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.897     1.263    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y67        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.298     0.965    
    SLICE_X106Y67        FDPE (Hold_fdpe_C_D)         0.075     1.040    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.626     0.962    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.141     1.103 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     1.168    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.895     1.261    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.299     0.962    
    SLICE_X110Y77        FDPE (Hold_fdpe_C_D)         0.075     1.037    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.623     0.959    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y73        FDPE (Prop_fdpe_C_Q)         0.164     1.123 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.178    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.890     1.256    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.297     0.959    
    SLICE_X108Y73        FDPE (Hold_fdpe_C_D)         0.060     1.019    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.638     0.974    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y13        FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y13        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.193    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y13        FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.908     1.274    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y13        FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.300     0.974    
    SLICE_X112Y13        FDRE (Hold_fdre_C_D)         0.060     1.034    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.626     0.962    system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164     1.126 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.181    system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.895     1.261    system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.299     0.962    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060     1.022    system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.638     0.974    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y13        FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y13        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.193    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X112Y13        FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.908     1.274    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y13        FDRE                                         r  system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.300     0.974    
    SLICE_X112Y13        FDRE (Hold_fdre_C_D)         0.053     1.027    system_i/dvi2rgb_1/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.624     0.960    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y73        FDRE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y73        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.110     1.211    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.893     1.259    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.286     0.973    
    SLICE_X112Y73        FDPE (Hold_fdpe_C_D)         0.060     1.033    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.624     0.960    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDPE (Prop_fdpe_C_Q)         0.148     1.108 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059     1.167    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.098     1.265 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.265    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.893     1.259    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.299     0.960    
    SLICE_X112Y73        FDPE (Hold_fdpe_C_D)         0.120     1.080    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/I
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y63    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y67    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y63    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y63    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y63    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y63    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y65    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X105Y66    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  dphy_clk_hs_p
  To Clock:  dphy_clk_hs_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_clk_hs_p
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dphy_clk_hs_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y136  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/dl0_iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y136  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/dl0_iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y128  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/dl1_ibufds_inst.dl1_iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y128  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/dl1_ibufds_inst.dl1_iserdese2_master/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         2.500       0.834      BUFIO_X1Y8     system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         2.500       0.834      BUFR_X1Y9      system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  rxbyteclkhs
  To Clock:  rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack        3.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.368ns (21.648%)  route 4.951ns (78.352%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.814     3.300    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y117       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     3.818 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/Q
                         net (fo=27, routed)          1.376     5.194    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[4]
    SLICE_X111Y115       LUT6 (Prop_lut6_I0_O)        0.124     5.318 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=3, routed)           0.952     6.270    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10/O
                         net (fo=3, routed)           0.966     7.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10_n_0
    SLICE_X111Y115       LUT3 (Prop_lut3_I1_O)        0.152     7.512 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_5__0/O
                         net (fo=4, routed)           1.022     8.534    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_5__0_n_0
    SLICE_X112Y115       LUT6 (Prop_lut6_I0_O)        0.326     8.860 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4/O
                         net (fo=1, routed)           0.636     9.496    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_4_n_0
    SLICE_X110Y114       LUT6 (Prop_lut6_I3_O)        0.124     9.620 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1/O
                         net (fo=1, routed)           0.000     9.620    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1_n_0
    SLICE_X110Y114       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.757    13.036    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X110Y114       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              0.244    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X110Y114       FDRE (Setup_fdre_C_D)        0.031    13.275    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.368ns (23.134%)  route 4.545ns (76.866%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.814     3.300    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y117       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     3.818 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/Q
                         net (fo=27, routed)          1.376     5.194    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[4]
    SLICE_X111Y115       LUT6 (Prop_lut6_I0_O)        0.124     5.318 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=3, routed)           0.952     6.270    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10/O
                         net (fo=3, routed)           0.966     7.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10_n_0
    SLICE_X111Y115       LUT3 (Prop_lut3_I1_O)        0.152     7.512 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_5__0/O
                         net (fo=4, routed)           0.679     8.191    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_5__0_n_0
    SLICE_X111Y114       LUT6 (Prop_lut6_I5_O)        0.326     8.517 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_2/O
                         net (fo=1, routed)           0.573     9.090    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_2_n_0
    SLICE_X111Y114       LUT6 (Prop_lut6_I0_O)        0.124     9.214 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1/O
                         net (fo=1, routed)           0.000     9.214    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1_n_0
    SLICE_X111Y114       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.757    13.036    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X111Y114       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              0.244    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X111Y114       FDRE (Setup_fdre_C_D)        0.031    13.275    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.366ns (23.191%)  route 4.524ns (76.809%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 13.026 - 10.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.803     3.289    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.518     3.807 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=38, routed)          1.206     5.014    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[0]
    SLICE_X110Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.138 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_6__0/O
                         net (fo=2, routed)           1.183     6.320    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_6__0_n_0
    SLICE_X110Y122       LUT6 (Prop_lut6_I2_O)        0.124     6.444 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3__0/O
                         net (fo=2, routed)           0.594     7.038    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3__0_n_0
    SLICE_X110Y123       LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0/O
                         net (fo=7, routed)           0.781     7.943    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0_n_0
    SLICE_X107Y124       LUT5 (Prop_lut5_I1_O)        0.150     8.093 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3__0/O
                         net (fo=3, routed)           0.760     8.854    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3__0_n_0
    SLICE_X111Y123       LUT6 (Prop_lut6_I4_O)        0.326     9.180 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1__0/O
                         net (fo=1, routed)           0.000     9.180    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1__0_n_0
    SLICE_X111Y123       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.747    13.026    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X111Y123       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              0.244    13.269    
                         clock uncertainty           -0.035    13.234    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)        0.031    13.265    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 1.368ns (23.963%)  route 4.341ns (76.037%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 13.026 - 10.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.803     3.289    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.518     3.807 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/Q
                         net (fo=34, routed)          1.629     5.437    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[2]
    SLICE_X106Y124       LUT5 (Prop_lut5_I1_O)        0.152     5.589 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_9/O
                         net (fo=1, routed)           0.500     6.088    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_9_n_0
    SLICE_X107Y124       LUT5 (Prop_lut5_I3_O)        0.326     6.414 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_6/O
                         net (fo=3, routed)           0.599     7.014    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_6_n_0
    SLICE_X110Y124       LUT5 (Prop_lut5_I2_O)        0.124     7.138 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_4__0/O
                         net (fo=1, routed)           0.667     7.804    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_4__0_n_0
    SLICE_X110Y124       LUT6 (Prop_lut6_I1_O)        0.124     7.928 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2__0/O
                         net (fo=1, routed)           0.561     8.489    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2__0_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I0_O)        0.124     8.613 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1__0/O
                         net (fo=1, routed)           0.385     8.998    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1__0_n_0
    SLICE_X110Y123       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.747    13.026    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X110Y123       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              0.244    13.269    
                         clock uncertainty           -0.035    13.234    
    SLICE_X110Y123       FDRE (Setup_fdre_C_D)       -0.067    13.167    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.221ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 1.392ns (24.095%)  route 4.385ns (75.905%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.803     3.289    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.518     3.807 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=38, routed)          1.206     5.014    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[0]
    SLICE_X110Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.138 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_6__0/O
                         net (fo=2, routed)           1.183     6.320    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_6__0_n_0
    SLICE_X110Y122       LUT6 (Prop_lut6_I2_O)        0.124     6.444 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3__0/O
                         net (fo=2, routed)           0.594     7.038    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3__0_n_0
    SLICE_X110Y123       LUT3 (Prop_lut3_I2_O)        0.124     7.162 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0/O
                         net (fo=7, routed)           0.781     7.943    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0_n_0
    SLICE_X107Y124       LUT5 (Prop_lut5_I1_O)        0.150     8.093 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3__0/O
                         net (fo=3, routed)           0.621     8.715    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3__0_n_0
    SLICE_X108Y124       LUT5 (Prop_lut5_I3_O)        0.352     9.067 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0/O
                         net (fo=1, routed)           0.000     9.067    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0_n_0
    SLICE_X108Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.745    13.024    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X108Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              0.208    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X108Y124       FDRE (Setup_fdre_C_D)        0.092    13.288    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  4.221    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.368ns (24.557%)  route 4.203ns (75.443%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.814     3.300    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y117       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     3.818 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/Q
                         net (fo=27, routed)          1.376     5.194    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[4]
    SLICE_X111Y115       LUT6 (Prop_lut6_I0_O)        0.124     5.318 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=3, routed)           0.952     6.270    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124     6.394 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10/O
                         net (fo=3, routed)           0.966     7.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10_n_0
    SLICE_X111Y115       LUT3 (Prop_lut3_I1_O)        0.152     7.512 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_5__0/O
                         net (fo=4, routed)           0.468     7.980    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_5__0_n_0
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.326     8.306 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2/O
                         net (fo=1, routed)           0.441     8.747    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_2_n_0
    SLICE_X109Y114       LUT5 (Prop_lut5_I2_O)        0.124     8.871 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1/O
                         net (fo=1, routed)           0.000     8.871    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0
    SLICE_X109Y114       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.757    13.036    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X109Y114       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              0.208    13.243    
                         clock uncertainty           -0.035    13.208    
    SLICE_X109Y114       FDRE (Setup_fdre_C_D)        0.031    13.239    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 1.138ns (20.690%)  route 4.362ns (79.310%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 13.026 - 10.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.803     3.289    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.518     3.807 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=38, routed)          1.206     5.014    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[0]
    SLICE_X110Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.138 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_6__0/O
                         net (fo=2, routed)           1.183     6.320    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_6__0_n_0
    SLICE_X110Y122       LUT6 (Prop_lut6_I2_O)        0.124     6.444 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3__0/O
                         net (fo=2, routed)           0.594     7.038    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3__0_n_0
    SLICE_X110Y123       LUT3 (Prop_lut3_I2_O)        0.124     7.162 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0/O
                         net (fo=7, routed)           0.844     8.007    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0_n_0
    SLICE_X108Y124       LUT6 (Prop_lut6_I4_O)        0.124     8.131 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_2__0/O
                         net (fo=1, routed)           0.535     8.666    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_2__0_n_0
    SLICE_X107Y123       LUT6 (Prop_lut6_I2_O)        0.124     8.790 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1__0/O
                         net (fo=1, routed)           0.000     8.790    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_1__0_n_0
    SLICE_X107Y123       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.747    13.026    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X107Y123       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg/C
                         clock pessimism              0.208    13.233    
                         clock uncertainty           -0.035    13.198    
    SLICE_X107Y123       FDRE (Setup_fdre_C_D)        0.029    13.227    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_reg
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 1.368ns (24.584%)  route 4.197ns (75.416%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.814     3.300    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y117       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518     3.818 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[12]/Q
                         net (fo=27, routed)          1.376     5.194    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[4]
    SLICE_X111Y115       LUT6 (Prop_lut6_I0_O)        0.124     5.318 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11/O
                         net (fo=3, routed)           0.952     6.270    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_11_n_0
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124     6.394 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10/O
                         net (fo=3, routed)           0.966     7.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10_n_0
    SLICE_X111Y115       LUT3 (Prop_lut3_I1_O)        0.152     7.512 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_5__0/O
                         net (fo=4, routed)           0.467     7.979    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_5__0_n_0
    SLICE_X113Y114       LUT4 (Prop_lut4_I0_O)        0.326     8.305 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2/O
                         net (fo=1, routed)           0.436     8.741    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_2_n_0
    SLICE_X112Y114       LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1/O
                         net (fo=1, routed)           0.000     8.865    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_1_n_0
    SLICE_X112Y114       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.757    13.036    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y114       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]/C
                         clock pessimism              0.244    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X112Y114       FDRE (Setup_fdre_C_D)        0.081    13.325    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 1.138ns (21.103%)  route 4.255ns (78.897%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 13.026 - 10.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.803     3.289    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.518     3.807 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=38, routed)          1.206     5.014    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[0]
    SLICE_X110Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.138 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_6__0/O
                         net (fo=2, routed)           1.183     6.320    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_6__0_n_0
    SLICE_X110Y122       LUT6 (Prop_lut6_I2_O)        0.124     6.444 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3__0/O
                         net (fo=2, routed)           0.594     7.038    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[0]_i_3__0_n_0
    SLICE_X110Y123       LUT3 (Prop_lut3_I2_O)        0.124     7.162 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0/O
                         net (fo=7, routed)           0.611     7.773    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_3__0_n_0
    SLICE_X108Y123       LUT3 (Prop_lut3_I0_O)        0.124     7.897 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_3__0/O
                         net (fo=2, routed)           0.661     8.558    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_3__0_n_0
    SLICE_X110Y123       LUT6 (Prop_lut6_I5_O)        0.124     8.682 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.682    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__0_n_0
    SLICE_X110Y123       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.747    13.026    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X110Y123       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              0.244    13.269    
                         clock uncertainty           -0.035    13.234    
    SLICE_X110Y123       FDRE (Setup_fdre_C_D)        0.031    13.265    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.366ns (25.852%)  route 3.918ns (74.148%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.803     3.289    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X112Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y124       FDRE (Prop_fdre_C_Q)         0.518     3.807 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/Q
                         net (fo=34, routed)          1.260     5.068    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/data7[2]
    SLICE_X109Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.192 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_12__0/O
                         net (fo=5, routed)           0.884     6.075    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_12__0_n_0
    SLICE_X108Y123       LUT5 (Prop_lut5_I0_O)        0.124     6.199 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_14__0/O
                         net (fo=3, routed)           0.364     6.564    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_14__0_n_0
    SLICE_X109Y123       LUT6 (Prop_lut6_I5_O)        0.124     6.688 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_4__0/O
                         net (fo=6, routed)           0.637     7.325    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_4__0_n_0
    SLICE_X110Y124       LUT4 (Prop_lut4_I0_O)        0.150     7.475 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_2/O
                         net (fo=1, routed)           0.772     8.247    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_2_n_0
    SLICE_X109Y124       LUT6 (Prop_lut6_I0_O)        0.326     8.573 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     8.573    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1_n_0
    SLICE_X109Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.745    13.024    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X109Y124       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
                         clock pessimism              0.208    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X109Y124       FDRE (Setup_fdre_C_D)        0.031    13.227    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  4.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X111Y101       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[4]/Q
                         net (fo=1, routed)           0.115     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIC0
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.301     1.150    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.294    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X111Y101       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[3]/Q
                         net (fo=1, routed)           0.115     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIB1
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.301     1.150    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.274    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X109Y100       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[2]/Q
                         net (fo=1, routed)           0.116     1.370    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIB0
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.325     1.126    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.272    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X111Y101       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_wdata_reg[1]/Q
                         net (fo=1, routed)           0.115     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA1
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.301     1.150    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.270    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.566%)  route 0.215ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X106Y100       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=60, routed)          0.215     1.470    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.322     1.129    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.566%)  route 0.215ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X106Y100       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=60, routed)          0.215     1.470    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.322     1.129    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.566%)  route 0.215ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X106Y100       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=60, routed)          0.215     1.470    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.322     1.129    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.566%)  route 0.215ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X106Y100       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=60, routed)          0.215     1.470    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.322     1.129    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.566%)  route 0.215ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X106Y100       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=60, routed)          0.215     1.470    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.322     1.129    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.566%)  route 0.215ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.113ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.264     1.113    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X106Y100       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.254 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=60, routed)          0.215     1.470    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.301     1.451    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X108Y100       RAMD32                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.322     1.129    
    SLICE_X108Y100       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.369    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxbyteclkhs
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         10.000      8.333      ILOGIC_X1Y136   system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/dl0_iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         10.000      8.333      ILOGIC_X1Y128   system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/dl1_ibufds_inst.dl1_iserdese2_master/CLKDIV
Min Period        n/a     FDPE/C            n/a            1.000         10.000      9.000      SLICE_X113Y127  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/io_rst_2clks_r_reg/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X112Y127  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/m_count_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X112Y127  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/m_count_reg[1]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X112Y127  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/m_count_reg[2]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X112Y127  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/m_count_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y103   system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i/stg1_mipi_dphy_cdc_to_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y103   system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i/stg2_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X64Y103   system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/en_rx_rst_sync_initval.u_sys_rst_byteclk_sync_i/stg3_reg/C
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         5.000       3.750      SLICE_X112Y109  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 4.200 }
Period(ns):         8.400
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.400       7.151      MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.400       91.600     MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.200       2.200      MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.200       2.200      MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.200       2.200      MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.200       2.200      MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.200 }
Period(ns):         8.400
Sources:            { system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.400       7.151      MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.400       7.151      MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.400       91.600     MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.400       204.960    MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 0.840 }
Period(ns):         1.680
Sources:            { system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.680       0.013      ILOGIC_X1Y68     system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.680       0.013      ILOGIC_X1Y68     system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.680       0.013      ILOGIC_X1Y67     system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.680       0.013      ILOGIC_X1Y67     system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.680       0.013      ILOGIC_X1Y70     system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.680       0.013      ILOGIC_X1Y70     system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.680       0.013      ILOGIC_X1Y69     system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.680       0.013      ILOGIC_X1Y69     system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.680       0.013      ILOGIC_X1Y72     system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.680       0.013      ILOGIC_X1Y72     system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.680       211.680    MMCME2_ADV_X1Y1  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 0.962ns (12.126%)  route 6.971ns (87.874%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.622ns = ( 15.022 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         6.971    14.497    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X94Y47         LUT6 (Prop_lut6_I4_O)        0.296    14.793 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0/O
                         net (fo=1, routed)           0.000    14.793    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_3__0_n_0
    SLICE_X94Y47         MUXF7 (Prop_muxf7_I1_O)      0.247    15.040 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.040    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0
    SLICE_X94Y47         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625    15.022    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X94Y47         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]/C
                         clock pessimism              0.485    15.507    
                         clock uncertainty           -0.054    15.453    
    SLICE_X94Y47         FDRE (Setup_fdre_C_D)        0.113    15.566    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.566    
                         arrival time                         -15.040    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 0.932ns (11.927%)  route 6.882ns (88.073%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 14.959 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         6.882    14.408    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X84Y45         LUT6 (Prop_lut6_I4_O)        0.296    14.704 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0/O
                         net (fo=1, routed)           0.000    14.704    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_3__0_n_0
    SLICE_X84Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    14.921 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_i_1__0/O
                         net (fo=1, routed)           0.000    14.921    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0
    SLICE_X84Y45         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.562    14.959    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X84Y45         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]/C
                         clock pessimism              0.485    15.444    
                         clock uncertainty           -0.054    15.390    
    SLICE_X84Y45         FDRE (Setup_fdre_C_D)        0.064    15.454    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 0.953ns (12.208%)  route 6.853ns (87.792%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.560ns = ( 14.960 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         6.853    14.379    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X87Y46         LUT6 (Prop_lut6_I4_O)        0.296    14.675 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0/O
                         net (fo=1, routed)           0.000    14.675    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_2__0_n_0
    SLICE_X87Y46         MUXF7 (Prop_muxf7_I0_O)      0.238    14.913 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.913    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0
    SLICE_X87Y46         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.563    14.960    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X87Y46         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/C
                         clock pessimism              0.485    15.445    
                         clock uncertainty           -0.054    15.391    
    SLICE_X87Y46         FDRE (Setup_fdre_C_D)        0.064    15.455    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 0.929ns (11.786%)  route 6.954ns (88.214%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.622ns = ( 15.022 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         6.954    14.479    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_addr_out[0]
    SLICE_X94Y47         LUT6 (Prop_lut6_I4_O)        0.296    14.775 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3__0/O
                         net (fo=1, routed)           0.000    14.775    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_3__0_n_0
    SLICE_X94Y47         MUXF7 (Prop_muxf7_I1_O)      0.214    14.989 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_i_1__0/O
                         net (fo=1, routed)           0.000    14.989    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0
    SLICE_X94Y47         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625    15.022    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X94Y47         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]/C
                         clock pessimism              0.485    15.507    
                         clock uncertainty           -0.054    15.453    
    SLICE_X94Y47         FDRE (Setup_fdre_C_D)        0.113    15.566    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                         15.566    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 0.715ns (9.117%)  route 7.128ns (90.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.623ns = ( 15.023 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         7.128    14.653    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X98Y47         LUT3 (Prop_lut3_I1_O)        0.296    14.949 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg[44][2]_i_1/O
                         net (fo=1, routed)           0.000    14.949    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]_0
    SLICE_X98Y47         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.626    15.023    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X98Y47         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]/C
                         clock pessimism              0.485    15.508    
                         clock uncertainty           -0.054    15.454    
    SLICE_X98Y47         FDRE (Setup_fdre_C_D)        0.079    15.533    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[44].GEN_MUX_REG.data_out_reg_reg[44][2]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.715ns (9.121%)  route 7.124ns (90.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.623ns = ( 15.023 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 f  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         7.124    14.649    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X98Y47         LUT2 (Prop_lut2_I0_O)        0.296    14.945 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][2]_i_1/O
                         net (fo=1, routed)           0.000    14.945    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]_0
    SLICE_X98Y47         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.626    15.023    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X98Y47         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]/C
                         clock pessimism              0.485    15.508    
                         clock uncertainty           -0.054    15.454    
    SLICE_X98Y47         FDRE (Setup_fdre_C_D)        0.079    15.533    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][2]
  -------------------------------------------------------------------
                         required time                         15.533    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 0.715ns (9.215%)  route 7.044ns (90.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 14.959 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         7.044    14.569    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X82Y44         LUT3 (Prop_lut3_I1_O)        0.296    14.865 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg[49][20]_i_1/O
                         net (fo=1, routed)           0.000    14.865    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/p_0_in[20]
    SLICE_X82Y44         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.562    14.959    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X82Y44         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20]/C
                         clock pessimism              0.485    15.444    
                         clock uncertainty           -0.054    15.390    
    SLICE_X82Y44         FDRE (Setup_fdre_C_D)        0.077    15.467    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][20]
  -------------------------------------------------------------------
                         required time                         15.467    
                         arrival time                         -14.865    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 0.715ns (9.092%)  route 7.149ns (90.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.604ns = ( 15.004 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         7.149    14.675    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X95Y56         LUT3 (Prop_lut3_I1_O)        0.296    14.971 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg[37][6]_i_1/O
                         net (fo=1, routed)           0.000    14.971    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]_0
    SLICE_X95Y56         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.608    15.004    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X95Y56         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]/C
                         clock pessimism              0.599    15.603    
                         clock uncertainty           -0.054    15.550    
    SLICE_X95Y56         FDRE (Setup_fdre_C_D)        0.029    15.579    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[37].GEN_MUX_REG.data_out_reg_reg[37][6]
  -------------------------------------------------------------------
                         required time                         15.579    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.715ns (9.141%)  route 7.107ns (90.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.541ns = ( 14.941 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 f  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         7.107    14.632    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X86Y58         LUT2 (Prop_lut2_I0_O)        0.296    14.928 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg[35][20]_i_1/O
                         net (fo=1, routed)           0.000    14.928    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]_0
    SLICE_X86Y58         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.545    14.941    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y58         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]/C
                         clock pessimism              0.599    15.540    
                         clock uncertainty           -0.054    15.487    
    SLICE_X86Y58         FDRE (Setup_fdre_C_D)        0.077    15.564    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[35].GEN_MUX_REG.data_out_reg_reg[35][20]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.881ns  (logic 0.715ns (9.072%)  route 7.166ns (90.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.605ns = ( 15.005 - 8.400 ) 
    Source Clock Delay      (SCD):    7.106ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     5.481 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.625     7.106    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.419     7.525 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=520, routed)         7.166    14.692    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X96Y52         LUT2 (Prop_lut2_I1_O)        0.296    14.988 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg[36][2]_i_1/O
                         net (fo=1, routed)           0.000    14.988    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]_0
    SLICE_X96Y52         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    13.306    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    13.397 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        1.609    15.005    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X96Y52         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]/C
                         clock pessimism              0.599    15.604    
                         clock uncertainty           -0.054    15.551    
    SLICE_X96Y52         FDRE (Setup_fdre_C_D)        0.079    15.630    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[36].GEN_MUX_REG.data_out_reg_reg[36][2]
  -------------------------------------------------------------------
                         required time                         15.630    
                         arrival time                         -14.988    
  -------------------------------------------------------------------
                         slack                                  0.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.764%)  route 0.176ns (39.236%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.332ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.932 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        0.613     2.545    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X90Y49         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y49         FDRE (Prop_fdre_C_Q)         0.164     2.709 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]/Q
                         net (fo=1, routed)           0.176     2.885    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0[18]
    SLICE_X90Y50         LUT5 (Prop_lut5_I0_O)        0.045     2.930 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[18]_i_3/O
                         net (fo=1, routed)           0.000     2.930    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]_0
    SLICE_X90Y50         MUXF7 (Prop_muxf7_I1_O)      0.064     2.994 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     2.994    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_664
    SLICE_X90Y50         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     2.264 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        0.877     3.141    system_i/v_tc_in/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X90Y50         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                         clock pessimism             -0.332     2.809    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.134     2.943    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.259     1.871    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y64        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.253    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.198    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.314     1.884    
    SLICE_X108Y64        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.194    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.259     1.871    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y64        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.253    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.198    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.314     1.884    
    SLICE_X108Y64        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.194    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.259     1.871    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y64        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.253    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.198    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.314     1.884    
    SLICE_X108Y64        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.194    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.259     1.871    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y64        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.253    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.198    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.314     1.884    
    SLICE_X108Y64        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.194    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.259     1.871    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y64        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.253    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.198    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.314     1.884    
    SLICE_X108Y64        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.194    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.259     1.871    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y64        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.253    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.198    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y64        RAMD32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.314     1.884    
    SLICE_X108Y64        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.194    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.259     1.871    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y64        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.253    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X108Y64        RAMS32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.198    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y64        RAMS32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.314     1.884    
    SLICE_X108Y64        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.194    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.259     1.871    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X109Y64        FDRE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y64        FDRE (Prop_fdre_C_Q)         0.141     2.012 r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.253    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD0
    SLICE_X108Y64        RAMS32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.198    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X108Y64        RAMS32                                       r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.314     1.884    
    SLICE_X108Y64        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.194    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.982%)  route 0.268ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.932 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        0.610     2.542    system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X98Y13         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y13         FDRE (Prop_fdre_C_Q)         0.164     2.706 r  system_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/sof_1_reg/Q
                         net (fo=2, routed)           0.268     2.974    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     2.264 r  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2731, routed)        0.918     3.183    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.565     2.617    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     2.913    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 3.360 }
Period(ns):         8.400
Sources:            { system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.400       5.824      RAMB36_X4Y1     system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.400       5.824      RAMB36_X4Y0     system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.400       5.824      RAMB36_X4Y2     system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.400       6.040      IDELAY_X1Y68    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.400       6.040      IDELAY_X1Y70    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.400       6.040      IDELAY_X1Y72    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         8.400       6.245      BUFGCTRL_X0Y21  system_i/dvi2rgb_1/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.400       6.733      ILOGIC_X1Y68    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.400       6.733      ILOGIC_X1Y67    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         8.400       6.733      ILOGIC_X1Y70    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.040       3.790      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.360       2.110      SLICE_X112Y61   system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       80.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.590ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.743ns (32.264%)  route 1.560ns (67.736%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.419    -2.130 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.036    -1.095    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324    -0.771 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.524    -0.246    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.252    80.344    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         80.344    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                 80.590    

Slack (MET) :             80.804ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.737ns (35.259%)  route 1.353ns (64.741%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.419    -2.130 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.044    -1.087    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318    -0.769 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.310    -0.459    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.251    80.345    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         80.345    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                 80.804    

Slack (MET) :             80.835ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.606ns (31.358%)  route 1.327ns (68.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.093 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.673    -1.420    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I1_O)        0.150    -1.270 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.653    -0.617    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_CE)      -0.377    80.219    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         80.219    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                 80.835    

Slack (MET) :             80.835ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.606ns (31.358%)  route 1.327ns (68.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.093 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.673    -1.420    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I1_O)        0.150    -1.270 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.653    -0.617    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_CE)      -0.377    80.219    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         80.219    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                 80.835    

Slack (MET) :             80.835ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.606ns (31.358%)  route 1.327ns (68.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.093 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.673    -1.420    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I1_O)        0.150    -1.270 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.653    -0.617    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_CE)      -0.377    80.219    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         80.219    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                 80.835    

Slack (MET) :             80.835ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.606ns (31.358%)  route 1.327ns (68.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.093 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.673    -1.420    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I1_O)        0.150    -1.270 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.653    -0.617    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_CE)      -0.377    80.219    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         80.219    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                 80.835    

Slack (MET) :             80.835ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.606ns (31.358%)  route 1.327ns (68.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.093 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_reg/Q
                         net (fo=4, routed)           0.673    -1.420    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/tick_d1_0
    SLICE_X44Y93         LUT3 (Prop_lut3_I1_O)        0.150    -1.270 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.653    -0.617    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_CE)      -0.377    80.219    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         80.219    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                 80.835    

Slack (MET) :             80.852ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.715ns (31.569%)  route 1.550ns (68.431%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.419    -2.130 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.036    -1.095    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296    -0.799 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.514    -0.284    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.028    80.568    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         80.568    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                 80.852    

Slack (MET) :             80.867ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.715ns (32.019%)  route 1.518ns (67.981%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.419    -2.130 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.044    -1.087    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296    -0.791 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.474    -0.316    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.045    80.551    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         80.551    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                 80.867    

Slack (MET) :             81.006ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_system_clk_wiz_0_0 rise@83.333ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.744ns (38.829%)  route 1.172ns (61.171%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.184ns = ( 81.149 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.651    -2.549    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X44Y93         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.419    -2.130 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.837    -1.294    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC1
    SLICE_X42Y93         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325    -0.969 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.335    -0.633    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    K17                                               0.000    83.333 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.333    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    84.738 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.919    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    77.572 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    79.579    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    79.670 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          1.479    81.149    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X42Y94         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism             -0.423    80.726    
                         clock uncertainty           -0.130    80.596    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.223    80.373    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         80.373    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                 81.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.996%)  route 0.305ns (65.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.552    -0.604    system_i/axi_i2s_adi_1/U0/ctrl/DATA_CLK_I
    SLICE_X50Y95         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[4]/Q
                         net (fo=1, routed)           0.305    -0.135    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIC0
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism              0.034    -0.335    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.191    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/DATA_CLK_I
    SLICE_X41Y97         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[2]/Q
                         net (fo=1, routed)           0.101    -0.356    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIB0
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.437    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/DATA_CLK_I
    SLICE_X41Y97         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.304    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIA0
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.436    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/DATA_CLK_I
    SLICE_X41Y97         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[3]/Q
                         net (fo=1, routed)           0.158    -0.300    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIB1
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.459    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.201%)  route 0.326ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X43Y98         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.326    -0.145    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.327    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.201%)  route 0.326ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X43Y98         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.326    -0.145    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.327    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.201%)  route 0.326ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X43Y98         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.326    -0.145    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.327    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.201%)  route 0.326ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X43Y98         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.326    -0.145    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.327    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.201%)  route 0.326ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X43Y98         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.326    -0.145    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.327    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.201%)  route 0.326ns (71.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.557    -0.599    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X43Y98         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.326    -0.145    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=31, routed)          0.825    -0.369    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X42Y97         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.583    
    SLICE_X42Y97         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.327    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         83.333      81.178     BUFGCTRL_X0Y20  system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         83.333      82.333     SLICE_X43Y98    system_i/axi_i2s_adi_1/U0/ctrl/BCLK_O_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         83.333      82.333     SLICE_X50Y81    system_i/axi_i2s_adi_1/U0/ctrl/LRCLK_O_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         83.333      82.333     SLICE_X50Y81    system_i/axi_i2s_adi_1/U0/ctrl/LRCLK_O_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         83.333      82.333     SLICE_X44Y93    system_i/axi_i2s_adi_1/U0/ctrl/SDATA_O_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.333      82.333     SLICE_X41Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.333      82.333     SLICE_X41Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.333      82.333     SLICE_X41Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.333      82.333     SLICE_X41Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_sync_fifo_in_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       83.333      76.667     PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         41.667      40.417     SLICE_X42Y97    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.272ns (29.157%)  route 3.091ns (70.843%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 3.051 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.906    -2.294    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X66Y108        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.478    -1.816 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/Q
                         net (fo=8, routed)           1.057    -0.759    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[7]
    SLICE_X67Y108        LUT6 (Prop_lut6_I0_O)        0.298    -0.461 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_3/O
                         net (fo=3, routed)           0.587     0.126    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_3_n_0
    SLICE_X64Y107        LUT6 (Prop_lut6_I2_O)        0.124     0.250 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_2/O
                         net (fo=4, routed)           0.605     0.854    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1_n_0
    SLICE_X64Y108        LUT6 (Prop_lut6_I2_O)        0.124     0.978 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1/O
                         net (fo=5, routed)           0.209     1.187    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1_n_0
    SLICE_X64Y108        LUT3 (Prop_lut3_I1_O)        0.124     1.311 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_2/O
                         net (fo=1, routed)           0.633     1.944    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_2_n_0
    SLICE_X64Y108        LUT6 (Prop_lut6_I0_O)        0.124     2.068 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_1/O
                         net (fo=1, routed)           0.000     2.068    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_1_n_0
    SLICE_X64Y108        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.714     3.051    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X64Y108        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/C
                         clock pessimism             -0.370     2.681    
                         clock uncertainty           -0.088     2.593    
    SLICE_X64Y108        FDRE (Setup_fdre_C_D)        0.029     2.622    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]
  -------------------------------------------------------------------
                         required time                          2.622    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.272ns (29.564%)  route 3.030ns (70.436%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 3.050 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.906    -2.294    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X66Y108        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.478    -1.816 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/Q
                         net (fo=8, routed)           1.057    -0.759    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[7]
    SLICE_X67Y108        LUT6 (Prop_lut6_I0_O)        0.298    -0.461 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_3/O
                         net (fo=3, routed)           0.587     0.126    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_3_n_0
    SLICE_X64Y107        LUT6 (Prop_lut6_I2_O)        0.124     0.250 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_2/O
                         net (fo=4, routed)           0.605     0.854    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1_n_0
    SLICE_X64Y108        LUT6 (Prop_lut6_I2_O)        0.124     0.978 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1/O
                         net (fo=5, routed)           0.346     1.324    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1_n_0
    SLICE_X63Y108        LUT6 (Prop_lut6_I2_O)        0.124     1.448 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_2/O
                         net (fo=3, routed)           0.436     1.884    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_1_n_0
    SLICE_X65Y109        LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[1]_i_1_n_0
    SLICE_X65Y109        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.713     3.050    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X65Y109        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/C
                         clock pessimism             -0.370     2.680    
                         clock uncertainty           -0.088     2.592    
    SLICE_X65Y109        FDRE (Setup_fdre_C_D)        0.031     2.623    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]
  -------------------------------------------------------------------
                         required time                          2.623    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.734ns (44.096%)  route 2.198ns (55.904%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 3.051 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.906    -2.294    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X65Y108        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[4]/Q
                         net (fo=1, routed)           1.039    -0.799    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[4]
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.124    -0.675 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.675    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry_i_3_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.142 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.142    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.112 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry__0/CO[0]
                         net (fo=2, routed)           0.628     0.740    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/CO[0]
    SLICE_X82Y115        LUT6 (Prop_lut6_I5_O)        0.367     1.107 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/en_cl_init_to_blk.cl_init_done_div4clk_i_2/O
                         net (fo=2, routed)           0.531     1.638    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk0
    SLICE_X82Y115        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.714     3.051    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X82Y115        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_reg/C
                         clock pessimism             -0.405     2.646    
                         clock uncertainty           -0.088     2.558    
    SLICE_X82Y115        FDRE (Setup_fdre_C_CE)      -0.169     2.389    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_reg
  -------------------------------------------------------------------
                         required time                          2.389    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.734ns (42.985%)  route 2.300ns (57.015%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 3.051 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.906    -2.294    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X65Y108        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y108        FDRE (Prop_fdre_C_Q)         0.456    -1.838 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[4]/Q
                         net (fo=1, routed)           1.039    -0.799    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[4]
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.124    -0.675 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.675    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry_i_3_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.142 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.142    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.112 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk1_carry__0/CO[0]
                         net (fo=2, routed)           0.628     0.740    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/CO[0]
    SLICE_X82Y115        LUT6 (Prop_lut6_I5_O)        0.367     1.107 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/en_cl_init_to_blk.cl_init_done_div4clk_i_2/O
                         net (fo=2, routed)           0.633     1.740    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_init_done_coreclk0
    SLICE_X82Y115        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.714     3.051    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X82Y115        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_reg/C
                         clock pessimism             -0.405     2.646    
                         clock uncertainty           -0.088     2.558    
    SLICE_X82Y115        FDRE (Setup_fdre_C_D)       -0.031     2.527    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_cl_init_to_blk.cl_init_done_div4clk_reg
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.829ns (48.241%)  route 1.962ns (51.759%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.883ns = ( 3.117 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.975    -2.225    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X104Y110       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y110       FDRE (Prop_fdre_C_Q)         0.518    -1.707 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/Q
                         net (fo=1, routed)           1.095    -0.612    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/SETTLE_TIMEOUT[2]
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.124    -0.488 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    -0.488    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4__0_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.044 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.044    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.158 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.158    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.386 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1/CO[2]
                         net (fo=2, routed)           0.476     0.862    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1_n_1
    SLICE_X103Y111       LUT1 (Prop_lut1_I0_O)        0.313     1.175 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_2__0/O
                         net (fo=8, routed)           0.391     1.566    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel
    SLICE_X103Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.780     3.117    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X103Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/C
                         clock pessimism             -0.405     2.712    
                         clock uncertainty           -0.088     2.624    
    SLICE_X103Y111       FDRE (Setup_fdre_C_CE)      -0.205     2.419    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.419    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.829ns (48.241%)  route 1.962ns (51.759%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.883ns = ( 3.117 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.975    -2.225    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X104Y110       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y110       FDRE (Prop_fdre_C_Q)         0.518    -1.707 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/Q
                         net (fo=1, routed)           1.095    -0.612    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/SETTLE_TIMEOUT[2]
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.124    -0.488 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    -0.488    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4__0_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.044 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.044    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.158 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.158    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.386 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1/CO[2]
                         net (fo=2, routed)           0.476     0.862    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1_n_1
    SLICE_X103Y111       LUT1 (Prop_lut1_I0_O)        0.313     1.175 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_2__0/O
                         net (fo=8, routed)           0.391     1.566    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel
    SLICE_X103Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.780     3.117    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X103Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]/C
                         clock pessimism             -0.405     2.712    
                         clock uncertainty           -0.088     2.624    
    SLICE_X103Y111       FDRE (Setup_fdre_C_CE)      -0.205     2.419    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.419    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.829ns (48.241%)  route 1.962ns (51.759%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.883ns = ( 3.117 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.975    -2.225    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X104Y110       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y110       FDRE (Prop_fdre_C_Q)         0.518    -1.707 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/Q
                         net (fo=1, routed)           1.095    -0.612    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/SETTLE_TIMEOUT[2]
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.124    -0.488 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    -0.488    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4__0_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.044 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.044    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.158 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.158    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.386 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1/CO[2]
                         net (fo=2, routed)           0.476     0.862    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1_n_1
    SLICE_X103Y111       LUT1 (Prop_lut1_I0_O)        0.313     1.175 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_2__0/O
                         net (fo=8, routed)           0.391     1.566    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel
    SLICE_X103Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.780     3.117    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X103Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/C
                         clock pessimism             -0.405     2.712    
                         clock uncertainty           -0.088     2.624    
    SLICE_X103Y111       FDRE (Setup_fdre_C_CE)      -0.205     2.419    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.419    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.829ns (48.241%)  route 1.962ns (51.759%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.883ns = ( 3.117 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.225ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.975    -2.225    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X104Y110       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y110       FDRE (Prop_fdre_C_Q)         0.518    -1.707 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/en_regs_rx_dl_sm.SETTLE_TIMEOUT_reg[2]/Q
                         net (fo=1, routed)           1.095    -0.612    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/SETTLE_TIMEOUT[2]
    SLICE_X105Y111       LUT6 (Prop_lut6_I2_O)        0.124    -0.488 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    -0.488    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4__0_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.044 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.044    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.158 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.158    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.386 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1/CO[2]
                         net (fo=2, routed)           0.476     0.862    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1_n_1
    SLICE_X103Y111       LUT1 (Prop_lut1_I0_O)        0.313     1.175 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_2__0/O
                         net (fo=8, routed)           0.391     1.566    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel
    SLICE_X103Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.780     3.117    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X103Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]/C
                         clock pessimism             -0.405     2.712    
                         clock uncertainty           -0.088     2.624    
    SLICE_X103Y111       FDRE (Setup_fdre_C_CE)      -0.205     2.419    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.419    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.024ns (26.090%)  route 2.901ns (73.910%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 3.049 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.294ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.906    -2.294    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X66Y108        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.478    -1.816 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[7]/Q
                         net (fo=8, routed)           1.057    -0.759    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[7]
    SLICE_X67Y108        LUT6 (Prop_lut6_I0_O)        0.298    -0.461 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_3/O
                         net (fo=3, routed)           0.587     0.126    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_3_n_0
    SLICE_X64Y107        LUT6 (Prop_lut6_I2_O)        0.124     0.250 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_2/O
                         net (fo=4, routed)           0.605     0.854    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1_n_0
    SLICE_X64Y108        LUT6 (Prop_lut6_I2_O)        0.124     0.978 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1/O
                         net (fo=5, routed)           0.653     1.631    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1_n_0
    SLICE_X67Y111        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.712     3.049    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X67Y111        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/C
                         clock pessimism             -0.370     2.679    
                         clock uncertainty           -0.088     2.591    
    SLICE_X67Y111        FDRE (Setup_fdre_C_D)       -0.061     2.530    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.887ns (49.968%)  route 1.889ns (50.032%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.893ns = ( 3.107 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.237ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.963    -2.237    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X99Y121        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y121        FDRE (Prop_fdre_C_Q)         0.419    -1.818 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]/Q
                         net (fo=6, routed)           0.846    -0.972    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[2]
    SLICE_X96Y121        LUT6 (Prop_lut6_I3_O)        0.299    -0.673 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.673    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_i_4_n_0
    SLICE_X96Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.160 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.160    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry_n_0
    SLICE_X96Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.043 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.043    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__0_n_0
    SLICE_X96Y123        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.186 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1/CO[2]
                         net (fo=2, routed)           0.463     0.649    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/time_out_settle0_carry__1_n_1
    SLICE_X99Y121        LUT1 (Prop_lut1_I0_O)        0.310     0.959 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_2/O
                         net (fo=8, routed)           0.580     1.539    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel
    SLICE_X99Y121        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.770     3.107    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X99Y121        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]/C
                         clock pessimism             -0.344     2.763    
                         clock uncertainty           -0.088     2.675    
    SLICE_X99Y121        FDRE (Setup_fdre_C_CE)      -0.205     2.470    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.470    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  0.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.661    -0.494    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X67Y106        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[19]/Q
                         net (fo=1, routed)           0.059    -0.307    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_value_w[11]
    SLICE_X66Y106        SRL16E                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.934    -0.260    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X66Y106        SRL16E                                       r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
                         clock pessimism             -0.221    -0.481    
    SLICE_X66Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.426    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_d1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.680    -0.475    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/core_clk
    SLICE_X95Y120        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_d1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_d1_cdc_to_reg/Q
                         net (fo=1, routed)           0.056    -0.278    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_d1_cdc_to
    SLICE_X95Y120        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.952    -0.242    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/core_clk
    SLICE_X95Y120        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_d2_reg/C
                         clock pessimism             -0.233    -0.475    
    SLICE_X95Y120        FDRE (Hold_fdre_C_D)         0.075    -0.400    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.690    -0.465    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X99Y105        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.268    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to[1]
    SLICE_X99Y105        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.964    -0.230    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X99Y105        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[1]/C
                         clock pessimism             -0.235    -0.465    
    SLICE_X99Y105        FDRE (Hold_fdre_C_D)         0.075    -0.390    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.688    -0.467    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X101Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.270    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to[6]
    SLICE_X101Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.962    -0.232    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X101Y111       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[6]/C
                         clock pessimism             -0.235    -0.467    
    SLICE_X101Y111       FDRE (Hold_fdre_C_D)         0.075    -0.392    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.684    -0.471    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X95Y116        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.274    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to[4]
    SLICE_X95Y116        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.956    -0.238    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X95Y116        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[4]/C
                         clock pessimism             -0.233    -0.471    
    SLICE_X95Y116        FDRE (Hold_fdre_C_D)         0.075    -0.396    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.681    -0.474    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X95Y119        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.277    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to[5]
    SLICE_X95Y119        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.953    -0.241    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X95Y119        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[5]/C
                         clock pessimism             -0.233    -0.474    
    SLICE_X95Y119        FDRE (Hold_fdre_C_D)         0.075    -0.399    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d1_cdc_to_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.682    -0.473    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/core_clk
    SLICE_X99Y119        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d1_cdc_to_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d1_cdc_to_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.276    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d1_cdc_to[12]
    SLICE_X99Y119        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.954    -0.240    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/core_clk
    SLICE_X99Y119        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d2_reg[12]/C
                         clock pessimism             -0.233    -0.473    
    SLICE_X99Y119        FDRE (Hold_fdre_C_D)         0.075    -0.398    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d1_cdc_to_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.712    -0.443    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/core_clk
    SLICE_X107Y116       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d1_cdc_to_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d1_cdc_to_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.246    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d1_cdc_to[2]
    SLICE_X107Y116       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.984    -0.210    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/core_clk
    SLICE_X107Y116       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d2_reg[2]/C
                         clock pessimism             -0.233    -0.443    
    SLICE_X107Y116       FDRE (Hold_fdre_C_D)         0.075    -0.368    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/idelay_value_sync/s_level_out_bus_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.661    -0.494    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X67Y104        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[16]/Q
                         net (fo=1, routed)           0.056    -0.297    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to[16]
    SLICE_X67Y104        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.934    -0.260    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X67Y104        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[16]/C
                         clock pessimism             -0.234    -0.494    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.075    -0.419    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.661    -0.494    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X65Y105        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.297    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to[18]
    SLICE_X65Y105        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.934    -0.260    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X65Y105        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[18]/C
                         clock pessimism             -0.234    -0.494    
    SLICE_X65Y105        FDRE (Hold_fdre_C_D)         0.075    -0.419    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/idly_ctrl.delayctrl/REFCLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         5.000       2.640      IDELAY_X1Y136    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/dl0_with_delay.idelaye2_bus_0/C
Min Period        n/a     IDELAYE2/C         n/a            2.360         5.000       2.640      IDELAY_X1Y128    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/dl1_ibufds_inst.idelaye2_bus_1/C
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   system_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y99    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.cl_enable_sync_support_i/s_level_out_d1_cdc_to_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y99    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.cl_enable_sync_support_i/s_level_out_d2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y99    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.cl_enable_sync_support_i/s_level_out_d3_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X91Y115    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rx_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X91Y115    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rx_state_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/idly_ctrl.delayctrl/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y108    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y108    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y106    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y108    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X66Y108    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y22  system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.885ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.020ns  (logic 0.518ns (25.641%)  route 1.502ns (74.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y125                                    0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X100Y125       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           1.502     2.020    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X83Y108        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y108        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.871ns  (logic 0.456ns (24.374%)  route 1.415ns (75.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y131                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X97Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           1.415     1.871    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X80Y110        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y110        FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.871    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.859ns  (logic 0.456ns (24.530%)  route 1.403ns (75.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y131                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X97Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           1.403     1.859    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X67Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y116        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.825ns  (logic 0.518ns (28.381%)  route 1.307ns (71.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121                                    0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X100Y121       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           1.307     1.825    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X81Y109        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y109        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.691ns  (logic 0.456ns (26.964%)  route 1.235ns (73.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X81Y133        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.235     1.691    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X80Y110        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y110        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.684ns  (logic 0.518ns (30.765%)  route 1.166ns (69.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121                                    0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X100Y121       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           1.166     1.684    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X83Y108        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y108        FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.356ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.549ns  (logic 0.456ns (29.443%)  route 1.093ns (70.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X56Y133        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           1.093     1.549    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X55Y117        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y117        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                  8.356    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.511ns  (logic 0.518ns (34.289%)  route 0.993ns (65.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112                                    0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.993     1.511    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X84Y108        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y108        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.402ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.493ns  (logic 0.456ns (30.545%)  route 1.037ns (69.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/C
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[31]/Q
                         net (fo=1, routed)           1.037     1.493    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[31]
    SLICE_X55Y114        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y114        FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  8.402    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.488ns  (logic 0.456ns (30.649%)  route 1.032ns (69.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/C
    SLICE_X52Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[15]/Q
                         net (fo=1, routed)           1.032     1.488    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[15]
    SLICE_X53Y112        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y112        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  8.417    





---------------------------------------------------------------------------------------------------
From Clock:  rxbyteclkhs
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.691ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.568%)  route 0.758ns (62.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.758     1.214    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X103Y99        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X103Y99        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.704%)  route 0.753ns (62.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.753     1.209    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X105Y99        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y99        FDRE (Setup_fdre_C_D)       -0.092     9.908    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.027ns  (logic 0.419ns (40.794%)  route 0.608ns (59.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.608     1.027    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X105Y99        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y99        FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.027    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.860ns  (logic 0.419ns (48.712%)  route 0.441ns (51.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.441     0.860    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X105Y99        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y99        FDRE (Setup_fdre_C_D)       -0.270     9.730    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  8.870    

Slack (MET) :             8.994ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.913ns  (logic 0.456ns (49.919%)  route 0.457ns (50.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.457     0.913    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X105Y99        FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y99        FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  8.994    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.200ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        2.105ns  (logic 0.456ns (21.665%)  route 1.649ns (78.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y48                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X93Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           1.649     2.105    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X84Y75         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X84Y75         FDRE (Setup_fdre_C_D)       -0.095     8.305    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -2.105    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        2.037ns  (logic 0.518ns (25.432%)  route 1.519ns (74.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y48                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X92Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           1.519     2.037    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X82Y74         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X82Y74         FDRE (Setup_fdre_C_D)       -0.047     8.353    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -2.037    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.963ns  (logic 0.456ns (23.226%)  route 1.507ns (76.774%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X89Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           1.507     1.963    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X83Y74         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X83Y74         FDRE (Setup_fdre_C_D)       -0.093     8.307    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.949ns  (logic 0.518ns (26.573%)  route 1.431ns (73.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X90Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           1.431     1.949    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X83Y70         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X83Y70         FDRE (Setup_fdre_C_D)       -0.095     8.305    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.926ns  (logic 0.518ns (26.900%)  route 1.408ns (73.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y48                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X92Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           1.408     1.926    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X82Y74         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X82Y74         FDRE (Setup_fdre_C_D)       -0.043     8.357    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.867ns  (logic 0.456ns (24.424%)  route 1.411ns (75.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X89Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           1.411     1.867    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X83Y74         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X83Y74         FDRE (Setup_fdre_C_D)       -0.095     8.305    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.822ns  (logic 0.456ns (25.029%)  route 1.366ns (74.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           1.366     1.822    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X60Y66         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X60Y66         FDRE (Setup_fdre_C_D)       -0.105     8.295    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.295    
                         arrival time                          -1.822    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.841ns  (logic 0.456ns (24.769%)  route 1.385ns (75.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y48                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X78Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.385     1.841    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X66Y67         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X66Y67         FDRE (Setup_fdre_C_D)       -0.043     8.357    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.662%)  route 1.192ns (72.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.192     1.648    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X83Y70         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X83Y70         FDRE (Setup_fdre_C_D)       -0.093     8.307    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.645ns  (logic 0.456ns (27.719%)  route 1.189ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y48                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X78Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           1.189     1.645    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X80Y66         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X80Y66         FDRE (Setup_fdre_C_D)       -0.095     8.305    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  6.660    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        8.543ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.362ns  (logic 0.456ns (33.468%)  route 0.906ns (66.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/C
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[21]/Q
                         net (fo=1, routed)           0.906     1.362    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[21]
    SLICE_X89Y107        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y107        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  8.543    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.305ns  (logic 0.456ns (34.948%)  route 0.849ns (65.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/Q
                         net (fo=1, routed)           0.849     1.305    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[44]
    SLICE_X56Y114        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y114        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.066ns  (logic 0.478ns (44.839%)  route 0.588ns (55.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/Q
                         net (fo=1, routed)           0.588     1.066    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[41]
    SLICE_X52Y103        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y103        FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.959%)  route 0.778ns (63.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
    SLICE_X55Y117        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/Q
                         net (fo=1, routed)           0.778     1.234    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[25]
    SLICE_X54Y117        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y117        FDRE (Setup_fdre_C_D)       -0.043     9.957    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.994ns  (logic 0.419ns (42.159%)  route 0.575ns (57.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.575     0.994    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[36]
    SLICE_X52Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y116        FDRE (Setup_fdre_C_D)       -0.270     9.730    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.155ns  (logic 0.518ns (44.840%)  route 0.637ns (55.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/C
    SLICE_X50Y111        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[26]/Q
                         net (fo=1, routed)           0.637     1.155    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[26]
    SLICE_X52Y114        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y114        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.920ns  (logic 0.478ns (51.970%)  route 0.442ns (48.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/C
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[43]/Q
                         net (fo=1, routed)           0.442     0.920    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[43]
    SLICE_X51Y103        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)       -0.266     9.734    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][43]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.575%)  route 0.594ns (53.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/C
    SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[17]/Q
                         net (fo=1, routed)           0.594     1.112    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[17]
    SLICE_X94Y109        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X94Y109        FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.296%)  route 0.648ns (58.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.648     1.104    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X62Y108        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y108        FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.749%)  route 0.586ns (56.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116                                     0.000     0.000 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X48Y116        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.586     1.042    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[38]
    SLICE_X51Y116        FDRE                                         r  system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y116        FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_out/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                  8.863    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        5.902ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.502ns  (logic 0.456ns (30.367%)  route 1.046ns (69.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           1.046     1.502    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X91Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X91Y100        FDRE (Setup_fdre_C_D)       -0.095     7.404    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.223ns  (logic 0.478ns (39.099%)  route 0.745ns (60.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/C
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.745     1.223    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[11]
    SLICE_X89Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)       -0.266     7.233    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.233    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.170ns  (logic 0.419ns (35.801%)  route 0.751ns (64.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.751     1.170    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X88Y103        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X88Y103        FDRE (Setup_fdre_C_D)       -0.270     7.229    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.152ns  (logic 0.478ns (41.502%)  route 0.674ns (58.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X94Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.674     1.152    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X95Y104        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X95Y104        FDRE (Setup_fdre_C_D)       -0.270     7.229    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (37.976%)  route 0.684ns (62.024%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y105                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X91Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.684     1.103    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X88Y104        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X88Y104        FDRE (Setup_fdre_C_D)       -0.267     7.232    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.063ns  (logic 0.478ns (44.982%)  route 0.585ns (55.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X94Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.585     1.063    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X95Y103        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X95Y103        FDRE (Setup_fdre_C_D)       -0.267     7.232    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.106ns  (logic 0.478ns (43.205%)  route 0.628ns (56.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X94Y104        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.628     1.106    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X96Y104        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X96Y104        FDRE (Setup_fdre_C_D)       -0.218     7.281    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.281    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.186%)  route 0.624ns (59.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y99         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.624     1.043    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X91Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X91Y101        FDRE (Setup_fdre_C_D)       -0.268     7.231    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.251ns  (logic 0.518ns (41.423%)  route 0.733ns (58.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[12]/C
    SLICE_X90Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.733     1.251    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[12]
    SLICE_X90Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X90Y101        FDRE (Setup_fdre_C_D)       -0.047     7.452    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.465%)  route 0.674ns (56.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X94Y104        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.674     1.192    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X95Y104        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X95Y104        FDRE (Setup_fdre_C_D)       -0.095     7.404    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  6.212    





---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.428ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.350ns  (logic 0.478ns (35.396%)  route 0.872ns (64.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y100        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.872     1.350    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X90Y98         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y98         FDRE (Setup_fdre_C_D)       -0.222     9.778    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  8.428    

Slack (MET) :             8.531ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.251ns  (logic 0.478ns (38.199%)  route 0.773ns (61.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y100        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.773     1.251    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X90Y98         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y98         FDRE (Setup_fdre_C_D)       -0.218     9.782    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.251    
  -------------------------------------------------------------------
                         slack                                  8.531    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.030%)  route 0.686ns (56.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.686     1.204    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X91Y97         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y97         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.924%)  route 0.605ns (59.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X93Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.605     1.024    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X93Y98         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X93Y98         FDRE (Setup_fdre_C_D)       -0.270     9.730    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.175ns  (logic 0.456ns (38.792%)  route 0.719ns (61.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.719     1.175    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X91Y98         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y98         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.642%)  route 0.755ns (62.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X93Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.755     1.211    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X96Y99         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X96Y99         FDRE (Setup_fdre_C_D)       -0.045     9.955    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.499%)  route 0.450ns (48.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.450     0.928    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X91Y99         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y99         FDRE (Setup_fdre_C_D)       -0.269     9.731    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.056%)  route 0.628ns (57.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.628     1.084    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X89Y97         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y97         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.059%)  route 0.607ns (53.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X90Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.607     1.125    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X90Y97         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y97         FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.842ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.607%)  route 0.593ns (53.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.593     1.111    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X90Y96         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y96         FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  8.842    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.949ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.356ns  (logic 0.456ns (33.627%)  route 0.900ns (66.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X97Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.900     1.356    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X95Y5          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X95Y5          FDRE (Setup_fdre_C_D)       -0.095     8.305    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.284ns  (logic 0.456ns (35.517%)  route 0.828ns (64.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.828     1.284    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X96Y5          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X96Y5          FDRE (Setup_fdre_C_D)       -0.047     8.353    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.593%)  route 0.594ns (55.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y6                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X94Y6          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.594     1.072    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X94Y4          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X94Y4          FDRE (Setup_fdre_C_D)       -0.224     8.176    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.260%)  route 0.622ns (59.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y4                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X97Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.622     1.041    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X96Y4          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X96Y4          FDRE (Setup_fdre_C_D)       -0.220     8.180    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.928%)  route 0.746ns (62.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y3                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X93Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.746     1.202    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X92Y3          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X92Y3          FDRE (Setup_fdre_C_D)       -0.047     8.353    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.534%)  route 0.590ns (58.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y5                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X97Y5          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.590     1.009    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X96Y5          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X96Y5          FDRE (Setup_fdre_C_D)       -0.220     8.180    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          8.180    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.466%)  route 0.451ns (48.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y6                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X94Y6          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.451     0.929    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X94Y3          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X94Y3          FDRE (Setup_fdre_C_D)       -0.218     8.182    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.256ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.223%)  route 0.579ns (52.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y6                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X94Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.579     1.097    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X96Y4          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X96Y4          FDRE (Setup_fdre_C_D)       -0.047     8.353    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  7.256    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.495%)  route 0.592ns (56.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X93Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.592     1.048    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X93Y5          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X93Y5          FDRE (Setup_fdre_C_D)       -0.095     8.305    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.400ns  (MaxDelay Path 8.400ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.514%)  route 0.445ns (51.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y6                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X93Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.445     0.864    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X93Y5          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.400     8.400    
    SLICE_X93Y5          FDRE (Setup_fdre_C_D)       -0.268     8.132    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  7.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack        8.526ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.196%)  route 0.960ns (67.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.960     1.416    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X102Y101       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X102Y101       FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.159ns  (logic 0.419ns (36.149%)  route 0.740ns (63.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.740     1.159    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X100Y101       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)       -0.217     9.783    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.186ns  (logic 0.518ns (43.667%)  route 0.668ns (56.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99                                     0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.668     1.186    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X100Y101       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)       -0.045     9.955    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.715%)  route 0.459ns (52.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.878    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X100Y101       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)       -0.222     9.778    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  8.900    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.194%)  route 0.452ns (49.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101                                    0.000     0.000 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.452     0.908    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X100Y101       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y101       FDRE (Setup_fdre_C_D)       -0.043     9.957    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  9.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        8.760ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.182ns  (logic 0.456ns (38.580%)  route 0.726ns (61.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.726     1.182    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[39]
    SLICE_X55Y67         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.945%)  route 0.606ns (57.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.606     1.062    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[24]
    SLICE_X61Y66         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.496%)  route 0.592ns (56.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           0.592     1.048    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[35]
    SLICE_X56Y63         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.509%)  route 0.592ns (56.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/C
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[44]/Q
                         net (fo=1, routed)           0.592     1.048    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[44]
    SLICE_X56Y62         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.162%)  route 0.577ns (55.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           0.577     1.033    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[34]
    SLICE_X52Y71         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.666%)  route 0.613ns (57.334%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.613     1.069    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X55Y52         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.025ns  (logic 0.518ns (50.559%)  route 0.507ns (49.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y46                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/C
    SLICE_X86Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[4]/Q
                         net (fo=1, routed)           0.507     1.025    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[4]
    SLICE_X85Y46         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y46         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.022ns  (logic 0.518ns (50.707%)  route 0.504ns (49.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.504     1.022    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[16]
    SLICE_X81Y65         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  8.885    

Slack (MET) :             8.893ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.851%)  route 0.608ns (57.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/C
    SLICE_X99Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[3]/Q
                         net (fo=1, routed)           0.608     1.064    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[3]
    SLICE_X98Y44         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y44         FDRE (Setup_fdre_C_D)       -0.043     9.957    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.206%)  route 0.599ns (56.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70                                      0.000     0.000 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/C
    SLICE_X51Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[30]/Q
                         net (fo=1, routed)           0.599     1.055    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[30]
    SLICE_X50Y70         FDRE                                         r  system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y70         FDRE (Setup_fdre_C_D)       -0.047     9.953    system_i/v_tc_in/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  8.898    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        6.044ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.233ns  (logic 0.478ns (38.760%)  route 0.755ns (61.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.755     1.233    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X94Y8          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X94Y8          FDRE (Setup_fdre_C_D)       -0.222     7.277    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.277    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.233ns  (logic 0.478ns (38.760%)  route 0.755ns (61.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y10                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X92Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.755     1.233    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X94Y10         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X94Y10         FDRE (Setup_fdre_C_D)       -0.222     7.277    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.277    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.085ns  (logic 0.478ns (44.073%)  route 0.607ns (55.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y7                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.607     1.085    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X97Y7          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X97Y7          FDRE (Setup_fdre_C_D)       -0.266     7.233    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.233    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.671%)  route 0.592ns (55.329%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y7                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y7          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.070    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X97Y7          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X97Y7          FDRE (Setup_fdre_C_D)       -0.270     7.229    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.173ns  (logic 0.518ns (44.150%)  route 0.655ns (55.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y7                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.655     1.173    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X94Y7          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X94Y7          FDRE (Setup_fdre_C_D)       -0.047     7.452    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.173ns  (logic 0.518ns (44.150%)  route 0.655ns (55.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y10                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X92Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.655     1.173    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X94Y10         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X94Y10         FDRE (Setup_fdre_C_D)       -0.047     7.452    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.452    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.359%)  route 0.599ns (53.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y10                                      0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X92Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.599     1.117    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X95Y10         FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X95Y10         FDRE (Setup_fdre_C_D)       -0.095     7.404    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.611%)  route 0.593ns (53.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.593     1.111    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X97Y9          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X97Y9          FDRE (Setup_fdre_C_D)       -0.095     7.404    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.105ns  (logic 0.518ns (46.884%)  route 0.587ns (53.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y7                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.587     1.105    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X97Y8          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X97Y8          FDRE (Setup_fdre_C_D)       -0.095     7.404    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.430%)  route 0.451ns (48.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y8                                       0.000     0.000 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y8          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.929    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X97Y8          FDRE                                         r  system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X97Y8          FDRE (Setup_fdre_C_D)       -0.264     7.235    system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.235    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  6.306    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        6.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.478ns (38.008%)  route 0.780ns (61.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 13.196 - 8.400 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.870     5.305    system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X104Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDPE (Prop_fdpe_C_Q)         0.478     5.783 f  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.780     6.563    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X109Y72        FDPE                                         f  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.748    13.196    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    13.583    
                         clock uncertainty           -0.054    13.530    
    SLICE_X109Y72        FDPE (Recov_fdpe_C_PRE)     -0.530    13.000    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.478ns (38.008%)  route 0.780ns (61.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 13.196 - 8.400 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.870     5.305    system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X104Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDPE (Prop_fdpe_C_Q)         0.478     5.783 f  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.780     6.563    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X109Y72        FDPE                                         f  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.748    13.196    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X109Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    13.583    
                         clock uncertainty           -0.054    13.530    
    SLICE_X109Y72        FDPE (Recov_fdpe_C_PRE)     -0.530    13.000    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.400ns  (PixelClk_int rise@8.400ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.478ns (45.434%)  route 0.574ns (54.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 13.264 - 8.400 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.870     5.305    system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X104Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDPE (Prop_fdpe_C_Q)         0.478     5.783 f  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.574     6.357    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X104Y67        FDPE                                         f  system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      8.400     8.400 r  
    U18                                               0.000     8.400 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     8.400    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     9.324 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    10.486    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.570 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    11.530    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    12.448 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.816    13.264    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X104Y67        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.426    13.689    
                         clock uncertainty           -0.054    13.636    
    SLICE_X104Y67        FDPE (Recov_fdpe_C_PRE)     -0.532    13.104    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                          -6.357    
  -------------------------------------------------------------------
                         slack                                  6.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.938%)  route 0.232ns (61.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     1.889    system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X104Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDPE (Prop_fdpe_C_Q)         0.148     2.037 f  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.232     2.269    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X104Y67        FDPE                                         f  system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.317     2.220    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X104Y67        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.313     1.907    
    SLICE_X104Y67        FDPE (Remov_fdpe_C_PRE)     -0.124     1.783    system_i/dvi2rgb_1/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.148ns (28.704%)  route 0.368ns (71.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     1.889    system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X104Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDPE (Prop_fdpe_C_Q)         0.148     2.037 f  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.368     2.405    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X109Y72        FDPE                                         f  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.287     2.190    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X109Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.899    
    SLICE_X109Y72        FDPE (Remov_fdpe_C_PRE)     -0.148     1.751    system_i/dvi2rgb_1/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Destination:            system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.360ns period=8.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.148ns (28.704%)  route 0.368ns (71.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.277     1.889    system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X104Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y72        FDPE (Prop_fdpe_C_Q)         0.148     2.037 f  system_i/dvi2rgb_1/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.368     2.405    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X109Y72        FDPE                                         f  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/dvi2rgb_1/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    system_i/dvi2rgb_1/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.287     2.190    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X109Y72        FDPE                                         r  system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.899    
    SLICE_X109Y72        FDPE (Remov_fdpe_C_PRE)     -0.148     1.751    system_i/dvi2rgb_1/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[7]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.580ns (7.979%)  route 6.689ns (92.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         3.061    10.414    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X96Y111        FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.779    12.958    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X96Y111        FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[7]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X96Y111        FDPE (Recov_fdpe_C_PRE)     -0.361    12.572    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[7]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.580ns (7.979%)  route 6.689ns (92.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         3.061    10.414    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X96Y111        FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.779    12.958    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X96Y111        FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[7]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X96Y111        FDPE (Recov_fdpe_C_PRE)     -0.361    12.572    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.580ns (7.979%)  route 6.689ns (92.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         3.061    10.414    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X96Y111        FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.779    12.958    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X96Y111        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[8]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X96Y111        FDCE (Recov_fdce_C_CLR)     -0.361    12.572    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.580ns (7.979%)  route 6.689ns (92.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         3.061    10.414    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X96Y111        FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.779    12.958    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X96Y111        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[8]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X96Y111        FDCE (Recov_fdce_C_CLR)     -0.361    12.572    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 0.580ns (7.989%)  route 6.680ns (92.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 12.956 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         3.052    10.405    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X96Y113        FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.777    12.956    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X96Y113        FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[0]/C
                         clock pessimism              0.129    13.085    
                         clock uncertainty           -0.154    12.931    
    SLICE_X96Y113        FDPE (Recov_fdpe_C_PRE)     -0.361    12.570    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.580ns (7.979%)  route 6.689ns (92.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         3.061    10.414    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X96Y111        FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.779    12.958    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X96Y111        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[6]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X96Y111        FDCE (Recov_fdce_C_CLR)     -0.319    12.614    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.580ns (7.979%)  route 6.689ns (92.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         3.061    10.414    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X96Y111        FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.779    12.958    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X96Y111        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[6]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X96Y111        FDCE (Recov_fdce_C_CLR)     -0.319    12.614    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[7]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.580ns (7.979%)  route 6.689ns (92.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 12.958 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         3.061    10.414    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X96Y111        FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.779    12.958    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X96Y111        FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[7]/C
                         clock pessimism              0.129    13.087    
                         clock uncertainty           -0.154    12.933    
    SLICE_X96Y111        FDPE (Recov_fdpe_C_PRE)     -0.319    12.614    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.580ns (8.141%)  route 6.545ns (91.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         2.917    10.270    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X92Y109        FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.778    12.957    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X92Y109        FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[0]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X92Y109        FDPE (Recov_fdpe_C_PRE)     -0.361    12.571    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.580ns (8.141%)  route 6.545ns (91.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 12.957 - 10.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.851     3.145    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X110Y78        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456     3.601 r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=19, routed)          3.628     7.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.124     7.353 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=727, routed)         2.917    10.270    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_0
    SLICE_X92Y109        FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       1.778    12.957    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X92Y109        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[2]/C
                         clock pessimism              0.129    13.086    
                         clock uncertainty           -0.154    12.932    
    SLICE_X92Y109        FDCE (Recov_fdce_C_CLR)     -0.361    12.571    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  2.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.653%)  route 0.281ns (53.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.553     0.889    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y62         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.037 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.133     1.170    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.268 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.416    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X42Y61         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.822     1.188    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y61         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.653%)  route 0.281ns (53.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.553     0.889    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y62         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.037 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.133     1.170    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.268 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.416    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X42Y61         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.822     1.188    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y61         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.653%)  route 0.281ns (53.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.553     0.889    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y62         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.037 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.133     1.170    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.268 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.416    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X42Y61         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.822     1.188    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y61         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.857    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.653%)  route 0.281ns (53.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.553     0.889    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y62         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.037 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.133     1.170    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.268 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.416    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X42Y61         FDPE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.822     1.188    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X42Y61         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     0.853    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.653%)  route 0.281ns (53.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.553     0.889    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y62         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.037 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.133     1.170    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.268 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.416    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X43Y61         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.822     1.188    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y61         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X43Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.653%)  route 0.281ns (53.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.553     0.889    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y62         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDPE (Prop_fdpe_C_Q)         0.148     1.037 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.133     1.170    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.268 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.148     1.416    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X43Y61         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.822     1.188    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y61         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.264     0.924    
    SLICE_X43Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.552     0.888    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.199    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.244 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.186     1.430    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y64         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.819     1.185    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y64         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X36Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.552     0.888    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.199    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.244 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.186     1.430    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y64         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.819     1.185    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y64         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X36Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.552     0.888    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.199    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.244 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.186     1.430    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y64         FDPE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.819     1.185    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y64         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X36Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     0.832    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.050%)  route 0.377ns (66.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.552     0.888    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y63         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.170     1.199    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X39Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.244 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.207     1.450    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y64         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11063, routed)       0.819     1.185    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y64         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X38Y64         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.773ns (25.236%)  route 2.290ns (74.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.327 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.271     6.182    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y31          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.649    10.327    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y31          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.269    10.596    
                         clock uncertainty           -0.118    10.478    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    10.073    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.773ns (25.236%)  route 2.290ns (74.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.327 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.271     6.182    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y31          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.649    10.327    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y31          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.269    10.596    
                         clock uncertainty           -0.118    10.478    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    10.073    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.773ns (25.236%)  route 2.290ns (74.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.327 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.271     6.182    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y31          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.649    10.327    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y31          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.269    10.596    
                         clock uncertainty           -0.118    10.478    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.405    10.073    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.773ns (25.236%)  route 2.290ns (74.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.327 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.271     6.182    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y31          FDPE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.649    10.327    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y31          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.269    10.596    
                         clock uncertainty           -0.118    10.478    
    SLICE_X1Y31          FDPE (Recov_fdpe_C_PRE)     -0.359    10.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.773ns (28.072%)  route 1.981ns (71.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.329 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.962     5.873    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y32          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.651    10.329    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y32          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.269    10.598    
                         clock uncertainty           -0.118    10.480    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.075    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.773ns (28.072%)  route 1.981ns (71.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.329 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.962     5.873    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y32          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.651    10.329    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y32          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    10.598    
                         clock uncertainty           -0.118    10.480    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.075    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.773ns (28.072%)  route 1.981ns (71.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.329 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.962     5.873    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y32          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.651    10.329    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y32          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.269    10.598    
                         clock uncertainty           -0.118    10.480    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.075    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.773ns (28.072%)  route 1.981ns (71.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.329 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.962     5.873    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y32          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.651    10.329    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y32          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.269    10.598    
                         clock uncertainty           -0.118    10.480    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    10.075    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.773ns (28.072%)  route 1.981ns (71.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.329 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.962     5.873    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y32          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.651    10.329    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y32          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.269    10.598    
                         clock uncertainty           -0.118    10.480    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.361    10.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.773ns (28.072%)  route 1.981ns (71.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.329 - 7.499 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.825     3.119    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDPE (Prop_fdpe_C_Q)         0.478     3.597 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.019     4.616    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.295     4.911 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.962     5.873    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y32          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.587    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.678 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        1.651    10.329    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y32          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    10.598    
                         clock uncertainty           -0.118    10.480    
    SLICE_X2Y32          FDCE (Recov_fdce_C_CLR)     -0.319    10.161    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.905%)  route 0.267ns (54.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.612     0.948    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y25          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     1.076 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.220    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.099     1.319 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.442    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y24          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.879     1.245    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y24          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.982    
    SLICE_X2Y24          FDCE (Remov_fdce_C_CLR)     -0.067     0.914    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.905%)  route 0.267ns (54.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.612     0.948    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y25          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     1.076 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.220    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.099     1.319 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.442    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y24          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.879     1.245    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y24          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.982    
    SLICE_X2Y24          FDCE (Remov_fdce_C_CLR)     -0.067     0.914    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.905%)  route 0.267ns (54.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.612     0.948    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y25          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     1.076 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.220    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.099     1.319 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.442    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y24          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.879     1.245    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y24          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.263     0.982    
    SLICE_X2Y24          FDCE (Remov_fdce_C_CLR)     -0.067     0.914    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.905%)  route 0.267ns (54.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.612     0.948    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y25          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     1.076 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.220    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.099     1.319 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.442    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y24          FDPE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.879     1.245    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y24          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.263     0.982    
    SLICE_X2Y24          FDPE (Remov_fdpe_C_PRE)     -0.071     0.911    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.905%)  route 0.267ns (54.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.612     0.948    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y25          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     1.076 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.220    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.099     1.319 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.442    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y24          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.879     1.245    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y24          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.982    
    SLICE_X3Y24          FDCE (Remov_fdce_C_CLR)     -0.092     0.890    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.905%)  route 0.267ns (54.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.612     0.948    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y25          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDPE (Prop_fdpe_C_Q)         0.128     1.076 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.145     1.220    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y24          LUT3 (Prop_lut3_I2_O)        0.099     1.319 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.123     1.442    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y24          FDCE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.879     1.245    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y24          FDCE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.982    
    SLICE_X3Y24          FDCE (Remov_fdce_C_CLR)     -0.092     0.890    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.479%)  route 0.297ns (61.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.616     0.952    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.093 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.203    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.248 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.187     1.435    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y29          FDPE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.884     1.250    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.966    
    SLICE_X1Y29          FDPE (Remov_fdpe_C_PRE)     -0.095     0.871    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.479%)  route 0.297ns (61.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.616     0.952    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.093 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.203    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.248 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.187     1.435    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y29          FDPE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.884     1.250    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.966    
    SLICE_X1Y29          FDPE (Remov_fdpe_C_PRE)     -0.095     0.871    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.479%)  route 0.297ns (61.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.616     0.952    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.093 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.203    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.248 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.187     1.435    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y29          FDPE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.884     1.250    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.966    
    SLICE_X1Y29          FDPE (Remov_fdpe_C_PRE)     -0.095     0.871    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.479%)  route 0.297ns (61.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.616     0.952    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y29          FDRE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.093 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.110     1.203    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.045     1.248 f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.187     1.435    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y29          FDPE                                         f  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/util_ds_buf_fclk1/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/util_ds_buf_fclk1/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=5563, routed)        0.884     1.250    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y29          FDPE                                         r  system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.284     0.966    
    SLICE_X1Y29          FDPE (Remov_fdpe_C_PRE)     -0.095     0.871    system_i/axi_mem_intercon_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        3.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.478ns (39.859%)  route 0.721ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 7.850 - 5.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.848     3.142    system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     3.620 f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.721     4.341    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y73        FDPE                                         f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.671     7.850    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.229     8.079    
                         clock uncertainty           -0.083     7.996    
    SLICE_X112Y73        FDPE (Recov_fdpe_C_PRE)     -0.532     7.464    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.464    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.419ns (37.195%)  route 0.707ns (62.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 7.850 - 5.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.848     3.142    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.419     3.561 f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.707     4.268    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X110Y73        FDCE                                         f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.671     7.850    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X110Y73        FDCE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.229     8.079    
                         clock uncertainty           -0.083     7.996    
    SLICE_X110Y73        FDCE (Recov_fdce_C_CLR)     -0.580     7.416    system_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.478ns (39.859%)  route 0.721ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 7.850 - 5.000 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.848     3.142    system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     3.620 f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.721     4.341    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y73        FDPE                                         f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         1.671     7.850    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.229     8.079    
                         clock uncertainty           -0.083     7.996    
    SLICE_X112Y73        FDPE (Recov_fdpe_C_PRE)     -0.490     7.506    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  3.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.723%)  route 0.275ns (68.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.626     0.962    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X110Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDPE (Prop_fdpe_C_Q)         0.128     1.090 f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.275     1.365    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X110Y73        FDCE                                         f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.893     1.259    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X110Y73        FDCE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.264     0.995    
    SLICE_X110Y73        FDCE (Remov_fdce_C_CLR)     -0.146     0.849    system_i/dvi2rgb_1/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.148ns (33.850%)  route 0.289ns (66.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.626     0.962    system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     1.110 f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.289     1.399    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y73        FDPE                                         f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.893     1.259    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.264     0.995    
    SLICE_X112Y73        FDPE (Remov_fdpe_C_PRE)     -0.124     0.871    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.148ns (33.850%)  route 0.289ns (66.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.626     0.962    system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     1.110 f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.289     1.399    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y73        FDPE                                         f  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=158, routed)         0.893     1.259    system_i/dvi2rgb_1/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y73        FDPE                                         r  system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.264     0.995    
    SLICE_X112Y73        FDPE (Remov_fdpe_C_PRE)     -0.124     0.871    system_i/dvi2rgb_1/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.419ns (19.924%)  route 1.684ns (80.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.890ns = ( 3.110 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.684    -0.044    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_rst
    SLICE_X93Y116        FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.773     3.110    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X93Y116        FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg/C
                         clock pessimism             -0.405     2.705    
                         clock uncertainty           -0.088     2.617    
    SLICE_X93Y116        FDCE (Recov_fdce_C_CLR)     -0.577     2.040    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/cl_rxclkactivehs_reg
  -------------------------------------------------------------------
                         required time                          2.040    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.419ns (20.774%)  route 1.598ns (79.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.891ns = ( 3.109 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.598    -0.130    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X105Y120       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.772     3.109    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X105Y120       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism             -0.405     2.704    
                         clock uncertainty           -0.088     2.616    
    SLICE_X105Y120       FDCE (Recov_fdce_C_CLR)     -0.577     2.039    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.039    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.419ns (22.121%)  route 1.475ns (77.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 3.112 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.475    -0.253    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X103Y117       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.775     3.112    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X103Y117       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism             -0.405     2.707    
                         clock uncertainty           -0.088     2.619    
    SLICE_X103Y117       FDCE (Recov_fdce_C_CLR)     -0.577     2.042    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.042    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.419ns (22.360%)  route 1.455ns (77.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.890ns = ( 3.110 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.455    -0.273    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X105Y118       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.773     3.110    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X105Y118       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism             -0.405     2.705    
                         clock uncertainty           -0.088     2.617    
    SLICE_X105Y118       FDCE (Recov_fdce_C_CLR)     -0.577     2.040    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                          2.040    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.419ns (22.121%)  route 1.475ns (77.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 3.112 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.475    -0.253    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X102Y117       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.775     3.112    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X102Y117       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism             -0.405     2.707    
                         clock uncertainty           -0.088     2.619    
    SLICE_X102Y117       FDCE (Recov_fdce_C_CLR)     -0.491     2.128    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.128    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.419ns (22.090%)  route 1.478ns (77.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.478    -0.250    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X106Y120       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.846     3.183    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X106Y120       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism             -0.364     2.819    
                         clock uncertainty           -0.088     2.731    
    SLICE_X106Y120       FDCE (Recov_fdce_C_CLR)     -0.577     2.154    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.154    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_status_reg_bit_0_reg/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.419ns (22.140%)  route 1.473ns (77.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns = ( 3.183 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.473    -0.255    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_rst
    SLICE_X107Y120       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_status_reg_bit_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.846     3.183    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/core_clk
    SLICE_X107Y120       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_status_reg_bit_0_reg/C
                         clock pessimism             -0.364     2.819    
                         clock uncertainty           -0.088     2.731    
    SLICE_X107Y120       FDCE (Recov_fdce_C_CLR)     -0.577     2.154    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_status_reg_bit_0_reg
  -------------------------------------------------------------------
                         required time                          2.154    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.419ns (23.741%)  route 1.346ns (76.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 3.186 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.346    -0.382    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X110Y119       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.849     3.186    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X110Y119       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/C
                         clock pessimism             -0.405     2.781    
                         clock uncertainty           -0.088     2.693    
    SLICE_X110Y119       FDCE (Recov_fdce_C_CLR)     -0.577     2.116    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.116    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.419ns (23.741%)  route 1.346ns (76.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 3.186 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.346    -0.382    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X110Y119       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.849     3.186    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X110Y119       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/C
                         clock pessimism             -0.405     2.781    
                         clock uncertainty           -0.088     2.693    
    SLICE_X110Y119       FDCE (Recov_fdce_C_CLR)     -0.577     2.116    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.116    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_system_clk_wiz_0_0 rise@5.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.419ns (23.741%)  route 1.346ns (76.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 3.186 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.781    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.501 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.200    -4.301    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -4.200 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         2.053    -2.147    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.419    -1.728 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          1.346    -0.382    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_rst
    SLICE_X110Y119       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.585    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    -0.761 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.007     1.246    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.337 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         1.849     3.186    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/core_clk
    SLICE_X110Y119       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/C
                         clock pessimism             -0.405     2.781    
                         clock uncertainty           -0.088     2.693    
    SLICE_X110Y119       FDCE (Recov_fdce_C_CLR)     -0.577     2.116    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.116    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  2.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.167%)  route 0.342ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.716    -0.439    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/core_clk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.298 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.342     0.044    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync
    SLICE_X105Y106       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.965    -0.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_clk
    SLICE_X105Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[0]/C
                         clock pessimism             -0.199    -0.428    
    SLICE_X105Y106       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.167%)  route 0.342ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.716    -0.439    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/core_clk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.298 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.342     0.044    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync
    SLICE_X105Y106       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.965    -0.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_clk
    SLICE_X105Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[1]/C
                         clock pessimism             -0.199    -0.428    
    SLICE_X105Y106       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.167%)  route 0.342ns (70.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.716    -0.439    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/core_clk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.298 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.342     0.044    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync
    SLICE_X105Y106       FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.965    -0.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_clk
    SLICE_X105Y106       FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/system_rst_reg/C
                         clock pessimism             -0.199    -0.428    
    SLICE_X105Y106       FDPE (Remov_fdpe_C_PRE)     -0.095    -0.523    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_rx_rst_logic_7series/system_rst_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.387%)  route 0.323ns (71.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.716    -0.439    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.311 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          0.323     0.012    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_rst
    SLICE_X109Y116       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.984    -0.210    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X109Y116       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]/C
                         clock pessimism             -0.219    -0.429    
    SLICE_X109Y116       FDCE (Remov_fdce_C_CLR)     -0.145    -0.574    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.539%)  route 0.394ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.716    -0.439    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.311 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          0.394     0.083    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_rst
    SLICE_X108Y117       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.983    -0.211    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X108Y117       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X108Y117       FDCE (Remov_fdce_C_CLR)     -0.120    -0.550    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.539%)  route 0.394ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.716    -0.439    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.311 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          0.394     0.083    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_rst
    SLICE_X108Y117       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.983    -0.211    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X108Y117       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X108Y117       FDCE (Remov_fdce_C_CLR)     -0.120    -0.550    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.539%)  route 0.394ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.716    -0.439    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.311 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          0.394     0.083    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_rst
    SLICE_X108Y117       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.983    -0.211    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X108Y117       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X108Y117       FDCE (Remov_fdce_C_CLR)     -0.120    -0.550    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.539%)  route 0.394ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.716    -0.439    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X106Y109       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDRE (Prop_fdre_C_Q)         0.128    -0.311 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=35, routed)          0.394     0.083    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_rst
    SLICE_X108Y117       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.983    -0.211    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/core_clk
    SLICE_X108Y117       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]/C
                         clock pessimism             -0.219    -0.430    
    SLICE_X108Y117       FDCE (Remov_fdce_C_CLR)     -0.120    -0.550    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.stop_extn_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.148ns (28.353%)  route 0.374ns (71.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.717    -0.438    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/core_clk
    SLICE_X108Y106       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.148    -0.290 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.374     0.084    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X104Y105       FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.965    -0.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X104Y105       FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/C
                         clock pessimism             -0.199    -0.428    
    SLICE_X104Y105       FDPE (Remov_fdpe_C_PRE)     -0.125    -0.553    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.148ns (28.353%)  route 0.374ns (71.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.717    -0.438    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/core_clk
    SLICE_X108Y106       FDRE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y106       FDRE (Prop_fdre_C_Q)         0.148    -0.290 f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.374     0.084    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X104Y105       FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=406, routed)         0.965    -0.229    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X104Y105       FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                         clock pessimism             -0.199    -0.428    
    SLICE_X104Y105       FDPE (Remov_fdpe_C_PRE)     -0.125    -0.553    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.637    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxbyteclkhs
  To Clock:  rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack        6.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.715ns (22.659%)  route 2.441ns (77.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.619     6.532    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]_0
    SLICE_X112Y101       FDPE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.763    13.042    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X112Y101       FDPE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]/C
                         clock pessimism              0.208    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X112Y101       FDPE (Recov_fdpe_C_PRE)     -0.361    12.853    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[0]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.715ns (22.659%)  route 2.441ns (77.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.619     6.532    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]_0
    SLICE_X112Y101       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.763    13.042    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/dl0_rxbyteclkhs
    SLICE_X112Y101       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]/C
                         clock pessimism              0.208    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X112Y101       FDCE (Recov_fdce_C_CLR)     -0.319    12.895    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/AXI_LITE.reg_inf/active_lanes_reg[1]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[1]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.715ns (23.440%)  route 2.335ns (76.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.514     6.427    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X109Y105       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.762    13.041    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X109Y105       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[1]/C
                         clock pessimism              0.208    13.248    
                         clock uncertainty           -0.035    13.213    
    SLICE_X109Y105       FDCE (Recov_fdce_C_CLR)     -0.405    12.808    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[4]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.715ns (23.440%)  route 2.335ns (76.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.514     6.427    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X109Y105       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.762    13.041    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X109Y105       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[4]/C
                         clock pessimism              0.208    13.248    
                         clock uncertainty           -0.035    13.213    
    SLICE_X109Y105       FDCE (Recov_fdce_C_CLR)     -0.405    12.808    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[2]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.715ns (24.444%)  route 2.210ns (75.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.388     6.302    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X110Y102       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.763    13.042    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X110Y102       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[2]/C
                         clock pessimism              0.208    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.809    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[3]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.715ns (24.444%)  route 2.210ns (75.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.388     6.302    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X110Y102       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.763    13.042    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X110Y102       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[3]/C
                         clock pessimism              0.208    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X110Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.809    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[0]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.715ns (24.480%)  route 2.206ns (75.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.384     6.297    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X111Y102       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.763    13.042    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X111Y102       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[0]/C
                         clock pessimism              0.208    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X111Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.809    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[1]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.715ns (24.480%)  route 2.206ns (75.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.384     6.297    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X111Y102       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.763    13.042    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X111Y102       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[1]/C
                         clock pessimism              0.208    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X111Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.809    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[2]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.715ns (24.480%)  route 2.206ns (75.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.384     6.297    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X111Y102       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.763    13.042    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X111Y102       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[2]/C
                         clock pessimism              0.208    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X111Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.809    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[3]/CLR
                            (recovery check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rxbyteclkhs rise@10.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.715ns (24.480%)  route 2.206ns (75.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 13.042 - 10.000 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.510     1.454    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.890     3.376    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.419     3.795 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.822     4.617    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.296     4.913 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          1.384     6.297    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X111Y102       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                     10.000    10.000 r  
    J18                                               0.000    10.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000    10.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    10.901 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.459    11.360    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    12.279 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.763    13.042    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X111Y102       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[3]/C
                         clock pessimism              0.208    13.249    
                         clock uncertainty           -0.035    13.214    
    SLICE_X111Y102       FDCE (Recov_fdce_C_CLR)     -0.405    12.809    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -6.297    
  -------------------------------------------------------------------
                         slack                                  6.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_cnt_reg[0]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.226ns (27.655%)  route 0.591ns (72.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.303     1.956    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X107Y105       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X107Y105       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_cnt_reg[0]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X107Y105       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_cnt_reg[1]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.226ns (27.655%)  route 0.591ns (72.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.303     1.956    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X107Y105       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X107Y105       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_cnt_reg[1]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X107Y105       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/pkt_fifo_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[7]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.226ns (27.509%)  route 0.596ns (72.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.308     1.960    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X106Y105       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X106Y105       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[7]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X106Y105       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[8]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.226ns (27.509%)  route 0.596ns (72.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.308     1.960    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X106Y105       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X106Y105       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[8]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X106Y105       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[0]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.226ns (26.371%)  route 0.631ns (73.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.343     1.995    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X107Y104       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X107Y104       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[0]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X107Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[6]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.226ns (26.371%)  route 0.631ns (73.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.343     1.995    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X107Y104       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X107Y104       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[6]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X107Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[9]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.226ns (26.371%)  route 0.631ns (73.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.343     1.995    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X107Y104       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X107Y104       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[9]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X107Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[7]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.226ns (26.238%)  route 0.635ns (73.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.348     2.000    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X106Y104       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X106Y104       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[7]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X106Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[9]/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.226ns (26.238%)  route 0.635ns (73.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.348     2.000    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X106Y104       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X106Y104       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[9]/C
                         clock pessimism             -0.301     1.149    
    SLICE_X106Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/buf0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/mst_rd_en_d1_reg/CLR
                            (removal check against rising-edge clock rxbyteclkhs  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxbyteclkhs rise@0.000ns - rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.226ns (25.829%)  route 0.649ns (74.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.206     0.578    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.289     1.138    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/dest_clk
    SLICE_X103Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.128     1.266 r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/xpm_arst_01/arststages_ff_reg[2]/Q
                         net (fo=2, routed)           0.288     1.554    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dest_arst
    SLICE_X103Y105       LUT1 (Prop_lut1_I0_O)        0.098     1.652 f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/active_lanes[1]_i_2/O
                         net (fo=35, routed)          0.361     2.013    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/arststages_ff_reg[2]
    SLICE_X106Y106       FDCE                                         f  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/mst_rd_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/ibufds_clk_inst/O
                         net (fo=2, routed)           0.311     0.718    system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clk_in_int
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  system_i/mipi_csi2_rx_subsystem_0/U0/phy/inst/inst/bd_ca02_phy_0_rx_support_i/slave_rx.bd_ca02_phy_0_rx_ioi_i/clkout_buf_inst/O
                         net (fo=535, routed)         0.300     1.450    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/dl0_rxbyteclkhs
    SLICE_X106Y106       FDCE                                         r  system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/mst_rd_en_d1_reg/C
                         clock pessimism             -0.301     1.149    
    SLICE_X106Y106       FDCE (Remov_fdce_C_CLR)     -0.092     1.057    system_i/mipi_csi2_rx_subsystem_0/U0/rx/inst/lane_merger/mst_rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.956    





