{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556337114282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556337114290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 21:51:54 2019 " "Processing started: Fri Apr 26 21:51:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556337114290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337114290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337114290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556337114818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556337114819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q LFSR.v(4) " "Verilog HDL Declaration information at LFSR.v(4): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "LFSR.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/LFSR.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556337124295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/LFSR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124296 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand Project2_top.v(58) " "Verilog HDL Declaration warning at Project2_top.v(58): \"rand\" is SystemVerilog-2005 keyword" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 58 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1556337124298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Project2_top.v(15) " "Verilog HDL Declaration information at Project2_top.v(15): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556337124299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Project2_top.v(18) " "Verilog HDL Declaration information at Project2_top.v(18): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556337124299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timing TIMING Project2_top.v(36) " "Verilog HDL Declaration information at Project2_top.v(36): object \"timing\" differs only in case from object \"TIMING\" in the same scope" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556337124299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file project2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2_top " "Found entity 1: Project2_top" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_decoder " "Found entity 1: BCD_decoder" {  } { { "BCD_decoder.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Clock_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topscore.v 1 1 " "Found 1 design units, including 1 entities, in source file topscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopScore " "Found entity 1: TopScore" {  } { { "TopScore.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/TopScore.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124314 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCD.v(15) " "Verilog HDL information at BCD.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556337124317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q Q shuffle.v(4) " "Verilog HDL Declaration information at shuffle.v(4): object \"q\" differs only in case from object \"Q\" in the same scope" {  } { { "shuffle.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/shuffle.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556337124321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 shuffle " "Found entity 1: shuffle" {  } { { "shuffle.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/shuffle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556337124322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124322 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_counter.v(32) " "Verilog HDL Instantiation warning at BCD_counter.v(32): instance has no name" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556337124322 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCD_counter.v(33) " "Verilog HDL Instantiation warning at BCD_counter.v(33): instance has no name" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556337124323 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TopScore.v(44) " "Verilog HDL Instantiation warning at TopScore.v(44): instance has no name" {  } { { "TopScore.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/TopScore.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1556337124323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2_top " "Elaborating entity \"Project2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556337124363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetread Project2_top.v(78) " "Verilog HDL or VHDL warning at Project2_top.v(78): object \"resetread\" assigned a value but never read" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556337124364 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start Project2_top.v(98) " "Verilog HDL Always Construct warning at Project2_top.v(98): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124365 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ok Project2_top.v(103) " "Verilog HDL Always Construct warning at Project2_top.v(103): variable \"ok\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124365 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW Project2_top.v(105) " "Verilog HDL Always Construct warning at Project2_top.v(105): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124365 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start Project2_top.v(107) " "Verilog HDL Always Construct warning at Project2_top.v(107): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124365 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flip Project2_top.v(113) " "Verilog HDL Always Construct warning at Project2_top.v(113): variable \"flip\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124366 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ok Project2_top.v(118) " "Verilog HDL Always Construct warning at Project2_top.v(118): variable \"ok\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124366 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Project2_top.v(144) " "Verilog HDL Always Construct warning at Project2_top.v(144): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124366 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex0 Project2_top.v(149) " "Verilog HDL Always Construct warning at Project2_top.v(149): variable \"hex0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124366 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rtime Project2_top.v(150) " "Verilog HDL Always Construct warning at Project2_top.v(150): variable \"rtime\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124366 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex3 Project2_top.v(159) " "Verilog HDL Always Construct warning at Project2_top.v(159): variable \"hex3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124366 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset Project2_top.v(166) " "Verilog HDL Always Construct warning at Project2_top.v(166): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124366 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "myled Project2_top.v(168) " "Verilog HDL Always Construct warning at Project2_top.v(168): variable \"myled\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124366 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex3 Project2_top.v(171) " "Verilog HDL Always Construct warning at Project2_top.v(171): variable \"hex3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124367 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset Project2_top.v(179) " "Verilog HDL Always Construct warning at Project2_top.v(179): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124367 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count Project2_top.v(180) " "Verilog HDL Always Construct warning at Project2_top.v(180): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124367 "|Project2_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hex3 Project2_top.v(181) " "Verilog HDL Always Construct warning at Project2_top.v(181): variable \"hex3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1556337124367 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read Project2_top.v(143) " "Verilog HDL Always Construct warning at Project2_top.v(143): inferring latch(es) for variable \"read\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556337124368 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset Project2_top.v(143) " "Verilog HDL Always Construct warning at Project2_top.v(143): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556337124368 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex Project2_top.v(143) " "Verilog HDL Always Construct warning at Project2_top.v(143): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556337124368 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timing Project2_top.v(143) " "Verilog HDL Always Construct warning at Project2_top.v(143): inferring latch(es) for variable \"timing\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556337124368 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led Project2_top.v(143) " "Verilog HDL Always Construct warning at Project2_top.v(143): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556337124368 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "countsave Project2_top.v(143) " "Verilog HDL Always Construct warning at Project2_top.v(143): inferring latch(es) for variable \"countsave\", which holds its previous value in one or more paths through the always construct" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556337124368 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[0\] Project2_top.v(143) " "Inferred latch for \"countsave\[0\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[1\] Project2_top.v(143) " "Inferred latch for \"countsave\[1\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[2\] Project2_top.v(143) " "Inferred latch for \"countsave\[2\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[3\] Project2_top.v(143) " "Inferred latch for \"countsave\[3\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[4\] Project2_top.v(143) " "Inferred latch for \"countsave\[4\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[5\] Project2_top.v(143) " "Inferred latch for \"countsave\[5\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[6\] Project2_top.v(143) " "Inferred latch for \"countsave\[6\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[7\] Project2_top.v(143) " "Inferred latch for \"countsave\[7\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[8\] Project2_top.v(143) " "Inferred latch for \"countsave\[8\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[9\] Project2_top.v(143) " "Inferred latch for \"countsave\[9\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[10\] Project2_top.v(143) " "Inferred latch for \"countsave\[10\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[11\] Project2_top.v(143) " "Inferred latch for \"countsave\[11\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124370 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[12\] Project2_top.v(143) " "Inferred latch for \"countsave\[12\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[13\] Project2_top.v(143) " "Inferred latch for \"countsave\[13\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[14\] Project2_top.v(143) " "Inferred latch for \"countsave\[14\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countsave\[15\] Project2_top.v(143) " "Inferred latch for \"countsave\[15\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] Project2_top.v(143) " "Inferred latch for \"led\[0\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] Project2_top.v(143) " "Inferred latch for \"led\[1\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] Project2_top.v(143) " "Inferred latch for \"led\[2\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] Project2_top.v(143) " "Inferred latch for \"led\[3\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] Project2_top.v(143) " "Inferred latch for \"led\[4\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] Project2_top.v(143) " "Inferred latch for \"led\[5\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] Project2_top.v(143) " "Inferred latch for \"led\[6\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124371 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] Project2_top.v(143) " "Inferred latch for \"led\[7\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[8\] Project2_top.v(143) " "Inferred latch for \"led\[8\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[9\] Project2_top.v(143) " "Inferred latch for \"led\[9\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[0\] Project2_top.v(143) " "Inferred latch for \"timing\[0\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[1\] Project2_top.v(143) " "Inferred latch for \"timing\[1\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[2\] Project2_top.v(143) " "Inferred latch for \"timing\[2\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[3\] Project2_top.v(143) " "Inferred latch for \"timing\[3\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[4\] Project2_top.v(143) " "Inferred latch for \"timing\[4\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[5\] Project2_top.v(143) " "Inferred latch for \"timing\[5\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[6\] Project2_top.v(143) " "Inferred latch for \"timing\[6\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[7\] Project2_top.v(143) " "Inferred latch for \"timing\[7\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[8\] Project2_top.v(143) " "Inferred latch for \"timing\[8\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124372 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[9\] Project2_top.v(143) " "Inferred latch for \"timing\[9\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[10\] Project2_top.v(143) " "Inferred latch for \"timing\[10\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timing\[11\] Project2_top.v(143) " "Inferred latch for \"timing\[11\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Project2_top.v(143) " "Inferred latch for \"hex\[0\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Project2_top.v(143) " "Inferred latch for \"hex\[1\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Project2_top.v(143) " "Inferred latch for \"hex\[2\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Project2_top.v(143) " "Inferred latch for \"hex\[3\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Project2_top.v(143) " "Inferred latch for \"hex\[4\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Project2_top.v(143) " "Inferred latch for \"hex\[5\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Project2_top.v(143) " "Inferred latch for \"hex\[6\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[7\] Project2_top.v(143) " "Inferred latch for \"hex\[7\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[8\] Project2_top.v(143) " "Inferred latch for \"hex\[8\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[9\] Project2_top.v(143) " "Inferred latch for \"hex\[9\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[10\] Project2_top.v(143) " "Inferred latch for \"hex\[10\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[11\] Project2_top.v(143) " "Inferred latch for \"hex\[11\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124373 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[12\] Project2_top.v(143) " "Inferred latch for \"hex\[12\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[13\] Project2_top.v(143) " "Inferred latch for \"hex\[13\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[14\] Project2_top.v(143) " "Inferred latch for \"hex\[14\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[15\] Project2_top.v(143) " "Inferred latch for \"hex\[15\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[16\] Project2_top.v(143) " "Inferred latch for \"hex\[16\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[17\] Project2_top.v(143) " "Inferred latch for \"hex\[17\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[18\] Project2_top.v(143) " "Inferred latch for \"hex\[18\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[19\] Project2_top.v(143) " "Inferred latch for \"hex\[19\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[20\] Project2_top.v(143) " "Inferred latch for \"hex\[20\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[21\] Project2_top.v(143) " "Inferred latch for \"hex\[21\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[22\] Project2_top.v(143) " "Inferred latch for \"hex\[22\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[23\] Project2_top.v(143) " "Inferred latch for \"hex\[23\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[24\] Project2_top.v(143) " "Inferred latch for \"hex\[24\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[25\] Project2_top.v(143) " "Inferred latch for \"hex\[25\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[26\] Project2_top.v(143) " "Inferred latch for \"hex\[26\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124374 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[27\] Project2_top.v(143) " "Inferred latch for \"hex\[27\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124375 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[28\] Project2_top.v(143) " "Inferred latch for \"hex\[28\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124375 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[29\] Project2_top.v(143) " "Inferred latch for \"hex\[29\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124375 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[30\] Project2_top.v(143) " "Inferred latch for \"hex\[30\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124375 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[31\] Project2_top.v(143) " "Inferred latch for \"hex\[31\]\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124375 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset Project2_top.v(143) " "Inferred latch for \"reset\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124375 "|Project2_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read Project2_top.v(143) " "Inferred latch for \"read\" at Project2_top.v(143)" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337124375 "|Project2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clock1 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clock1\"" {  } { { "Project2_top.v" "clock1" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337124402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 Clock_divider.v(21) " "Verilog HDL assignment warning at Clock_divider.v(21): truncated value with size 32 to match size of target (31)" {  } { { "Clock_divider.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Clock_divider.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556337124403 "|Project2_top|Clock_divider:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:time1 " "Elaborating entity \"delay\" for hierarchy \"delay:time1\"" {  } { { "Project2_top.v" "time1" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337124405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 delay.v(16) " "Verilog HDL assignment warning at delay.v(16): truncated value with size 32 to match size of target (12)" {  } { { "delay.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/delay.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556337124406 "|Project2_top|delay:time1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:counter " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:counter\"" {  } { { "Project2_top.v" "counter" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337124407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enclk BCD_counter.v(8) " "Verilog HDL or VHDL warning at BCD_counter.v(8): object \"enclk\" assigned a value but never read" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556337124408 "|Project2_top|BCD_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD_counter:counter\|BCD:comb_40 " "Elaborating entity \"BCD\" for hierarchy \"BCD_counter:counter\|BCD:comb_40\"" {  } { { "BCD_counter.v" "comb_40" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337124409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(22) " "Verilog HDL assignment warning at BCD.v(22): truncated value with size 32 to match size of target (4)" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556337124410 "|Project2_top|BCD_counter:counter|BCD:comb_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_decoder BCD_counter:counter\|BCD_decoder:comb_45 " "Elaborating entity \"BCD_decoder\" for hierarchy \"BCD_counter:counter\|BCD_decoder:comb_45\"" {  } { { "BCD_counter.v" "comb_45" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337124411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopScore TopScore:score " "Elaborating entity \"TopScore\" for hierarchy \"TopScore:score\"" {  } { { "Project2_top.v" "score" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337124416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:rand " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:rand\"" {  } { { "Project2_top.v" "rand" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337124422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shuffle shuffle:leds " "Elaborating entity \"shuffle\" for hierarchy \"shuffle:leds\"" {  } { { "Project2_top.v" "leds" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337124424 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BCD_counter:counter\|comb~4 " "Found clock multiplexer BCD_counter:counter\|comb~4" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1556337124645 "|Project2_top|BCD_counter:counter|comb~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BCD_counter:counter\|comb~5 " "Found clock multiplexer BCD_counter:counter\|comb~5" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1556337124645 "|Project2_top|BCD_counter:counter|comb~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BCD_counter:counter\|comb~6 " "Found clock multiplexer BCD_counter:counter\|comb~6" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1556337124645 "|Project2_top|BCD_counter:counter|comb~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "BCD_counter:counter\|comb~7 " "Found clock multiplexer BCD_counter:counter\|comb~7" {  } {  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1556337124645 "|Project2_top|BCD_counter:counter|comb~7"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1556337124645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[2\] " "Latch led\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124888 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[3\] " "Latch led\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[4\] " "Latch led\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[5\] " "Latch led\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[6\] " "Latch led\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[7\] " "Latch led\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[8\] " "Latch led\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[9\] " "Latch led\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reset " "Latch reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[0\] " "Latch led\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "led\[1\] " "Latch led\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.TIMING " "Ports D and ENA on the latch are fed by the same signal state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[0\] " "Latch countsave\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124889 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[11\] " "Latch countsave\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[15\] " "Latch countsave\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[14\] " "Latch countsave\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[13\] " "Latch countsave\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[12\] " "Latch countsave\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[10\] " "Latch countsave\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[9\] " "Latch countsave\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[8\] " "Latch countsave\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[7\] " "Latch countsave\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[6\] " "Latch countsave\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[5\] " "Latch countsave\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[4\] " "Latch countsave\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[3\] " "Latch countsave\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[2\] " "Latch countsave\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countsave\[1\] " "Latch countsave\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556337124890 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556337124890 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TopScore.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/TopScore.v" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556337124891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556337124891 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556337124934 "|Project2_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556337124934 "|Project2_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556337124934 "|Project2_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556337124934 "|Project2_top|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556337124934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556337125010 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556337125376 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Project1_top 24 " "Ignored 24 assignments for entity \"Project1_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Project1_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337125391 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556337125391 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thwaitester/Documents/fpga/project2/output_files/project2.map.smsg " "Generated suppressed messages file C:/Users/thwaitester/Documents/fpga/project2/output_files/project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337125416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556337125636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556337125636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_10MHZ " "No output dependent on input pin \"CLK_10MHZ\"" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556337125710 "|Project2_top|CLK_10MHZ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556337125710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "461 " "Implemented 461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556337125710 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556337125710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "405 " "Implemented 405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556337125710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556337125710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556337125752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 21:52:05 2019 " "Processing ended: Fri Apr 26 21:52:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556337125752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556337125752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556337125752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556337125752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556337126953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556337126960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 21:52:06 2019 " "Processing started: Fri Apr 26 21:52:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556337126960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556337126960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project2 -c project2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556337126960 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556337127099 ""}
{ "Info" "0" "" "Project  = project2" {  } {  } 0 0 "Project  = project2" 0 0 "Fitter" 0 0 1556337127100 ""}
{ "Info" "0" "" "Revision = project2" {  } {  } 0 0 "Revision = project2" 0 0 "Fitter" 0 0 1556337127100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556337127194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556337127195 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"project2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556337127203 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556337127245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556337127245 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556337127450 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556337127458 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556337127700 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556337127700 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556337127703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556337127703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556337127703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556337127703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556337127703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556337127703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556337127703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556337127703 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556337127703 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1556337127704 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1556337127704 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1556337127704 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1556337127704 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556337127705 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "The Timing Analyzer is analyzing 68 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1556337128396 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2.sdc " "Synopsys Design Constraints File file not found: 'project2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556337128397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556337128397 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "reset reset " "Clock target reset of clock reset is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1556337128399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector17~0  from: datad  to: combout " "Cell: Selector17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337128399 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~0  from: datac  to: combout " "Cell: counter\|comb~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337128399 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~1  from: datac  to: combout " "Cell: counter\|comb~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337128399 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~2  from: datac  to: combout " "Cell: counter\|comb~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337128399 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~3  from: datac  to: combout " "Cell: counter\|comb~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337128399 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1556337128399 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556337128402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556337128402 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556337128403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHZ~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLK_50MHZ~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128433 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "read  " "Automatically promoted node read " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128433 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "read " "Destination node read" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128433 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556337128433 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector38~0  " "Automatically promoted node Selector38~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128433 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_divider:clock1\|flash  " "Automatically promoted node Clock_divider:clock1\|flash " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.WAITING " "Destination node state.WAITING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.TIMING " "Destination node state.TIMING" {  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_divider:clock1\|flash~0 " "Destination node Clock_divider:clock1\|flash~0" {  } { { "Clock_divider.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Clock_divider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD_counter:counter\|pulse " "Destination node BCD_counter:counter\|pulse" {  } { { "BCD_counter.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD_counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD_counter:counter\|comb~3 " "Destination node BCD_counter:counter\|comb~3" {  } { { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556337128434 ""}  } { { "Clock_divider.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Clock_divider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "countsave\[4\]~0  " "Automatically promoted node countsave\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128434 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timing~0  " "Automatically promoted node timing~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128434 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector17~0  " "Automatically promoted node Selector17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128434 ""}  } { { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCD_counter:counter\|comb~0  " "Automatically promoted node BCD_counter:counter\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128434 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCD_counter:counter\|comb~1  " "Automatically promoted node BCD_counter:counter\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128434 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD_counter:counter\|BCD:comb_52\|c " "Destination node BCD_counter:counter\|BCD:comb_52\|c" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128434 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556337128434 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCD_counter:counter\|comb~2  " "Automatically promoted node BCD_counter:counter\|comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD_counter:counter\|BCD:comb_46\|c " "Destination node BCD_counter:counter\|BCD:comb_46\|c" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556337128435 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCD_counter:counter\|comb~3  " "Automatically promoted node BCD_counter:counter\|comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556337128435 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD_counter:counter\|BCD:comb_40\|c " "Destination node BCD_counter:counter\|BCD:comb_40\|c" {  } { { "BCD.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/BCD.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556337128435 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556337128435 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556337128435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556337128848 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556337128848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556337128848 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556337128849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556337128850 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556337128851 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556337128851 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556337128852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556337128893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556337128894 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556337128894 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556337128963 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556337128969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556337130315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556337130460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556337130481 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556337132765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556337132765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556337133265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556337134902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556337134902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556337136713 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556337136713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556337136718 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.81 " "Total time spent on timing analysis during the Fitter is 0.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556337136891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556337136900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556337137283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556337137283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556337137850 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556337138440 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_10MHZ 3.3-V LVTTL N5 " "Pin CLK_10MHZ uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK_10MHZ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_10MHZ" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3 V Schmitt Trigger A7 " "Pin KEY1 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3 V Schmitt Trigger B8 " "Pin KEY0 uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50MHZ 3.3-V LVTTL N14 " "Pin CLK_50MHZ uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK_50MHZ } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "Project2_top.v" "" { Text "C:/Users/thwaitester/Documents/fpga/project2/Project2_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thwaitester/Documents/fpga/project2/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556337138663 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1556337138663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thwaitester/Documents/fpga/project2/output_files/project2.fit.smsg " "Generated suppressed messages file C:/Users/thwaitester/Documents/fpga/project2/output_files/project2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556337138722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5664 " "Peak virtual memory: 5664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556337139242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 21:52:19 2019 " "Processing ended: Fri Apr 26 21:52:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556337139242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556337139242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556337139242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556337139242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556337140333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556337140340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 21:52:20 2019 " "Processing started: Fri Apr 26 21:52:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556337140340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556337140340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project2 -c project2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556337140340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556337140628 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556337142195 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556337142329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556337143166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 21:52:23 2019 " "Processing ended: Fri Apr 26 21:52:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556337143166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556337143166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556337143166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556337143166 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556337143861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556337144395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556337144403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 21:52:24 2019 " "Processing started: Fri Apr 26 21:52:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556337144403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556337144403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project2 -c project2 " "Command: quartus_sta project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556337144403 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1556337144565 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Project1_top 24 " "Ignored 24 assignments for entity \"Project1_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Project1_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Project1_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Project1_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556337144612 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1556337144612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556337144887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556337144887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337144923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337144923 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "68 " "The Timing Analyzer is analyzing 68 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1556337145149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2.sdc " "Synopsys Design Constraints File file not found: 'project2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1556337145190 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337145191 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name read read " "create_clock -period 1.000 -name read read" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556337145192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556337145192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_divider:clock1\|flash Clock_divider:clock1\|flash " "create_clock -period 1.000 -name Clock_divider:clock1\|flash Clock_divider:clock1\|flash" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556337145192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50MHZ CLK_50MHZ " "create_clock -period 1.000 -name CLK_50MHZ CLK_50MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556337145192 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.SHOWING state.SHOWING " "create_clock -period 1.000 -name state.SHOWING state.SHOWING" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1556337145192 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556337145192 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "reset reset " "Clock target reset of clock reset is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1556337145194 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector17~0  from: datac  to: combout " "Cell: Selector17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337145195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~0  from: datac  to: combout " "Cell: counter\|comb~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337145195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~1  from: dataa  to: combout " "Cell: counter\|comb~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337145195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~2  from: datab  to: combout " "Cell: counter\|comb~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337145195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~3  from: datab  to: combout " "Cell: counter\|comb~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337145195 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1556337145195 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1556337145196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556337145198 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556337145199 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556337145209 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1556337145219 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556337145225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.903 " "Worst-case setup slack is -8.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.903            -239.987 read  " "   -8.903            -239.987 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.371            -238.184 state.SHOWING  " "   -6.371            -238.184 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.941            -228.602 reset  " "   -5.941            -228.602 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.625             -62.108 Clock_divider:clock1\|flash  " "   -4.625             -62.108 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.216             -66.657 CLK_50MHZ  " "   -4.216             -66.657 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337145228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.988 " "Worst-case hold slack is -0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988              -2.964 Clock_divider:clock1\|flash  " "   -0.988              -2.964 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 read  " "    0.348               0.000 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 reset  " "    0.348               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 CLK_50MHZ  " "    0.449               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 state.SHOWING  " "    0.535               0.000 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337145238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556337145241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556337145245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.732 CLK_50MHZ  " "   -3.000             -64.732 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -49.105 Clock_divider:clock1\|flash  " "   -1.403             -49.105 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 read  " "   -1.403             -44.896 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 reset  " "   -1.403             -26.657 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 state.SHOWING  " "    0.367               0.000 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337145248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337145248 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556337145266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556337145290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556337145969 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "reset reset " "Clock target reset of clock reset is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1556337146072 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector17~0  from: datac  to: combout " "Cell: Selector17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~0  from: datac  to: combout " "Cell: counter\|comb~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~1  from: dataa  to: combout " "Cell: counter\|comb~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~2  from: datab  to: combout " "Cell: counter\|comb~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146072 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~3  from: datab  to: combout " "Cell: counter\|comb~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146072 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1556337146072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556337146074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556337146089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.071 " "Worst-case setup slack is -8.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.071            -216.347 read  " "   -8.071            -216.347 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.047            -220.368 state.SHOWING  " "   -6.047            -220.368 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.520            -208.429 reset  " "   -5.520            -208.429 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.285             -55.758 Clock_divider:clock1\|flash  " "   -4.285             -55.758 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.835             -56.969 CLK_50MHZ  " "   -3.835             -56.969 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337146092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.943 " "Worst-case hold slack is -0.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943              -2.829 Clock_divider:clock1\|flash  " "   -0.943              -2.829 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 read  " "    0.312               0.000 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 reset  " "    0.312               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 CLK_50MHZ  " "    0.417               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 state.SHOWING  " "    0.444               0.000 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337146102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556337146107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556337146111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.732 CLK_50MHZ  " "   -3.000             -64.732 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -49.105 Clock_divider:clock1\|flash  " "   -1.403             -49.105 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 read  " "   -1.403             -44.896 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -26.657 reset  " "   -1.403             -26.657 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 state.SHOWING  " "    0.385               0.000 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337146115 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556337146132 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "reset reset " "Clock target reset of clock reset is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1556337146305 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector17~0  from: datac  to: combout " "Cell: Selector17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~0  from: datac  to: combout " "Cell: counter\|comb~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~1  from: dataa  to: combout " "Cell: counter\|comb~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~2  from: datab  to: combout " "Cell: counter\|comb~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146306 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter\|comb~3  from: datab  to: combout " "Cell: counter\|comb~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556337146306 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1556337146306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556337146307 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1556337146313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.559 " "Worst-case setup slack is -3.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.559             -94.651 read  " "   -3.559             -94.651 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.506             -70.670 state.SHOWING  " "   -2.506             -70.670 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -63.606 reset  " "   -2.225             -63.606 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651             -14.582 Clock_divider:clock1\|flash  " "   -1.651             -14.582 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266              -8.058 CLK_50MHZ  " "   -1.266              -8.058 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337146316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.442 " "Worst-case hold slack is -0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -1.326 Clock_divider:clock1\|flash  " "   -0.442              -1.326 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 read  " "    0.152               0.000 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 reset  " "    0.152               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLK_50MHZ  " "    0.172               0.000 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 state.SHOWING  " "    0.202               0.000 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337146323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556337146327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1556337146331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -54.386 CLK_50MHZ  " "   -3.000             -54.386 CLK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -35.000 Clock_divider:clock1\|flash  " "   -1.000             -35.000 Clock_divider:clock1\|flash " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 read  " "   -1.000             -32.000 read " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 reset  " "   -1.000             -19.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 state.SHOWING  " "    0.234               0.000 state.SHOWING " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556337146334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556337146334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556337147147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556337147147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556337147232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 21:52:27 2019 " "Processing ended: Fri Apr 26 21:52:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556337147232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556337147232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556337147232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556337147232 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 165 s " "Quartus Prime Full Compilation was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556337147926 ""}
