
*** Running vivado
    with args -log VGA_clkIP_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_clkIP_Top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source VGA_clkIP_Top.tcl -notrace
Command: synth_design -top VGA_clkIP_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 797.070 ; gain = 234.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VGA_clkIP_Top' [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA_clkIP_Top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Clk25MHz' [C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/synth_1/.Xil/Vivado-1048-DESKTOP-6DMCJ9K/realtime/Clk25MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Clk25MHz' (1#1) [C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/synth_1/.Xil/Vivado-1048-DESKTOP-6DMCJ9K/realtime/Clk25MHz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'VGA640x480' [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA640x480.sv:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BACK bound to: 48 - type: integer 
	Parameter H_FRONT bound to: 16 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_TOP bound to: 29 - type: integer 
	Parameter V_BOTTOM bound to: 10 - type: integer 
	Parameter H_SYNC_START bound to: 144 - type: integer 
	Parameter H_SYNC_END bound to: 784 - type: integer 
	Parameter H_PIXELS bound to: 800 - type: integer 
	Parameter V_SYNC_START bound to: 31 - type: integer 
	Parameter V_SYNC_END bound to: 511 - type: integer 
	Parameter V_LINES bound to: 521 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA640x480' (2#1) [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA640x480.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'VGA_clkIP_Top' (3#1) [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/new/VGA_clkIP_Top.sv:1]
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_G[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_G[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_G[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_G[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_B[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_B[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_B[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_B[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 871.457 ; gain = 309.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 871.457 ; gain = 309.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 871.457 ; gain = 309.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 871.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz/Clk25MHz_in_context.xdc] for cell 'C1'
Finished Parsing XDC File [c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz/Clk25MHz_in_context.xdc] for cell 'C1'
Parsing XDC File [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc:24]
Finished Parsing XDC File [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/VGA_clkIP_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/constrs_1/imports/VGA/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_clkIP_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_clkIP_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 971.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 971.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 971.344 ; gain = 409.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 971.344 ; gain = 409.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz/Clk25MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/_SamData/Vivado2022/Codes/VGA/VGA.srcs/sources_1/ip/Clk25MHz/Clk25MHz/Clk25MHz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for C1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 971.344 ; gain = 409.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 971.344 ; gain = 409.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_G[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_G[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_G[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_G[0] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_B[3] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_B[2] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_B[1] driven by constant 0
WARNING: [Synth 8-3917] design VGA_clkIP_Top has port VGA_B[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 971.344 ; gain = 409.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 971.344 ; gain = 409.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 971.344 ; gain = 409.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 971.344 ; gain = 409.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 973.707 ; gain = 411.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 973.707 ; gain = 411.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 973.707 ; gain = 411.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 973.707 ; gain = 411.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 973.707 ; gain = 411.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 973.707 ; gain = 411.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Clk25MHz      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |Clk25MHz |     1|
|2     |LUT1     |     2|
|3     |LUT2     |     5|
|4     |LUT3     |     4|
|5     |LUT4     |     8|
|6     |LUT5     |     8|
|7     |LUT6     |    14|
|8     |FDRE     |    24|
|9     |IBUF     |     1|
|10    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    81|
|2     |  V1     |VGA640x480 |    65|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 973.707 ; gain = 411.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 973.707 ; gain = 311.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 973.707 ; gain = 411.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 973.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 984.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 984.590 ; gain = 686.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 984.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/_SamData/Vivado2022/Codes/VGA/VGA.runs/synth_1/VGA_clkIP_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_clkIP_Top_utilization_synth.rpt -pb VGA_clkIP_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 19:30:18 2022...
