/* Copyright (c) 1990-2025, Jsoftware Inc.  All rights reserved.           */
/* Licensed use only. Any other use is in violation of copyright.          */
/*                                                                         */
/* Xenos: Miscellaneous                                                    */

#define _GNU_SOURCE

#ifdef _WIN32
#include <windows.h>
#else
#include <unistd.h>
#endif

#include "j.h"
#include "x.h"

#if defined(__APPLE__)
#include <sys/param.h>
#include <sys/sysctl.h>
#endif

#include "cpuinfo.h"
extern uint64_t g_cpuFeatures,g0_cpuFeatures;
extern uint64_t g_cpuFeatures2,g0_cpuFeatures2;
extern int numberOfCores;
extern void*libcblas;
extern char hascblas;
extern C    cblasfile[];
extern char supportaffinity;

#ifdef BOXEDSPARSE
extern UC fboxedsparse;
#endif

#include <string.h>
#ifdef _WIN32
#define strncasecmp _strnicmp
#define strcasecmp _stricmp
#endif

#include <signal.h>

// 9!:32-33 #tries for elliptic-curve factoring
F1(jtecmtriesq){F12IP;ASSERTMTV(w); R sc(jt->ecmtries);}
F1(jtecmtriess){F12IP;I i; RE(i=i0(w)); ASSERT(BETWEENC(i,1,255),EVLIMIT) jt->ecmtries=i; R mtm;}

// 9!:34-35 assertion enable
F1(jtassertq){F12IP;ASSERTMTV(w); R scb(JT(jt,assert));}
F1(jtasserts){F12IP;B b; RE(b=b0(w)); JT(jt,assert)=b; R mtm;}

F1(jtboxq){F12IP;ASSERTMTV(w); R str(sizeof(JT(jt,bx)),JT(jt,bx));}

F1(jtboxs){F12IP;A x;
 RZ(w=vs(w));
 ASSERT(sizeof(JT(jt,bx))==AS(w)[0],EVLENGTH);
 MC(JT(jt,bx),CAV(w),sizeof(JT(jt,bx)));
 R mtv;
}  // box-display characters

// 9!:18
F1(jtctq){F12IP;ASSERTMTV(w); R scf(1.0-jt->cct);}

// 9!:19
F1(jtcts){F12IP;D d;
 ASSERT(!AR(w),EVRANK);
 RZ(w=ccvt(FL,w,0)); d=DAV(w)[0];
 ASSERT(0<=d,EVDOMAIN);
 ASSERT(d<=5.820766091e-11,EVDOMAIN);
 jt->cct=1.0-d;
 R mtv;
}

// 9!:4 and 9!:5 name caching
F1(jtnmcacheq){F12IP;ASSERTMTV(w); R sc(jt->namecaching>>1);}
F1(jtnmcaches){F12IP;
 I arg=i0(w); RE(0); ASSERT(BETWEENO(arg,0,3),EVDOMAIN);  // arg must be 0, 1, or 2
 jt->namecaching|=(C)((arg<<1)+!!arg); if(arg==0)jt->namecaching=0; R mtv;  // save bits separately, clear if both 0, return empty vec
}

F1(jtdispq){F12IP;A z; ASSERTMTV(w); GATV0(z,INT,*JT(jt,disp),1); ICPY(AV1(z),1+JT(jt,disp),*JT(jt,disp)); R z;}

F1(jtdisps){F12IP;UC n;
 RZ(w=vi(w));
 n=(UC)AN(w);
 ASSERT(1>=AR(w),EVRANK);
 ASSERT(all1(nubsieve(w)),EVDOMAIN);
 ASSERT(all1(eps(w,eval("1 2 4 5 6"))),EVINDEX);
 *JT(jt,disp)=n; DO(n, JT(jt,disp)[1+i]=(UC)IAV(w)[i];);
 R mtv;
}

// 9!:8 error messages
F1(jtevmq){F12IP;ASSERTMTV(w); R behead(JT(jt,evm));}

// 9!:9 set error messages
F1(jtevms){F12IP;A t,*tv,*wv;
 ARGCHK1(w);
 ASSERT(1==AR(w),EVRANK);
 ASSERT(NEVM==AN(w),EVLENGTH);
 ASSERT(BOX&AT(w),EVDOMAIN);
 ASSERT(THREADID(jt)==0,EVRO);  // allow setting messages only in master thread
 GAT0(t,BOX,1+NEVM,1); tv=AAV1(t);
 *tv++=mtv;
 wv=AAV(w);
 DQ(NEVM, RZ(*tv=incorp(ca(vs(C(*wv))))); ACINITZAP(*tv) CAV(*tv)[AN(*tv)]=0; ++tv; ++wv;);  // NUL-terminate.  ca to make sure there's room.  ZAP since it's going into recursive box
 ACINITZAPRECUR(t,BOX); fa(JT(jt,evm)); JT(jt,evm)=t;  // ras to protect contents
 R mtv;
}

// 5!:0, return ((>u)~)f.
F1(jtfxx){F12IP;
 ARGCHK1(w);
 ASSERT(AT(w)&LIT+BOX,EVDOMAIN);
 ASSERT(1>=AR(w),EVRANK);
 R fx(ope(w));
}

// 9!:28, immex flag  bit 0 = immex requested, bit 1 = immex running
F1(jtiepdoq){F12IP;ASSERTMTV(w); R sc(jt->iepdo);}

// 9!:29, immex flag
F1(jtiepdos){F12IP;B b; RE(b=b0(w)); jt->iepdo|=b; R mtm;}

// 9!:26, immex sentence
F1(jtiepq){F12IP;
 ASSERTMTV(w);
 // we must read & protect the sentence under lock in case another thread is changing it
 READLOCK(JT(jt,felock)) A iep=JT(jt,iep); if(iep)ras(iep); READUNLOCK(JT(jt,felock))  // must ra() while under lock
 if(iep){tpushnr(iep);}else iep=mtv;  // if we did ra(), stack a fa() on the tpop stack
 R iep;
}

// 9!:27, immex sentence
F1(jtieps){F12IP;
 ARGCHK1(w);
 ASSERT(1>=AR(w),EVRANK);
 ASSERT(!AN(w)||AT(w)&LIT,EVDOMAIN);
 RZ(ras(w));
 WRITELOCK(JT(jt,felock)) A iep=JT(jt,iep); JT(jt,iep)=w; WRITEUNLOCK(JT(jt,felock))  // swap addresses under lock
 if(iep!=0)fa(iep);  // undo the ra() done when the previous value was stored
 R mtm;
}

// 9!:36
F1(jtoutparmq){F12IP;A z;D*u;I*v;
 ASSERTMTV(w);
 GAT0(z,INT,4,1); v= AV1(z);
 v[0]=JT(jt,outeol);
 v[1]=FLOAT16TOI(JT(jt,outmaxlen));
 v[2]=FLOAT16TOI(JT(jt,outmaxbefore));
 v[3]=FLOAT16TOI(JT(jt,outmaxafter));
 RETF(z);
}

// 9!:37
F1(jtoutparms){F12IP;I*v;
 RZ(w=vib(w));
 ASSERT(1==AR(w),EVRANK);
 ASSERT(4==AN(w),EVLENGTH);
 v=AV(w);
 ASSERT(0==v[0]||2==v[0],EVINDEX);
 ASSERT(0<=v[1],EVDOMAIN);
 ASSERT(0<=v[2],EVDOMAIN);
 ASSERT(0<=v[3],EVDOMAIN);
 JT(jt,outeol)      =(UC)v[0];
 JT(jt,outmaxlen)   =ITOFLOAT16(MIN(0x7ffff000,v[1]));
 JT(jt,outmaxbefore)=ITOFLOAT16(MIN(0x7ffff000,v[2]));
 JT(jt,outmaxafter) =ITOFLOAT16(MIN(0x7ffff000,v[3]));
 R mtv;
}

F1(jtposq){F12IP;ASSERTMTV(w); R v2((jt->boxpos>>JTTHORNXX)&(JTTHORNX>>JTTHORNXX),(jt->boxpos>>JTTHORNYX)&(JTTHORNY>>JTTHORNYX));}

F1(jtposs){F12IP;I n,p,q,*v;
 RZ(w=vi(w));
 n=AN(w); v=AV(w);
 ASSERT(1>=AR(w),EVRANK);
 ASSERT(1==n||2==n,EVLENGTH);
 if(1==n)p=q=*v; else{p=v[0]; q=v[1];}
 ASSERT(BETWEENC(p,0,2)&&BETWEENC(q,0,2),EVDOMAIN);
 jt->boxpos=(p<<JTTHORNXX)+(q<<JTTHORNYX);
 R mtv;
}

// 9!:10 query print precision
F1(jtppq){F12IP;C*end;I k;
 ASSERTMTV(w);
 R sc(jt->ppn);
}

// 9!:10 set print precision
F1(jtpps){F12IP;I k;
 RE(sc(k=i0(w))); ASSERT(0<k,EVDOMAIN); ASSERT(k<=NPP,EVLIMIT);
 jt->ppn=k;
 R mtv;
}

F1(jtretcommq){F12IP;ASSERTMTV(w); R num(1);}  // 9!:40 - always on

F1(jtretcomms){F12IP;B b; R mtm;}   // 9!:41 - unused

F1(jtseclevq){F12IP;ASSERTMTV(w); R sc(JT(jt,seclev));}   // 9!:24  security level

// 9!:25 security level
F1(jtseclevs){F12IP;I k;
 RE(k=i0(w));
 ASSERT(0==k||1==k,EVDOMAIN);
 if(!JT(jt,seclev)&&1==k)JT(jt,seclev)=(UC)k;
 R mtm;
}

#if 0  // not implemented
F1(jtsysparmq){F12IP;I k;
 RE(k=i0(w));
 switch(k){
 default: ASSERT(0,EVINDEX);
 case 0:  R sc(jt->fdepn);
 case 1:  R sc(jt->fdepi);
 case 2:  R sc(jt->fcalln);
 case 3:  R sc(jt->callstacknext);
 }
}

F1(jtsysparms){F12IP;A*wv;I k,m;
 ARGCHK1(w);
 ASSERT(BOX&AT(w),EVDOMAIN);
 ASSERT(1==AR(w),EVRANK);
 ASSERT(2==AN(w),EVLENGTH);
 wv=AAV(w);
 RE(k=i0(wv[0]));
 switch(k){
 default: ASSERT(0,EVINDEX);
 case 0:  RE(m=i0(wv[1])); jt->fdepn =(I4)m; break;
 case 1:  ASSERT(0,EVDOMAIN);  /* jt->fdepi  can not be set */
 case 2:  RE(m=i0(wv[1])); jt->fcalln=(I4)m; break;
 case 3:  ASSERT(0,EVDOMAIN);  /* jt->fcalli can not be set */
 }
 R mtm;
}
#endif

F1(jtsysq){F12IP;I j;
 ASSERTMTV(w);
 switch(SYS){
 case SYS_PC:        j=0;                break;
 case SYS_PC386:     j=1;                break;
 case SYS_PCWIN:     j=SY_WIN32 ? (SY_WINCE ? 7 : 6) : 2; break;
 case SYS_MACINTOSH: j=3;                break;
 case SYS_OS2:       j=4;                break;
 default:            j=SYS&SYS_UNIX ? 5 : -1;
 }
 R sc(j);
}

// 9!:52
F1(jtasgzombq){F12IP;ASSERTMTV(w); R sc(JT(jt,asgzomblevel));}

// 9!:53
F1(jtasgzombs){F12IP;I k;
 RE(k=i0(w));
 ASSERT(BETWEENC(k,0,2),EVDOMAIN);
 JT(jt,asgzomblevel)=(C)k;
 R mtm;
}

// display deprecation message mno with text mtxt, if enabled
// if mno<0, take complement and write willy-nilly; and no error (it's a pee)
// return 0 to signal error, 1 to continue
I jtdeprecmsg(J jt, I mno, C *mtxt){I absmno=mno^REPSGN(mno);I res=0;
 READLOCK(JT(jt,startlock))
 if(JT(jt,deprecex)&&(JT(jt,deprecex)&((US)1<<absmno)))goto exitok;  // unless this msg excluded, continue
 if(mno>=0){if(JT(jt,deprecct)==0)goto exitok;}else{JT(jt,deprecct)+=JT(jt,deprecct)==0;}  // if msgs disabled, return; but force msg out if neg
 // code to write output line copied from jtpr1
 // extract the output type buried in jt
 if(JT(jt,deprecct)<0&&mno<0)goto exiterr;  // non-noun is a pee; don't set error info here
 ASSERTGOTO(JT(jt,deprecct)>0,EVNONCE,exiterr);  // if fail on warning, do so
 if(JT(jt,deprecct)!=271828)jsto(jt,MTYOER,mtxt); // write null-terminated string to console except when magic number given
 JT(jt,deprecct)-=JT(jt,deprecct)!=0;  // decrement # of messages to allow
exitok: ;
 res=1;
exiterr: ;
 READUNLOCK(JT(jt,startlock))
 R res;  // return  no error
}

// 9!:55  Set deprecation msg status  #msgs to give before error (default, 0, means 'never error'; -1 mean error immediately);exclusions
F1(jtdeprecxs){F12IP;A ct, excl;
 ARGCHK1(w);
 if(!(AT(w)&BOX)){ct=w; excl=mtv;
 }else{
  ASSERT(AR(w)<=1,EVRANK);  // must be atom or list
  ASSERT(((AN(w)-1)&~1)==0,EVLENGTH); // must be 1-2 boxes
  ct=C(AAV(w)[0]); excl=AN(w)>1?C(AAV(w)[1]):mtv;  // extract count and exclusion list
 }
 I cti;  // integer value of count
 RE(cti=i0(ct));  // ct must be integral atomic
 RZ(excl=vi(excl));  // excl mst be integral
 ASSERT(AR(excl)<2,EVRANK);  // and atomic or list
 // install values
 US exv=0x8000; DO(AN(excl), if(IAV(excl)[i]<16)exv|=(US)1<<IAV(excl)[i];)  // convert list to bitmask
 WRITELOCK(JT(jt,startlock))
 JT(jt,deprecct)=cti; JT(jt,deprecex)=exv;
 WRITEUNLOCK(JT(jt,startlock))
 R mtm;
}

//9!:54
F1(jtdeprecxq){F12IP;A zd;
 GAT0(zd,INT,16,1); I zdi=0; DO(15, if((JT(jt,deprecex)>>i)&1)IAV1(zd)[zdi++]=i;) AN(zd)=AS(zd)[0]=zdi;  // create vector of exclusions
 READLOCK(JT(jt,startlock))
 A z=jlink(sc(JT(jt,deprecct)),zd);  // return current status
 READUNLOCK(JT(jt,startlock))
 RETF(z);
}

static I recurmsg(J jt, C *msgaddr){
 C buf[80];
 if(&buf[0]-msgaddr<0){
  msgaddr-=0x40000;  // set new level for next msg
  sprintf(buf,"stack now at 0x%p\n",&buf);
  jsto(jt,MTYOER,buf);
 }
/* 32-bit raspberry pi gcc 4.7 compilation warning */
#if !( !defined(__clang__) && defined( __GNUC__ ) && ( __GNUC__ == 4 ) && (__GNUC_MINOR__ < 8 ) )
 if(jt)R (I)&buf+recurmsg(jt,msgaddr);
#endif
 R 0;
}
//13!:_6 stackfault verb - scribble on stack until we crash.  Give messages every 0x10000 bytes
F1(jtstackfault){F12IP;C stackbyte,buf[80],*stackptr=&stackbyte;
 sprintf(buf,"starting stackptr=0x%p, cstackmin=0x%p\n",stackptr,(void *)jt->cstackmin);
 jsto(jt,MTYOER,buf);
 recurmsg(jt,stackptr);
 R 0;
}

// 9!:56
// query/override cpu feature
F1(jtcpufeature){F12IP;
 ARGCHK1(w);
 ASSERT(AT(w)&LIT,EVDOMAIN);
 ASSERT(AN(w),EVLENGTH);
 ASSERT(1>=AR(w),EVRANK);
 w=str0(w);
 if (!strcasecmp(CAV(w),"CPU")) {
#if defined(__wasm32__)
  R cstr("wasm32");
#elif defined(__wasm__)
  R cstr("wasm64");
#elif defined(__aarch64__)||defined(_M_ARM64)
  R cstr("arm64");
#elif defined(__arm__)||defined(_M_ARM)
  R cstr("arm");
#elif defined(__x86_64__)||defined(_M_X64)
  R cstr("x86_64");
#elif defined(__i386__)||defined(_M_IX86)
  R cstr("x86");
#else
  R cstr("unknown");
#endif
 } else if (!strcasecmp(CAV(w),"CORES")) {
  R sc(numberOfCores);
 } else if (!strcasecmp(CAV(w),"MAXTHREADS")) {
  R sc(MAXTHREADS);
 } else if (!strcasecmp(CAV(w),"CBLAS")) {
  R sc(hascblas&&libcblas);
 } else if (!strcasecmp(CAV(w),"CBLASFILE")) {
  R cstr(cblasfile);
 } else if (!strcasecmp(CAV(w),"OPENMP")) {
#if defined(_OPENMP)
  R sc(hasopenmp);
#else
  R sc(0);
#endif
 } else if (!strcasecmp(CAV(w),"SLEEF")) {
#if defined(SLEEF)
  R sc(SLEEF);
#else
  R sc(0);
#endif
 } else if (!strcasecmp(CAV(w),"SLEEFQUAD")) {
#if defined(SLEEFQUAD)
  R sc(SLEEFQUAD);
#else
  R sc(0);
#endif
 } else if (!strcasecmp(CAV(w),"CACHELINESIZE")) {  // cacheline size used in compilation time
  R sc(CACHELINESIZE);
 } else if (!strcasecmp(CAV(w),"CACHELINESIZEHW")) {  // cacheline size by querrying OS during runtime
#if defined(__APPLE__)
  size_t line_size = 0;
  size_t size = sizeof(line_size);
  if (sysctlbyname("hw.cachelinesize", &line_size, &size, NULL, 0)) R sc(0);
  R sc(line_size);
#elif defined(_WIN32)
  size_t line_size = 0;
  DWORD buffer_size = 0;
  DWORD i = 0;
  SYSTEM_LOGICAL_PROCESSOR_INFORMATION * buffer = 0;

  GetLogicalProcessorInformation(0, &buffer_size);
  buffer = (SYSTEM_LOGICAL_PROCESSOR_INFORMATION *)malloc(buffer_size);
  GetLogicalProcessorInformation(&buffer[0], &buffer_size);

  for (i = 0; i != buffer_size / sizeof(SYSTEM_LOGICAL_PROCESSOR_INFORMATION); ++i) {
      if (buffer[i].Relationship == RelationCache && buffer[i].Cache.Level == 1) {
          line_size = buffer[i].Cache.LineSize;
          break;
      }
  }
  free(buffer);
  R sc(line_size);
#elif defined(__linux__)
  R sc(sysconf(_SC_LEVEL1_DCACHE_LINESIZE));
#else
  R sc(64);
#endif
 } else if(!strcasecmp(CAV(w),"CPUSETSIZE")) {
#if defined(CPU_SETSIZE)
  R sc(CPU_SETSIZE);
#else
  R sc(0);
#endif
 } else if(!strcasecmp(CAV(w),"SUPPORTAFFINITY")) {
  R sc(supportaffinity);
 }
#if defined(__aarch64__)
 if     (!strcasecmp(CAV(w),"FP"      )) R sc(!!(getCpuFeatures()&ARM_HWCAP_FP ));
 else if(!strcasecmp(CAV(w),"ASIMD"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_ASIMD ));
 else if(!strcasecmp(CAV(w),"EVTSTRM" )) R sc(!!(getCpuFeatures()&ARM_HWCAP_EVTSTRM ));
 else if(!strcasecmp(CAV(w),"AES"     )) R sc(!!(getCpuFeatures()&ARM_HWCAP_AES ));
 else if(!strcasecmp(CAV(w),"PMULL"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_PMULL ));
 else if(!strcasecmp(CAV(w),"SHA1"    )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SHA1 ));
 else if(!strcasecmp(CAV(w),"SHA2"    )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SHA2 ));
 else if(!strcasecmp(CAV(w),"CRC32"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_CRC32 ));
 else if(!strcasecmp(CAV(w),"ATOMICS" )) R sc(!!(getCpuFeatures()&ARM_HWCAP_ATOMICS ));
 else if(!strcasecmp(CAV(w),"FPHP"    )) R sc(!!(getCpuFeatures()&ARM_HWCAP_FPHP ));
 else if(!strcasecmp(CAV(w),"ASIMDHP" )) R sc(!!(getCpuFeatures()&ARM_HWCAP_ASIMDHP ));
 else if(!strcasecmp(CAV(w),"CPUID"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_CPUID ));
 else if(!strcasecmp(CAV(w),"ASIMDRDM")) R sc(!!(getCpuFeatures()&ARM_HWCAP_ASIMDRDM ));
 else if(!strcasecmp(CAV(w),"JSCVT"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_JSCVT ));
 else if(!strcasecmp(CAV(w),"FCMA"    )) R sc(!!(getCpuFeatures()&ARM_HWCAP_FCMA ));
 else if(!strcasecmp(CAV(w),"LRCPC"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_LRCPC ));
 else if(!strcasecmp(CAV(w),"DCPOP"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_DCPOP ));
 else if(!strcasecmp(CAV(w),"SHA3"    )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SHA3 ));
 else if(!strcasecmp(CAV(w),"SM3"     )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SM3 ));
 else if(!strcasecmp(CAV(w),"SM4"     )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SM4 ));
 else if(!strcasecmp(CAV(w),"ASIMDDP" )) R sc(!!(getCpuFeatures()&ARM_HWCAP_ASIMDDP ));
 else if(!strcasecmp(CAV(w),"SHA512"  )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SHA512 ));
 else if(!strcasecmp(CAV(w),"SVE"     )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SVE ));
 else if(!strcasecmp(CAV(w),"ASIMDFHM")) R sc(!!(getCpuFeatures()&ARM_HWCAP_ASIMDFHM ));
 else if(!strcasecmp(CAV(w),"DIT"     )) R sc(!!(getCpuFeatures()&ARM_HWCAP_DIT ));
 else if(!strcasecmp(CAV(w),"USCAT"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_USCAT ));
 else if(!strcasecmp(CAV(w),"ILRCPC"  )) R sc(!!(getCpuFeatures()&ARM_HWCAP_ILRCPC ));
 else if(!strcasecmp(CAV(w),"FLAGM"   )) R sc(!!(getCpuFeatures()&ARM_HWCAP_FLAGM ));
 else if(!strcasecmp(CAV(w),"SSBS"    )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SSBS ));
 else if(!strcasecmp(CAV(w),"SB"      )) R sc(!!(getCpuFeatures()&ARM_HWCAP_SB ));
 else if(!strcasecmp(CAV(w),"PACA"    )) R sc(!!(getCpuFeatures()&ARM_HWCAP_PACA ));
 else if(!strcasecmp(CAV(w),"PACG"    )) R sc(!!(getCpuFeatures()&ARM_HWCAP_PACG ));
 else if(!strcasecmp(CAV(w),"DCPODP"  )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_DCPODP ));
 else if(!strcasecmp(CAV(w),"SVE2"    )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVE2 ));
 else if(!strcasecmp(CAV(w),"SVEAES"  )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVEAES ));
 else if(!strcasecmp(CAV(w),"SVEPMULL" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVEPMULL ));
 else if(!strcasecmp(CAV(w),"SVEBITPERM" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVEBITPERM ));
 else if(!strcasecmp(CAV(w),"SVESHA3" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVESHA3 ));
 else if(!strcasecmp(CAV(w),"SVESM4"  )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVESM4 ));
 else if(!strcasecmp(CAV(w),"FLAGM2"  )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_FLAGM2 ));
 else if(!strcasecmp(CAV(w),"FRINT"   )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_FRINT ));
 else if(!strcasecmp(CAV(w),"SVEI8MM" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVEI8MM ));
 else if(!strcasecmp(CAV(w),"SVEF32MM" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVEF32MM ));
 else if(!strcasecmp(CAV(w),"SVEF64MM" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVEF64MM ));
 else if(!strcasecmp(CAV(w),"SVEBF16" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVEBF16 ));
 else if(!strcasecmp(CAV(w),"I8MM"    )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_I8MM ));
 else if(!strcasecmp(CAV(w),"BF16"    )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_BF16 ));
 else if(!strcasecmp(CAV(w),"DGH"     )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_DGH ));
 else if(!strcasecmp(CAV(w),"RNG"     )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_RNG ));
 else if(!strcasecmp(CAV(w),"BTI"     )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_BTI ));
 else if(!strcasecmp(CAV(w),"MTE"     )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_MTE ));
 else if(!strcasecmp(CAV(w),"ECV"     )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_ECV ));
 else if(!strcasecmp(CAV(w),"AFP"     )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_AFP ));
 else if(!strcasecmp(CAV(w),"RPRES"   )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_RPRES ));
 else if(!strcasecmp(CAV(w),"MTE3"    )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_MTE3 ));
 else if(!strcasecmp(CAV(w),"SME"     )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SME ));
 else if(!strcasecmp(CAV(w),"SME_I16I64" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SME_I16I64 ));
 else if(!strcasecmp(CAV(w),"SME_F64F64" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SME_F64F64 ));
 else if(!strcasecmp(CAV(w),"SME_I8I32" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SME_I8I32 ));
 else if(!strcasecmp(CAV(w),"SME_F16F32" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SME_F16F32 ));
 else if(!strcasecmp(CAV(w),"SME_B16F32" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SME_B16F32 ));
 else if(!strcasecmp(CAV(w),"SME_F32F32" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SME_F32F32 ));
 else if(!strcasecmp(CAV(w),"SME_FA64" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SME_FA64 ));
 else if(!strcasecmp(CAV(w),"WFXT"    )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_WFXT ));
#if defined(_WIN64)||defined(__LP64__)
 else if(!strcasecmp(CAV(w),"EBF16"   )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_EBF16 ));
 else if(!strcasecmp(CAV(w),"SVE_EBF16" )) R sc(!!(getCpuFeatures2()&ARM_HWCAP2_SVE_EBF16 ));
#endif
 else if(!strcasecmp(CAV(w),"FMA"     )) R sc(1);
 else R sc(0);
#elif defined(__x86_64__)||defined(__i386__)||defined(_M_X64)||defined(_M_IX86)
 if     (!strcasecmp(CAV(w),"SSSE3"   )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_SSSE3 ));
 else if(!strcasecmp(CAV(w),"POPCNT"  )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_POPCNT ));
 else if(!strcasecmp(CAV(w),"MOVBE"   )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_MOVBE ));
 else if(!strcasecmp(CAV(w),"SSE4_1"  )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_SSE4_1 ));
 else if(!strcasecmp(CAV(w),"SSE4_2"  )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_SSE4_2 ));
 else if(!strcasecmp(CAV(w),"AES_NI"  )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AES_NI ));
 else if(!strcasecmp(CAV(w),"AVX"     )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX ));
 else if(!strcasecmp(CAV(w),"RDRAND"  )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_RDRAND ));
 else if(!strcasecmp(CAV(w),"AVX2"    )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX2 ));
 else if(!strcasecmp(CAV(w),"SHA_NI"  )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_SHA_NI ));
 else if(!strcasecmp(CAV(w),"FMA"     )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_FMA ));
 else if(!strcasecmp(CAV(w),"RDSEED"  )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_RDSEED ));
 else if(!strcasecmp(CAV(w),"BMI1"    )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_BMI1 ));
 else if(!strcasecmp(CAV(w),"BMI2"    )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_BMI2 ));
 else if(!strcasecmp(CAV(w),"AVX512F" )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX512F));
 else if(!strcasecmp(CAV(w),"AVX512VL" )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX512VL));
 else if(!strcasecmp(CAV(w),"AVX512DQ" )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX512DQ));
 else if(!strcasecmp(CAV(w),"AVX512BW" )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX512BW));
 else if(!strcasecmp(CAV(w),"AVX512IFMA" )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX512IFMA));
 else if(!strcasecmp(CAV(w),"AVX512VBMI" )) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX512VBMI));
 else if(!strcasecmp(CAV(w),"AVX512VBMI2")) R sc(!!(getCpuFeatures()&CPU_X86_FEATURE_AVX512VBMI2));
 else if(!strcasecmp(CAV(w),"RING3MWAIT" )) R sc(!!(getCpuFeatures2()&CPU_X86_FEATURE2_RING3MWAIT));
 else if(!strcasecmp(CAV(w),"FSGSBASE" )) R sc(!!(getCpuFeatures2()&CPU_X86_FEATURE2_FSGSBASE));
 else R sc(0);
#else
 R sc(0);
#endif
}

// thread unsafe
F2(jtcpufeature2){F12IP;I k;
 ARGCHK2(a,w);
 ASSERT(AT(w)&LIT,EVDOMAIN);
 ASSERT(AN(w),EVLENGTH);
 ASSERT(1>=AR(w),EVRANK);
 RE(k=i0(a));  // get arg
 ASSERT(k==0||k==1,EVDOMAIN);
 w=str0(w);
 if(k){
#if defined(__aarch64__)
 if     (!strcasecmp(CAV(w),"FP"      )) g_cpuFeatures |= ARM_HWCAP_FP ;
 else if(!strcasecmp(CAV(w),"ASIMD"   )) g_cpuFeatures |= ARM_HWCAP_ASIMD ;
 else if(!strcasecmp(CAV(w),"EVTSTRM" )) g_cpuFeatures |= ARM_HWCAP_EVTSTRM ;
 else if(!strcasecmp(CAV(w),"AES"     )) g_cpuFeatures |= ARM_HWCAP_AES ;
 else if(!strcasecmp(CAV(w),"PMULL"   )) g_cpuFeatures |= ARM_HWCAP_PMULL ;
 else if(!strcasecmp(CAV(w),"SHA1"    )) g_cpuFeatures |= ARM_HWCAP_SHA1 ;
 else if(!strcasecmp(CAV(w),"SHA2"    )) g_cpuFeatures |= ARM_HWCAP_SHA2 ;
 else if(!strcasecmp(CAV(w),"CRC32"   )) g_cpuFeatures |= ARM_HWCAP_CRC32 ;
 else if(!strcasecmp(CAV(w),"ATOMICS" )) g_cpuFeatures |= ARM_HWCAP_ATOMICS ;
 else if(!strcasecmp(CAV(w),"FPHP"    )) g_cpuFeatures |= ARM_HWCAP_FPHP ;
 else if(!strcasecmp(CAV(w),"ASIMDHP" )) g_cpuFeatures |= ARM_HWCAP_ASIMDHP ;
 else if(!strcasecmp(CAV(w),"CPUID"   )) g_cpuFeatures |= ARM_HWCAP_CPUID ;
 else if(!strcasecmp(CAV(w),"ASIMDRDM")) g_cpuFeatures |= ARM_HWCAP_ASIMDRDM ;
 else if(!strcasecmp(CAV(w),"JSCVT"   )) g_cpuFeatures |= ARM_HWCAP_JSCVT ;
 else if(!strcasecmp(CAV(w),"FCMA"    )) g_cpuFeatures |= ARM_HWCAP_FCMA ;
 else if(!strcasecmp(CAV(w),"LRCPC"   )) g_cpuFeatures |= ARM_HWCAP_LRCPC ;
 else if(!strcasecmp(CAV(w),"DCPOP"   )) g_cpuFeatures |= ARM_HWCAP_DCPOP ;
 else if(!strcasecmp(CAV(w),"SHA3"    )) g_cpuFeatures |= ARM_HWCAP_SHA3 ;
 else if(!strcasecmp(CAV(w),"SM3"     )) g_cpuFeatures |= ARM_HWCAP_SM3 ;
 else if(!strcasecmp(CAV(w),"SM4"     )) g_cpuFeatures |= ARM_HWCAP_SM4 ;
 else if(!strcasecmp(CAV(w),"ASIMDDP" )) g_cpuFeatures |= ARM_HWCAP_ASIMDDP ;
 else if(!strcasecmp(CAV(w),"SHA512"  )) g_cpuFeatures |= ARM_HWCAP_SHA512 ;
 else if(!strcasecmp(CAV(w),"SVE"     )) g_cpuFeatures |= ARM_HWCAP_SVE ;
 else if(!strcasecmp(CAV(w),"ASIMDFHM")) g_cpuFeatures |= ARM_HWCAP_ASIMDFHM ;
 else if(!strcasecmp(CAV(w),"DIT"     )) g_cpuFeatures |= ARM_HWCAP_DIT ;
 else if(!strcasecmp(CAV(w),"USCAT"   )) g_cpuFeatures |= ARM_HWCAP_USCAT ;
 else if(!strcasecmp(CAV(w),"ILRCPC"  )) g_cpuFeatures |= ARM_HWCAP_ILRCPC ;
 else if(!strcasecmp(CAV(w),"FLAGM"   )) g_cpuFeatures |= ARM_HWCAP_FLAGM ;
 else if(!strcasecmp(CAV(w),"SSBS"    )) g_cpuFeatures |= ARM_HWCAP_SSBS ;
 else if(!strcasecmp(CAV(w),"SB"      )) g_cpuFeatures |= ARM_HWCAP_SB ;
 else if(!strcasecmp(CAV(w),"PACA"    )) g_cpuFeatures |= ARM_HWCAP_PACA ;
 else if(!strcasecmp(CAV(w),"PACG"    )) g_cpuFeatures |= ARM_HWCAP_PACG ;
 else if(!strcasecmp(CAV(w),"DCPODP"  )) g_cpuFeatures2 |= ARM_HWCAP2_DCPODP ;
 else if(!strcasecmp(CAV(w),"SVE2"    )) g_cpuFeatures2 |= ARM_HWCAP2_SVE2 ;
 else if(!strcasecmp(CAV(w),"SVEAES"  )) g_cpuFeatures2 |= ARM_HWCAP2_SVEAES ;
 else if(!strcasecmp(CAV(w),"SVEPMULL" )) g_cpuFeatures2 |= ARM_HWCAP2_SVEPMULL ;
 else if(!strcasecmp(CAV(w),"SVEBITPERM" )) g_cpuFeatures2 |= ARM_HWCAP2_SVEBITPERM ;
 else if(!strcasecmp(CAV(w),"SVESHA3" )) g_cpuFeatures2 |= ARM_HWCAP2_SVESHA3 ;
 else if(!strcasecmp(CAV(w),"SVESM4"  )) g_cpuFeatures2 |= ARM_HWCAP2_SVESM4 ;
 else if(!strcasecmp(CAV(w),"FLAGM2"  )) g_cpuFeatures2 |= ARM_HWCAP2_FLAGM2 ;
 else if(!strcasecmp(CAV(w),"FRINT"   )) g_cpuFeatures2 |= ARM_HWCAP2_FRINT ;
 else if(!strcasecmp(CAV(w),"SVEI8MM" )) g_cpuFeatures2 |= ARM_HWCAP2_SVEI8MM ;
 else if(!strcasecmp(CAV(w),"SVEF32MM" )) g_cpuFeatures2 |= ARM_HWCAP2_SVEF32MM ;
 else if(!strcasecmp(CAV(w),"SVEF64MM" )) g_cpuFeatures2 |= ARM_HWCAP2_SVEF64MM ;
 else if(!strcasecmp(CAV(w),"SVEBF16" )) g_cpuFeatures2 |= ARM_HWCAP2_SVEBF16 ;
 else if(!strcasecmp(CAV(w),"I8MM"    )) g_cpuFeatures2 |= ARM_HWCAP2_I8MM ;
 else if(!strcasecmp(CAV(w),"BF16"    )) g_cpuFeatures2 |= ARM_HWCAP2_BF16 ;
 else if(!strcasecmp(CAV(w),"DGH"     )) g_cpuFeatures2 |= ARM_HWCAP2_DGH ;
 else if(!strcasecmp(CAV(w),"RNG"     )) g_cpuFeatures2 |= ARM_HWCAP2_RNG ;
 else if(!strcasecmp(CAV(w),"BTI"     )) g_cpuFeatures2 |= ARM_HWCAP2_BTI ;
 else if(!strcasecmp(CAV(w),"MTE"     )) g_cpuFeatures2 |= ARM_HWCAP2_MTE ;
 else if(!strcasecmp(CAV(w),"ECV"     )) g_cpuFeatures2 |= ARM_HWCAP2_ECV ;
 else if(!strcasecmp(CAV(w),"AFP"     )) g_cpuFeatures2 |= ARM_HWCAP2_AFP ;
 else if(!strcasecmp(CAV(w),"RPRES"   )) g_cpuFeatures2 |= ARM_HWCAP2_RPRES ;
 else if(!strcasecmp(CAV(w),"MTE3"    )) g_cpuFeatures2 |= ARM_HWCAP2_MTE3 ;
 else if(!strcasecmp(CAV(w),"SME"     )) g_cpuFeatures2 |= ARM_HWCAP2_SME ;
 else if(!strcasecmp(CAV(w),"SME_I16I64" )) g_cpuFeatures2 |= ARM_HWCAP2_SME_I16I64 ;
 else if(!strcasecmp(CAV(w),"SME_F64F64" )) g_cpuFeatures2 |= ARM_HWCAP2_SME_F64F64 ;
 else if(!strcasecmp(CAV(w),"SME_I8I32" )) g_cpuFeatures2 |= ARM_HWCAP2_SME_I8I32 ;
 else if(!strcasecmp(CAV(w),"SME_F16F32" )) g_cpuFeatures2 |= ARM_HWCAP2_SME_F16F32 ;
 else if(!strcasecmp(CAV(w),"SME_B16F32" )) g_cpuFeatures2 |= ARM_HWCAP2_SME_B16F32 ;
 else if(!strcasecmp(CAV(w),"SME_F32F32" )) g_cpuFeatures2 |= ARM_HWCAP2_SME_F32F32 ;
 else if(!strcasecmp(CAV(w),"SME_FA64" )) g_cpuFeatures2 |= ARM_HWCAP2_SME_FA64 ;
 else if(!strcasecmp(CAV(w),"WFXT"    )) g_cpuFeatures2 |= ARM_HWCAP2_WFXT ;
#if defined(_WIN64)||defined(__LP64__)
 else if(!strcasecmp(CAV(w),"EBF16"   )) g_cpuFeatures2 |= ARM_HWCAP2_EBF16 ;
 else if(!strcasecmp(CAV(w),"SVE_EBF16" )) g_cpuFeatures2 |= ARM_HWCAP2_SVE_EBF16 ;
#endif

#elif defined(__x86_64__)||defined(__i386__)||defined(_M_X64)||defined(_M_IX86)
 if     (!strcasecmp(CAV(w),"SSSE3"   )) g_cpuFeatures |= CPU_X86_FEATURE_SSSE3 ;
 else if(!strcasecmp(CAV(w),"POPCNT"  )) g_cpuFeatures |= CPU_X86_FEATURE_POPCNT ;
 else if(!strcasecmp(CAV(w),"MOVBE"   )) g_cpuFeatures |= CPU_X86_FEATURE_MOVBE ;
 else if(!strcasecmp(CAV(w),"SSE4_1"  )) g_cpuFeatures |= CPU_X86_FEATURE_SSE4_1 ;
 else if(!strcasecmp(CAV(w),"SSE4_2"  )) g_cpuFeatures |= CPU_X86_FEATURE_SSE4_2 ;
 else if(!strcasecmp(CAV(w),"AES_NI"  )) g_cpuFeatures |= CPU_X86_FEATURE_AES_NI ;
 else if(!strcasecmp(CAV(w),"AVX"     )) g_cpuFeatures |= CPU_X86_FEATURE_AVX ;
 else if(!strcasecmp(CAV(w),"RDRAND"  )) g_cpuFeatures |= CPU_X86_FEATURE_RDRAND ;
 else if(!strcasecmp(CAV(w),"AVX2"    )) g_cpuFeatures |= CPU_X86_FEATURE_AVX2 ;
 else if(!strcasecmp(CAV(w),"SHA_NI"  )) g_cpuFeatures |= CPU_X86_FEATURE_SHA_NI ;
 else if(!strcasecmp(CAV(w),"FMA"     )) g_cpuFeatures |= CPU_X86_FEATURE_FMA ;
 else if(!strcasecmp(CAV(w),"RDSEED"  )) g_cpuFeatures |= CPU_X86_FEATURE_RDSEED ;
 else if(!strcasecmp(CAV(w),"BMI1"    )) g_cpuFeatures |= CPU_X86_FEATURE_BMI1 ;
 else if(!strcasecmp(CAV(w),"BMI2"    )) g_cpuFeatures |= CPU_X86_FEATURE_BMI2 ;
 else if(!strcasecmp(CAV(w),"AVX512F" )) g_cpuFeatures |= CPU_X86_FEATURE_AVX512F ;
 else if(!strcasecmp(CAV(w),"AVX512VL" )) g_cpuFeatures |= CPU_X86_FEATURE_AVX512VL ;
 else if(!strcasecmp(CAV(w),"AVX512DQ" )) g_cpuFeatures |= CPU_X86_FEATURE_AVX512DQ ;
 else if(!strcasecmp(CAV(w),"AVX512BW" )) g_cpuFeatures |= CPU_X86_FEATURE_AVX512BW ;
 else if(!strcasecmp(CAV(w),"AVX512IFMA" )) g_cpuFeatures |= CPU_X86_FEATURE_AVX512IFMA ;
 else if(!strcasecmp(CAV(w),"AVX512VBMI" )) g_cpuFeatures |= CPU_X86_FEATURE_AVX512VBMI ;
 else if(!strcasecmp(CAV(w),"AVX512VBMI2" )) g_cpuFeatures |= CPU_X86_FEATURE_AVX512VBMI2 ;
 else if(!strcasecmp(CAV(w),"RING3MWAIT" )) g_cpuFeatures2 |= CPU_X86_FEATURE2_RING3MWAIT ;
 else if(!strcasecmp(CAV(w),"FSGSBASE" )) g_cpuFeatures2 |= CPU_X86_FEATURE2_FSGSBASE ;
#endif
 } else {
#if defined(__aarch64__)
 if     (!strcasecmp(CAV(w),"FP"      )) g_cpuFeatures &= ~ARM_HWCAP_FP ;
 else if(!strcasecmp(CAV(w),"ASIMD"   )) g_cpuFeatures &= ~ARM_HWCAP_ASIMD ;
 else if(!strcasecmp(CAV(w),"EVTSTRM" )) g_cpuFeatures &= ~ARM_HWCAP_EVTSTRM ;
 else if(!strcasecmp(CAV(w),"AES"     )) g_cpuFeatures &= ~ARM_HWCAP_AES ;
 else if(!strcasecmp(CAV(w),"PMULL"   )) g_cpuFeatures &= ~ARM_HWCAP_PMULL ;
 else if(!strcasecmp(CAV(w),"SHA1"    )) g_cpuFeatures &= ~ARM_HWCAP_SHA1 ;
 else if(!strcasecmp(CAV(w),"SHA2"    )) g_cpuFeatures &= ~ARM_HWCAP_SHA2 ;
 else if(!strcasecmp(CAV(w),"CRC32"   )) g_cpuFeatures &= ~ARM_HWCAP_CRC32 ;
 else if(!strcasecmp(CAV(w),"ATOMICS" )) g_cpuFeatures &= ~ARM_HWCAP_ATOMICS ;
 else if(!strcasecmp(CAV(w),"FPHP"    )) g_cpuFeatures &= ~ARM_HWCAP_FPHP ;
 else if(!strcasecmp(CAV(w),"ASIMDHP" )) g_cpuFeatures &= ~ARM_HWCAP_ASIMDHP ;
 else if(!strcasecmp(CAV(w),"CPUID"   )) g_cpuFeatures &= ~ARM_HWCAP_CPUID ;
 else if(!strcasecmp(CAV(w),"ASIMDRDM")) g_cpuFeatures &= ~ARM_HWCAP_ASIMDRDM ;
 else if(!strcasecmp(CAV(w),"JSCVT"   )) g_cpuFeatures &= ~ARM_HWCAP_JSCVT ;
 else if(!strcasecmp(CAV(w),"FCMA"    )) g_cpuFeatures &= ~ARM_HWCAP_FCMA ;
 else if(!strcasecmp(CAV(w),"LRCPC"   )) g_cpuFeatures &= ~ARM_HWCAP_LRCPC ;
 else if(!strcasecmp(CAV(w),"DCPOP"   )) g_cpuFeatures &= ~ARM_HWCAP_DCPOP ;
 else if(!strcasecmp(CAV(w),"SHA3"    )) g_cpuFeatures &= ~ARM_HWCAP_SHA3 ;
 else if(!strcasecmp(CAV(w),"SM3"     )) g_cpuFeatures &= ~ARM_HWCAP_SM3 ;
 else if(!strcasecmp(CAV(w),"SM4"     )) g_cpuFeatures &= ~ARM_HWCAP_SM4 ;
 else if(!strcasecmp(CAV(w),"ASIMDDP" )) g_cpuFeatures &= ~ARM_HWCAP_ASIMDDP ;
 else if(!strcasecmp(CAV(w),"SHA512"  )) g_cpuFeatures &= ~ARM_HWCAP_SHA512 ;
 else if(!strcasecmp(CAV(w),"SVE"     )) g_cpuFeatures &= ~ARM_HWCAP_SVE ;
 else if(!strcasecmp(CAV(w),"ASIMDFHM")) g_cpuFeatures &= ~ARM_HWCAP_ASIMDFHM ;
 else if(!strcasecmp(CAV(w),"DIT"     )) g_cpuFeatures &= ~ARM_HWCAP_DIT ;
 else if(!strcasecmp(CAV(w),"USCAT"   )) g_cpuFeatures &= ~ARM_HWCAP_USCAT ;
 else if(!strcasecmp(CAV(w),"ILRCPC"  )) g_cpuFeatures &= ~ARM_HWCAP_ILRCPC ;
 else if(!strcasecmp(CAV(w),"FLAGM"   )) g_cpuFeatures &= ~ARM_HWCAP_FLAGM ;
 else if(!strcasecmp(CAV(w),"SSBS"    )) g_cpuFeatures &= ~ARM_HWCAP_SSBS ;
 else if(!strcasecmp(CAV(w),"SB"      )) g_cpuFeatures &= ~ARM_HWCAP_SB ;
 else if(!strcasecmp(CAV(w),"PACA"    )) g_cpuFeatures &= ~ARM_HWCAP_PACA ;
 else if(!strcasecmp(CAV(w),"PACG"    )) g_cpuFeatures &= ~ARM_HWCAP_PACG ;
 else if(!strcasecmp(CAV(w),"DCPODP"  )) g_cpuFeatures2 &= ~ARM_HWCAP2_DCPODP ;
 else if(!strcasecmp(CAV(w),"SVE2"    )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVE2 ;
 else if(!strcasecmp(CAV(w),"SVEAES"  )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVEAES ;
 else if(!strcasecmp(CAV(w),"SVEPMULL" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVEPMULL ;
 else if(!strcasecmp(CAV(w),"SVEBITPERM" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVEBITPERM ;
 else if(!strcasecmp(CAV(w),"SVESHA3" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVESHA3 ;
 else if(!strcasecmp(CAV(w),"SVESM4"  )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVESM4 ;
 else if(!strcasecmp(CAV(w),"FLAGM2"  )) g_cpuFeatures2 &= ~ARM_HWCAP2_FLAGM2 ;
 else if(!strcasecmp(CAV(w),"FRINT"   )) g_cpuFeatures2 &= ~ARM_HWCAP2_FRINT ;
 else if(!strcasecmp(CAV(w),"SVEI8MM" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVEI8MM ;
 else if(!strcasecmp(CAV(w),"SVEF32MM" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVEF32MM ;
 else if(!strcasecmp(CAV(w),"SVEF64MM" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVEF64MM ;
 else if(!strcasecmp(CAV(w),"SVEBF16" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVEBF16 ;
 else if(!strcasecmp(CAV(w),"I8MM"    )) g_cpuFeatures2 &= ~ARM_HWCAP2_I8MM ;
 else if(!strcasecmp(CAV(w),"BF16"    )) g_cpuFeatures2 &= ~ARM_HWCAP2_BF16 ;
 else if(!strcasecmp(CAV(w),"DGH"     )) g_cpuFeatures2 &= ~ARM_HWCAP2_DGH ;
 else if(!strcasecmp(CAV(w),"RNG"     )) g_cpuFeatures2 &= ~ARM_HWCAP2_RNG ;
 else if(!strcasecmp(CAV(w),"BTI"     )) g_cpuFeatures2 &= ~ARM_HWCAP2_BTI ;
 else if(!strcasecmp(CAV(w),"MTE"     )) g_cpuFeatures2 &= ~ARM_HWCAP2_MTE ;
 else if(!strcasecmp(CAV(w),"ECV"     )) g_cpuFeatures2 &= ~ARM_HWCAP2_ECV ;
 else if(!strcasecmp(CAV(w),"AFP"     )) g_cpuFeatures2 &= ~ARM_HWCAP2_AFP ;
 else if(!strcasecmp(CAV(w),"RPRES"   )) g_cpuFeatures2 &= ~ARM_HWCAP2_RPRES ;
 else if(!strcasecmp(CAV(w),"MTE3"    )) g_cpuFeatures2 &= ~ARM_HWCAP2_MTE3 ;
 else if(!strcasecmp(CAV(w),"SME"     )) g_cpuFeatures2 &= ~ARM_HWCAP2_SME ;
 else if(!strcasecmp(CAV(w),"SME_I16I64" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SME_I16I64 ;
 else if(!strcasecmp(CAV(w),"SME_F64F64" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SME_F64F64 ;
 else if(!strcasecmp(CAV(w),"SME_I8I32" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SME_I8I32 ;
 else if(!strcasecmp(CAV(w),"SME_F16F32" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SME_F16F32 ;
 else if(!strcasecmp(CAV(w),"SME_B16F32" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SME_B16F32 ;
 else if(!strcasecmp(CAV(w),"SME_F32F32" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SME_F32F32 ;
 else if(!strcasecmp(CAV(w),"SME_FA64" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SME_FA64 ;
 else if(!strcasecmp(CAV(w),"WFXT"    )) g_cpuFeatures2 &= ~ARM_HWCAP2_WFXT ;
#if defined(_WIN64)||defined(__LP64__)
 else if(!strcasecmp(CAV(w),"EBF16"   )) g_cpuFeatures2 &= ~ARM_HWCAP2_EBF16 ;
 else if(!strcasecmp(CAV(w),"SVE_EBF16" )) g_cpuFeatures2 &= ~ARM_HWCAP2_SVE_EBF16 ;
#endif
#elif defined(__x86_64__)||defined(__i386__)||defined(_M_X64)||defined(_M_IX86)
 if     (!strcasecmp(CAV(w),"SSSE3"   )) g_cpuFeatures &= ~CPU_X86_FEATURE_SSSE3 ;
 else if(!strcasecmp(CAV(w),"POPCNT"  )) g_cpuFeatures &= ~CPU_X86_FEATURE_POPCNT ;
 else if(!strcasecmp(CAV(w),"MOVBE"   )) g_cpuFeatures &= ~CPU_X86_FEATURE_MOVBE ;
 else if(!strcasecmp(CAV(w),"SSE4_1"  )) g_cpuFeatures &= ~CPU_X86_FEATURE_SSE4_1 ;
 else if(!strcasecmp(CAV(w),"SSE4_2"  )) g_cpuFeatures &= ~CPU_X86_FEATURE_SSE4_2 ;
 else if(!strcasecmp(CAV(w),"AES_NI"  )) g_cpuFeatures &= ~CPU_X86_FEATURE_AES_NI ;
 else if(!strcasecmp(CAV(w),"AVX"     )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX ;
 else if(!strcasecmp(CAV(w),"RDRAND"  )) g_cpuFeatures &= ~CPU_X86_FEATURE_RDRAND ;
 else if(!strcasecmp(CAV(w),"AVX2"    )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX2 ;
 else if(!strcasecmp(CAV(w),"SHA_NI"  )) g_cpuFeatures &= ~CPU_X86_FEATURE_SHA_NI ;
 else if(!strcasecmp(CAV(w),"FMA"     )) g_cpuFeatures &= ~CPU_X86_FEATURE_FMA ;
 else if(!strcasecmp(CAV(w),"RDSEED"  )) g_cpuFeatures &= ~CPU_X86_FEATURE_RDSEED ;
 else if(!strcasecmp(CAV(w),"BMI1"    )) g_cpuFeatures &= ~CPU_X86_FEATURE_BMI1 ;
 else if(!strcasecmp(CAV(w),"BMI2"    )) g_cpuFeatures &= ~CPU_X86_FEATURE_BMI2 ;
 else if(!strcasecmp(CAV(w),"AVX512F" )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX512F ;
 else if(!strcasecmp(CAV(w),"AVX512VL" )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX512VL ;
 else if(!strcasecmp(CAV(w),"AVX512DQ" )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX512DQ ;
 else if(!strcasecmp(CAV(w),"AVX512BW" )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX512BW ;
 else if(!strcasecmp(CAV(w),"AVX512IFMA" )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX512IFMA ;
 else if(!strcasecmp(CAV(w),"AVX512VBMI" )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX512VBMI ;
 else if(!strcasecmp(CAV(w),"AVX512VBMI2" )) g_cpuFeatures &= ~CPU_X86_FEATURE_AVX512VBMI2 ;
 else if(!strcasecmp(CAV(w),"RING3MWAIT" )) g_cpuFeatures2 &= ~CPU_X86_FEATURE2_RING3MWAIT ;
 else if(!strcasecmp(CAV(w),"FSGSBASE" )) g_cpuFeatures2 &= ~CPU_X86_FEATURE2_FSGSBASE ;
#endif
}
OPENSSL_setcap(getCpuFeatures());
#if defined(__x86_64__)
 hwfma=(getCpuFeatures()&CPU_X86_FEATURE_FMA)?1:0;
#endif
 if(!strcasecmp(CAV(w),"CBLAS"   ))  hascblas= k&&libcblas;
#if defined(_OPENMP)
 if(!strcasecmp(CAV(w),"OPENMP"  ))  hasopenmp= !!k;
#endif
R mtm;
}

// 9!:58  undocumented
// query/set gemm threshold
// 0 igemm_thres  integer threshold
// 1 dgemm_thres  real threshold
// 2 zgemm_thres  complex threshold
// The values are stored in 16-bit floating-point so they may be truncated

// 9!:58 0/1/2
F1(jtgemmtune){F12IP;I k;
 ARGCHK1(w);
 ASSERT(AT(w)&(B01+INT),EVDOMAIN);
 ASSERT(1==AN(w),EVLENGTH);
 ASSERT(1>=AR(w),EVRANK);
 RE(k=i0(w));  // get arg
 ASSERT(k==0||k==1||k==2,EVDOMAIN);
 R sc((I)FLOAT16TOFLOAT((0==k)?JT(jt,igemm_thres):(1==k)?JT(jt,dgemm_thres):JT(jt,zgemm_thres)));
}

// thresh 9!:58 0/1/2
F2(jtgemmtune2){F12IP;I j,k;
 ARGCHK2(a,w);
 ASSERT(AT(a)&(B01+INT),EVDOMAIN);
 ASSERT(1==AN(a),EVLENGTH);
 ASSERT(1>=AR(a),EVRANK);
 ASSERT(AT(w)&(B01+INT),EVDOMAIN);
 ASSERT(1==AN(w),EVLENGTH);
 ASSERT(1>=AR(w),EVRANK);
 RE(j=i0(a));  // get arg: limit
 RE(k=i0(w));  // get arg: selected type
 ASSERT(j>=-1,EVDOMAIN);
 ASSERT(k==0||k==1||k==2,EVDOMAIN);
 FLOAT16 j16=FLOATTOFLOAT16(j);
 if(k==0) JT(jt,igemm_thres)=j16;
 else if(k==1) JT(jt,dgemm_thres)=j16;
 else JT(jt,zgemm_thres)=j16;
 R sc(1);
}

// 9!:65  undocumented
// set boxed sparse array capacity  0 disable  1 enable

// 9!:65 0/1
F1(jtboxedsparse){F12IP;I k;
#ifndef BOXEDSPARSE
 ASSERT(0,EVNONCE);
#else
 ARGCHK1(w);
 ASSERT(AT(w)&(B01+INT),EVDOMAIN);
 ASSERT(1==AN(w),EVLENGTH);
 ASSERT(1>=AR(w),EVRANK);
 RE(k=i0(w));  // get arg
 ASSERT(k==0||k==1,EVDOMAIN);
 fboxedsparse=k;
 R mtv;
#endif
}

// enable/disable tstack auditing, since some testcases run too long with it enabled
// bit 0 is set to disable, bit 1 is a one-shot to ask for an audit
// result is old value
F1(jtaudittdisab){F12IP;
#if MEMAUDIT&2
 I k,oldval;
 oldval = JT(jt,audittstackdisabled);  // return value
 RE(k=i0(w));  // get arg
 if(k&2){JT(jt,audittstackdisabled)=0; audittstack(jt);}  // run once if so requested
 JT(jt,audittstackdisabled)=k;
 R sc(oldval);
#else
 R sc(0);
#endif
}

// 9!:66 check compiler generated code for feature level
F1(jtcheckcompfeatures){F12IP;UI i;I v1,v2,temp;
 RZ(w=vib(w));  // inputs must be integer
 I ttype=IAV(w)[0];  // test type
 I featon=IAV(w)[1];  // 0=run code that does not use the feature, 1=use feature.  The code using the feature will be faster is the feature is present, otherwise slower
 ASSERT((featon&-2)==0,EVDOMAIN);
 switch(2*ttype+featon){
 default: ASSERT(0,EVDOMAIN);  // invalid feature
 case 2*0+0: ;  // andn, not used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   v1&=v2; v2&=(v1+SGNTO0(v1));
  }
  break;
 case 2*0+1: ;  // andn, used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   v1&=~v2; v2&=~(v1+SGNTO0(v1));
  }
  break;
 case 2*1+0: ;  // blsr, not used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   v1+=SGNTO0(v2)<<v1; v2+=SGNTO0(v1)<<v2;
  }
  break;
 case 2*1+1: ;  // blsr, used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   v1+=LOWESTBIT(v2); v2+=LOWESTBIT(v1);
  }
  break;
 case 2*2+0: ;  // shlx, used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   I v3=v1+v2; v2=v3+v1; v1=v2+v3;
  }
  break;
 case 2*2+1: ;  // shlx, used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   I v3=v1<<v2; v2=v3<<v1; v1=v2<<v3;
  }
  break;
 case 2*3+0: ;  // tzcnt, not used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   v1+=v1*v1;
  }
  break;
 case 2*3+1: ;  // tzcnt, used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   v1+=CTTZI(v1);
  }
  break;
 case 2*4+0: ;  // lzcnt, not used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   v1+=v1*v1;
  }
  break;
 case 2*4+1: ;  // lzcnt, used
  v1=(I)w, v2=AN(w);  // two unpredictable values
  NOUNROLL for(i=100000000; i; --i){
   I temp=CTLZI(v1); v1=v1+(63^temp);
  }
  break;
 }
 temp=v2-v1; forcetomemory(&temp);  // make sure code executes
 R mtv;
}

// 2!:10   raise a signal. _1 calls SEGFAULT
F1(jtgsignal){F12IP;I m;
 RE(m=i0(vib(w)));
 if(-1==m)SEGFAULT;
 R sc(raise(m));
}
