<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html lang="en-US">
<head>
  <title>LinkedIn: Julian Fields</title>
  <meta http-equiv="content-type" content="text/html; charset=ISO-8859-1">
  <link rel="shortcut icon" type="image/ico" href="/favicon.ico">
  <link rel="stylesheet" type="text/css" href="/css/style.css">
  <link rel="stylesheet" type="text/css" href="/css/public_profile.css">
  <script type="text/javascript" src="/js/scripts.js"></script>

  <meta name="description" content="Julian Fields's professional profile on LinkedIn. LinkedIn is a networking tool that helps users like Julian Fields discover inside connections to recommended job candidates, industry experts and business partners.">
  <link rel="stylesheet" type="text/css" href="/css/basic_profile.css">
  <link rel="stylesheet" type="text/css" href="/css/public_profile_print.css" media="print">
  <script type="text/javascript" src="/js/profile_dropdowns.js"></script>
  <script type="text/javascript" src="/js/showhide.js"></script>
  <script type="text/javascript" src="/js/labels.js"></script>
  <!--[if IE 5]>
    <link rel="stylesheet" type="text/css" href="/css/style_ie5.css">
  <![endif]-->  
</head>
<body>


<div id="main" class="profile">

  <div class="toplinks">
    
    <div class="tools">
      <p class="print"><a href="javascript:window.print();" >Print</a></p>
    </div>
    <div class="spacer">&nbsp;</div>
  </div>
  
   
      
      <div class="clearfix topline"><div class="topline-in">
        <div class="nameregion">
          <h1>Julian Fields</h1>
          
            <p><strong>Integrated Circuit Design, Computer Hardware Architecture, ASIC, Verilog (tm) Spice, Circuit Design, Corporate President</strong></p>
          
          <p class="region">San Francisco Bay Area</p>
        </div>
        
        <div class="details">
          <div class="sendmsg" id="sendmsg-top">
            <img src="/img/btn/btn_send_message_172x34.gif" width="172" height="34" alt="Send Message">
            <div class="sendmsg-menu"><div class="sendmsg-menu-in">
              <ul>
                <li><a href="http://www.linkedin.com/ppl/webprofile?action=ctu&id=258489&trk=ppro_getintr" >Get Introduced</a><div class="bubble"><div class="bubble-in">See which of your LinkedIn connections can introduce you to Julian.</div></div></li>
                <li><a href="http://www.linkedin.com/ppl/webprofile?action=ctu&id=258489&trk=ppro_cntdir" class="openlink">Contact Directly</a><div class="bubble"><div class="bubble-in">Contact Julian directly by sending an InMail&trade;.</div></div></li>
              </ul>
            </div></div>
          </div>
          <script type="text/javascript">
<!--
  if (window.addEventListener || window.attachEvent)
  {
            hoverDropDown.init('sendmsg-top');
          }
  // -->
  </script>
        </div>
      </div></div>
      
      <div class="resume">
        
        <dl id="overview">
          
            <dt><a href="#positions" >Current</a></dt>
            <dd>
              <ul class="current">
                <li>Verilog, design, verification of asic / integrated circuits, computer systems design / architecture <span class="at">at</span> Alopatek, Inc</li>
              </ul>

              
              

              
            </dd>
          

                
            <dt><a href="#positions" >Past</a></dt>
            <dd>
              <ul>
                <li>Verilog integrated circuit design / asic verification engineer consultant <span class="at">at</span> National Semiconductor</li><li>System simulation and verification engineering consultant <span class="at">at</span> CISCO SYSTEMS</li><li>ASIC design and verification consultant (contractor) <span class="at">at</span> Apple Computer</li>
              </ul>

              
              
              <div class="showhide-block" id="morepast">
              <ul>
                <li>ASIC design engineer (contractor) <span class="at">at</span> Quantum</li><li>Verilog and Spice design engineering (consultant) <span class="at">at</span> Loral Rolm Mil Spec Computer</li><li>ASIC lead design engineer (contractor) <span class="at">at</span> Acuson bought by Siemens</li><li>ASIC Cad engineer (consultant) <span class="at">at</span> Silicon Graphics</li><li>Verilog (TM) system simulation engineer (contractor) <span class="at">at</span> Loral Rolm Mil Spec Computer</li><li>FPGA Design Engineer /simulation (contractor) <span class="at">at</span> Andros Analyzers</li><li>CMOS VLSI logic design engineer <span class="at">at</span> APPLE COMPUTER</li><li>ASIC, Gate Array, Board debug, CAD Engineer <span class="at">at</span> Quantum</li><li>Chip / computer system design <span class="at">at</span> Too many companies to list</li><li>Computer software architect consultant <span class="at">at</span> Transimage</li><li>VLSI CMOS ASIC standard cell and gate array design engineer (consultant) <span class="at">at</span> International Microcircuits Inc</li><li>Memory Circuit Design Engineer <span class="at">at</span> NATIONAL SEMICONDUCTOR</li><li>CMOS IC design engineer full custom <span class="at">at</span> Harris Corporation</li>
              </ul>
              <p class="seeall showhide-link"><a href="#" id="morepast-hide">see less...</a></p>
              </div>
              

              
                <p class="seeall showhide-link"><a href="#" id="morepast-show">13 more...</a></p>
              
            </dd>
          

          
            <dt><a href="#edu" >Education</a></dt>
            <dd>
              <ul>
                <li>
      
           Clemson University
        
      </li>
              </ul>

              
              

              
            </dd>
          

          
            <dt>Connections</dt>
            <dd>
              <p class="icon clearfix" id="conx">
                <span class="img"><img src="/img/icon/conx/icon_conx_12_24x24.gif" width="24" height="24" alt=""></span>
                <span class="text"><strong>62</strong> connections</span>
              </p>
            </dd>
          

          
            <dt>Recommended</dt>
            <dd>
              <p class="icon clearfix">
                <span class="img"><img src="/img/icon/endorse/icon_endorse_1_35x24.gif" width="35" height="24" alt="Julian has 3 recommendation(s)" title="Julian has 3 recommendation(s)"></span>
                <span class="text"><strong>3</strong> people have recommended Julian</span>
              </p>
            </dd>
          

          
            <dt>Websites</dt>
            <dd>
              <ul>
                    
                  <li><a href="http://alopatek.freeyellow.com/hardware.html" target="_blank">My Company</a></li>
                
              </ul>
            </dd>
          
        </dl>
        
        <script type="text/javascript">
<!--
  if (window.addEventListener || window.attachEvent)
  {
          showHide.init();
        }
  // -->
  </script>

        
        <h2><img src="/img/icon/icon_summary_24x24.gif" width="24" height="24" alt=""> Julian Fields&#8217;s Summary</h2>

        
          <p>Design engineer will design chips or<br>
system for computer networking,<br>
disk drive, computer, ultrasound, and<br>
military systems.  790/800 on Math SAT<br>
(Standard Aptitude Test).<br>
I've been designing a lot of products coming<br>
out of Silicon Valley for more than 23 years.</p> 
        

        <div class="industry">
          <h3>Julian Fields&#8217;s Industry:</h3>  
          <p>Semiconductors</p>
        </div>

        
          <div class="specialties">
            <h3>Julian Fields&#8217;s Specialties:</h3>  
            <p>Integrated circuit ASIC and full custom design<br>
and verification and computer system architecture.<br>
Verilog (tm) design and<br>
logic synthesys.  System design / computer architecture.  Since year 1980.  julianfields at the domain yahoo dot com</p>
          </div>
        

        
        
          <h2><img src="/img/icon/icon_experience_24x23.gif" width="24" height="23" alt=""> <a name="positions" id="positions">Julian Fields&#8217;s Experience</a></h2>

          
    		<div class="position">  <h3>Verilog, design, verification of asic / integrated circuits, computer systems design / architecture <span class="at">at</span> Alopatek, Inc</h3>  <p>(Privately Held; Myself Only; Computer Hardware industry)</p>  <p>            January 1997         &#8211; Present        (9 years 10 months)        </p>      <p class="desc">Verilog design (TM) and verification contracting.<br>
See http://alopatek.freeyellow.com for full resume.<br>
Also, EEPROM and SRAM memory design engineering and<br>
SPICE circuit simulation/design.</p>  </div>
            

    	  
            <div class="position">  <h3>Verilog integrated circuit design / asic verification engineer consultant <span class="at">at</span> National Semiconductor</h3>  <p>(Public Company; 1001-5000 employees; nsm; Semiconductors industry)</p>  <p>            September 2000         &#8211; July 2002        (1 year 11 months)        </p>      <p class="desc">Consultant.  VERILOG (TM) design of physical layer chip /<br>
Vera (TM) verification of a <br>
Gigabit ethernet phy chip (802.3 1000BASE-T).  <br>
Responsible for MAC interface , regression farm management using PERL and<br>
platform's LSF.<br>
CVS source control.  Vera(tm of Synopsys)<br>
and verilog(tm of Cadence) system simulation.  Formal verification equivalence<br>
checking using Chrysalis (tm of Synopsys).<br>
Also designed or verified 3 other chips which used <br>
this as a core.<br>
This is now a standard product (DP83865).<br>
SOC (System on chip) methodology.</p>  </div><div class="position">  <h3>System simulation and verification engineering consultant <span class="at">at</span> CISCO SYSTEMS</h3>  <p>(Public Company; 10,001 or more employees; csco; Computer Hardware industry)</p>  <p>            July 1995         &#8211; July 1996        (1 year 1 month)        </p>      <p class="desc">Simulate 7200 predator router motherboard and various <br>
boards in Verilog.<br>
This was the new platform that was copied to many<br>
other divisions from the &quot;Core division&quot;.<br>
Contained PCI bus, MIPs microprocessor, DRAM and SRAM cache <br>
memory and ethernet chips, PCI bridge, Layer 3 switching, etc.<br>
Verilog (TM), Viewlogic (TM), Atria, and Synopsys Logic Modeling<br>
(TM) Models. <br>
System simulation using real chips in a<br>
hardware box (LM-1400 or Modelsource (TM)) that plays and<br>
records vectors to an actual chip and feeds them to the simulator.<br>
Simulation and verification 2 other routers in MARS<br>
Modular Access Router.</p>  </div><div class="position">  <h3>ASIC design and verification consultant (contractor) <span class="at">at</span> Apple Computer</h3>  <p>(Public Company; 5001-10,000 employees; AAPL; Computer Hardware industry)</p>  <p>            March 1995         &#8211; July 1995        (5 months)        </p>      <p class="desc">Project Firewire:<br>
Worked on 400 Mbps IEEE 1394 Firewire (tm) chip for high speed <br>
networking.<br>
Project Video Game Machine:<br>
Verification, synthesis, design,<br>
and timing analysis of 2 ASICs for Pippin<br>
Power Player.<br>
Verilog interrupt logic design, memory controller testing<br>
Regression setup, source control maintenance.<br>
Synopsys (TM) script writing.  Gate level debug.  Rebuild Unix<br>
kernel, etc.<br>
Both chips worked first pass.</p>  </div><div class="position">  <h3>ASIC design engineer (contractor) <span class="at">at</span> Quantum</h3>  <p>(Public Company; 1001-5000 employees; qntm; Computer Hardware industry)</p>  <p>            January 1994         &#8211; February 1995        (1 year 2 months)        </p>      <p class="desc">Synopsys (TM) and Verilog (TM) of 2 ASICs.<br>
Gate level sims, synthesis, conversion to TI and Chip Express<br>
gate arrays.<br>
Add timing checks to Verilog sims.  Makefiles for synthesis.<br>
PCMCIA block design.  Regression testing.  My block worked first<br>
pass.  Added de-metastability logic.</p>  </div><div class="position">  <h3>Verilog and Spice design engineering (consultant) <span class="at">at</span> Loral Rolm Mil Spec Computer</h3>  <p>(Public Company; 10,001 or more employees; Defense & Space industry)</p>  <p>            December 1992         &#8211; July 1993        (8 months)        </p>      <p class="desc">Synthesis of large high speed gate array.<br>
VHDL, Viewlogic (tm), Synopsys (tm) and LSI Logic CMDE (tm).<br>
VHDL simulation of i860 interface and Crossbar gate arrays.<br>
Multi-Chip Module selection.  Spice of board level transmission<br>
lines.</p>  </div><div class="position">  <h3>ASIC lead design engineer (contractor) <span class="at">at</span> Acuson bought by Siemens</h3>  <p>(Public Company; 1001-5000 employees; acn; Medical Devices industry)</p>  <p>            January 1992         &#8211; December 1992        (1 year)        </p>      <p class="desc">Verilog (tm) and Synopsys (tm) of large standard cell from spec.<br>
Sunrise Automatic Test Pattern Generation (ATPG) and boundary<br>
scan design.<br>
Wrote verification, regression scripts, makefiles, source control.<br>
Wrote Synopsys batch queuing program.<br>
C program to handle don't cares.  Chip worked first pass.<br>
Used Sun workstation, sole designer engineer on this chip.</p>  </div><div class="position">  <h3>ASIC Cad engineer (consultant) <span class="at">at</span> Silicon Graphics</h3>  <p>(Public Company; 1001-5000 employees; SGI; Computer Hardware industry)</p>  <p>            November 1991         &#8211; January 1992        (3 months)        </p>      <p class="desc">LSI Logic LCAP static timing verification, gate level simulation of 2 gate<br>
arrays. <br>
Floor planning in LSI Logic tools<br>
Debug of Synopsys of Verilog (tm) link problems, etc.  Chip worked<br>
1st pass.</p>  </div><div class="position">  <h3>Verilog (TM) system simulation engineer (contractor) <span class="at">at</span> Loral Rolm Mil Spec Computer</h3>  <p>(Public Company; 1001-5000 employees; Computer Hardware industry)</p>  <p>            October 1990         &#8211; June 1991        (9 months)        </p>      <p class="desc">Ikos board level simulation of 1.5 million gate pipelined (ten<br>
gate arrays) computer<br>
Clone of DG MV Eclipse32. <br>
Used Sun workstation.  3 of 4 chips worked first pass.<br>
Synopsys, Verilog(tm), IKOS system simulation of 600,000 gate<br>
board<br>
Design included 5 gate arrays (30K gates to 100K gates).<br>
Teradyne Aida ATPG scan test pattern generation.<br>
Fixed simulation model of RISC Mips R3000 (in house version).<br>
Modeled misc board level components for simulation.</p>  </div><div class="position">  <h3>FPGA Design Engineer /simulation (contractor) <span class="at">at</span> Andros Analyzers</h3>  <p>(Public Company; 51-200 employees; Computer Hardware industry)</p>  <p>            September 1990         &#8211; October 1990        (2 months)        </p>      <p class="desc">Actel field programmable gate arrays:  Logic design, and simulated<br>
2 FPGAs.<br>
Orcad draft and VST simulate.<br>
Contained UART, parallel ports, FIFOs, timers, maskable intr.,<br>
for 68000.<br>
Wrote C program to generate test vectors.  I got the chips working in time<br>
for the trade show.</p>  </div><div class="position">  <h3>CMOS VLSI logic design engineer <span class="at">at</span> APPLE COMPUTER</h3>  <p>(Public Company; 501-1000 employees; aapl; Computer Hardware industry)</p>  <p>            February 1989         &#8211; May 1989        (4 months)        </p>      <p class="desc">ASIC Design Engineer<br>
Logic simulated 6 VLSI gate arrays inside Macintosh to find<br>
out timing.  Taught new users of Mentor Graphics.</p>  </div><div class="position">  <h3>ASIC, Gate Array, Board debug, CAD Engineer <span class="at">at</span> Quantum</h3>  <p>(Public Company; 501-1000 employees; qntm; Computer Hardware industry)</p>  <p>            January 1988         &#8211; February 1989        (1 year 2 months)        </p>      <p class="desc">CONTRACT:  QUANTUM: (Jan 1988 - Feb 1989)<br>
ASIC, Gate Array, Board debug, CAD Engineer <br>
Design engineering on a chip and debug of one 1 board.<br>
Helped logic design, test vectors of a disk controller 8,000 gate<br>
array.<br>
Test vectors for an IBM PC/AT interface gate array for high fault<br>
coverage.<br>
Debugged boards containing Intel 8096 microcontroller, SCSI, IBM-PC<br>
bus, and ESDI<br>
Used LSI Logic's LDS 6.2 software on Toshiba's IBM mainframe.<br>
Put together CAE system of Mentor workstations, IKOS workstation,<br>
and VGEN.<br>
Used IKOS fault grading software.</p>  </div><div class="position">  <h3>Chip / computer system design <span class="at">at</span> Too many companies to list</h3>  <p>(Privately Held; 501-1000 employees; Computer Hardware industry)</p>  <p>            June 1985         &#8211; May 1988        (3 years)        </p>      <p class="desc">CONTRACT:  CAPSTONE TECHNOLOGY and MEMOREX: (Sept 87- Jan 88)<br>
CONTRACT:  VLSI TECHNOLOGY : (July 87) ASIC design<br>
engr<br>
CONTRACT:  TRANSIMAGE INC:  (a startup)  (Jan 86 - Aug 86)<br>
CONTRACT:  Pistohl Electronic Tools:<br>
CONTRACT:  CALMA-GE: (June 85 - July 1985)  CAD tools <br>
ARRAY TECHNOLOGY (a small start-up), San Jose:  Jan 84- Jan 85<br>
<br>
PAPERS:  IEEE JSSC, &quot;A 16k EEPROM with redundancy&quot;, Oct 83</p>  </div><div class="position">  <h3>Computer software architect consultant <span class="at">at</span> Transimage</h3>  <p>(Privately Held; 11-50 employees; Computer Hardware industry)</p>  <p>            January 1986         &#8211; August 1986        (8 months)        </p>      <p class="desc">CONTRACT:  TRANSIMAGE INC:  (a startup)  (Jan 86 - Aug 86)<br>
Optical character recognition firmware and microprogramming. <br>
Computer architecture design team to build a custom VLSI<br>
RISC  processor<br>
Implemented it in firmware and gate arrays for optical character<br>
recognition<br>
Cross assembled microcode on a DEC VAX using the Microtek  Research<br>
 assembler.<br>
Real time programming.<br>
Used logic analyzers and Step Engineering emulator.<br>
Debugged Pascal for 68000 using Tektronix 8540 in circuit emulator.<br>
System level simulation for processor performance estimate.<br>
Wrote VAX Pascal routines for TEK-HEX conversion.<br>
Designed schematics for PC board with DRAMS, LED's, switches,<br>
cabling, optics.<br>
Checked plastic design for handheld optical scanner.</p>  </div><div class="position">  <h3>VLSI CMOS ASIC standard cell and gate array design engineer (consultant) <span class="at">at</span> International Microcircuits Inc</h3>  <p>(Privately Held; 51-200 employees; Semiconductors industry)</p>  <p>            August 1983         &#8211; December 1983        (5 months)        </p>      <p class="desc">Logic/circuit design on a 16 by 16 parallel multiplier.<br>
Designed a CMOS standard cell library using Applicon 860.<br>
Redesigned a touch sensor with analog trip points and oscillators<br>
for lamp dimmer.</p>  </div><div class="position">  <h3>Memory Circuit Design Engineer <span class="at">at</span> NATIONAL SEMICONDUCTOR</h3>  <p>(Public Company; 1001-5000 employees; nsm; Semiconductors industry)</p>  <p>            February 1982         &#8211; June 1983        (1 year 5 months)        </p>      <p class="desc">Santa Clara, CA  Feb 1982 - June 1983.  <br>
CMOS / NMOS Memory circuit design engineer. (involved with 4 chips)<br>
Principal design engineer of 16K NMOS EEPROM (This was sold by <br>
National as a 9817, a competitor to Intel's 2816).<br>
Gained complete understanding of design rules and processing steps.<br>
Designed 10 ms timer, 5V to 30V charge pumps, self test, state<br>
machines<br>
Designed redundancy circuits. All circuits fully on chip.  Supervised<br>
layout.   The 9817 was a breakthrough chip which eliminated need for<br>
external 22V programming supply, timers, and was much easier<br>
to use.<br>
Simulated the above on IBM mainframe.   Did a design study<br>
and simulation of nonvolatile static RAM (NOVRAM) which is a SRAM<br>
with EEPROM inside to restore SRAM contents when power is lost.</p>  </div><div class="position">  <h3>CMOS IC design engineer full custom <span class="at">at</span> Harris Corporation</h3>  <p>(Public Company; 5001-10,000 employees; Computer Hardware industry)</p>  <p>            May 1980         &#8211; February 1982        (1 year 10 months)        </p>      <p class="desc">(involved in 6 chips)<br>
Standard cell library: Designed and laid out library for public<br>
domain router MP2D <br>
74HC00 Series:  designed and laid out 4 chips using Calma GDS2.<br>
Designed PLA of CPU Chip.<br>
Spice:  Used to design TTL buffers / standard cell library.<br>
Programming:  Wrote BASIC and FORTRAN statistics programs.</p>  </div>
          
        

        
        
          <h2><img src="/img/icon/icon_education_34x18.gif" width="34" height="18" alt=""> <a name="edu" id="edu">Julian Fields&#8217;s Education</a></h2>

          



  <div class="education">
    <h3>
      
           Clemson University
        
      </h3>
    <p>
      BS, Electrical and computer engineering, 
      
          <span name="startDate">August 1977</span> &#8211; <span name="endDate">December 1980</span> 
        
    </p>
    
    
      <p class="desc"><em>Activities and Societies:</em> Treasurer, IEEE Student Chapter-Treasurer,<br>
Varsity Wrestling,<br>
Officer in Honor Fraternity.</p>
    
  </div>

        

        
        
          <h2><img src="/img/icon/icon_info_24x24.gif" width="24" height="24" alt=""> Additional Information</h2>

          
            <div class="additional">
              <h3>Julian Fields&#8217;s Websites:</h3>
              <ul>
                
                  <li>
                  <a href="http://alopatek.freeyellow.com/hardware.html" target="_blank">My Company</a>
                  </li>
                
              </ul>
            </div>
          

          
            <div class="additional">
              <h3>Julian Fields&#8217;s Interests:</h3>
              <p>IEEE 802.3 , Ham radio</p>
            </div>
          

          

          
            <div class="additional">
              <h3>Julian Fields&#8217;s Honors:</h3>
              <p>First Place (student from 3 states competing) in<br>
Furman University math tournament.</p>
            </div>
          
        

        
        

        <div class="viewfull">
          <h2>View the full profile of <span>Julian Fields</span></h2>
          <ul class="why">
            <li>See who you and <strong>Julian Fields</strong> know in common</li>
            <li>Get introduced to <strong>Julian Fields</strong></li>
            <li>Contact <strong>Julian Fields</strong> directly</li>
          </ul>
          <div class="clearfix">
            <div class="actbtn"><a href="http://www.linkedin.com/ppl/webprofile?action=vmi&id=258489&trk=ppro_viewmore" ><img src="/img/btn/btn_view_full_profile_144x34.gif" width="144" height="34" alt="View Julian Fields's Full Profile" class="vmid"></a></div>
            <div class="sendmsg actbtn" id="sendmsg-bot">
              <img src="/img/btn/btn_send_message_168x30.gif" width="168" height="30" alt="Send a message">
              <div class="sendmsg-menu"><div class="sendmsg-menu-in">
                <ul>
                  <li><a href="http://www.linkedin.com/ppl/webprofile?action=ctu&id=258489&trk=ppro_getintr" >Get Introduced</a><div class="bubble"><div class="bubble-in">See which of your LinkedIn connections can introduce you to Julian.</div></div></li>
                  <li><a href="http://www.linkedin.com/ppl/webprofile?action=ctu&id=258489&trk=ppro_cntdir" class="openlink">Contact Directly</a><div class="bubble"><div class="bubble-in">Contact Julian directly by sending an InMail&trade;.</div></div></li>
                </ul>
              </div></div>
            </div>
            <script type="text/javascript">
<!--
  if (window.addEventListener || window.attachEvent)
  {
              hoverDropDown.init('sendmsg-bot');
            }
  // -->
  </script>
          </div>
        </div>
      </div> 
      
      <div class="infobar">
        
        <div class="powered"><div class="powered-in">
          <h3><img src="/img/hdr/hdr_poweredby_249x23.gif" width="249" height="23" alt="Public profile powered by LinkedIn"></h3>
          <p>Create a public profile: <strong><a href="http://www.linkedin.com/ppl/webprofile?action=gwp&id=258489&trk=ppro_geturl" >Sign In</a></strong> or <strong><a href="https://www.linkedin.com/secure/register?trk=ppro_joinnow" >Join Now</a></strong></p>
        </div></div>      
        
        
        <div class="rndbox" id="readmore"><div class="rndbox-in">
          <h3>View Julian&#8217;s full profile:</h3>
          <ul>
            <li>See who you and <strong>Julian Fields</strong> know in common</li>
            <li>Get introduced to <strong>Julian Fields</strong></li>
            <li>Contact <strong>Julian Fields</strong> directly</li>
          </ul>
          <p class="btn"><a href="http://www.linkedin.com/ppl/webprofile?action=vmi&id=258489&trk=ppro_viewmore" ><img src="/img/btn/btn_view_full_profile_144x34.gif" width="144" height="34" alt="View Julian Fields's Full Profile"></a></p>
        </div></div>
      
        
        <div class="rndbox" id="search"><div class="rndbox-in">
          <h3><img src="/img/hdr/hdr_name_search_122x15.gif" width="122" height="15" alt="Name Search"></h3>
          <p><strong>Search for people you know</strong> from over 7 million professionals already on LinkedIn.</p>
          
          <form name="searchForm" action="/pub/dir/" method="GET">
            <p class="field"><span class="lbl"><label for="first">First Name</label><br></span><input type="text" name="first" id="first">&nbsp;&nbsp;<span class="lbl"><br><label for="last">Last Name</label><br></span><input type="text" name="last" id="last"></p>
            <p class="example">
              <input type="image" name="search" src="/img/btn/btn_search_61x20.gif" value="">
              (example: <strong><a href="/in/reidhoffman?trk=ppro_find_others_rh" >Reid Hoffman</a></strong>)
            </p>
          </form>
        </div></div>
        <script type="text/javascript">
<!--
  if (window.addEventListener || window.attachEvent)
  {
          fancyLabels.init('search');
        }
  // -->
  </script>        

        
        <script type="text/javascript">
          var dbl_page = 'public_profile';
        </script>
        

<!-- DO NOT change order of tags -->

<script type="text/javascript">
  var _leo_profile = null;
</script>

<script type="text/javascript" src="/js/adproxy.js"></script>

<script type="text/javascript">
  var dbl_tile = '3';
  var dbl_sz = '300x250';
</script>
<script type="text/javascript" src="/js/doubleclick.js"></script>
      </div>
    
  
  <div class="spacer">&nbsp;</div>
</div>

<div class="profoot">
  
<div id="footer">
<p><a href="http://www.linkedin.com/static?key=company_info" >About LinkedIn</a> | <a href="http://www.linkedin.com/static?key=customer_service" >Customer Service/<abbr title="Frequently Asked Questions">FAQ</abbr></a> | <a href="http://www.linkedin.com/static?key=contact_feedback" >Send Us Feedback</a><br>All content Copyright &copy; 2003-6, LinkedIn Corporation</p>
</div>

<!-- <div id="version">STATUS: GOOD</div> -->

  
  <p class="nothing"><a href="/pub/0/20/b21" >&#171;</a>
     
      <a href="/pub/0/629/646" >&#187;</a>
     
      <a href="/pub/0/629/647" >&#187;</a>
     
      <a href="/pub/0/629/648" >&#187;</a>
     
      <a href="/pub/0/629/649" >&#187;</a>
     
      <a href="/pub/0/629/64a" >&#187;</a>
     
      <a href="/pub/0/629/64b" >&#187;</a>
    
  </p>
</div>

</body>
</html>
