Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:08:56 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   147 |
|    Minimum number of control sets                        |   147 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   147 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   120 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             203 |           75 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             408 |           79 |
| Yes          | No                    | No                     |            3355 |          561 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------+--------------------+------------------+----------------+
| Clock Signal |             Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm5/fsm5_write_en                    |                    |                1 |              2 |
|  clk         | fsm13/out[1]_i_1__13_n_0              |                    |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                    |                    |                1 |              2 |
|  clk         | fsm4/out[1]_i_1__21_n_0               |                    |                2 |              2 |
|  clk         | fsm7/out[1]_i_1__22_n_0               |                    |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__15_n_0               |                    |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__8_n_0                |                    |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                    |                    |                1 |              2 |
|  clk         | fsm10/fsm10_write_en                  |                    |                1 |              2 |
|  clk         | fsm15/out[1]_i_1__9_n_0               |                    |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                    |                    |                1 |              2 |
|  clk         | fsm11/out[1]_i_1__14_n_0              |                    |                2 |              2 |
|  clk         | fsm9/fsm9_write_en                    |                    |                1 |              2 |
|  clk         | fsm12/fsm12_write_en                  |                    |                1 |              2 |
|  clk         | fsm17/out[2]_i_1__6_n_0               |                    |                2 |              3 |
|  clk         | fsm16/fsm16_write_en                  |                    |                2 |              3 |
|  clk         | fsm8/fsm8_write_en                    |                    |                2 |              3 |
|  clk         | fsm14/fsm14_write_en                  |                    |                1 |              3 |
|  clk         | fsm/fsm_write_en                      |                    |                2 |              3 |
|  clk         | fsm17/E[0]                            |                    |                3 |              4 |
|  clk         | fsm2/E[0]                             |                    |                3 |              4 |
|  clk         | fsm3/E[0]                             |                    |                3 |              4 |
|  clk         | fsm9/j1_write_en                      | fsm9/out_reg[1]_1  |                2 |              4 |
|  clk         | fsm17/i4_write_en                     | i4/out[3]_i_1_n_0  |                1 |              4 |
|  clk         | fsm17/i3_write_en                     | i3/out[3]_i_1_n_0  |                1 |              4 |
|  clk         | fsm15/j2_write_en                     | fsm15/out_reg[0]_7 |                3 |              4 |
|  clk         | fsm0/E[0]                             |                    |                2 |              4 |
|  clk         | fsm/x10_write_en                      |                    |                2 |             32 |
|  clk         | fsm14/A_read1_1_10_write_en           |                    |                9 |             32 |
|  clk         | y2_read0_0_10/y2_read0_0_10_write_en  |                    |                6 |             32 |
|  clk         | y2_read0_1_10/y2_read0_1_10_write_en  |                    |               11 |             32 |
|  clk         | fsm/I162                              |                    |                2 |             32 |
|  clk         | cond_stored10/out_reg[2]_9            |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_2             |                    |               21 |             32 |
|  clk         | cond_stored10/out_reg[2]_12           |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_1             |                    |               19 |             32 |
|  clk         | cond_stored8/out_reg[0]_10            |                    |               22 |             32 |
|  clk         | cond_stored8/out_reg[0]_11            |                    |               19 |             32 |
|  clk         | cond_stored8/out_reg[0]_12            |                    |               19 |             32 |
|  clk         | cond_stored8/out_reg[0]_13            |                    |               17 |             32 |
|  clk         | cond_stored8/out_reg[0]_14            |                    |               23 |             32 |
|  clk         | cond_stored8/out_reg[0]_15            |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_16            |                    |               23 |             32 |
|  clk         | fsm14/A_read1_0_10_write_en           |                    |                8 |             32 |
|  clk         | cond_stored8/out_reg[0]_3             |                    |               18 |             32 |
|  clk         | cond_stored8/out_reg[0]_4             |                    |               19 |             32 |
|  clk         | cond_stored8/out_reg[0]_5             |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_6             |                    |               21 |             32 |
|  clk         | cond_stored8/out_reg[0]_7             |                    |               18 |             32 |
|  clk         | cond_stored8/out_reg[0]_8             |                    |               20 |             32 |
|  clk         | cond_stored8/out_reg[0]_9             |                    |               21 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en       |                    |               11 |             32 |
|  clk         | fsm14/A_read1_0_00_write_en           |                    |               12 |             32 |
|  clk         | j0/out_reg[2]_11                      |                    |               22 |             32 |
|  clk         | par_done_reg31/A_read1_1_00_write_en  |                    |                8 |             32 |
|  clk         | par_done_reg21/y1_read0_1_00_write_en |                    |                5 |             32 |
|  clk         | par_done_reg16/A_read0_0_00_write_en  |                    |               10 |             32 |
|  clk         | j0/out_reg[2]_9                       |                    |               17 |             32 |
|  clk         | j0/out_reg[2]_8                       |                    |               19 |             32 |
|  clk         | j0/out_reg[2]_7                       |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_6                       |                    |               20 |             32 |
|  clk         | j0/out_reg[2]_5                       |                    |               20 |             32 |
|  clk         | j0/out_reg[2]_4                       |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_3                       |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_2                       |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_14                      |                    |               17 |             32 |
|  clk         | j0/out_reg[2]_13                      |                    |               19 |             32 |
|  clk         | j0/out_reg[2]_12                      |                    |               20 |             32 |
|  clk         | fsm/x1_int_read0_0_write_en           |                    |               15 |             32 |
|  clk         | j0/out_reg[2]_10                      |                    |               20 |             32 |
|  clk         | j0/out_reg[2]_1                       |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_0                       |                    |               19 |             32 |
|  clk         | j0/mem                                |                    |               17 |             32 |
|  clk         | fsm13/tmp2_1_10_write_en              |                    |                8 |             32 |
|  clk         | fsm12/tmp2_0_10_write_en              |                    |                9 |             32 |
|  clk         | fsm11/tmp2_1_00_write_en              |                    |               10 |             32 |
|  clk         | fsm10/tmp2_0_00_write_en              |                    |                7 |             32 |
|  clk         | fsm1/A_int_read0_0_write_en           |                    |               10 |             32 |
|  clk         | fsm/y2_int_read0_0_write_en           |                    |                4 |             32 |
|  clk         | fsm/y1_int_read0_0_write_en           |                    |                5 |             32 |
|  clk         | fsm/x2_int_read0_0_write_en           |                    |               17 |             32 |
|  clk         | fsm/x21_write_en                      |                    |                2 |             32 |
|  clk         | fsm/x20_write_en                      |                    |                2 |             32 |
|  clk         | fsm7/tmp_1_10_write_en                |                    |               10 |             32 |
|  clk         | fsm8/out_reg[2]_3                     |                    |               18 |             32 |
|  clk         | fsm8/out_reg[2]_18                    |                    |               20 |             32 |
|  clk         | fsm8/out_reg[2]_17                    |                    |               19 |             32 |
|  clk         | fsm8/out_reg[2]_16                    |                    |               16 |             32 |
|  clk         | fsm8/out_reg[2]_15                    |                    |               16 |             32 |
|  clk         | fsm8/out_reg[2]_14                    |                    |               18 |             32 |
|  clk         | fsm8/out_reg[2]_13                    |                    |               19 |             32 |
|  clk         | fsm8/out_reg[2]_12                    |                    |               16 |             32 |
|  clk         | fsm8/out_reg[2]_11                    |                    |               18 |             32 |
|  clk         | fsm8/out_reg[2]_10                    |                    |               18 |             32 |
|  clk         | fsm8/A_read0_1_10_write_en            |                    |               32 |             32 |
|  clk         | fsm8/A_read0_1_00_write_en            |                    |               32 |             32 |
|  clk         | fsm8/A_read0_0_10_write_en            |                    |                8 |             32 |
|  clk         | cond_stored10/out_reg[2]_7            |                    |               19 |             32 |
|  clk         | fsm6/tmp_0_10_write_en                |                    |                8 |             32 |
|  clk         | fsm5/tmp_1_00_write_en                |                    |               10 |             32 |
|  clk         | fsm4/tmp_0_00_write_en                |                    |                6 |             32 |
|  clk         | fsm16/out_reg[0]_8[0]                 |                    |               10 |             32 |
|  clk         | fsm16/E[0]                            |                    |               13 |             32 |
|  clk         | fsm14/y2_read0_1_00_write_en          |                    |                4 |             32 |
|  clk         | fsm14/y2_read0_0_00_write_en          |                    |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en       |                    |               10 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en       |                    |               10 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en       |                    |                9 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en       |                    |                7 |             32 |
|  clk         | y20/y20_write_en                      |                    |                2 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en       |                    |                7 |             32 |
|  clk         | fsm8/out_reg[2]_5                     |                    |               19 |             32 |
|  clk         | cond_stored10/out_reg[2]_8            |                    |               20 |             32 |
|  clk         | cond_stored10/out_reg[2]_6            |                    |               22 |             32 |
|  clk         | cond_stored10/out_reg[2]_5            |                    |               19 |             32 |
|  clk         | cond_stored10/out_reg[2]_4            |                    |               21 |             32 |
|  clk         | cond_stored10/out_reg[2]_3            |                    |               25 |             32 |
|  clk         | cond_stored10/out_reg[2]_2            |                    |               18 |             32 |
|  clk         | cond_stored10/out_reg[2]_14           |                    |               17 |             32 |
|  clk         | cond_stored10/out_reg[2]_13           |                    |               16 |             32 |
|  clk         | cond_stored10/out_reg[2]_11           |                    |               20 |             32 |
|  clk         | cond_stored10/out_reg[2]_10           |                    |               21 |             32 |
|  clk         | cond_stored10/out_reg[2]_1            |                    |               19 |             32 |
|  clk         | cond_stored10/out_reg[2]_0            |                    |               18 |             32 |
|  clk         | cond_stored10/out_reg[2]              |                    |               16 |             32 |
|  clk         | y10/y10_write_en                      |                    |                2 |             32 |
|  clk         | fsm8/out_reg[2]_4                     |                    |               16 |             32 |
|  clk         | fsm8/out_reg[2]_6                     |                    |               22 |             32 |
|  clk         | fsm8/out_reg[2]_7                     |                    |               17 |             32 |
|  clk         | fsm8/out_reg[2]_8                     |                    |               15 |             32 |
|  clk         | fsm8/out_reg[2]_9                     |                    |               17 |             32 |
|  clk         | fsm8/y1_read0_0_00_write_en           |                    |                7 |             32 |
|  clk         | fsm8/y1_read0_0_10_write_en           |                    |                6 |             32 |
|  clk         | fsm8/y1_read0_1_10_write_en           |                    |                2 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en       |                    |                9 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en       |                    |                9 |             32 |
|  clk         | y11/y11_write_en                      |                    |                2 |             32 |
|  clk         | y21/y21_write_en                      |                    |                2 |             32 |
|  clk         |                                       | mult_pipe7/p_0_in  |               11 |             51 |
|  clk         |                                       | mult_pipe6/p_0_in  |                8 |             51 |
|  clk         |                                       | mult_pipe0/p_0_in  |                8 |             51 |
|  clk         |                                       | mult_pipe1/p_0_in  |                9 |             51 |
|  clk         |                                       | mult_pipe5/p_0_in  |               10 |             51 |
|  clk         |                                       | mult_pipe4/p_0_in  |               10 |             51 |
|  clk         |                                       | mult_pipe2/p_0_in  |               12 |             51 |
|  clk         |                                       | mult_pipe3/p_0_in  |               11 |             51 |
|  clk         |                                       |                    |               75 |            203 |
+--------------+---------------------------------------+--------------------+------------------+----------------+


