#ifndef BCM56996_A0_ENUM_H
#define BCM56996_A0_ENUM_H
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM56996_A0.
 */

#define ADAPT_RAM_CONTROLr 0
#define ADAPT_SER_CONTROLr 1
#define ALLOWED_PORT_BITMAP_PROFILEm 2
#define ALPM_FLEX_CTR_CONTROLr 3
#define ALT_TTL_FNm 4
#define AM_TABLEm 5
#define AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr 6
#define AVS_CEN_ROSC_STATUSr 7
#define AVS_CLEAR_PMB_ERROR_STATUSr 8
#define AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r 9
#define AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr 10
#define AVS_HW_MNTR_ADC_SETTLING_TIMEr 11
#define AVS_HW_MNTR_AVS_INTR_FLAGSr 12
#define AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr 13
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKSr 14
#define AVS_HW_MNTR_AVS_SPAREr 15
#define AVS_HW_MNTR_AVS_SPARE_0r 16
#define AVS_HW_MNTR_AVS_SPARE_1r 17
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r 18
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr 19
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r 20
#define AVS_HW_MNTR_INTR_POW_WDOG_ENr 21
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_1r 22
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_2r 23
#define AVS_HW_MNTR_INTR_POW_WDOG_EN_3r 24
#define AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr 25
#define AVS_HW_MNTR_LAST_MEASURED_SENSORr 26
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r 27
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr 28
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr 29
#define AVS_HW_MNTR_ROSC_COUNTING_MODEr 30
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr 31
#define AVS_HW_MNTR_SEQUENCER_INITr 32
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r 33
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr 34
#define AVS_HW_MNTR_SW_CONTROLSr 35
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr 36
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr 37
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLDr 38
#define AVS_MISC_CONTROL_0r 39
#define AVS_MISC_CONTROL_1r 40
#define AVS_MISC_CONTROL_2r 41
#define AVS_MISC_CONTROL_3r 42
#define AVS_MISC_STATUSr 43
#define AVS_MISC_STATUS_0r 44
#define AVS_MISC_STATUS_1r 45
#define AVS_PMB_ERROR_STATUSr 46
#define AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr 47
#define AVS_PMB_SLAVE_AVS_PWD_CONTROLr 48
#define AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr 49
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr 50
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr 51
#define AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr 52
#define AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr 53
#define AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr 54
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr 55
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr 56
#define AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr 57
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr 58
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr 59
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr 60
#define AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr 61
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr 62
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r 63
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r 64
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r 65
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r 66
#define AVS_PMB_TIMEOUTr 67
#define AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr 68
#define AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr 69
#define AVS_PVT_MNTR_CONFIG_DAC_CODEr 70
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr 71
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr 72
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr 73
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr 74
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr 75
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr 76
#define AVS_PVT_PAD_ADC_STATUSr 77
#define AVS_PVT_PAD_DAC_STATUSr 78
#define AVS_PVT_REMOTE_0_SENSOR_STATUSr 79
#define AVS_PVT_REMOTE_1_SENSOR_STATUSr 80
#define AVS_PVT_REMOTE_2_SENSOR_STATUSr 81
#define AVS_PVT_REMOTE_3_SENSOR_STATUSr 82
#define AVS_PVT_REMOTE_4_SENSOR_STATUSr 83
#define AVS_PVT_REMOTE_5_SENSOR_STATUSr 84
#define AVS_PVT_REMOTE_6_SENSOR_STATUSr 85
#define AVS_PVT_REMOTE_7_SENSOR_STATUSr 86
#define AVS_PVT_REMOTE_SENSOR_STATUSr 87
#define AVS_PVT_VMON_1P8V_STATUSr 88
#define AVS_PVT_VMON_1V_0_STATUSr 89
#define AVS_PVT_VMON_1V_1_STATUSr 90
#define AVS_PVT_VMON_1V_2_STATUSr 91
#define AVS_PVT_VMON_1V_3_STATUSr 92
#define AVS_PVT_VMON_1V_4_STATUSr 93
#define AVS_PVT_VMON_1V_5_STATUSr 94
#define AVS_PVT_VMON_1V_STATUSr 95
#define AVS_PVT_VMON_3P3V_STATUSr 96
#define AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r 97
#define AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r 98
#define AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr 99
#define AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr 100
#define AVS_ROSC_THRESHOLD1_CEN_ROSCr 101
#define AVS_ROSC_THRESHOLD1_DIRECTIONr 102
#define AVS_ROSC_THRESHOLD2_CEN_ROSCr 103
#define AVS_ROSC_THRESHOLD2_DIRECTIONr 104
#define AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr 105
#define AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr 106
#define AVS_TMON_SPARE_0r 107
#define AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr 108
#define AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr 109
#define AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr 110
#define AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr 111
#define AVS_TMON_TEMPERATURE_RESET_THRESHOLDr 112
#define AVS_TMON_TP_TMON_TEST_ENABLEr 113
#define AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr 114
#define AVS_TOP_CTRL_AVS_STATUS_INr 115
#define AVS_TOP_CTRL_AVS_STATUS_OUTr 116
#define AVS_TOP_CTRL_MEMORY_ASSISTr 117
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr 118
#define AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr 119
#define AVS_TOP_CTRL_OTP_AVS_INFOr 120
#define AVS_TOP_CTRL_OTP_STATUSr 121
#define AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr 122
#define AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr 123
#define AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr 124
#define AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr 125
#define AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr 126
#define AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr 127
#define AVS_TOP_CTRL_REVIDr 128
#define AVS_TOP_CTRL_RMON_HZr 129
#define AVS_TOP_CTRL_RMON_RAWR_EXTr 130
#define AVS_TOP_CTRL_RMON_RAWR_INT_HZr 131
#define AVS_TOP_CTRL_RMON_RAWR_INT_VTr 132
#define AVS_TOP_CTRL_RMON_VTr 133
#define AVS_TOP_CTRL_S2_STANDBY_STATUSr 134
#define AVS_TOP_CTRL_SPARE_HIGHr 135
#define AVS_TOP_CTRL_SPARE_LOWr 136
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr 137
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr 138
#define AVS_TOP_CTRL_START_AVS_CPUr 139
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr 140
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr 141
#define AVS_TOP_CTRL_VTRAP_STATUSr 142
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEARr 143
#define BCAST_BLOCK_MASKm 144
#define BFD_RX_ACH_TYPE_CONTROL0r 145
#define BFD_RX_ACH_TYPE_CONTROL1r 146
#define BFD_RX_ACH_TYPE_MPLSTP1_32r 147
#define BFD_RX_ACH_TYPE_MPLSTPr 148
#define BFD_RX_UDP_CONTROLr 149
#define BFD_RX_UDP_CONTROL_1r 150
#define CDMAC_CLOCK_CTRLr 151
#define CDMAC_CTRLr 152
#define CDMAC_ECC_CTRLr 153
#define CDMAC_ECC_STATUSr 154
#define CDMAC_FIFO_STATUSr 155
#define CDMAC_INTR_ENABLEr 156
#define CDMAC_INTR_STATUSr 157
#define CDMAC_LAG_FAILOVER_STATUSr 158
#define CDMAC_LINK_INTR_CTRLr 159
#define CDMAC_LINK_INTR_STATUSr 160
#define CDMAC_MEM_CTRLr 161
#define CDMAC_MIB_COUNTER_CTRLr 162
#define CDMAC_MIB_COUNTER_MODEr 163
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r 164
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r 165
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r 166
#define CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r 167
#define CDMAC_MODEr 168
#define CDMAC_PAUSE_CTRLr 169
#define CDMAC_PFC_CTRLr 170
#define CDMAC_PFC_DAr 171
#define CDMAC_PFC_OPCODEr 172
#define CDMAC_PFC_TYPEr 173
#define CDMAC_RSV_MASKr 174
#define CDMAC_RX_CTRLr 175
#define CDMAC_RX_LSS_CTRLr 176
#define CDMAC_RX_LSS_STATUSr 177
#define CDMAC_RX_MAC_SAr 178
#define CDMAC_RX_MAX_SIZEr 179
#define CDMAC_RX_VLAN_TAGr 180
#define CDMAC_SPAREr 181
#define CDMAC_TXFIFO_STATUSr 182
#define CDMAC_TX_CTRLr 183
#define CDMAC_TX_MAC_SAr 184
#define CDMAC_VERSION_IDr 185
#define CDMIB_MEMm 186
#define CDPORT_FAULT_LINK_STATUSr 187
#define CDPORT_FLOW_CONTROL_CONFIGr 188
#define CDPORT_GENERAL_SPARE0_REGr 189
#define CDPORT_GENERAL_SPARE1_REGr 190
#define CDPORT_GENERAL_SPARE2_REGr 191
#define CDPORT_GENERAL_SPARE3_REGr 192
#define CDPORT_INTR_MASKr 193
#define CDPORT_INTR_STATUSr 194
#define CDPORT_LAG_FAILOVER_CONFIGr 195
#define CDPORT_LED_CONTROLr 196
#define CDPORT_MAC_CONTROLr 197
#define CDPORT_MODE_REGr 198
#define CDPORT_PM_VERSION_IDr 199
#define CDPORT_PORT_INTR_ENABLEr 200
#define CDPORT_PORT_INTR_STATUSr 201
#define CDPORT_PORT_STATUSr 202
#define CDPORT_SBUS_CONTROLr 203
#define CDPORT_SPARE0_REGr 204
#define CDPORT_SPARE1_REGr 205
#define CDPORT_SPARE2_REGr 206
#define CDPORT_SPARE3_REGr 207
#define CDPORT_SW_FLOW_CONTROLr 208
#define CDPORT_TSC_CLOCK_CONTROLr 209
#define CDPORT_TSC_MEM_CTRLr 210
#define CDPORT_TSC_PLL_LOCK_STATUSr 211
#define CDPORT_TSC_UCMEM_DATAm 212
#define CDPORT_XGXS0_CTRL_REGr 213
#define CDPORT_XGXS0_LN0_STATUS_REGr 214
#define CDPORT_XGXS0_LN1_STATUS_REGr 215
#define CDPORT_XGXS0_LN2_STATUS_REGr 216
#define CDPORT_XGXS0_LN3_STATUS_REGr 217
#define CDPORT_XGXS0_STATUS_REGr 218
#define CENTRAL_CTR_EVICTION_CONTROLr 219
#define CENTRAL_CTR_EVICTION_COUNTER_FLAGr 220
#define CENTRAL_CTR_EVICTION_FIFOm 221
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr 222
#define CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr 223
#define CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr 224
#define CENTRAL_CTR_EVICTION_FIFO_STATUSr 225
#define CENTRAL_CTR_EVICTION_INTR_ENABLEr 226
#define CENTRAL_CTR_EVICTION_INTR_STATUSr 227
#define COS_MAP_SELm 228
#define CPU_CONTROL_0r 229
#define CPU_CONTROL_1r 230
#define CPU_CONTROL_Mr 231
#define CPU_COS_MAPm 232
#define CPU_COS_MAP_CAM_BIST_CONFIG_1_64r 233
#define CPU_COS_MAP_CAM_BIST_CONFIG_64r 234
#define CPU_COS_MAP_CAM_BIST_STATUSr 235
#define CPU_COS_MAP_CAM_CONTROLr 236
#define CPU_COS_MAP_DATA_ONLYm 237
#define CPU_COS_MAP_ONLYm 238
#define CPU_HI_RQE_Q_NUMr 239
#define CPU_LO_RQE_Q_NUMr 240
#define CPU_MASQUERADE_COUNTER_DEST_TYPEr 241
#define CPU_PBMm 242
#define CPU_PKT_PROFILE_1r 243
#define CPU_PKT_PROFILE_2r 244
#define CPU_PKT_PROFILE_3r 245
#define CPU_TS_MAPm 246
#define DCN_ELIGIBILITY_IP_PROTOm 247
#define DCN_ELIGIBILITY_IP_TOSm 248
#define DCN_PROFILEm 249
#define DLB_ECMP_CURRENT_TIMEr 250
#define DLB_ECMP_EEM_CONFIGURATIONm 251
#define DLB_ECMP_ETHERTYPE_ELIGIBILITY_MAPm 252
#define DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm 253
#define DLB_ECMP_FLOWSET_INST0m 254
#define DLB_ECMP_FLOWSET_INST1m 255
#define DLB_ECMP_FLOWSET_MEMBER_INST0m 256
#define DLB_ECMP_FLOWSET_MEMBER_INST1m 257
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST0m 258
#define DLB_ECMP_FLOWSET_TIMESTAMP_PAGE_INST1m 259
#define DLB_ECMP_GLB_QUANTIZE_THRESHOLDm 260
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_0_TO_12m 261
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_13_TO_25m 262
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_26_TO_38m 263
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_39_TO_51m 264
#define DLB_ECMP_GROUP_ALT_NHI_MEMBERS_52_TO_63m 265
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m 266
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m 267
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m 268
#define DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m 269
#define DLB_ECMP_GROUP_CONTROLm 270
#define DLB_ECMP_GROUP_MEMBERSHIPm 271
#define DLB_ECMP_GROUP_MONITOR_CONTROLm 272
#define DLB_ECMP_GROUP_NHI_MEMBERS_0_TO_12m 273
#define DLB_ECMP_GROUP_NHI_MEMBERS_13_TO_25m 274
#define DLB_ECMP_GROUP_NHI_MEMBERS_26_TO_38m 275
#define DLB_ECMP_GROUP_NHI_MEMBERS_39_TO_51m 276
#define DLB_ECMP_GROUP_NHI_MEMBERS_52_TO_63m 277
#define DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m 278
#define DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m 279
#define DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m 280
#define DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m 281
#define DLB_ECMP_GROUP_STATS_INST0m 282
#define DLB_ECMP_GROUP_STATS_INST1m 283
#define DLB_ECMP_HW_RESET_CONTROLr 284
#define DLB_ECMP_INTR_ENABLEr 285
#define DLB_ECMP_INTR_STATUSr 286
#define DLB_ECMP_LINK_CONTROLm 287
#define DLB_ECMP_MONITOR_CONTROL_INST0r 288
#define DLB_ECMP_MONITOR_CONTROL_INST1r 289
#define DLB_ECMP_MONITOR_IFP_CONTROL_INST0r 290
#define DLB_ECMP_MONITOR_IFP_CONTROL_INST1r 291
#define DLB_ECMP_MONITOR_MIRROR_CONFIGr 292
#define DLB_ECMP_OPTIMAL_CANDIDATE_INST0m 293
#define DLB_ECMP_OPTIMAL_CANDIDATE_INST1m 294
#define DLB_ECMP_PORT_AVG_QUALITY_MEASUREm 295
#define DLB_ECMP_PORT_INST_QUALITY_MEASUREm 296
#define DLB_ECMP_PORT_QUALITY_MAPPINGm 297
#define DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm 298
#define DLB_ECMP_PORT_STATEm 299
#define DLB_ECMP_QUALITY_MEASURE_CONTROLr 300
#define DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm 301
#define DLB_ECMP_QUANTIZE_CONTROLm 302
#define DLB_ECMP_RAM_CONTROL_0r 303
#define DLB_ECMP_RAM_CONTROL_1r 304
#define DLB_ECMP_RANDOM_SELECTION_CONTROL_INST0r 305
#define DLB_ECMP_RANDOM_SELECTION_CONTROL_INST1r 306
#define DLB_ECMP_REFRESH_DISABLEr 307
#define DLB_ECMP_REFRESH_INDEXr 308
#define DLB_ECMP_SER_CONTROLr 309
#define DLB_ECMP_SER_CONTROL_2r 310
#define DLB_ECMP_SER_FIFOm 311
#define DLB_ECMP_SER_FIFO_CTRLr 312
#define DLB_ECMP_SER_FIFO_STATUSr 313
#define DLB_ID_0_TO_63_ENABLEr 314
#define DLB_ID_64_TO_127_ENABLEr 315
#define DLB_IETR_CLK_CTRLr 316
#define DOS_CONTROLr 317
#define DOS_CONTROL_2r 318
#define DOS_CONTROL_3r 319
#define DROP_CONTROL_0r 320
#define DSCP_TABLEm 321
#define EBTOQ_DEBUGr 322
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr 323
#define EBTOQ_STATUSr 324
#define ECMP_GROUP_DLB_ID_OFFSETr 325
#define ECMP_RANDOM_LB_CONFIG_INST0r 326
#define ECMP_RANDOM_LB_CONFIG_INST1r 327
#define ECN_CONTROLr 328
#define EDB_AUX_RESERVED_CREDIT_COUNTr 329
#define EDB_BUF_CFG_OVERRIDEr 330
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLEr 331
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96r 332
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128r 333
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160r 334
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192r 335
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224r 336
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256r 337
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0r 338
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32r 339
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64r 340
#define EDB_CONTROL_BUFFER_ECC_ENr 341
#define EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr 342
#define EDB_DATA_BUFFER_ECC_ENr 343
#define EDB_DATA_BUFFER_EN_COR_ERR_RPTr 344
#define EDB_DBG_Ar 345
#define EDB_DBG_Br 346
#define EDB_DBG_Cr 347
#define EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm 348
#define EDB_INTR_ENABLEr 349
#define EDB_INTR_STATUSr 350
#define EDB_INT_ENr 351
#define EDB_INT_STATUSr 352
#define EDB_IP_CUT_THRU_CLASSm 353
#define EDB_MISC_CTRLr 354
#define EDB_PM0_BUF_START_END_ADDRr 355
#define EDB_PM0_BUF_START_END_ADDR_0_1r 356
#define EDB_PM0_BUF_START_END_ADDR_2_3r 357
#define EDB_PM1_BUF_START_END_ADDRr 358
#define EDB_PM1_BUF_START_END_ADDR_0_1r 359
#define EDB_PM1_BUF_START_END_ADDR_2_3r 360
#define EDB_PM2_BUF_START_END_ADDRr 361
#define EDB_PM2_BUF_START_END_ADDR_0_1r 362
#define EDB_PM2_BUF_START_END_ADDR_2_3r 363
#define EDB_PM3_BUF_START_END_ADDRr 364
#define EDB_PM3_BUF_START_END_ADDR_0_1r 365
#define EDB_PM3_BUF_START_END_ADDR_2_3r 366
#define EDB_PORT_MODE_OVERRIDEr 367
#define EDB_PUSH_CNT_FIFO_MAX_USED_ENTRIESr 368
#define EDB_RAM_TM_CONTROLr 369
#define EDB_RAM_TM_CONTROL_0r 370
#define EDB_RAM_TM_CONTROL_1r 371
#define EDB_SER_FIFOm 372
#define EDB_SER_FIFO_CTRLr 373
#define EDB_SER_FIFO_STATUSr 374
#define EDB_SPECIAL_DROP_DEBUGr 375
#define EDB_XMIT_START_COUNTm 376
#define EFP_CAM_BIST_CONFIG_1_64r 377
#define EFP_CAM_BIST_CONFIG_64r 378
#define EFP_CAM_BIST_STATUSr 379
#define EFP_CAM_CONTROLr 380
#define EFP_CLASSID_SELECTORr 381
#define EFP_CLASSID_SELECTOR_2r 382
#define EFP_EN_COR_ERR_RPTr 383
#define EFP_KEY4_L3_CLASSID_SELECTORr 384
#define EFP_KEY4_MDL_SELECTORr 385
#define EFP_KEY8_L3_CLASSID_SELECTORr 386
#define EFP_POLICY_TABLEm 387
#define EFP_RAM_CONTROL_64r 388
#define EFP_SER_CONTROLr 389
#define EFP_SLICE_CONTROLr 390
#define EFP_SLICE_MAPr 391
#define EFP_TCAMm 392
#define EGR_1588_EGRESS_CTRLr 393
#define EGR_1588_INGRESS_CTRLr 394
#define EGR_1588_LINK_DELAY_64r 395
#define EGR_1588_PARSING_CONTROLr 396
#define EGR_1588_SAm 397
#define EGR_ADAPT_ACTION_TABLE_Am 398
#define EGR_ADAPT_ACTION_TABLE_Bm 399
#define EGR_ADAPT_ECCm 400
#define EGR_ADAPT_HASH_CONTROLm 401
#define EGR_ADAPT_HT_DEBUG_CMDm 402
#define EGR_ADAPT_HT_DEBUG_KEYm 403
#define EGR_ADAPT_HT_DEBUG_RESULTm 404
#define EGR_ADAPT_KEY_ATTRIBUTESm 405
#define EGR_ADAPT_REMAP_TABLE_Am 406
#define EGR_ADAPT_REMAP_TABLE_Bm 407
#define EGR_ADAPT_SINGLEm 408
#define EGR_CONFIGr 409
#define EGR_CONFIG_1r 410
#define EGR_COUNTER_CONTROLr 411
#define EGR_DBGr 412
#define EGR_DBG_2r 413
#define EGR_DCN_PROFILEm 414
#define EGR_DII_AUX_ARB_CONTROLr 415
#define EGR_DII_DEBUG_CONFIGr 416
#define EGR_DII_DPP_CTRLr 417
#define EGR_DII_ECC_CONTROLr 418
#define EGR_DII_EVENT_FIFO_STATUSr 419
#define EGR_DII_EVENT_FIFO_STATUS_1r 420
#define EGR_DII_HW_RESET_CONTROL_0r 421
#define EGR_DII_HW_STATUSr 422
#define EGR_DII_INTR_ENABLEr 423
#define EGR_DII_INTR_STATUSr 424
#define EGR_DII_NULL_SLOT_CFGr 425
#define EGR_DII_Q_BEGINr 426
#define EGR_DII_RAM_CONTROLr 427
#define EGR_DII_SER_CONTROL_0r 428
#define EGR_DII_SER_CONTROL_1r 429
#define EGR_DII_SER_SCAN_CONFIGr 430
#define EGR_DII_SER_SCAN_STATUSr 431
#define EGR_DOI_EVENT_FIFO_STATUSr 432
#define EGR_DOI_HW_STATUSr 433
#define EGR_DOI_INTR_ENABLEr 434
#define EGR_DOI_INTR_STATUSr 435
#define EGR_DOI_RAM_CONTROLr 436
#define EGR_DOI_SER_CONTROLr 437
#define EGR_DOI_SER_FIFOm 438
#define EGR_DOI_SER_FIFO_CTRLr 439
#define EGR_DOI_SER_FIFO_STATUSr 440
#define EGR_DOI_SER_STATUSr 441
#define EGR_DROP_VECTORr 442
#define EGR_DSCP_TABLEm 443
#define EGR_DVPm 444
#define EGR_DVP_2m 445
#define EGR_ECN_CONTROLr 446
#define EGR_ECN_COUNTER_64r 447
#define EGR_EFPMOD_HW_CONFIGr 448
#define EGR_EFPMOD_RAM_CONTROLr 449
#define EGR_EFPMOD_SER_CONTROLr 450
#define EGR_EFPPARS_HW_CONFIGr 451
#define EGR_EFPPARS_OPAQUE_TAG_CONFIGr 452
#define EGR_EFPPARS_OPAQUE_TAG_CONFIG_0r 453
#define EGR_EFPPARS_OPAQUE_TAG_CONFIG_1r 454
#define EGR_EFPPARS_RAM_CONTROLr 455
#define EGR_EFPPARS_SER_CONTROLr 456
#define EGR_EFP_HW_CONFIGr 457
#define EGR_ENABLEm 458
#define EGR_EPARS_EN_COR_ERR_RPTr 459
#define EGR_EPARS_HW_CONFIGr 460
#define EGR_EPARS_INNER_L2_OPAQUE_TAG_CONFIGr 461
#define EGR_EPARS_OPAQUE_TAG_CONFIGr 462
#define EGR_EPARS_OPAQUE_TAG_CONFIG_0r 463
#define EGR_EPARS_OPAQUE_TAG_CONFIG_1r 464
#define EGR_EPARS_RAM_CONTROLr 465
#define EGR_EPARS_RAM_MSP_ECC_CTRLr 466
#define EGR_EPARS_SER_CONTROLr 467
#define EGR_EPARS_XOR_CONTROLr 468
#define EGR_EPMOD_EN_COR_ERR_RPTr 469
#define EGR_EPMOD_HW_CONFIGr 470
#define EGR_EPMOD_L2_OPAQUE_TAG_CONFIGr 471
#define EGR_EPMOD_RAM_CONTROLr 472
#define EGR_EPMOD_SER_CONTROLr 473
#define EGR_ESW_HW_CONFIGr 474
#define EGR_EVENT_MASKr 475
#define EGR_EVENT_MASK_0r 476
#define EGR_EVENT_MASK_1r 477
#define EGR_EVENT_MASK_2r 478
#define EGR_EVENT_MASK_3r 479
#define EGR_EVENT_MASK_4r 480
#define EGR_EVENT_MASK_5r 481
#define EGR_EVENT_MASK_6r 482
#define EGR_EVENT_MASK_7r 483
#define EGR_FLEXIBLE_IPV6_EXT_HDRr 484
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INST0m 485
#define EGR_FLEX_CTR_OFFSET_TABLE_0_INST1m 486
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INST0m 487
#define EGR_FLEX_CTR_OFFSET_TABLE_1_INST1m 488
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INST0m 489
#define EGR_FLEX_CTR_OFFSET_TABLE_2_INST1m 490
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r 491
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r 492
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r 493
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r 494
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r 495
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r 496
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r 497
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r 498
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r 499
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r 500
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r 501
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r 502
#define EGR_FRAGMENT_ID_TABLE_INST0m 503
#define EGR_FRAGMENT_ID_TABLE_INST1m 504
#define EGR_GPP_ATTRIBUTESm 505
#define EGR_GSH_ETHERTYPE_1r 506
#define EGR_GSH_ETHERTYPE_2r 507
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLr 508
#define EGR_HISTO_DST_PORT_MAPr 509
#define EGR_HISTO_MON_0_CONFIGr 510
#define EGR_HISTO_MON_1_CONFIGr 511
#define EGR_HISTO_MON_2_CONFIGr 512
#define EGR_HISTO_MON_3_CONFIGr 513
#define EGR_HISTO_SRC_PORT_MAPr 514
#define EGR_IFA_HDR_CONFIG_0r 515
#define EGR_IFA_HDR_CONFIG_1r 516
#define EGR_INGRESS_PORT_TPID_SELECTr 517
#define EGR_ING_PORTm 518
#define EGR_ING_PORT_2m 519
#define EGR_ING_VFIm 520
#define EGR_INTR_ENABLE_2r 521
#define EGR_INTR_STATUS_2r 522
#define EGR_INT_ACTION_PROFILEm 523
#define EGR_INT_CN_TO_EXP_MAPPING_TABLEm 524
#define EGR_INT_CN_TO_IP_MAPPINGm 525
#define EGR_INT_CN_UPDATEm 526
#define EGR_INT_EGRESS_TIME_DELTAr 527
#define EGR_INT_METADATA_FIFO_CTRL_INST0r 528
#define EGR_INT_METADATA_FIFO_CTRL_INST1r 529
#define EGR_INT_METADATA_FIFO_INST0m 530
#define EGR_INT_METADATA_FIFO_INST1m 531
#define EGR_INT_METADATA_FIFO_STATUS_INST0r 532
#define EGR_INT_METADATA_FIFO_STATUS_INST1r 533
#define EGR_INT_PORT_META_DATAr 534
#define EGR_INT_SWITCH_IDr 535
#define EGR_IOAM_HDR_CONFIG_0r 536
#define EGR_IOAM_HDR_CONFIG_0_V4r 537
#define EGR_IOAM_HDR_CONFIG_0_V6_LWRr 538
#define EGR_IOAM_HDR_CONFIG_0_V6_UPRr 539
#define EGR_IOAM_HDR_CONFIG_1r 540
#define EGR_IPMCm 541
#define EGR_IPMC_CFG2r 542
#define EGR_IPV6_PREFIX_LISTm 543
#define EGR_IP_ECN_TO_EXP_MAPPING_TABLEm 544
#define EGR_IP_TO_INT_CN_MAPPINGm 545
#define EGR_IP_TUNNELm 546
#define EGR_IP_TUNNEL_IPV6m 547
#define EGR_IP_TUNNEL_MPLSm 548
#define EGR_L3_INTFm 549
#define EGR_L3_INTF_BANK_CONFIGr 550
#define EGR_L3_NEXT_HOPm 551
#define EGR_L3_NEXT_HOP_BANK_CONFIGr 552
#define EGR_L3_NEXT_HOP_OBJECT_MAPm 553
#define EGR_LATENCY_ECN_INT_CN_UPDATEm 554
#define EGR_LATENCY_ECN_PROFILEm 555
#define EGR_LOOPBACK_CONTROLr 556
#define EGR_LOOPBACK_PROFILEm 557
#define EGR_MAC_DA_PROFILEm 558
#define EGR_MASKm 559
#define EGR_MAX_USED_ENTRIESm 560
#define EGR_MC_CONTROL_1r 561
#define EGR_MC_CONTROL_2r 562
#define EGR_MD_HDR_ATTRSm 563
#define EGR_MD_HDR_CONST_PROFILEm 564
#define EGR_MD_HDR_FS_PROFILEm 565
#define EGR_METADATA_PROFILEm 566
#define EGR_MIRROR_ENCAP_CONTROLm 567
#define EGR_MIRROR_ENCAP_DATA_1m 568
#define EGR_MIRROR_ENCAP_DATA_2m 569
#define EGR_MIRROR_ENCAP_DESTINATIONm 570
#define EGR_MIRROR_ENCAP_PSAMPr 571
#define EGR_MIRROR_PSAMP_FORMAT_2_MONITORr 572
#define EGR_MIRROR_SEQ_INST0m 573
#define EGR_MIRROR_SEQ_INST1m 574
#define EGR_MIRROR_SESSIONm 575
#define EGR_MIRROR_USER_META_DATAm 576
#define EGR_MIRROR_ZERO_OFFSET_PROFILEm 577
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_0r 578
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_1r 579
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_2r 580
#define EGR_MIRROR_ZERO_PAYLOAD_OFFSET_CFG_3r 581
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_0r 582
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_1r 583
#define EGR_MIRROR_ZERO_PAYLOAD_PARSE_CFG_2r 584
#define EGR_MMU_CELL_CREDITm 585
#define EGR_MMU_REQUESTSm 586
#define EGR_MPLS_EXP_MAPPING_1m 587
#define EGR_MPLS_EXP_MAPPING_2m 588
#define EGR_MPLS_EXP_PRI_MAPPINGm 589
#define EGR_MPLS_PRI_MAPPINGm 590
#define EGR_MTUr 591
#define EGR_MTU_CHECK_PROFILEm 592
#define EGR_NETWORK_PRUNE_CONTROLm 593
#define EGR_NHOP_FLEX_CTR_CONTROLr 594
#define EGR_NTP_CONFIGr 595
#define EGR_OUTER_TPIDr 596
#define EGR_OUTER_TPID_0r 597
#define EGR_OUTER_TPID_1r 598
#define EGR_OUTER_TPID_2r 599
#define EGR_OUTER_TPID_3r 600
#define EGR_O_NHOP_FLEX_CTR_CONTROLr 601
#define EGR_PER_PORT_BUFFER_SFT_RESETm 602
#define EGR_PKT_MODS_CONTROLr 603
#define EGR_PKT_MODS_CONTROL_2r 604
#define EGR_PORTm 605
#define EGR_PORT_1r 606
#define EGR_PORT_CREDIT_RESETm 607
#define EGR_PORT_REQUESTSm 608
#define EGR_PRI_CNG_MAPm 609
#define EGR_PVLAN_EPORT_CONTROLr 610
#define EGR_Q_ENDr 611
#define EGR_SBS_CONTROLr 612
#define EGR_SER_FIFO_2m 613
#define EGR_SER_FIFO_CTRL_2r 614
#define EGR_SER_FIFO_STATUS_2r 615
#define EGR_SFLOW_CONFIGr 616
#define EGR_SFLOW_CPU_COS_CONFIGr 617
#define EGR_SHAPING_CONTROLr 618
#define EGR_SRV6_CONTROL_1r 619
#define EGR_SRV6_CONTROL_2r 620
#define EGR_TS_CONTROLr 621
#define EGR_TS_CONTROL_2r 622
#define EGR_TS_ING_PORT_MAPm 623
#define EGR_TS_UTC_CONVERSIONm 624
#define EGR_TS_UTC_CONVERSION_2m 625
#define EGR_TUNNEL_ECN_ENCAPm 626
#define EGR_TUNNEL_ECN_ENCAP_2m 627
#define EGR_TUNNEL_ID_MASKr 628
#define EGR_TUNNEL_PIMDR1_CFG0r 629
#define EGR_TUNNEL_PIMDR1_CFG1r 630
#define EGR_TUNNEL_PIMDR2_CFG0r 631
#define EGR_TUNNEL_PIMDR2_CFG1r 632
#define EGR_VFIm 633
#define EGR_VFI_MEMBERSHIPm 634
#define EGR_VFI_MEMBERSHIP_2m 635
#define EGR_VFI_STG_Am 636
#define EGR_VFI_STG_Bm 637
#define EGR_VLAN_CONTROL_1r 638
#define EGR_VLAN_CONTROL_2r 639
#define EGR_VLAN_CONTROL_3r 640
#define EGR_VLAN_TAG_ACTION_PROFILEm 641
#define EGR_VXLAN_CONTROLr 642
#define EGR_VXLAN_CONTROL_2r 643
#define EGR_VXLAN_CONTROL_3r 644
#define EGR_WESP_PROTO_CONTROLr 645
#define EMIRROR_CONTROL_0m 646
#define EMIRROR_CONTROL_1m 647
#define EMIRROR_CONTROL_2m 648
#define EMIRROR_CONTROL_3m 649
#define EPC_LINK_BMAPm 650
#define EP_DPR_LATENCY_CONFIGr 651
#define EP_DPR_LATENCY_CONFIG_WR_ENr 652
#define EP_TO_CMIC_INTR_ENABLEr 653
#define EP_TO_CMIC_INTR_STATUSr 654
#define ETHERTYPE_MAPr 655
#define ETRAP_COLOR_EN_EGR_PORT_BMPm 656
#define ETRAP_COLOR_EN_INT_PRIr 657
#define ETRAP_COLOR_EN_PKT_TYPEr 658
#define ETRAP_DEBUG_CTRL_INST0r 659
#define ETRAP_DEBUG_CTRL_INST1r 660
#define ETRAP_EN_COR_ERR_RPTr 661
#define ETRAP_EVENT_FIFO_CTRL_INST0r 662
#define ETRAP_EVENT_FIFO_CTRL_INST1r 663
#define ETRAP_EVENT_FIFO_INST0m 664
#define ETRAP_EVENT_FIFO_INST1m 665
#define ETRAP_EVENT_FIFO_STATUS_INST0r 666
#define ETRAP_EVENT_FIFO_STATUS_INST1r 667
#define ETRAP_FILTER_0_TABLE_INST0m 668
#define ETRAP_FILTER_0_TABLE_INST1m 669
#define ETRAP_FILTER_1_TABLE_INST0m 670
#define ETRAP_FILTER_1_TABLE_INST1m 671
#define ETRAP_FILTER_2_TABLE_INST0m 672
#define ETRAP_FILTER_2_TABLE_INST1m 673
#define ETRAP_FILTER_3_TABLE_INST0m 674
#define ETRAP_FILTER_3_TABLE_INST1m 675
#define ETRAP_FILT_CFGr 676
#define ETRAP_FILT_EXCEED_CTR_INST0r 677
#define ETRAP_FILT_EXCEED_CTR_INST1r 678
#define ETRAP_FILT_THRESHr 679
#define ETRAP_FLOW_CFGr 680
#define ETRAP_FLOW_COUNT_LEFT_TABLE_INST0m 681
#define ETRAP_FLOW_COUNT_LEFT_TABLE_INST1m 682
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_INST0m 683
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_INST1m 684
#define ETRAP_FLOW_CTRL_LEFT_TABLE_INST0m 685
#define ETRAP_FLOW_CTRL_LEFT_TABLE_INST1m 686
#define ETRAP_FLOW_CTRL_RIGHT_TABLE_INST0m 687
#define ETRAP_FLOW_CTRL_RIGHT_TABLE_INST1m 688
#define ETRAP_FLOW_DETECT_CTR_INST0r 689
#define ETRAP_FLOW_DETECT_CTR_INST1r 690
#define ETRAP_FLOW_ELEPH_THRESHOLDr 691
#define ETRAP_FLOW_ELEPH_THR_REDr 692
#define ETRAP_FLOW_ELEPH_THR_YELr 693
#define ETRAP_FLOW_HASH_L0_TABLE_INST0m 694
#define ETRAP_FLOW_HASH_L0_TABLE_INST1m 695
#define ETRAP_FLOW_HASH_L1_TABLE_INST0m 696
#define ETRAP_FLOW_HASH_L1_TABLE_INST1m 697
#define ETRAP_FLOW_HASH_L2_TABLE_INST0m 698
#define ETRAP_FLOW_HASH_L2_TABLE_INST1m 699
#define ETRAP_FLOW_HASH_L3_TABLE_INST0m 700
#define ETRAP_FLOW_HASH_L3_TABLE_INST1m 701
#define ETRAP_FLOW_HASH_L4_TABLE_INST0m 702
#define ETRAP_FLOW_HASH_L4_TABLE_INST1m 703
#define ETRAP_FLOW_HASH_R0_TABLE_INST0m 704
#define ETRAP_FLOW_HASH_R0_TABLE_INST1m 705
#define ETRAP_FLOW_HASH_R1_TABLE_INST0m 706
#define ETRAP_FLOW_HASH_R1_TABLE_INST1m 707
#define ETRAP_FLOW_HASH_R2_TABLE_INST0m 708
#define ETRAP_FLOW_HASH_R2_TABLE_INST1m 709
#define ETRAP_FLOW_HASH_R3_TABLE_INST0m 710
#define ETRAP_FLOW_HASH_R3_TABLE_INST1m 711
#define ETRAP_FLOW_HASH_R4_TABLE_INST0m 712
#define ETRAP_FLOW_HASH_R4_TABLE_INST1m 713
#define ETRAP_FLOW_INS_FAIL_CTR_INST0r 714
#define ETRAP_FLOW_INS_FAIL_CTR_INST1r 715
#define ETRAP_FLOW_INS_SUCCESS_CTR_INST0r 716
#define ETRAP_FLOW_INS_SUCCESS_CTR_INST1r 717
#define ETRAP_FLOW_RESET_THRESHOLDr 718
#define ETRAP_HW_CONFIG_INST0r 719
#define ETRAP_HW_CONFIG_INST1r 720
#define ETRAP_HW_CONFIG_INSTr 721
#define ETRAP_INT_PRI_REMAP_TABLEm 722
#define ETRAP_LKUP_EN_ING_PORTm 723
#define ETRAP_LKUP_EN_INT_PRIr 724
#define ETRAP_LKUP_EN_PKT_TYPEr 725
#define ETRAP_MONITOR_CONFIG_INST0r 726
#define ETRAP_MONITOR_CONFIG_INST1r 727
#define ETRAP_MONITOR_MIRROR_CONFIGr 728
#define ETRAP_MSEC_INST0r 729
#define ETRAP_MSEC_INST1r 730
#define ETRAP_PROC_ENr 731
#define ETRAP_PROC_EN_2r 732
#define ETRAP_QUEUE_EN_EGR_PORT_BMPm 733
#define ETRAP_QUEUE_EN_INT_PRIr 734
#define ETRAP_QUEUE_EN_PKT_TYPEr 735
#define ETRAP_SAMPLE_ADDRr 736
#define ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST0m 737
#define ETRAP_SAMPLE_FLOW_COUNT_LEFT_INST1m 738
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST0m 739
#define ETRAP_SAMPLE_FLOW_COUNT_RIGHT_INST1m 740
#define ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST0m 741
#define ETRAP_SAMPLE_FLOW_CTRL_LEFT_INST1m 742
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST0m 743
#define ETRAP_SAMPLE_FLOW_CTRL_RIGHT_INST1m 744
#define ETRAP_SAMPLE_FLOW_HASH_L0_INST0m 745
#define ETRAP_SAMPLE_FLOW_HASH_L0_INST1m 746
#define ETRAP_SAMPLE_FLOW_HASH_L1_INST0m 747
#define ETRAP_SAMPLE_FLOW_HASH_L1_INST1m 748
#define ETRAP_SAMPLE_FLOW_HASH_L2_INST0m 749
#define ETRAP_SAMPLE_FLOW_HASH_L2_INST1m 750
#define ETRAP_SAMPLE_FLOW_HASH_L3_INST0m 751
#define ETRAP_SAMPLE_FLOW_HASH_L3_INST1m 752
#define ETRAP_SAMPLE_FLOW_HASH_L4_INST0m 753
#define ETRAP_SAMPLE_FLOW_HASH_L4_INST1m 754
#define ETRAP_SAMPLE_FLOW_HASH_R0_INST0m 755
#define ETRAP_SAMPLE_FLOW_HASH_R0_INST1m 756
#define ETRAP_SAMPLE_FLOW_HASH_R1_INST0m 757
#define ETRAP_SAMPLE_FLOW_HASH_R1_INST1m 758
#define ETRAP_SAMPLE_FLOW_HASH_R2_INST0m 759
#define ETRAP_SAMPLE_FLOW_HASH_R2_INST1m 760
#define ETRAP_SAMPLE_FLOW_HASH_R3_INST0m 761
#define ETRAP_SAMPLE_FLOW_HASH_R3_INST1m 762
#define ETRAP_SAMPLE_FLOW_HASH_R4_INST0m 763
#define ETRAP_SAMPLE_FLOW_HASH_R4_INST1m 764
#define ETRAP_SER_CONTROLr 765
#define ETRAP_TIMEBASEr 766
#define ETRAP_USEC_INST0r 767
#define ETRAP_USEC_INST1r 768
#define EXACT_MATCH_2m 769
#define EXACT_MATCH_4m 770
#define EXACT_MATCH_ACTION_PROFILEm 771
#define EXACT_MATCH_ACTION_TABLE_Am 772
#define EXACT_MATCH_ACTION_TABLE_Bm 773
#define EXACT_MATCH_DEFAULT_POLICYm 774
#define EXACT_MATCH_ECCm 775
#define EXACT_MATCH_HASH_CONTROLm 776
#define EXACT_MATCH_HIT_ONLYm 777
#define EXACT_MATCH_HT_DEBUG_CMDm 778
#define EXACT_MATCH_HT_DEBUG_KEYm 779
#define EXACT_MATCH_HT_DEBUG_RESULTm 780
#define EXACT_MATCH_KEY_ATTRIBUTESm 781
#define EXACT_MATCH_KEY_BUFFERm 782
#define EXACT_MATCH_KEY_GEN_MASKm 783
#define EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEm 784
#define EXACT_MATCH_LOGICAL_TABLE_SELECTm 785
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r 786
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r 787
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr 788
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr 789
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGr 790
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYm 791
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYm 792
#define EXACT_MATCH_LOGICAL_TABLE_SELECT_TMr 793
#define EXACT_MATCH_QOS_ACTIONS_PROFILEm 794
#define EXACT_MATCH_REMAP_TABLE_Am 795
#define EXACT_MATCH_REMAP_TABLE_Bm 796
#define E_MIRROR_CONTROLm 797
#define FAST_TRUNK_PORTS_1m 798
#define FAST_TRUNK_PORTS_2m 799
#define FAST_TRUNK_SIZEm 800
#define FIFO_COUNT_SELr 801
#define FLEXIBLE_IPV6_EXT_HDRr 802
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST0r 803
#define FLEX_CTR_EGR_COUNTER_ACTION_ENABLE_INST1r 804
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST0m 805
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0_INST1m 806
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST0m 807
#define FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1_INST1m 808
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST0m 809
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0_INST1m 810
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST0m 811
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1_INST1m 812
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST0m 813
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2_INST1m 814
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST0m 815
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3_INST1m 816
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST0m 817
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4_INST1m 818
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST0m 819
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5_INST1m 820
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST0m 821
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6_INST1m 822
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST0m 823
#define FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7_INST1m 824
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST0m 825
#define FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLE_INST1m 826
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r 827
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r 828
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m 829
#define FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m 830
#define FLEX_CTR_EGR_COUNTER_TABLE_0_INST0m 831
#define FLEX_CTR_EGR_COUNTER_TABLE_0_INST1m 832
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST0r 833
#define FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROL_INST1r 834
#define FLEX_CTR_EGR_COUNTER_TABLE_1_INST0m 835
#define FLEX_CTR_EGR_COUNTER_TABLE_1_INST1m 836
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST0r 837
#define FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROL_INST1r 838
#define FLEX_CTR_EGR_COUNTER_TABLE_2_INST0m 839
#define FLEX_CTR_EGR_COUNTER_TABLE_2_INST1m 840
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST0r 841
#define FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROL_INST1r 842
#define FLEX_CTR_EGR_COUNTER_TABLE_3_INST0m 843
#define FLEX_CTR_EGR_COUNTER_TABLE_3_INST1m 844
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST0r 845
#define FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROL_INST1r 846
#define FLEX_CTR_EGR_COUNTER_TABLE_4_INST0m 847
#define FLEX_CTR_EGR_COUNTER_TABLE_4_INST1m 848
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST0r 849
#define FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROL_INST1r 850
#define FLEX_CTR_EGR_COUNTER_TABLE_5_INST0m 851
#define FLEX_CTR_EGR_COUNTER_TABLE_5_INST1m 852
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST0r 853
#define FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROL_INST1r 854
#define FLEX_CTR_EGR_COUNTER_TABLE_6_INST0m 855
#define FLEX_CTR_EGR_COUNTER_TABLE_6_INST1m 856
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST0r 857
#define FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROL_INST1r 858
#define FLEX_CTR_EGR_COUNTER_TABLE_7_INST0m 859
#define FLEX_CTR_EGR_COUNTER_TABLE_7_INST1m 860
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST0r 861
#define FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROL_INST1r 862
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST0r 863
#define FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVE_INST1r 864
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST0r 865
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0_INST1r 866
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST0r 867
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10_INST1r 868
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST0r 869
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11_INST1r 870
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST0r 871
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12_INST1r 872
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST0r 873
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13_INST1r 874
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST0r 875
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14_INST1r 876
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST0r 877
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15_INST1r 878
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST0r 879
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1_INST1r 880
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST0r 881
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2_INST1r 882
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST0r 883
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3_INST1r 884
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST0r 885
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4_INST1r 886
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST0r 887
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5_INST1r 888
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST0r 889
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6_INST1r 890
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST0r 891
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7_INST1r 892
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST0r 893
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8_INST1r 894
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST0r 895
#define FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9_INST1r 896
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST0r 897
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0_INST1r 898
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST0r 899
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1_INST1r 900
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST0r 901
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2_INST1r 902
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST0r 903
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3_INST1r 904
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST0r 905
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4_INST1r 906
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST0r 907
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5_INST1r 908
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST0r 909
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6_INST1r 910
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST0r 911
#define FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7_INST1r 912
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r 913
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r 914
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r 915
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r 916
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r 917
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r 918
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r 919
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r 920
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r 921
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r 922
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r 923
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r 924
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r 925
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r 926
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r 927
#define FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r 928
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r 929
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r 930
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r 931
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r 932
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r 933
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r 934
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r 935
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r 936
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r 937
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r 938
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r 939
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r 940
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r 941
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r 942
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r 943
#define FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r 944
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST0r 945
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0_INST1r 946
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST0r 947
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1_INST1r 948
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST0r 949
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2_INST1r 950
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST0r 951
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3_INST1r 952
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST0r 953
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4_INST1r 954
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST0r 955
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5_INST1r 956
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST0r 957
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6_INST1r 958
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST0r 959
#define FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7_INST1r 960
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST0r 961
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_0_INST1r 962
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST0r 963
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_1_INST1r 964
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST0r 965
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_2_INST1r 966
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST0r 967
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_3_INST1r 968
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST0r 969
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_4_INST1r 970
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST0r 971
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_5_INST1r 972
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST0r 973
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_6_INST1r 974
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST0r 975
#define FLEX_CTR_EGR_EVICTION_FAIL_POOL_7_INST1r 976
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST0r 977
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0_INST1r 978
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST0r 979
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1_INST1r 980
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST0r 981
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2_INST1r 982
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST0r 983
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3_INST1r 984
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST0r 985
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4_INST1r 986
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST0r 987
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5_INST1r 988
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST0r 989
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6_INST1r 990
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST0r 991
#define FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7_INST1r 992
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST0r 993
#define FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTER_INST1r 994
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST0r 995
#define FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTER_INST1r 996
#define FLEX_CTR_EGR_GROUP_ACTION_0_INST0r 997
#define FLEX_CTR_EGR_GROUP_ACTION_0_INST1r 998
#define FLEX_CTR_EGR_GROUP_ACTION_1_INST0r 999
#define FLEX_CTR_EGR_GROUP_ACTION_1_INST1r 1000
#define FLEX_CTR_EGR_GROUP_ACTION_2_INST0r 1001
#define FLEX_CTR_EGR_GROUP_ACTION_2_INST1r 1002
#define FLEX_CTR_EGR_GROUP_ACTION_3_INST0r 1003
#define FLEX_CTR_EGR_GROUP_ACTION_3_INST1r 1004
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST0r 1005
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0_INST1r 1006
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST0r 1007
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1_INST1r 1008
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST0r 1009
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2_INST1r 1010
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST0r 1011
#define FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3_INST1r 1012
#define FLEX_CTR_EGR_INTR_ENABLEr 1013
#define FLEX_CTR_EGR_INTR_STATUSr 1014
#define FLEX_CTR_EGR_MEM_RST_CTRLr 1015
#define FLEX_CTR_EGR_MEM_RST_STATUSr 1016
#define FLEX_CTR_EGR_MISC_CTRLr 1017
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST0r 1018
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRL_INST1r 1019
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m 1020
#define FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m 1021
#define FLEX_CTR_EGR_RAM_TM_CONTROL_INST0r 1022
#define FLEX_CTR_EGR_RAM_TM_CONTROL_INST1r 1023
#define FLEX_CTR_EGR_SER_FIFOm 1024
#define FLEX_CTR_EGR_SER_FIFO_CTRLr 1025
#define FLEX_CTR_EGR_SER_FIFO_STATUSr 1026
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST0r 1027
#define FLEX_CTR_ING_COUNTER_ACTION_ENABLE_INST1r 1028
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST0m 1029
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_0_INST1m 1030
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST0m 1031
#define FLEX_CTR_ING_COUNTER_ACTION_TABLE_1_INST1m 1032
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST0m 1033
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_0_INST1m 1034
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST0m 1035
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_10_INST1m 1036
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST0m 1037
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_11_INST1m 1038
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST0m 1039
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_1_INST1m 1040
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST0m 1041
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_2_INST1m 1042
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST0m 1043
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_3_INST1m 1044
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST0m 1045
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_4_INST1m 1046
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST0m 1047
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_5_INST1m 1048
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST0m 1049
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_6_INST1m 1050
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST0m 1051
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_7_INST1m 1052
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST0m 1053
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_8_INST1m 1054
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST0m 1055
#define FLEX_CTR_ING_COUNTER_EOP_BUFFER_9_INST1m 1056
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST0m 1057
#define FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLE_INST1m 1058
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST0r 1059
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLE_INST1r 1060
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST0m 1061
#define FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLE_INST1m 1062
#define FLEX_CTR_ING_COUNTER_TABLE_0_INST0m 1063
#define FLEX_CTR_ING_COUNTER_TABLE_0_INST1m 1064
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST0r 1065
#define FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROL_INST1r 1066
#define FLEX_CTR_ING_COUNTER_TABLE_10_INST0m 1067
#define FLEX_CTR_ING_COUNTER_TABLE_10_INST1m 1068
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST0r 1069
#define FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROL_INST1r 1070
#define FLEX_CTR_ING_COUNTER_TABLE_11_INST0m 1071
#define FLEX_CTR_ING_COUNTER_TABLE_11_INST1m 1072
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST0r 1073
#define FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROL_INST1r 1074
#define FLEX_CTR_ING_COUNTER_TABLE_1_INST0m 1075
#define FLEX_CTR_ING_COUNTER_TABLE_1_INST1m 1076
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST0r 1077
#define FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROL_INST1r 1078
#define FLEX_CTR_ING_COUNTER_TABLE_2_INST0m 1079
#define FLEX_CTR_ING_COUNTER_TABLE_2_INST1m 1080
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST0r 1081
#define FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROL_INST1r 1082
#define FLEX_CTR_ING_COUNTER_TABLE_3_INST0m 1083
#define FLEX_CTR_ING_COUNTER_TABLE_3_INST1m 1084
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST0r 1085
#define FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROL_INST1r 1086
#define FLEX_CTR_ING_COUNTER_TABLE_4_INST0m 1087
#define FLEX_CTR_ING_COUNTER_TABLE_4_INST1m 1088
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST0r 1089
#define FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROL_INST1r 1090
#define FLEX_CTR_ING_COUNTER_TABLE_5_INST0m 1091
#define FLEX_CTR_ING_COUNTER_TABLE_5_INST1m 1092
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST0r 1093
#define FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROL_INST1r 1094
#define FLEX_CTR_ING_COUNTER_TABLE_6_INST0m 1095
#define FLEX_CTR_ING_COUNTER_TABLE_6_INST1m 1096
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST0r 1097
#define FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROL_INST1r 1098
#define FLEX_CTR_ING_COUNTER_TABLE_7_INST0m 1099
#define FLEX_CTR_ING_COUNTER_TABLE_7_INST1m 1100
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST0r 1101
#define FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROL_INST1r 1102
#define FLEX_CTR_ING_COUNTER_TABLE_8_INST0m 1103
#define FLEX_CTR_ING_COUNTER_TABLE_8_INST1m 1104
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST0r 1105
#define FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROL_INST1r 1106
#define FLEX_CTR_ING_COUNTER_TABLE_9_INST0m 1107
#define FLEX_CTR_ING_COUNTER_TABLE_9_INST1m 1108
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST0r 1109
#define FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROL_INST1r 1110
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST0r 1111
#define FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVE_INST1r 1112
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST0r 1113
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0_INST1r 1114
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST0r 1115
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10_INST1r 1116
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST0r 1117
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11_INST1r 1118
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST0r 1119
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12_INST1r 1120
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST0r 1121
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13_INST1r 1122
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST0r 1123
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14_INST1r 1124
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST0r 1125
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15_INST1r 1126
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST0r 1127
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16_INST1r 1128
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST0r 1129
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17_INST1r 1130
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST0r 1131
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18_INST1r 1132
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST0r 1133
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19_INST1r 1134
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST0r 1135
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1_INST1r 1136
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST0r 1137
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20_INST1r 1138
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST0r 1139
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21_INST1r 1140
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST0r 1141
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22_INST1r 1142
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST0r 1143
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23_INST1r 1144
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST0r 1145
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24_INST1r 1146
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST0r 1147
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25_INST1r 1148
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST0r 1149
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26_INST1r 1150
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST0r 1151
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27_INST1r 1152
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST0r 1153
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28_INST1r 1154
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST0r 1155
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29_INST1r 1156
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST0r 1157
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2_INST1r 1158
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST0r 1159
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30_INST1r 1160
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST0r 1161
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31_INST1r 1162
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST0r 1163
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3_INST1r 1164
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST0r 1165
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4_INST1r 1166
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST0r 1167
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5_INST1r 1168
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST0r 1169
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6_INST1r 1170
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST0r 1171
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7_INST1r 1172
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST0r 1173
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8_INST1r 1174
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST0r 1175
#define FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9_INST1r 1176
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST0r 1177
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0_INST1r 1178
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST0r 1179
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10_INST1r 1180
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST0r 1181
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11_INST1r 1182
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST0r 1183
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1_INST1r 1184
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST0r 1185
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2_INST1r 1186
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST0r 1187
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3_INST1r 1188
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST0r 1189
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4_INST1r 1190
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST0r 1191
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5_INST1r 1192
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST0r 1193
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6_INST1r 1194
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST0r 1195
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7_INST1r 1196
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST0r 1197
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8_INST1r 1198
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST0r 1199
#define FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9_INST1r 1200
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST0r 1201
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0_INST1r 1202
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST0r 1203
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10_INST1r 1204
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST0r 1205
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11_INST1r 1206
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST0r 1207
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1_INST1r 1208
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST0r 1209
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2_INST1r 1210
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST0r 1211
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3_INST1r 1212
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST0r 1213
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4_INST1r 1214
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST0r 1215
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5_INST1r 1216
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST0r 1217
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6_INST1r 1218
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST0r 1219
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7_INST1r 1220
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST0r 1221
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8_INST1r 1222
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST0r 1223
#define FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9_INST1r 1224
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST0r 1225
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0_INST1r 1226
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST0r 1227
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10_INST1r 1228
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST0r 1229
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11_INST1r 1230
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST0r 1231
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1_INST1r 1232
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST0r 1233
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2_INST1r 1234
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST0r 1235
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3_INST1r 1236
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST0r 1237
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4_INST1r 1238
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST0r 1239
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5_INST1r 1240
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST0r 1241
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6_INST1r 1242
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST0r 1243
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7_INST1r 1244
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST0r 1245
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8_INST1r 1246
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST0r 1247
#define FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9_INST1r 1248
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST0r 1249
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_0_INST1r 1250
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST0r 1251
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_10_INST1r 1252
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST0r 1253
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_11_INST1r 1254
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST0r 1255
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_1_INST1r 1256
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST0r 1257
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_2_INST1r 1258
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST0r 1259
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_3_INST1r 1260
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST0r 1261
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_4_INST1r 1262
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST0r 1263
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_5_INST1r 1264
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST0r 1265
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_6_INST1r 1266
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST0r 1267
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_7_INST1r 1268
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST0r 1269
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_8_INST1r 1270
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST0r 1271
#define FLEX_CTR_ING_EVICTION_CONTROL_POOL_9_INST1r 1272
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST0r 1273
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_0_INST1r 1274
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST0r 1275
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_10_INST1r 1276
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST0r 1277
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_11_INST1r 1278
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST0r 1279
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_1_INST1r 1280
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST0r 1281
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_2_INST1r 1282
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST0r 1283
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_3_INST1r 1284
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST0r 1285
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_4_INST1r 1286
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST0r 1287
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_5_INST1r 1288
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST0r 1289
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_6_INST1r 1290
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST0r 1291
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_7_INST1r 1292
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST0r 1293
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_8_INST1r 1294
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST0r 1295
#define FLEX_CTR_ING_EVICTION_FAIL_POOL_9_INST1r 1296
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST0r 1297
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0_INST1r 1298
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST0r 1299
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10_INST1r 1300
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST0r 1301
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11_INST1r 1302
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST0r 1303
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1_INST1r 1304
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST0r 1305
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2_INST1r 1306
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST0r 1307
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3_INST1r 1308
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST0r 1309
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4_INST1r 1310
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST0r 1311
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5_INST1r 1312
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST0r 1313
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6_INST1r 1314
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST0r 1315
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7_INST1r 1316
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST0r 1317
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8_INST1r 1318
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST0r 1319
#define FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9_INST1r 1320
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST0r 1321
#define FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTER_INST1r 1322
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST0r 1323
#define FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTER_INST1r 1324
#define FLEX_CTR_ING_GROUP_ACTION_0_INST0r 1325
#define FLEX_CTR_ING_GROUP_ACTION_0_INST1r 1326
#define FLEX_CTR_ING_GROUP_ACTION_1_INST0r 1327
#define FLEX_CTR_ING_GROUP_ACTION_1_INST1r 1328
#define FLEX_CTR_ING_GROUP_ACTION_2_INST0r 1329
#define FLEX_CTR_ING_GROUP_ACTION_2_INST1r 1330
#define FLEX_CTR_ING_GROUP_ACTION_3_INST0r 1331
#define FLEX_CTR_ING_GROUP_ACTION_3_INST1r 1332
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST0r 1333
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_0_INST1r 1334
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST0r 1335
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_1_INST1r 1336
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST0r 1337
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_2_INST1r 1338
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST0r 1339
#define FLEX_CTR_ING_GROUP_ACTION_BITMAP_3_INST1r 1340
#define FLEX_CTR_ING_INTR_ENABLEr 1341
#define FLEX_CTR_ING_INTR_STATUSr 1342
#define FLEX_CTR_ING_MEM_RST_CTRLr 1343
#define FLEX_CTR_ING_MEM_RST_STATUSr 1344
#define FLEX_CTR_ING_MISC_CTRLr 1345
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST0r 1346
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRL_INST1r 1347
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST0m 1348
#define FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIG_INST1m 1349
#define FLEX_CTR_ING_RAM_TM_CONTROL_INST0r 1350
#define FLEX_CTR_ING_RAM_TM_CONTROL_INST1r 1351
#define FLEX_CTR_ING_SER_FIFOm 1352
#define FLEX_CTR_ING_SER_FIFO_CTRLr 1353
#define FLEX_CTR_ING_SER_FIFO_STATUSr 1354
#define FLEX_CTR_SBS_CONTROLr 1355
#define FLOW_COUNT_CONTROL_0r 1356
#define FLOW_COUNT_CONTROL_1r 1357
#define FLOW_COUNT_PORT_CONTEXTm 1358
#define FP_TMr 1359
#define FP_UDF_OFFSETm 1360
#define FP_UDF_TCAMm 1361
#define FROM_REMOTE_CPU_DA0r 1362
#define FROM_REMOTE_CPU_DA1r 1363
#define FROM_REMOTE_CPU_DAr 1364
#define FROM_REMOTE_CPU_ETHERTYPEr 1365
#define FROM_REMOTE_CPU_SIGNATUREr 1366
#define GLOBAL_MPLS_RANGE_1_LOWERr 1367
#define GLOBAL_MPLS_RANGE_1_UPPERr 1368
#define GLOBAL_MPLS_RANGE_2_LOWERr 1369
#define GLOBAL_MPLS_RANGE_2_UPPERr 1370
#define GLOBAL_MPLS_RANGE_LOWERr 1371
#define GLOBAL_MPLS_RANGE_UPPERr 1372
#define GTP_PORT_TABLEm 1373
#define HASH_CONTROLr 1374
#define IADAPT_HW_CONFIGr 1375
#define ICMP_ERROR_TYPEr 1376
#define IDB_CA0_BUFFER_CONFIGr 1377
#define IDB_CA0_CONTROLr 1378
#define IDB_CA0_CT_CONTROLr 1379
#define IDB_CA0_DBG_Ar 1380
#define IDB_CA0_DBG_Br 1381
#define IDB_CA0_HW_STATUSr 1382
#define IDB_CA0_HW_STATUS_1r 1383
#define IDB_CA0_HW_STATUS_2r 1384
#define IDB_CA0_SER_CONTROLr 1385
#define IDB_CA1_BUFFER_CONFIGr 1386
#define IDB_CA1_CONTROLr 1387
#define IDB_CA1_CT_CONTROLr 1388
#define IDB_CA1_DBG_Ar 1389
#define IDB_CA1_DBG_Br 1390
#define IDB_CA1_HW_STATUSr 1391
#define IDB_CA1_HW_STATUS_1r 1392
#define IDB_CA1_HW_STATUS_2r 1393
#define IDB_CA1_SER_CONTROLr 1394
#define IDB_CA2_BUFFER_CONFIGr 1395
#define IDB_CA2_CONTROLr 1396
#define IDB_CA2_CT_CONTROLr 1397
#define IDB_CA2_DBG_Ar 1398
#define IDB_CA2_DBG_Br 1399
#define IDB_CA2_HW_STATUSr 1400
#define IDB_CA2_HW_STATUS_1r 1401
#define IDB_CA2_HW_STATUS_2r 1402
#define IDB_CA2_SER_CONTROLr 1403
#define IDB_CA3_BUFFER_CONFIGr 1404
#define IDB_CA3_CONTROLr 1405
#define IDB_CA3_CT_CONTROLr 1406
#define IDB_CA3_DBG_Ar 1407
#define IDB_CA3_DBG_Br 1408
#define IDB_CA3_HW_STATUSr 1409
#define IDB_CA3_HW_STATUS_1r 1410
#define IDB_CA3_HW_STATUS_2r 1411
#define IDB_CA3_SER_CONTROLr 1412
#define IDB_CA_AUX_BUFFER_CONFIGr 1413
#define IDB_CA_AUX_CONTROLr 1414
#define IDB_CA_AUX_ECC_STATUSr 1415
#define IDB_CA_AUX_HW_STATUSr 1416
#define IDB_CA_AUX_SER_CONTROLr 1417
#define IDB_CA_CONTROL_1r 1418
#define IDB_CA_CONTROL_2r 1419
#define IDB_CA_ECC_STATUSr 1420
#define IDB_CA_RAM_CONTROLr 1421
#define IDB_DBG_Br 1422
#define IDB_INTR_ENABLEr 1423
#define IDB_INTR_STATUSr 1424
#define IDB_NULL_SLOT_PORT_NUMr 1425
#define IDB_OBM0_BUFFER_CONFIGr 1426
#define IDB_OBM0_CONTROLr 1427
#define IDB_OBM0_CTRL_ECC_STATUSr 1428
#define IDB_OBM0_CT_THRESHOLDr 1429
#define IDB_OBM0_DATA_ECC_STATUSr 1430
#define IDB_OBM0_DBG_Ar 1431
#define IDB_OBM0_DBG_Br 1432
#define IDB_OBM0_DSCP_MAP_PORT0m 1433
#define IDB_OBM0_DSCP_MAP_PORT1m 1434
#define IDB_OBM0_DSCP_MAP_PORT2m 1435
#define IDB_OBM0_DSCP_MAP_PORT3m 1436
#define IDB_OBM0_ETAG_MAP_PORT0m 1437
#define IDB_OBM0_ETAG_MAP_PORT1m 1438
#define IDB_OBM0_ETAG_MAP_PORT2m 1439
#define IDB_OBM0_ETAG_MAP_PORT3m 1440
#define IDB_OBM0_FC_THRESHOLDr 1441
#define IDB_OBM0_FC_THRESHOLD_1r 1442
#define IDB_OBM0_FLOW_CONTROL_CONFIGr 1443
#define IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr 1444
#define IDB_OBM0_GSH_ETHERTYPEr 1445
#define IDB_OBM0_HW_STATUSr 1446
#define IDB_OBM0_INNER_TPIDr 1447
#define IDB_OBM0_IOM_STATS_WINDOW_RESULTSm 1448
#define IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr 1449
#define IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr 1450
#define IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr 1451
#define IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr 1452
#define IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr 1453
#define IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr 1454
#define IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr 1455
#define IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr 1456
#define IDB_OBM0_MAX_USAGEr 1457
#define IDB_OBM0_MAX_USAGE_1r 1458
#define IDB_OBM0_MAX_USAGE_SELECTr 1459
#define IDB_OBM0_MONITOR_STATS_CONFIGr 1460
#define IDB_OBM0_NIV_ETHERTYPEr 1461
#define IDB_OBM0_OPAQUE_TAG_CONFIGr 1462
#define IDB_OBM0_OPAQUE_TAG_CONFIG_0r 1463
#define IDB_OBM0_OPAQUE_TAG_CONFIG_1r 1464
#define IDB_OBM0_OUTER_TPIDr 1465
#define IDB_OBM0_OUTER_TPID_0r 1466
#define IDB_OBM0_OUTER_TPID_1r 1467
#define IDB_OBM0_OUTER_TPID_2r 1468
#define IDB_OBM0_OUTER_TPID_3r 1469
#define IDB_OBM0_OVERSUB_MON_ECC_STATUSr 1470
#define IDB_OBM0_PE_ETHERTYPEr 1471
#define IDB_OBM0_PORT_CONFIGr 1472
#define IDB_OBM0_PRI_MAP_PORT0m 1473
#define IDB_OBM0_PRI_MAP_PORT1m 1474
#define IDB_OBM0_PRI_MAP_PORT2m 1475
#define IDB_OBM0_PRI_MAP_PORT3m 1476
#define IDB_OBM0_PROTOCOL_CONTROL_0r 1477
#define IDB_OBM0_PROTOCOL_CONTROL_1r 1478
#define IDB_OBM0_PROTOCOL_CONTROL_2r 1479
#define IDB_OBM0_RAM_CONTROLr 1480
#define IDB_OBM0_SER_CONTROLr 1481
#define IDB_OBM0_SHARED_CONFIGr 1482
#define IDB_OBM0_TC_MAP_PORT0m 1483
#define IDB_OBM0_TC_MAP_PORT1m 1484
#define IDB_OBM0_TC_MAP_PORT2m 1485
#define IDB_OBM0_TC_MAP_PORT3m 1486
#define IDB_OBM0_TDMr 1487
#define IDB_OBM0_THRESHOLDr 1488
#define IDB_OBM0_THRESHOLD_1r 1489
#define IDB_OBM0_USAGEr 1490
#define IDB_OBM0_USAGE_1r 1491
#define IDB_OBM1_BUFFER_CONFIGr 1492
#define IDB_OBM1_CONTROLr 1493
#define IDB_OBM1_CTRL_ECC_STATUSr 1494
#define IDB_OBM1_CT_THRESHOLDr 1495
#define IDB_OBM1_DATA_ECC_STATUSr 1496
#define IDB_OBM1_DBG_Ar 1497
#define IDB_OBM1_DBG_Br 1498
#define IDB_OBM1_DSCP_MAP_PORT0m 1499
#define IDB_OBM1_DSCP_MAP_PORT1m 1500
#define IDB_OBM1_DSCP_MAP_PORT2m 1501
#define IDB_OBM1_DSCP_MAP_PORT3m 1502
#define IDB_OBM1_ETAG_MAP_PORT0m 1503
#define IDB_OBM1_ETAG_MAP_PORT1m 1504
#define IDB_OBM1_ETAG_MAP_PORT2m 1505
#define IDB_OBM1_ETAG_MAP_PORT3m 1506
#define IDB_OBM1_FC_THRESHOLDr 1507
#define IDB_OBM1_FC_THRESHOLD_1r 1508
#define IDB_OBM1_FLOW_CONTROL_CONFIGr 1509
#define IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr 1510
#define IDB_OBM1_GSH_ETHERTYPEr 1511
#define IDB_OBM1_HW_STATUSr 1512
#define IDB_OBM1_INNER_TPIDr 1513
#define IDB_OBM1_IOM_STATS_WINDOW_RESULTSm 1514
#define IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr 1515
#define IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr 1516
#define IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr 1517
#define IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr 1518
#define IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr 1519
#define IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr 1520
#define IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr 1521
#define IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr 1522
#define IDB_OBM1_MAX_USAGEr 1523
#define IDB_OBM1_MAX_USAGE_1r 1524
#define IDB_OBM1_MAX_USAGE_SELECTr 1525
#define IDB_OBM1_MONITOR_STATS_CONFIGr 1526
#define IDB_OBM1_NIV_ETHERTYPEr 1527
#define IDB_OBM1_OPAQUE_TAG_CONFIGr 1528
#define IDB_OBM1_OPAQUE_TAG_CONFIG_0r 1529
#define IDB_OBM1_OPAQUE_TAG_CONFIG_1r 1530
#define IDB_OBM1_OUTER_TPIDr 1531
#define IDB_OBM1_OUTER_TPID_0r 1532
#define IDB_OBM1_OUTER_TPID_1r 1533
#define IDB_OBM1_OUTER_TPID_2r 1534
#define IDB_OBM1_OUTER_TPID_3r 1535
#define IDB_OBM1_OVERSUB_MON_ECC_STATUSr 1536
#define IDB_OBM1_PE_ETHERTYPEr 1537
#define IDB_OBM1_PORT_CONFIGr 1538
#define IDB_OBM1_PRI_MAP_PORT0m 1539
#define IDB_OBM1_PRI_MAP_PORT1m 1540
#define IDB_OBM1_PRI_MAP_PORT2m 1541
#define IDB_OBM1_PRI_MAP_PORT3m 1542
#define IDB_OBM1_PROTOCOL_CONTROL_0r 1543
#define IDB_OBM1_PROTOCOL_CONTROL_1r 1544
#define IDB_OBM1_PROTOCOL_CONTROL_2r 1545
#define IDB_OBM1_RAM_CONTROLr 1546
#define IDB_OBM1_SER_CONTROLr 1547
#define IDB_OBM1_SHARED_CONFIGr 1548
#define IDB_OBM1_TC_MAP_PORT0m 1549
#define IDB_OBM1_TC_MAP_PORT1m 1550
#define IDB_OBM1_TC_MAP_PORT2m 1551
#define IDB_OBM1_TC_MAP_PORT3m 1552
#define IDB_OBM1_TDMr 1553
#define IDB_OBM1_THRESHOLDr 1554
#define IDB_OBM1_THRESHOLD_1r 1555
#define IDB_OBM1_USAGEr 1556
#define IDB_OBM1_USAGE_1r 1557
#define IDB_OBM2_BUFFER_CONFIGr 1558
#define IDB_OBM2_CONTROLr 1559
#define IDB_OBM2_CTRL_ECC_STATUSr 1560
#define IDB_OBM2_CT_THRESHOLDr 1561
#define IDB_OBM2_DATA_ECC_STATUSr 1562
#define IDB_OBM2_DBG_Ar 1563
#define IDB_OBM2_DBG_Br 1564
#define IDB_OBM2_DSCP_MAP_PORT0m 1565
#define IDB_OBM2_DSCP_MAP_PORT1m 1566
#define IDB_OBM2_DSCP_MAP_PORT2m 1567
#define IDB_OBM2_DSCP_MAP_PORT3m 1568
#define IDB_OBM2_ETAG_MAP_PORT0m 1569
#define IDB_OBM2_ETAG_MAP_PORT1m 1570
#define IDB_OBM2_ETAG_MAP_PORT2m 1571
#define IDB_OBM2_ETAG_MAP_PORT3m 1572
#define IDB_OBM2_FC_THRESHOLDr 1573
#define IDB_OBM2_FC_THRESHOLD_1r 1574
#define IDB_OBM2_FLOW_CONTROL_CONFIGr 1575
#define IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr 1576
#define IDB_OBM2_GSH_ETHERTYPEr 1577
#define IDB_OBM2_HW_STATUSr 1578
#define IDB_OBM2_INNER_TPIDr 1579
#define IDB_OBM2_IOM_STATS_WINDOW_RESULTSm 1580
#define IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr 1581
#define IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr 1582
#define IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr 1583
#define IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr 1584
#define IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr 1585
#define IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr 1586
#define IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr 1587
#define IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr 1588
#define IDB_OBM2_MAX_USAGEr 1589
#define IDB_OBM2_MAX_USAGE_1r 1590
#define IDB_OBM2_MAX_USAGE_SELECTr 1591
#define IDB_OBM2_MONITOR_STATS_CONFIGr 1592
#define IDB_OBM2_NIV_ETHERTYPEr 1593
#define IDB_OBM2_OPAQUE_TAG_CONFIGr 1594
#define IDB_OBM2_OPAQUE_TAG_CONFIG_0r 1595
#define IDB_OBM2_OPAQUE_TAG_CONFIG_1r 1596
#define IDB_OBM2_OUTER_TPIDr 1597
#define IDB_OBM2_OUTER_TPID_0r 1598
#define IDB_OBM2_OUTER_TPID_1r 1599
#define IDB_OBM2_OUTER_TPID_2r 1600
#define IDB_OBM2_OUTER_TPID_3r 1601
#define IDB_OBM2_OVERSUB_MON_ECC_STATUSr 1602
#define IDB_OBM2_PE_ETHERTYPEr 1603
#define IDB_OBM2_PORT_CONFIGr 1604
#define IDB_OBM2_PRI_MAP_PORT0m 1605
#define IDB_OBM2_PRI_MAP_PORT1m 1606
#define IDB_OBM2_PRI_MAP_PORT2m 1607
#define IDB_OBM2_PRI_MAP_PORT3m 1608
#define IDB_OBM2_PROTOCOL_CONTROL_0r 1609
#define IDB_OBM2_PROTOCOL_CONTROL_1r 1610
#define IDB_OBM2_PROTOCOL_CONTROL_2r 1611
#define IDB_OBM2_RAM_CONTROLr 1612
#define IDB_OBM2_SER_CONTROLr 1613
#define IDB_OBM2_SHARED_CONFIGr 1614
#define IDB_OBM2_TC_MAP_PORT0m 1615
#define IDB_OBM2_TC_MAP_PORT1m 1616
#define IDB_OBM2_TC_MAP_PORT2m 1617
#define IDB_OBM2_TC_MAP_PORT3m 1618
#define IDB_OBM2_TDMr 1619
#define IDB_OBM2_THRESHOLDr 1620
#define IDB_OBM2_THRESHOLD_1r 1621
#define IDB_OBM2_USAGEr 1622
#define IDB_OBM2_USAGE_1r 1623
#define IDB_OBM3_BUFFER_CONFIGr 1624
#define IDB_OBM3_CONTROLr 1625
#define IDB_OBM3_CTRL_ECC_STATUSr 1626
#define IDB_OBM3_CT_THRESHOLDr 1627
#define IDB_OBM3_DATA_ECC_STATUSr 1628
#define IDB_OBM3_DBG_Ar 1629
#define IDB_OBM3_DBG_Br 1630
#define IDB_OBM3_DSCP_MAP_PORT0m 1631
#define IDB_OBM3_DSCP_MAP_PORT1m 1632
#define IDB_OBM3_DSCP_MAP_PORT2m 1633
#define IDB_OBM3_DSCP_MAP_PORT3m 1634
#define IDB_OBM3_ETAG_MAP_PORT0m 1635
#define IDB_OBM3_ETAG_MAP_PORT1m 1636
#define IDB_OBM3_ETAG_MAP_PORT2m 1637
#define IDB_OBM3_ETAG_MAP_PORT3m 1638
#define IDB_OBM3_FC_THRESHOLDr 1639
#define IDB_OBM3_FC_THRESHOLD_1r 1640
#define IDB_OBM3_FLOW_CONTROL_CONFIGr 1641
#define IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr 1642
#define IDB_OBM3_GSH_ETHERTYPEr 1643
#define IDB_OBM3_HW_STATUSr 1644
#define IDB_OBM3_INNER_TPIDr 1645
#define IDB_OBM3_IOM_STATS_WINDOW_RESULTSm 1646
#define IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr 1647
#define IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr 1648
#define IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr 1649
#define IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr 1650
#define IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr 1651
#define IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr 1652
#define IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr 1653
#define IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr 1654
#define IDB_OBM3_MAX_USAGEr 1655
#define IDB_OBM3_MAX_USAGE_1r 1656
#define IDB_OBM3_MAX_USAGE_SELECTr 1657
#define IDB_OBM3_MONITOR_STATS_CONFIGr 1658
#define IDB_OBM3_NIV_ETHERTYPEr 1659
#define IDB_OBM3_OPAQUE_TAG_CONFIGr 1660
#define IDB_OBM3_OPAQUE_TAG_CONFIG_0r 1661
#define IDB_OBM3_OPAQUE_TAG_CONFIG_1r 1662
#define IDB_OBM3_OUTER_TPIDr 1663
#define IDB_OBM3_OUTER_TPID_0r 1664
#define IDB_OBM3_OUTER_TPID_1r 1665
#define IDB_OBM3_OUTER_TPID_2r 1666
#define IDB_OBM3_OUTER_TPID_3r 1667
#define IDB_OBM3_OVERSUB_MON_ECC_STATUSr 1668
#define IDB_OBM3_PE_ETHERTYPEr 1669
#define IDB_OBM3_PORT_CONFIGr 1670
#define IDB_OBM3_PRI_MAP_PORT0m 1671
#define IDB_OBM3_PRI_MAP_PORT1m 1672
#define IDB_OBM3_PRI_MAP_PORT2m 1673
#define IDB_OBM3_PRI_MAP_PORT3m 1674
#define IDB_OBM3_PROTOCOL_CONTROL_0r 1675
#define IDB_OBM3_PROTOCOL_CONTROL_1r 1676
#define IDB_OBM3_PROTOCOL_CONTROL_2r 1677
#define IDB_OBM3_RAM_CONTROLr 1678
#define IDB_OBM3_SER_CONTROLr 1679
#define IDB_OBM3_SHARED_CONFIGr 1680
#define IDB_OBM3_TC_MAP_PORT0m 1681
#define IDB_OBM3_TC_MAP_PORT1m 1682
#define IDB_OBM3_TC_MAP_PORT2m 1683
#define IDB_OBM3_TC_MAP_PORT3m 1684
#define IDB_OBM3_TDMr 1685
#define IDB_OBM3_THRESHOLDr 1686
#define IDB_OBM3_THRESHOLD_1r 1687
#define IDB_OBM3_USAGEr 1688
#define IDB_OBM3_USAGE_1r 1689
#define IDB_OBM_MONITOR_CONFIGr 1690
#define IDB_PA_RESET_CONTROLr 1691
#define IDB_PFC_MON_CONFIGr 1692
#define IDB_PFC_MON_ECC_STATUSr 1693
#define IDB_PFC_MON_INITr 1694
#define IDB_PFC_MON_SER_CONTROLr 1695
#define IFA_DETECT_CONFIG_0r 1696
#define IFA_HDR_CONFIGr 1697
#define IFP_AND_REDIRECTION_PROFILEm 1698
#define IFP_CAM_DBGCTRLr 1699
#define IFP_CONFIGr 1700
#define IFP_COS_MAPm 1701
#define IFP_DROP_VECTOR_MASKm 1702
#define IFP_ECMP_HASH_CONTROLr 1703
#define IFP_EGRESS_PORT_CHECK_FOR_DROPm 1704
#define IFP_EGRESS_PORT_CHECK_FOR_REDIRECTm 1705
#define IFP_HW_CONFIGr 1706
#define IFP_I2E_CLASSID_SELECTm 1707
#define IFP_KEY_GEN_PROGRAM_PROFILE2m 1708
#define IFP_KEY_GEN_PROGRAM_PROFILEm 1709
#define IFP_KEY_GEN_PROGRAM_PROFILE_ISDWm 1710
#define IFP_LOGICAL_TABLE_ACTION_PRIORITYm 1711
#define IFP_LOGICAL_TABLE_CONFIGr 1712
#define IFP_LOGICAL_TABLE_SELECTm 1713
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_1_64r 1714
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIG_64r 1715
#define IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr 1716
#define IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr 1717
#define IFP_LOGICAL_TABLE_SELECT_CONFIGr 1718
#define IFP_LOGICAL_TABLE_SELECT_DATA_CTRLr 1719
#define IFP_LOGICAL_TABLE_SELECT_DATA_ONLYm 1720
#define IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYm 1721
#define IFP_LOGICAL_TABLE_SELECT_TMr 1722
#define IFP_METER_CONTROLr 1723
#define IFP_METER_TABLE_INST0m 1724
#define IFP_METER_TABLE_INST1m 1725
#define IFP_OR_REDIRECTION_PROFILEm 1726
#define IFP_PARITY_CONTROLr 1727
#define IFP_POLICY_TABLEm 1728
#define IFP_PORT_METER_MAPm 1729
#define IFP_RANGE_CHECKm 1730
#define IFP_RANGE_CHECK_MASK_Am 1731
#define IFP_RANGE_CHECK_MASK_Bm 1732
#define IFP_REFRESH_CONFIGr 1733
#define IFP_SLICE_METER_MAP_ENABLEr 1734
#define IFP_SPARE_DEBUGr 1735
#define IFP_TCAMm 1736
#define IFP_TCAM_POOL0_BIST_STATUSr 1737
#define IFP_TCAM_POOL0_CAM_BIST_CONFIG_1_64r 1738
#define IFP_TCAM_POOL0_CAM_BIST_CONFIG_64r 1739
#define IFP_TCAM_POOL1_BIST_STATUSr 1740
#define IFP_TCAM_POOL1_CAM_BIST_CONFIG_1_64r 1741
#define IFP_TCAM_POOL1_CAM_BIST_CONFIG_64r 1742
#define IFP_TCAM_POOL2_BIST_STATUSr 1743
#define IFP_TCAM_POOL2_CAM_BIST_CONFIG_1_64r 1744
#define IFP_TCAM_POOL2_CAM_BIST_CONFIG_64r 1745
#define IFWD1_EN_COR_ERR_RPTr 1746
#define IFWD1_HW_CONFIGr 1747
#define IFWD1_RAM_DBGCTRL_0_64r 1748
#define IFWD1_SER_CONTROLr 1749
#define IFWD2_HW_CONFIGr 1750
#define IGMP_MLD_PKT_CONTROLr 1751
#define ILPM_SER_CONTROLr 1752
#define IMRP4_64r 1753
#define IMRP6_64r 1754
#define ING_1588_INGRESS_CTRLm 1755
#define ING_1588_PARSING_CONTROLr 1756
#define ING_CONFIG_64r 1757
#define ING_DEST_PORT_ENABLEm 1758
#define ING_DII_AUX_ARB_CONTROLr 1759
#define ING_DII_DEBUG_CONFIGr 1760
#define ING_DII_DPP_CTRLr 1761
#define ING_DII_ECC_CONTROLr 1762
#define ING_DII_EVENT_FIFO_STATUSr 1763
#define ING_DII_EVENT_FIFO_STATUS_1r 1764
#define ING_DII_HW_RESET_CONTROL_0r 1765
#define ING_DII_HW_STATUSr 1766
#define ING_DII_INTR_ENABLEr 1767
#define ING_DII_INTR_STATUSr 1768
#define ING_DII_NULL_SLOT_CFGr 1769
#define ING_DII_Q_BEGINr 1770
#define ING_DII_RAM_CONTROLr 1771
#define ING_DII_SER_CONTROL_0r 1772
#define ING_DII_SER_CONTROL_1r 1773
#define ING_DII_SER_SCAN_CONFIGr 1774
#define ING_DII_SER_SCAN_STATUSr 1775
#define ING_DOI_EVENT_FIFO_STATUSr 1776
#define ING_DOI_HW_STATUSr 1777
#define ING_DOI_INTR_ENABLEr 1778
#define ING_DOI_INTR_STATUSr 1779
#define ING_DOI_RAM_CONTROLr 1780
#define ING_DOI_SER_CONTROLr 1781
#define ING_DOI_SER_FIFOm 1782
#define ING_DOI_SER_FIFO_CTRLr 1783
#define ING_DOI_SER_FIFO_STATUSr 1784
#define ING_DOI_SER_STATUSr 1785
#define ING_ECN_COUNTER_64r 1786
#define ING_EGRMSKBMAPm 1787
#define ING_EN_EFILTER_BITMAPm 1788
#define ING_EVENT_DEBUGr 1789
#define ING_EVENT_DEBUG_2r 1790
#define ING_EVENT_DEBUG_3r 1791
#define ING_EVENT_DEBUG_4r 1792
#define ING_EVENT_MASK_0m 1793
#define ING_EVENT_MASK_1m 1794
#define ING_EVENT_MASK_2m 1795
#define ING_EVENT_MASK_3m 1796
#define ING_EVENT_MASK_4m 1797
#define ING_EVENT_MASK_5m 1798
#define ING_EVENT_MASK_6m 1799
#define ING_EVENT_MASK_7m 1800
#define ING_EXP_TO_IP_ECN_MAPPINGm 1801
#define ING_FLEX_CTR_OFFSET_TABLE_0_INST0m 1802
#define ING_FLEX_CTR_OFFSET_TABLE_0_INST1m 1803
#define ING_FLEX_CTR_OFFSET_TABLE_1_INST0m 1804
#define ING_FLEX_CTR_OFFSET_TABLE_1_INST1m 1805
#define ING_FLEX_CTR_OFFSET_TABLE_2_INST0m 1806
#define ING_FLEX_CTR_OFFSET_TABLE_2_INST1m 1807
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST0r 1808
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0_INST1r 1809
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST0r 1810
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1_INST1r 1811
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST0r 1812
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2_INST1r 1813
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST0r 1814
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0_INST1r 1815
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST0r 1816
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1_INST1r 1817
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST0r 1818
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2_INST1r 1819
#define ING_GSH_ETHERTYPEr 1820
#define ING_GTP_CONTROLr 1821
#define ING_HASH_CONFIG_0r 1822
#define ING_IDB_TO_DEVICE_PORT_MAPm 1823
#define ING_IPV6_MC_RESERVED_ADDRESSm 1824
#define ING_L2_TUNNEL_PARSE_CONTROLr 1825
#define ING_L3_NEXT_HOPm 1826
#define ING_L3_NEXT_HOP_BANK_CONFIGr 1827
#define ING_MIRROR_COS_CONTROLr 1828
#define ING_MIRROR_EVENT_PROFILEm 1829
#define ING_MIRROR_EVENT_PROFILE_DATA_ONLYm 1830
#define ING_MIRROR_EVENT_PROFILE_ONLYm 1831
#define ING_MIRROR_ON_DROP_CONFIGr 1832
#define ING_MIRROR_SESSIONm 1833
#define ING_MISC_CONFIG2r 1834
#define ING_MISC_CONFIGr 1835
#define ING_MPLS_EXP_MAPPINGm 1836
#define ING_OUTER_DOT1P_MAPPING_TABLEm 1837
#define ING_OUTER_TPIDr 1838
#define ING_OUTER_TPID_0r 1839
#define ING_OUTER_TPID_1r 1840
#define ING_OUTER_TPID_2r 1841
#define ING_OUTER_TPID_3r 1842
#define ING_PHY_TO_IDB_PORT_MAPm 1843
#define ING_PRI_CNG_MAPm 1844
#define ING_PROC_CONTROLr 1845
#define ING_SCTP_CONTROLr 1846
#define ING_SER_FIFOm 1847
#define ING_SER_FIFO_CTRLr 1848
#define ING_SRV6_CONTROLr 1849
#define ING_SRV6_CONTROL_1r 1850
#define ING_SRV6_CONTROL_2r 1851
#define ING_SRV6_CONTROL_3r 1852
#define ING_TUNNEL_ECN_DECAPm 1853
#define ING_TUNNEL_ECN_DECAP_2m 1854
#define ING_UNTAGGED_PHBm 1855
#define ING_VLAN_TAG_ACTION_PROFILEm 1856
#define ING_WESP_PROTO_CONTROLr 1857
#define INNER_L2_OPAQUE_TAG_CONFIGr 1858
#define INNER_L2_OUTER_TPIDr 1859
#define INNER_L2_OUTER_TPID_0r 1860
#define INNER_L2_OUTER_TPID_1r 1861
#define INNER_L2_OUTER_TPID_2r 1862
#define INNER_L2_OUTER_TPID_3r 1863
#define INSTRUMENTATION_TRIGGERS_ENABLEm 1864
#define INSTRUMENT_CPU_COS_CONFIGr 1865
#define INTR_CONFIG_MASKr 1866
#define INTR_CONFIG_MASK_0r 1867
#define INTR_CONFIG_MASK_1r 1868
#define INTR_CONFIG_MASK_2r 1869
#define INTR_CONFIG_MASK_3r 1870
#define INTR_CONFIG_MASK_4r 1871
#define INTR_CONFIG_MASK_5r 1872
#define INTR_CONFIG_MASK_6r 1873
#define INTR_CONFIG_MASK_7r 1874
#define INT_CN_TO_MMUIF_MAPPINGm 1875
#define INT_DP_DETECT_CONFIG_0r 1876
#define INT_DP_DETECT_CONFIG_1r 1877
#define INT_DP_DETECT_CONFIG_2r 1878
#define INT_PROCESS_CONFIGr 1879
#define INT_TURNAROUND_EN_BMAPm 1880
#define IOAM_DETECT_CONFIG_0r 1881
#define IP4_INTR_ENABLEr 1882
#define IP4_INTR_STATUSr 1883
#define IPARS_HW_CONFIGr 1884
#define IPEP_COMMON_INTR_STATUSr 1885
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm 1886
#define IPV6_MIN_FRAG_SIZEr 1887
#define IP_DPR_LATENCY_CONFIGr 1888
#define IP_DPR_LATENCY_CONFIG_WR_ENr 1889
#define IP_OPTION_CONTROL_PROFILE_TABLEm 1890
#define IP_PROTO_MAPm 1891
#define IP_TO_CMIC_INTR_ENABLEr 1892
#define IP_TO_CMIC_INTR_STATUSr 1893
#define IP_TO_INT_CN_MAPPING_1m 1894
#define IP_TO_INT_CN_MAPPING_2m 1895
#define IP_TO_INT_CN_MAPPING_PROFILE_SELECT_1m 1896
#define IP_TO_INT_CN_MAPPING_PROFILE_SELECT_2m 1897
#define IRSEL_EN_COR_ERR_RPTr 1898
#define IRSEL_HW_CONFIGr 1899
#define IRSEL_SER_CONTROLr 1900
#define ISW_ECC_ENr 1901
#define ISW_EN_COR_ERR_RPTr 1902
#define ISW_HW_CONFIGr 1903
#define ISW_RAM_CONTROLr 1904
#define ISW_SER_CONTROLr 1905
#define IS_CAL_CONFIGr 1906
#define IS_CBMG_VALUEr 1907
#define IS_CMIC_RESERVEDr 1908
#define IS_CPU_MGMT_LB_RATIOSr 1909
#define IS_FEATURE_CTRLr 1910
#define IS_MAX_SPACINGr 1911
#define IS_MIN_CELL_SPACINGr 1912
#define IS_MIN_CELL_SPACING_EOP_TO_SOPr 1913
#define IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 1914
#define IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 1915
#define IS_PKSCH_CAL_CONFIGr 1916
#define IS_PKSCH_CPU_MGMT_LB_RATIOSr 1917
#define IS_PKSCH_CREDIT_STSr 1918
#define IS_PKSCH_PKT_CREDITS_PER_PIPEr 1919
#define IS_PKSCH_PKT_CREDITS_PER_PORTr 1920
#define IS_URG_CELL_SPACINGr 1921
#define I_MIRROR_CONTROLm 1922
#define KNOWN_MCAST_BLOCK_MASKm 1923
#define L2GRE_CONTROLr 1924
#define L2MCm 1925
#define L2_ENTRY_ACTION_TABLE_Am 1926
#define L2_ENTRY_ACTION_TABLE_Bm 1927
#define L2_ENTRY_ECCm 1928
#define L2_ENTRY_HASH_CONTROLm 1929
#define L2_ENTRY_HT_DEBUG_CMDm 1930
#define L2_ENTRY_HT_DEBUG_KEYm 1931
#define L2_ENTRY_HT_DEBUG_RESULTm 1932
#define L2_ENTRY_KEY_ATTRIBUTESm 1933
#define L2_ENTRY_KEY_BUFFER_0m 1934
#define L2_ENTRY_KEY_BUFFER_1m 1935
#define L2_ENTRY_REMAP_TABLE_Am 1936
#define L2_ENTRY_REMAP_TABLE_Bm 1937
#define L2_ENTRY_SINGLEm 1938
#define L2_ENTRY_UFT_ECCm 1939
#define L2_ENTRY_UFT_SINGLEm 1940
#define L2_HITDA_ONLYm 1941
#define L2_HITDA_UFTm 1942
#define L2_HITSA_ONLYm 1943
#define L2_HITSA_UFTm 1944
#define L2_LEARN_CACHEm 1945
#define L2_LEARN_CACHE_QUADm 1946
#define L2_LEARN_CACHE_STATUSr 1947
#define L2_LEARN_COPY_CACHE_CTRLr 1948
#define L2_USER_ENTRYm 1949
#define L2_USER_ENTRY_CAM_BIST_CONFIG_1_64r 1950
#define L2_USER_ENTRY_CAM_BIST_CONFIG_64r 1951
#define L2_USER_ENTRY_CAM_BIST_STATUSr 1952
#define L2_USER_ENTRY_CAM_DBGCTRLr 1953
#define L2_USER_ENTRY_DATA_ONLYm 1954
#define L2_USER_ENTRY_ONLYm 1955
#define L3_DEFIP_ALPM_LEVEL2m 1956
#define L3_DEFIP_ALPM_LEVEL2_ECCm 1957
#define L3_DEFIP_ALPM_LEVEL2_HIT_ONLYm 1958
#define L3_DEFIP_ALPM_LEVEL2_SINGLEm 1959
#define L3_DEFIP_ALPM_LEVEL3m 1960
#define L3_DEFIP_ALPM_LEVEL3_ECCm 1961
#define L3_DEFIP_ALPM_LEVEL3_HIT_ONLYm 1962
#define L3_DEFIP_ALPM_LEVEL3_SINGLEm 1963
#define L3_DEFIP_CAM_BIST_CONFIG_1_64r 1964
#define L3_DEFIP_CAM_BIST_CONFIG_64r 1965
#define L3_DEFIP_CAM_BIST_STATUSr 1966
#define L3_DEFIP_CAM_DBGCTRLr 1967
#define L3_DEFIP_DATA_LEVEL1m 1968
#define L3_DEFIP_DATA_LEVEL1_WIDEm 1969
#define L3_DEFIP_LEVEL1m 1970
#define L3_DEFIP_LEVEL1_HIT_ONLYm 1971
#define L3_DEFIP_LEVEL1_WIDEm 1972
#define L3_DEFIP_NEW_CAM_BIST_CONFIG_1_64r 1973
#define L3_DEFIP_NEW_CAM_BIST_CONFIG_64r 1974
#define L3_DEFIP_NEW_CAM_BIST_STATUSr 1975
#define L3_DEFIP_PAIR_LEVEL1m 1976
#define L3_DEFIP_PAIR_LEVEL1_WIDEm 1977
#define L3_DEFIP_TCAM_LEVEL1m 1978
#define L3_DEFIP_TCAM_LEVEL1_WIDEm 1979
#define L3_DEFIP_WIDE_CAM_BIST_CONFIG_1_64r 1980
#define L3_DEFIP_WIDE_CAM_BIST_CONFIG_64r 1981
#define L3_DEFIP_WIDE_CAM_BIST_STATUSr 1982
#define L3_ECMPm 1983
#define L3_ECMP_BANK_CONFIGr 1984
#define L3_ECMP_COUNTm 1985
#define L3_ECMP_GROUP_FLEX_CTR_CONTROLr 1986
#define L3_ECMP_GROUP_HIERARCHICALm 1987
#define L3_ECMP_GROUP_HIERARCHICAL_FLEX_CTR_CONTROLr 1988
#define L3_IIFm 1989
#define L3_IIF_PROFILEm 1990
#define L3_IPMCm 1991
#define L3_MTU_VALUESm 1992
#define L3_TUNNEL_ACTION_TABLE_Am 1993
#define L3_TUNNEL_ACTION_TABLE_Bm 1994
#define L3_TUNNEL_CAM_BIST_CONFIG_1_64r 1995
#define L3_TUNNEL_CAM_BIST_CONFIG_64r 1996
#define L3_TUNNEL_CAM_BIST_STATUSr 1997
#define L3_TUNNEL_CAM_CONTROLr 1998
#define L3_TUNNEL_DOUBLEm 1999
#define L3_TUNNEL_ECCm 2000
#define L3_TUNNEL_HASH_CONTROLm 2001
#define L3_TUNNEL_HT_DEBUG_CMDm 2002
#define L3_TUNNEL_HT_DEBUG_KEYm 2003
#define L3_TUNNEL_HT_DEBUG_RESULTm 2004
#define L3_TUNNEL_KEY_ATTRIBUTESm 2005
#define L3_TUNNEL_KEY_BUFFERm 2006
#define L3_TUNNEL_OUTER_IP_PROTO_REMAPm 2007
#define L3_TUNNEL_PAIR_TCAMm 2008
#define L3_TUNNEL_QUADm 2009
#define L3_TUNNEL_REMAP_TABLE_Am 2010
#define L3_TUNNEL_REMAP_TABLE_Bm 2011
#define L3_TUNNEL_SINGLEm 2012
#define L3_TUNNEL_TCAMm 2013
#define L3_TUNNEL_TCAM_DATA_ONLYm 2014
#define L3_TUNNEL_TCAM_KEY_BUFFERm 2015
#define L3_TUNNEL_TCAM_ONLYm 2016
#define L3_TUNNEL_TCAM_SW_KEY 2017
#define LINK_STATUSm 2018
#define LPM_IP_CONTROLm 2019
#define LPM_LANE_CTRLr 2020
#define LPM_UNIFIED_KEY_BUFFER_0m 2021
#define LPM_UNIFIED_KEY_BUFFER_1m 2022
#define LPM_UNIFIED_KEY_BUFFER_2m 2023
#define LPM_UNIFIED_KEY_BUFFER_3m 2024
#define LPORT_TABm 2025
#define MAC_BLOCKm 2026
#define MC_CONTROL_4r 2027
#define MC_CONTROL_5r 2028
#define MGMT_OBM_BUFFER_CONFIGr 2029
#define MGMT_OBM_CONTROLr 2030
#define MGMT_OBM_CTRL_ECC_STATUSr 2031
#define MGMT_OBM_DATA_ECC_STATUSr 2032
#define MGMT_OBM_DSCP_MAP_PORT0m 2033
#define MGMT_OBM_DSCP_MAP_PORT1m 2034
#define MGMT_OBM_ETAG_MAP_PORT0m 2035
#define MGMT_OBM_ETAG_MAP_PORT1m 2036
#define MGMT_OBM_FC_THRESHOLDr 2037
#define MGMT_OBM_FC_THRESHOLD_1r 2038
#define MGMT_OBM_FLOW_CONTROL_CONFIGr 2039
#define MGMT_OBM_FLOW_CONTROL_EVENT_COUNTr 2040
#define MGMT_OBM_GSH_ETHERTYPEr 2041
#define MGMT_OBM_INNER_TPIDr 2042
#define MGMT_OBM_INTR_ENABLEr 2043
#define MGMT_OBM_INTR_STATUSr 2044
#define MGMT_OBM_IOM_STATS_WINDOW_RESULTSm 2045
#define MGMT_OBM_LOSSLESS0_BYTE_DROP_COUNTr 2046
#define MGMT_OBM_LOSSLESS0_PKT_DROP_COUNTr 2047
#define MGMT_OBM_LOSSLESS1_BYTE_DROP_COUNTr 2048
#define MGMT_OBM_LOSSLESS1_PKT_DROP_COUNTr 2049
#define MGMT_OBM_LOSSY_HI_BYTE_DROP_COUNTr 2050
#define MGMT_OBM_LOSSY_HI_PKT_DROP_COUNTr 2051
#define MGMT_OBM_LOSSY_LO_BYTE_DROP_COUNTr 2052
#define MGMT_OBM_LOSSY_LO_PKT_DROP_COUNTr 2053
#define MGMT_OBM_MAX_USAGEr 2054
#define MGMT_OBM_MAX_USAGE_SELECTr 2055
#define MGMT_OBM_MONITOR_CONFIGr 2056
#define MGMT_OBM_MONITOR_STATS_CONFIGr 2057
#define MGMT_OBM_NIV_ETHERTYPEr 2058
#define MGMT_OBM_OPAQUE_TAG_CONFIGr 2059
#define MGMT_OBM_OPAQUE_TAG_CONFIG_0r 2060
#define MGMT_OBM_OPAQUE_TAG_CONFIG_1r 2061
#define MGMT_OBM_OUTER_TPIDr 2062
#define MGMT_OBM_OUTER_TPID_0r 2063
#define MGMT_OBM_OUTER_TPID_1r 2064
#define MGMT_OBM_OUTER_TPID_2r 2065
#define MGMT_OBM_OUTER_TPID_3r 2066
#define MGMT_OBM_OVERSUB_MON_ECC_STATUSr 2067
#define MGMT_OBM_PE_ETHERTYPEr 2068
#define MGMT_OBM_PORT_CONFIGr 2069
#define MGMT_OBM_PRI_MAP_PORT0m 2070
#define MGMT_OBM_PRI_MAP_PORT1m 2071
#define MGMT_OBM_PROTOCOL_CONTROL_0r 2072
#define MGMT_OBM_PROTOCOL_CONTROL_1r 2073
#define MGMT_OBM_PROTOCOL_CONTROL_2r 2074
#define MGMT_OBM_RAM_CONTROLr 2075
#define MGMT_OBM_SER_CONTROLr 2076
#define MGMT_OBM_SHARED_CONFIGr 2077
#define MGMT_OBM_TC_MAP_PORT0m 2078
#define MGMT_OBM_TC_MAP_PORT1m 2079
#define MGMT_OBM_TDMr 2080
#define MGMT_OBM_THRESHOLDr 2081
#define MGMT_OBM_USAGEr 2082
#define MINI_UFT_SHARED_BANKS_CONTROLm 2083
#define MIRROR_CPU_COS_CONFIGr 2084
#define MIRROR_RQE_Q_NUMr 2085
#define MMRP_CONTROL_1r 2086
#define MMRP_CONTROL_2r 2087
#define MMU_CCP_CMIC_RESERVEDr 2088
#define MMU_CCP_COPY_COUNT_INFO_BANK0m 2089
#define MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM0_ITM0m 2090
#define MMU_CCP_COPY_COUNT_INFO_BANK0_MMU_ITM1_ITM1m 2091
#define MMU_CCP_COPY_COUNT_INFO_BANK10m 2092
#define MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM0_ITM0m 2093
#define MMU_CCP_COPY_COUNT_INFO_BANK10_MMU_ITM1_ITM1m 2094
#define MMU_CCP_COPY_COUNT_INFO_BANK11m 2095
#define MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM0_ITM0m 2096
#define MMU_CCP_COPY_COUNT_INFO_BANK11_MMU_ITM1_ITM1m 2097
#define MMU_CCP_COPY_COUNT_INFO_BANK12m 2098
#define MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM0_ITM0m 2099
#define MMU_CCP_COPY_COUNT_INFO_BANK12_MMU_ITM1_ITM1m 2100
#define MMU_CCP_COPY_COUNT_INFO_BANK13m 2101
#define MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM0_ITM0m 2102
#define MMU_CCP_COPY_COUNT_INFO_BANK13_MMU_ITM1_ITM1m 2103
#define MMU_CCP_COPY_COUNT_INFO_BANK14m 2104
#define MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM0_ITM0m 2105
#define MMU_CCP_COPY_COUNT_INFO_BANK14_MMU_ITM1_ITM1m 2106
#define MMU_CCP_COPY_COUNT_INFO_BANK15m 2107
#define MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM0_ITM0m 2108
#define MMU_CCP_COPY_COUNT_INFO_BANK15_MMU_ITM1_ITM1m 2109
#define MMU_CCP_COPY_COUNT_INFO_BANK16m 2110
#define MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM0_ITM0m 2111
#define MMU_CCP_COPY_COUNT_INFO_BANK16_MMU_ITM1_ITM1m 2112
#define MMU_CCP_COPY_COUNT_INFO_BANK17m 2113
#define MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM0_ITM0m 2114
#define MMU_CCP_COPY_COUNT_INFO_BANK17_MMU_ITM1_ITM1m 2115
#define MMU_CCP_COPY_COUNT_INFO_BANK18m 2116
#define MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM0_ITM0m 2117
#define MMU_CCP_COPY_COUNT_INFO_BANK18_MMU_ITM1_ITM1m 2118
#define MMU_CCP_COPY_COUNT_INFO_BANK19m 2119
#define MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM0_ITM0m 2120
#define MMU_CCP_COPY_COUNT_INFO_BANK19_MMU_ITM1_ITM1m 2121
#define MMU_CCP_COPY_COUNT_INFO_BANK1m 2122
#define MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM0_ITM0m 2123
#define MMU_CCP_COPY_COUNT_INFO_BANK1_MMU_ITM1_ITM1m 2124
#define MMU_CCP_COPY_COUNT_INFO_BANK20m 2125
#define MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM0_ITM0m 2126
#define MMU_CCP_COPY_COUNT_INFO_BANK20_MMU_ITM1_ITM1m 2127
#define MMU_CCP_COPY_COUNT_INFO_BANK21m 2128
#define MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM0_ITM0m 2129
#define MMU_CCP_COPY_COUNT_INFO_BANK21_MMU_ITM1_ITM1m 2130
#define MMU_CCP_COPY_COUNT_INFO_BANK22m 2131
#define MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM0_ITM0m 2132
#define MMU_CCP_COPY_COUNT_INFO_BANK22_MMU_ITM1_ITM1m 2133
#define MMU_CCP_COPY_COUNT_INFO_BANK23m 2134
#define MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM0_ITM0m 2135
#define MMU_CCP_COPY_COUNT_INFO_BANK23_MMU_ITM1_ITM1m 2136
#define MMU_CCP_COPY_COUNT_INFO_BANK24m 2137
#define MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM0_ITM0m 2138
#define MMU_CCP_COPY_COUNT_INFO_BANK24_MMU_ITM1_ITM1m 2139
#define MMU_CCP_COPY_COUNT_INFO_BANK25m 2140
#define MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM0_ITM0m 2141
#define MMU_CCP_COPY_COUNT_INFO_BANK25_MMU_ITM1_ITM1m 2142
#define MMU_CCP_COPY_COUNT_INFO_BANK26m 2143
#define MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM0_ITM0m 2144
#define MMU_CCP_COPY_COUNT_INFO_BANK26_MMU_ITM1_ITM1m 2145
#define MMU_CCP_COPY_COUNT_INFO_BANK27m 2146
#define MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM0_ITM0m 2147
#define MMU_CCP_COPY_COUNT_INFO_BANK27_MMU_ITM1_ITM1m 2148
#define MMU_CCP_COPY_COUNT_INFO_BANK28m 2149
#define MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM0_ITM0m 2150
#define MMU_CCP_COPY_COUNT_INFO_BANK28_MMU_ITM1_ITM1m 2151
#define MMU_CCP_COPY_COUNT_INFO_BANK29m 2152
#define MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM0_ITM0m 2153
#define MMU_CCP_COPY_COUNT_INFO_BANK29_MMU_ITM1_ITM1m 2154
#define MMU_CCP_COPY_COUNT_INFO_BANK2m 2155
#define MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM0_ITM0m 2156
#define MMU_CCP_COPY_COUNT_INFO_BANK2_MMU_ITM1_ITM1m 2157
#define MMU_CCP_COPY_COUNT_INFO_BANK30m 2158
#define MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM0_ITM0m 2159
#define MMU_CCP_COPY_COUNT_INFO_BANK30_MMU_ITM1_ITM1m 2160
#define MMU_CCP_COPY_COUNT_INFO_BANK31m 2161
#define MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM0_ITM0m 2162
#define MMU_CCP_COPY_COUNT_INFO_BANK31_MMU_ITM1_ITM1m 2163
#define MMU_CCP_COPY_COUNT_INFO_BANK32m 2164
#define MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM0_ITM0m 2165
#define MMU_CCP_COPY_COUNT_INFO_BANK32_MMU_ITM1_ITM1m 2166
#define MMU_CCP_COPY_COUNT_INFO_BANK33m 2167
#define MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM0_ITM0m 2168
#define MMU_CCP_COPY_COUNT_INFO_BANK33_MMU_ITM1_ITM1m 2169
#define MMU_CCP_COPY_COUNT_INFO_BANK3m 2170
#define MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM0_ITM0m 2171
#define MMU_CCP_COPY_COUNT_INFO_BANK3_MMU_ITM1_ITM1m 2172
#define MMU_CCP_COPY_COUNT_INFO_BANK4m 2173
#define MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM0_ITM0m 2174
#define MMU_CCP_COPY_COUNT_INFO_BANK4_MMU_ITM1_ITM1m 2175
#define MMU_CCP_COPY_COUNT_INFO_BANK5m 2176
#define MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM0_ITM0m 2177
#define MMU_CCP_COPY_COUNT_INFO_BANK5_MMU_ITM1_ITM1m 2178
#define MMU_CCP_COPY_COUNT_INFO_BANK6m 2179
#define MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM0_ITM0m 2180
#define MMU_CCP_COPY_COUNT_INFO_BANK6_MMU_ITM1_ITM1m 2181
#define MMU_CCP_COPY_COUNT_INFO_BANK7m 2182
#define MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM0_ITM0m 2183
#define MMU_CCP_COPY_COUNT_INFO_BANK7_MMU_ITM1_ITM1m 2184
#define MMU_CCP_COPY_COUNT_INFO_BANK8m 2185
#define MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM0_ITM0m 2186
#define MMU_CCP_COPY_COUNT_INFO_BANK8_MMU_ITM1_ITM1m 2187
#define MMU_CCP_COPY_COUNT_INFO_BANK9m 2188
#define MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM0_ITM0m 2189
#define MMU_CCP_COPY_COUNT_INFO_BANK9_MMU_ITM1_ITM1m 2190
#define MMU_CCP_ENABLE_ECCP_MEMr 2191
#define MMU_CCP_EN_COR_ERR_RPTr 2192
#define MMU_CCP_TMBUSr 2193
#define MMU_CFAP_ARBITER_BNK0_RANKERr 2194
#define MMU_CFAP_ARBITER_BNK10_RANKERr 2195
#define MMU_CFAP_ARBITER_BNK11_RANKERr 2196
#define MMU_CFAP_ARBITER_BNK12_RANKERr 2197
#define MMU_CFAP_ARBITER_BNK13_RANKERr 2198
#define MMU_CFAP_ARBITER_BNK14_RANKERr 2199
#define MMU_CFAP_ARBITER_BNK15_RANKERr 2200
#define MMU_CFAP_ARBITER_BNK16_RANKERr 2201
#define MMU_CFAP_ARBITER_BNK17_RANKERr 2202
#define MMU_CFAP_ARBITER_BNK18_RANKERr 2203
#define MMU_CFAP_ARBITER_BNK19_RANKERr 2204
#define MMU_CFAP_ARBITER_BNK1_RANKERr 2205
#define MMU_CFAP_ARBITER_BNK20_RANKERr 2206
#define MMU_CFAP_ARBITER_BNK21_RANKERr 2207
#define MMU_CFAP_ARBITER_BNK22_RANKERr 2208
#define MMU_CFAP_ARBITER_BNK23_RANKERr 2209
#define MMU_CFAP_ARBITER_BNK24_RANKERr 2210
#define MMU_CFAP_ARBITER_BNK25_RANKERr 2211
#define MMU_CFAP_ARBITER_BNK26_RANKERr 2212
#define MMU_CFAP_ARBITER_BNK27_RANKERr 2213
#define MMU_CFAP_ARBITER_BNK28_RANKERr 2214
#define MMU_CFAP_ARBITER_BNK29_RANKERr 2215
#define MMU_CFAP_ARBITER_BNK2_RANKERr 2216
#define MMU_CFAP_ARBITER_BNK30_RANKERr 2217
#define MMU_CFAP_ARBITER_BNK31_RANKERr 2218
#define MMU_CFAP_ARBITER_BNK32_RANKERr 2219
#define MMU_CFAP_ARBITER_BNK33_RANKERr 2220
#define MMU_CFAP_ARBITER_BNK3_RANKERr 2221
#define MMU_CFAP_ARBITER_BNK4_RANKERr 2222
#define MMU_CFAP_ARBITER_BNK5_RANKERr 2223
#define MMU_CFAP_ARBITER_BNK6_RANKERr 2224
#define MMU_CFAP_ARBITER_BNK7_RANKERr 2225
#define MMU_CFAP_ARBITER_BNK8_RANKERr 2226
#define MMU_CFAP_ARBITER_BNK9_RANKERr 2227
#define MMU_CFAP_ARBITER_CONTROLr 2228
#define MMU_CFAP_ARBITER_MASKr 2229
#define MMU_CFAP_ARBITER_RANDOM_SEEDr 2230
#define MMU_CFAP_BANK0m 2231
#define MMU_CFAP_BANK10m 2232
#define MMU_CFAP_BANK11m 2233
#define MMU_CFAP_BANK12m 2234
#define MMU_CFAP_BANK13m 2235
#define MMU_CFAP_BANK14m 2236
#define MMU_CFAP_BANK15m 2237
#define MMU_CFAP_BANK16m 2238
#define MMU_CFAP_BANK17m 2239
#define MMU_CFAP_BANK18m 2240
#define MMU_CFAP_BANK19m 2241
#define MMU_CFAP_BANK1m 2242
#define MMU_CFAP_BANK20m 2243
#define MMU_CFAP_BANK21m 2244
#define MMU_CFAP_BANK22m 2245
#define MMU_CFAP_BANK23m 2246
#define MMU_CFAP_BANK24m 2247
#define MMU_CFAP_BANK25m 2248
#define MMU_CFAP_BANK26m 2249
#define MMU_CFAP_BANK27m 2250
#define MMU_CFAP_BANK28m 2251
#define MMU_CFAP_BANK29m 2252
#define MMU_CFAP_BANK2m 2253
#define MMU_CFAP_BANK30m 2254
#define MMU_CFAP_BANK31m 2255
#define MMU_CFAP_BANK32m 2256
#define MMU_CFAP_BANK33m 2257
#define MMU_CFAP_BANK3m 2258
#define MMU_CFAP_BANK4m 2259
#define MMU_CFAP_BANK5m 2260
#define MMU_CFAP_BANK6m 2261
#define MMU_CFAP_BANK7m 2262
#define MMU_CFAP_BANK8m 2263
#define MMU_CFAP_BANK9m 2264
#define MMU_CFAP_BANKDISABLE_64r 2265
#define MMU_CFAP_BANKFULLr 2266
#define MMU_CFAP_BANKSTATUSr 2267
#define MMU_CFAP_BANK_PREFETCH_FIFO_LHr 2268
#define MMU_CFAP_BANK_PREFETCH_FIFO_UHr 2269
#define MMU_CFAP_BANK_STAT_MONITORr 2270
#define MMU_CFAP_BSTCONFIGr 2271
#define MMU_CFAP_BSTSTATr 2272
#define MMU_CFAP_BSTTHRSr 2273
#define MMU_CFAP_CMIC_RESERVEDr 2274
#define MMU_CFAP_CONFIGr 2275
#define MMU_CFAP_DROP_CBPr 2276
#define MMU_CFAP_DROP_COLLISIONr 2277
#define MMU_CFAP_DROP_FULLr 2278
#define MMU_CFAP_ENABLE_ECCP_MEMr 2279
#define MMU_CFAP_EN_COR_ERR_RPTr 2280
#define MMU_CFAP_FILL_LEVEL_CONFIGr 2281
#define MMU_CFAP_FULLCOL_CONTROLr 2282
#define MMU_CFAP_FULLTHRESHOLDSETr 2283
#define MMU_CFAP_FULL_RESUME_OFFSETr 2284
#define MMU_CFAP_INIT_64r 2285
#define MMU_CFAP_INT2_ENr 2286
#define MMU_CFAP_INT2_SETr 2287
#define MMU_CFAP_INT2_STATr 2288
#define MMU_CFAP_INT_ENr 2289
#define MMU_CFAP_INT_SETr 2290
#define MMU_CFAP_INT_STATr 2291
#define MMU_CFAP_RESERVED_KNOBSr 2292
#define MMU_CFAP_STATUSr 2293
#define MMU_CFAP_TMBUSr 2294
#define MMU_CRB_CMIC_RESERVEDr 2295
#define MMU_CRB_CONFIGr 2296
#define MMU_CRB_CPU_INT_ENr 2297
#define MMU_CRB_CPU_INT_SETr 2298
#define MMU_CRB_CPU_INT_STATr 2299
#define MMU_CRB_CPU_INT_STAT_LOGr 2300
#define MMU_CRB_CT_DELAY_LINE_IP_MEMm 2301
#define MMU_CRB_DEBUG_CNT_CONFIGr 2302
#define MMU_CRB_DEBUG_CT_PKT_COUNTr 2303
#define MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr 2304
#define MMU_CRB_ENABLE_ECCP_MEMr 2305
#define MMU_CRB_EN_COR_ERR_RPTr 2306
#define MMU_CRB_INVALID_DESTINATION_PKT_COUNTr 2307
#define MMU_CRB_INVALID_DESTINATION_PKT_IDr 2308
#define MMU_CRB_PKT_DROP_CNTR_STATr 2309
#define MMU_CRB_RL_DELAY_LINE_MEMm 2310
#define MMU_CRB_SRC_PORT_CFGr 2311
#define MMU_CRB_THD_DELAY_LINE_MEMm 2312
#define MMU_CRB_TMBUSr 2313
#define MMU_EBCFG_CMIC_RESERVEDr 2314
#define MMU_EBCFG_CPU_INT_ENr 2315
#define MMU_EBCFG_CPU_INT_SETr 2316
#define MMU_EBCFG_CPU_INT_STATr 2317
#define MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr 2318
#define MMU_EBCFG_MEM_FAIL_ADDR_64m 2319
#define MMU_EBCFG_MEM_FAIL_INT_CTRr 2320
#define MMU_EBCFG_MEM_SER_FIFO_STSr 2321
#define MMU_EBCFP_CMIC_RESERVEDr 2322
#define MMU_EBCFP_CPU_INT_ENr 2323
#define MMU_EBCFP_CPU_INT_SETr 2324
#define MMU_EBCFP_CPU_INT_STATr 2325
#define MMU_EBCFP_DD_PURGE_STATUSr 2326
#define MMU_EBCFP_EGR_PORT_CFGr 2327
#define MMU_EBCFP_ENABLE_ECCP_MEMr 2328
#define MMU_EBCFP_EN_COR_ERR_RPTr 2329
#define MMU_EBCFP_FAP_BITMAP_MEMm 2330
#define MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr 2331
#define MMU_EBCFP_FAP_FULL_THRESHOLD_SETr 2332
#define MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr 2333
#define MMU_EBCFP_INIT_DONEr 2334
#define MMU_EBCFP_LAT_ABS_FIFOm 2335
#define MMU_EBCFP_MMUQ_EBGRP_PROFILEr 2336
#define MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr 2337
#define MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr 2338
#define MMU_EBCFP_MXM_TAG_MEMm 2339
#define MMU_EBCFP_POOL_COUNTERr 2340
#define MMU_EBCFP_TMBUSr 2341
#define MMU_EBCR_CELL_INFO_TILE0m 2342
#define MMU_EBCR_CELL_INFO_TILE1m 2343
#define MMU_EBCR_CMIC_RESERVEDr 2344
#define MMU_EBCR_ENABLE_ECCP_MEMr 2345
#define MMU_EBCR_EN_COR_ERR_RPTr 2346
#define MMU_EBCR_TILE0_STATE_VECTORr 2347
#define MMU_EBCR_TILE1_STATE_VECTORr 2348
#define MMU_EBCR_TMBUSr 2349
#define MMU_EBCTM_BURST_CTRL_STSr 2350
#define MMU_EBCTM_CMIC_RESERVEDr 2351
#define MMU_EBCTM_CNTR_0_STSr 2352
#define MMU_EBCTM_CNTR_1_STSr 2353
#define MMU_EBCTM_CNTR_2_STSr 2354
#define MMU_EBCTM_CNTR_3_STSr 2355
#define MMU_EBCTM_CPU_INT_ENr 2356
#define MMU_EBCTM_CPU_INT_SETr 2357
#define MMU_EBCTM_CPU_INT_STATr 2358
#define MMU_EBCTM_CPU_INT_STAT_LOGr 2359
#define MMU_EBCTM_CT_BUDGET_CFGr 2360
#define MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr 2361
#define MMU_EBCTM_CT_FSM_STSr 2362
#define MMU_EBCTM_CT_SPEED_0_CFGr 2363
#define MMU_EBCTM_CT_SPEED_1_CFGr 2364
#define MMU_EBCTM_CT_SPEED_2_CFGr 2365
#define MMU_EBCTM_CT_SPEED_3_CFGr 2366
#define MMU_EBCTM_CT_SPEED_4_CFGr 2367
#define MMU_EBCTM_CT_SPEED_5_CFGr 2368
#define MMU_EBCTM_CT_SPEED_6_CFGr 2369
#define MMU_EBCTM_CT_SPEED_CFGr 2370
#define MMU_EBCTM_EB_TCT_CFGr 2371
#define MMU_EBCTM_EPORT_CT_CFGr 2372
#define MMU_EBCTM_EPORT_TCT_CFGr 2373
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr 2374
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr 2375
#define MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr 2376
#define MMU_EBCTM_PORT_EMPTY_STSr 2377
#define MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr 2378
#define MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr 2379
#define MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr 2380
#define MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr 2381
#define MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr 2382
#define MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr 2383
#define MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr 2384
#define MMU_EBCTM_TCT_ENTER_SPEED_CFG_0r 2385
#define MMU_EBCTM_TCT_ENTER_SPEED_CFG_1r 2386
#define MMU_EBCTM_TCT_EXIT_SPEED_CFGr 2387
#define MMU_EBMB0_PAYLOAD_SLICE0m 2388
#define MMU_EBMB0_PAYLOAD_SLICE1m 2389
#define MMU_EBMB0_PAYLOAD_SLICE2m 2390
#define MMU_EBMB0_PAYLOAD_SLICE3m 2391
#define MMU_EBMB0_PAYLOAD_SLICE4m 2392
#define MMU_EBMB0_PAYLOAD_SLICE5m 2393
#define MMU_EBMB0_PAYLOAD_SLICE6m 2394
#define MMU_EBMB0_PAYLOAD_SLICE7m 2395
#define MMU_EBMB1_PAYLOAD_SLICE0m 2396
#define MMU_EBMB1_PAYLOAD_SLICE1m 2397
#define MMU_EBMB1_PAYLOAD_SLICE2m 2398
#define MMU_EBMB1_PAYLOAD_SLICE3m 2399
#define MMU_EBMB1_PAYLOAD_SLICE4m 2400
#define MMU_EBMB1_PAYLOAD_SLICE5m 2401
#define MMU_EBMB1_PAYLOAD_SLICE6m 2402
#define MMU_EBMB1_PAYLOAD_SLICE7m 2403
#define MMU_EBMB2_PAYLOAD_SLICE0m 2404
#define MMU_EBMB2_PAYLOAD_SLICE1m 2405
#define MMU_EBMB2_PAYLOAD_SLICE2m 2406
#define MMU_EBMB2_PAYLOAD_SLICE3m 2407
#define MMU_EBMB2_PAYLOAD_SLICE4m 2408
#define MMU_EBMB2_PAYLOAD_SLICE5m 2409
#define MMU_EBMB2_PAYLOAD_SLICE6m 2410
#define MMU_EBMB2_PAYLOAD_SLICE7m 2411
#define MMU_EBMB3_PAYLOAD_SLICE0m 2412
#define MMU_EBMB3_PAYLOAD_SLICE1m 2413
#define MMU_EBMB3_PAYLOAD_SLICE2m 2414
#define MMU_EBMB3_PAYLOAD_SLICE3m 2415
#define MMU_EBMB3_PAYLOAD_SLICE4m 2416
#define MMU_EBMB3_PAYLOAD_SLICE5m 2417
#define MMU_EBMB3_PAYLOAD_SLICE6m 2418
#define MMU_EBMB3_PAYLOAD_SLICE7m 2419
#define MMU_EBMB4_PAYLOAD_SLICE0m 2420
#define MMU_EBMB4_PAYLOAD_SLICE1m 2421
#define MMU_EBMB4_PAYLOAD_SLICE2m 2422
#define MMU_EBMB4_PAYLOAD_SLICE3m 2423
#define MMU_EBMB4_PAYLOAD_SLICE4m 2424
#define MMU_EBMB4_PAYLOAD_SLICE5m 2425
#define MMU_EBMB4_PAYLOAD_SLICE6m 2426
#define MMU_EBMB4_PAYLOAD_SLICE7m 2427
#define MMU_EBMB5_PAYLOAD_SLICE0m 2428
#define MMU_EBMB5_PAYLOAD_SLICE1m 2429
#define MMU_EBMB5_PAYLOAD_SLICE2m 2430
#define MMU_EBMB5_PAYLOAD_SLICE3m 2431
#define MMU_EBMB5_PAYLOAD_SLICE4m 2432
#define MMU_EBMB5_PAYLOAD_SLICE5m 2433
#define MMU_EBMB5_PAYLOAD_SLICE6m 2434
#define MMU_EBMB5_PAYLOAD_SLICE7m 2435
#define MMU_EBMB6_PAYLOAD_SLICE0m 2436
#define MMU_EBMB6_PAYLOAD_SLICE1m 2437
#define MMU_EBMB6_PAYLOAD_SLICE2m 2438
#define MMU_EBMB6_PAYLOAD_SLICE3m 2439
#define MMU_EBMB6_PAYLOAD_SLICE4m 2440
#define MMU_EBMB6_PAYLOAD_SLICE5m 2441
#define MMU_EBMB6_PAYLOAD_SLICE6m 2442
#define MMU_EBMB6_PAYLOAD_SLICE7m 2443
#define MMU_EBMB7_PAYLOAD_SLICE0m 2444
#define MMU_EBMB7_PAYLOAD_SLICE1m 2445
#define MMU_EBMB7_PAYLOAD_SLICE2m 2446
#define MMU_EBMB7_PAYLOAD_SLICE3m 2447
#define MMU_EBMB7_PAYLOAD_SLICE4m 2448
#define MMU_EBMB7_PAYLOAD_SLICE5m 2449
#define MMU_EBMB7_PAYLOAD_SLICE6m 2450
#define MMU_EBMB7_PAYLOAD_SLICE7m 2451
#define MMU_EBMB_CCBE_SLICEm 2452
#define MMU_EBMB_CMIC_RESERVEDr 2453
#define MMU_EBMB_DEBUGr 2454
#define MMU_EBMB_ENABLE_ECCP_MEMr 2455
#define MMU_EBMB_EN_COR_ERR_RPTr 2456
#define MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG0r 2457
#define MMU_EBMB_INT_UNAVAILABLE_RESP_CONFIG1r 2458
#define MMU_EBMB_TMBUSr 2459
#define MMU_EBPCC_COUNTER_OVERFLOWr 2460
#define MMU_EBPCC_COUNTER_UNDERFLOWr 2461
#define MMU_EBPCC_CPU_INT_ENr 2462
#define MMU_EBPCC_CPU_INT_SETr 2463
#define MMU_EBPCC_CPU_INT_STATr 2464
#define MMU_EBPCC_EBQUEUE_CELL_CNT_STSr 2465
#define MMU_EBPCC_EPORT_CFGr 2466
#define MMU_EBPCC_MAX_CELL_THDr 2467
#define MMU_EBPCC_MMUQ_CFGr 2468
#define MMU_EBPCC_MMUQ_SCHQ_CFGr 2469
#define MMU_EBPCC_MMUQ_SCHQ_PROFILEr 2470
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr 2471
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr 2472
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr 2473
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr 2474
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr 2475
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr 2476
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr 2477
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr 2478
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr 2479
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr 2480
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr 2481
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr 2482
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr 2483
#define MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr 2484
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr 2485
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr 2486
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr 2487
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr 2488
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr 2489
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr 2490
#define MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr 2491
#define MMU_EBPCC_RSVD_REGr 2492
#define MMU_EBPCC_TCT_SPEED_0_CFGr 2493
#define MMU_EBPCC_TCT_SPEED_1_CFGr 2494
#define MMU_EBPCC_TCT_SPEED_2_CFGr 2495
#define MMU_EBPCC_TCT_SPEED_3_CFGr 2496
#define MMU_EBPCC_TCT_SPEED_4_CFGr 2497
#define MMU_EBPCC_TCT_SPEED_5_CFGr 2498
#define MMU_EBPCC_TCT_SPEED_6_CFGr 2499
#define MMU_EBPMB_CMIC_RESERVEDr 2500
#define MMU_EBPMB_TMBUSr 2501
#define MMU_EBPTS_CAL_CONFIGr 2502
#define MMU_EBPTS_CBMG_VALUEr 2503
#define MMU_EBPTS_CMIC_RESERVEDr 2504
#define MMU_EBPTS_CPU_MGMT_LB_RATIOSr 2505
#define MMU_EBPTS_EBSHP_DEBUGr 2506
#define MMU_EBPTS_EBSHP_GLB_CONFIGr 2507
#define MMU_EBPTS_EBSHP_PORT_CFGr 2508
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r 2509
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r 2510
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r 2511
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r 2512
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r 2513
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r 2514
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r 2515
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r 2516
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r 2517
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r 2518
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r 2519
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r 2520
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r 2521
#define MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r 2522
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm 2523
#define MMU_EBPTS_EDB_CREDIT_COUNTERr 2524
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r 2525
#define MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r 2526
#define MMU_EBPTS_ENABLE_ECCP_MEMr 2527
#define MMU_EBPTS_EN_COR_ERR_RPTr 2528
#define MMU_EBPTS_FEATURE_CTRLr 2529
#define MMU_EBPTS_MAX_SPACINGr 2530
#define MMU_EBPTS_MIN_CELL_SPACINGr 2531
#define MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr 2532
#define MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr 2533
#define MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr 2534
#define MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr 2535
#define MMU_EBPTS_PKSCH_CAL_CONFIGr 2536
#define MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr 2537
#define MMU_EBPTS_PKSCH_CREDIT_STSr 2538
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr 2539
#define MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr 2540
#define MMU_EBPTS_TMBUSr 2541
#define MMU_EBPTS_URG_CELL_SPACINGr 2542
#define MMU_EBQS_CMIC_RESERVEDr 2543
#define MMU_EBQS_CPU_INT_ENr 2544
#define MMU_EBQS_CPU_INT_SETr 2545
#define MMU_EBQS_CPU_INT_STATr 2546
#define MMU_EBQS_CPU_INT_STAT_LOGr 2547
#define MMU_EBQS_DEBUGr 2548
#define MMU_EBQS_EBPTS_PREFETCH_CNTLr 2549
#define MMU_EBQS_PORT_CFGr 2550
#define MMU_EBTOQ_CBm 2551
#define MMU_EBTOQ_CBNm 2552
#define MMU_EBTOQ_CFPm 2553
#define MMU_EBTOQ_CMIC_RESERVEDr 2554
#define MMU_EBTOQ_CPU_INT_ENr 2555
#define MMU_EBTOQ_CPU_INT_SETr 2556
#define MMU_EBTOQ_CPU_INT_STATr 2557
#define MMU_EBTOQ_ENABLE_ECCP_MEMr 2558
#define MMU_EBTOQ_EN_COR_ERR_RPTr 2559
#define MMU_EBTOQ_FORCE_CPU_INITr 2560
#define MMU_EBTOQ_QDBm 2561
#define MMU_EBTOQ_TMBUSr 2562
#define MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr 2563
#define MMU_GLBCFG_BST_TRACKING_ENABLEr 2564
#define MMU_GLBCFG_CMIC_RESERVEDr 2565
#define MMU_GLBCFG_CPU_INT_ENr 2566
#define MMU_GLBCFG_CPU_INT_INST_ENr 2567
#define MMU_GLBCFG_CPU_INT_INST_SETr 2568
#define MMU_GLBCFG_CPU_INT_INST_STATr 2569
#define MMU_GLBCFG_CPU_INT_SETr 2570
#define MMU_GLBCFG_CPU_INT_STATr 2571
#define MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr 2572
#define MMU_GLBCFG_MEM_FAIL_ADDR_64m 2573
#define MMU_GLBCFG_MEM_FAIL_INT_CTRr 2574
#define MMU_GLBCFG_MEM_SER_FIFO_STSr 2575
#define MMU_GLBCFG_MISCCONFIGr 2576
#define MMU_GLBCFG_PKTSTATr 2577
#define MMU_GLBCFG_SPLITTERr 2578
#define MMU_GLBCFG_TIMESTAMPr 2579
#define MMU_GLBCFG_TMBUSr 2580
#define MMU_GLBCFG_TOD_TIMESTAMPm 2581
#define MMU_GLBCFG_UTC_TIMESTAMPr 2582
#define MMU_GLB_INT_ENr 2583
#define MMU_GLB_INT_SETr 2584
#define MMU_GLB_INT_STATr 2585
#define MMU_INTFI_CMIC_RESERVEDr 2586
#define MMU_INTFI_CPU_INT_ENr 2587
#define MMU_INTFI_CPU_INT_SETr 2588
#define MMU_INTFI_CPU_INT_STATr 2589
#define MMU_INTFI_DD_TIMERr 2590
#define MMU_INTFI_DD_TIMER_CFGr 2591
#define MMU_INTFI_DD_TIMER_ENABLEr 2592
#define MMU_INTFI_DD_TIMER_INT_MASKr 2593
#define MMU_INTFI_DD_TIMER_INT_SETr 2594
#define MMU_INTFI_DD_TIMER_INT_STATUSr 2595
#define MMU_INTFI_EGR_PORT_CFGr 2596
#define MMU_INTFI_ENABLEr 2597
#define MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr 2598
#define MMU_INTFI_IGNORE_PORT_PFC_XOFFr 2599
#define MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr 2600
#define MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr 2601
#define MMU_INTFI_PFCPRI_PROFILEr 2602
#define MMU_INTFI_PORT_BKP_CFGr 2603
#define MMU_INTFI_PORT_FC_BKPr 2604
#define MMU_INTFI_PORT_PFC_STATEr 2605
#define MMU_INTFO_CMIC_RESERVEDr 2606
#define MMU_INTFO_FC_TX_CONFIG_1r 2607
#define MMU_INTFO_FC_TX_CONFIG_2r 2608
#define MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr 2609
#define MMU_INTFO_TO_XPORT_BKPr 2610
#define MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr 2611
#define MMU_ITMCFG_CMIC_RESERVEDr 2612
#define MMU_ITMCFG_CPU_INT_ENr 2613
#define MMU_ITMCFG_CPU_INT_SETr 2614
#define MMU_ITMCFG_CPU_INT_STATr 2615
#define MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr 2616
#define MMU_ITMCFG_MEM_FAIL_ADDR_64m 2617
#define MMU_ITMCFG_MEM_FAIL_INT_CTRr 2618
#define MMU_ITMCFG_MEM_SER_FIFO_STSr 2619
#define MMU_MB_CMIC_RESERVEDr 2620
#define MMU_MB_DEBUGr 2621
#define MMU_MB_PAYLOAD_SLICE0_CPUm 2622
#define MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM0_ITM0m 2623
#define MMU_MB_PAYLOAD_SLICE0_CPU_MMU_ITM1_ITM1m 2624
#define MMU_MB_PAYLOAD_SLICE1_CPUm 2625
#define MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM0_ITM0m 2626
#define MMU_MB_PAYLOAD_SLICE1_CPU_MMU_ITM1_ITM1m 2627
#define MMU_MB_PAYLOAD_SLICE2_CPUm 2628
#define MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM0_ITM0m 2629
#define MMU_MB_PAYLOAD_SLICE2_CPU_MMU_ITM1_ITM1m 2630
#define MMU_MB_PAYLOAD_SLICE3_CPUm 2631
#define MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM0_ITM0m 2632
#define MMU_MB_PAYLOAD_SLICE3_CPU_MMU_ITM1_ITM1m 2633
#define MMU_MB_PAYLOAD_SLICE4_CPUm 2634
#define MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM0_ITM0m 2635
#define MMU_MB_PAYLOAD_SLICE4_CPU_MMU_ITM1_ITM1m 2636
#define MMU_MB_PAYLOAD_SLICE5_CPUm 2637
#define MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM0_ITM0m 2638
#define MMU_MB_PAYLOAD_SLICE5_CPU_MMU_ITM1_ITM1m 2639
#define MMU_MB_PAYLOAD_SLICE6_CPUm 2640
#define MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM0_ITM0m 2641
#define MMU_MB_PAYLOAD_SLICE6_CPU_MMU_ITM1_ITM1m 2642
#define MMU_MB_PAYLOAD_SLICE7_CPUm 2643
#define MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM0_ITM0m 2644
#define MMU_MB_PAYLOAD_SLICE7_CPU_MMU_ITM1_ITM1m 2645
#define MMU_MB_TMBUSr 2646
#define MMU_MTP_COSr 2647
#define MMU_MTP_CPU_COSr 2648
#define MMU_MTRO_BUCKET_CPU_L1m 2649
#define MMU_MTRO_BUCKET_L0m 2650
#define MMU_MTRO_CONFIGr 2651
#define MMU_MTRO_COUNTER_OVERFLOWr 2652
#define MMU_MTRO_CPU_INT_ENr 2653
#define MMU_MTRO_CPU_INT_SETr 2654
#define MMU_MTRO_CPU_INT_STATr 2655
#define MMU_MTRO_CPU_L1_Am 2656
#define MMU_MTRO_CPU_L1_Bm 2657
#define MMU_MTRO_CPU_L1_Cm 2658
#define MMU_MTRO_CPU_L1_TO_L0_MAPPINGr 2659
#define MMU_MTRO_EGRMETERINGBUCKETm 2660
#define MMU_MTRO_EGRMETERINGCONFIGm 2661
#define MMU_MTRO_ENABLE_ECCP_MEMr 2662
#define MMU_MTRO_EN_COR_ERR_RPTr 2663
#define MMU_MTRO_HULL_MODE_ENABLEr 2664
#define MMU_MTRO_L0_Am 2665
#define MMU_MTRO_L0_Bm 2666
#define MMU_MTRO_L0_Cm 2667
#define MMU_MTRO_MMUQ_SCHQ_CFGr 2668
#define MMU_MTRO_MMUQ_SCHQ_PROFILEr 2669
#define MMU_MTRO_PORT_ENTITY_DISABLEr 2670
#define MMU_MTRO_RSVD_REGr 2671
#define MMU_MTRO_TMBUSr 2672
#define MMU_OQS_CMIC_RESERVEDr 2673
#define MMU_OQS_CPU_INT_ENr 2674
#define MMU_OQS_CPU_INT_SETr 2675
#define MMU_OQS_CPU_INT_STATr 2676
#define MMU_OQS_DEBUGr 2677
#define MMU_OQS_ENABLE_ECCP_MEMr 2678
#define MMU_OQS_ENQ_CONFIGr 2679
#define MMU_OQS_EN_COR_ERR_RPTr 2680
#define MMU_OQS_FIFO_BANK0_MEMm 2681
#define MMU_OQS_FIFO_BANK10_MEMm 2682
#define MMU_OQS_FIFO_BANK11_MEMm 2683
#define MMU_OQS_FIFO_BANK12_MEMm 2684
#define MMU_OQS_FIFO_BANK13_MEMm 2685
#define MMU_OQS_FIFO_BANK14_MEMm 2686
#define MMU_OQS_FIFO_BANK15_MEMm 2687
#define MMU_OQS_FIFO_BANK16_MEMm 2688
#define MMU_OQS_FIFO_BANK1_MEMm 2689
#define MMU_OQS_FIFO_BANK2_MEMm 2690
#define MMU_OQS_FIFO_BANK3_MEMm 2691
#define MMU_OQS_FIFO_BANK4_MEMm 2692
#define MMU_OQS_FIFO_BANK5_MEMm 2693
#define MMU_OQS_FIFO_BANK6_MEMm 2694
#define MMU_OQS_FIFO_BANK7_MEMm 2695
#define MMU_OQS_FIFO_BANK8_MEMm 2696
#define MMU_OQS_FIFO_BANK9_MEMm 2697
#define MMU_OQS_FREE_BLOCK_MEMm 2698
#define MMU_OQS_INST0_BANK_BMP_MEMm 2699
#define MMU_OQS_INST0_LLIST_MEMm 2700
#define MMU_OQS_INST1_BANK_BMP_MEMm 2701
#define MMU_OQS_INST1_LLIST_MEMm 2702
#define MMU_OQS_INST2_BANK_BMP_MEMm 2703
#define MMU_OQS_INST2_LLIST_MEMm 2704
#define MMU_OQS_INST3_BANK_BMP_MEMm 2705
#define MMU_OQS_INST3_LLIST_MEMm 2706
#define MMU_OQS_STATr 2707
#define MMU_OQS_TMBUSr 2708
#define MMU_PORT_MMUQ_SCHQ_CFGr 2709
#define MMU_PPSCH_CMIC_RESERVEDr 2710
#define MMU_PPSCH_EB_3_0_RL_CREDITr 2711
#define MMU_PPSCH_EB_7_4_RL_CREDITr 2712
#define MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr 2713
#define MMU_PPSCH_S2_TO_S1_CREDITr 2714
#define MMU_PPSCH_SCHQ_MMUQ_PROFILEr 2715
#define MMU_PPSCH_STAGE1_EB_PACING_CFGr 2716
#define MMU_PTSCH_CAL_CONFIGr 2717
#define MMU_PTSCH_CMIC_RESERVEDr 2718
#define MMU_PTSCH_CPU_MGMT_LB_RATIOSr 2719
#define MMU_PTSCH_EB_CREDIT_CONFIGr 2720
#define MMU_PTSCH_FEATURE_CTRLr 2721
#define MMU_PTSCH_PENALTY_MIN_SPACINGr 2722
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr 2723
#define MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr 2724
#define MMU_PTSCH_REGULAR_MIN_SPACINGr 2725
#define MMU_QSCH_CPU_L1_QUEUE_MASKr 2726
#define MMU_QSCH_CPU_L1_TO_L0_MAPPINGr 2727
#define MMU_QSCH_CPU_PORT_CONFIGr 2728
#define MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr 2729
#define MMU_QSCH_ENABLE_ECCP_MEMr 2730
#define MMU_QSCH_EN_COR_ERR_RPTr 2731
#define MMU_QSCH_L0_ACCUM_COMP_MEMm 2732
#define MMU_QSCH_L0_CREDIT_MEMm 2733
#define MMU_QSCH_L0_FIRST_MEMm 2734
#define MMU_QSCH_L0_WEIGHT_MEMm 2735
#define MMU_QSCH_L1_ACCUM_COMP_MEMm 2736
#define MMU_QSCH_L1_CREDIT_MEMm 2737
#define MMU_QSCH_L1_FIRST_MEMm 2738
#define MMU_QSCH_L1_WEIGHT_MEMm 2739
#define MMU_QSCH_L2_ACCUM_COMP_MEMm 2740
#define MMU_QSCH_L2_CREDIT_MEMm 2741
#define MMU_QSCH_L2_WEIGHT_MEMm 2742
#define MMU_QSCH_MMUQ_TO_SCHQ_MAPr 2743
#define MMU_QSCH_PORT_CONFIGr 2744
#define MMU_QSCH_PORT_EMPTY_STATUSr 2745
#define MMU_QSCH_PORT_FLUSHr 2746
#define MMU_QSCH_RESERVEDr 2747
#define MMU_QSCH_SPECIAL_CONFIGr 2748
#define MMU_QSCH_TMBUSr 2749
#define MMU_QSCH_VOQ_FAIRNESS_CONFIGr 2750
#define MMU_REPL_GROUP_INFO_TBLm 2751
#define MMU_REPL_HEAD_TBLm 2752
#define MMU_REPL_LIST_TBLm 2753
#define MMU_REPL_STATE_TBLm 2754
#define MMU_RL_BANK_THDr 2755
#define MMU_RL_BQFF_EMPTY_STATUSr 2756
#define MMU_RL_BQFF_FULL_STATUSr 2757
#define MMU_RL_BQFF_OVRF_STATUSr 2758
#define MMU_RL_BQFF_UNDF_STATUSr 2759
#define MMU_RL_CMIC_RESERVEDr 2760
#define MMU_RL_CONFIGr 2761
#define MMU_RL_CPU_INT_ENr 2762
#define MMU_RL_CPU_INT_SETr 2763
#define MMU_RL_CPU_INT_STATr 2764
#define MMU_RL_CT_TILE_ACTIVITY2r 2765
#define MMU_RL_CT_TILE_ACTIVITYr 2766
#define MMU_RL_DEBUGr 2767
#define MMU_RL_DEBUG_CFGr 2768
#define MMU_RL_DEBUG_CNT_CONFIGr 2769
#define MMU_RL_DEBUG_PKT_CNTr 2770
#define MMU_RL_EBFF_CONFIGr 2771
#define MMU_RL_EBFF_DEBUGr 2772
#define MMU_RL_EBFF_DEBUG_STATUSr 2773
#define MMU_RL_EBFF_STATUSr 2774
#define MMU_RL_EBP_OVRDr 2775
#define MMU_RL_ENABLE_ECCP_MEMr 2776
#define MMU_RL_EN_COR_ERR_RPTr 2777
#define MMU_RL_FBANK0m 2778
#define MMU_RL_FBANK10m 2779
#define MMU_RL_FBANK11m 2780
#define MMU_RL_FBANK12m 2781
#define MMU_RL_FBANK13m 2782
#define MMU_RL_FBANK14m 2783
#define MMU_RL_FBANK15m 2784
#define MMU_RL_FBANK16m 2785
#define MMU_RL_FBANK17m 2786
#define MMU_RL_FBANK18m 2787
#define MMU_RL_FBANK19m 2788
#define MMU_RL_FBANK1m 2789
#define MMU_RL_FBANK20m 2790
#define MMU_RL_FBANK21m 2791
#define MMU_RL_FBANK22m 2792
#define MMU_RL_FBANK23m 2793
#define MMU_RL_FBANK24m 2794
#define MMU_RL_FBANK25m 2795
#define MMU_RL_FBANK26m 2796
#define MMU_RL_FBANK27m 2797
#define MMU_RL_FBANK28m 2798
#define MMU_RL_FBANK29m 2799
#define MMU_RL_FBANK2m 2800
#define MMU_RL_FBANK30m 2801
#define MMU_RL_FBANK31m 2802
#define MMU_RL_FBANK3m 2803
#define MMU_RL_FBANK4m 2804
#define MMU_RL_FBANK5m 2805
#define MMU_RL_FBANK6m 2806
#define MMU_RL_FBANK7m 2807
#define MMU_RL_FBANK8m 2808
#define MMU_RL_FBANK9m 2809
#define MMU_RL_RQEFF_STATUSr 2810
#define MMU_RL_RQE_FIFO_DEBUGr 2811
#define MMU_RL_RQE_FIFO_MEMm 2812
#define MMU_RL_TMBUSr 2813
#define MMU_RL_WBFF_EMPTY_STATUSr 2814
#define MMU_RL_WBFF_FULL_STATUSr 2815
#define MMU_RL_WBFF_OVRF_STATUSr 2816
#define MMU_RL_WBFF_UNDF_STATUSr 2817
#define MMU_RQE_CELL_FREE_LISTm 2818
#define MMU_RQE_CELL_LINK_LISTm 2819
#define MMU_RQE_CELL_QUEUEm 2820
#define MMU_RQE_CELL_QUEUE_HEADAr 2821
#define MMU_RQE_CELL_QUEUE_HEADBr 2822
#define MMU_RQE_CELL_QUEUE_HEADCr 2823
#define MMU_RQE_CELL_QUEUE_HEADDr 2824
#define MMU_RQE_CELL_QUEUE_HEADEr 2825
#define MMU_RQE_CELL_QUEUE_HEAD_STATr 2826
#define MMU_RQE_CELL_QUEUE_LEVELr 2827
#define MMU_RQE_CELL_QUEUE_TAILAr 2828
#define MMU_RQE_CELL_QUEUE_TAILBr 2829
#define MMU_RQE_CELL_QUEUE_TAILCr 2830
#define MMU_RQE_CELL_QUEUE_TAILDr 2831
#define MMU_RQE_CELL_QUEUE_TAILEr 2832
#define MMU_RQE_CELL_QUEUE_TAIL_STATr 2833
#define MMU_RQE_CMIC_RESERVEDr 2834
#define MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm 2835
#define MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr 2836
#define MMU_RQE_ENABLE_ECCP_MEMr 2837
#define MMU_RQE_EN_COR_ERR_RPTr 2838
#define MMU_RQE_FREELIST_CONTROLr 2839
#define MMU_RQE_INFO_TABLEm 2840
#define MMU_RQE_INT_ENr 2841
#define MMU_RQE_INT_SETr 2842
#define MMU_RQE_INT_STATr 2843
#define MMU_RQE_INVALID_DSTr 2844
#define MMU_RQE_L3_PURGE_STATr 2845
#define MMU_RQE_LAST_ACCEPTm 2846
#define MMU_RQE_MAX_SHAPER_ENr 2847
#define MMU_RQE_MAX_SHAPER_EN_PIPEr 2848
#define MMU_RQE_MAX_SHAPER_EN_PREFETCHr 2849
#define MMU_RQE_MAX_SHAPER_EN_SCCr 2850
#define MMU_RQE_MAX_SHAPER_EN_SREPr 2851
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNTr 2852
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PIPEr 2853
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_PREFETCHr 2854
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SCCr 2855
#define MMU_RQE_MAX_SHAPER_LIMIT_COUNT_SREPr 2856
#define MMU_RQE_MAX_SHAPER_RATEr 2857
#define MMU_RQE_MAX_SHAPER_RATE_PIPEr 2858
#define MMU_RQE_MAX_SHAPER_RATE_PREFETCHr 2859
#define MMU_RQE_MAX_SHAPER_RATE_SCCr 2860
#define MMU_RQE_MAX_SHAPER_RATE_SREPr 2861
#define MMU_RQE_MAX_SHAPER_THRESHOLDr 2862
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr 2863
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PIPEr 2864
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_PREFETCHr 2865
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SCCr 2866
#define MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_SREPr 2867
#define MMU_RQE_MAX_SHAPER_THRESHOLD_PIPEr 2868
#define MMU_RQE_MAX_SHAPER_THRESHOLD_PREFETCHr 2869
#define MMU_RQE_MAX_SHAPER_THRESHOLD_SCCr 2870
#define MMU_RQE_MAX_SHAPER_THRESHOLD_SREPr 2871
#define MMU_RQE_PIPELINE_FCFIFOm 2872
#define MMU_RQE_PKTQ_FREE_LISTm 2873
#define MMU_RQE_PKTQ_LINK_LISTm 2874
#define MMU_RQE_PKT_QUEUEm 2875
#define MMU_RQE_PKT_QUEUE_HEADr 2876
#define MMU_RQE_PKT_QUEUE_LEVELr 2877
#define MMU_RQE_PKT_QUEUE_TAILr 2878
#define MMU_RQE_PKT_STATEm 2879
#define MMU_RQE_PRIORITY_SCHEDULING_TYPEr 2880
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_PIPEr 2881
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_PREFETCHr 2882
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_SCCr 2883
#define MMU_RQE_PRIORITY_SCHEDULING_TYPE_SREPr 2884
#define MMU_RQE_PRIORITY_WERR_WEIGHTr 2885
#define MMU_RQE_PRIORITY_WERR_WEIGHT_PIPEr 2886
#define MMU_RQE_PRIORITY_WERR_WEIGHT_PREFETCHr 2887
#define MMU_RQE_PRIORITY_WERR_WEIGHT_SCCr 2888
#define MMU_RQE_PRIORITY_WERR_WEIGHT_SREPr 2889
#define MMU_RQE_PTAIL_PHEAD_CNT_CELLQr 2890
#define MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr 2891
#define MMU_RQE_QUEUE_SNAPSHOT_ENr 2892
#define MMU_RQE_REPL_CONFIGr 2893
#define MMU_RQE_REPL_PORT_AGG_MAPm 2894
#define MMU_RQE_SCH_GLOBALr 2895
#define MMU_RQE_SCH_INACTIVE_CONTROLr 2896
#define MMU_RQE_SPACIAL_ICC_FIFOm 2897
#define MMU_RQE_SPACIAL_REPL_FIFOm 2898
#define MMU_RQE_TMBUSr 2899
#define MMU_RQE_TX_CREDIT_TO_RLr 2900
#define MMU_RQE_TX_CREDIT_TO_TOQr 2901
#define MMU_RQE_WERR_MAXSC_CLEARr 2902
#define MMU_RQE_WERR_MAXSC_CLEAR_PIPEr 2903
#define MMU_RQE_WERR_MAXSC_CLEAR_PREFETCHr 2904
#define MMU_RQE_WERR_MAXSC_CLEAR_SCCr 2905
#define MMU_RQE_WERR_MAXSC_CLEAR_SREPr 2906
#define MMU_RQE_WERR_MAXSC_RESETr 2907
#define MMU_RQE_WERR_MAXSC_RESET_PIPEr 2908
#define MMU_RQE_WERR_MAXSC_RESET_PREFETCHr 2909
#define MMU_RQE_WERR_MAXSC_RESET_SCCr 2910
#define MMU_RQE_WERR_MAXSC_RESET_SREPr 2911
#define MMU_RQE_WERR_WORKING_COUNTSr 2912
#define MMU_RQE_WERR_WORKING_COUNTS_CLEARr 2913
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PIPEr 2914
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_PREFETCHr 2915
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SCCr 2916
#define MMU_RQE_WERR_WORKING_COUNTS_CLEAR_SREPr 2917
#define MMU_RQE_WERR_WORKING_COUNTS_PIPEr 2918
#define MMU_RQE_WERR_WORKING_COUNTS_PREFETCHr 2919
#define MMU_RQE_WERR_WORKING_COUNTS_SCCr 2920
#define MMU_RQE_WERR_WORKING_COUNTS_SREPr 2921
#define MMU_SCB_AGGREGATE_FIFO_BANK0m 2922
#define MMU_SCB_AGGREGATE_FIFO_BANK1m 2923
#define MMU_SCB_AGGREGATE_FIFO_BANK2m 2924
#define MMU_SCB_AGGREGATE_FIFO_BANK3m 2925
#define MMU_SCB_AGGREGATE_FIFO_BANK4m 2926
#define MMU_SCB_AGGREGATE_FIFO_BANK5m 2927
#define MMU_SCB_AGGREGATE_FIFO_BANK6m 2928
#define MMU_SCB_AGGREGATE_FIFO_BANK7m 2929
#define MMU_SCB_AGGREGATE_FIFO_DBr 2930
#define MMU_SCB_AGGREGATE_FIFO_PIPE_DBr 2931
#define MMU_SCB_AGGREGATE_FIFO_STATUSr 2932
#define MMU_SCB_CMIC_RESERVEDr 2933
#define MMU_SCB_CPU_INT_ENr 2934
#define MMU_SCB_CPU_INT_SETr 2935
#define MMU_SCB_CPU_INT_STATr 2936
#define MMU_SCB_DEBUGr 2937
#define MMU_SCB_ENABLE_ECCP_MEMr 2938
#define MMU_SCB_EN_COR_ERR_RPTr 2939
#define MMU_SCB_FORCE_INIT_DONEr 2940
#define MMU_SCB_PIPE_ACCUMULATOR_STATUSr 2941
#define MMU_SCB_PIPE_CELL_LLm 2942
#define MMU_SCB_PIPE_CELL_STORAGEm 2943
#define MMU_SCB_PIPE_CELL_STORAGE_STATUSr 2944
#define MMU_SCB_PIPE_FAPm 2945
#define MMU_SCB_PIPE_FAP_STATUSr 2946
#define MMU_SCB_PIPE_PDBm 2947
#define MMU_SCB_PIPE_PKT_FIFOm 2948
#define MMU_SCB_PIPE_PKT_FIFO_MEM_STATUSr 2949
#define MMU_SCB_PIPE_PKT_PREFETCH_FIFO_STATUSr 2950
#define MMU_SCB_TMBUSr 2951
#define MMU_THDI_BSTCONFIGr 2952
#define MMU_THDI_BST_HDRM_POOLr 2953
#define MMU_THDI_BST_HDRM_POOL_CNTr 2954
#define MMU_THDI_BST_PG_HDRM_PROFILEr 2955
#define MMU_THDI_BST_PG_SHARED_PROFILEr 2956
#define MMU_THDI_BST_PORTSP_SHARED_PROFILEr 2957
#define MMU_THDI_BST_SP_SHAREDr 2958
#define MMU_THDI_BST_SP_SHARED_CNTr 2959
#define MMU_THDI_BST_TRIGGER_STATUS_TYPEr 2960
#define MMU_THDI_BUFFER_CELL_LIMIT_SPr 2961
#define MMU_THDI_BYPASSr 2962
#define MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr 2963
#define MMU_THDI_CELL_SPAP_RED_OFFSET_SPr 2964
#define MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr 2965
#define MMU_THDI_CMIC_RESERVEDr 2966
#define MMU_THDI_CPU_INT_ENr 2967
#define MMU_THDI_CPU_INT_EN_INSTr 2968
#define MMU_THDI_CPU_INT_SETr 2969
#define MMU_THDI_CPU_INT_SET_INSTr 2970
#define MMU_THDI_CPU_INT_STATr 2971
#define MMU_THDI_CPU_INT_STAT_INSTr 2972
#define MMU_THDI_CPU_SPID_OVERRIDE_CTRLr 2973
#define MMU_THDI_ENABLE_ECCP_MEMr 2974
#define MMU_THDI_EN_COR_ERR_RPTr 2975
#define MMU_THDI_FLOW_CONTROL_XOFF_STATEr 2976
#define MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr 2977
#define MMU_THDI_HDRM_POOL_COUNT_HPr 2978
#define MMU_THDI_HDRM_POOL_STATUSr 2979
#define MMU_THDI_ING_PORT_CONFIGr 2980
#define MMU_THDI_LOSSLESS_PG_DROPr 2981
#define MMU_THDI_MC_SPID_OVERRIDE_CTRLr 2982
#define MMU_THDI_MEM_INIT_STATUSr 2983
#define MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr 2984
#define MMU_THDI_NONUC_INPPRI_PG_PROFILEr 2985
#define MMU_THDI_PFCPRI_PG_PROFILEr 2986
#define MMU_THDI_PG_PROFILEr 2987
#define MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr 2988
#define MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr 2989
#define MMU_THDI_POOL_CONFIGr 2990
#define MMU_THDI_POOL_COUNTER_OVERFLOW_IDr 2991
#define MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr 2992
#define MMU_THDI_POOL_DROP_COUNT_HPr 2993
#define MMU_THDI_POOL_DROP_STATEr 2994
#define MMU_THDI_POOL_SHARED_COUNT_SPr 2995
#define MMU_THDI_PORTSP_BSTm 2996
#define MMU_THDI_PORTSP_CONFIG1m 2997
#define MMU_THDI_PORTSP_CONFIGm 2998
#define MMU_THDI_PORTSP_COUNTERm 2999
#define MMU_THDI_PORT_BST_CONFIGm 3000
#define MMU_THDI_PORT_LIMIT_STATESr 3001
#define MMU_THDI_PORT_PG_HDRM_BSTm 3002
#define MMU_THDI_PORT_PG_HDRM_CONFIGm 3003
#define MMU_THDI_PORT_PG_HDRM_COUNTERm 3004
#define MMU_THDI_PORT_PG_MIN_CONFIG1m 3005
#define MMU_THDI_PORT_PG_MIN_CONFIGm 3006
#define MMU_THDI_PORT_PG_MIN_COUNTERm 3007
#define MMU_THDI_PORT_PG_RESUME_CONFIG1m 3008
#define MMU_THDI_PORT_PG_RESUME_CONFIGm 3009
#define MMU_THDI_PORT_PG_SHARED_BSTm 3010
#define MMU_THDI_PORT_PG_SHARED_CONFIG1m 3011
#define MMU_THDI_PORT_PG_SHARED_CONFIGm 3012
#define MMU_THDI_PORT_PG_SHARED_COUNTERm 3013
#define MMU_THDI_SCR_CNT_STATUSr 3014
#define MMU_THDI_TMBUSr 3015
#define MMU_THDI_UC_INPPRI_PG_PROFILEr 3016
#define MMU_THDO_ADT_HI_PRI_ALPHA_INDEXr 3017
#define MMU_THDO_ADT_HI_PRI_COUNT_SPr 3018
#define MMU_THDO_ADT_MARGIN_LEVEL_COUNTERr 3019
#define MMU_THDO_ADT_MONITOR_POOL_IDr 3020
#define MMU_THDO_ADT_SP0_MARGINr 3021
#define MMU_THDO_ADT_SP1_MARGINr 3022
#define MMU_THDO_ADT_SP2_MARGINr 3023
#define MMU_THDO_ADT_SP3_MARGINr 3024
#define MMU_THDO_BST_CONFIGr 3025
#define MMU_THDO_BST_CPU_INT_ENr 3026
#define MMU_THDO_BST_CPU_INT_SETr 3027
#define MMU_THDO_BST_CPU_INT_STATr 3028
#define MMU_THDO_BST_ENABLE_ECCP_MEMr 3029
#define MMU_THDO_BST_EN_COR_ERR_RPTr 3030
#define MMU_THDO_BST_SHARED_PORTm 3031
#define MMU_THDO_BST_SHARED_PORTSP_MCm 3032
#define MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm 3033
#define MMU_THDO_BST_STAT1r 3034
#define MMU_THDO_BST_STATr 3035
#define MMU_THDO_BST_TMBUSr 3036
#define MMU_THDO_BST_TOTAL_QUEUEm 3037
#define MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm 3038
#define MMU_THDO_BYPASSr 3039
#define MMU_THDO_CMIC_RESERVEDr 3040
#define MMU_THDO_CONFIGr 3041
#define MMU_THDO_CONFIG_MC_QGROUPm 3042
#define MMU_THDO_CONFIG_PORTr 3043
#define MMU_THDO_CONFIG_PORTSP_MCm 3044
#define MMU_THDO_CONFIG_PORT_UC0m 3045
#define MMU_THDO_CONFIG_PORT_UC1m 3046
#define MMU_THDO_CONFIG_UC_QGROUP0m 3047
#define MMU_THDO_CONFIG_UC_QGROUP1m 3048
#define MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr 3049
#define MMU_THDO_COUNTER_MC_QGROUPm 3050
#define MMU_THDO_COUNTER_OVERFLOW_IDr 3051
#define MMU_THDO_COUNTER_PORTSP_MCm 3052
#define MMU_THDO_COUNTER_PORT_UCm 3053
#define MMU_THDO_COUNTER_QUEUEm 3054
#define MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr 3055
#define MMU_THDO_COUNTER_UC_QGROUPm 3056
#define MMU_THDO_COUNTER_UNDERFLOW_IDr 3057
#define MMU_THDO_CPU_INT_ENr 3058
#define MMU_THDO_CPU_INT_SETr 3059
#define MMU_THDO_CPU_INT_STATr 3060
#define MMU_THDO_CPU_QUEUE_DROP_STATESr 3061
#define MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r 3062
#define MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r 3063
#define MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r 3064
#define MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r 3065
#define MMU_THDO_DCN_DROP_COUNTr 3066
#define MMU_THDO_DCN_HWM_CORr 3067
#define MMU_THDO_DCN_POOL_LIMITr 3068
#define MMU_THDO_DCN_POOL_OCCUPANCY_COUNTr 3069
#define MMU_THDO_DCN_POOL_OCCUPANCY_HWMr 3070
#define MMU_THDO_DCN_PROFILEr 3071
#define MMU_THDO_DCN_QNUMr 3072
#define MMU_THDO_DEVICE_PORT_MAPm 3073
#define MMU_THDO_EBST_FIFOm 3074
#define MMU_THDO_EBST_FIFO_POINTERSr 3075
#define MMU_THDO_EBST_POPm 3076
#define MMU_THDO_EBST_PORT_CONFIGm 3077
#define MMU_THDO_EBST_PROFILE_CONFIGr 3078
#define MMU_THDO_EBST_SCAN_CONFIGr 3079
#define MMU_THDO_ENABLE_ECCP_MEMr 3080
#define MMU_THDO_ENGINE_ENABLES_CFGr 3081
#define MMU_THDO_EN_COR_ERR_RPTr 3082
#define MMU_THDO_INT_CONFIGr 3083
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr 3084
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr 3085
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr 3086
#define MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr 3087
#define MMU_THDO_IPG_SIZEr 3088
#define MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr 3089
#define MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr 3090
#define MMU_THDO_MC_CQE_SP_BST_THRESHOLDr 3091
#define MMU_THDO_MC_POOL_BST_COUNTr 3092
#define MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr 3093
#define MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr 3094
#define MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr 3095
#define MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr 3096
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr 3097
#define MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr 3098
#define MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr 3099
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr 3100
#define MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr 3101
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr 3102
#define MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr 3103
#define MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr 3104
#define MMU_THDO_MIRROR_ON_DROP_MODTAG_CONFIGr 3105
#define MMU_THDO_MIRROR_ON_DROP_POOL_HIGHWATERMARK_COUNTr 3106
#define MMU_THDO_MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTr 3107
#define MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr 3108
#define MMU_THDO_MIRROR_ON_DROP_PROFILE_CONFIGr 3109
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr 3110
#define MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr 3111
#define MMU_THDO_MIRROR_ON_DROP_TAG_OCCUPANCYr 3112
#define MMU_THDO_PORT_DCN_PROFILEr 3113
#define MMU_THDO_PORT_DROP_COUNT_MCm 3114
#define MMU_THDO_PORT_DROP_COUNT_UCm 3115
#define MMU_THDO_PORT_Q_DROP_STATEm 3116
#define MMU_THDO_PORT_Q_DROP_STATE_MCm 3117
#define MMU_THDO_PORT_Q_DROP_STATE_SHm 3118
#define MMU_THDO_PORT_SP_DROP_STATE_MCm 3119
#define MMU_THDO_PORT_SP_DROP_STATE_UCm 3120
#define MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr 3121
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm 3122
#define MMU_THDO_QUEUE_CONFIG1m 3123
#define MMU_THDO_QUEUE_CONFIGm 3124
#define MMU_THDO_QUEUE_DROP_COUNTm 3125
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm 3126
#define MMU_THDO_QUEUE_RESUME_OFFSET1m 3127
#define MMU_THDO_QUEUE_RESUME_OFFSETm 3128
#define MMU_THDO_QUE_TOT_BST_THRESHOLDr 3129
#define MMU_THDO_Q_TO_QGRP_MAPD0m 3130
#define MMU_THDO_Q_TO_QGRP_MAPD1m 3131
#define MMU_THDO_RESUME_PORT_MC0m 3132
#define MMU_THDO_RESUME_PORT_MC1m 3133
#define MMU_THDO_RESUME_PORT_UC0m 3134
#define MMU_THDO_RESUME_PORT_UC1m 3135
#define MMU_THDO_RESUME_QUEUEm 3136
#define MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr 3137
#define MMU_THDO_SHARED_DB_POOL_CONFIGr 3138
#define MMU_THDO_SHARED_DB_POOL_DROP_STATESr 3139
#define MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr 3140
#define MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr 3141
#define MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr 3142
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr 3143
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr 3144
#define MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr 3145
#define MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr 3146
#define MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr 3147
#define MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr 3148
#define MMU_THDO_SP_SHR_BST_THRESHOLDr 3149
#define MMU_THDO_SRC_PORT_DROP_COUNTm 3150
#define MMU_THDO_TMBUSr 3151
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHm 3152
#define MMU_THDO_TOTAL_PORT_COUNTERm 3153
#define MMU_THDO_TOTAL_PORT_COUNTER_MCm 3154
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm 3155
#define MMU_THDO_TOTAL_PORT_COUNTER_SHm 3156
#define MMU_THDO_UC_POOL_BST_COUNTr 3157
#define MMU_THDO_VOQ_FAIRNESS_CFGr 3158
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCm 3159
#define MMU_THDR_QE_BST_CONFIGr 3160
#define MMU_THDR_QE_BST_COUNT_PRIQr 3161
#define MMU_THDR_QE_BST_COUNT_SPr 3162
#define MMU_THDR_QE_BST_STATr 3163
#define MMU_THDR_QE_BST_THRESHOLD_PRIQr 3164
#define MMU_THDR_QE_BST_THRESHOLD_SPr 3165
#define MMU_THDR_QE_BYPASSr 3166
#define MMU_THDR_QE_CONFIG1_PRIQr 3167
#define MMU_THDR_QE_CONFIGr 3168
#define MMU_THDR_QE_CONFIG_PRIQr 3169
#define MMU_THDR_QE_CONFIG_SPr 3170
#define MMU_THDR_QE_COUNTER_OVERFLOWr 3171
#define MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr 3172
#define MMU_THDR_QE_COUNTER_UNDERFLOWr 3173
#define MMU_THDR_QE_CPU_INT_ENr 3174
#define MMU_THDR_QE_CPU_INT_EN_INSTr 3175
#define MMU_THDR_QE_CPU_INT_SETr 3176
#define MMU_THDR_QE_CPU_INT_SET_INSTr 3177
#define MMU_THDR_QE_CPU_INT_STATr 3178
#define MMU_THDR_QE_CPU_INT_STAT_INSTr 3179
#define MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr 3180
#define MMU_THDR_QE_DROP_COUNT_PKT_PRIQr 3181
#define MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr 3182
#define MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr 3183
#define MMU_THDR_QE_LIMIT_MIN_PRIQr 3184
#define MMU_THDR_QE_MIN_COUNT_PRIQr 3185
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr 3186
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr 3187
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr 3188
#define MMU_THDR_QE_RESUME_LIMIT_PRIQr 3189
#define MMU_THDR_QE_RSVD_REGr 3190
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr 3191
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr 3192
#define MMU_THDR_QE_SHARED_COUNT_PRIQr 3193
#define MMU_THDR_QE_SHARED_COUNT_SPr 3194
#define MMU_THDR_QE_STATUS_PRIQr 3195
#define MMU_THDR_QE_STATUS_SPr 3196
#define MMU_THDR_QE_TOTAL_COUNT_PRIQr 3197
#define MMU_TOQ_CMIC_RESERVEDr 3198
#define MMU_TOQ_CONFIGr 3199
#define MMU_TOQ_CPU_INT_ENr 3200
#define MMU_TOQ_CPU_INT_SETr 3201
#define MMU_TOQ_CPU_INT_STATr 3202
#define MMU_TOQ_CQEB_CMIC_RESERVEDr 3203
#define MMU_TOQ_CQEB_CONFIGr 3204
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0m 3205
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m 3206
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m 3207
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1m 3208
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m 3209
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m 3210
#define MMU_TOQ_CQEB_ENABLE_ECCP_MEMr 3211
#define MMU_TOQ_CQEB_EN_COR_ERR_RPTr 3212
#define MMU_TOQ_CQEB_STATUSr 3213
#define MMU_TOQ_CQEB_TMBUSr 3214
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUm 3215
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM0_ITM0m 3216
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_MMU_ITM1_ITM1m 3217
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERm 3218
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM0_ITM0m 3219
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_MMU_ITM1_ITM1m 3220
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERm 3221
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM0_ITM0m 3222
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_MMU_ITM1_ITM1m 3223
#define MMU_TOQ_DEBUGr 3224
#define MMU_TOQ_ENABLE_ECCP_MEMr 3225
#define MMU_TOQ_EN_COR_ERR_RPTr 3226
#define MMU_TOQ_MC_ARB_STATUSr 3227
#define MMU_TOQ_MC_CQEBm 3228
#define MMU_TOQ_MC_CQEBNm 3229
#define MMU_TOQ_MC_CQEBN_MMU_ITM0_ITM0m 3230
#define MMU_TOQ_MC_CQEBN_MMU_ITM1_ITM1m 3231
#define MMU_TOQ_MC_CQEB_FAPm 3232
#define MMU_TOQ_MC_CQEB_FAP_MMU_ITM0_ITM0m 3233
#define MMU_TOQ_MC_CQEB_FAP_MMU_ITM1_ITM1m 3234
#define MMU_TOQ_MC_CQEB_MMU_ITM0_ITM0m 3235
#define MMU_TOQ_MC_CQEB_MMU_ITM1_ITM1m 3236
#define MMU_TOQ_MC_DELAY_LINE_LOWERm 3237
#define MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM0_ITM0m 3238
#define MMU_TOQ_MC_DELAY_LINE_LOWER_MMU_ITM1_ITM1m 3239
#define MMU_TOQ_MC_DELAY_LINE_UPPERm 3240
#define MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM0_ITM0m 3241
#define MMU_TOQ_MC_DELAY_LINE_UPPER_MMU_ITM1_ITM1m 3242
#define MMU_TOQ_OQS_STAGING_MEMm 3243
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m 3244
#define MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m 3245
#define MMU_TOQ_PORT_QTAIL_BANK_DBm 3246
#define MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM0_ITM0m 3247
#define MMU_TOQ_PORT_QTAIL_BANK_DB_MMU_ITM1_ITM1m 3248
#define MMU_TOQ_PORT_QTAIL_CNT_DBm 3249
#define MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM0_ITM0m 3250
#define MMU_TOQ_PORT_QTAIL_CNT_DB_MMU_ITM1_ITM1m 3251
#define MMU_TOQ_Q_MIRROR_ON_DROP_DESTINATION_CONFIGr 3252
#define MMU_TOQ_Q_TMBUSr 3253
#define MMU_TOQ_RQE_RECEPTION_FIFOm 3254
#define MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM0_ITM0m 3255
#define MMU_TOQ_RQE_RECEPTION_FIFO_MMU_ITM1_ITM1m 3256
#define MMU_TOQ_STATUSr 3257
#define MMU_TOQ_UC_CQEBN_LOWERm 3258
#define MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM0_ITM0m 3259
#define MMU_TOQ_UC_CQEBN_LOWER_MMU_ITM1_ITM1m 3260
#define MMU_TOQ_UC_CQEBN_UPPERm 3261
#define MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM0_ITM0m 3262
#define MMU_TOQ_UC_CQEBN_UPPER_MMU_ITM1_ITM1m 3263
#define MMU_TOQ_UC_CQEB_FAPm 3264
#define MMU_TOQ_UC_CQEB_FAP_MMU_ITM0_ITM0m 3265
#define MMU_TOQ_UC_CQEB_FAP_MMU_ITM1_ITM1m 3266
#define MMU_TOQ_UC_CQEB_LOWERm 3267
#define MMU_TOQ_UC_CQEB_LOWER_MMU_ITM0_ITM0m 3268
#define MMU_TOQ_UC_CQEB_LOWER_MMU_ITM1_ITM1m 3269
#define MMU_TOQ_UC_CQEB_UPPERm 3270
#define MMU_TOQ_UC_CQEB_UPPER_MMU_ITM0_ITM0m 3271
#define MMU_TOQ_UC_CQEB_UPPER_MMU_ITM1_ITM1m 3272
#define MMU_TOQ_VOQDB_CPUm 3273
#define MMU_TOQ_VOQDB_CPU_MMU_ITM0_ITM0m 3274
#define MMU_TOQ_VOQDB_CPU_MMU_ITM1_ITM1m 3275
#define MMU_TOQ_VOQDB_LOWERm 3276
#define MMU_TOQ_VOQDB_LOWER_MMU_ITM0_ITM0m 3277
#define MMU_TOQ_VOQDB_LOWER_MMU_ITM1_ITM1m 3278
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUm 3279
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM0_ITM0m 3280
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_MMU_ITM1_ITM1m 3281
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERm 3282
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM0_ITM0m 3283
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_MMU_ITM1_ITM1m 3284
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERm 3285
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM0_ITM0m 3286
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_MMU_ITM1_ITM1m 3287
#define MMU_TOQ_VOQDB_UPPERm 3288
#define MMU_TOQ_VOQDB_UPPER_MMU_ITM0_ITM0m 3289
#define MMU_TOQ_VOQDB_UPPER_MMU_ITM1_ITM1m 3290
#define MMU_TOQ_VOQ_HEAD_DB_CPUm 3291
#define MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM0_ITM0m 3292
#define MMU_TOQ_VOQ_HEAD_DB_CPU_MMU_ITM1_ITM1m 3293
#define MMU_TOQ_VOQ_HEAD_DB_LOWERm 3294
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM0_ITM0m 3295
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_MMU_ITM1_ITM1m 3296
#define MMU_TOQ_VOQ_HEAD_DB_UPPERm 3297
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM0_ITM0m 3298
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_MMU_ITM1_ITM1m 3299
#define MMU_WRED_AVG_PORTSP_SIZEm 3300
#define MMU_WRED_AVG_QSIZEm 3301
#define MMU_WRED_CMIC_RESERVEDr 3302
#define MMU_WRED_CONFIG_READYr 3303
#define MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr 3304
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_0m 3305
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_1m 3306
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_2m 3307
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_3m 3308
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_4m 3309
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_5m 3310
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_6m 3311
#define MMU_WRED_DROP_CURVE_PROFILE_MARK_7m 3312
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_0m 3313
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_1m 3314
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_2m 3315
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_3m 3316
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_4m 3317
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_5m 3318
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_6m 3319
#define MMU_WRED_DROP_CURVE_PROFILE_NONRESP_7m 3320
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_0m 3321
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_1m 3322
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_2m 3323
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_3m 3324
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_4m 3325
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_5m 3326
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_6m 3327
#define MMU_WRED_DROP_CURVE_PROFILE_RESP_7m 3328
#define MMU_WRED_ENABLE_ECCP_MEMr 3329
#define MMU_WRED_EN_COR_ERR_RPTr 3330
#define MMU_WRED_MEM_INIT_STATUSr 3331
#define MMU_WRED_POOL_CONFIGr 3332
#define MMU_WRED_POOL_INST_CONG_LIMITr 3333
#define MMU_WRED_POOL_INST_CONG_LIMIT_0r 3334
#define MMU_WRED_POOL_INST_CONG_LIMIT_1r 3335
#define MMU_WRED_POOL_INST_CONG_LIMIT_2r 3336
#define MMU_WRED_POOL_INST_CONG_LIMIT_3r 3337
#define MMU_WRED_PORTSP_CONFIGm 3338
#define MMU_WRED_PORT_SP_DROP_THD_0m 3339
#define MMU_WRED_PORT_SP_DROP_THD_1m 3340
#define MMU_WRED_PORT_SP_SHARED_COUNTm 3341
#define MMU_WRED_QUEUE_CONFIGm 3342
#define MMU_WRED_REFRESH_CONTROLr 3343
#define MMU_WRED_TIME_DOMAINr 3344
#define MMU_WRED_TMBUSr 3345
#define MMU_WRED_UC_QUEUE_DROP_THDm 3346
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m 3347
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m 3348
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTm 3349
#define MPLS_ENTRY_ACTION_TABLE_Am 3350
#define MPLS_ENTRY_ACTION_TABLE_Bm 3351
#define MPLS_ENTRY_DOUBLEm 3352
#define MPLS_ENTRY_ECCm 3353
#define MPLS_ENTRY_HASH_CONTROLm 3354
#define MPLS_ENTRY_HT_DEBUG_CMDm 3355
#define MPLS_ENTRY_HT_DEBUG_KEYm 3356
#define MPLS_ENTRY_HT_DEBUG_RESULTm 3357
#define MPLS_ENTRY_KEY_ATTRIBUTESm 3358
#define MPLS_ENTRY_KEY_BUFFER_0m 3359
#define MPLS_ENTRY_KEY_BUFFER_1m 3360
#define MPLS_ENTRY_REMAP_TABLE_Am 3361
#define MPLS_ENTRY_REMAP_TABLE_Bm 3362
#define MPLS_ENTRY_SINGLEm 3363
#define MY_STATION_2_CAM_BIST_CONFIG_1_64r 3364
#define MY_STATION_2_CAM_BIST_CONFIG_64r 3365
#define MY_STATION_2_CAM_BIST_STATUSr 3366
#define MY_STATION_2_CAM_CONTROLr 3367
#define MY_STATION_2_TCAMm 3368
#define MY_STATION_2_TCAM_DATA_ONLYm 3369
#define MY_STATION_2_TCAM_ENTRY_ONLYm 3370
#define MY_STATION_CAM_BIST_CONFIG_1_64r 3371
#define MY_STATION_CAM_BIST_CONFIG_64r 3372
#define MY_STATION_CAM_BIST_STATUSr 3373
#define MY_STATION_CAM_CONTROLr 3374
#define MY_STATION_TCAMm 3375
#define MY_STATION_TCAM_DATA_ONLYm 3376
#define MY_STATION_TCAM_ENTRY_ONLYm 3377
#define NONUCAST_TRUNK_BLOCK_MASKm 3378
#define NTP_CONFIGr 3379
#define OPAQUE_TAG_CONFIGr 3380
#define OPAQUE_TAG_CONFIG_0r 3381
#define OPAQUE_TAG_CONFIG_1r 3382
#define PARS_RAM_CONTROLr 3383
#define PARS_SER_CONTROLr 3384
#define PFC_COLLECTOR_DS_FIFOm 3385
#define PFC_COLLECTOR_DS_FIFO_SER_CONTROLr 3386
#define PFC_COLLECTOR_DS_FIFO_STATUSr 3387
#define PFC_COLLECTOR_ECC_STATUSr 3388
#define PFC_COLLECTOR_IDB_ENr 3389
#define PFC_COLLECTOR_INTR_ENABLEr 3390
#define PFC_COLLECTOR_INTR_STATUSr 3391
#define PFC_COLLECTOR_RAM_CONTROLr 3392
#define PFC_COLLECTOR_REF_TIME_CONTROLr 3393
#define PFC_COLLECTOR_RESETr 3394
#define PFC_COLLECTOR_SAMPLE_WINDOW_CONTROLr 3395
#define PORT_BITMAP_PROFILEm 3396
#define PORT_BRIDGE_BMAPm 3397
#define PORT_COS_MAPm 3398
#define PORT_IF_SBS_CONTROLr 3399
#define PORT_LAG_FAILOVER_SETm 3400
#define PORT_TABm 3401
#define PROTOCOL_PKT_CONTROLr 3402
#define PROT_NHI_CONFIGr 3403
#define PROT_NHI_TABLE_1m 3404
#define PTR_COPYTOCPU_MASK_0r 3405
#define PTR_COPYTOCPU_MASK_1r 3406
#define PTR_RESULTS_BUFFER_IADAPTm 3407
#define PTR_RESULTS_BUFFER_IFWDm 3408
#define PTR_RESULTS_BUFFER_IPARSm 3409
#define PTR_RESULTS_BUFFER_ISWm 3410
#define RDBGC0_64r 3411
#define RDBGC0_SELECTr 3412
#define RDBGC10_64r 3413
#define RDBGC10_SELECTr 3414
#define RDBGC11_64r 3415
#define RDBGC11_SELECTr 3416
#define RDBGC12_64r 3417
#define RDBGC12_SELECTr 3418
#define RDBGC13_64r 3419
#define RDBGC13_SELECTr 3420
#define RDBGC14_64r 3421
#define RDBGC14_SELECTr 3422
#define RDBGC15_64r 3423
#define RDBGC15_SELECTr 3424
#define RDBGC1_64r 3425
#define RDBGC1_SELECTr 3426
#define RDBGC2_64r 3427
#define RDBGC2_SELECTr 3428
#define RDBGC3_64r 3429
#define RDBGC3_SELECTr 3430
#define RDBGC4_64r 3431
#define RDBGC4_SELECTr 3432
#define RDBGC5_64r 3433
#define RDBGC5_SELECTr 3434
#define RDBGC6_64r 3435
#define RDBGC6_SELECTr 3436
#define RDBGC7_64r 3437
#define RDBGC7_SELECTr 3438
#define RDBGC8_64r 3439
#define RDBGC8_SELECTr 3440
#define RDBGC9_64r 3441
#define RDBGC9_SELECTr 3442
#define RDBGC_SELECT_2r 3443
#define RDBGC_SELECT_3r 3444
#define RDBGC_SELECT_4r 3445
#define REMOTE_CPU_DA_LSr 3446
#define REMOTE_CPU_DA_MSr 3447
#define REMOTE_CPU_LENGTH_TYPEr 3448
#define REQ_VECTOR_CONFIGm 3449
#define REQ_VECTOR_MATCH_POLICYr 3450
#define RESPONSIVE_PROTOCOL_MATCHm 3451
#define RIPC4_64r 3452
#define RIPC6_64r 3453
#define RIPD4_64r 3454
#define RIPD6_64r 3455
#define RIPHE4_64r 3456
#define RIPHE6_64r 3457
#define RPORTD_64r 3458
#define RSEL_RAM_DBGCTRL_64r 3459
#define RSFEC_SYMBOL_ERROR_MIBm 3460
#define RTAG7_FLOW_BASED_HASHm 3461
#define RTAG7_HASH_CONTROLr 3462
#define RTAG7_HASH_CONTROL_2r 3463
#define RTAG7_HASH_CONTROL_3_64r 3464
#define RTAG7_HASH_CONTROL_4r 3465
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Ar 3466
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Br 3467
#define RTAG7_HASH_FIELD_BMAP_1r 3468
#define RTAG7_HASH_FIELD_BMAP_2r 3469
#define RTAG7_HASH_FIELD_BMAP_3r 3470
#define RTAG7_HASH_SEED_Ar 3471
#define RTAG7_HASH_SEED_Br 3472
#define RTAG7_HASH_SELr 3473
#define RTAG7_HASH_VH_INITIALIZE_Ar 3474
#define RTAG7_HASH_VH_INITIALIZE_Br 3475
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r 3476
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r 3477
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r 3478
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r 3479
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr 3480
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr 3481
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_EXTENDEDr 3482
#define RTAG7_PORT_BASED_HASHm 3483
#define RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr 3484
#define RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr 3485
#define RTUN_64r 3486
#define RUC_64r 3487
#define RX_FDR_CONTROLm 3488
#define RX_FDR_STATUSm 3489
#define RX_LKUP_1588_MEM_MPP0m 3490
#define RX_LKUP_1588_MEM_MPP1m 3491
#define SBS_CONTROLr 3492
#define SFLOW_EGR_RAND_SEED_INST0r 3493
#define SFLOW_EGR_RAND_SEED_INST1r 3494
#define SFLOW_EGR_THRESHOLDr 3495
#define SFLOW_ING_DATA_SOURCEm 3496
#define SFLOW_ING_FLEX_DATA_SOURCE_INST0m 3497
#define SFLOW_ING_FLEX_DATA_SOURCE_INST1m 3498
#define SFLOW_ING_FLEX_RAND_SEED_INST0r 3499
#define SFLOW_ING_FLEX_RAND_SEED_INST1r 3500
#define SFLOW_ING_MIRROR_CONFIGr 3501
#define SFLOW_ING_RAND_SEED_INST0r 3502
#define SFLOW_ING_RAND_SEED_INST1r 3503
#define SOBMH_FLEX_CTR_CONTROLr 3504
#define SOURCE_TRUNK_MAP_TABLEm 3505
#define SPEED_ID_TABLEm 3506
#define SPEED_PRIORITY_MAP_TBLm 3507
#define SRP_CONTROL_1r 3508
#define SRP_CONTROL_2r 3509
#define STG_TAB_2m 3510
#define STG_TAB_Am 3511
#define STG_TAB_Bm 3512
#define SVPm 3513
#define SVP_FLEX_CTR_CONTROLr 3514
#define SW_HW_CONTROLr 3515
#define SW_IFP_DST_ACTION_CONTROLr 3516
#define TCP_FNm 3517
#define TDBGC0_64r 3518
#define TDBGC0_SELECTr 3519
#define TDBGC10_64r 3520
#define TDBGC10_SELECTr 3521
#define TDBGC11_64r 3522
#define TDBGC11_SELECTr 3523
#define TDBGC1_64r 3524
#define TDBGC1_SELECTr 3525
#define TDBGC2_64r 3526
#define TDBGC2_SELECTr 3527
#define TDBGC3_64r 3528
#define TDBGC3_SELECTr 3529
#define TDBGC4_64r 3530
#define TDBGC4_SELECTr 3531
#define TDBGC5_64r 3532
#define TDBGC5_SELECTr 3533
#define TDBGC6_64r 3534
#define TDBGC6_SELECTr 3535
#define TDBGC7_64r 3536
#define TDBGC7_SELECTr 3537
#define TDBGC8_64r 3538
#define TDBGC8_SELECTr 3539
#define TDBGC9_64r 3540
#define TDBGC9_SELECTr 3541
#define TDBGC_SELECT_2r 3542
#define THDI_BST_TRIGGER_STATUS_32r 3543
#define THD_MISC_CONTROL1r 3544
#define THD_MISC_CONTROL2r 3545
#define THD_MISC_CONTROLr 3546
#define TOP_AVS_CTRLr 3547
#define TOP_AVS_INTR_STATUSr 3548
#define TOP_BS_PLL0_CTRL_0r 3549
#define TOP_BS_PLL0_CTRL_1r 3550
#define TOP_BS_PLL0_CTRL_2r 3551
#define TOP_BS_PLL0_CTRL_3r 3552
#define TOP_BS_PLL0_CTRL_4r 3553
#define TOP_BS_PLL0_STATUSr 3554
#define TOP_BS_PLL1_CTRL_0r 3555
#define TOP_BS_PLL1_CTRL_1r 3556
#define TOP_BS_PLL1_CTRL_2r 3557
#define TOP_BS_PLL1_CTRL_3r 3558
#define TOP_BS_PLL1_CTRL_4r 3559
#define TOP_BS_PLL1_STATUSr 3560
#define TOP_BS_PLL_CTRL_0r 3561
#define TOP_BS_PLL_CTRL_1r 3562
#define TOP_BS_PLL_CTRL_2r 3563
#define TOP_BS_PLL_CTRL_3r 3564
#define TOP_BS_PLL_CTRL_4r 3565
#define TOP_BS_PLL_STATUSr 3566
#define TOP_CORE_PLL_CTRL_0r 3567
#define TOP_CORE_PLL_CTRL_1r 3568
#define TOP_CORE_PLL_CTRL_2r 3569
#define TOP_CORE_PLL_CTRL_3r 3570
#define TOP_CORE_PLL_CTRL_4r 3571
#define TOP_CORE_PLL_STATUSr 3572
#define TOP_CPU2TAP_DMA_CMD_MEMm 3573
#define TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr 3574
#define TOP_CPU2TAP_DMA_CMD_MEM_STATUSr 3575
#define TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr 3576
#define TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr 3577
#define TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm 3578
#define TOP_CPU2TAP_MEM_TMr 3579
#define TOP_DEV_REV_IDr 3580
#define TOP_EP_CLOCK_GATING_DISABLE_REGr 3581
#define TOP_FUNC_DEBUG_STATUS_0r 3582
#define TOP_FUNC_DEBUG_STATUS_1r 3583
#define TOP_FUNC_DEBUG_STATUS_SELr 3584
#define TOP_HALF_MODE_CTRLr 3585
#define TOP_HW_TAP_CONTROLr 3586
#define TOP_HW_TAP_MEM_DEBUGr 3587
#define TOP_HW_TAP_MEM_ECC_CTRL_0r 3588
#define TOP_HW_TAP_MEM_ECC_CTRL_1r 3589
#define TOP_HW_TAP_MEM_ECC_STATUSr 3590
#define TOP_HW_TAP_READ_VALID_DEBUG_STATUSr 3591
#define TOP_INT_REV_ID_REGr 3592
#define TOP_IPROC_PLL_CTRL_0r 3593
#define TOP_IPROC_PLL_CTRL_1r 3594
#define TOP_IPROC_PLL_CTRL_2r 3595
#define TOP_IPROC_PLL_CTRL_3r 3596
#define TOP_IPROC_PLL_CTRL_4r 3597
#define TOP_IPROC_PLL_CTRL_5r 3598
#define TOP_IPROC_PLL_STATUSr 3599
#define TOP_IP_CLOCK_GATING_DISABLE_REGr 3600
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r 3601
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r 3602
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r 3603
#define TOP_L1_RCVD_CLK_VALID_STATUS_3r 3604
#define TOP_LINK_STATUS_CTRLr 3605
#define TOP_MISC_CONTROLr 3606
#define TOP_MISC_CONTROL_1r 3607
#define TOP_MISC_CONTROL_2r 3608
#define TOP_MISC_STATUSr 3609
#define TOP_OSC_COUNT_STATr 3610
#define TOP_PLLS_CMN_CTRL_0r 3611
#define TOP_PLLS_CMN_CTRL_1r 3612
#define TOP_PM_FDR_MEMm 3613
#define TOP_PP_PLL_CTRL_0r 3614
#define TOP_PP_PLL_CTRL_1r 3615
#define TOP_PP_PLL_CTRL_2r 3616
#define TOP_PP_PLL_CTRL_3r 3617
#define TOP_PP_PLL_CTRL_4r 3618
#define TOP_PP_PLL_STATUSr 3619
#define TOP_PP_STRAP_0r 3620
#define TOP_PP_STRAP_10r 3621
#define TOP_PP_STRAP_11r 3622
#define TOP_PP_STRAP_12r 3623
#define TOP_PP_STRAP_13r 3624
#define TOP_PP_STRAP_14r 3625
#define TOP_PP_STRAP_15r 3626
#define TOP_PP_STRAP_16r 3627
#define TOP_PP_STRAP_17r 3628
#define TOP_PP_STRAP_1r 3629
#define TOP_PP_STRAP_2r 3630
#define TOP_PP_STRAP_3r 3631
#define TOP_PP_STRAP_4r 3632
#define TOP_PP_STRAP_5r 3633
#define TOP_PP_STRAP_6r 3634
#define TOP_PP_STRAP_7r 3635
#define TOP_PP_STRAP_8r 3636
#define TOP_PP_STRAP_9r 3637
#define TOP_PVTMON_0_CTRL_0r 3638
#define TOP_PVTMON_0_CTRL_1r 3639
#define TOP_PVTMON_0_HW_RST_THRESHOLDr 3640
#define TOP_PVTMON_0_INTR_THRESHOLDr 3641
#define TOP_PVTMON_0_RESULT_0r 3642
#define TOP_PVTMON_0_RESULT_1r 3643
#define TOP_PVTMON_10_CTRL_0r 3644
#define TOP_PVTMON_10_CTRL_1r 3645
#define TOP_PVTMON_10_HW_RST_THRESHOLDr 3646
#define TOP_PVTMON_10_INTR_THRESHOLDr 3647
#define TOP_PVTMON_10_RESULT_0r 3648
#define TOP_PVTMON_10_RESULT_1r 3649
#define TOP_PVTMON_11_CTRL_0r 3650
#define TOP_PVTMON_11_CTRL_1r 3651
#define TOP_PVTMON_11_HW_RST_THRESHOLDr 3652
#define TOP_PVTMON_11_INTR_THRESHOLDr 3653
#define TOP_PVTMON_11_RESULT_0r 3654
#define TOP_PVTMON_11_RESULT_1r 3655
#define TOP_PVTMON_12_CTRL_0r 3656
#define TOP_PVTMON_12_CTRL_1r 3657
#define TOP_PVTMON_12_HW_RST_THRESHOLDr 3658
#define TOP_PVTMON_12_INTR_THRESHOLDr 3659
#define TOP_PVTMON_12_RESULT_0r 3660
#define TOP_PVTMON_12_RESULT_1r 3661
#define TOP_PVTMON_13_CTRL_0r 3662
#define TOP_PVTMON_13_CTRL_1r 3663
#define TOP_PVTMON_13_HW_RST_THRESHOLDr 3664
#define TOP_PVTMON_13_INTR_THRESHOLDr 3665
#define TOP_PVTMON_13_RESULT_0r 3666
#define TOP_PVTMON_13_RESULT_1r 3667
#define TOP_PVTMON_14_CTRL_0r 3668
#define TOP_PVTMON_14_CTRL_1r 3669
#define TOP_PVTMON_14_HW_RST_THRESHOLDr 3670
#define TOP_PVTMON_14_INTR_THRESHOLDr 3671
#define TOP_PVTMON_14_RESULT_0r 3672
#define TOP_PVTMON_14_RESULT_1r 3673
#define TOP_PVTMON_15_HW_RST_THRESHOLDr 3674
#define TOP_PVTMON_15_INTR_THRESHOLDr 3675
#define TOP_PVTMON_15_RESULT_0r 3676
#define TOP_PVTMON_15_RESULT_1r 3677
#define TOP_PVTMON_1_CTRL_0r 3678
#define TOP_PVTMON_1_CTRL_1r 3679
#define TOP_PVTMON_1_HW_RST_THRESHOLDr 3680
#define TOP_PVTMON_1_INTR_THRESHOLDr 3681
#define TOP_PVTMON_1_RESULT_0r 3682
#define TOP_PVTMON_1_RESULT_1r 3683
#define TOP_PVTMON_2_CTRL_0r 3684
#define TOP_PVTMON_2_CTRL_1r 3685
#define TOP_PVTMON_2_HW_RST_THRESHOLDr 3686
#define TOP_PVTMON_2_INTR_THRESHOLDr 3687
#define TOP_PVTMON_2_RESULT_0r 3688
#define TOP_PVTMON_2_RESULT_1r 3689
#define TOP_PVTMON_3_CTRL_0r 3690
#define TOP_PVTMON_3_CTRL_1r 3691
#define TOP_PVTMON_3_HW_RST_THRESHOLDr 3692
#define TOP_PVTMON_3_INTR_THRESHOLDr 3693
#define TOP_PVTMON_3_RESULT_0r 3694
#define TOP_PVTMON_3_RESULT_1r 3695
#define TOP_PVTMON_4_CTRL_0r 3696
#define TOP_PVTMON_4_CTRL_1r 3697
#define TOP_PVTMON_4_HW_RST_THRESHOLDr 3698
#define TOP_PVTMON_4_INTR_THRESHOLDr 3699
#define TOP_PVTMON_4_RESULT_0r 3700
#define TOP_PVTMON_4_RESULT_1r 3701
#define TOP_PVTMON_5_CTRL_0r 3702
#define TOP_PVTMON_5_CTRL_1r 3703
#define TOP_PVTMON_5_HW_RST_THRESHOLDr 3704
#define TOP_PVTMON_5_INTR_THRESHOLDr 3705
#define TOP_PVTMON_5_RESULT_0r 3706
#define TOP_PVTMON_5_RESULT_1r 3707
#define TOP_PVTMON_6_CTRL_0r 3708
#define TOP_PVTMON_6_CTRL_1r 3709
#define TOP_PVTMON_6_HW_RST_THRESHOLDr 3710
#define TOP_PVTMON_6_INTR_THRESHOLDr 3711
#define TOP_PVTMON_6_RESULT_0r 3712
#define TOP_PVTMON_6_RESULT_1r 3713
#define TOP_PVTMON_7_CTRL_0r 3714
#define TOP_PVTMON_7_CTRL_1r 3715
#define TOP_PVTMON_7_HW_RST_THRESHOLDr 3716
#define TOP_PVTMON_7_INTR_THRESHOLDr 3717
#define TOP_PVTMON_7_RESULT_0r 3718
#define TOP_PVTMON_7_RESULT_1r 3719
#define TOP_PVTMON_8_CTRL_0r 3720
#define TOP_PVTMON_8_CTRL_1r 3721
#define TOP_PVTMON_8_HW_RST_THRESHOLDr 3722
#define TOP_PVTMON_8_INTR_THRESHOLDr 3723
#define TOP_PVTMON_8_RESULT_0r 3724
#define TOP_PVTMON_8_RESULT_1r 3725
#define TOP_PVTMON_9_CTRL_0r 3726
#define TOP_PVTMON_9_CTRL_1r 3727
#define TOP_PVTMON_9_HW_RST_THRESHOLDr 3728
#define TOP_PVTMON_9_INTR_THRESHOLDr 3729
#define TOP_PVTMON_9_RESULT_0r 3730
#define TOP_PVTMON_9_RESULT_1r 3731
#define TOP_PVTMON_CTRL_0r 3732
#define TOP_PVTMON_CTRL_1r 3733
#define TOP_PVTMON_HW_RST_STATUSr 3734
#define TOP_PVTMON_HW_RST_THRESHOLDr 3735
#define TOP_PVTMON_INTR_MASK_0r 3736
#define TOP_PVTMON_INTR_STATUS_0r 3737
#define TOP_PVTMON_INTR_THRESHOLDr 3738
#define TOP_PVTMON_RESULT_0r 3739
#define TOP_PVTMON_RESULT_1r 3740
#define TOP_RESCAL_0_CONTROLr 3741
#define TOP_RESCAL_0_STATUS_0r 3742
#define TOP_RESCAL_0_STATUS_1r 3743
#define TOP_RESCAL_1_CONTROLr 3744
#define TOP_RESCAL_1_STATUS_0r 3745
#define TOP_RESCAL_1_STATUS_1r 3746
#define TOP_RESCAL_2_CONTROLr 3747
#define TOP_RESCAL_2_STATUS_0r 3748
#define TOP_RESCAL_2_STATUS_1r 3749
#define TOP_RESCAL_3_CONTROLr 3750
#define TOP_RESCAL_3_STATUS_0r 3751
#define TOP_RESCAL_3_STATUS_1r 3752
#define TOP_RESCAL_4_CONTROLr 3753
#define TOP_RESCAL_4_STATUS_0r 3754
#define TOP_RESCAL_4_STATUS_1r 3755
#define TOP_RING_OSC_CTRLr 3756
#define TOP_SEQ_RST_0r 3757
#define TOP_SEQ_RST_1r 3758
#define TOP_SEQ_RST_2r 3759
#define TOP_SOFT_RESET_REGr 3760
#define TOP_SOFT_RESET_REG_2r 3761
#define TOP_SOFT_RESET_REG_3r 3762
#define TOP_SOFT_RESET_REG_4r 3763
#define TOP_SWITCH_FEATURE_ENABLEr 3764
#define TOP_SYNCE_CTRLr 3765
#define TOP_TAP_CONTROLr 3766
#define TOP_TLB_CONTROLr 3767
#define TOP_TLB_CONTROL_1r 3768
#define TOP_TLB_CONTROL_2r 3769
#define TOP_TLB_CONTROL_3r 3770
#define TOP_TLB_CONTROL_STATUSr 3771
#define TOP_TMON_CHANNELS_CTRL_0r 3772
#define TOP_TMON_CHANNELS_CTRL_1r 3773
#define TOP_TSC_DISABLE_STATUSr 3774
#define TOP_TSC_DISABLE_STATUS_0r 3775
#define TOP_TSC_DISABLE_STATUS_1r 3776
#define TOP_TSC_ENABLE_0r 3777
#define TOP_TSC_ENABLE_1r 3778
#define TOP_TSC_ENABLE_2r 3779
#define TOP_TS_PLL_CTRL_0r 3780
#define TOP_TS_PLL_CTRL_1r 3781
#define TOP_TS_PLL_CTRL_2r 3782
#define TOP_TS_PLL_CTRL_3r 3783
#define TOP_TS_PLL_CTRL_4r 3784
#define TOP_TS_PLL_CTRL_5r 3785
#define TOP_TS_PLL_STATUSr 3786
#define TOP_UC_TAP_CONTROLr 3787
#define TOP_UC_TAP_READ_DATAr 3788
#define TOP_UC_TAP_WRITE_DATAr 3789
#define TOP_UPI_CTRL_0r 3790
#define TOP_UPI_CTRL_1r 3791
#define TOP_UPI_STATUS_0r 3792
#define TOP_UPI_STATUS_10r 3793
#define TOP_UPI_STATUS_11r 3794
#define TOP_UPI_STATUS_12r 3795
#define TOP_UPI_STATUS_13r 3796
#define TOP_UPI_STATUS_14r 3797
#define TOP_UPI_STATUS_15r 3798
#define TOP_UPI_STATUS_16r 3799
#define TOP_UPI_STATUS_17r 3800
#define TOP_UPI_STATUS_18r 3801
#define TOP_UPI_STATUS_19r 3802
#define TOP_UPI_STATUS_1r 3803
#define TOP_UPI_STATUS_20r 3804
#define TOP_UPI_STATUS_21r 3805
#define TOP_UPI_STATUS_22r 3806
#define TOP_UPI_STATUS_23r 3807
#define TOP_UPI_STATUS_24r 3808
#define TOP_UPI_STATUS_25r 3809
#define TOP_UPI_STATUS_26r 3810
#define TOP_UPI_STATUS_27r 3811
#define TOP_UPI_STATUS_2r 3812
#define TOP_UPI_STATUS_3r 3813
#define TOP_UPI_STATUS_4r 3814
#define TOP_UPI_STATUS_5r 3815
#define TOP_UPI_STATUS_6r 3816
#define TOP_UPI_STATUS_7r 3817
#define TOP_UPI_STATUS_8r 3818
#define TOP_UPI_STATUS_9r 3819
#define TOS_FNm 3820
#define TPCE_64r 3821
#define TRUNK_BITMAPm 3822
#define TRUNK_GROUP_FLEX_CTR_CONTROLr 3823
#define TRUNK_RAND_LB_SEED_INST0r 3824
#define TRUNK_RAND_LB_SEED_INST1r 3825
#define TTL_FNm 3826
#define TX_LKUP_1588_MEMm 3827
#define TX_TWOSTEP_1588_TSm 3828
#define UDF_CAM_BIST_CONFIG_1_64r 3829
#define UDF_CAM_BIST_CONFIG_64r 3830
#define UDF_CAM_BIST_STATUSr 3831
#define UDF_CAM_CONTROLr 3832
#define UDF_CONDITIONAL_CHECK_TABLE_CAMm 3833
#define UDF_CONDITIONAL_CHECK_TABLE_RAMm 3834
#define UDF_CONDITIONAL_CHECK_TABLE_RAM_1m 3835
#define UFT_SHARED_BANKS_CONTROLm 3836
#define UM_TABLEm 3837
#define UNICAST_DROP_CONFIGr 3838
#define UNKNOWN_MCAST_BLOCK_MASKm 3839
#define UNKNOWN_UCAST_BLOCK_MASKm 3840
#define VFI_2m 3841
#define VFI_CTRLr 3842
#define VFI_MEMBERSHIP_PROFILE_TABm 3843
#define VFI_PROFILE_2m 3844
#define VFI_PROFILE_TABm 3845
#define VFI_TABm 3846
#define VFP_CAM_BIST_CONFIG_1_64r 3847
#define VFP_CAM_BIST_CONFIG_64r 3848
#define VFP_CAM_BIST_STATUSr 3849
#define VFP_CAM_CONTROLr 3850
#define VFP_HASH_FIELD_BMAP_TABLE_Am 3851
#define VFP_HASH_FIELD_BMAP_TABLE_Bm 3852
#define VFP_KEY_CONTROL_1r 3853
#define VFP_KEY_CONTROL_2r 3854
#define VFP_POLICY_TABLEm 3855
#define VFP_POLICY_TABLE_RAM_CONTROLr 3856
#define VFP_SLICE_CONTROLr 3857
#define VFP_SLICE_MAPr 3858
#define VFP_TCAMm 3859
#define VFP_TMr 3860
#define VRF_MASKr 3861
#define VXLAN_CONTROLr 3862
#define VXLAN_DEFAULT_NETWORK_SVPr 3863
#define XLMAC_CLEAR_ECC_STATUSr 3864
#define XLMAC_CLEAR_FIFO_STATUSr 3865
#define XLMAC_CLEAR_RX_LSS_STATUSr 3866
#define XLMAC_CTRLr 3867
#define XLMAC_E2ECC_DATA_HDR_0r 3868
#define XLMAC_E2ECC_DATA_HDR_1r 3869
#define XLMAC_E2ECC_MODULE_HDR_0r 3870
#define XLMAC_E2ECC_MODULE_HDR_1r 3871
#define XLMAC_E2EFC_DATA_HDR_0r 3872
#define XLMAC_E2EFC_DATA_HDR_1r 3873
#define XLMAC_E2EFC_MODULE_HDR_0r 3874
#define XLMAC_E2EFC_MODULE_HDR_1r 3875
#define XLMAC_E2E_CTRLr 3876
#define XLMAC_ECC_CTRLr 3877
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr 3878
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRr 3879
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr 3880
#define XLMAC_EEE_CTRLr 3881
#define XLMAC_EEE_TIMERSr 3882
#define XLMAC_FIFO_STATUSr 3883
#define XLMAC_GMII_EEE_CTRLr 3884
#define XLMAC_HIGIG_HDR_0r 3885
#define XLMAC_HIGIG_HDR_1r 3886
#define XLMAC_INTR_ENABLEr 3887
#define XLMAC_INTR_STATUSr 3888
#define XLMAC_LAG_FAILOVER_STATUSr 3889
#define XLMAC_LLFC_CTRLr 3890
#define XLMAC_MEM_CTRLr 3891
#define XLMAC_MODEr 3892
#define XLMAC_PAUSE_CTRLr 3893
#define XLMAC_PFC_CTRLr 3894
#define XLMAC_PFC_DAr 3895
#define XLMAC_PFC_OPCODEr 3896
#define XLMAC_PFC_TYPEr 3897
#define XLMAC_RX_CDC_ECC_STATUSr 3898
#define XLMAC_RX_CTRLr 3899
#define XLMAC_RX_LLFC_MSG_FIELDSr 3900
#define XLMAC_RX_LSS_CTRLr 3901
#define XLMAC_RX_LSS_STATUSr 3902
#define XLMAC_RX_MAC_SAr 3903
#define XLMAC_RX_MAX_SIZEr 3904
#define XLMAC_RX_VLAN_TAGr 3905
#define XLMAC_SPARE0r 3906
#define XLMAC_SPARE1r 3907
#define XLMAC_TIMESTAMP_ADJUSTr 3908
#define XLMAC_TIMESTAMP_BYTE_ADJUSTr 3909
#define XLMAC_TXFIFO_CELL_CNTr 3910
#define XLMAC_TXFIFO_CELL_REQ_CNTr 3911
#define XLMAC_TX_CDC_ECC_STATUSr 3912
#define XLMAC_TX_CRC_CORRUPT_CTRLr 3913
#define XLMAC_TX_CTRLr 3914
#define XLMAC_TX_LLFC_MSG_FIELDSr 3915
#define XLMAC_TX_MAC_SAr 3916
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr 3917
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr 3918
#define XLMAC_VERSION_IDr 3919
#define XLMIB_R1023r 3920
#define XLMIB_R127r 3921
#define XLMIB_R1518r 3922
#define XLMIB_R16383r 3923
#define XLMIB_R2047r 3924
#define XLMIB_R255r 3925
#define XLMIB_R4095r 3926
#define XLMIB_R511r 3927
#define XLMIB_R64r 3928
#define XLMIB_R9216r 3929
#define XLMIB_RALNr 3930
#define XLMIB_RBCAr 3931
#define XLMIB_RBYTr 3932
#define XLMIB_RDVLNr 3933
#define XLMIB_RERPKTr 3934
#define XLMIB_RFCRr 3935
#define XLMIB_RFCSr 3936
#define XLMIB_RFLRr 3937
#define XLMIB_RFRGr 3938
#define XLMIB_RJBRr 3939
#define XLMIB_RMCAr 3940
#define XLMIB_RMCRCr 3941
#define XLMIB_RMGVr 3942
#define XLMIB_RMTUEr 3943
#define XLMIB_ROVRr 3944
#define XLMIB_RPFC0r 3945
#define XLMIB_RPFC1r 3946
#define XLMIB_RPFC2r 3947
#define XLMIB_RPFC3r 3948
#define XLMIB_RPFC4r 3949
#define XLMIB_RPFC5r 3950
#define XLMIB_RPFC6r 3951
#define XLMIB_RPFC7r 3952
#define XLMIB_RPFCOFF0r 3953
#define XLMIB_RPFCOFF1r 3954
#define XLMIB_RPFCOFF2r 3955
#define XLMIB_RPFCOFF3r 3956
#define XLMIB_RPFCOFF4r 3957
#define XLMIB_RPFCOFF5r 3958
#define XLMIB_RPFCOFF6r 3959
#define XLMIB_RPFCOFF7r 3960
#define XLMIB_RPKTr 3961
#define XLMIB_RPOKr 3962
#define XLMIB_RPRMr 3963
#define XLMIB_RPROG0r 3964
#define XLMIB_RPROG1r 3965
#define XLMIB_RPROG2r 3966
#define XLMIB_RPROG3r 3967
#define XLMIB_RRBYTr 3968
#define XLMIB_RRPKTr 3969
#define XLMIB_RSCHCRCr 3970
#define XLMIB_RTRFUr 3971
#define XLMIB_RUCAr 3972
#define XLMIB_RUNDr 3973
#define XLMIB_RVLNr 3974
#define XLMIB_RXCFr 3975
#define XLMIB_RXPFr 3976
#define XLMIB_RXPPr 3977
#define XLMIB_RXUDAr 3978
#define XLMIB_RXUOr 3979
#define XLMIB_RXWSAr 3980
#define XLMIB_RX_EEE_LPI_DURATION_COUNTERr 3981
#define XLMIB_RX_EEE_LPI_EVENT_COUNTERr 3982
#define XLMIB_RX_HCFC_COUNTERr 3983
#define XLMIB_RX_HCFC_CRC_COUNTERr 3984
#define XLMIB_RX_LLFC_CRC_COUNTERr 3985
#define XLMIB_RX_LLFC_LOG_COUNTERr 3986
#define XLMIB_RX_LLFC_PHY_COUNTERr 3987
#define XLMIB_T1023r 3988
#define XLMIB_T127r 3989
#define XLMIB_T1518r 3990
#define XLMIB_T16383r 3991
#define XLMIB_T2047r 3992
#define XLMIB_T255r 3993
#define XLMIB_T4095r 3994
#define XLMIB_T511r 3995
#define XLMIB_T64r 3996
#define XLMIB_T9216r 3997
#define XLMIB_TBCAr 3998
#define XLMIB_TBYTr 3999
#define XLMIB_TDFRr 4000
#define XLMIB_TDVLNr 4001
#define XLMIB_TEDFr 4002
#define XLMIB_TERRr 4003
#define XLMIB_TFCSr 4004
#define XLMIB_TFRGr 4005
#define XLMIB_TJBRr 4006
#define XLMIB_TLCLr 4007
#define XLMIB_TMCAr 4008
#define XLMIB_TMCLr 4009
#define XLMIB_TMGVr 4010
#define XLMIB_TNCLr 4011
#define XLMIB_TOVRr 4012
#define XLMIB_TPFC0r 4013
#define XLMIB_TPFC1r 4014
#define XLMIB_TPFC2r 4015
#define XLMIB_TPFC3r 4016
#define XLMIB_TPFC4r 4017
#define XLMIB_TPFC5r 4018
#define XLMIB_TPFC6r 4019
#define XLMIB_TPFC7r 4020
#define XLMIB_TPFCOFF0r 4021
#define XLMIB_TPFCOFF1r 4022
#define XLMIB_TPFCOFF2r 4023
#define XLMIB_TPFCOFF3r 4024
#define XLMIB_TPFCOFF4r 4025
#define XLMIB_TPFCOFF5r 4026
#define XLMIB_TPFCOFF6r 4027
#define XLMIB_TPFCOFF7r 4028
#define XLMIB_TPKTr 4029
#define XLMIB_TPOKr 4030
#define XLMIB_TRPKTr 4031
#define XLMIB_TSCLr 4032
#define XLMIB_TSPARE0r 4033
#define XLMIB_TSPARE1r 4034
#define XLMIB_TSPARE2r 4035
#define XLMIB_TSPARE3r 4036
#define XLMIB_TUCAr 4037
#define XLMIB_TUFLr 4038
#define XLMIB_TVLNr 4039
#define XLMIB_TXCFr 4040
#define XLMIB_TXCLr 4041
#define XLMIB_TXPFr 4042
#define XLMIB_TXPPr 4043
#define XLMIB_TX_EEE_LPI_DURATION_COUNTERr 4044
#define XLMIB_TX_EEE_LPI_EVENT_COUNTERr 4045
#define XLMIB_TX_HCFC_COUNTERr 4046
#define XLMIB_TX_LLFC_LOG_COUNTERr 4047
#define XLMIB_XTHOLr 4048
#define XLPORT_CNTMAXSIZEr 4049
#define XLPORT_CONFIGr 4050
#define XLPORT_ECC_CONTROLr 4051
#define XLPORT_EEE_CLOCK_GATEr 4052
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr 4053
#define XLPORT_EEE_COUNTER_MODEr 4054
#define XLPORT_EEE_DURATION_TIMER_PULSEr 4055
#define XLPORT_ENABLE_REGr 4056
#define XLPORT_FAULT_LINK_STATUSr 4057
#define XLPORT_FLOW_CONTROL_CONFIGr 4058
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr 4059
#define XLPORT_FORCE_SINGLE_BIT_ERRORr 4060
#define XLPORT_GENERAL_SPARE1_REGr 4061
#define XLPORT_GENERAL_SPARE2_REGr 4062
#define XLPORT_GENERAL_SPARE3_REGr 4063
#define XLPORT_INTR_ENABLEr 4064
#define XLPORT_INTR_STATUSr 4065
#define XLPORT_LAG_FAILOVER_CONFIGr 4066
#define XLPORT_LED_CHAIN_CONFIGr 4067
#define XLPORT_LINKSTATUS_DOWNr 4068
#define XLPORT_LINKSTATUS_DOWN_CLEARr 4069
#define XLPORT_MAC_CONTROLr 4070
#define XLPORT_MAC_RSV_MASKr 4071
#define XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr 4072
#define XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr 4073
#define XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr 4074
#define XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr 4075
#define XLPORT_MIB_RESETr 4076
#define XLPORT_MIB_RSC0_ECC_STATUSr 4077
#define XLPORT_MIB_RSC1_ECC_STATUSr 4078
#define XLPORT_MIB_RSC_ECC_STATUSr 4079
#define XLPORT_MIB_RSC_RAM_CONTROLr 4080
#define XLPORT_MIB_TSC0_ECC_STATUSr 4081
#define XLPORT_MIB_TSC1_ECC_STATUSr 4082
#define XLPORT_MIB_TSC_ECC_STATUSr 4083
#define XLPORT_MIB_TSC_RAM_CONTROLr 4084
#define XLPORT_MODE_REGr 4085
#define XLPORT_PMD_PLL_CTRL_CONFIGr 4086
#define XLPORT_PM_VERSION_IDr 4087
#define XLPORT_POWER_SAVEr 4088
#define XLPORT_SBUS_CONTROLr 4089
#define XLPORT_SGNDET_EARLYCRSr 4090
#define XLPORT_SOFT_RESETr 4091
#define XLPORT_SPARE0_REGr 4092
#define XLPORT_SW_FLOW_CONTROLr 4093
#define XLPORT_TSC_PLL_LOCK_STATUSr 4094
#define XLPORT_TS_TIMER_31_0_REGr 4095
#define XLPORT_TS_TIMER_47_32_REGr 4096
#define XLPORT_WC_UCMEM_CTRLr 4097
#define XLPORT_WC_UCMEM_DATAm 4098
#define XLPORT_XGXS0_CTRL_REGr 4099
#define XLPORT_XGXS0_LN0_STATUS0_REGr 4100
#define XLPORT_XGXS0_LN1_STATUS0_REGr 4101
#define XLPORT_XGXS0_LN2_STATUS0_REGr 4102
#define XLPORT_XGXS0_LN3_STATUS0_REGr 4103
#define XLPORT_XGXS0_STATUS0_REGr 4104
#define XLPORT_XGXS_COUNTER_MODEr 4105
#define ALPM1_DATA 4106
#define ALPM2_DATA 4107
#define ALPM_KEY_MUX_FORMAT 4108
#define ASSOC_DATA_FULL 4109
#define ASSOC_DATA_REDUCED 4110
#define CMIC_CMC0_CCMDMA_CH0_CFGr 4111
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 4112
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 4113
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 4114
#define CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 4115
#define CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr 4116
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr 4117
#define CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr 4118
#define CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr 4119
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 4120
#define CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 4121
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 4122
#define CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 4123
#define CMIC_CMC0_CCMDMA_CH0_STATr 4124
#define CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr 4125
#define CMIC_CMC0_CCMDMA_CH1_CFGr 4126
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 4127
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 4128
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 4129
#define CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 4130
#define CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr 4131
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr 4132
#define CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr 4133
#define CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr 4134
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 4135
#define CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 4136
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 4137
#define CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 4138
#define CMIC_CMC0_CCMDMA_CH1_STATr 4139
#define CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr 4140
#define CMIC_CMC0_CCMDMA_CH2_CFGr 4141
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 4142
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 4143
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 4144
#define CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 4145
#define CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr 4146
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr 4147
#define CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr 4148
#define CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr 4149
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 4150
#define CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 4151
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 4152
#define CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 4153
#define CMIC_CMC0_CCMDMA_CH2_STATr 4154
#define CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr 4155
#define CMIC_CMC0_CCMDMA_CH3_CFGr 4156
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 4157
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 4158
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 4159
#define CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 4160
#define CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr 4161
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr 4162
#define CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr 4163
#define CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr 4164
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 4165
#define CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 4166
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 4167
#define CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 4168
#define CMIC_CMC0_CCMDMA_CH3_STATr 4169
#define CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr 4170
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r 4171
#define CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r 4172
#define CMIC_CMC0_PKTDMA_CH0_CTRLr 4173
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr 4174
#define CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr 4175
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr 4176
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr 4177
#define CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr 4178
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr 4179
#define CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr 4180
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr 4181
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr 4182
#define CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 4183
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr 4184
#define CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr 4185
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 4186
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 4187
#define CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 4188
#define CMIC_CMC0_PKTDMA_CH0_INTR_COALr 4189
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr 4190
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 4191
#define CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr 4192
#define CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 4193
#define CMIC_CMC0_PKTDMA_CH0_STATr 4194
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r 4195
#define CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r 4196
#define CMIC_CMC0_PKTDMA_CH1_CTRLr 4197
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr 4198
#define CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr 4199
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr 4200
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr 4201
#define CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr 4202
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr 4203
#define CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr 4204
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr 4205
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr 4206
#define CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 4207
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr 4208
#define CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr 4209
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 4210
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 4211
#define CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 4212
#define CMIC_CMC0_PKTDMA_CH1_INTR_COALr 4213
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr 4214
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 4215
#define CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr 4216
#define CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 4217
#define CMIC_CMC0_PKTDMA_CH1_STATr 4218
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r 4219
#define CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r 4220
#define CMIC_CMC0_PKTDMA_CH2_CTRLr 4221
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr 4222
#define CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr 4223
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr 4224
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr 4225
#define CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr 4226
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr 4227
#define CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr 4228
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr 4229
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr 4230
#define CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 4231
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr 4232
#define CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr 4233
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 4234
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 4235
#define CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 4236
#define CMIC_CMC0_PKTDMA_CH2_INTR_COALr 4237
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr 4238
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 4239
#define CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr 4240
#define CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 4241
#define CMIC_CMC0_PKTDMA_CH2_STATr 4242
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r 4243
#define CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r 4244
#define CMIC_CMC0_PKTDMA_CH3_CTRLr 4245
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr 4246
#define CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr 4247
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr 4248
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr 4249
#define CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr 4250
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr 4251
#define CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr 4252
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr 4253
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr 4254
#define CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 4255
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr 4256
#define CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr 4257
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 4258
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 4259
#define CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 4260
#define CMIC_CMC0_PKTDMA_CH3_INTR_COALr 4261
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr 4262
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 4263
#define CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr 4264
#define CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 4265
#define CMIC_CMC0_PKTDMA_CH3_STATr 4266
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r 4267
#define CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r 4268
#define CMIC_CMC0_PKTDMA_CH4_CTRLr 4269
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr 4270
#define CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr 4271
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr 4272
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr 4273
#define CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr 4274
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr 4275
#define CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr 4276
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr 4277
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr 4278
#define CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 4279
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr 4280
#define CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr 4281
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 4282
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 4283
#define CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 4284
#define CMIC_CMC0_PKTDMA_CH4_INTR_COALr 4285
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr 4286
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 4287
#define CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr 4288
#define CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 4289
#define CMIC_CMC0_PKTDMA_CH4_STATr 4290
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r 4291
#define CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r 4292
#define CMIC_CMC0_PKTDMA_CH5_CTRLr 4293
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr 4294
#define CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr 4295
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr 4296
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr 4297
#define CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr 4298
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr 4299
#define CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr 4300
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr 4301
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr 4302
#define CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 4303
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr 4304
#define CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr 4305
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 4306
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 4307
#define CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 4308
#define CMIC_CMC0_PKTDMA_CH5_INTR_COALr 4309
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr 4310
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 4311
#define CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr 4312
#define CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 4313
#define CMIC_CMC0_PKTDMA_CH5_STATr 4314
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r 4315
#define CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r 4316
#define CMIC_CMC0_PKTDMA_CH6_CTRLr 4317
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr 4318
#define CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr 4319
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr 4320
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr 4321
#define CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr 4322
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr 4323
#define CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr 4324
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr 4325
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr 4326
#define CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 4327
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr 4328
#define CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr 4329
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 4330
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 4331
#define CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 4332
#define CMIC_CMC0_PKTDMA_CH6_INTR_COALr 4333
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr 4334
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 4335
#define CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr 4336
#define CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 4337
#define CMIC_CMC0_PKTDMA_CH6_STATr 4338
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r 4339
#define CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r 4340
#define CMIC_CMC0_PKTDMA_CH7_CTRLr 4341
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr 4342
#define CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr 4343
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr 4344
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr 4345
#define CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr 4346
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr 4347
#define CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr 4348
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr 4349
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr 4350
#define CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 4351
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr 4352
#define CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr 4353
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 4354
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 4355
#define CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 4356
#define CMIC_CMC0_PKTDMA_CH7_INTR_COALr 4357
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr 4358
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 4359
#define CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr 4360
#define CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 4361
#define CMIC_CMC0_PKTDMA_CH7_STATr 4362
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr 4363
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr 4364
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 4365
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 4366
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 4367
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 4368
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 4369
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4370
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4371
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 4372
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 4373
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4374
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 4375
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 4376
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 4377
#define CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr 4378
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr 4379
#define CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr 4380
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 4381
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 4382
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr 4383
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr 4384
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr 4385
#define CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r 4386
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr 4387
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 4388
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 4389
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 4390
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr 4391
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr 4392
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr 4393
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr 4394
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr 4395
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr 4396
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 4397
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 4398
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 4399
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 4400
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 4401
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4402
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4403
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 4404
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 4405
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4406
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 4407
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 4408
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 4409
#define CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr 4410
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr 4411
#define CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr 4412
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 4413
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 4414
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr 4415
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr 4416
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr 4417
#define CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r 4418
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr 4419
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 4420
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 4421
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 4422
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr 4423
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr 4424
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr 4425
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr 4426
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr 4427
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr 4428
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 4429
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 4430
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 4431
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 4432
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 4433
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4434
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4435
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 4436
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 4437
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4438
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 4439
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 4440
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 4441
#define CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr 4442
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr 4443
#define CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr 4444
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 4445
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 4446
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr 4447
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr 4448
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr 4449
#define CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r 4450
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr 4451
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 4452
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 4453
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 4454
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr 4455
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr 4456
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr 4457
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr 4458
#define CMIC_CMC0_SBUSDMA_CH3_CONTROLr 4459
#define CMIC_CMC0_SBUSDMA_CH3_COUNTr 4460
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 4461
#define CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 4462
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 4463
#define CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 4464
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 4465
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4466
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4467
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 4468
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 4469
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4470
#define CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 4471
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 4472
#define CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 4473
#define CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr 4474
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr 4475
#define CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr 4476
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 4477
#define CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 4478
#define CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr 4479
#define CMIC_CMC0_SBUSDMA_CH3_OPCODEr 4480
#define CMIC_CMC0_SBUSDMA_CH3_REQUESTr 4481
#define CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r 4482
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr 4483
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 4484
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 4485
#define CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 4486
#define CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr 4487
#define CMIC_CMC0_SBUSDMA_CH3_STATUSr 4488
#define CMIC_CMC0_SBUSDMA_CH3_TIMERr 4489
#define CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr 4490
#define CMIC_CMC0_SBUSDMA_CH4_CONTROLr 4491
#define CMIC_CMC0_SBUSDMA_CH4_COUNTr 4492
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 4493
#define CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 4494
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 4495
#define CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 4496
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 4497
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4498
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4499
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 4500
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 4501
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4502
#define CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 4503
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 4504
#define CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 4505
#define CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr 4506
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr 4507
#define CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr 4508
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 4509
#define CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 4510
#define CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr 4511
#define CMIC_CMC0_SBUSDMA_CH4_OPCODEr 4512
#define CMIC_CMC0_SBUSDMA_CH4_REQUESTr 4513
#define CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r 4514
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr 4515
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 4516
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 4517
#define CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 4518
#define CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr 4519
#define CMIC_CMC0_SBUSDMA_CH4_STATUSr 4520
#define CMIC_CMC0_SBUSDMA_CH4_TIMERr 4521
#define CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr 4522
#define CMIC_CMC0_SBUSDMA_CH5_CONTROLr 4523
#define CMIC_CMC0_SBUSDMA_CH5_COUNTr 4524
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 4525
#define CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 4526
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 4527
#define CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 4528
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 4529
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4530
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4531
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 4532
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 4533
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4534
#define CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 4535
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 4536
#define CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 4537
#define CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr 4538
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr 4539
#define CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr 4540
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 4541
#define CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 4542
#define CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr 4543
#define CMIC_CMC0_SBUSDMA_CH5_OPCODEr 4544
#define CMIC_CMC0_SBUSDMA_CH5_REQUESTr 4545
#define CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r 4546
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr 4547
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 4548
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 4549
#define CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 4550
#define CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr 4551
#define CMIC_CMC0_SBUSDMA_CH5_STATUSr 4552
#define CMIC_CMC0_SBUSDMA_CH5_TIMERr 4553
#define CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr 4554
#define CMIC_CMC0_SBUSDMA_CH6_CONTROLr 4555
#define CMIC_CMC0_SBUSDMA_CH6_COUNTr 4556
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 4557
#define CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 4558
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 4559
#define CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 4560
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 4561
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4562
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4563
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 4564
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 4565
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4566
#define CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 4567
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 4568
#define CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 4569
#define CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr 4570
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr 4571
#define CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr 4572
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 4573
#define CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 4574
#define CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr 4575
#define CMIC_CMC0_SBUSDMA_CH6_OPCODEr 4576
#define CMIC_CMC0_SBUSDMA_CH6_REQUESTr 4577
#define CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r 4578
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr 4579
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 4580
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 4581
#define CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 4582
#define CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr 4583
#define CMIC_CMC0_SBUSDMA_CH6_STATUSr 4584
#define CMIC_CMC0_SBUSDMA_CH6_TIMERr 4585
#define CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr 4586
#define CMIC_CMC0_SBUSDMA_CH7_CONTROLr 4587
#define CMIC_CMC0_SBUSDMA_CH7_COUNTr 4588
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 4589
#define CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 4590
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 4591
#define CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 4592
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 4593
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4594
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4595
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 4596
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 4597
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4598
#define CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 4599
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 4600
#define CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 4601
#define CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr 4602
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr 4603
#define CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr 4604
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 4605
#define CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 4606
#define CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr 4607
#define CMIC_CMC0_SBUSDMA_CH7_OPCODEr 4608
#define CMIC_CMC0_SBUSDMA_CH7_REQUESTr 4609
#define CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r 4610
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr 4611
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 4612
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 4613
#define CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 4614
#define CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr 4615
#define CMIC_CMC0_SBUSDMA_CH7_STATUSr 4616
#define CMIC_CMC0_SBUSDMA_CH7_TIMERr 4617
#define CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr 4618
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr 4619
#define CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 4620
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr 4621
#define CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 4622
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr 4623
#define CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr 4624
#define CMIC_CMC0_SHARED_AXI_PER_ID_STATr 4625
#define CMIC_CMC0_SHARED_AXI_STATr 4626
#define CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr 4627
#define CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 4628
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr 4629
#define CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 4630
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr 4631
#define CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr 4632
#define CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 4633
#define CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 4634
#define CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr 4635
#define CMIC_CMC0_SHARED_CONFIGr 4636
#define CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 4637
#define CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 4638
#define CMIC_CMC0_SHARED_IRQ_STAT0r 4639
#define CMIC_CMC0_SHARED_IRQ_STAT1r 4640
#define CMIC_CMC0_SHARED_IRQ_STAT_CLR0r 4641
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr 4642
#define CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 4643
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 4644
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 4645
#define CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 4646
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr 4647
#define CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr 4648
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr 4649
#define CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr 4650
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r 4651
#define CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r 4652
#define CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 4653
#define CMIC_CMC0_SHARED_RXBUF_CONFIGr 4654
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 4655
#define CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 4656
#define CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr 4657
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr 4658
#define CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr 4659
#define CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr 4660
#define CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr 4661
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr 4662
#define CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 4663
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 4664
#define CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 4665
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 4666
#define CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 4667
#define CMIC_CMC0_SHARED_TXBUF_DEBUGr 4668
#define CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr 4669
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr 4670
#define CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr 4671
#define CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr 4672
#define CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr 4673
#define CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 4674
#define CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr 4675
#define CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr 4676
#define CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr 4677
#define CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr 4678
#define CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr 4679
#define CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr 4680
#define CMIC_CMC1_CCMDMA_CH0_CFGr 4681
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr 4682
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr 4683
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr 4684
#define CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr 4685
#define CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr 4686
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr 4687
#define CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr 4688
#define CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr 4689
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr 4690
#define CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr 4691
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr 4692
#define CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr 4693
#define CMIC_CMC1_CCMDMA_CH0_STATr 4694
#define CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr 4695
#define CMIC_CMC1_CCMDMA_CH1_CFGr 4696
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr 4697
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr 4698
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr 4699
#define CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr 4700
#define CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr 4701
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr 4702
#define CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr 4703
#define CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr 4704
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr 4705
#define CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr 4706
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr 4707
#define CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr 4708
#define CMIC_CMC1_CCMDMA_CH1_STATr 4709
#define CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr 4710
#define CMIC_CMC1_CCMDMA_CH2_CFGr 4711
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr 4712
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr 4713
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr 4714
#define CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr 4715
#define CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr 4716
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr 4717
#define CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr 4718
#define CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr 4719
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr 4720
#define CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr 4721
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr 4722
#define CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr 4723
#define CMIC_CMC1_CCMDMA_CH2_STATr 4724
#define CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr 4725
#define CMIC_CMC1_CCMDMA_CH3_CFGr 4726
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr 4727
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr 4728
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr 4729
#define CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr 4730
#define CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr 4731
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr 4732
#define CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr 4733
#define CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr 4734
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr 4735
#define CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr 4736
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr 4737
#define CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr 4738
#define CMIC_CMC1_CCMDMA_CH3_STATr 4739
#define CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr 4740
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r 4741
#define CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r 4742
#define CMIC_CMC1_PKTDMA_CH0_CTRLr 4743
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr 4744
#define CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr 4745
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr 4746
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr 4747
#define CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr 4748
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr 4749
#define CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr 4750
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr 4751
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr 4752
#define CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr 4753
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr 4754
#define CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr 4755
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr 4756
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr 4757
#define CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr 4758
#define CMIC_CMC1_PKTDMA_CH0_INTR_COALr 4759
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr 4760
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr 4761
#define CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr 4762
#define CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr 4763
#define CMIC_CMC1_PKTDMA_CH0_STATr 4764
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r 4765
#define CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r 4766
#define CMIC_CMC1_PKTDMA_CH1_CTRLr 4767
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr 4768
#define CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr 4769
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr 4770
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr 4771
#define CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr 4772
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr 4773
#define CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr 4774
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr 4775
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr 4776
#define CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr 4777
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr 4778
#define CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr 4779
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr 4780
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr 4781
#define CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr 4782
#define CMIC_CMC1_PKTDMA_CH1_INTR_COALr 4783
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr 4784
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr 4785
#define CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr 4786
#define CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr 4787
#define CMIC_CMC1_PKTDMA_CH1_STATr 4788
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r 4789
#define CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r 4790
#define CMIC_CMC1_PKTDMA_CH2_CTRLr 4791
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr 4792
#define CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr 4793
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr 4794
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr 4795
#define CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr 4796
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr 4797
#define CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr 4798
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr 4799
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr 4800
#define CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr 4801
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr 4802
#define CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr 4803
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr 4804
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr 4805
#define CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr 4806
#define CMIC_CMC1_PKTDMA_CH2_INTR_COALr 4807
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr 4808
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr 4809
#define CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr 4810
#define CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr 4811
#define CMIC_CMC1_PKTDMA_CH2_STATr 4812
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r 4813
#define CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r 4814
#define CMIC_CMC1_PKTDMA_CH3_CTRLr 4815
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr 4816
#define CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr 4817
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr 4818
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr 4819
#define CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr 4820
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr 4821
#define CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr 4822
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr 4823
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr 4824
#define CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr 4825
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr 4826
#define CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr 4827
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr 4828
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr 4829
#define CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr 4830
#define CMIC_CMC1_PKTDMA_CH3_INTR_COALr 4831
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr 4832
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr 4833
#define CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr 4834
#define CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr 4835
#define CMIC_CMC1_PKTDMA_CH3_STATr 4836
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r 4837
#define CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r 4838
#define CMIC_CMC1_PKTDMA_CH4_CTRLr 4839
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr 4840
#define CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr 4841
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr 4842
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr 4843
#define CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr 4844
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr 4845
#define CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr 4846
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr 4847
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr 4848
#define CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr 4849
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr 4850
#define CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr 4851
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr 4852
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr 4853
#define CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr 4854
#define CMIC_CMC1_PKTDMA_CH4_INTR_COALr 4855
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr 4856
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr 4857
#define CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr 4858
#define CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr 4859
#define CMIC_CMC1_PKTDMA_CH4_STATr 4860
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r 4861
#define CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r 4862
#define CMIC_CMC1_PKTDMA_CH5_CTRLr 4863
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr 4864
#define CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr 4865
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr 4866
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr 4867
#define CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr 4868
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr 4869
#define CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr 4870
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr 4871
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr 4872
#define CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr 4873
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr 4874
#define CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr 4875
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr 4876
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr 4877
#define CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr 4878
#define CMIC_CMC1_PKTDMA_CH5_INTR_COALr 4879
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr 4880
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr 4881
#define CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr 4882
#define CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr 4883
#define CMIC_CMC1_PKTDMA_CH5_STATr 4884
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r 4885
#define CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r 4886
#define CMIC_CMC1_PKTDMA_CH6_CTRLr 4887
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr 4888
#define CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr 4889
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr 4890
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr 4891
#define CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr 4892
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr 4893
#define CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr 4894
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr 4895
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr 4896
#define CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr 4897
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr 4898
#define CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr 4899
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr 4900
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr 4901
#define CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr 4902
#define CMIC_CMC1_PKTDMA_CH6_INTR_COALr 4903
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr 4904
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr 4905
#define CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr 4906
#define CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr 4907
#define CMIC_CMC1_PKTDMA_CH6_STATr 4908
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r 4909
#define CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r 4910
#define CMIC_CMC1_PKTDMA_CH7_CTRLr 4911
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr 4912
#define CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr 4913
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr 4914
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr 4915
#define CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr 4916
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr 4917
#define CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr 4918
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr 4919
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr 4920
#define CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr 4921
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr 4922
#define CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr 4923
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr 4924
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr 4925
#define CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr 4926
#define CMIC_CMC1_PKTDMA_CH7_INTR_COALr 4927
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr 4928
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr 4929
#define CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr 4930
#define CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr 4931
#define CMIC_CMC1_PKTDMA_CH7_STATr 4932
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr 4933
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr 4934
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr 4935
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr 4936
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr 4937
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr 4938
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr 4939
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4940
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4941
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr 4942
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr 4943
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4944
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr 4945
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr 4946
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr 4947
#define CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr 4948
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr 4949
#define CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr 4950
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr 4951
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr 4952
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr 4953
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr 4954
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr 4955
#define CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r 4956
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr 4957
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr 4958
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr 4959
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr 4960
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr 4961
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr 4962
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr 4963
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr 4964
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr 4965
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr 4966
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr 4967
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr 4968
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr 4969
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr 4970
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr 4971
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 4972
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 4973
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr 4974
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr 4975
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 4976
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr 4977
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr 4978
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr 4979
#define CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr 4980
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr 4981
#define CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr 4982
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr 4983
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr 4984
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr 4985
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr 4986
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr 4987
#define CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r 4988
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr 4989
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr 4990
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr 4991
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr 4992
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr 4993
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr 4994
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr 4995
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr 4996
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr 4997
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr 4998
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr 4999
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr 5000
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr 5001
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr 5002
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr 5003
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5004
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5005
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr 5006
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr 5007
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5008
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr 5009
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr 5010
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr 5011
#define CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr 5012
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr 5013
#define CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr 5014
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr 5015
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr 5016
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr 5017
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr 5018
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr 5019
#define CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r 5020
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr 5021
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr 5022
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr 5023
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr 5024
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr 5025
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr 5026
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr 5027
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr 5028
#define CMIC_CMC1_SBUSDMA_CH3_CONTROLr 5029
#define CMIC_CMC1_SBUSDMA_CH3_COUNTr 5030
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr 5031
#define CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr 5032
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr 5033
#define CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr 5034
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr 5035
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5036
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5037
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr 5038
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr 5039
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5040
#define CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr 5041
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr 5042
#define CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr 5043
#define CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr 5044
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr 5045
#define CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr 5046
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr 5047
#define CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr 5048
#define CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr 5049
#define CMIC_CMC1_SBUSDMA_CH3_OPCODEr 5050
#define CMIC_CMC1_SBUSDMA_CH3_REQUESTr 5051
#define CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r 5052
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr 5053
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr 5054
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr 5055
#define CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr 5056
#define CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr 5057
#define CMIC_CMC1_SBUSDMA_CH3_STATUSr 5058
#define CMIC_CMC1_SBUSDMA_CH3_TIMERr 5059
#define CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr 5060
#define CMIC_CMC1_SBUSDMA_CH4_CONTROLr 5061
#define CMIC_CMC1_SBUSDMA_CH4_COUNTr 5062
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr 5063
#define CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr 5064
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr 5065
#define CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr 5066
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr 5067
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5068
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5069
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr 5070
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr 5071
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5072
#define CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr 5073
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr 5074
#define CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr 5075
#define CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr 5076
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr 5077
#define CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr 5078
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr 5079
#define CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr 5080
#define CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr 5081
#define CMIC_CMC1_SBUSDMA_CH4_OPCODEr 5082
#define CMIC_CMC1_SBUSDMA_CH4_REQUESTr 5083
#define CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r 5084
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr 5085
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr 5086
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr 5087
#define CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr 5088
#define CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr 5089
#define CMIC_CMC1_SBUSDMA_CH4_STATUSr 5090
#define CMIC_CMC1_SBUSDMA_CH4_TIMERr 5091
#define CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr 5092
#define CMIC_CMC1_SBUSDMA_CH5_CONTROLr 5093
#define CMIC_CMC1_SBUSDMA_CH5_COUNTr 5094
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr 5095
#define CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr 5096
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr 5097
#define CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr 5098
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr 5099
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5100
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5101
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr 5102
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr 5103
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5104
#define CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr 5105
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr 5106
#define CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr 5107
#define CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr 5108
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr 5109
#define CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr 5110
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr 5111
#define CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr 5112
#define CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr 5113
#define CMIC_CMC1_SBUSDMA_CH5_OPCODEr 5114
#define CMIC_CMC1_SBUSDMA_CH5_REQUESTr 5115
#define CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r 5116
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr 5117
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr 5118
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr 5119
#define CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr 5120
#define CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr 5121
#define CMIC_CMC1_SBUSDMA_CH5_STATUSr 5122
#define CMIC_CMC1_SBUSDMA_CH5_TIMERr 5123
#define CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr 5124
#define CMIC_CMC1_SBUSDMA_CH6_CONTROLr 5125
#define CMIC_CMC1_SBUSDMA_CH6_COUNTr 5126
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr 5127
#define CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr 5128
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr 5129
#define CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr 5130
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr 5131
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5132
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5133
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr 5134
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr 5135
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5136
#define CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr 5137
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr 5138
#define CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr 5139
#define CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr 5140
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr 5141
#define CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr 5142
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr 5143
#define CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr 5144
#define CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr 5145
#define CMIC_CMC1_SBUSDMA_CH6_OPCODEr 5146
#define CMIC_CMC1_SBUSDMA_CH6_REQUESTr 5147
#define CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r 5148
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr 5149
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr 5150
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr 5151
#define CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr 5152
#define CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr 5153
#define CMIC_CMC1_SBUSDMA_CH6_STATUSr 5154
#define CMIC_CMC1_SBUSDMA_CH6_TIMERr 5155
#define CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr 5156
#define CMIC_CMC1_SBUSDMA_CH7_CONTROLr 5157
#define CMIC_CMC1_SBUSDMA_CH7_COUNTr 5158
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr 5159
#define CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr 5160
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr 5161
#define CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr 5162
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr 5163
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr 5164
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr 5165
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr 5166
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr 5167
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr 5168
#define CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr 5169
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr 5170
#define CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr 5171
#define CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr 5172
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr 5173
#define CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr 5174
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr 5175
#define CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr 5176
#define CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr 5177
#define CMIC_CMC1_SBUSDMA_CH7_OPCODEr 5178
#define CMIC_CMC1_SBUSDMA_CH7_REQUESTr 5179
#define CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r 5180
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr 5181
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr 5182
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr 5183
#define CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr 5184
#define CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr 5185
#define CMIC_CMC1_SBUSDMA_CH7_STATUSr 5186
#define CMIC_CMC1_SBUSDMA_CH7_TIMERr 5187
#define CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr 5188
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr 5189
#define CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 5190
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr 5191
#define CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 5192
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr 5193
#define CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr 5194
#define CMIC_CMC1_SHARED_AXI_PER_ID_STATr 5195
#define CMIC_CMC1_SHARED_AXI_STATr 5196
#define CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr 5197
#define CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr 5198
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr 5199
#define CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr 5200
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr 5201
#define CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr 5202
#define CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr 5203
#define CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 5204
#define CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr 5205
#define CMIC_CMC1_SHARED_CONFIGr 5206
#define CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr 5207
#define CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 5208
#define CMIC_CMC1_SHARED_IRQ_STAT0r 5209
#define CMIC_CMC1_SHARED_IRQ_STAT1r 5210
#define CMIC_CMC1_SHARED_IRQ_STAT_CLR0r 5211
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr 5212
#define CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr 5213
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr 5214
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r 5215
#define CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r 5216
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr 5217
#define CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr 5218
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr 5219
#define CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr 5220
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r 5221
#define CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r 5222
#define CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 5223
#define CMIC_CMC1_SHARED_RXBUF_CONFIGr 5224
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 5225
#define CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 5226
#define CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr 5227
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr 5228
#define CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr 5229
#define CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr 5230
#define CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr 5231
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr 5232
#define CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr 5233
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr 5234
#define CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr 5235
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 5236
#define CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 5237
#define CMIC_CMC1_SHARED_TXBUF_DEBUGr 5238
#define CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr 5239
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr 5240
#define CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr 5241
#define CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr 5242
#define CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr 5243
#define CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 5244
#define CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr 5245
#define CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr 5246
#define CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr 5247
#define CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr 5248
#define CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr 5249
#define CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr 5250
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr 5251
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r 5252
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5253
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5254
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr 5255
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr 5256
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr 5257
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr 5258
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr 5259
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5260
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5261
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr 5262
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5263
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5264
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr 5265
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr 5266
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr 5267
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr 5268
#define CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr 5269
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr 5270
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r 5271
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5272
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5273
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr 5274
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr 5275
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr 5276
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr 5277
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr 5278
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5279
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5280
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr 5281
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5282
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5283
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr 5284
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr 5285
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr 5286
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr 5287
#define CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr 5288
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr 5289
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r 5290
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5291
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5292
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr 5293
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr 5294
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr 5295
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr 5296
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr 5297
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5298
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5299
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr 5300
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5301
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5302
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr 5303
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr 5304
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr 5305
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr 5306
#define CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr 5307
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr 5308
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r 5309
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5310
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5311
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr 5312
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr 5313
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr 5314
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr 5315
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr 5316
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5317
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5318
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr 5319
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5320
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5321
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr 5322
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr 5323
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr 5324
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr 5325
#define CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr 5326
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr 5327
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r 5328
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5329
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5330
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr 5331
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr 5332
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr 5333
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr 5334
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr 5335
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5336
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5337
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr 5338
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5339
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5340
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr 5341
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr 5342
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr 5343
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr 5344
#define CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr 5345
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr 5346
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r 5347
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5348
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5349
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr 5350
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr 5351
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr 5352
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr 5353
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr 5354
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5355
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5356
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr 5357
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5358
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5359
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr 5360
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr 5361
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr 5362
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr 5363
#define CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr 5364
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr 5365
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r 5366
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5367
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5368
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr 5369
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr 5370
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr 5371
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr 5372
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr 5373
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5374
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5375
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr 5376
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5377
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5378
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr 5379
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr 5380
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr 5381
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr 5382
#define CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr 5383
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr 5384
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r 5385
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5386
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5387
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr 5388
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr 5389
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr 5390
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr 5391
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr 5392
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5393
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5394
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr 5395
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5396
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5397
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr 5398
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr 5399
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr 5400
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr 5401
#define CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr 5402
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr 5403
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r 5404
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5405
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5406
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr 5407
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr 5408
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr 5409
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr 5410
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr 5411
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5412
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5413
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr 5414
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5415
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5416
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr 5417
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr 5418
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr 5419
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr 5420
#define CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr 5421
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr 5422
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r 5423
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5424
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5425
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr 5426
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr 5427
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr 5428
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr 5429
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr 5430
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5431
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5432
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr 5433
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5434
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5435
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr 5436
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr 5437
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr 5438
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr 5439
#define CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr 5440
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr 5441
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r 5442
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5443
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5444
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr 5445
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr 5446
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr 5447
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr 5448
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr 5449
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5450
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5451
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr 5452
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5453
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5454
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr 5455
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr 5456
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr 5457
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr 5458
#define CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr 5459
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr 5460
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r 5461
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr 5462
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr 5463
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr 5464
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr 5465
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr 5466
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr 5467
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr 5468
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr 5469
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr 5470
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr 5471
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr 5472
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr 5473
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr 5474
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr 5475
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr 5476
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr 5477
#define CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr 5478
#define CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr 5479
#define CMIC_COMMON_POOL_SCHAN_CH0_CTRLr 5480
#define CMIC_COMMON_POOL_SCHAN_CH0_ERRr 5481
#define CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr 5482
#define CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr 5483
#define CMIC_COMMON_POOL_SCHAN_CH1_CTRLr 5484
#define CMIC_COMMON_POOL_SCHAN_CH1_ERRr 5485
#define CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr 5486
#define CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr 5487
#define CMIC_COMMON_POOL_SCHAN_CH2_CTRLr 5488
#define CMIC_COMMON_POOL_SCHAN_CH2_ERRr 5489
#define CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr 5490
#define CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr 5491
#define CMIC_COMMON_POOL_SCHAN_CH3_CTRLr 5492
#define CMIC_COMMON_POOL_SCHAN_CH3_ERRr 5493
#define CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr 5494
#define CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr 5495
#define CMIC_COMMON_POOL_SCHAN_CH4_CTRLr 5496
#define CMIC_COMMON_POOL_SCHAN_CH4_ERRr 5497
#define CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr 5498
#define CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr 5499
#define CMIC_COMMON_POOL_SCHAN_CH5_CTRLr 5500
#define CMIC_COMMON_POOL_SCHAN_CH5_ERRr 5501
#define CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr 5502
#define CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr 5503
#define CMIC_COMMON_POOL_SCHAN_CH6_CTRLr 5504
#define CMIC_COMMON_POOL_SCHAN_CH6_ERRr 5505
#define CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr 5506
#define CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr 5507
#define CMIC_COMMON_POOL_SCHAN_CH7_CTRLr 5508
#define CMIC_COMMON_POOL_SCHAN_CH7_ERRr 5509
#define CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr 5510
#define CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr 5511
#define CMIC_COMMON_POOL_SCHAN_CH8_CTRLr 5512
#define CMIC_COMMON_POOL_SCHAN_CH8_ERRr 5513
#define CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr 5514
#define CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr 5515
#define CMIC_COMMON_POOL_SCHAN_CH9_CTRLr 5516
#define CMIC_COMMON_POOL_SCHAN_CH9_ERRr 5517
#define CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr 5518
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr 5519
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr 5520
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 5521
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 5522
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr 5523
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5524
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5525
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr 5526
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr 5527
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 5528
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 5529
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr 5530
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5531
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5532
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr 5533
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr 5534
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr 5535
#define CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr 5536
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr 5537
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr 5538
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr 5539
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr 5540
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr 5541
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5542
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5543
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr 5544
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr 5545
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr 5546
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr 5547
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr 5548
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr 5549
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr 5550
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr 5551
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr 5552
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr 5553
#define CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr 5554
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr 5555
#define CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr 5556
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr 5557
#define CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr 5558
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr 5559
#define CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr 5560
#define CMIC_COMMON_POOL_SHARED_CONFIGr 5561
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr 5562
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr 5563
#define CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r 5564
#define CMIC_COMMON_POOL_SHARED_IRQ_STAT0r 5565
#define CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr 5566
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r 5567
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r 5568
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r 5569
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r 5570
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r 5571
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r 5572
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r 5573
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r 5574
#define CMIC_IPROC_TO_RCPU_IRQ_ENABLEr 5575
#define CMIC_IPROC_TO_RCPU_IRQ_STAT0r 5576
#define CMIC_IPROC_TO_RCPU_IRQ_STAT1r 5577
#define CMIC_IPROC_TO_RCPU_IRQ_STAT2r 5578
#define CMIC_IPROC_TO_RCPU_IRQ_STAT3r 5579
#define CMIC_IPROC_TO_RCPU_IRQ_STAT4r 5580
#define CMIC_IPROC_TO_RCPU_IRQ_STAT5r 5581
#define CMIC_IPROC_TO_RCPU_IRQ_STAT6r 5582
#define CMIC_IPROC_TO_RCPU_IRQ_STAT7r 5583
#define CMIC_IPROC_TO_RCPU_IRQ_STATr 5584
#define CMIC_RPE_1BIT_ECC_ERROR_STATUSr 5585
#define CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr 5586
#define CMIC_RPE_2BIT_ECC_ERROR_STATUSr 5587
#define CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr 5588
#define CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr 5589
#define CMIC_RPE_AXI_AR_COUNT_TXr 5590
#define CMIC_RPE_AXI_STATr 5591
#define CMIC_RPE_BIT_ECC_ERROR_STATUSr 5592
#define CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr 5593
#define CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr 5594
#define CMIC_RPE_COMPLETION_BUF_ECC_STATUSr 5595
#define CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr 5596
#define CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr 5597
#define CMIC_RPE_COMPLETION_BUF_TM_CONTROLr 5598
#define CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr 5599
#define CMIC_RPE_INTR_PKT_PACING_DELAYr 5600
#define CMIC_RPE_IRQ_STATr 5601
#define CMIC_RPE_IRQ_STAT_CLRr 5602
#define CMIC_RPE_PIO_MEMDMA_COSr 5603
#define CMIC_RPE_PIO_MEMDMA_COS_0r 5604
#define CMIC_RPE_PIO_MEMDMA_COS_1r 5605
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr 5606
#define CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr 5607
#define CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr 5608
#define CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr 5609
#define CMIC_RPE_PKTDMA_COSr 5610
#define CMIC_RPE_PKTDMA_COS_0r 5611
#define CMIC_RPE_PKTDMA_COS_1r 5612
#define CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr 5613
#define CMIC_RPE_PKT_COS_QUEUES_HIr 5614
#define CMIC_RPE_PKT_COS_QUEUES_LOr 5615
#define CMIC_RPE_PKT_COUNT_FROMCPUr 5616
#define CMIC_RPE_PKT_COUNT_FROMCPU_MHr 5617
#define CMIC_RPE_PKT_COUNT_INTRr 5618
#define CMIC_RPE_PKT_COUNT_MEMDMAr 5619
#define CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr 5620
#define CMIC_RPE_PKT_COUNT_PIOr 5621
#define CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr 5622
#define CMIC_RPE_PKT_COUNT_PIO_REPLYr 5623
#define CMIC_RPE_PKT_COUNT_RXPKTr 5624
#define CMIC_RPE_PKT_COUNT_RXPKT_ERRr 5625
#define CMIC_RPE_PKT_COUNT_SBUSDMAr 5626
#define CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr 5627
#define CMIC_RPE_PKT_COUNT_SCHANr 5628
#define CMIC_RPE_PKT_COUNT_SCHAN_REPr 5629
#define CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr 5630
#define CMIC_RPE_PKT_COUNT_TOCPUDMr 5631
#define CMIC_RPE_PKT_COUNT_TOCPUDr 5632
#define CMIC_RPE_PKT_COUNT_TOCPUEMr 5633
#define CMIC_RPE_PKT_COUNT_TOCPUEr 5634
#define CMIC_RPE_PKT_COUNT_TXPKTr 5635
#define CMIC_RPE_PKT_COUNT_TXPKT_ERRr 5636
#define CMIC_RPE_PKT_CTRLr 5637
#define CMIC_RPE_PKT_ETHER_SIGr 5638
#define CMIC_RPE_PKT_FIRST_DROP_REASONr 5639
#define CMIC_RPE_PKT_FIRST_DROP_REASON_0r 5640
#define CMIC_RPE_PKT_FIRST_DROP_REASON_1r 5641
#define CMIC_RPE_PKT_FIRST_DROP_REASON_2r 5642
#define CMIC_RPE_PKT_FIRST_DROP_REASON_3r 5643
#define CMIC_RPE_PKT_FIRST_DROP_REASON_4r 5644
#define CMIC_RPE_PKT_FIRST_DROP_REASON_5r 5645
#define CMIC_RPE_PKT_FIRST_DROP_REASON_6r 5646
#define CMIC_RPE_PKT_FIRST_DROP_REASON_7r 5647
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr 5648
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r 5649
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r 5650
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r 5651
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r 5652
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r 5653
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r 5654
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r 5655
#define CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r 5656
#define CMIC_RPE_PKT_LMAC0_HIr 5657
#define CMIC_RPE_PKT_LMAC0_LOr 5658
#define CMIC_RPE_PKT_LMAC1_HIr 5659
#define CMIC_RPE_PKT_LMAC1_LOr 5660
#define CMIC_RPE_PKT_LMAC_HIr 5661
#define CMIC_RPE_PKT_LMAC_LOr 5662
#define CMIC_RPE_PKT_PORTS_0r 5663
#define CMIC_RPE_PKT_PORTS_1r 5664
#define CMIC_RPE_PKT_PORTS_2r 5665
#define CMIC_RPE_PKT_PORTS_3r 5666
#define CMIC_RPE_PKT_PORTS_4r 5667
#define CMIC_RPE_PKT_PORTS_5r 5668
#define CMIC_RPE_PKT_PORTS_6r 5669
#define CMIC_RPE_PKT_PORTS_7r 5670
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr 5671
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r 5672
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r 5673
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r 5674
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r 5675
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r 5676
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r 5677
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r 5678
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r 5679
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r 5680
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r 5681
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r 5682
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r 5683
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r 5684
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r 5685
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r 5686
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r 5687
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r 5688
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r 5689
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r 5690
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r 5691
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r 5692
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r 5693
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r 5694
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r 5695
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r 5696
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r 5697
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r 5698
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r 5699
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r 5700
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r 5701
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r 5702
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r 5703
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r 5704
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r 5705
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r 5706
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r 5707
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r 5708
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r 5709
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r 5710
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r 5711
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r 5712
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r 5713
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r 5714
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r 5715
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r 5716
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r 5717
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r 5718
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r 5719
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r 5720
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r 5721
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r 5722
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r 5723
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r 5724
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r 5725
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r 5726
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r 5727
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r 5728
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r 5729
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r 5730
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r 5731
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r 5732
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r 5733
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r 5734
#define CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r 5735
#define CMIC_RPE_PKT_REASON_0_TYPEr 5736
#define CMIC_RPE_PKT_REASON_1_TYPEr 5737
#define CMIC_RPE_PKT_REASON_2_TYPEr 5738
#define CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr 5739
#define CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr 5740
#define CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr 5741
#define CMIC_RPE_PKT_REASON_MINI_0_TYPEr 5742
#define CMIC_RPE_PKT_REASON_MINI_1_TYPEr 5743
#define CMIC_RPE_PKT_REASON_MINI_2_TYPEr 5744
#define CMIC_RPE_PKT_RMACr 5745
#define CMIC_RPE_PKT_RMAC_HIr 5746
#define CMIC_RPE_PKT_RMH0r 5747
#define CMIC_RPE_PKT_RMH1r 5748
#define CMIC_RPE_PKT_RMH2r 5749
#define CMIC_RPE_PKT_RMH3r 5750
#define CMIC_RPE_PKT_RMHr 5751
#define CMIC_RPE_PKT_VLANr 5752
#define CMIC_RPE_SCHAN_SBUSDMA_COSr 5753
#define CMIC_RPE_SCHAN_SBUSDMA_COS_0r 5754
#define CMIC_RPE_SCHAN_SBUSDMA_COS_1r 5755
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr 5756
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr 5757
#define CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr 5758
#define CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr 5759
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r 5760
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r 5761
#define CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr 5762
#define CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr 5763
#define CMIC_RPE_SHARED_RXBUF_CONFIGr 5764
#define CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr 5765
#define CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr 5766
#define CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr 5767
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUSr 5768
#define CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr 5769
#define CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr 5770
#define CMIC_RPE_SHARED_RXBUF_TM_CONTROLr 5771
#define CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr 5772
#define CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr 5773
#define CMIC_RPE_SHARED_TXBUF_DEBUGr 5774
#define CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr 5775
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUSr 5776
#define CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr 5777
#define CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr 5778
#define CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr 5779
#define CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr 5780
#define CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr 5781
#define CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr 5782
#define CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr 5783
#define CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr 5784
#define CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr 5785
#define CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr 5786
#define CMIC_RPE_SHARED_TXBUF_TM_CONTROLr 5787
#define CMIC_TOP_CONFIGr 5788
#define CMIC_TOP_EPINTF_BUF_DEPTHr 5789
#define CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr 5790
#define CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr 5791
#define CMIC_TOP_EP_TO_CPU_HEADER_SIZEr 5792
#define CMIC_TOP_IPINTF_BUF_DEPTHr 5793
#define CMIC_TOP_IPINTF_INTERFACE_CREDITSr 5794
#define CMIC_TOP_IPINTF_WRR_ARB_CTRLr 5795
#define CMIC_TOP_PKT_COUNT_RXPKTr 5796
#define CMIC_TOP_PKT_COUNT_RXPKT_DROPr 5797
#define CMIC_TOP_PKT_COUNT_RXPKT_ERRr 5798
#define CMIC_TOP_PKT_COUNT_TXPKTr 5799
#define CMIC_TOP_PKT_COUNT_TXPKT_ERRr 5800
#define CMIC_TOP_RESERVEDr 5801
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr 5802
#define CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r 5803
#define CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr 5804
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr 5805
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r 5806
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr 5807
#define CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r 5808
#define CMIC_TOP_SBUS_RING_MAPr 5809
#define CMIC_TOP_SBUS_RING_MAP_0_7r 5810
#define CMIC_TOP_SBUS_RING_MAP_104_111r 5811
#define CMIC_TOP_SBUS_RING_MAP_112_119r 5812
#define CMIC_TOP_SBUS_RING_MAP_120_127r 5813
#define CMIC_TOP_SBUS_RING_MAP_16_23r 5814
#define CMIC_TOP_SBUS_RING_MAP_24_31r 5815
#define CMIC_TOP_SBUS_RING_MAP_32_39r 5816
#define CMIC_TOP_SBUS_RING_MAP_40_47r 5817
#define CMIC_TOP_SBUS_RING_MAP_48_55r 5818
#define CMIC_TOP_SBUS_RING_MAP_56_63r 5819
#define CMIC_TOP_SBUS_RING_MAP_64_71r 5820
#define CMIC_TOP_SBUS_RING_MAP_72_79r 5821
#define CMIC_TOP_SBUS_RING_MAP_80_87r 5822
#define CMIC_TOP_SBUS_RING_MAP_88_95r 5823
#define CMIC_TOP_SBUS_RING_MAP_8_15r 5824
#define CMIC_TOP_SBUS_RING_MAP_96_103r 5825
#define CMIC_TOP_SBUS_TIMEOUTr 5826
#define CMIC_TOP_STATISTICS_COUNTER_CONTROLr 5827
#define CMIC_TOP_STATISTICS_COUNTER_STATUSr 5828
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr 5829
#define CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr 5830
#define CMIC_TOP_STATISTICS_EP_PKT_COUNTr 5831
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr 5832
#define CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr 5833
#define CMIC_TOP_STATISTICS_IP_PKT_COUNTr 5834
#define CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr 5835
#define CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr 5836
#define COMP_V4_KEY 5837
#define COMP_V4_V6_ASSOC_DATA_FULL 5838
#define COMP_V4_V6_ASSOC_DATA_REDUCED 5839
#define COMP_V6_KEY 5840
#define CRU_CONTROLr 5841
#define DMU_CRU_RESETr 5842
#define DMU_PCU_OTP_CONFIGr 5843
#define DMU_PCU_OTP_CONFIG_0r 5844
#define DMU_PCU_OTP_CONFIG_10r 5845
#define DMU_PCU_OTP_CONFIG_11r 5846
#define DMU_PCU_OTP_CONFIG_12r 5847
#define DMU_PCU_OTP_CONFIG_13r 5848
#define DMU_PCU_OTP_CONFIG_14r 5849
#define DMU_PCU_OTP_CONFIG_15r 5850
#define DMU_PCU_OTP_CONFIG_16r 5851
#define DMU_PCU_OTP_CONFIG_17r 5852
#define DMU_PCU_OTP_CONFIG_18r 5853
#define DMU_PCU_OTP_CONFIG_19r 5854
#define DMU_PCU_OTP_CONFIG_1r 5855
#define DMU_PCU_OTP_CONFIG_20r 5856
#define DMU_PCU_OTP_CONFIG_21r 5857
#define DMU_PCU_OTP_CONFIG_22r 5858
#define DMU_PCU_OTP_CONFIG_23r 5859
#define DMU_PCU_OTP_CONFIG_24r 5860
#define DMU_PCU_OTP_CONFIG_25r 5861
#define DMU_PCU_OTP_CONFIG_26r 5862
#define DMU_PCU_OTP_CONFIG_27r 5863
#define DMU_PCU_OTP_CONFIG_28r 5864
#define DMU_PCU_OTP_CONFIG_29r 5865
#define DMU_PCU_OTP_CONFIG_2r 5866
#define DMU_PCU_OTP_CONFIG_30r 5867
#define DMU_PCU_OTP_CONFIG_31r 5868
#define DMU_PCU_OTP_CONFIG_3r 5869
#define DMU_PCU_OTP_CONFIG_4r 5870
#define DMU_PCU_OTP_CONFIG_5r 5871
#define DMU_PCU_OTP_CONFIG_6r 5872
#define DMU_PCU_OTP_CONFIG_7r 5873
#define DMU_PCU_OTP_CONFIG_8r 5874
#define DMU_PCU_OTP_CONFIG_9r 5875
#define GPIO_AUX_SELr 5876
#define GPIO_DATA_INr 5877
#define GPIO_DATA_OUTr 5878
#define GPIO_INIT_VALr 5879
#define GPIO_INT_CLRr 5880
#define GPIO_INT_DEr 5881
#define GPIO_INT_EDGEr 5882
#define GPIO_INT_MSKr 5883
#define GPIO_INT_MSTATr 5884
#define GPIO_INT_STATr 5885
#define GPIO_INT_TYPEr 5886
#define GPIO_OUT_ENr 5887
#define GPIO_PAD_RESr 5888
#define GPIO_PRB_ENABLEr 5889
#define GPIO_PRB_OEr 5890
#define GPIO_RES_ENr 5891
#define GPIO_TEST_ENABLEr 5892
#define GPIO_TEST_INPUTr 5893
#define GPIO_TEST_OUTPUTr 5894
#define ICFG_CHIP_LP_INTR_ENABLE_REG0r 5895
#define ICFG_CHIP_LP_INTR_ENABLE_REG1r 5896
#define ICFG_CHIP_LP_INTR_ENABLE_REG2r 5897
#define ICFG_CHIP_LP_INTR_ENABLE_REG3r 5898
#define ICFG_CHIP_LP_INTR_ENABLE_REGr 5899
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r 5900
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r 5901
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r 5902
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r 5903
#define ICFG_CHIP_LP_INTR_RAW_STATUS_REGr 5904
#define ICFG_CHIP_LP_INTR_STATUS_REG0r 5905
#define ICFG_CHIP_LP_INTR_STATUS_REG1r 5906
#define ICFG_CHIP_LP_INTR_STATUS_REG2r 5907
#define ICFG_CHIP_LP_INTR_STATUS_REG3r 5908
#define ICFG_CHIP_LP_INTR_STATUS_REGr 5909
#define ICFG_CMIC_RCPU_SW_PROG_INTRr 5910
#define ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr 5911
#define ICFG_CMIC_RCPU_SW_PROG_INTR_SETr 5912
#define ICFG_CORTEXM0_SW_PROG_INTRr 5913
#define ICFG_CORTEXM0_SW_PROG_INTR_CLRr 5914
#define ICFG_CORTEXM0_SW_PROG_INTR_SETr 5915
#define ICFG_CORTEXM0_U0_SW_PROG_INTRr 5916
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr 5917
#define ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr 5918
#define ICFG_CORTEXM0_U1_SW_PROG_INTRr 5919
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr 5920
#define ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr 5921
#define ICFG_CORTEXM0_U2_SW_PROG_INTRr 5922
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr 5923
#define ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr 5924
#define ICFG_CORTEXM0_U3_SW_PROG_INTRr 5925
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr 5926
#define ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr 5927
#define ICFG_MHOST0_STRAPSr 5928
#define ICFG_MHOST1_STRAPSr 5929
#define ICFG_PCIE_0_STRAPSr 5930
#define ICFG_PCIE_SW_PROG_INTRr 5931
#define ICFG_PCIE_SW_PROG_INTR_CLRr 5932
#define ICFG_PCIE_SW_PROG_INTR_SETr 5933
#define ICFG_ROM_STRAPSr 5934
#define ICFG_RTS0_MHOST0_SW_PROG_INTRr 5935
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr 5936
#define ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr 5937
#define ICFG_RTS0_MHOST1_SW_PROG_INTRr 5938
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr 5939
#define ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr 5940
#define ICFG_RTS1_MHOST0_SW_PROG_INTRr 5941
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr 5942
#define ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr 5943
#define ICFG_RTS1_MHOST1_SW_PROG_INTRr 5944
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr 5945
#define ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr 5946
#define INTC_INTR_ENABLE_REG0r 5947
#define INTC_INTR_ENABLE_REG1r 5948
#define INTC_INTR_ENABLE_REG2r 5949
#define INTC_INTR_ENABLE_REG3r 5950
#define INTC_INTR_ENABLE_REG4r 5951
#define INTC_INTR_ENABLE_REG5r 5952
#define INTC_INTR_ENABLE_REG6r 5953
#define INTC_INTR_ENABLE_REG7r 5954
#define INTC_INTR_ENABLE_REGr 5955
#define INTC_INTR_RAW_STATUS_REG0r 5956
#define INTC_INTR_RAW_STATUS_REG1r 5957
#define INTC_INTR_RAW_STATUS_REG2r 5958
#define INTC_INTR_RAW_STATUS_REG3r 5959
#define INTC_INTR_RAW_STATUS_REG4r 5960
#define INTC_INTR_RAW_STATUS_REG5r 5961
#define INTC_INTR_RAW_STATUS_REG6r 5962
#define INTC_INTR_RAW_STATUS_REG7r 5963
#define INTC_INTR_RAW_STATUS_REGr 5964
#define INTC_INTR_STATUS_REG0r 5965
#define INTC_INTR_STATUS_REG1r 5966
#define INTC_INTR_STATUS_REG2r 5967
#define INTC_INTR_STATUS_REG3r 5968
#define INTC_INTR_STATUS_REG4r 5969
#define INTC_INTR_STATUS_REG5r 5970
#define INTC_INTR_STATUS_REG6r 5971
#define INTC_INTR_STATUS_REG7r 5972
#define INTC_INTR_STATUS_REGr 5973
#define L2_TAG_SET 5974
#define L3MC_V4_KEY 5975
#define L3MC_V4_V6_ASSOC_DATA_FULL 5976
#define L3MC_V6_KEY 5977
#define L3_DEFIP_ALPM_PIVOT_FMT1 5978
#define L3_DEFIP_ALPM_PIVOT_FMT10 5979
#define L3_DEFIP_ALPM_PIVOT_FMT10_FULL 5980
#define L3_DEFIP_ALPM_PIVOT_FMT1_FULL 5981
#define L3_DEFIP_ALPM_PIVOT_FMT2 5982
#define L3_DEFIP_ALPM_PIVOT_FMT2_FULL 5983
#define L3_DEFIP_ALPM_PIVOT_FMT3 5984
#define L3_DEFIP_ALPM_PIVOT_FMT3_FULL 5985
#define L3_DEFIP_ALPM_PIVOT_FMT4 5986
#define L3_DEFIP_ALPM_PIVOT_FMT4_FULL 5987
#define L3_DEFIP_ALPM_PIVOT_FMT5 5988
#define L3_DEFIP_ALPM_PIVOT_FMT5_FULL 5989
#define L3_DEFIP_ALPM_PIVOT_FMT6 5990
#define L3_DEFIP_ALPM_PIVOT_FMT6_FULL 5991
#define L3_DEFIP_ALPM_PIVOT_FMT7 5992
#define L3_DEFIP_ALPM_PIVOT_FMT7_FULL 5993
#define L3_DEFIP_ALPM_PIVOT_FMT8 5994
#define L3_DEFIP_ALPM_PIVOT_FMT8_FULL 5995
#define L3_DEFIP_ALPM_PIVOT_FMT9 5996
#define L3_DEFIP_ALPM_PIVOT_FMT9_FULL 5997
#define L3_DEFIP_ALPM_ROUTE_FMT1 5998
#define L3_DEFIP_ALPM_ROUTE_FMT10 5999
#define L3_DEFIP_ALPM_ROUTE_FMT10_FULL 6000
#define L3_DEFIP_ALPM_ROUTE_FMT11 6001
#define L3_DEFIP_ALPM_ROUTE_FMT11_FULL 6002
#define L3_DEFIP_ALPM_ROUTE_FMT12 6003
#define L3_DEFIP_ALPM_ROUTE_FMT12_FULL 6004
#define L3_DEFIP_ALPM_ROUTE_FMT13 6005
#define L3_DEFIP_ALPM_ROUTE_FMT13_FULL 6006
#define L3_DEFIP_ALPM_ROUTE_FMT14 6007
#define L3_DEFIP_ALPM_ROUTE_FMT14_FULL 6008
#define L3_DEFIP_ALPM_ROUTE_FMT15 6009
#define L3_DEFIP_ALPM_ROUTE_FMT15_FULL 6010
#define L3_DEFIP_ALPM_ROUTE_FMT1_FULL 6011
#define L3_DEFIP_ALPM_ROUTE_FMT2 6012
#define L3_DEFIP_ALPM_ROUTE_FMT2_FULL 6013
#define L3_DEFIP_ALPM_ROUTE_FMT3 6014
#define L3_DEFIP_ALPM_ROUTE_FMT3_FULL 6015
#define L3_DEFIP_ALPM_ROUTE_FMT4 6016
#define L3_DEFIP_ALPM_ROUTE_FMT4_FULL 6017
#define L3_DEFIP_ALPM_ROUTE_FMT5 6018
#define L3_DEFIP_ALPM_ROUTE_FMT5_FULL 6019
#define L3_DEFIP_ALPM_ROUTE_FMT6 6020
#define L3_DEFIP_ALPM_ROUTE_FMT6_FULL 6021
#define L3_DEFIP_ALPM_ROUTE_FMT7 6022
#define L3_DEFIP_ALPM_ROUTE_FMT7_FULL 6023
#define L3_DEFIP_ALPM_ROUTE_FMT8 6024
#define L3_DEFIP_ALPM_ROUTE_FMT8_FULL 6025
#define L3_DEFIP_ALPM_ROUTE_FMT9 6026
#define L3_DEFIP_ALPM_ROUTE_FMT9_FULL 6027
#define L3_DEFIP_TCAM_KEY_FMT0 6028
#define L3_DEFIP_TCAM_KEY_FMT0_COMP_V4_KEY 6029
#define L3_DEFIP_TCAM_KEY_FMT0_COMP_V6_KEY 6030
#define L3_DEFIP_TCAM_KEY_FMT0_FULL 6031
#define L3_DEFIP_TCAM_KEY_FMT0_LPM_V4_KEY 6032
#define L3_DEFIP_TCAM_KEY_FMT0_LPM_V6_KEY 6033
#define L3_DEFIP_TCAM_KEY_FMT1 6034
#define L3_DEFIP_TCAM_KEY_FMT1_FULL 6035
#define L3_DEFIP_TCAM_KEY_FMT1_L3MC_V4_KEY 6036
#define L3_DEFIP_TCAM_KEY_FMT1_L3MC_V6_KEY 6037
#define L3_DEFIP_TCAM_KEY_FMT1_LPM_V4_KEY 6038
#define L3_DEFIP_TCAM_KEY_FMT1_LPM_V6_KEY 6039
#define L3_TUNNEL_TCAM_ASSOC_DATA 6040
#define LPM_V4_KEY 6041
#define LPM_V4_V6_ASSOC_DATA_FULL 6042
#define LPM_V4_V6_ASSOC_DATA_REDUCED 6043
#define LPM_V6_KEY 6044
#define MIB_MEMORY_ROW0 6045
#define MIB_MEMORY_ROW1 6046
#define MIB_MEMORY_ROW10 6047
#define MIB_MEMORY_ROW11 6048
#define MIB_MEMORY_ROW12 6049
#define MIB_MEMORY_ROW13 6050
#define MIB_MEMORY_ROW14 6051
#define MIB_MEMORY_ROW15 6052
#define MIB_MEMORY_ROW2 6053
#define MIB_MEMORY_ROW3 6054
#define MIB_MEMORY_ROW4 6055
#define MIB_MEMORY_ROW5 6056
#define MIB_MEMORY_ROW6 6057
#define MIB_MEMORY_ROW7 6058
#define MIB_MEMORY_ROW8 6059
#define MIB_MEMORY_ROW9 6060
#define MIIM_CH0_ADDRESSr 6061
#define MIIM_CH0_CONTROLr 6062
#define MIIM_CH0_PARAMSr 6063
#define MIIM_CH0_STATUSr 6064
#define MIIM_CH1_ADDRESSr 6065
#define MIIM_CH1_CONTROLr 6066
#define MIIM_CH1_PARAMSr 6067
#define MIIM_CH1_STATUSr 6068
#define MIIM_CH2_ADDRESSr 6069
#define MIIM_CH2_CONTROLr 6070
#define MIIM_CH2_PARAMSr 6071
#define MIIM_CH2_STATUSr 6072
#define MIIM_CH3_ADDRESSr 6073
#define MIIM_CH3_CONTROLr 6074
#define MIIM_CH3_PARAMSr 6075
#define MIIM_CH3_STATUSr 6076
#define MIIM_CH_ADDRESSr 6077
#define MIIM_CH_CONTROLr 6078
#define MIIM_CH_PARAMSr 6079
#define MIIM_CH_STATUSr 6080
#define MIIM_COMMON_CONTROLr 6081
#define MIIM_DMA_CH0_CONFIGr 6082
#define MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr 6083
#define MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr 6084
#define MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr 6085
#define MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr 6086
#define MIIM_DMA_CH0_DST_HOST_ADDRESSr 6087
#define MIIM_DMA_CH0_SRC_HOST_ADDRESSr 6088
#define MIIM_DMA_CH0_STATUSr 6089
#define MIIM_DMA_CH1_CONFIGr 6090
#define MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr 6091
#define MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr 6092
#define MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr 6093
#define MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr 6094
#define MIIM_DMA_CH1_DST_HOST_ADDRESSr 6095
#define MIIM_DMA_CH1_SRC_HOST_ADDRESSr 6096
#define MIIM_DMA_CH1_STATUSr 6097
#define MIIM_DMA_CH_CONFIGr 6098
#define MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr 6099
#define MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr 6100
#define MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr 6101
#define MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr 6102
#define MIIM_DMA_CH_DST_HOST_ADDRESSr 6103
#define MIIM_DMA_CH_SRC_HOST_ADDRESSr 6104
#define MIIM_DMA_CH_STATUSr 6105
#define MIIM_IF0_IO_CHAR_REG1r 6106
#define MIIM_IF0_IO_CHAR_REG2r 6107
#define MIIM_IF0_IO_CHAR_REG3r 6108
#define MIIM_IF10_IO_CHAR_REG1r 6109
#define MIIM_IF10_IO_CHAR_REG2r 6110
#define MIIM_IF10_IO_CHAR_REG3r 6111
#define MIIM_IF11_IO_CHAR_REG1r 6112
#define MIIM_IF11_IO_CHAR_REG2r 6113
#define MIIM_IF11_IO_CHAR_REG3r 6114
#define MIIM_IF1_IO_CHAR_REG1r 6115
#define MIIM_IF1_IO_CHAR_REG2r 6116
#define MIIM_IF1_IO_CHAR_REG3r 6117
#define MIIM_IF2_IO_CHAR_REG1r 6118
#define MIIM_IF2_IO_CHAR_REG2r 6119
#define MIIM_IF2_IO_CHAR_REG3r 6120
#define MIIM_IF3_IO_CHAR_REG1r 6121
#define MIIM_IF3_IO_CHAR_REG2r 6122
#define MIIM_IF3_IO_CHAR_REG3r 6123
#define MIIM_IF4_IO_CHAR_REG1r 6124
#define MIIM_IF4_IO_CHAR_REG2r 6125
#define MIIM_IF4_IO_CHAR_REG3r 6126
#define MIIM_IF5_IO_CHAR_REG1r 6127
#define MIIM_IF5_IO_CHAR_REG2r 6128
#define MIIM_IF5_IO_CHAR_REG3r 6129
#define MIIM_IF6_IO_CHAR_REG1r 6130
#define MIIM_IF6_IO_CHAR_REG2r 6131
#define MIIM_IF6_IO_CHAR_REG3r 6132
#define MIIM_IF7_IO_CHAR_REG1r 6133
#define MIIM_IF7_IO_CHAR_REG2r 6134
#define MIIM_IF7_IO_CHAR_REG3r 6135
#define MIIM_IF8_IO_CHAR_REG1r 6136
#define MIIM_IF8_IO_CHAR_REG2r 6137
#define MIIM_IF8_IO_CHAR_REG3r 6138
#define MIIM_IF9_IO_CHAR_REG1r 6139
#define MIIM_IF9_IO_CHAR_REG2r 6140
#define MIIM_IF9_IO_CHAR_REG3r 6141
#define MIIM_INTERRUPT_ENABLEr 6142
#define MIIM_INTERRUPT_STATUSr 6143
#define MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr 6144
#define MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr 6145
#define MIIM_INT_PHY_LINK_MASK_STATUSr 6146
#define MIIM_INT_PHY_LINK_RAW_STATUSr 6147
#define MIIM_INT_PHY_LINK_STATUSr 6148
#define MIIM_LINK_SCAN_STATUSr 6149
#define MIIM_RING0_CONTROLr 6150
#define MIIM_RING10_CONTROLr 6151
#define MIIM_RING11_CONTROLr 6152
#define MIIM_RING1_CONTROLr 6153
#define MIIM_RING2_CONTROLr 6154
#define MIIM_RING3_CONTROLr 6155
#define MIIM_RING4_CONTROLr 6156
#define MIIM_RING5_CONTROLr 6157
#define MIIM_RING6_CONTROLr 6158
#define MIIM_RING7_CONTROLr 6159
#define MIIM_RING8_CONTROLr 6160
#define MIIM_RING9_CONTROLr 6161
#define MIIM_RING_CONTROLr 6162
#define NS_MISC_CLK_EVENT_CTRLr 6163
#define NS_TIMESYNC_COUNTER_CONFIG_SELECTr 6164
#define NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr 6165
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r 6166
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r 6167
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r 6168
#define NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r 6169
#define NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr 6170
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r 6171
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r 6172
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r 6173
#define NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r 6174
#define NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr 6175
#define NS_TIMESYNC_TS0_ACCUMULATOR_0r 6176
#define NS_TIMESYNC_TS0_ACCUMULATOR_1r 6177
#define NS_TIMESYNC_TS0_ACCUMULATOR_2r 6178
#define NS_TIMESYNC_TS0_BS_INIT_CTRLr 6179
#define NS_TIMESYNC_TS0_COUNTER_ENABLEr 6180
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr 6181
#define NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr 6182
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr 6183
#define NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr 6184
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr 6185
#define NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr 6186
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr 6187
#define NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr 6188
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r 6189
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r 6190
#define NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r 6191
#define NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr 6192
#define NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr 6193
#define NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr 6194
#define NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr 6195
#define NS_TIMESYNC_TS1_ACCUMULATOR_0r 6196
#define NS_TIMESYNC_TS1_ACCUMULATOR_1r 6197
#define NS_TIMESYNC_TS1_ACCUMULATOR_2r 6198
#define NS_TIMESYNC_TS1_BS_INIT_CTRLr 6199
#define NS_TIMESYNC_TS1_COUNTER_ENABLEr 6200
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr 6201
#define NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr 6202
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr 6203
#define NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr 6204
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr 6205
#define NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr 6206
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr 6207
#define NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr 6208
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r 6209
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r 6210
#define NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r 6211
#define NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr 6212
#define NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr 6213
#define NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr 6214
#define NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr 6215
#define NS_TIMESYNC_TS_ACCUMULATOR_0r 6216
#define NS_TIMESYNC_TS_ACCUMULATOR_1r 6217
#define NS_TIMESYNC_TS_ACCUMULATOR_2r 6218
#define NS_TIMESYNC_TS_BS_INIT_CTRLr 6219
#define NS_TIMESYNC_TS_COUNTER_ENABLEr 6220
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr 6221
#define NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr 6222
#define NS_TIMESYNC_TS_EVENT_FWD_CFGr 6223
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr 6224
#define NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr 6225
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr 6226
#define NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr 6227
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr 6228
#define NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr 6229
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r 6230
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r 6231
#define NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r 6232
#define NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr 6233
#define NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr 6234
#define NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr 6235
#define NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr 6236
#define PAXB_0_CONFIG_IND_ADDRr 6237
#define PAXB_0_CONFIG_IND_DATAr 6238
#define PAXB_0_GEN3_UC_LOADER_STATUSr 6239
#define PAXB_0_PAXB_ENDIANNESSr 6240
#define PAXB_0_PAXB_HOTSWAP_CTRLr 6241
#define PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr 6242
#define PAXB_0_PAXB_HOTSWAP_DEBUG_STATr 6243
#define PAXB_0_PAXB_HOTSWAP_STATr 6244
#define PAXB_0_PAXB_INTRCLR_DELAY_UNITr 6245
#define PAXB_0_PAXB_INTR_ENr 6246
#define PAXB_0_PAXB_INTR_STATUSr 6247
#define PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr 6248
#define PAXB_0_RESET_STATUSr 6249
#define QSPI_BSPI_B0_CTRLr 6250
#define QSPI_BSPI_B0_STATUSr 6251
#define QSPI_BSPI_B1_CTRLr 6252
#define QSPI_BSPI_B1_STATUSr 6253
#define QSPI_BSPI_BITS_PER_CYCLEr 6254
#define QSPI_BSPI_BITS_PER_PHASEr 6255
#define QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr 6256
#define QSPI_BSPI_BSPI_PIO_DATAr 6257
#define QSPI_BSPI_BSPI_PIO_IODIRr 6258
#define QSPI_BSPI_BSPI_PIO_MODE_ENABLEr 6259
#define QSPI_BSPI_BSPI_XOR_ENABLEr 6260
#define QSPI_BSPI_BSPI_XOR_VALUEr 6261
#define QSPI_BSPI_BUSY_STATUSr 6262
#define QSPI_BSPI_B_CTRLr 6263
#define QSPI_BSPI_B_STATUSr 6264
#define QSPI_BSPI_CMD_AND_MODE_BYTEr 6265
#define QSPI_BSPI_FLEX_MODE_ENABLEr 6266
#define QSPI_BSPI_INTR_STATUSr 6267
#define QSPI_BSPI_MAST_N_BOOT_CTRLr 6268
#define QSPI_BSPI_REVISION_IDr 6269
#define QSPI_BSPI_SCRATCHr 6270
#define QSPI_BSPI_STRAP_OVERRIDE_CTRLr 6271
#define QSPI_MSPI_CDRAM00r 6272
#define QSPI_MSPI_CDRAM01r 6273
#define QSPI_MSPI_CDRAM02r 6274
#define QSPI_MSPI_CDRAM03r 6275
#define QSPI_MSPI_CDRAM04r 6276
#define QSPI_MSPI_CDRAM05r 6277
#define QSPI_MSPI_CDRAM06r 6278
#define QSPI_MSPI_CDRAM07r 6279
#define QSPI_MSPI_CDRAM08r 6280
#define QSPI_MSPI_CDRAM09r 6281
#define QSPI_MSPI_CDRAM10r 6282
#define QSPI_MSPI_CDRAM11r 6283
#define QSPI_MSPI_CDRAM12r 6284
#define QSPI_MSPI_CDRAM13r 6285
#define QSPI_MSPI_CDRAM14r 6286
#define QSPI_MSPI_CDRAM15r 6287
#define QSPI_MSPI_CDRAMr 6288
#define QSPI_MSPI_CPTQPr 6289
#define QSPI_MSPI_DISABLE_FLUSH_GENr 6290
#define QSPI_MSPI_ENDQPr 6291
#define QSPI_MSPI_INTERRUPT_MSPI_DONEr 6292
#define QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr 6293
#define QSPI_MSPI_MSPI_STATUSr 6294
#define QSPI_MSPI_NEWQPr 6295
#define QSPI_MSPI_RXRAM00r 6296
#define QSPI_MSPI_RXRAM01r 6297
#define QSPI_MSPI_RXRAM02r 6298
#define QSPI_MSPI_RXRAM03r 6299
#define QSPI_MSPI_RXRAM04r 6300
#define QSPI_MSPI_RXRAM05r 6301
#define QSPI_MSPI_RXRAM06r 6302
#define QSPI_MSPI_RXRAM07r 6303
#define QSPI_MSPI_RXRAM08r 6304
#define QSPI_MSPI_RXRAM09r 6305
#define QSPI_MSPI_RXRAM10r 6306
#define QSPI_MSPI_RXRAM11r 6307
#define QSPI_MSPI_RXRAM12r 6308
#define QSPI_MSPI_RXRAM13r 6309
#define QSPI_MSPI_RXRAM14r 6310
#define QSPI_MSPI_RXRAM15r 6311
#define QSPI_MSPI_RXRAM16r 6312
#define QSPI_MSPI_RXRAM17r 6313
#define QSPI_MSPI_RXRAM18r 6314
#define QSPI_MSPI_RXRAM19r 6315
#define QSPI_MSPI_RXRAM20r 6316
#define QSPI_MSPI_RXRAM21r 6317
#define QSPI_MSPI_RXRAM22r 6318
#define QSPI_MSPI_RXRAM23r 6319
#define QSPI_MSPI_RXRAM24r 6320
#define QSPI_MSPI_RXRAM25r 6321
#define QSPI_MSPI_RXRAM26r 6322
#define QSPI_MSPI_RXRAM27r 6323
#define QSPI_MSPI_RXRAM28r 6324
#define QSPI_MSPI_RXRAM29r 6325
#define QSPI_MSPI_RXRAM30r 6326
#define QSPI_MSPI_RXRAM31r 6327
#define QSPI_MSPI_RXRAMr 6328
#define QSPI_MSPI_SPCR0_LSBr 6329
#define QSPI_MSPI_SPCR0_MSBr 6330
#define QSPI_MSPI_SPCR1_LSBr 6331
#define QSPI_MSPI_SPCR1_MSBr 6332
#define QSPI_MSPI_SPCR2r 6333
#define QSPI_MSPI_TXRAM00r 6334
#define QSPI_MSPI_TXRAM01r 6335
#define QSPI_MSPI_TXRAM02r 6336
#define QSPI_MSPI_TXRAM03r 6337
#define QSPI_MSPI_TXRAM04r 6338
#define QSPI_MSPI_TXRAM05r 6339
#define QSPI_MSPI_TXRAM06r 6340
#define QSPI_MSPI_TXRAM07r 6341
#define QSPI_MSPI_TXRAM08r 6342
#define QSPI_MSPI_TXRAM09r 6343
#define QSPI_MSPI_TXRAM10r 6344
#define QSPI_MSPI_TXRAM11r 6345
#define QSPI_MSPI_TXRAM12r 6346
#define QSPI_MSPI_TXRAM13r 6347
#define QSPI_MSPI_TXRAM14r 6348
#define QSPI_MSPI_TXRAM15r 6349
#define QSPI_MSPI_TXRAM16r 6350
#define QSPI_MSPI_TXRAM17r 6351
#define QSPI_MSPI_TXRAM18r 6352
#define QSPI_MSPI_TXRAM19r 6353
#define QSPI_MSPI_TXRAM20r 6354
#define QSPI_MSPI_TXRAM21r 6355
#define QSPI_MSPI_TXRAM22r 6356
#define QSPI_MSPI_TXRAM23r 6357
#define QSPI_MSPI_TXRAM24r 6358
#define QSPI_MSPI_TXRAM25r 6359
#define QSPI_MSPI_TXRAM26r 6360
#define QSPI_MSPI_TXRAM27r 6361
#define QSPI_MSPI_TXRAM28r 6362
#define QSPI_MSPI_TXRAM29r 6363
#define QSPI_MSPI_TXRAM30r 6364
#define QSPI_MSPI_TXRAM31r 6365
#define QSPI_MSPI_TXRAMr 6366
#define QSPI_MSPI_WRITE_LOCKr 6367
#define RX_DCB 6368
#define SEQ_RST_CONFIGr 6369
#define SEQ_RST_DEBUGr 6370
#define SMBUS0_ADDRESSr 6371
#define SMBUS0_BIT_BANG_CONTROLr 6372
#define SMBUS0_CONFIGr 6373
#define SMBUS0_EVENT_ENABLEr 6374
#define SMBUS0_EVENT_STATUSr 6375
#define SMBUS0_MASTER_COMMANDr 6376
#define SMBUS0_MASTER_DATA_READr 6377
#define SMBUS0_MASTER_DATA_WRITEr 6378
#define SMBUS0_MASTER_FIFO_CONTROLr 6379
#define SMBUS0_SLAVE_COMMANDr 6380
#define SMBUS0_SLAVE_DATA_READr 6381
#define SMBUS0_SLAVE_DATA_WRITEr 6382
#define SMBUS0_SLAVE_FIFO_CONTROLr 6383
#define SMBUS0_TIMING_CONFIGr 6384
#define SMBUS0_TIMING_CONFIG_2r 6385
#define SMBUS1_ADDRESSr 6386
#define SMBUS1_BIT_BANG_CONTROLr 6387
#define SMBUS1_CONFIGr 6388
#define SMBUS1_EVENT_ENABLEr 6389
#define SMBUS1_EVENT_STATUSr 6390
#define SMBUS1_MASTER_COMMANDr 6391
#define SMBUS1_MASTER_DATA_READr 6392
#define SMBUS1_MASTER_DATA_WRITEr 6393
#define SMBUS1_MASTER_FIFO_CONTROLr 6394
#define SMBUS1_SLAVE_COMMANDr 6395
#define SMBUS1_SLAVE_DATA_READr 6396
#define SMBUS1_SLAVE_DATA_WRITEr 6397
#define SMBUS1_SLAVE_FIFO_CONTROLr 6398
#define SMBUS1_TIMING_CONFIGr 6399
#define SMBUS1_TIMING_CONFIG_2r 6400
#define TX_DCB 6401
#define U0_LED_ACCU_CTRLr 6402
#define U0_LED_ACCU_STATUSr 6403
#define U0_LED_CLK_DIV_CTRLr 6404
#define U0_LED_INTR_ENABLEr 6405
#define U0_LED_REFRESH_CTRLr 6406
#define U0_LED_SEND_CTRLr 6407
#define U0_LED_SEND_CTRL_0r 6408
#define U0_LED_SEND_CTRL_1r 6409
#define U0_LED_SEND_CTRL_2r 6410
#define U0_LED_SEND_CTRL_3r 6411
#define U0_LED_SEND_CTRL_4r 6412
#define U0_LED_SEND_STATUSr 6413
#define U0_LED_SRAM_CTRLr 6414
#define U0_LED_SRAM_ECC_CTRLr 6415
#define U0_LED_SRAM_ECC_STATUSr 6416
#define U0_LED_SW_CNFG_LINKr 6417
#define U0_LED_SW_CNFG_LINK_1023_992r 6418
#define U0_LED_SW_CNFG_LINK_127_96r 6419
#define U0_LED_SW_CNFG_LINK_159_128r 6420
#define U0_LED_SW_CNFG_LINK_191_160r 6421
#define U0_LED_SW_CNFG_LINK_223_192r 6422
#define U0_LED_SW_CNFG_LINK_255_224r 6423
#define U0_LED_SW_CNFG_LINK_287_256r 6424
#define U0_LED_SW_CNFG_LINK_319_288r 6425
#define U0_LED_SW_CNFG_LINK_31_0r 6426
#define U0_LED_SW_CNFG_LINK_351_320r 6427
#define U0_LED_SW_CNFG_LINK_383_352r 6428
#define U0_LED_SW_CNFG_LINK_415_384r 6429
#define U0_LED_SW_CNFG_LINK_447_416r 6430
#define U0_LED_SW_CNFG_LINK_479_448r 6431
#define U0_LED_SW_CNFG_LINK_511_480r 6432
#define U0_LED_SW_CNFG_LINK_543_512r 6433
#define U0_LED_SW_CNFG_LINK_575_544r 6434
#define U0_LED_SW_CNFG_LINK_607_576r 6435
#define U0_LED_SW_CNFG_LINK_639_608r 6436
#define U0_LED_SW_CNFG_LINK_63_32r 6437
#define U0_LED_SW_CNFG_LINK_671_640r 6438
#define U0_LED_SW_CNFG_LINK_703_672r 6439
#define U0_LED_SW_CNFG_LINK_735_704r 6440
#define U0_LED_SW_CNFG_LINK_767_736r 6441
#define U0_LED_SW_CNFG_LINK_799_768r 6442
#define U0_LED_SW_CNFG_LINK_831_800r 6443
#define U0_LED_SW_CNFG_LINK_863_832r 6444
#define U0_LED_SW_CNFG_LINK_895_864r 6445
#define U0_LED_SW_CNFG_LINK_927_896r 6446
#define U0_LED_SW_CNFG_LINK_959_928r 6447
#define U0_LED_SW_CNFG_LINK_95_64r 6448
#define U0_LED_SW_CNFG_LINK_991_960r 6449
#define U0_M0SSQ_1KB_FLOP_BASED_SRAMr 6450
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr 6451
#define U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr 6452
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr 6453
#define U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr 6454
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr 6455
#define U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr 6456
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr 6457
#define U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr 6458
#define U0_M0SSQ_CTRLr 6459
#define U0_M0SSQ_DBGr 6460
#define U0_M0SSQ_DBG_CTRLr 6461
#define U0_M0SSQ_FAS_CTRLr 6462
#define U0_M0SSQ_FAS_GENERICr 6463
#define U0_M0SSQ_FAS_STATUSr 6464
#define U0_M0SS_CONTROLr 6465
#define U0_M0SS_DEBUG_CONTROLr 6466
#define U0_M0SS_ECC_CTRLr 6467
#define U0_M0SS_ECC_STATUSr 6468
#define U0_M0SS_ECOr 6469
#define U0_M0SS_INTRr 6470
#define U0_M0SS_INTR_127_96r 6471
#define U0_M0SS_INTR_159_128r 6472
#define U0_M0SS_INTR_191_160r 6473
#define U0_M0SS_INTR_223_192r 6474
#define U0_M0SS_INTR_255_224r 6475
#define U0_M0SS_INTR_31_0r 6476
#define U0_M0SS_INTR_63_32r 6477
#define U0_M0SS_INTR_95_64r 6478
#define U0_M0SS_INTR_CONTROLr 6479
#define U0_M0SS_INTR_ENABLEr 6480
#define U0_M0SS_INTR_MASKr 6481
#define U0_M0SS_INTR_MASK_127_96r 6482
#define U0_M0SS_INTR_MASK_159_128r 6483
#define U0_M0SS_INTR_MASK_191_160r 6484
#define U0_M0SS_INTR_MASK_223_192r 6485
#define U0_M0SS_INTR_MASK_255_224r 6486
#define U0_M0SS_INTR_MASK_31_0r 6487
#define U0_M0SS_INTR_MASK_63_32r 6488
#define U0_M0SS_INTR_MASK_95_64r 6489
#define U0_M0SS_RAW_INTRr 6490
#define U0_M0SS_RAW_INTR_127_96r 6491
#define U0_M0SS_RAW_INTR_159_128r 6492
#define U0_M0SS_RAW_INTR_191_160r 6493
#define U0_M0SS_RAW_INTR_223_192r 6494
#define U0_M0SS_RAW_INTR_255_224r 6495
#define U0_M0SS_RAW_INTR_31_0r 6496
#define U0_M0SS_RAW_INTR_63_32r 6497
#define U0_M0SS_RAW_INTR_95_64r 6498
#define U0_M0SS_STATUSr 6499
#define U0_M0SS_TCM_CTRLr 6500
#define U1_M0SS_CONTROLr 6501
#define U1_M0SS_DEBUG_CONTROLr 6502
#define U1_M0SS_ECC_CTRLr 6503
#define U1_M0SS_ECC_STATUSr 6504
#define U1_M0SS_ECOr 6505
#define U1_M0SS_INTRr 6506
#define U1_M0SS_INTR_127_96r 6507
#define U1_M0SS_INTR_159_128r 6508
#define U1_M0SS_INTR_191_160r 6509
#define U1_M0SS_INTR_223_192r 6510
#define U1_M0SS_INTR_255_224r 6511
#define U1_M0SS_INTR_31_0r 6512
#define U1_M0SS_INTR_63_32r 6513
#define U1_M0SS_INTR_95_64r 6514
#define U1_M0SS_INTR_CONTROLr 6515
#define U1_M0SS_INTR_ENABLEr 6516
#define U1_M0SS_INTR_MASKr 6517
#define U1_M0SS_INTR_MASK_127_96r 6518
#define U1_M0SS_INTR_MASK_159_128r 6519
#define U1_M0SS_INTR_MASK_191_160r 6520
#define U1_M0SS_INTR_MASK_223_192r 6521
#define U1_M0SS_INTR_MASK_255_224r 6522
#define U1_M0SS_INTR_MASK_31_0r 6523
#define U1_M0SS_INTR_MASK_63_32r 6524
#define U1_M0SS_INTR_MASK_95_64r 6525
#define U1_M0SS_RAW_INTRr 6526
#define U1_M0SS_RAW_INTR_127_96r 6527
#define U1_M0SS_RAW_INTR_159_128r 6528
#define U1_M0SS_RAW_INTR_191_160r 6529
#define U1_M0SS_RAW_INTR_223_192r 6530
#define U1_M0SS_RAW_INTR_255_224r 6531
#define U1_M0SS_RAW_INTR_31_0r 6532
#define U1_M0SS_RAW_INTR_63_32r 6533
#define U1_M0SS_RAW_INTR_95_64r 6534
#define U1_M0SS_STATUSr 6535
#define U1_M0SS_TCM_CTRLr 6536
#define U2_M0SS_CONTROLr 6537
#define U2_M0SS_DEBUG_CONTROLr 6538
#define U2_M0SS_ECC_CTRLr 6539
#define U2_M0SS_ECC_STATUSr 6540
#define U2_M0SS_ECOr 6541
#define U2_M0SS_INTRr 6542
#define U2_M0SS_INTR_127_96r 6543
#define U2_M0SS_INTR_159_128r 6544
#define U2_M0SS_INTR_191_160r 6545
#define U2_M0SS_INTR_223_192r 6546
#define U2_M0SS_INTR_255_224r 6547
#define U2_M0SS_INTR_31_0r 6548
#define U2_M0SS_INTR_63_32r 6549
#define U2_M0SS_INTR_95_64r 6550
#define U2_M0SS_INTR_CONTROLr 6551
#define U2_M0SS_INTR_ENABLEr 6552
#define U2_M0SS_INTR_MASKr 6553
#define U2_M0SS_INTR_MASK_127_96r 6554
#define U2_M0SS_INTR_MASK_159_128r 6555
#define U2_M0SS_INTR_MASK_191_160r 6556
#define U2_M0SS_INTR_MASK_223_192r 6557
#define U2_M0SS_INTR_MASK_255_224r 6558
#define U2_M0SS_INTR_MASK_31_0r 6559
#define U2_M0SS_INTR_MASK_63_32r 6560
#define U2_M0SS_INTR_MASK_95_64r 6561
#define U2_M0SS_RAW_INTRr 6562
#define U2_M0SS_RAW_INTR_127_96r 6563
#define U2_M0SS_RAW_INTR_159_128r 6564
#define U2_M0SS_RAW_INTR_191_160r 6565
#define U2_M0SS_RAW_INTR_223_192r 6566
#define U2_M0SS_RAW_INTR_255_224r 6567
#define U2_M0SS_RAW_INTR_31_0r 6568
#define U2_M0SS_RAW_INTR_63_32r 6569
#define U2_M0SS_RAW_INTR_95_64r 6570
#define U2_M0SS_STATUSr 6571
#define U2_M0SS_TCM_CTRLr 6572
#define U3_M0SS_CONTROLr 6573
#define U3_M0SS_DEBUG_CONTROLr 6574
#define U3_M0SS_ECC_CTRLr 6575
#define U3_M0SS_ECC_STATUSr 6576
#define U3_M0SS_ECOr 6577
#define U3_M0SS_INTRr 6578
#define U3_M0SS_INTR_127_96r 6579
#define U3_M0SS_INTR_159_128r 6580
#define U3_M0SS_INTR_191_160r 6581
#define U3_M0SS_INTR_223_192r 6582
#define U3_M0SS_INTR_255_224r 6583
#define U3_M0SS_INTR_31_0r 6584
#define U3_M0SS_INTR_63_32r 6585
#define U3_M0SS_INTR_95_64r 6586
#define U3_M0SS_INTR_CONTROLr 6587
#define U3_M0SS_INTR_ENABLEr 6588
#define U3_M0SS_INTR_MASKr 6589
#define U3_M0SS_INTR_MASK_127_96r 6590
#define U3_M0SS_INTR_MASK_159_128r 6591
#define U3_M0SS_INTR_MASK_191_160r 6592
#define U3_M0SS_INTR_MASK_223_192r 6593
#define U3_M0SS_INTR_MASK_255_224r 6594
#define U3_M0SS_INTR_MASK_31_0r 6595
#define U3_M0SS_INTR_MASK_63_32r 6596
#define U3_M0SS_INTR_MASK_95_64r 6597
#define U3_M0SS_RAW_INTRr 6598
#define U3_M0SS_RAW_INTR_127_96r 6599
#define U3_M0SS_RAW_INTR_159_128r 6600
#define U3_M0SS_RAW_INTR_191_160r 6601
#define U3_M0SS_RAW_INTR_223_192r 6602
#define U3_M0SS_RAW_INTR_255_224r 6603
#define U3_M0SS_RAW_INTR_31_0r 6604
#define U3_M0SS_RAW_INTR_63_32r 6605
#define U3_M0SS_RAW_INTR_95_64r 6606
#define U3_M0SS_STATUSr 6607
#define U3_M0SS_TCM_CTRLr 6608
#define BCM56996_A0_ENUM_COUNT 6609


#define ABORTf 0
#define ABORTEDf 1
#define ABORT_DMAf 2
#define ACC0f 3
#define ACC1f 4
#define ACC2f 5
#define ACCESS_MODEf 6
#define ACCUMULATOR_OVERFLOW_PIPE0f 7
#define ACCUMULATOR_OVERFLOW_PIPE1f 8
#define ACCUMULATOR_OVERFLOW_PIPE2f 9
#define ACCUMULATOR_OVERFLOW_PIPE3f 10
#define ACCUMULATOR_OVERFLOW_PIPE4f 11
#define ACCUMULATOR_OVERFLOW_PIPE5f 12
#define ACCUMULATOR_OVERFLOW_PIPE6f 13
#define ACCUMULATOR_OVERFLOW_PIPE7f 14
#define ACCUM_COMP_CNTf 15
#define ACCU_DONEf 16
#define ACTIONf 17
#define ACTION_DATAf 18
#define ACTION_EN_CFAP0f 19
#define ACTION_EN_CFAP1f 20
#define ACTION_EN_THDI0f 21
#define ACTION_EN_THDI1f 22
#define ACTION_EN_THDO0f 23
#define ACTION_EN_THDO1f 24
#define ACTION_EN_THDR0f 25
#define ACTION_EN_THDR1f 26
#define ACTION_PRI_MODIFIERf 27
#define ACTION_PROFILE_IDf 28
#define ACTION_SET_BITMAPf 29
#define ACTION_TABLE_A_INDEXf 30
#define ACTION_TABLE_B_INDEXf 31
#define ACTIVEf 32
#define AC_HI_DURf 33
#define AC_LO_DURf 34
#define ADAPTIVE_ALPHA_GROUPf 35
#define ADAPT_LOOKUP_1_ENABLEf 36
#define ADAPT_LOOKUP_1_MISS_DROPf 37
#define ADAPT_LOOKUP_2_ENABLEf 38
#define ADAPT_LOOKUP_ENABLEf 39
#define ADAPT_LOOKUP_KEY_SELf 40
#define ADAPT_LOOKUP_MISS_DROPf 41
#define ADAPT_MISS_TOCPUf 42
#define ADAPT_PORT_GROUP_IDf 43
#define ADAPT_PORT_GROUP_ID_SELf 44
#define ADAPT_PORT_GROUP_ID_SEL_1f 45
#define ADAPT_PORT_GROUP_ID_SEL_2f 46
#define ADDRf 47
#define ADDRESSf 48
#define ADDR_4BYTE_N_3BYTEf 49
#define ADDR_BPC_MODEf 50
#define ADDR_BPC_SELECTf 51
#define ADDR_BPP_SELECTf 52
#define ADDR_HIf 53
#define ADDR_LOf 54
#define AGGREGATE_FIFO_MEM_OVERFLOWf 55
#define AGGREGATE_FIFO_PTR_IN_USE_OVERFLOWf 56
#define AGGREGATOR_LOCKUPf 57
#define ALERTf 58
#define ALERT_LVT11f 59
#define ALERT_LVT8f 60
#define ALERT_SVT11f 61
#define ALERT_SVT8f 62
#define ALERT_ULVT11f 63
#define ALERT_ULVT8f 64
#define ALLf 65
#define ALLOWED_BASE_HDRf 66
#define ALLOWED_PORT_BITMAP_PROFILE_PTRf 67
#define ALLOWMSIINDUMMYf 68
#define ALLOW_GLOBAL_ROUTEf 69
#define ALLOW_GSHf 70
#define ALLOW_IPMC_INDEX_WRAP_AROUNDf 71
#define ALLOW_L2MC_INDEX_WRAP_AROUNDf 72
#define ALLOW_NON_GSHf 73
#define ALL_IDL_HI_OSCSf 74
#define ALL_IDL_LOW_OSCSf 75
#define ALPHA_IDX_SP0f 76
#define ALPHA_IDX_SP1f 77
#define ALPHA_IDX_SP2f 78
#define ALPHA_IDX_SP3f 79
#define ALPM1_DATA0f 80
#define ALPM1_DATA1f 81
#define ALPM2_DATAf 82
#define ALPM_KEY_MODEf 83
#define ALTERNATE_PATH_BIASf 84
#define ALTERNATE_PATH_COSTf 85
#define ALT_TTL_FNf 86
#define ALT_TTL_FN_ECC_ENf 87
#define ALT_TTL_FN_SELf 88
#define ALWAYS_CRC_REGENf 89
#define AM_COMPRESSION_MODEf 90
#define AM_DATAf 91
#define AM_LOCK_FSM_MODEf 92
#define AM_SIZEf 93
#define AM_SPACING_CREDITSf 94
#define AM_SPACING_NO_RSf 95
#define AM_SPACING_RSf 96
#define AM_TABLE_INDEXf 97
#define ANY_CELL_100G_MIN_SPACINGf 98
#define ANY_CELL_200G_MIN_SPACINGf 99
#define ANY_CELL_400G_MIN_SPACINGf 100
#define ANY_CELL_50G_MIN_SPACINGf 101
#define AN_COMPLETED_SW_AN_INTERRUPTf 102
#define AN_GOOD_CHK_AN_INTERRUPTf 103
#define AN_TIMER_SELECTf 104
#define APB_TIMEOUT_INTR_ENf 105
#define APB_TIMEOUT_INTR_STATUSf 106
#define APPLY_EGR_MASK_ON_L2f 107
#define APPLY_EGR_MASK_ON_L3f 108
#define APPLY_EGR_MASK_ON_UC_ONLYf 109
#define APPLY_MTU_CHECK_ON_HIGIG_IPMCf 110
#define ARBITER_DISABLE_BANK_BLOCKINGf 111
#define ARBITER_PIPE_RR_ENABLEf 112
#define ARBITER_PIPE_RR_MODEf 113
#define ARP_RARP_EXTRACTION_MODEf 114
#define ARP_RARP_TERMINATION_ALLOWEDf 115
#define ARP_RARP_TO_FPf 116
#define ARP_REPLY_DROPf 117
#define ARP_REPLY_TO_CPUf 118
#define ARP_REQUEST_DROPf 119
#define ARP_REQUEST_TO_CPUf 120
#define ARP_VALIDATION_ENf 121
#define ARS_ROSC_TYPE_SELf 122
#define ASSERT_LAGGING_DEBUGf 123
#define ASSIGNED_QUALITYf 124
#define ASSOC_DATAf 125
#define ASSOC_DATA0f 126
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULLf 127
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 128
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 129
#define ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 130
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULLf 131
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_CLASS_IDf 132
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 133
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 134
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 135
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 136
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 137
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 138
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 139
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 140
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_PORT_NUMf 141
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 142
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_Tf 143
#define ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_TGIDf 144
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULLf 145
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 146
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_CLASS_IDf 147
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DESTINATIONf 148
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DEST_TYPEf 149
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DST_DISCARDf 150
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 151
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 152
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 153
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 154
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 155
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_PRIf 156
#define ASSOC_DATA0_LPM_ASSOC_DATA_FULL_RPEf 157
#define ASSOC_DATA0_POLICY_DATAf 158
#define ASSOC_DATA1f 159
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULLf 160
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 161
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 162
#define ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 163
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULLf 164
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_CLASS_IDf 165
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 166
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 167
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 168
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 169
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 170
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 171
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 172
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 173
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_PORT_NUMf 174
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 175
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_Tf 176
#define ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_TGIDf 177
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULLf 178
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 179
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_CLASS_IDf 180
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DESTINATIONf 181
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DEST_TYPEf 182
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DST_DISCARDf 183
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 184
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 185
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 186
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 187
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 188
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_PRIf 189
#define ASSOC_DATA1_LPM_ASSOC_DATA_FULL_RPEf 190
#define ASSOC_DATA1_POLICY_DATAf 191
#define ATE_TEST_ENf 192
#define ATOMICITY_DISABLEf 193
#define AUTOCONFIGON_NDIVUPDATEf 194
#define AUTO_CORRECT_1BIT_ECC_ENf 195
#define AUX_BYP_EN_NOLOCKf 196
#define AUX_BYP_EN_WREFCLKf 197
#define AUX_CELL_LEN_ERRf 198
#define AUX_ECC_ENf 199
#define AUX_ENf 200
#define AUX_FIFO_ECC_ERRf 201
#define AUX_FIFO_ERRf 202
#define AUX_MIN_CREDIT_COUNTf 203
#define AUX_POST_DIFFCMOS_ENf 204
#define AUX_POST_ENABLEBf 205
#define AUX_SELf 206
#define AUX_SOP_EOP_ERRf 207
#define AUX_TAG_A_SELf 208
#define AUX_TAG_B_SELf 209
#define AVERAGE_IPGf 210
#define AVERAGE_R_EXTf 211
#define AVERAGE_R_HZ_0P25UMf 212
#define AVERAGE_R_HZ_0P5UMf 213
#define AVERAGE_R_HZ_1UMf 214
#define AVERAGE_R_VT_0P25UMf 215
#define AVERAGE_R_VT_0P5UMf 216
#define AVERAGE_R_VT_1UMf 217
#define AVG_ITM0_PORT_QSIZE_FRACTIONf 218
#define AVG_ITM0_PORT_QSIZE_REALNUMf 219
#define AVG_ITM1_PORT_QSIZE_FRACTIONf 220
#define AVG_ITM1_PORT_QSIZE_REALNUMf 221
#define AVG_PORT_LOADING_FRACTIONf 222
#define AVG_PORT_LOADING_REALNUMf 223
#define AVG_QSIZEf 224
#define AVG_QSIZE_FRACTIONf 225
#define AVG_QSIZE_FULLf 226
#define AVG_TOTAL_PORT_QSIZE_FRACTIONf 227
#define AVG_TOTAL_PORT_QSIZE_REALNUMf 228
#define AVSTOP_STATUS_SPAREf 229
#define AVS_DISABLEf 230
#define AVS_INTR_STAT_CLEARf 231
#define AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_BITMAPf 232
#define AVS_PVTMON_BGf 233
#define AVS_PVTMON_REF_MAXf 234
#define AVS_PVTMON_REF_MIN0f 235
#define AVS_PVTMON_REF_MIN1f 236
#define AVS_PWDf 237
#define AVS_REG_CONVERGENCE_STATUS_BITf 238
#define AVS_REG_INFOf 239
#define AVS_REG_STATUS_INf 240
#define AVS_REG_TOP_DISABLE_ANALOG_REGULATORf 241
#define AVS_REG_TOP_ENABLE_LVM_GL_PH2f 242
#define AVS_REG_TOP_LVM_GLf 243
#define AVS_REG_TOP_LVM_GL_ENABLE_VTRAPf 244
#define AVS_REG_TOP_LVM_LLf 245
#define AVS_REG_TOP_RDT_CAM_LLf 246
#define AVS_REG_TOP_RDT_DP_LLf 247
#define AVS_REG_TOP_RDT_RF_LLf 248
#define AVS_REG_TOP_RDT_SC_LLf 249
#define AVS_REG_TOP_RDT_SP_LLf 250
#define AVS_REG_TOP_STATUS_LVM_GLf 251
#define AVS_REG_TOP_WBT_CAM_LLf 252
#define AVS_REG_TOP_WBT_DP_LLf 253
#define AVS_REG_TOP_WBT_RF_LLf 254
#define AVS_REG_TOP_WBT_SC_LLf 255
#define AVS_REG_TOP_WBT_SP_LLf 256
#define AVS_RESERVEDf 257
#define AVS_RESET_Nf 258
#define AVS_ROSC_THRESHOLD1f 259
#define AVS_ROSC_THRESHOLD2f 260
#define AVS_SRAM_MON_VALIDf 261
#define AVS_SW_MDONEf 262
#define AVS_TEMPERATURE_RESETf 263
#define AVS_TMON_OVERTEMP_RESETf 264
#define AVS_TMON_THRESHOLD_INTERRUPTf 265
#define AVS_VDDC_MON_MAX0_Nf 266
#define AVS_VDDC_MON_MAX1_Nf 267
#define AVS_VDDC_MON_MIN0_Nf 268
#define AVS_VDDC_MON_MIN1_Nf 269
#define AVS_VDDC_MON_WARNING0f 270
#define AVS_VDDC_MON_WARNING1f 271
#define AVS_VTRAP_ENABLEf 272
#define AXIDUMMYSLAVE_MODEf 273
#define AXIDUMMY_RDRESPf 274
#define AXIDUMMY_WRRESPf 275
#define AXIID_0_OUTSTD_LIMITf 276
#define AXIID_1_OUTSTD_LIMITf 277
#define AXIID_2_OUTSTD_LIMITf 278
#define AXIID_3_OUTSTD_LIMITf 279
#define AXIID_4_OUTSTD_LIMITf 280
#define AXIID_5_OUTSTD_LIMITf 281
#define AXIID_6_OUTSTD_LIMITf 282
#define AXIID_7_OUTSTD_LIMITf 283
#define AXI_IDf 284
#define A_CVALUE_1_OPf 285
#define A_CVALUE_1_SELECTf 286
#define A_UPDATE_FN_TRUEf 287
#define B0_ADDRESSf 288
#define B0_EMPTYf 289
#define B0_FLUSHf 290
#define B0_FULLf 291
#define B0_HASH_OFFSETf 292
#define B0_HITf 293
#define B0_MISSf 294
#define B0_PREFETCH_ACTIVEf 295
#define B127_TO_96f 296
#define B159_TO_128f 297
#define B191_TO_160f 298
#define B1_ADDRESSf 299
#define B1_EMPTYf 300
#define B1_FLUSHf 301
#define B1_FULLf 302
#define B1_HASH_OFFSETf 303
#define B1_HITf 304
#define B1_MISSf 305
#define B1_PREFETCH_ACTIVEf 306
#define B223_TO_192f 307
#define B255_TO_224f 308
#define B2_HASH_OFFSETf 309
#define B31_TO_0f 310
#define B3_HASH_OFFSETf 311
#define B63_TO_32f 312
#define B95_TO_64f 313
#define BANKDISABLE_BMPf 314
#define BANK_0_1_MODEf 315
#define BANK_0_ENABLEf 316
#define BANK_0_OBJECTf 317
#define BANK_1_ENABLEf 318
#define BANK_1_OBJECTf 319
#define BANK_2_3_MODEf 320
#define BANK_2_ENABLEf 321
#define BANK_2_OBJECTf 322
#define BANK_3_ENABLEf 323
#define BANK_3_OBJECTf 324
#define BANK_ALMOST_FULL_THDf 325
#define BANK_BITMAP_START_OFFSETf 326
#define BANK_RANGE_CHECKERf 327
#define BANK_STAT_MONITOR_CLEARf 328
#define BANK_SUSCEPTIBLE_THDf 329
#define BASEv_HEADER_DATAf 330
#define BASE_HDR_NAMESPACE_MASKf 331
#define BASE_HDR_NAMESPACE_VALUEf 332
#define BASE_HDR_TEMPLATE_IDf 333
#define BASE_HDR_TYPEf 334
#define BASE_PTRf 335
#define BASE_R_FEC_SYNC_HEADER_MODEf 336
#define BASE_VALIDf 337
#define BASE_VALID_0f 338
#define BASE_VALID_1f 339
#define BASE_VALID_2f 340
#define BASE_VALID_3f 341
#define BASE_VRF_L3IIF_OVIDf 342
#define BCAST_BLOCK_MASKf 343
#define BCAST_MASK_SELf 344
#define BC_DROPf 345
#define BC_IDXf 346
#define BEAT_COUNTf 347
#define BER_FSM_DISABLE_WITHOUT_RS_FECf 348
#define BER_FSM_DISABLE_WITH_RS_FECf 349
#define BER_TRIGGER_COUNTf 350
#define BER_WINDOW_MODEf 351
#define BFD_ACH_TYPE_IPV4f 352
#define BFD_ACH_TYPE_IPV6f 353
#define BFD_ACH_TYPE_MPLSTP_CCf 354
#define BFD_ACH_TYPE_MPLSTP_CVf 355
#define BFD_ACH_TYPE_RAWf 356
#define BFD_ACH_TYPE_USER_DEFINEDf 357
#define BFD_ENABLEf 358
#define BFD_UDP_PORT1_HOPf 359
#define BFD_UDP_PORTM_HOPf 360
#define BFD_UNKNOWN_CONTROL_PACKET_TOCPUf 361
#define BFD_UNKNOWN_VERSION_TOCPUf 362
#define BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf 363
#define BG_TRIMf 364
#define BH_REFCLK_312MHZ_ENf 365
#define BIGENDIANf 366
#define BIG_ICMPV6_PKT_SIZEf 367
#define BIG_ICMP_PKT_SIZEf 368
#define BISR_LOAD_STARTf 369
#define BISR_SHIFT_DONEf 370
#define BIST_CACHE_REPAIRf 371
#define BIST_CACHE_REPAIR_BIST_CACHE_ENf 372
#define BIST_CACHE_REPAIR_BIST_CACHE_INDEXf 373
#define BIST_CACHE_REPAIR_BIST_REPAIR_COLUMN_LEFTf 374
#define BIST_CACHE_REPAIR_BIST_REPAIR_COLUMN_RIGHTf 375
#define BIST_CACHE_REPAIR_BIST_REPAIR_ENf 376
#define BIST_CACHE_REPAIR_BIST_REPAIR_ROWf 377
#define BIST_CACHE_REPAIR_BIST_SKIP_ERR_CNTf 378
#define BIST_CACHE_REPAIR_RESERVEDf 379
#define BIST_CONTROLf 380
#define BIST_CONTROL_I_BIST_BLKSELf 381
#define BIST_CONTROL_I_BIST_CASCADE_SELECTf 382
#define BIST_CONTROL_I_BIST_ENf 383
#define BIST_CONTROL_I_BIST_LPT_SELf 384
#define BIST_CONTROL_I_BIST_MODEf 385
#define BIST_CONTROL_I_BIST_PARITYf 386
#define BIST_CONTROL_I_BIST_RST_Lf 387
#define BIST_CONTROL_RESERVEDf 388
#define BIST_DBG_CONTROLf 389
#define BIST_DBG_DATAf 390
#define BIST_STATUSf 391
#define BITMAPf 392
#define BITSf 393
#define BIT_BANG_ENf 394
#define BIT_INDEXf 395
#define BIT_MUX_MODEf 396
#define BIT_MUX_MODE_MODIFIERf 397
#define BKT_PTRf 398
#define BLKSELf 399
#define BLKSEL_512f 400
#define BLK_BITMAPf 401
#define BLOCK_ALLOCf 402
#define BLOCK_MASKf 403
#define BLOCK_MASK_Af 404
#define BLOCK_MASK_Bf 405
#define BLOOM_COUNT_CLEARf 406
#define BLOOM_FLOW_INS_ENf 407
#define BMPf 408
#define BOND_FEATURE_ENf 409
#define BPDUf 410
#define BPDU_INVALID_VLAN_DROPf 411
#define BQFF_OVRF_INT_ENf 412
#define BQFF_OVRF_INT_SETf 413
#define BQFF_OVRF_INT_STATf 414
#define BQFF_UNDF_INT_ENf 415
#define BQFF_UNDF_INT_SETf 416
#define BQFF_UNDF_INT_STATf 417
#define BS0_RX_HB_STATUS_ENABLEf 418
#define BS0_TX_HB_STATUS_ENABLEf 419
#define BS1_RX_HB_STATUS_ENABLEf 420
#define BS1_TX_HB_STATUS_ENABLEf 421
#define BSPI_CMD_BYTEf 422
#define BSPI_FLASH_UPPER_ADDRf 423
#define BSPI_FLEX_MODE_ENABLEf 424
#define BSPI_MODE_BYTEf 425
#define BSPI_PIO_DATAf 426
#define BSPI_PIO_DIRf 427
#define BSPI_PIO_MODEf 428
#define BSPI_XOR_ENABLEf 429
#define BSPI_XOR_VALUEf 430
#define BSTf 431
#define BST_COUNTf 432
#define BST_ENTITYf 433
#define BST_FLAGf 434
#define BST_HDRM_POOL_THRESHf 435
#define BST_PG_HDRM_THRESHf 436
#define BST_PG_SHARED_THRESHf 437
#define BST_PORTSP0_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 438
#define BST_PORTSP0_WM_SHARED_THRESHOLD_SELf 439
#define BST_PORTSP1_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 440
#define BST_PORTSP1_WM_SHARED_THRESHOLD_SELf 441
#define BST_PORTSP2_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 442
#define BST_PORTSP2_WM_SHARED_THRESHOLD_SELf 443
#define BST_PORTSP3_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 444
#define BST_PORTSP3_WM_SHARED_THRESHOLD_SELf 445
#define BST_PORTSP_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 446
#define BST_PORTSP_MC_CQE_EBST_STARTSTOP_SHARED_THRESHOLD_SELf 447
#define BST_PORTSP_SHARED_THRESHf 448
#define BST_PORTSP_WM_MC_CQE_THRESHOLD_SELf 449
#define BST_QUEUE_DROP_STATEf 450
#define BST_QUEUE_DROP_STATE_0f 451
#define BST_QUEUE_DROP_STATE_1f 452
#define BST_QUEUE_DROP_STATE_2f 453
#define BST_QUEUE_DROP_STATE_3f 454
#define BST_QUEUE_TOTAL_COUNTf 455
#define BST_QUEUE_TOTAL_COUNT_0f 456
#define BST_QUEUE_TOTAL_COUNT_1f 457
#define BST_QUEUE_TOTAL_COUNT_2f 458
#define BST_QUEUE_TOTAL_COUNT_3f 459
#define BST_QUEUE_TOTAL_COUNT_MONf 460
#define BST_QUEUE_TOTAL_COUNT_MON_0f 461
#define BST_QUEUE_TOTAL_COUNT_MON_1f 462
#define BST_QUEUE_TOTAL_COUNT_MON_2f 463
#define BST_QUEUE_TOTAL_COUNT_MON_3f 464
#define BST_Q_EBST_STARTSTOP_TOTAL_THRESHOLD_SELf 465
#define BST_Q_WM_TOTAL_THRESHOLD_SELf 466
#define BST_SP_SHARED_THRESHf 467
#define BST_STATf 468
#define BST_STAT_TRIGGERED_TYPEf 469
#define BST_THRESHOLDf 470
#define BST_TIMESTAMPf 471
#define BST_TRACK_EN_CFAP0f 472
#define BST_TRACK_EN_CFAP1f 473
#define BST_TRACK_EN_THDI0f 474
#define BST_TRACK_EN_THDI1f 475
#define BST_TRACK_EN_THDO0f 476
#define BST_TRACK_EN_THDO1f 477
#define BST_TRACK_EN_THDR0f 478
#define BST_TRACK_EN_THDR1f 479
#define BST_TRIGf 480
#define BST_TRIG_STATf 481
#define BST_TYPEf 482
#define BS_PLL0_LOCKf 483
#define BS_PLL1_LOCKf 484
#define BUCKETf 485
#define BUCKETCOUNTf 486
#define BUCKETSIZEf 487
#define BUCKET_ADDR_LEFTf 488
#define BUCKET_ADDR_RIGHTf 489
#define BUCKET_MODEf 490
#define BUCKET_TYPEf 491
#define BUF0_ENDf 492
#define BUF0_STARTf 493
#define BUF1_ENDf 494
#define BUF1_STARTf 495
#define BUF2_ENDf 496
#define BUF2_STARTf 497
#define BUF3_ENDf 498
#define BUF3_STARTf 499
#define BUFFER_AVAILABLE_USAGEf 500
#define BUFFER_ENDf 501
#define BUFFER_STARTf 502
#define BUF_DEPTHf 503
#define BURNIN_ENf 504
#define BURST_CTRL_CT_REJECT_CNTf 505
#define BUSYf 506
#define BUS_0_ECC_CORRUPTf 507
#define BUS_0_ECC_ENABLEf 508
#define BUS_0_ERR1_RPT_ENf 509
#define BUS_1_ECC_CORRUPTf 510
#define BUS_1_ECC_ENABLEf 511
#define BUS_1_ERR1_RPT_ENf 512
#define BW_TIMER_VALUEf 513
#define BYP_TO_HOLD_CYCLEf 514
#define BYTES_TRANSFERREDf 515
#define BYTE_ARRIVALSf 516
#define BYTE_COUNTf 517
#define BYTE_DROP_COUNTf 518
#define BYTE_THRESHOLDf 519
#define B_CVALUE_1_OPf 520
#define B_CVALUE_1_SELECTf 521
#define B_UPDATE_FN_TRUEf 522
#define CA0_CELL_LEN_ERRf 523
#define CA0_FIFO_ECC_ERRf 524
#define CA0_FIFO_ERRf 525
#define CA0_SOP_EOP_ERRf 526
#define CA1_CELL_LEN_ERRf 527
#define CA1_FIFO_ECC_ERRf 528
#define CA1_FIFO_ERRf 529
#define CA1_SOP_EOP_ERRf 530
#define CA2_CELL_LEN_ERRf 531
#define CA2_FIFO_ECC_ERRf 532
#define CA2_FIFO_ERRf 533
#define CA2_SOP_EOP_ERRf 534
#define CA3_CELL_LEN_ERRf 535
#define CA3_FIFO_ECC_ERRf 536
#define CA3_FIFO_ERRf 537
#define CA3_SOP_EOP_ERRf 538
#define CACHE_INTERRUPT_CTRLf 539
#define CACHE_INTERRUPT_THRESHOLDf 540
#define CAM_BIST_STATUSf 541
#define CAM_RBT_CTRLf 542
#define CAM_WBT_CTRLf 543
#define CAPTURED_DATAf 544
#define CAPTURED_HEADERf 545
#define CAP_AVERAGEf 546
#define CAP_DIC_TO_0f 547
#define CAP_ITM_PORT_QSIZE_AVERAGEf 548
#define CAP_PORT_LOADING_AVERAGEf 549
#define CAP_TOTAL_PORT_QSIZE_AVERAGEf 550
#define CA_AUX_FIFO_BANK0_ECC_CORRUPTf 551
#define CA_AUX_FIFO_BANK10_ECC_CORRUPTf 552
#define CA_AUX_FIFO_BANK11_ECC_CORRUPTf 553
#define CA_AUX_FIFO_BANK12_ECC_CORRUPTf 554
#define CA_AUX_FIFO_BANK13_ECC_CORRUPTf 555
#define CA_AUX_FIFO_BANK14_ECC_CORRUPTf 556
#define CA_AUX_FIFO_BANK15_ECC_CORRUPTf 557
#define CA_AUX_FIFO_BANK1_ECC_CORRUPTf 558
#define CA_AUX_FIFO_BANK2_ECC_CORRUPTf 559
#define CA_AUX_FIFO_BANK3_ECC_CORRUPTf 560
#define CA_AUX_FIFO_BANK4_ECC_CORRUPTf 561
#define CA_AUX_FIFO_BANK5_ECC_CORRUPTf 562
#define CA_AUX_FIFO_BANK6_ECC_CORRUPTf 563
#define CA_AUX_FIFO_BANK7_ECC_CORRUPTf 564
#define CA_AUX_FIFO_BANK8_ECC_CORRUPTf 565
#define CA_AUX_FIFO_BANK9_ECC_CORRUPTf 566
#define CA_AUX_FIFO_ECC_ENABLEf 567
#define CA_AUX_FIFO_EN_COR_ERR_RPTf 568
#define CA_FIFO_BANK0_ECC_CORRUPTf 569
#define CA_FIFO_BANK10_ECC_CORRUPTf 570
#define CA_FIFO_BANK11_ECC_CORRUPTf 571
#define CA_FIFO_BANK12_ECC_CORRUPTf 572
#define CA_FIFO_BANK13_ECC_CORRUPTf 573
#define CA_FIFO_BANK14_ECC_CORRUPTf 574
#define CA_FIFO_BANK15_ECC_CORRUPTf 575
#define CA_FIFO_BANK1_ECC_CORRUPTf 576
#define CA_FIFO_BANK2_ECC_CORRUPTf 577
#define CA_FIFO_BANK3_ECC_CORRUPTf 578
#define CA_FIFO_BANK4_ECC_CORRUPTf 579
#define CA_FIFO_BANK5_ECC_CORRUPTf 580
#define CA_FIFO_BANK6_ECC_CORRUPTf 581
#define CA_FIFO_BANK7_ECC_CORRUPTf 582
#define CA_FIFO_BANK8_ECC_CORRUPTf 583
#define CA_FIFO_BANK9_ECC_CORRUPTf 584
#define CA_FIFO_ECC_ENABLEf 585
#define CA_FIFO_EN_COR_ERR_RPTf 586
#define CBPCOLSTATUSf 587
#define CBPFULLSTATUSf 588
#define CCBEf 589
#define CCMDMA_CH0_1BIT_ECCERRf 590
#define CCMDMA_CH0_2BIT_ECCERRf 591
#define CCMDMA_CH1_1BIT_ECCERRf 592
#define CCMDMA_CH1_2BIT_ECCERRf 593
#define CCMDMA_CH2_1BIT_ECCERRf 594
#define CCMDMA_CH2_2BIT_ECCERRf 595
#define CCMDMA_CH3_1BIT_ECCERRf 596
#define CCMDMA_CH3_2BIT_ECCERRf 597
#define CCP_INT_ENf 598
#define CCP_INT_SETf 599
#define CCP_INT_STATf 600
#define CCP_OVERFLOWf 601
#define CC_VALf 602
#define CDMAC_INTRf 603
#define CDMAC_RESETf 604
#define CDMAC_VERSIONf 605
#define CDMIB_R1023f 606
#define CDMIB_R127f 607
#define CDMIB_R1518f 608
#define CDMIB_R16383f 609
#define CDMIB_R2047f 610
#define CDMIB_R255f 611
#define CDMIB_R4095f 612
#define CDMIB_R511f 613
#define CDMIB_R64f 614
#define CDMIB_R9216f 615
#define CDMIB_RBCAf 616
#define CDMIB_RBYTf 617
#define CDMIB_RDVLNf 618
#define CDMIB_RERPKTf 619
#define CDMIB_RESERVED0f 620
#define CDMIB_RESERVED1f 621
#define CDMIB_RESERVED2f 622
#define CDMIB_RFCSf 623
#define CDMIB_RFLRf 624
#define CDMIB_RFRGf 625
#define CDMIB_RJBRf 626
#define CDMIB_RMCAf 627
#define CDMIB_RMGVf 628
#define CDMIB_RMTUEf 629
#define CDMIB_ROVRf 630
#define CDMIB_RPFC0f 631
#define CDMIB_RPFC1f 632
#define CDMIB_RPFC2f 633
#define CDMIB_RPFC3f 634
#define CDMIB_RPFC4f 635
#define CDMIB_RPFC5f 636
#define CDMIB_RPFC6f 637
#define CDMIB_RPFC7f 638
#define CDMIB_RPFCOFF0f 639
#define CDMIB_RPFCOFF1f 640
#define CDMIB_RPFCOFF2f 641
#define CDMIB_RPFCOFF3f 642
#define CDMIB_RPFCOFF4f 643
#define CDMIB_RPFCOFF5f 644
#define CDMIB_RPFCOFF6f 645
#define CDMIB_RPFCOFF7f 646
#define CDMIB_RPKTf 647
#define CDMIB_RPOKf 648
#define CDMIB_RPRMf 649
#define CDMIB_RPROG0f 650
#define CDMIB_RPROG1f 651
#define CDMIB_RPROG2f 652
#define CDMIB_RPROG3f 653
#define CDMIB_RRBYTf 654
#define CDMIB_RRPKTf 655
#define CDMIB_RUCAf 656
#define CDMIB_RUNDf 657
#define CDMIB_RVLNf 658
#define CDMIB_RXCFf 659
#define CDMIB_RXPFf 660
#define CDMIB_RXPPf 661
#define CDMIB_RXUDAf 662
#define CDMIB_RXUOf 663
#define CDMIB_RXWSAf 664
#define CDMIB_T1023f 665
#define CDMIB_T127f 666
#define CDMIB_T1518f 667
#define CDMIB_T16383f 668
#define CDMIB_T2047f 669
#define CDMIB_T255f 670
#define CDMIB_T4095f 671
#define CDMIB_T511f 672
#define CDMIB_T64f 673
#define CDMIB_T9216f 674
#define CDMIB_TBCAf 675
#define CDMIB_TBYTf 676
#define CDMIB_TDVLNf 677
#define CDMIB_TERRf 678
#define CDMIB_TFCSf 679
#define CDMIB_TFRGf 680
#define CDMIB_TJBRf 681
#define CDMIB_TMCAf 682
#define CDMIB_TMGVf 683
#define CDMIB_TOVRf 684
#define CDMIB_TPFC0f 685
#define CDMIB_TPFC1f 686
#define CDMIB_TPFC2f 687
#define CDMIB_TPFC3f 688
#define CDMIB_TPFC4f 689
#define CDMIB_TPFC5f 690
#define CDMIB_TPFC6f 691
#define CDMIB_TPFC7f 692
#define CDMIB_TPFCOFF0f 693
#define CDMIB_TPFCOFF1f 694
#define CDMIB_TPFCOFF2f 695
#define CDMIB_TPFCOFF3f 696
#define CDMIB_TPFCOFF4f 697
#define CDMIB_TPFCOFF5f 698
#define CDMIB_TPFCOFF6f 699
#define CDMIB_TPFCOFF7f 700
#define CDMIB_TPKTf 701
#define CDMIB_TPOKf 702
#define CDMIB_TRPKTf 703
#define CDMIB_TUCAf 704
#define CDMIB_TUFLf 705
#define CDMIB_TVLNf 706
#define CDMIB_TXCFf 707
#define CDMIB_TXPFf 708
#define CDMIB_TXPPf 709
#define CDRAMf 710
#define CELL0f 711
#define CELL0_MMU_CELL_CONTROLf 712
#define CELL1f 713
#define CELL1_MMU_CELL_CONTROLf 714
#define CELL2f 715
#define CELL3f 716
#define CELL4f 717
#define CELL5f 718
#define CELL6f 719
#define CELL7f 720
#define CELLQ_FAP_OVERFLOWf 721
#define CELLQ_FAP_UNDERFLOWf 722
#define CELL_CNTf 723
#define CELL_COUNTf 724
#define CELL_INFOf 725
#define CELL_INFO0f 726
#define CELL_INFO1f 727
#define CELL_INFO2f 728
#define CELL_INFO3f 729
#define CELL_INFO4f 730
#define CELL_INFO5f 731
#define CELL_LENGTHf 732
#define CELL_LEN_ERRf 733
#define CELL_LEN_ERR_PORT0f 734
#define CELL_LEN_ERR_PORT1f 735
#define CELL_LEN_ERR_PORT2f 736
#define CELL_LEN_ERR_PORT3f 737
#define CELL_POINTERf 738
#define CELL_PTRf 739
#define CELL_QUEUE_0_UNCORRECTED_ECC_ERRf 740
#define CELL_QUEUE_1_UNCORRECTED_ECC_ERRf 741
#define CELL_QUEUE_2_UNCORRECTED_ECC_ERRf 742
#define CELL_QUEUE_3_UNCORRECTED_ECC_ERRf 743
#define CELL_QUEUE_ECC_ENf 744
#define CELL_QUEUE_ECC_FORCE_ERRf 745
#define CELL_QUEUE_EN_COR_ERR_RPTf 746
#define CELL_QUEUE_UNCORRECTED_ECC_ERRf 747
#define CELL_REQ_CNTf 748
#define CELL_SIZEf 749
#define CELL_STORAGE_OVERFLOW_PIPE0f 750
#define CELL_STORAGE_OVERFLOW_PIPE1f 751
#define CELL_STORAGE_OVERFLOW_PIPE2f 752
#define CELL_STORAGE_OVERFLOW_PIPE3f 753
#define CELL_STORAGE_OVERFLOW_PIPE4f 754
#define CELL_STORAGE_OVERFLOW_PIPE5f 755
#define CELL_STORAGE_OVERFLOW_PIPE6f 756
#define CELL_STORAGE_OVERFLOW_PIPE7f 757
#define CELL_VALIDf 758
#define CEN_ROSC_AC_DCNf 759
#define CEN_ROSC_ENABLE_DEFAULTf 760
#define CEN_ROSC_IDLE_STATE_0f 761
#define CE_GREENf 762
#define CE_REDf 763
#define CE_YELLOWf 764
#define CFAP0_INT_INST_ENf 765
#define CFAP0_INT_INST_SETf 766
#define CFAP0_INT_INST_STATf 767
#define CFAP1_INT_INST_ENf 768
#define CFAP1_INT_INST_SETf 769
#define CFAP1_INT_INST_STATf 770
#define CFAPFULLSETPOINTf 771
#define CFAPPOOLSIZEf 772
#define CFAP_BANK0f 773
#define CFAP_BANK1f 774
#define CFAP_BANK10f 775
#define CFAP_BANK11f 776
#define CFAP_BANK12f 777
#define CFAP_BANK13f 778
#define CFAP_BANK14f 779
#define CFAP_BANK15f 780
#define CFAP_BANK16f 781
#define CFAP_BANK17f 782
#define CFAP_BANK18f 783
#define CFAP_BANK19f 784
#define CFAP_BANK2f 785
#define CFAP_BANK20f 786
#define CFAP_BANK21f 787
#define CFAP_BANK22f 788
#define CFAP_BANK23f 789
#define CFAP_BANK24f 790
#define CFAP_BANK25f 791
#define CFAP_BANK26f 792
#define CFAP_BANK27f 793
#define CFAP_BANK28f 794
#define CFAP_BANK29f 795
#define CFAP_BANK3f 796
#define CFAP_BANK30f 797
#define CFAP_BANK31f 798
#define CFAP_BANK32f 799
#define CFAP_BANK33f 800
#define CFAP_BANK4f 801
#define CFAP_BANK5f 802
#define CFAP_BANK6f 803
#define CFAP_BANK7f 804
#define CFAP_BANK8f 805
#define CFAP_BANK9f 806
#define CFAP_CELL_PTRf 807
#define CFAP_INT_ENf 808
#define CFAP_INT_SETf 809
#define CFAP_INT_STATf 810
#define CFAP_IN_USE_COUNTf 811
#define CFIf 812
#define CFI_AS_CNGf 813
#define CF_UPDATE_ENABLEf 814
#define CF_UPDATE_MODEf 815
#define CGFGf 816
#define CH05_BYP_ENf 817
#define CH05_ENABLEBf 818
#define CH05_HOLDf 819
#define CH05_MDELf 820
#define CH0_CHAIN_DONEf 821
#define CH0_DESC_CONTROLLED_INTRf 822
#define CH0_DESC_DONEf 823
#define CH0_DONEf 824
#define CH0_INTR_COALESCING_INTRf 825
#define CH0_MDIVf 826
#define CH1_CHAIN_DONEf 827
#define CH1_DESC_CONTROLLED_INTRf 828
#define CH1_DESC_DONEf 829
#define CH1_DONEf 830
#define CH1_INTR_COALESCING_INTRf 831
#define CH1_MDIVf 832
#define CH2_CHAIN_DONEf 833
#define CH2_DESC_CONTROLLED_INTRf 834
#define CH2_DESC_DONEf 835
#define CH2_DONEf 836
#define CH2_INTR_COALESCING_INTRf 837
#define CH2_MDIVf 838
#define CH3_CHAIN_DONEf 839
#define CH3_DESC_CONTROLLED_INTRf 840
#define CH3_DESC_DONEf 841
#define CH3_DONEf 842
#define CH3_INTR_COALESCING_INTRf 843
#define CH4_CHAIN_DONEf 844
#define CH4_DESC_CONTROLLED_INTRf 845
#define CH4_DESC_DONEf 846
#define CH4_INTR_COALESCING_INTRf 847
#define CH5_CHAIN_DONEf 848
#define CH5_DESC_CONTROLLED_INTRf 849
#define CH5_DESC_DONEf 850
#define CH5_INTR_COALESCING_INTRf 851
#define CH6_BYP_ENf 852
#define CH6_CHAIN_DONEf 853
#define CH6_DESC_CONTROLLED_INTRf 854
#define CH6_DESC_DONEf 855
#define CH6_ENABLEBf 856
#define CH6_HOLDf 857
#define CH6_INTR_COALESCING_INTRf 858
#define CH6_MDELf 859
#define CH6_MDIVf 860
#define CH6_MDIV_SW_DONEf 861
#define CH7_CHAIN_DONEf 862
#define CH7_DESC_CONTROLLED_INTRf 863
#define CH7_DESC_DONEf 864
#define CH7_INTR_COALESCING_INTRf 865
#define CHAINf 866
#define CHAIN_DONEf 867
#define CHAIN_IDf 868
#define CHANGE_CNGf 869
#define CHANGE_CPU_COS_SETf 870
#define CHANGE_CPU_COS_SET_ENABLEf 871
#define CHANGE_INNER_ECNf 872
#define CHANGE_INT_PRIORITYf 873
#define CHANGE_OUTER_CFIf 874
#define CHANGE_OUTER_DOT1Pf 875
#define CHANGE_PACKET_ECNf 876
#define CHANGE_PACKET_EXPf 877
#define CHANNEL0_DATA_WRITE_AXIIDf 878
#define CHANNEL0_DESC_WRITE_AXIIDf 879
#define CHANNEL0_MEMWR_AXI_IDf 880
#define CHANNEL10_MEMWR_AXI_IDf 881
#define CHANNEL11_MEMWR_AXI_IDf 882
#define CHANNEL1_DATA_WRITE_AXIIDf 883
#define CHANNEL1_DESC_WRITE_AXIIDf 884
#define CHANNEL1_MEMWR_AXI_IDf 885
#define CHANNEL2_DATA_WRITE_AXIIDf 886
#define CHANNEL2_DESC_WRITE_AXIIDf 887
#define CHANNEL2_MEMWR_AXI_IDf 888
#define CHANNEL3_DATA_WRITE_AXIIDf 889
#define CHANNEL3_DESC_WRITE_AXIIDf 890
#define CHANNEL3_MEMWR_AXI_IDf 891
#define CHANNEL4_DATA_WRITE_AXIIDf 892
#define CHANNEL4_DESC_WRITE_AXIIDf 893
#define CHANNEL4_MEMWR_AXI_IDf 894
#define CHANNEL5_DATA_WRITE_AXIIDf 895
#define CHANNEL5_DESC_WRITE_AXIIDf 896
#define CHANNEL5_MEMWR_AXI_IDf 897
#define CHANNEL6_DATA_WRITE_AXIIDf 898
#define CHANNEL6_DESC_WRITE_AXIIDf 899
#define CHANNEL6_MEMWR_AXI_IDf 900
#define CHANNEL7_DATA_WRITE_AXIIDf 901
#define CHANNEL7_DESC_WRITE_AXIIDf 902
#define CHANNEL7_MEMWR_AXI_IDf 903
#define CHANNEL8_MEMWR_AXI_IDf 904
#define CHANNEL9_MEMWR_AXI_IDf 905
#define CHIP_IDf 906
#define CH_IN_HALTf 907
#define CINDEX_BASEf 908
#define CINDEX_OPf 909
#define CLASS_IDf 910
#define CLASS_ID_CONTAINER_A_SELf 911
#define CLASS_ID_CONTAINER_B_SELf 912
#define CLASS_ID_CONTAINER_C_SELf 913
#define CLASS_ID_CONTAINER_D_SELf 914
#define CLAUSE_22_REGADRR_OR_45_DTYPEf 915
#define CLAUSE_45_REG_ADRRf 916
#define CLEARf 917
#define CLEAR_CMC0_COUNTERSf 918
#define CLEAR_CMC1_COUNTERSf 919
#define CLEAR_DATA_MEMf 920
#define CLEAR_ECC_STATUSf 921
#define CLEAR_ECC_STATUS_OF_CMD_MEMf 922
#define CLEAR_ECC_STATUS_OF_REPLY_MEMf 923
#define CLEAR_ECC_STATUS_OF_REQ_MEMf 924
#define CLEAR_ECC_STATUS_OF_RESP_MEMf 925
#define CLEAR_HOSTRD_MEMf 926
#define CLEAR_HOST_MEMf 927
#define CLEAR_LINK_INTERRUPTION_STATUSf 928
#define CLEAR_LLIST_MEMf 929
#define CLEAR_LOCAL_FAULT_STATUSf 930
#define CLEAR_ON_READ_ENf 931
#define CLEAR_ON_READ_ENABLEf 932
#define CLEAR_REMOTE_FAULT_STATUSf 933
#define CLEAR_RPE_COUNTERSf 934
#define CLEAR_RX_CDC_DOUBLE_BIT_ERRf 935
#define CLEAR_RX_CDC_SINGLE_BIT_ERRf 936
#define CLEAR_RX_MSG_OVERFLOWf 937
#define CLEAR_RX_PKT_OVERFLOWf 938
#define CLEAR_TOP_COUNTERSf 939
#define CLEAR_TX_CDC_DOUBLE_BIT_ERRf 940
#define CLEAR_TX_CDC_SINGLE_BIT_ERRf 941
#define CLEAR_TX_LLFC_MSG_OVERFLOWf 942
#define CLEAR_TX_PKT_OVERFLOWf 943
#define CLEAR_TX_PKT_UNDERFLOWf 944
#define CLEAR_TX_TS_FIFO_OVERFLOWf 945
#define CLK_GRANf 946
#define CLOCK_DIVIDER_EXTf 947
#define CLOCK_DIVIDER_INTf 948
#define CLRCFGf 949
#define CLR_CNTf 950
#define CLR_ON_READf 951
#define CMf 952
#define CMC0_CLK_ENf 953
#define CMC0_IPINTF_WRR_WEIGHTf 954
#define CMC0_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 955
#define CMC0_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 956
#define CMC0_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 957
#define CMC0_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 958
#define CMC0_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 959
#define CMC0_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 960
#define CMC0_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 961
#define CMC0_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 962
#define CMC1_CLK_ENf 963
#define CMC1_IPINTF_WRR_WEIGHTf 964
#define CMC1_SBUSDMA_CH0_SBUS_WRR_WEIGHTf 965
#define CMC1_SBUSDMA_CH1_SBUS_WRR_WEIGHTf 966
#define CMC1_SBUSDMA_CH2_SBUS_WRR_WEIGHTf 967
#define CMC1_SBUSDMA_CH3_SBUS_WRR_WEIGHTf 968
#define CMC1_SBUSDMA_CH4_SBUS_WRR_WEIGHTf 969
#define CMC1_SBUSDMA_CH5_SBUS_WRR_WEIGHTf 970
#define CMC1_SBUSDMA_CH6_SBUS_WRR_WEIGHTf 971
#define CMC1_SBUSDMA_CH7_SBUS_WRR_WEIGHTf 972
#define CMD_BPC_SELECTf 973
#define CMD_BPP_SELECTf 974
#define CMD_ECCP_IN0f 975
#define CMD_ECC_CORRECTEDf 976
#define CMD_ECC_CORRUPTf 977
#define CMD_ECC_ERROR_ADDRf 978
#define CMD_ECC_ERROR_EVf 979
#define CMD_ECC_UNCORRECTABLEf 980
#define CMD_MEM_DATA_TMf 981
#define CMD_MEM_PARITY_TMf 982
#define CMD_P_MODE_DISABLE_ECC_MEMf 983
#define CMIC_RCPUf 984
#define CMIC_RESERVEDf 985
#define CML_FLAGS_MOVEf 986
#define CML_FLAGS_NEWf 987
#define CML_OVERRIDE_ENABLE_MOVEf 988
#define CML_OVERRIDE_ENABLE_NEWf 989
#define CML_OVERRIDE_MOVEf 990
#define CML_OVERRIDE_NEWf 991
#define CM_AM_SELf 992
#define CM_CONTROLf 993
#define CM_PADf 994
#define CNFGf 995
#define CNGf 996
#define CNTf 997
#define CNTMAXSIZEf 998
#define CNT_CLEARf 999
#define CNT_MODEf 1000
#define CNT_OVERFLOWf 1001
#define CNT_UNDERFLOWf 1002
#define CNT_VALUEf 1003
#define CODEf 1004
#define CODEC_MODEf 1005
#define CODE_PROGRAM_ENf 1006
#define COLOR_ACTION_ENf 1007
#define COLOR_AWAREf 1008
#define COLOR_ENABLEf 1009
#define COLOR_LIMIT_ENABLEf 1010
#define COLOR_LIMIT_MODEf 1011
#define COMBINED_FIFO_WATERMARKf 1012
#define COMMON_FIFODMA_CH0_SBUS_WRR_WEIGHTf 1013
#define COMMON_FIFODMA_CH10_SBUS_WRR_WEIGHTf 1014
#define COMMON_FIFODMA_CH11_SBUS_WRR_WEIGHTf 1015
#define COMMON_FIFODMA_CH1_SBUS_WRR_WEIGHTf 1016
#define COMMON_FIFODMA_CH2_SBUS_WRR_WEIGHTf 1017
#define COMMON_FIFODMA_CH3_SBUS_WRR_WEIGHTf 1018
#define COMMON_FIFODMA_CH4_SBUS_WRR_WEIGHTf 1019
#define COMMON_FIFODMA_CH5_SBUS_WRR_WEIGHTf 1020
#define COMMON_FIFODMA_CH6_SBUS_WRR_WEIGHTf 1021
#define COMMON_FIFODMA_CH7_SBUS_WRR_WEIGHTf 1022
#define COMMON_FIFODMA_CH8_SBUS_WRR_WEIGHTf 1023
#define COMMON_FIFODMA_CH9_SBUS_WRR_WEIGHTf 1024
#define COMMON_POOL_1BIT_ECCERRf 1025
#define COMMON_POOL_2BIT_ECCERRf 1026
#define COMMON_POOL_CLK_ENf 1027
#define COMMON_SCHAN_CH0_SBUS_WRR_WEIGHTf 1028
#define COMMON_SCHAN_CH1_SBUS_WRR_WEIGHTf 1029
#define COMMON_SCHAN_CH2_SBUS_WRR_WEIGHTf 1030
#define COMMON_SCHAN_CH3_SBUS_WRR_WEIGHTf 1031
#define COMMON_SCHAN_CH4_SBUS_WRR_WEIGHTf 1032
#define COMMON_SCHAN_CH5_SBUS_WRR_WEIGHTf 1033
#define COMMON_SCHAN_CH6_SBUS_WRR_WEIGHTf 1034
#define COMMON_SCHAN_CH7_SBUS_WRR_WEIGHTf 1035
#define COMMON_SCHAN_CH8_SBUS_WRR_WEIGHTf 1036
#define COMMON_SCHAN_CH9_SBUS_WRR_WEIGHTf 1037
#define COMMON_SCHAN_FIFO_0_SBUS_WRR_WEIGHTf 1038
#define COMMON_SCHAN_FIFO_1_SBUS_WRR_WEIGHTf 1039
#define COMPRESSION_IDf 1040
#define COMP_ASSOC_DATA_FULLf 1041
#define COMP_DST_ENABLEf 1042
#define COMP_SRC_ENABLEf 1043
#define COMP_V4_KEYf 1044
#define COMP_V6_KEYf 1045
#define CONCATENATE_HASH_FIELDS_DLB_ECMPf 1046
#define CONCATENATE_HASH_FIELDS_ECMPf 1047
#define CONCATENATE_HASH_FIELDS_ENTROPY_LABELf 1048
#define CONCATENATE_HASH_FIELDS_HIER_ECMPf 1049
#define CONCATENATE_HASH_FIELDS_HIER_WECMPf 1050
#define CONCATENATE_HASH_FIELDS_L2_ECMPf 1051
#define CONCATENATE_HASH_FIELDS_L2_HIER_ECMPf 1052
#define CONCATENATE_HASH_FIELDS_MPLS_ECMPf 1053
#define CONCATENATE_HASH_FIELDS_MPLS_HIER_ECMPf 1054
#define CONCATENATE_HASH_FIELDS_PLFSf 1055
#define CONCATENATE_HASH_FIELDS_RH_ECMPf 1056
#define CONCATENATE_HASH_FIELDS_RH_HIER_ECMPf 1057
#define CONCATENATE_HASH_FIELDS_TRUNK_NONUCf 1058
#define CONCATENATE_HASH_FIELDS_TRUNK_UCf 1059
#define CONCATENATE_HASH_FIELDS_WECMPf 1060
#define CONDITIONAL_EVICTION_OPf 1061
#define CONDITIONAL_EVICTION_RESETf 1062
#define CONFIGURATIONf 1063
#define CONFIG_ERRORf 1064
#define CONGESTION_MARKEDf 1065
#define CONTIGUOUS_DESCRIPTORSf 1066
#define CONTINUOUS_LVT11f 1067
#define CONTINUOUS_LVT8f 1068
#define CONTINUOUS_SVT11f 1069
#define CONTINUOUS_SVT8f 1070
#define CONTINUOUS_ULVT11f 1071
#define CONTINUOUS_ULVT8f 1072
#define CONT_AFTER_CMDf 1073
#define CON_PADf 1074
#define COPYCNT_INFO0f 1075
#define COPYCNT_INFO1f 1076
#define COPYCNT_INFO2f 1077
#define COPYCNT_INFO3f 1078
#define COPYCNT_INFO4f 1079
#define COPYCNT_INFO5f 1080
#define COPYCNT_INFO6f 1081
#define COPYCNT_INFO7f 1082
#define COPYCNT_INFO8f 1083
#define COPYCNT_INFO9f 1084
#define COPYTO_CPUf 1085
#define COPY_CNTf 1086
#define COPY_TO_CPUf 1087
#define COPY_TO_CPU_SETf 1088
#define COPY_TO_CPU_SET_ENABLEf 1089
#define CORE0f 1090
#define CORE_CLOCK_FASTERf 1091
#define CORE_PLL_GF_BYP_DEBUG_STATUSf 1092
#define CORE_PLL_LOCKf 1093
#define CORTEXM0_U0f 1094
#define CORTEXM0_U1f 1095
#define CORTEXM0_U2f 1096
#define CORTEXM0_U3f 1097
#define COSf 1098
#define COS_BMPf 1099
#define COS_MASKf 1100
#define COS_QUEUEf 1101
#define COUNTf 1102
#define COUNTERf 1103
#define COUNTER_Af 1104
#define COUNTER_ACTIONf 1105
#define COUNTER_Bf 1106
#define COUNTER_CLEARf 1107
#define COUNTER_IDf 1108
#define COUNTER_MODEf 1109
#define COUNTER_MUX_DATA_STAGING_PARITY_ENf 1110
#define COUNTER_OVERFLOWf 1111
#define COUNTER_PARITY_ENf 1112
#define COUNTER_POOL_ENABLEf 1113
#define COUNTER_SELECTf 1114
#define COUNTER_SETf 1115
#define COUNTER_SET_ENABLEf 1116
#define COUNTER_THRESHOLDf 1117
#define COUNTER_TRIGGER_FIELDSf 1118
#define COUNTER_TYPEf 1119
#define COUNTER_UNDERFLOWf 1120
#define COUNTER_WRAP_AROUNDf 1121
#define COUNT_Af 1122
#define COUNT_Bf 1123
#define COUNT_LVT11f 1124
#define COUNT_LVT8f 1125
#define COUNT_ON_DROPf 1126
#define COUNT_ON_HW_DROPf 1127
#define COUNT_ON_MIRRORf 1128
#define COUNT_SELf 1129
#define COUNT_SVT11f 1130
#define COUNT_SVT8f 1131
#define COUNT_ULVT11f 1132
#define COUNT_ULVT8f 1133
#define CPHAf 1134
#define CPOLf 1135
#define CPTQPf 1136
#define CPUf 1137
#define CPU2AVS_TAP_ENf 1138
#define CPU2TAP_MEM_SPHD_TMf 1139
#define CPU2TAP_MEM_SRF_TMf 1140
#define CPU_COSf 1141
#define CPU_COS_ERROR_INTR_ENf 1142
#define CPU_COS_ERROR_INTR_OVRf 1143
#define CPU_COS_ERROR_INTR_STATf 1144
#define CPU_FIFO1_CAPTURE_ENABLEf 1145
#define CPU_FIFO2_CAPTURE_ENABLEf 1146
#define CPU_MEM_ACCESSf 1147
#define CPU_MEM_ACCESS_IF_REBf 1148
#define CPU_MEM_ACCESS_IF_WEBf 1149
#define CPU_MEM_ACCESS_OTP_REBf 1150
#define CPU_MEM_ACCESS_OTP_WEBf 1151
#define CPU_MEM_ACCESS_RAf 1152
#define CPU_MEM_ACCESS_WAf 1153
#define CPU_OR_MGMT_P_VALUEf 1154
#define CPU_PKT_PROFILE_KEY_CONTROLf 1155
#define CPU_PKT_PROFILE_KEY_CONTROL_MASKf 1156
#define CPU_PORTNUMf 1157
#define CPU_QUEUE_IDf 1158
#define CPU_TCf 1159
#define CPU_TC_ENABLEf 1160
#define CPU_TS_MAP_ECC_ENf 1161
#define CPU_TS_MAP_EN_COR_ERR_RPTf 1162
#define CPU_TX_CTRLf 1163
#define CPU_TX_CTRL_MASKf 1164
#define CQEB_CELL_COUNT_Q0f 1165
#define CQEB_CELL_COUNT_Q1f 1166
#define CQEB_CELL_COUNT_Q10f 1167
#define CQEB_CELL_COUNT_Q11f 1168
#define CQEB_CELL_COUNT_Q2f 1169
#define CQEB_CELL_COUNT_Q3f 1170
#define CQEB_CELL_COUNT_Q4f 1171
#define CQEB_CELL_COUNT_Q5f 1172
#define CQEB_CELL_COUNT_Q6f 1173
#define CQEB_CELL_COUNT_Q7f 1174
#define CQEB_CELL_COUNT_Q8f 1175
#define CQEB_CELL_COUNT_Q9f 1176
#define CQEB_LINKED_LIST_HEAD_POINTERf 1177
#define CQEB_LINKED_LIST_NOT_EMPTYf 1178
#define CQEB_LINKED_LIST_TAIL_POINTERf 1179
#define CQEB_NEXT_ADDRf 1180
#define CQEB_TAIL_BANK_Q0f 1181
#define CQEB_TAIL_BANK_Q1f 1182
#define CQEB_TAIL_BANK_Q10f 1183
#define CQEB_TAIL_BANK_Q11f 1184
#define CQEB_TAIL_BANK_Q2f 1185
#define CQEB_TAIL_BANK_Q3f 1186
#define CQEB_TAIL_BANK_Q4f 1187
#define CQEB_TAIL_BANK_Q5f 1188
#define CQEB_TAIL_BANK_Q6f 1189
#define CQEB_TAIL_BANK_Q7f 1190
#define CQEB_TAIL_BANK_Q8f 1191
#define CQEB_TAIL_BANK_Q9f 1192
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q0f 1193
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q1f 1194
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q10f 1195
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q11f 1196
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q2f 1197
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q3f 1198
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q4f 1199
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q5f 1200
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q6f 1201
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q7f 1202
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q8f 1203
#define CQEB_TAIL_PARTIAL_CELL_COUNT_Q9f 1204
#define CQE_INFO0f 1205
#define CQE_INFO1f 1206
#define CQE_INFO2f 1207
#define CQE_INFO3f 1208
#define CQE_INFO4f 1209
#define CQE_INFO5f 1210
#define CRB_INT_ENf 1211
#define CRB_INT_SETf 1212
#define CRB_INT_STATf 1213
#define CRB_PKT_DROP_CNTRf 1214
#define CRC_MODEf 1215
#define CREDITf 1216
#define CREDIT_CNTf 1217
#define CREDIT_DIVISORf 1218
#define CREDIT_QUOTIENTf 1219
#define CREDIT_REMAINDERf 1220
#define CREDIT_RESIDUEf 1221
#define CRITICAL_TIME_PERIODf 1222
#define CROSS_COUPLED_MEMORYDMA_CH0_DONEf 1223
#define CROSS_COUPLED_MEMORYDMA_CH1_DONEf 1224
#define CROSS_COUPLED_MEMORYDMA_CH2_DONEf 1225
#define CROSS_COUPLED_MEMORYDMA_CH3_DONEf 1226
#define CTf 1227
#define CTBUDGET_SAFCOMMITMENTf 1228
#define CTRLf 1229
#define CTRL_BANK0_ECC_CORRUPTf 1230
#define CTRL_BANK1_ECC_CORRUPTf 1231
#define CTRL_CPU_STARTf 1232
#define CTRL_DCPROBE_ENf 1233
#define CTRL_DCPROBE_OUTf 1234
#define CTRL_ECC_CORRUPTf 1235
#define CTRL_ECC_ENABLEf 1236
#define CTRL_EN_COR_ERR_RPTf 1237
#define CTRL_FIFO_COUNTf 1238
#define CTRL_FIFO_MAX_USAGEf 1239
#define CTRL_FIFO_OVERFLOWf 1240
#define CTRL_FIFO_OVERFLOW_ERRf 1241
#define CTRL_PROFILE_INDEX_1588f 1242
#define CTRL_SAf 1243
#define CT_BUDGETf 1244
#define CT_BURST_THf 1245
#define CT_CELLf 1246
#define CT_CELLS_IN_ITM_CNTRf 1247
#define CT_CELLS_IN_MMU_CNTRf 1248
#define CT_ENABLEf 1249
#define CT_FIFO_THRESHOLDf 1250
#define CT_MIRROR_PURGEf 1251
#define CT_PKT_COUNTf 1252
#define CT_TO_CT_REJECT_TRANSITION_CNTf 1253
#define CURRENTf 1254
#define CURRENT_TIMEf 1255
#define CURR_COMP_CNTf 1256
#define CURR_SBUS_CMD_NUMf 1257
#define CURR_SLICE0_CELLCNTf 1258
#define CURR_SLICE1_CELLCNTf 1259
#define CURR_SLICE2_CELLCNTf 1260
#define CURR_SLICE3_CELLCNTf 1261
#define CUR_ENTRY_DONEf 1262
#define CUR_INDEXf 1263
#define CUT_THROUGHf 1264
#define CUT_THROUGH_OKf 1265
#define CUT_THRU_CLASSf 1266
#define CUT_THRU_OVERRIDE_SETf 1267
#define CUT_THRU_OVERRIDE_SET_ENABLEf 1268
#define CVALUE_Af 1269
#define CVALUE_Bf 1270
#define CVALUE_DATAf 1271
#define CWf 1272
#define C_ETHERTYPEf 1273
#define C_IP_PROTOCOLf 1274
#define D2C_ENf 1275
#define D2C_GATE_BIASf 1276
#define D2C_TAIL_RESf 1277
#define D2C_TERM_CTRLf 1278
#define DAf 1279
#define DA0f 1280
#define DA1f 1281
#define DAC_CODEf 1282
#define DAC_ENf 1283
#define DAC_RESETf 1284
#define DAC_SETf 1285
#define DATAf 1286
#define DATA0f 1287
#define DATA0_ALLOWED_PORT_BITMAP_PROFILE_PTRf 1288
#define DATA0_BFD_ENABLEf 1289
#define DATA0_DATA_TYPEf 1290
#define DATA0_DONOT_CHANGE_INNER_HDR_DSCPf 1291
#define DATA0_FLEX_CTR_ACTIONf 1292
#define DATA0_FLEX_CTR_OBJECTf 1293
#define DATA0_IPv_GRE_PAYLOAD_IPV4f 1294
#define DATA0_IPv_GRE_PAYLOAD_IPV6f 1295
#define DATA0_IPv_PAYLOAD_IPV4f 1296
#define DATA0_IPv_PAYLOAD_IPV6f 1297
#define DATA0_IPv_RESERVEDf 1298
#define DATA0_IPv_SUB_TUNNEL_TYPEf 1299
#define DATA0_IPv_TUNNEL_TYPEf 1300
#define DATA0_IPv_USE_OUTER_HDR_DSCPf 1301
#define DATA0_L3_IIFf 1302
#define DATA0_SELf 1303
#define DATA0_SRV6v_ACTIONf 1304
#define DATA0_SRV6v_ACTION_OVERRIDEf 1305
#define DATA0_SRV6v_DO_NOT_TERMINATE_INNER_L2f 1306
#define DATA0_SRV6v_L2f 1307
#define DATA0_SRV6v_L3_IIF_VALIDf 1308
#define DATA0_SRV6v_L3_V4f 1309
#define DATA0_SRV6v_L3_V6f 1310
#define DATA0_SRV6v_NEXT_SID_SELECTf 1311
#define DATA0_SRV6v_OAM_COPY_TO_CPUf 1312
#define DATA0_SRV6v_OAM_DROPf 1313
#define DATA0_SRV6v_PSPf 1314
#define DATA0_SRV6v_RESERVED_ACTIONf 1315
#define DATA0_SRV6v_SID_ACTIONf 1316
#define DATA0_SRV6v_USE_OUTER_HDR_DSCPf 1317
#define DATA0_TUNNEL_CLASS_IDf 1318
#define DATA0_USE_OUTER_HDR_TTLf 1319
#define DATA0_VXLANv_IGNORE_UDP_CHECKSUMf 1320
#define DATA0_VXLANv_PAYLOAD_IPV4f 1321
#define DATA0_VXLANv_PAYLOAD_IPV6f 1322
#define DATA0_VXLANv_USE_OUTER_HDR_PHBf 1323
#define DATA1f 1324
#define DATA1_ALLOWED_PORT_BITMAP_PROFILE_PTRf 1325
#define DATA1_BFD_ENABLEf 1326
#define DATA1_DATA_TYPEf 1327
#define DATA1_DONOT_CHANGE_INNER_HDR_DSCPf 1328
#define DATA1_FLEX_CTR_ACTIONf 1329
#define DATA1_FLEX_CTR_OBJECTf 1330
#define DATA1_IPv_GRE_PAYLOAD_IPV4f 1331
#define DATA1_IPv_GRE_PAYLOAD_IPV6f 1332
#define DATA1_IPv_PAYLOAD_IPV4f 1333
#define DATA1_IPv_PAYLOAD_IPV6f 1334
#define DATA1_IPv_RESERVEDf 1335
#define DATA1_IPv_SUB_TUNNEL_TYPEf 1336
#define DATA1_IPv_TUNNEL_TYPEf 1337
#define DATA1_IPv_USE_OUTER_HDR_DSCPf 1338
#define DATA1_L3_IIFf 1339
#define DATA1_SELf 1340
#define DATA1_SRV6v_ACTIONf 1341
#define DATA1_SRV6v_ACTION_OVERRIDEf 1342
#define DATA1_SRV6v_DO_NOT_TERMINATE_INNER_L2f 1343
#define DATA1_SRV6v_L2f 1344
#define DATA1_SRV6v_L3_IIF_VALIDf 1345
#define DATA1_SRV6v_L3_V4f 1346
#define DATA1_SRV6v_L3_V6f 1347
#define DATA1_SRV6v_NEXT_SID_SELECTf 1348
#define DATA1_SRV6v_OAM_COPY_TO_CPUf 1349
#define DATA1_SRV6v_OAM_DROPf 1350
#define DATA1_SRV6v_PSPf 1351
#define DATA1_SRV6v_RESERVED_ACTIONf 1352
#define DATA1_SRV6v_SID_ACTIONf 1353
#define DATA1_SRV6v_USE_OUTER_HDR_DSCPf 1354
#define DATA1_TUNNEL_CLASS_IDf 1355
#define DATA1_USE_OUTER_HDR_TTLf 1356
#define DATA1_VXLANv_IGNORE_UDP_CHECKSUMf 1357
#define DATA1_VXLANv_PAYLOAD_IPV4f 1358
#define DATA1_VXLANv_PAYLOAD_IPV6f 1359
#define DATA1_VXLANv_USE_OUTER_HDR_PHBf 1360
#define DATA2_SELf 1361
#define DATA3_SELf 1362
#define DATA_BANK0_ECC_CORRUPTf 1363
#define DATA_BANK1_ECC_CORRUPTf 1364
#define DATA_BANK2_ECC_CORRUPTf 1365
#define DATA_BANK3_ECC_CORRUPTf 1366
#define DATA_BASE_WIDTHf 1367
#define DATA_BPC_SELECTf 1368
#define DATA_BUF_LOGICAL_SIZEf 1369
#define DATA_DUAL_N_SGLf 1370
#define DATA_ECC_ENABLEf 1371
#define DATA_EN_COR_ERR_RPTf 1372
#define DATA_FIFO_COUNTf 1373
#define DATA_FIFO_MAX_USAGEf 1374
#define DATA_FIFO_OVERFLOWf 1375
#define DATA_FIFO_OVERFLOW_ERRf 1376
#define DATA_INf 1377
#define DATA_LENf 1378
#define DATA_MASKf 1379
#define DATA_MATCHEDf 1380
#define DATA_ONLY_MODEf 1381
#define DATA_OUTf 1382
#define DATA_QUADf 1383
#define DATA_TYPEf 1384
#define DA_TIMESTAMP_ENf 1385
#define DB0_MODEf 1386
#define DB1_MODEf 1387
#define DB2_MODEf 1388
#define DB3_MODEf 1389
#define DBGRESTARTf 1390
#define DBGRESTARTEDf 1391
#define DCN_ACTION_SETf 1392
#define DCN_ACTION_SET_ENABLEf 1393
#define DCN_ADMISSION_ENABLEf 1394
#define DCN_ELIGIBILITY_CHECK_IP_PROTOf 1395
#define DCN_ELIGIBILITY_CHECK_IP_TOSf 1396
#define DCN_ELIGIBILITY_DEFAULTf 1397
#define DCN_ELIGIBLEf 1398
#define DCN_ENf 1399
#define DCN_PKTf 1400
#define DCN_PKT_CHECK_IP_TOSf 1401
#define DCN_PKT_IP_TOS_MASKf 1402
#define DCN_PKT_MASKf 1403
#define DCN_PKT_SIZEf 1404
#define DCN_PKT_TOSf 1405
#define DCN_PKT_TOS_MASKf 1406
#define DCN_PKT_UPDATE_TOSf 1407
#define DCN_POOL_LIMITf 1408
#define DCN_PROFILE_PTRf 1409
#define DCN_PROFILE_SELf 1410
#define DCN_QNUMf 1411
#define DCN_QUEUE_NUMBERf 1412
#define DCN_WRED_ENABLEf 1413
#define DCO_BYPASSf 1414
#define DCO_BYPASS_ENf 1415
#define DCO_IOFFSET_ENf 1416
#define DD_TIMER_INTf 1417
#define DD_TIMER_INT_MASKf 1418
#define DD_TIMER_INT_SETf 1419
#define DEBUGf 1420
#define DEBUG_FSM_FLISTf 1421
#define DEBUG_FSM_FLIST_SELf 1422
#define DEBUG_RSVDf 1423
#define DECRf 1424
#define DEFAULTv_CHANGE_EXPf 1425
#define DEFAULTv_EXPf 1426
#define DEFAULTv_G_CHANGE_DOT1Pf 1427
#define DEFAULTv_G_CHANGE_DSCPf 1428
#define DEFAULTv_G_CHANGE_ECNf 1429
#define DEFAULTv_G_CHANGE_OUTER_CFIf 1430
#define DEFAULTv_G_DROPf 1431
#define DEFAULTv_G_NEW_DOT1Pf 1432
#define DEFAULTv_G_NEW_DSCPf 1433
#define DEFAULTv_G_NEW_DSCP_MASKf 1434
#define DEFAULTv_G_NEW_ECNf 1435
#define DEFAULTv_G_NEW_ECN_MASKf 1436
#define DEFAULTv_G_NEW_OUTER_CFIf 1437
#define DEFAULTv_LB_PACKET_PROFILE_CHANGEf 1438
#define DEFAULTv_LB_PACKET_PROFILE_NEWf 1439
#define DEFAULTv_LB_PP_PORT_CHANGEf 1440
#define DEFAULTv_LB_PP_PORT_NEWf 1441
#define DEFAULTv_LB_SRC_PORT_CHANGEf 1442
#define DEFAULTv_LB_SRC_PORT_NEWf 1443
#define DEFAULTv_LB_TYPE_CHANGEf 1444
#define DEFAULTv_LB_TYPE_NEWf 1445
#define DEFAULTv_NEW_OUTER_VIDf 1446
#define DEFAULTv_OUTER_TPID_INDEXf 1447
#define DEFAULTv_REPLACE_OUTER_TPIDf 1448
#define DEFAULTv_REPLACE_OUTER_VIDf 1449
#define DEFAULTv_RESERVED_PADDINGf 1450
#define DEFAULT_DROPf 1451
#define DEFAULT_MISSf 1452
#define DEFAULT_POLICY_ENABLEf 1453
#define DEFAULT_WAIT_TIMEf 1454
#define DELAYED_DROP_SETf 1455
#define DELAYED_DROP_SET_ENABLEf 1456
#define DELAYED_REDIRECT_SETf 1457
#define DELAYED_REDIRECT_SET_ENABLEf 1458
#define DELAY_LINE_DEPTHf 1459
#define DELTAf 1460
#define DEQ_PTR_MISSING_MXM_MAP_INFOf 1461
#define DEQ_PTR_MISSING_MXM_MAP_INFO_MASKf 1462
#define DESCRD_ADDR_DECODE_ERRf 1463
#define DESCRD_ERRORf 1464
#define DESCRIPTOR_ENDIANESSf 1465
#define DESC_CTRL_INTRf 1466
#define DESC_DONEf 1467
#define DESC_DONE_INTRf 1468
#define DESC_DONE_INTR_MODEf 1469
#define DESC_ENDIANESSf 1470
#define DESC_PENDING_RESP_Q_SIZEf 1471
#define DESC_PENDING_RESP_Q_SIZE_NUM_ENTRIESf 1472
#define DESC_PENDING_SER_Q_SIZEf 1473
#define DESC_PENDING_SER_Q_SIZE_NUM_ENTRIESf 1474
#define DESC_PENDING_WRITE_Q_NUM_ENTRIESf 1475
#define DESC_PENDING_WRITE_Q_SIZEf 1476
#define DESC_PREFETCH_ENABLEf 1477
#define DESC_REMAINf 1478
#define DESC_STAT_WR_DISABLEf 1479
#define DESKEW_FORWARDING_THRESHOLD_1XNf 1480
#define DESKEW_FORWARDING_THRESHOLD_2XNf 1481
#define DESKEW_WINDOW_WITHOUT_RS_FECf 1482
#define DESKEW_WINDOW_WITH_RS_FECf 1483
#define DESTf 1484
#define DESTINATIONf 1485
#define DESTINATION_PORTf 1486
#define DESTINATION_QUEUEf 1487
#define DEST_ADDRf 1488
#define DEST_PORT_NUMf 1489
#define DEST_TYPEf 1490
#define DEVICE_PORTf 1491
#define DEVICE_SKEWf 1492
#define DEV_IDf 1493
#define DHCP_PKT_DROPf 1494
#define DHCP_PKT_TO_CPUf 1495
#define DIAG_ONf 1496
#define DIPf 1497
#define DIP_0f 1498
#define DIP_1f 1499
#define DIP_2f 1500
#define DIP_IPV4f 1501
#define DIP_IPV6f 1502
#define DIP_IPV6_B0f 1503
#define DIP_IPV6_B1f 1504
#define DIP_IPV6_B2f 1505
#define DIP_IPV6_B3f 1506
#define DIRECTIONf 1507
#define DIRECT_ROUTEf 1508
#define DISABLEFLUSHGENf 1509
#define DISABLE_ABORT_ON_ERRORf 1510
#define DISABLE_AGGREGATOR_DEQf 1511
#define DISABLE_BKP_MMU_Q_FCf 1512
#define DISABLE_BKP_PORT_FCf 1513
#define DISABLE_CMIC_COSMASKf 1514
#define DISABLE_CMIC_RESET_UPON_IPROC_PIO_RESETf 1515
#define DISABLE_CRC_REGENf 1516
#define DISABLE_DEQf 1517
#define DISABLE_DOS_CHECKS_ON_HIGIGf 1518
#define DISABLE_DWORD_ALIGNED_WR_BEf 1519
#define DISABLE_ECCf 1520
#define DISABLE_ECC_LOGICf 1521
#define DISABLE_ECC_LOGIC_HOSTRD_MEMf 1522
#define DISABLE_ECC_LOGIC_HOST_MEMf 1523
#define DISABLE_ECC_LOGIC_IN_CMD_MEMf 1524
#define DISABLE_ECC_LOGIC_IN_DATA_MEMf 1525
#define DISABLE_ECC_LOGIC_IN_LLIST_MEMf 1526
#define DISABLE_ECC_LOGIC_IN_RESP_MEMf 1527
#define DISABLE_ECC_REPLY_MEMf 1528
#define DISABLE_ECC_REQ_MEMf 1529
#define DISABLE_EXP_MARKINGf 1530
#define DISABLE_EXTRA_ENDIAN_SWAP_EP2CPU_HDR_TOCPUE_PKTf 1531
#define DISABLE_EXTRA_ENDIAN_SWAP_FCPUMH_MOD_HDRf 1532
#define DISABLE_EXTRA_POSTDIVISIONf 1533
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af 1534
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf 1535
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af 1536
#define DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf 1537
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af 1538
#define DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf 1539
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af 1540
#define DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf 1541
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af 1542
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf 1543
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af 1544
#define DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf 1545
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af 1546
#define DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf 1547
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af 1548
#define DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf 1549
#define DISABLE_HASH_IPV4_Af 1550
#define DISABLE_HASH_IPV4_Bf 1551
#define DISABLE_HASH_IPV6_Af 1552
#define DISABLE_HASH_IPV6_Bf 1553
#define DISABLE_HASH_IP_EXTENSION_HEADERSf 1554
#define DISABLE_HASH_MPLS_Af 1555
#define DISABLE_HASH_MPLS_Bf 1556
#define DISABLE_HASH_VXLAN_Af 1557
#define DISABLE_HASH_VXLAN_Bf 1558
#define DISABLE_MAX_SPACINGf 1559
#define DISABLE_MIRROR_CHECKSf 1560
#define DISABLE_MSEC_CTRf 1561
#define DISABLE_PIPE0_CELL_STORAGE_DEQf 1562
#define DISABLE_PIPE1_CELL_STORAGE_DEQf 1563
#define DISABLE_PIPE2_CELL_STORAGE_DEQf 1564
#define DISABLE_PIPE3_CELL_STORAGE_DEQf 1565
#define DISABLE_PIPE4_CELL_STORAGE_DEQf 1566
#define DISABLE_PIPE5_CELL_STORAGE_DEQf 1567
#define DISABLE_PIPE6_CELL_STORAGE_DEQf 1568
#define DISABLE_PIPE7_CELL_STORAGE_DEQf 1569
#define DISABLE_PRESERVE_QOSf 1570
#define DISABLE_QUEUINGf 1571
#define DISABLE_Q_FCf 1572
#define DISABLE_SA_REPLACEf 1573
#define DISABLE_SBUS_ERR_BASED_ABORTf 1574
#define DISABLE_SBUS_ERR_BASED_ABORT_IN_RSCHANf 1575
#define DISABLE_STATIC_MOVE_DROPf 1576
#define DISABLE_TIMESTAMPINGf 1577
#define DISABLE_TTL_CHECKf 1578
#define DISABLE_TTL_DECREMENTf 1579
#define DISABLE_USEC_CTRf 1580
#define DISABLE_VLAN_CHECKSf 1581
#define DISABLE_VP_PRUNINGf 1582
#define DISABLE_WDT_RESETf 1583
#define DISABLE_XOR_WRITEf 1584
#define DISCARDf 1585
#define DISCARD_LIMITf 1586
#define DIS_NULL_REQf 1587
#define DIVIDERf 1588
#define DLB_ALTERNATE_PATH_CONTROL_SETf 1589
#define DLB_ALTERNATE_PATH_CONTROL_SET_ENABLEf 1590
#define DLB_CLK_GATING_ENf 1591
#define DLB_DROPSf 1592
#define DLB_ECMP_MONITOR_SETf 1593
#define DLB_ECMP_MONITOR_SET_ENABLEf 1594
#define DLB_ECMP_SETf 1595
#define DLB_ECMP_SET_ENABLEf 1596
#define DLB_HGT_256NS_REFRESH_ENABLEf 1597
#define DLB_ID_OFFSETf 1598
#define DLB_INTERFACE_ENABLEf 1599
#define DLB_REFRESH_DISABLEf 1600
#define DMA_ACTIVEf 1601
#define DMA_CH0_DONEf 1602
#define DMA_CH1_DONEf 1603
#define DMA_CMD_MEM_ENABLEf 1604
#define DMA_ENf 1605
#define DMA_RESULT_ERROR_MEM_FINAL_POINTERf 1606
#define DMA_RESULT_ERROR_MEM_FULLf 1607
#define DMA_WR_TO_NULLSPACEf 1608
#define DONEf 1609
#define DONE_CNTf 1610
#define DONOT_CHANGE_INNER_HDR_DSCPf 1611
#define DONT_PRUNE_VLANf 1612
#define DOSATTACK_TOCPUf 1613
#define DOT1P_MAPPING_PTRf 1614
#define DOT1P_REMAP_POINTERf 1615
#define DOUBLE_BITS_ERR_DETECTEDf 1616
#define DOUBLE_BITS_ERR_DETECTED_IN_REPLY_MEMf 1617
#define DOUBLE_BITS_ERR_DETECTED_IN_REQ_MEMf 1618
#define DOUBLE_BIT_ECCERRf 1619
#define DOUBLE_BIT_ERRf 1620
#define DOUBLE_BIT_ERR_BNK_0f 1621
#define DOUBLE_BIT_ERR_BNK_1f 1622
#define DOUBLE_BIT_ERR_DETECTEDf 1623
#define DOUBLE_BIT_ERR_DETECTED_HOST_MEMf 1624
#define DOUBLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 1625
#define DOUBLE_BIT_ERR_IN_CMD_MEMf 1626
#define DOUBLE_BIT_ERR_IN_DATA_MEMf 1627
#define DOUBLE_BIT_ERR_IN_LLIST_MEMf 1628
#define DOUBLE_BIT_ERR_IN_RESP_MEMf 1629
#define DOWNSHIFTDCOf 1630
#define DO_NOT_COPY_FROM_CPU_TO_CPUf 1631
#define DO_NOT_CUT_THROUGHf 1632
#define DO_NOT_LEARNf 1633
#define DO_NOT_LEARN_DHCPf 1634
#define DO_NOT_LEARN_MACSAf 1635
#define DO_NOT_WRITE_PIPE_THREAD0f 1636
#define DO_NOT_WRITE_PIPE_THREAD1f 1637
#define DP_RBT_CTRLf 1638
#define DP_WBT_CTRLf 1639
#define DROPf 1640
#define DROP_1588_UNKNOWN_VERSIONf 1641
#define DROP_BPDUf 1642
#define DROP_COUNT_SELECTf 1643
#define DROP_DEST_PORTf 1644
#define DROP_IF_SIP_EQUALS_DIPf 1645
#define DROP_INVALID_1588_PKTf 1646
#define DROP_MASKf 1647
#define DROP_RX_PKT_ON_CHAIN_ENDf 1648
#define DROP_SETf 1649
#define DROP_SET_ENABLEf 1650
#define DROP_STATE_GREENf 1651
#define DROP_STATE_REDf 1652
#define DROP_STATE_YELLOWf 1653
#define DROP_THD_MISCf 1654
#define DROP_THD_NONTCPf 1655
#define DROP_THD_TCPf 1656
#define DROP_TO_MMUf 1657
#define DROP_TX_DATA_ON_LINK_INTERRUPTf 1658
#define DROP_TX_DATA_ON_LOCAL_FAULTf 1659
#define DROP_TX_DATA_ON_REMOTE_FAULTf 1660
#define DROP_VECTORf 1661
#define DSCPf 1662
#define DSCP_ECC_ENf 1663
#define DSCP_MAPPING_PTRf 1664
#define DSCP_SELf 1665
#define DSCP_UNUSEDf 1666
#define DSTPORTf 1667
#define DSTTYPEf 1668
#define DST_CONTAINER_0_SELf 1669
#define DST_CONTAINER_1_SELf 1670
#define DST_DISCARDf 1671
#define DST_ENDIANESSf 1672
#define DST_PIPE_NUMf 1673
#define DST_PIPE_NUM_MATCH_ENf 1674
#define DST_PORTf 1675
#define DST_PORT_EMPTYf 1676
#define DST_PORT_NUMf 1677
#define DST_PORT_NUM_MATCH_ENf 1678
#define DST_PORT_SPEEDf 1679
#define DS_FIFO_ECC_ERRf 1680
#define DS_QUEUE0f 1681
#define DS_QUEUE1f 1682
#define DS_QUEUE10f 1683
#define DS_QUEUE11f 1684
#define DS_QUEUE12f 1685
#define DS_QUEUE13f 1686
#define DS_QUEUE14f 1687
#define DS_QUEUE15f 1688
#define DS_QUEUE16f 1689
#define DS_QUEUE17f 1690
#define DS_QUEUE18f 1691
#define DS_QUEUE19f 1692
#define DS_QUEUE2f 1693
#define DS_QUEUE20f 1694
#define DS_QUEUE21f 1695
#define DS_QUEUE22f 1696
#define DS_QUEUE23f 1697
#define DS_QUEUE24f 1698
#define DS_QUEUE25f 1699
#define DS_QUEUE26f 1700
#define DS_QUEUE27f 1701
#define DS_QUEUE28f 1702
#define DS_QUEUE29f 1703
#define DS_QUEUE3f 1704
#define DS_QUEUE30f 1705
#define DS_QUEUE31f 1706
#define DS_QUEUE32f 1707
#define DS_QUEUE33f 1708
#define DS_QUEUE34f 1709
#define DS_QUEUE35f 1710
#define DS_QUEUE36f 1711
#define DS_QUEUE37f 1712
#define DS_QUEUE38f 1713
#define DS_QUEUE39f 1714
#define DS_QUEUE4f 1715
#define DS_QUEUE40f 1716
#define DS_QUEUE41f 1717
#define DS_QUEUE42f 1718
#define DS_QUEUE43f 1719
#define DS_QUEUE44f 1720
#define DS_QUEUE45f 1721
#define DS_QUEUE46f 1722
#define DS_QUEUE47f 1723
#define DS_QUEUE5f 1724
#define DS_QUEUE6f 1725
#define DS_QUEUE7f 1726
#define DS_QUEUE8f 1727
#define DS_QUEUE9f 1728
#define DS_SP0f 1729
#define DS_SP1f 1730
#define DS_SP2f 1731
#define DS_SP3f 1732
#define DTLf 1733
#define DUMMY_CYCLESf 1734
#define DUPLICATE_2_PIPE_SELECTf 1735
#define DUPLICATE_2_WR_BMAPf 1736
#define DUP_PTR_PIPE0f 1737
#define DUP_PTR_PIPE1f 1738
#define DUP_PTR_PIPE2f 1739
#define DUP_PTR_PIPE3f 1740
#define DUP_PTR_PIPE4f 1741
#define DUP_PTR_PIPE5f 1742
#define DUP_PTR_PIPE6f 1743
#define DUP_PTR_PIPE7f 1744
#define DVPf 1745
#define DVP_GROUP_IDf 1746
#define DVP_NETWORK_GROUPf 1747
#define DVP_RES_INFOf 1748
#define DWf 1749
#define DW0f 1750
#define DW1f 1751
#define DW2f 1752
#define DW3f 1753
#define DW4f 1754
#define DW5f 1755
#define DW6f 1756
#define DYNAMIC_MODEf 1757
#define DYNAMIC_WEIGHT_ENABLEf 1758
#define D_IP_ADDR_0f 1759
#define D_IP_ADDR_1f 1760
#define D_IP_ADDR_2f 1761
#define D_IP_ADDR_3f 1762
#define D_RSVf 1763
#define D_RSV_0f 1764
#define D_RSV_1f 1765
#define D_RSV_2f 1766
#define D_VRFf 1767
#define E2ECC_DATA_HDR_0f 1768
#define E2ECC_DATA_HDR_0_HIf 1769
#define E2ECC_DATA_HDR_0_LOf 1770
#define E2ECC_DATA_HDR_1f 1771
#define E2ECC_DATA_HDR_1_HIf 1772
#define E2ECC_DATA_HDR_1_LOf 1773
#define E2ECC_DUAL_MODID_ENf 1774
#define E2ECC_LEGACY_IMP_ENf 1775
#define E2ECC_MODULE_HDR_0f 1776
#define E2ECC_MODULE_HDR_0_HIf 1777
#define E2ECC_MODULE_HDR_0_LOf 1778
#define E2ECC_MODULE_HDR_1f 1779
#define E2ECC_MODULE_HDR_1_HIf 1780
#define E2ECC_MODULE_HDR_1_LOf 1781
#define E2EFC_DATA_HDR_0f 1782
#define E2EFC_DATA_HDR_0_HIf 1783
#define E2EFC_DATA_HDR_0_LOf 1784
#define E2EFC_DATA_HDR_1f 1785
#define E2EFC_DATA_HDR_1_HIf 1786
#define E2EFC_DATA_HDR_1_LOf 1787
#define E2EFC_DUAL_MODID_ENf 1788
#define E2EFC_MODULE_HDR_0f 1789
#define E2EFC_MODULE_HDR_0_HIf 1790
#define E2EFC_MODULE_HDR_0_LOf 1791
#define E2EFC_MODULE_HDR_1f 1792
#define E2EFC_MODULE_HDR_1_HIf 1793
#define E2EFC_MODULE_HDR_1_LOf 1794
#define E2E_ENABLEf 1795
#define EADDRf 1796
#define EARBf 1797
#define EB0_CREDITf 1798
#define EB1_CREDITf 1799
#define EB2_CREDITf 1800
#define EB3_CREDITf 1801
#define EB4_CREDITf 1802
#define EB5_CREDITf 1803
#define EB6_CREDITf 1804
#define EB7_CREDITf 1805
#define EBCFG0_INT_ENf 1806
#define EBCFG0_INT_SETf 1807
#define EBCFG0_INT_STATf 1808
#define EBCFG10_INT_ENf 1809
#define EBCFG10_INT_SETf 1810
#define EBCFG10_INT_STATf 1811
#define EBCFG11_INT_ENf 1812
#define EBCFG11_INT_SETf 1813
#define EBCFG11_INT_STATf 1814
#define EBCFG12_INT_ENf 1815
#define EBCFG12_INT_SETf 1816
#define EBCFG12_INT_STATf 1817
#define EBCFG13_INT_ENf 1818
#define EBCFG13_INT_SETf 1819
#define EBCFG13_INT_STATf 1820
#define EBCFG14_INT_ENf 1821
#define EBCFG14_INT_SETf 1822
#define EBCFG14_INT_STATf 1823
#define EBCFG15_INT_ENf 1824
#define EBCFG15_INT_SETf 1825
#define EBCFG15_INT_STATf 1826
#define EBCFG1_INT_ENf 1827
#define EBCFG1_INT_SETf 1828
#define EBCFG1_INT_STATf 1829
#define EBCFG2_INT_ENf 1830
#define EBCFG2_INT_SETf 1831
#define EBCFG2_INT_STATf 1832
#define EBCFG3_INT_ENf 1833
#define EBCFG3_INT_SETf 1834
#define EBCFG3_INT_STATf 1835
#define EBCFG4_INT_ENf 1836
#define EBCFG4_INT_SETf 1837
#define EBCFG4_INT_STATf 1838
#define EBCFG5_INT_ENf 1839
#define EBCFG5_INT_SETf 1840
#define EBCFG5_INT_STATf 1841
#define EBCFG6_INT_ENf 1842
#define EBCFG6_INT_SETf 1843
#define EBCFG6_INT_STATf 1844
#define EBCFG7_INT_ENf 1845
#define EBCFG7_INT_SETf 1846
#define EBCFG7_INT_STATf 1847
#define EBCFG8_INT_ENf 1848
#define EBCFG8_INT_SETf 1849
#define EBCFG8_INT_STATf 1850
#define EBCFG9_INT_ENf 1851
#define EBCFG9_INT_SETf 1852
#define EBCFG9_INT_STATf 1853
#define EBCFP_INT_ENf 1854
#define EBCFP_INT_SETf 1855
#define EBCFP_INT_STATf 1856
#define EBCR_INT_ENf 1857
#define EBCR_INT_SETf 1858
#define EBCR_INT_STATf 1859
#define EBCTM_INT_ENf 1860
#define EBCTM_INT_SETf 1861
#define EBCTM_INT_STATf 1862
#define EBFF_BACKUP_THRESHOLDf 1863
#define EBFF_OVRF_INT_ENf 1864
#define EBFF_OVRF_INT_SETf 1865
#define EBFF_OVRF_INT_STATf 1866
#define EBFF_UNDF_INT_ENf 1867
#define EBFF_UNDF_INT_SETf 1868
#define EBFF_UNDF_INT_STATf 1869
#define EBPCC_INT_ENf 1870
#define EBPCC_INT_SETf 1871
#define EBPCC_INT_STATf 1872
#define EBPTS_INT_ENf 1873
#define EBPTS_INT_SETf 1874
#define EBPTS_INT_STATf 1875
#define EBP_CNT_OVRF_INT_ENf 1876
#define EBP_CNT_OVRF_INT_SETf 1877
#define EBP_CNT_OVRF_INT_STATf 1878
#define EBQ0_PKT_CNTR_STATUSf 1879
#define EBQ1_PKT_CNTR_STATUSf 1880
#define EBQS_INT_ENf 1881
#define EBQS_INT_SETf 1882
#define EBQS_INT_STATf 1883
#define EBQUEUE_NUMf 1884
#define EBQ_MAX_CELLf 1885
#define EBREORDER_LIMITf 1886
#define EBSTf 1887
#define EBST_ENABLEf 1888
#define EBST_FIFO_FULLf 1889
#define EBST_FIFO_SCAN_AVAIL_THDf 1890
#define EBST_PORT_ENABLEf 1891
#define EBST_PTR_RESETf 1892
#define EBST_QUEUE_ENABLEf 1893
#define EBST_QUEUE_ENABLE_0f 1894
#define EBST_QUEUE_ENABLE_1f 1895
#define EBST_QUEUE_ENABLE_10f 1896
#define EBST_QUEUE_ENABLE_11f 1897
#define EBST_QUEUE_ENABLE_2f 1898
#define EBST_QUEUE_ENABLE_3f 1899
#define EBST_QUEUE_ENABLE_4f 1900
#define EBST_QUEUE_ENABLE_5f 1901
#define EBST_QUEUE_ENABLE_6f 1902
#define EBST_QUEUE_ENABLE_7f 1903
#define EBST_QUEUE_ENABLE_8f 1904
#define EBST_QUEUE_ENABLE_9f 1905
#define EBST_SCAN_ROUNDf 1906
#define EBST_USE_Qf 1907
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_ENf 1908
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_OVRf 1909
#define EBTOQ_CBFP_FIFO_OVERFLOW_INTR_STATf 1910
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_ENf 1911
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_OVRf 1912
#define EBTOQ_CBFP_MEM_OVERFLOW_INTR_STATf 1913
#define EBTOQ_CFP_PREFETCH_DONEf 1914
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_ENf 1915
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_OVRf 1916
#define EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_INTR_STATf 1917
#define EBTOQ_INT_ENf 1918
#define EBTOQ_INT_SETf 1919
#define EBTOQ_INT_STATf 1920
#define EB_FIFOf 1921
#define EB_MISCONFIGUREDf 1922
#define EB_NUMf 1923
#define EB_PFF_OVRF_INT_ENf 1924
#define EB_PFF_OVRF_INT_SETf 1925
#define EB_PFF_OVRF_INT_STATf 1926
#define EB_PFF_UNDF_INT_ENf 1927
#define EB_PFF_UNDF_INT_SETf 1928
#define EB_PFF_UNDF_INT_STATf 1929
#define EB_QUEUE_NUMf 1930
#define EB_TXf 1931
#define ECCf 1932
#define ECC0f 1933
#define ECC0_DATAf 1934
#define ECC1f 1935
#define ECC1_DATAf 1936
#define ECC2f 1937
#define ECC3f 1938
#define ECCPf 1939
#define ECCP0f 1940
#define ECCP1f 1941
#define ECCP2f 1942
#define ECCP3f 1943
#define ECCP_0f 1944
#define ECCP_1f 1945
#define ECCP_ENf 1946
#define ECCP_OUT0f 1947
#define ECCP_P0f 1948
#define ECCP_P1f 1949
#define ECCP_P2f 1950
#define ECCP_P3f 1951
#define ECCP_P4f 1952
#define ECCP_P5f 1953
#define ECCP_P6f 1954
#define ECCP_P7f 1955
#define ECC_0f 1956
#define ECC_1f 1957
#define ECC_2BIT_CHECK_FAILf 1958
#define ECC_CORRUPTf 1959
#define ECC_DATAf 1960
#define ECC_DATA0f 1961
#define ECC_DATA1f 1962
#define ECC_DATA2f 1963
#define ECC_DATA3f 1964
#define ECC_ENf 1965
#define ECC_EN_ROBUST_HASHf 1966
#define ECC_EN_THREAD0f 1967
#define ECC_EN_THREAD1f 1968
#define ECC_ERRf 1969
#define ECC_ERR_ADDRESSf 1970
#define ECC_ERR_ADDRESS_OF_REPLY_MEMf 1971
#define ECC_ERR_ADDRESS_OF_REQ_MEMf 1972
#define ECC_ERR_ADDR_OF_CMD_MEMf 1973
#define ECC_ERR_ADDR_OF_RESP_MEMf 1974
#define ECC_ERR_BNK_0f 1975
#define ECC_ERR_BNK_1f 1976
#define ECC_P0f 1977
#define ECC_P1f 1978
#define ECC_P2f 1979
#define ECC_P3f 1980
#define ECC_P4f 1981
#define ECC_P5f 1982
#define ECC_P6f 1983
#define ECC_P7f 1984
#define ECC_PARITYf 1985
#define ECMPv_NEXT_HOP_INDEX_0f 1986
#define ECMPv_NEXT_HOP_INDEX_1f 1987
#define ECMPv_NEXT_HOP_INDEX_2f 1988
#define ECMPv_NEXT_HOP_INDEX_3f 1989
#define ECMP_HASH_FIELD_UPPER_BITS_COUNTf 1990
#define ECMP_HASH_SALTf 1991
#define ECMP_HASH_SELf 1992
#define ECMP_HASH_UDFf 1993
#define ECMP_HASH_USE_DIPf 1994
#define ECMP_HASH_USE_RTAG7f 1995
#define ECMP_MEMBER_ASSIGNMENTf 1996
#define ECMP_MEMBER_IS_ALTERNATEf 1997
#define ECNf 1998
#define ECN_DECAP_MAPPING_PTRf 1999
#define ECN_ENCAP_MAPPING_PTRf 2000
#define ECN_MARKINGf 2001
#define ECN_MARKING_ENf 2002
#define ECTR_EN_LVT11f 2003
#define ECTR_EN_LVT8f 2004
#define ECTR_EN_SVT11f 2005
#define ECTR_EN_SVT8f 2006
#define ECTR_EN_ULVT11f 2007
#define ECTR_EN_ULVT8f 2008
#define EDBGRQf 2009
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_127_96f 2010
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_159_128f 2011
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_191_160f 2012
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_223_192f 2013
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_255_224f 2014
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_287_256f 2015
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_31_0f 2016
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_63_32f 2017
#define EDB_CM_RCPU_SRC_PORT_FILTER_TABLE_95_64f 2018
#define EDB_CREDIT_THRESHOLD_100Gf 2019
#define EDB_CREDIT_THRESHOLD_200Gf 2020
#define EDB_CREDIT_THRESHOLD_400Gf 2021
#define EDB_CREDIT_THRESHOLD_50Gf 2022
#define EEE_DELAY_ENTRY_TIMERf 2023
#define EEE_ENf 2024
#define EEE_REF_COUNTf 2025
#define EEE_WAKE_TIMERf 2026
#define EFPBUF_ECC_CORRUPTf 2027
#define EFPBUF_ECC_ENf 2028
#define EFPMODf 2029
#define EFP_FILTER_ENABLEf 2030
#define EGRESS_MASKf 2031
#define EGR_1588_LINK_DELAY_64_EN_COR_ERR_RPTf 2032
#define EGR_1588_LINK_DELAY_ECC_ENf 2033
#define EGR_1588_SA_ECC_ENf 2034
#define EGR_1588_SA_EN_COR_ERR_RPTf 2035
#define EGR_1588_TIMESTAMPING_CMIC_48_ENf 2036
#define EGR_1588_TIMESTAMPING_MODEf 2037
#define EGR_DSCP_TABLE_ECC_ENf 2038
#define EGR_DSCP_TABLE_EN_COR_ERR_RPTf 2039
#define EGR_DVP_2_ECC_ENf 2040
#define EGR_DVP_2_EN_COR_ERR_RPTf 2041
#define EGR_DVP_ECC_ENf 2042
#define EGR_DVP_EN_COR_ERR_RPTf 2043
#define EGR_EFP_POLICY_EN_COR_ERR_RPTf 2044
#define EGR_FRAGMENT_ID_TABLE_ECC_ENf 2045
#define EGR_FRAGMENT_ID_TABLE_EN_COR_ERR_RPTf 2046
#define EGR_ING_PORT_2_ECC_ENf 2047
#define EGR_ING_PORT_2_EN_COR_ERR_RPTf 2048
#define EGR_INT_METADATA_FIFO_EN_COR_ERR_RPTf 2049
#define EGR_INT_METADATA_FIFO_INST0_ECC_ENf 2050
#define EGR_INT_METADATA_FIFO_INST0_EN_COR_ERR_RPTf 2051
#define EGR_INT_METADATA_FIFO_INST1_ECC_ENf 2052
#define EGR_INT_METADATA_FIFO_INST1_EN_COR_ERR_RPTf 2053
#define EGR_IPMC_ECC_ENf 2054
#define EGR_IPMC_EN_COR_ERR_RPTf 2055
#define EGR_IP_TUNNEL_ECC_ENf 2056
#define EGR_IP_TUNNEL_EN_COR_ERR_RPTf 2057
#define EGR_L3_INTF_ECC_ENf 2058
#define EGR_L3_INTF_EN_COR_ERR_RPTf 2059
#define EGR_L3_NEXT_HOP_ECC_ENf 2060
#define EGR_L3_NEXT_HOP_EN_COR_ERR_RPTf 2061
#define EGR_L3_NEXT_HOP_OBJECT_MAP_ECC_ENf 2062
#define EGR_L3_NEXT_HOP_OBJECT_MAP_EN_COR_ERR_RPTf 2063
#define EGR_LOOPBACK_PROFILE_ECC_ENf 2064
#define EGR_LOOPBACK_PROFILE_EN_COR_ERR_RPTf 2065
#define EGR_MAC_DA_PROFILE_ECC_ENf 2066
#define EGR_MAC_DA_PROFILE_EN_COR_ERR_RPTf 2067
#define EGR_MAC_SA_PROFILE_ECC_ENf 2068
#define EGR_MAC_SA_PROFILE_EN_COR_ERR_RPTf 2069
#define EGR_MASKf 2070
#define EGR_METADATA_FIFO_RW_ENABLEf 2071
#define EGR_METADATA_PROFILE_ECC_ENf 2072
#define EGR_METADATA_PROFILE_EN_COR_ERR_RPTf 2073
#define EGR_MIRROR_ENCAP_DESTINATION_ECC_ENf 2074
#define EGR_MIRROR_ENCAP_DESTINATION_EN_COR_ERR_RPTf 2075
#define EGR_MPLS_EXP_MAPPING_2_ECC_ENf 2076
#define EGR_MPLS_EXP_MAPPING_2_EN_COR_ERR_RPTf 2077
#define EGR_OVERLAY_MAC_SA_PROFILE_ECC_ENf 2078
#define EGR_OVERLAY_MAC_SA_PROFILE_EN_COR_ERR_RPTf 2079
#define EGR_PORT_BMP_ENf 2080
#define EGR_PORT_ECC_ENf 2081
#define EGR_PORT_EN_COR_ERR_RPTf 2082
#define EGR_PORT_GROUP_IDf 2083
#define EGR_PRI_CNG_MAP_ECC_ENf 2084
#define EGR_PRI_CNG_MAP_EN_COR_ERR_RPTf 2085
#define EGR_TS_ING_PORT_MAP_ECC_ENf 2086
#define EGR_TS_ING_PORT_MAP_EN_COR_ERR_RPTf 2087
#define EGR_VFI_ECC_ENf 2088
#define EGR_VFI_EN_COR_ERR_RPTf 2089
#define EGR_VFI_MEMBERSHIP_2_ECC_ENf 2090
#define EGR_VFI_MEMBERSHIP_2_EN_COR_ERR_RPTf 2091
#define EGR_VFI_MEMBERSHIP_ECC_ENf 2092
#define EGR_VFI_MEMBERSHIP_EN_COR_ERR_RPTf 2093
#define EGR_VLAN_TAG_ACTION_PROFILE_ECC_ENf 2094
#define EGR_VLAN_TAG_ACTION_PROFILE_EN_COR_ERR_RPTf 2095
#define ELEPHANT_EVENTv_FLOW_TUPLEf 2096
#define ELEPHANT_EVENTv_HASH_INDEXf 2097
#define ELEPHANT_PKT_ONLYf 2098
#define ELEPHANT_TRAP_SETf 2099
#define ELEPHANT_TRAP_SET_ENABLEf 2100
#define EMIRRORf 2101
#define EMIRROR_BMPf 2102
#define EMIRROR_CONTROL_0f 2103
#define EMIRROR_CONTROL_1f 2104
#define EMIRROR_CONTROL_2f 2105
#define EMIRROR_CONTROL_3f 2106
#define EMPTYf 2107
#define EM_SRCMOD_CHANGEf 2108
#define EM_TMf 2109
#define ENf 2110
#define ENABLEf 2111
#define ENABLE_ALL_CH_ABORTf 2112
#define ENABLE_ARB_PKT_BOUNDARYf 2113
#define ENABLE_BIN_12_OVERLAY_Af 2114
#define ENABLE_BIN_12_OVERLAY_Bf 2115
#define ENABLE_BUBBLE_MOP_100Gf 2116
#define ENABLE_BUBBLE_MOP_200Gf 2117
#define ENABLE_BUBBLE_MOP_400Gf 2118
#define ENABLE_BUBBLE_MOP_50Gf 2119
#define ENABLE_CMIC_REQUESTf 2120
#define ENABLE_COMMON_CONTROLf 2121
#define ENABLE_CONTINUOUS_DMAf 2122
#define ENABLE_CREDIT_COLLECTIONf 2123
#define ENABLE_DA0_MATCHf 2124
#define ENABLE_DA1_MATCHf 2125
#define ENABLE_ETHERTYPE_MATCHf 2126
#define ENABLE_FLEX_FIELD_10_Af 2127
#define ENABLE_FLEX_FIELD_10_Bf 2128
#define ENABLE_FLEX_FIELD_11_Af 2129
#define ENABLE_FLEX_FIELD_11_Bf 2130
#define ENABLE_FLEX_FIELD_12_Af 2131
#define ENABLE_FLEX_FIELD_12_Bf 2132
#define ENABLE_FLEX_FIELD_13_Af 2133
#define ENABLE_FLEX_FIELD_13_Bf 2134
#define ENABLE_FLEX_FIELD_1_Af 2135
#define ENABLE_FLEX_FIELD_1_Bf 2136
#define ENABLE_FLEX_FIELD_2_Af 2137
#define ENABLE_FLEX_FIELD_2_Bf 2138
#define ENABLE_FLEX_FIELD_3_Af 2139
#define ENABLE_FLEX_FIELD_3_Bf 2140
#define ENABLE_FLEX_FIELD_4_Af 2141
#define ENABLE_FLEX_FIELD_4_Bf 2142
#define ENABLE_FLEX_FIELD_5_Af 2143
#define ENABLE_FLEX_FIELD_5_Bf 2144
#define ENABLE_FLEX_FIELD_6_Af 2145
#define ENABLE_FLEX_FIELD_6_Bf 2146
#define ENABLE_FLEX_FIELD_7_Af 2147
#define ENABLE_FLEX_FIELD_7_Bf 2148
#define ENABLE_FLEX_FIELD_8_Af 2149
#define ENABLE_FLEX_FIELD_8_Bf 2150
#define ENABLE_FLEX_FIELD_9_Af 2151
#define ENABLE_FLEX_FIELD_9_Bf 2152
#define ENABLE_FLEX_HASHINGf 2153
#define ENABLE_FLOW_LABEL_IPV6_Af 2154
#define ENABLE_FLOW_LABEL_IPV6_Bf 2155
#define ENABLE_FROMCPU_PACKETf 2156
#define ENABLE_GTP_Af 2157
#define ENABLE_GTP_Bf 2158
#define ENABLE_HIGHf 2159
#define ENABLE_IGMP_MLD_SNOOPINGf 2160
#define ENABLE_L3_CLASSID_FOR_L2PKTSf 2161
#define ENABLE_LOWf 2162
#define ENABLE_MEASURE_AVERAGE_CALCULATIONf 2163
#define ENABLE_MEMDMA_REQUESTf 2164
#define ENABLE_OPTIMAL_CANDIDATE_UPDATEf 2165
#define ENABLE_OVERALL_SUMMARY_WRITE_TO_HOSTf 2166
#define ENABLE_PIO_WRITE_NON_POSTEDf 2167
#define ENABLE_PORT_QUALITY_UPDATEf 2168
#define ENABLE_RCPU_FOR_ATEf 2169
#define ENABLE_RESP_MEM_ECCERR_BASED_ABORTf 2170
#define ENABLE_SBUSDMA_CH0_FLOW_CONTROLf 2171
#define ENABLE_SBUSDMA_CH1_FLOW_CONTROLf 2172
#define ENABLE_SBUSDMA_CH2_FLOW_CONTROLf 2173
#define ENABLE_SBUSDMA_CH3_FLOW_CONTROLf 2174
#define ENABLE_SBUSDMA_CH4_FLOW_CONTROLf 2175
#define ENABLE_SBUSDMA_CH5_FLOW_CONTROLf 2176
#define ENABLE_SBUSDMA_CH6_FLOW_CONTROLf 2177
#define ENABLE_SBUSDMA_CH7_FLOW_CONTROLf 2178
#define ENABLE_SBUSDMA_REQUESTf 2179
#define ENABLE_SCHAN_REQUESTf 2180
#define ENABLE_SIGNATURE_MATCHf 2181
#define ENABLE_SP_LATENCY_OPTIMIZATIONf 2182
#define ENABLE_THDO_INFOf 2183
#define ENABLE_THROUGHPUT_LOSS_DETECTIONf 2184
#define ENABLE_TOCPU_PACKETf 2185
#define ENABLE_TS_TO_THDOf 2186
#define ENABLE_UDF_CONDITIONAL_CHECKf 2187
#define ENABLE_UDF_FIELD_1_Af 2188
#define ENABLE_UDF_FIELD_1_Bf 2189
#define ENABLE_UDF_FIELD_2_Af 2190
#define ENABLE_UDF_FIELD_2_Bf 2191
#define ENABLE_WRRf 2192
#define ENCAP_SPANv_ADD_GSHf 2193
#define ENCAP_SPANv_ADD_OUTER_VLANf 2194
#define ENCAP_SPANv_UNTAG_PAYLOADf 2195
#define ENCODED_CELL_SIZEf 2196
#define ENDIANESSf 2197
#define ENDIAN_MODEf 2198
#define ENDQPf 2199
#define END_BITf 2200
#define END_BLOCK_OPf 2201
#define END_CELLf 2202
#define END_OF_REPL_LISTf 2203
#define END_TIMEf 2204
#define ENQ_COLORf 2205
#define ENQ_LL_FLAGf 2206
#define ENTER_TCT_ITM_CELL_THRESHOLD_1f 2207
#define ENTER_TCT_ITM_CELL_THRESHOLD_2f 2208
#define ENTER_TCT_ITM_PKT_THRESHOLDf 2209
#define ENTER_TCT_MMU_CELL_THRESHOLD_1f 2210
#define ENTER_TCT_MMU_CELL_THRESHOLD_2f 2211
#define ENTER_TCT_MMU_PKT_THRESHOLDf 2212
#define ENTRYf 2213
#define ENTRYCOUNTf 2214
#define ENTRY_0f 2215
#define ENTRY_0_COMP_V4_KEYf 2216
#define ENTRY_0_COMP_V4_KEY_IP_ADDRf 2217
#define ENTRY_0_COMP_V4_KEY_IP_FLAGSf 2218
#define ENTRY_0_COMP_V4_KEY_IP_PROTf 2219
#define ENTRY_0_COMP_V4_KEY_IP_TCP_FLAGSf 2220
#define ENTRY_0_COMP_V4_KEY_L4_PORTf 2221
#define ENTRY_0_COMP_V4_KEY_MAC_LWRf 2222
#define ENTRY_0_COMP_V4_KEY_MAC_UPRf 2223
#define ENTRY_0_COMP_V4_KEY_RSV0f 2224
#define ENTRY_0_COMP_V4_KEY_RSV1f 2225
#define ENTRY_0_COMP_V4_KEY_VRF_LWRf 2226
#define ENTRY_0_COMP_V4_KEY_VRF_UPRf 2227
#define ENTRY_0_COMP_V6_KEYf 2228
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_0f 2229
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_1f 2230
#define ENTRY_0_COMP_V6_KEY_IP_ADDR_2f 2231
#define ENTRY_0_COMP_V6_KEY_IP_PROTf 2232
#define ENTRY_0_COMP_V6_KEY_IP_TCP_FLAGSf 2233
#define ENTRY_0_COMP_V6_KEY_L4_PORTf 2234
#define ENTRY_0_COMP_V6_KEY_RSVf 2235
#define ENTRY_0_COMP_V6_KEY_VRFf 2236
#define ENTRY_0_KEYf 2237
#define ENTRY_0_KEY_MODEf 2238
#define ENTRY_0_KEY_TYPEf 2239
#define ENTRY_0_L3MC_V4_KEYf 2240
#define ENTRY_0_L3MC_V4_KEY_DIPf 2241
#define ENTRY_0_L3MC_V4_KEY_L3_IIFf 2242
#define ENTRY_0_L3MC_V4_KEY_RSV0f 2243
#define ENTRY_0_L3MC_V4_KEY_SIP_0f 2244
#define ENTRY_0_L3MC_V4_KEY_SIP_1f 2245
#define ENTRY_0_L3MC_V4_KEY_VRFf 2246
#define ENTRY_0_L3MC_V6_KEYf 2247
#define ENTRY_0_L3MC_V6_KEY_DIP_0f 2248
#define ENTRY_0_L3MC_V6_KEY_DIP_1f 2249
#define ENTRY_0_L3MC_V6_KEY_DIP_2f 2250
#define ENTRY_0_L3MC_V6_KEY_L3_IIFf 2251
#define ENTRY_0_L3MC_V6_KEY_RSVf 2252
#define ENTRY_0_L3MC_V6_KEY_SIP_0f 2253
#define ENTRY_0_L3MC_V6_KEY_SIP_1f 2254
#define ENTRY_0_L3MC_V6_KEY_VRFf 2255
#define ENTRY_0_LPM_V4_KEYf 2256
#define ENTRY_0_LPM_V4_KEY_IP_ADDRf 2257
#define ENTRY_0_LPM_V4_KEY_RSVf 2258
#define ENTRY_0_LPM_V4_KEY_VRFf 2259
#define ENTRY_0_LPM_V6_KEYf 2260
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_0f 2261
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_1f 2262
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_2f 2263
#define ENTRY_0_LPM_V6_KEY_D_IP_ADDR_3f 2264
#define ENTRY_0_LPM_V6_KEY_D_RSVf 2265
#define ENTRY_0_LPM_V6_KEY_D_RSV_0f 2266
#define ENTRY_0_LPM_V6_KEY_D_RSV_1f 2267
#define ENTRY_0_LPM_V6_KEY_D_RSV_2f 2268
#define ENTRY_0_LPM_V6_KEY_D_VRFf 2269
#define ENTRY_0_LPM_V6_KEY_H_IP_ADDR_0f 2270
#define ENTRY_0_LPM_V6_KEY_H_VRFf 2271
#define ENTRY_0_LPM_V6_KEY_S_IP_ADDR_0f 2272
#define ENTRY_0_LPM_V6_KEY_S_IP_ADDR_1f 2273
#define ENTRY_0_LPM_V6_KEY_S_RSV_0f 2274
#define ENTRY_0_LPM_V6_KEY_S_VRFf 2275
#define ENTRY_1f 2276
#define ENTRY_10f 2277
#define ENTRY_11f 2278
#define ENTRY_12f 2279
#define ENTRY_13f 2280
#define ENTRY_14f 2281
#define ENTRY_15f 2282
#define ENTRY_16f 2283
#define ENTRY_17f 2284
#define ENTRY_18f 2285
#define ENTRY_19f 2286
#define ENTRY_1_COMP_V4_KEYf 2287
#define ENTRY_1_COMP_V4_KEY_IP_ADDRf 2288
#define ENTRY_1_COMP_V4_KEY_IP_FLAGSf 2289
#define ENTRY_1_COMP_V4_KEY_IP_PROTf 2290
#define ENTRY_1_COMP_V4_KEY_IP_TCP_FLAGSf 2291
#define ENTRY_1_COMP_V4_KEY_L4_PORTf 2292
#define ENTRY_1_COMP_V4_KEY_MAC_LWRf 2293
#define ENTRY_1_COMP_V4_KEY_MAC_UPRf 2294
#define ENTRY_1_COMP_V4_KEY_RSV0f 2295
#define ENTRY_1_COMP_V4_KEY_RSV1f 2296
#define ENTRY_1_COMP_V4_KEY_VRF_LWRf 2297
#define ENTRY_1_COMP_V4_KEY_VRF_UPRf 2298
#define ENTRY_1_COMP_V6_KEYf 2299
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_0f 2300
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_1f 2301
#define ENTRY_1_COMP_V6_KEY_IP_ADDR_2f 2302
#define ENTRY_1_COMP_V6_KEY_IP_PROTf 2303
#define ENTRY_1_COMP_V6_KEY_IP_TCP_FLAGSf 2304
#define ENTRY_1_COMP_V6_KEY_L4_PORTf 2305
#define ENTRY_1_COMP_V6_KEY_RSVf 2306
#define ENTRY_1_COMP_V6_KEY_VRFf 2307
#define ENTRY_1_KEYf 2308
#define ENTRY_1_KEY_MODEf 2309
#define ENTRY_1_KEY_TYPEf 2310
#define ENTRY_1_L3MC_V4_KEYf 2311
#define ENTRY_1_L3MC_V4_KEY_DIPf 2312
#define ENTRY_1_L3MC_V4_KEY_L3_IIFf 2313
#define ENTRY_1_L3MC_V4_KEY_RSV0f 2314
#define ENTRY_1_L3MC_V4_KEY_SIP_0f 2315
#define ENTRY_1_L3MC_V4_KEY_SIP_1f 2316
#define ENTRY_1_L3MC_V4_KEY_VRFf 2317
#define ENTRY_1_L3MC_V6_KEYf 2318
#define ENTRY_1_L3MC_V6_KEY_DIP_0f 2319
#define ENTRY_1_L3MC_V6_KEY_DIP_1f 2320
#define ENTRY_1_L3MC_V6_KEY_DIP_2f 2321
#define ENTRY_1_L3MC_V6_KEY_L3_IIFf 2322
#define ENTRY_1_L3MC_V6_KEY_RSVf 2323
#define ENTRY_1_L3MC_V6_KEY_SIP_0f 2324
#define ENTRY_1_L3MC_V6_KEY_SIP_1f 2325
#define ENTRY_1_L3MC_V6_KEY_VRFf 2326
#define ENTRY_1_LPM_V4_KEYf 2327
#define ENTRY_1_LPM_V4_KEY_IP_ADDRf 2328
#define ENTRY_1_LPM_V4_KEY_RSVf 2329
#define ENTRY_1_LPM_V4_KEY_VRFf 2330
#define ENTRY_1_LPM_V6_KEYf 2331
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_0f 2332
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_1f 2333
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_2f 2334
#define ENTRY_1_LPM_V6_KEY_D_IP_ADDR_3f 2335
#define ENTRY_1_LPM_V6_KEY_D_RSVf 2336
#define ENTRY_1_LPM_V6_KEY_D_RSV_0f 2337
#define ENTRY_1_LPM_V6_KEY_D_RSV_1f 2338
#define ENTRY_1_LPM_V6_KEY_D_RSV_2f 2339
#define ENTRY_1_LPM_V6_KEY_D_VRFf 2340
#define ENTRY_1_LPM_V6_KEY_H_IP_ADDR_0f 2341
#define ENTRY_1_LPM_V6_KEY_H_VRFf 2342
#define ENTRY_1_LPM_V6_KEY_S_IP_ADDR_0f 2343
#define ENTRY_1_LPM_V6_KEY_S_IP_ADDR_1f 2344
#define ENTRY_1_LPM_V6_KEY_S_RSV_0f 2345
#define ENTRY_1_LPM_V6_KEY_S_VRFf 2346
#define ENTRY_2f 2347
#define ENTRY_2_COMP_V4_KEYf 2348
#define ENTRY_2_COMP_V4_KEY_IP_ADDRf 2349
#define ENTRY_2_COMP_V4_KEY_IP_FLAGSf 2350
#define ENTRY_2_COMP_V4_KEY_IP_PROTf 2351
#define ENTRY_2_COMP_V4_KEY_IP_TCP_FLAGSf 2352
#define ENTRY_2_COMP_V4_KEY_L4_PORTf 2353
#define ENTRY_2_COMP_V4_KEY_MAC_LWRf 2354
#define ENTRY_2_COMP_V4_KEY_MAC_UPRf 2355
#define ENTRY_2_COMP_V4_KEY_RSV0f 2356
#define ENTRY_2_COMP_V4_KEY_RSV1f 2357
#define ENTRY_2_COMP_V4_KEY_VRF_LWRf 2358
#define ENTRY_2_COMP_V4_KEY_VRF_UPRf 2359
#define ENTRY_2_COMP_V6_KEYf 2360
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_0f 2361
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_1f 2362
#define ENTRY_2_COMP_V6_KEY_IP_ADDR_2f 2363
#define ENTRY_2_COMP_V6_KEY_IP_PROTf 2364
#define ENTRY_2_COMP_V6_KEY_IP_TCP_FLAGSf 2365
#define ENTRY_2_COMP_V6_KEY_L4_PORTf 2366
#define ENTRY_2_COMP_V6_KEY_RSVf 2367
#define ENTRY_2_COMP_V6_KEY_VRFf 2368
#define ENTRY_2_KEYf 2369
#define ENTRY_2_KEY_MODEf 2370
#define ENTRY_2_KEY_TYPEf 2371
#define ENTRY_2_L3MC_V4_KEYf 2372
#define ENTRY_2_L3MC_V4_KEY_DIPf 2373
#define ENTRY_2_L3MC_V4_KEY_L3_IIFf 2374
#define ENTRY_2_L3MC_V4_KEY_RSV0f 2375
#define ENTRY_2_L3MC_V4_KEY_SIP_0f 2376
#define ENTRY_2_L3MC_V4_KEY_SIP_1f 2377
#define ENTRY_2_L3MC_V4_KEY_VRFf 2378
#define ENTRY_2_L3MC_V6_KEYf 2379
#define ENTRY_2_L3MC_V6_KEY_DIP_0f 2380
#define ENTRY_2_L3MC_V6_KEY_DIP_1f 2381
#define ENTRY_2_L3MC_V6_KEY_DIP_2f 2382
#define ENTRY_2_L3MC_V6_KEY_L3_IIFf 2383
#define ENTRY_2_L3MC_V6_KEY_RSVf 2384
#define ENTRY_2_L3MC_V6_KEY_SIP_0f 2385
#define ENTRY_2_L3MC_V6_KEY_SIP_1f 2386
#define ENTRY_2_L3MC_V6_KEY_VRFf 2387
#define ENTRY_2_LPM_V4_KEYf 2388
#define ENTRY_2_LPM_V4_KEY_IP_ADDRf 2389
#define ENTRY_2_LPM_V4_KEY_RSVf 2390
#define ENTRY_2_LPM_V4_KEY_VRFf 2391
#define ENTRY_2_LPM_V6_KEYf 2392
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_0f 2393
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_1f 2394
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_2f 2395
#define ENTRY_2_LPM_V6_KEY_D_IP_ADDR_3f 2396
#define ENTRY_2_LPM_V6_KEY_D_RSVf 2397
#define ENTRY_2_LPM_V6_KEY_D_RSV_0f 2398
#define ENTRY_2_LPM_V6_KEY_D_RSV_1f 2399
#define ENTRY_2_LPM_V6_KEY_D_RSV_2f 2400
#define ENTRY_2_LPM_V6_KEY_D_VRFf 2401
#define ENTRY_2_LPM_V6_KEY_H_IP_ADDR_0f 2402
#define ENTRY_2_LPM_V6_KEY_H_VRFf 2403
#define ENTRY_2_LPM_V6_KEY_S_IP_ADDR_0f 2404
#define ENTRY_2_LPM_V6_KEY_S_IP_ADDR_1f 2405
#define ENTRY_2_LPM_V6_KEY_S_RSV_0f 2406
#define ENTRY_2_LPM_V6_KEY_S_VRFf 2407
#define ENTRY_3f 2408
#define ENTRY_3_COMP_V4_KEYf 2409
#define ENTRY_3_COMP_V4_KEY_IP_ADDRf 2410
#define ENTRY_3_COMP_V4_KEY_IP_FLAGSf 2411
#define ENTRY_3_COMP_V4_KEY_IP_PROTf 2412
#define ENTRY_3_COMP_V4_KEY_IP_TCP_FLAGSf 2413
#define ENTRY_3_COMP_V4_KEY_L4_PORTf 2414
#define ENTRY_3_COMP_V4_KEY_MAC_LWRf 2415
#define ENTRY_3_COMP_V4_KEY_MAC_UPRf 2416
#define ENTRY_3_COMP_V4_KEY_RSV0f 2417
#define ENTRY_3_COMP_V4_KEY_RSV1f 2418
#define ENTRY_3_COMP_V4_KEY_VRF_LWRf 2419
#define ENTRY_3_COMP_V4_KEY_VRF_UPRf 2420
#define ENTRY_3_COMP_V6_KEYf 2421
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_0f 2422
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_1f 2423
#define ENTRY_3_COMP_V6_KEY_IP_ADDR_2f 2424
#define ENTRY_3_COMP_V6_KEY_IP_PROTf 2425
#define ENTRY_3_COMP_V6_KEY_IP_TCP_FLAGSf 2426
#define ENTRY_3_COMP_V6_KEY_L4_PORTf 2427
#define ENTRY_3_COMP_V6_KEY_RSVf 2428
#define ENTRY_3_COMP_V6_KEY_VRFf 2429
#define ENTRY_3_KEYf 2430
#define ENTRY_3_KEY_MODEf 2431
#define ENTRY_3_KEY_TYPEf 2432
#define ENTRY_3_L3MC_V4_KEYf 2433
#define ENTRY_3_L3MC_V4_KEY_DIPf 2434
#define ENTRY_3_L3MC_V4_KEY_L3_IIFf 2435
#define ENTRY_3_L3MC_V4_KEY_RSV0f 2436
#define ENTRY_3_L3MC_V4_KEY_SIP_0f 2437
#define ENTRY_3_L3MC_V4_KEY_SIP_1f 2438
#define ENTRY_3_L3MC_V4_KEY_VRFf 2439
#define ENTRY_3_L3MC_V6_KEYf 2440
#define ENTRY_3_L3MC_V6_KEY_DIP_0f 2441
#define ENTRY_3_L3MC_V6_KEY_DIP_1f 2442
#define ENTRY_3_L3MC_V6_KEY_DIP_2f 2443
#define ENTRY_3_L3MC_V6_KEY_L3_IIFf 2444
#define ENTRY_3_L3MC_V6_KEY_RSVf 2445
#define ENTRY_3_L3MC_V6_KEY_SIP_0f 2446
#define ENTRY_3_L3MC_V6_KEY_SIP_1f 2447
#define ENTRY_3_L3MC_V6_KEY_VRFf 2448
#define ENTRY_3_LPM_V4_KEYf 2449
#define ENTRY_3_LPM_V4_KEY_IP_ADDRf 2450
#define ENTRY_3_LPM_V4_KEY_RSVf 2451
#define ENTRY_3_LPM_V4_KEY_VRFf 2452
#define ENTRY_3_LPM_V6_KEYf 2453
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_0f 2454
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_1f 2455
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_2f 2456
#define ENTRY_3_LPM_V6_KEY_D_IP_ADDR_3f 2457
#define ENTRY_3_LPM_V6_KEY_D_RSVf 2458
#define ENTRY_3_LPM_V6_KEY_D_RSV_0f 2459
#define ENTRY_3_LPM_V6_KEY_D_RSV_1f 2460
#define ENTRY_3_LPM_V6_KEY_D_RSV_2f 2461
#define ENTRY_3_LPM_V6_KEY_D_VRFf 2462
#define ENTRY_3_LPM_V6_KEY_H_IP_ADDR_0f 2463
#define ENTRY_3_LPM_V6_KEY_H_VRFf 2464
#define ENTRY_3_LPM_V6_KEY_S_IP_ADDR_0f 2465
#define ENTRY_3_LPM_V6_KEY_S_IP_ADDR_1f 2466
#define ENTRY_3_LPM_V6_KEY_S_RSV_0f 2467
#define ENTRY_3_LPM_V6_KEY_S_VRFf 2468
#define ENTRY_4f 2469
#define ENTRY_5f 2470
#define ENTRY_6f 2471
#define ENTRY_7f 2472
#define ENTRY_8f 2473
#define ENTRY_9f 2474
#define ENTRY_COUNTf 2475
#define ENTRY_DONEf 2476
#define ENTRY_IDXf 2477
#define ENTRY_IDX_BNK_0f 2478
#define ENTRY_IDX_BNK_1f 2479
#define ENTRY_INFO_UPPERf 2480
#define ENTRY_TYPEf 2481
#define ENTRY_TYPE_COPYf 2482
#define ENTRY_VALIDf 2483
#define EN_CFAP_COLLISIONf 2484
#define EN_CFAP_FULLf 2485
#define EN_CHIP_RESETf 2486
#define EN_COR_ERR_RPTf 2487
#define EN_EFILTERf 2488
#define EN_IFILTERf 2489
#define EN_IPROC_RESETf 2490
#define EN_LINK_INTERRUPTION_STATUSf 2491
#define EN_LOCAL_FAULT_STATUSf 2492
#define EN_NIC_SMB_ADDR0f 2493
#define EN_NIC_SMB_ADDR1f 2494
#define EN_NIC_SMB_ADDR2f 2495
#define EN_NIC_SMB_ADDR3f 2496
#define EN_NIC_SMB_ADDR_0f 2497
#define EN_PAXB_RESETf 2498
#define EN_REMOTE_FAULT_STATUSf 2499
#define EN_RX_CDC_DOUBLE_BIT_ERRf 2500
#define EN_RX_CDC_SINGLE_BIT_ERRf 2501
#define EN_RX_MSG_OVERFLOWf 2502
#define EN_RX_PKT_OVERFLOWf 2503
#define EN_SRC_GLP_KNOCKOUTf 2504
#define EN_TS_ENTRY_VALIDf 2505
#define EN_TX_CDC_DOUBLE_BIT_ERRf 2506
#define EN_TX_CDC_SINGLE_BIT_ERRf 2507
#define EN_TX_LLFC_MSG_OVERFLOWf 2508
#define EN_TX_PKT_OVERFLOWf 2509
#define EN_TX_PKT_UNDERFLOWf 2510
#define EN_TX_TS_FIFO_OVERFLOWf 2511
#define EOPf 2512
#define EOP_BITMAPf 2513
#define EOP_BMP_NEXTf 2514
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_IDf 2515
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_ENf 2516
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_OVRf 2517
#define EOP_CELL_PREFETCH_FIFO_OVERFLOW_INTR_STATf 2518
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_IDf 2519
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_ENf 2520
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_OVRf 2521
#define EOP_CELL_PREFETCH_FIFO_UNDERFLOW_INTR_STATf 2522
#define EPMOD_BUS_PARITY_ENf 2523
#define EPMOD_FORCE_ERRORf 2524
#define EPOCHf 2525
#define EPOCH_DURATIONf 2526
#define EPORT_CELL_CREDITSf 2527
#define EPORT_CELL_THRESHOLDf 2528
#define EPOSTf 2529
#define EP_DISCARDf 2530
#define EP_EFPBUF_COR_ERR_RPTf 2531
#define EP_INTERFACE_HEADER_ENDIANESSf 2532
#define EP_INTERFACE_PAYLOAD_ENDIANESSf 2533
#define EP_PERST_Bf 2534
#define EP_TO_CPU_ALIGNMENT_BYTESf 2535
#define EP_TO_CPU_HEADER_SIZEf 2536
#define ERRBITf 2537
#define ERRORf 2538
#define ERROR_TYPEf 2539
#define ERR_CODEf 2540
#define ERR_FIFOf 2541
#define ERR_MULTf 2542
#define ERR_STATUSf 2543
#define ERR_TYPEf 2544
#define ERR_TYPE_ACK_DATA_BEAT_GTMAXf 2545
#define ERR_TYPE_ACK_OPCODE_MISMATCHf 2546
#define ERR_TYPE_AXI_RESP_ERRf 2547
#define ERR_TYPE_AXI_SLAVE_ABORTf 2548
#define ERR_TYPE_CMD_DLEN_IS_INVALIDf 2549
#define ERR_TYPE_CMD_MEM_ECC_ERRf 2550
#define ERR_TYPE_CMD_MEM_RD_ACCESS_INVALIDf 2551
#define ERR_TYPE_CMD_OPCODE_IS_INVALIDf 2552
#define ERR_TYPE_MESSAGE_ERRf 2553
#define ERR_TYPE_MESSAGE_ERR_CODEf 2554
#define ERR_TYPE_NACKf 2555
#define ERR_TYPE_RESP_MEM_ECC_ERRf 2556
#define ERR_TYPE_SBUS_TIMEOUTf 2557
#define ERR_TYPE_SW_ABORTf 2558
#define ERSPANv_ERSPAN_HEADER_DAf 2559
#define ERSPANv_ERSPAN_HEADER_DA_SAf 2560
#define ERSPANv_ERSPAN_HEADER_ETYPEf 2561
#define ERSPANv_ERSPAN_HEADER_ETYPE_V4_GREf 2562
#define ERSPANv_ERSPAN_HEADER_GREf 2563
#define ERSPANv_ERSPAN_HEADER_SAf 2564
#define ERSPANv_ERSPAN_HEADER_V4f 2565
#define ERSPANv_ERSPAN_HEADER_VLAN_TAGf 2566
#define ERSPAN_V6v_ERSPAN_HEADER_DAf 2567
#define ERSPAN_V6v_ERSPAN_HEADER_DA_SAf 2568
#define ERSPAN_V6v_ERSPAN_HEADER_ETYPEf 2569
#define ERSPAN_V6v_ERSPAN_HEADER_GREf 2570
#define ERSPAN_V6v_ERSPAN_HEADER_SAf 2571
#define ERSPAN_V6v_ERSPAN_HEADER_V6f 2572
#define ERSPAN_V6v_ERSPAN_HEADER_V6_GREf 2573
#define ERSPAN_V6v_ERSPAN_HEADER_VLAN_TAGf 2574
#define ETHERTYPEf 2575
#define ETHERTYPE_MASKf 2576
#define ETRAP_ENf 2577
#define ETRAP_EVENT_FIFOf 2578
#define ETRAP_EVENT_FIFO_ECC_CORRUPTf 2579
#define ETRAP_EVENT_FIFO_ECC_ENf 2580
#define ETRAP_FILTER_0_TABLEf 2581
#define ETRAP_FILTER_0_TABLE_ECC_CORRUPTf 2582
#define ETRAP_FILTER_0_TABLE_ECC_ENf 2583
#define ETRAP_FILTER_1_TABLEf 2584
#define ETRAP_FILTER_1_TABLE_ECC_CORRUPTf 2585
#define ETRAP_FILTER_1_TABLE_ECC_ENf 2586
#define ETRAP_FILTER_2_TABLEf 2587
#define ETRAP_FILTER_2_TABLE_ECC_CORRUPTf 2588
#define ETRAP_FILTER_2_TABLE_ECC_ENf 2589
#define ETRAP_FILTER_3_TABLEf 2590
#define ETRAP_FILTER_3_TABLE_ECC_CORRUPTf 2591
#define ETRAP_FILTER_3_TABLE_ECC_ENf 2592
#define ETRAP_FLOW_COUNT_LEFT_TABLEf 2593
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_CORRUPTf 2594
#define ETRAP_FLOW_COUNT_LEFT_TABLE_ECC_ENf 2595
#define ETRAP_FLOW_COUNT_RIGHT_TABLEf 2596
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_CORRUPTf 2597
#define ETRAP_FLOW_COUNT_RIGHT_TABLE_ECC_ENf 2598
#define ETRAP_FLOW_HASH_L0_TABLEf 2599
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_CORRUPTf 2600
#define ETRAP_FLOW_HASH_L0_TABLE_ECC_ENf 2601
#define ETRAP_FLOW_HASH_L1_TABLEf 2602
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_CORRUPTf 2603
#define ETRAP_FLOW_HASH_L1_TABLE_ECC_ENf 2604
#define ETRAP_FLOW_HASH_L2_TABLEf 2605
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_CORRUPTf 2606
#define ETRAP_FLOW_HASH_L2_TABLE_ECC_ENf 2607
#define ETRAP_FLOW_HASH_L3_TABLEf 2608
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_CORRUPTf 2609
#define ETRAP_FLOW_HASH_L3_TABLE_ECC_ENf 2610
#define ETRAP_FLOW_HASH_L4_TABLEf 2611
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_CORRUPTf 2612
#define ETRAP_FLOW_HASH_L4_TABLE_ECC_ENf 2613
#define ETRAP_FLOW_HASH_R0_TABLEf 2614
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_CORRUPTf 2615
#define ETRAP_FLOW_HASH_R0_TABLE_ECC_ENf 2616
#define ETRAP_FLOW_HASH_R1_TABLEf 2617
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_CORRUPTf 2618
#define ETRAP_FLOW_HASH_R1_TABLE_ECC_ENf 2619
#define ETRAP_FLOW_HASH_R2_TABLEf 2620
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_CORRUPTf 2621
#define ETRAP_FLOW_HASH_R2_TABLE_ECC_ENf 2622
#define ETRAP_FLOW_HASH_R3_TABLEf 2623
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_CORRUPTf 2624
#define ETRAP_FLOW_HASH_R3_TABLE_ECC_ENf 2625
#define ETRAP_FLOW_HASH_R4_TABLEf 2626
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_CORRUPTf 2627
#define ETRAP_FLOW_HASH_R4_TABLE_ECC_ENf 2628
#define ETRAP_INTERVALf 2629
#define ETRAP_INTR_P0_T0f 2630
#define ETRAP_INTR_P0_T1f 2631
#define ETRAP_INTR_P1_T0f 2632
#define ETRAP_INTR_P1_T1f 2633
#define ETRAP_INTR_P2_T0f 2634
#define ETRAP_INTR_P2_T1f 2635
#define ETRAP_INTR_P3_T0f 2636
#define ETRAP_INTR_P3_T1f 2637
#define ETRAP_MONITOR_ENABLEf 2638
#define ETRAP_MPB_COLOR_UPDATE_ENf 2639
#define EVENT_BUSf 2640
#define EVENT_FIFO_0_ECC_CORRUPTf 2641
#define EVENT_FIFO_0_ECC_ENABLEf 2642
#define EVENT_FIFO_0_ERR1_RPT_ENf 2643
#define EVENT_FIFO_0_READ_FAILf 2644
#define EVENT_FIFO_0_SER_ERRORf 2645
#define EVENT_FIFO_0_UNCORRECTED_ECC_ERRf 2646
#define EVENT_FIFO_0_WRITE_FAILf 2647
#define EVENT_FIFO_1_ECC_CORRUPTf 2648
#define EVENT_FIFO_1_ECC_ENABLEf 2649
#define EVENT_FIFO_1_ERR1_RPT_ENf 2650
#define EVENT_FIFO_1_READ_FAILf 2651
#define EVENT_FIFO_1_SER_ERRORf 2652
#define EVENT_FIFO_1_UNCORRECTED_ECC_ERRf 2653
#define EVENT_FIFO_1_WRITE_FAILf 2654
#define EVENT_FIFO_2_READ_FAILf 2655
#define EVENT_FIFO_2_SER_ERRORf 2656
#define EVENT_FIFO_2_UNCORRECTED_ECC_ERRf 2657
#define EVENT_FIFO_2_WRITE_FAILf 2658
#define EVENT_FIFO_3_READ_FAILf 2659
#define EVENT_FIFO_3_SER_ERRORf 2660
#define EVENT_FIFO_3_UNCORRECTED_ECC_ERRf 2661
#define EVENT_FIFO_3_WRITE_FAILf 2662
#define EVENT_FIFO_CTRL_0_UNCORRECTED_ECC_ERRf 2663
#define EVENT_FIFO_CTRL_1_UNCORRECTED_ECC_ERRf 2664
#define EVENT_FIFO_CTRL_2_UNCORRECTED_ECC_ERRf 2665
#define EVENT_FIFO_CTRL_3_UNCORRECTED_ECC_ERRf 2666
#define EVENT_FIFO_CTRL_UNCORRECTED_ECC_ERRf 2667
#define EVENT_FIFO_DATA_0_UNCORRECTED_ECC_ERRf 2668
#define EVENT_FIFO_DATA_1_UNCORRECTED_ECC_ERRf 2669
#define EVENT_FIFO_DATA_2_UNCORRECTED_ECC_ERRf 2670
#define EVENT_FIFO_DATA_3_UNCORRECTED_ECC_ERRf 2671
#define EVENT_FIFO_DATA_ECC_FORCE_ERRf 2672
#define EVENT_FIFO_DATA_UNCORRECTED_ECC_ERRf 2673
#define EVENT_FIFO_ECC_ENf 2674
#define EVENT_FIFO_ECC_FORCE_ERRf 2675
#define EVENT_FIFO_EN_COR_ERR_RPTf 2676
#define EVENT_FIFO_ERRf 2677
#define EVENT_FIFO_OVERRUNf 2678
#define EVENT_FIFO_READ_FAILf 2679
#define EVENT_FIFO_SER_ERRf 2680
#define EVENT_FIFO_THRESHOLDf 2681
#define EVENT_FIFO_TMf 2682
#define EVENT_FIFO_UNCORRECTED_ECC_ERRf 2683
#define EVENT_FIFO_WRITE_FAILf 2684
#define EVENT_GROUP_VECTORf 2685
#define EVENT_IDf 2686
#define EVICTION_EVENTv_BITMAPf 2687
#define EXACT_MATCH_CLASS_IDf 2688
#define EXACT_MATCH_LOGICAL_TABLE_IDf 2689
#define EXACT_MATCH_LOGICAL_TABLE_ID_MASKf 2690
#define EXACT_MATCH_QOS_ACTIONS_PROFILE_1BIT_ERROR_REPORTf 2691
#define EXACT_MATCH_QOS_ACTIONS_PROFILE_ECC_ENf 2692
#define EXACT_MATCH_REDIRECT_SETf 2693
#define EXACT_MATCH_REDIRECT_SET_ENABLEf 2694
#define EXCESS_THDf 2695
#define EXCLUDE_ALL_RESERVED_LABELS_FROM_MPLS_HASHf 2696
#define EXIT_LAGGING_THDf 2697
#define EXIT_TCT_MMU_CELL_THRESHOLDf 2698
#define EXIT_TCT_TIMERf 2699
#define EXPf 2700
#define EXPECTED_FLAGSf 2701
#define EXPECTED_FLAGS_MASKf 2702
#define EXPECTED_L3_IIFf 2703
#define EXPECTED_READ_DATAf 2704
#define EXP_DATAf 2705
#define EXP_HEADERf 2706
#define EXTENDED_HIG2_ENf 2707
#define F1f 2708
#define F1_MASKf 2709
#define F2f 2710
#define F2_MASKf 2711
#define F3f 2712
#define F3_MASKf 2713
#define FAILOVER_SET_SIZEf 2714
#define FAP_DUPLICATE_PTRf 2715
#define FAP_DUPLICATE_PTR_MASKf 2716
#define FAP_FULL_RESET_POINTf 2717
#define FAP_FULL_SET_POINTf 2718
#define FAP_OVERFLOWf 2719
#define FAP_OVERFLOW_MASKf 2720
#define FAST_TRUNK_PORTS_1f 2721
#define FAST_TRUNK_PORTS_2f 2722
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_ENf 2723
#define FAS_ACCESS_DISABLE_OTP_OVERRIDE_VALf 2724
#define FAS_CLEAR_FAIL_INTRf 2725
#define FAS_CLEAR_PASS_INTRf 2726
#define FAS_ENABLE_OTP_OVERRIDE_ENf 2727
#define FAS_ENABLE_OTP_OVERRIDE_VALf 2728
#define FAS_PACKET_FORWARD_ENf 2729
#define FAS_VERIFY_STATUSf 2730
#define FAULT_SOURCE_FOR_TXf 2731
#define FCLf 2732
#define FCUf 2733
#define FC_ENf 2734
#define FC_PAUSEf 2735
#define FC_TYPEf 2736
#define FDR_INTERRUPTf 2737
#define FEC_ARCHf 2738
#define FID_IDf 2739
#define FIELDS_ACTIONf 2740
#define FIELD_10_MASKf 2741
#define FIELD_10_TYPEf 2742
#define FIELD_11_MASKf 2743
#define FIELD_11_TYPEf 2744
#define FIELD_12_MASKf 2745
#define FIELD_12_TYPEf 2746
#define FIELD_13_MASKf 2747
#define FIELD_13_TYPEf 2748
#define FIELD_16BIT_0_INDEXf 2749
#define FIELD_16BIT_0_SHIFTf 2750
#define FIELD_16BIT_0_SIZEf 2751
#define FIELD_16BIT_0_STARTf 2752
#define FIELD_16BIT_10_INDEXf 2753
#define FIELD_16BIT_10_SHIFTf 2754
#define FIELD_16BIT_10_SIZEf 2755
#define FIELD_16BIT_10_STARTf 2756
#define FIELD_16BIT_11_INDEXf 2757
#define FIELD_16BIT_11_SHIFTf 2758
#define FIELD_16BIT_11_SIZEf 2759
#define FIELD_16BIT_11_STARTf 2760
#define FIELD_16BIT_1_INDEXf 2761
#define FIELD_16BIT_1_SHIFTf 2762
#define FIELD_16BIT_1_SIZEf 2763
#define FIELD_16BIT_1_STARTf 2764
#define FIELD_16BIT_2_INDEXf 2765
#define FIELD_16BIT_2_SHIFTf 2766
#define FIELD_16BIT_2_SIZEf 2767
#define FIELD_16BIT_2_STARTf 2768
#define FIELD_16BIT_3_INDEXf 2769
#define FIELD_16BIT_3_SHIFTf 2770
#define FIELD_16BIT_3_SIZEf 2771
#define FIELD_16BIT_3_STARTf 2772
#define FIELD_16BIT_4_INDEXf 2773
#define FIELD_16BIT_4_SHIFTf 2774
#define FIELD_16BIT_4_SIZEf 2775
#define FIELD_16BIT_4_STARTf 2776
#define FIELD_16BIT_5_INDEXf 2777
#define FIELD_16BIT_5_SHIFTf 2778
#define FIELD_16BIT_5_SIZEf 2779
#define FIELD_16BIT_5_STARTf 2780
#define FIELD_16BIT_6_INDEXf 2781
#define FIELD_16BIT_6_SHIFTf 2782
#define FIELD_16BIT_6_SIZEf 2783
#define FIELD_16BIT_6_STARTf 2784
#define FIELD_16BIT_7_INDEXf 2785
#define FIELD_16BIT_7_SHIFTf 2786
#define FIELD_16BIT_7_SIZEf 2787
#define FIELD_16BIT_7_STARTf 2788
#define FIELD_16BIT_8_INDEXf 2789
#define FIELD_16BIT_8_SHIFTf 2790
#define FIELD_16BIT_8_SIZEf 2791
#define FIELD_16BIT_8_STARTf 2792
#define FIELD_16BIT_9_INDEXf 2793
#define FIELD_16BIT_9_SHIFTf 2794
#define FIELD_16BIT_9_SIZEf 2795
#define FIELD_16BIT_9_STARTf 2796
#define FIELD_1_DATAf 2797
#define FIELD_1_MASKf 2798
#define FIELD_1_OFFSETf 2799
#define FIELD_1_TYPEf 2800
#define FIELD_2_DATAf 2801
#define FIELD_2_MASKf 2802
#define FIELD_2_OFFSETf 2803
#define FIELD_2_TYPEf 2804
#define FIELD_32BIT_0_INDEXf 2805
#define FIELD_32BIT_0_SHIFTf 2806
#define FIELD_32BIT_0_SIZEf 2807
#define FIELD_32BIT_0_STARTf 2808
#define FIELD_32BIT_10_INDEXf 2809
#define FIELD_32BIT_10_SHIFTf 2810
#define FIELD_32BIT_10_SIZEf 2811
#define FIELD_32BIT_10_STARTf 2812
#define FIELD_32BIT_11_INDEXf 2813
#define FIELD_32BIT_11_SHIFTf 2814
#define FIELD_32BIT_11_SIZEf 2815
#define FIELD_32BIT_11_STARTf 2816
#define FIELD_32BIT_1_INDEXf 2817
#define FIELD_32BIT_1_SHIFTf 2818
#define FIELD_32BIT_1_SIZEf 2819
#define FIELD_32BIT_1_STARTf 2820
#define FIELD_32BIT_2_INDEXf 2821
#define FIELD_32BIT_2_SHIFTf 2822
#define FIELD_32BIT_2_SIZEf 2823
#define FIELD_32BIT_2_STARTf 2824
#define FIELD_32BIT_3_INDEXf 2825
#define FIELD_32BIT_3_SHIFTf 2826
#define FIELD_32BIT_3_SIZEf 2827
#define FIELD_32BIT_3_STARTf 2828
#define FIELD_32BIT_4_INDEXf 2829
#define FIELD_32BIT_4_SHIFTf 2830
#define FIELD_32BIT_4_SIZEf 2831
#define FIELD_32BIT_4_STARTf 2832
#define FIELD_32BIT_5_INDEXf 2833
#define FIELD_32BIT_5_SHIFTf 2834
#define FIELD_32BIT_5_SIZEf 2835
#define FIELD_32BIT_5_STARTf 2836
#define FIELD_32BIT_6_INDEXf 2837
#define FIELD_32BIT_6_SHIFTf 2838
#define FIELD_32BIT_6_SIZEf 2839
#define FIELD_32BIT_6_STARTf 2840
#define FIELD_32BIT_7_INDEXf 2841
#define FIELD_32BIT_7_SHIFTf 2842
#define FIELD_32BIT_7_SIZEf 2843
#define FIELD_32BIT_7_STARTf 2844
#define FIELD_32BIT_8_INDEXf 2845
#define FIELD_32BIT_8_SHIFTf 2846
#define FIELD_32BIT_8_SIZEf 2847
#define FIELD_32BIT_8_STARTf 2848
#define FIELD_32BIT_9_INDEXf 2849
#define FIELD_32BIT_9_SHIFTf 2850
#define FIELD_32BIT_9_SIZEf 2851
#define FIELD_32BIT_9_STARTf 2852
#define FIELD_3_MASKf 2853
#define FIELD_3_TYPEf 2854
#define FIELD_4_MASKf 2855
#define FIELD_4_TYPEf 2856
#define FIELD_5_MASKf 2857
#define FIELD_5_TYPEf 2858
#define FIELD_6_MASKf 2859
#define FIELD_6_TYPEf 2860
#define FIELD_7_MASKf 2861
#define FIELD_7_TYPEf 2862
#define FIELD_8_MASKf 2863
#define FIELD_8_TYPEf 2864
#define FIELD_9_MASKf 2865
#define FIELD_9_TYPEf 2866
#define FIELD_Af 2867
#define FIELD_Bf 2868
#define FIELD_Cf 2869
#define FIELD_Df 2870
#define FIELD_Ef 2871
#define FIELD_SELECTf 2872
#define FIFODMA_CH0_1BIT_ECCERRf 2873
#define FIFODMA_CH0_2BIT_ECCERRf 2874
#define FIFODMA_CH10_1BIT_ECCERRf 2875
#define FIFODMA_CH10_2BIT_ECCERRf 2876
#define FIFODMA_CH11_1BIT_ECCERRf 2877
#define FIFODMA_CH11_2BIT_ECCERRf 2878
#define FIFODMA_CH1_1BIT_ECCERRf 2879
#define FIFODMA_CH1_2BIT_ECCERRf 2880
#define FIFODMA_CH2_1BIT_ECCERRf 2881
#define FIFODMA_CH2_2BIT_ECCERRf 2882
#define FIFODMA_CH3_1BIT_ECCERRf 2883
#define FIFODMA_CH3_2BIT_ECCERRf 2884
#define FIFODMA_CH4_1BIT_ECCERRf 2885
#define FIFODMA_CH4_2BIT_ECCERRf 2886
#define FIFODMA_CH5_1BIT_ECCERRf 2887
#define FIFODMA_CH5_2BIT_ECCERRf 2888
#define FIFODMA_CH6_1BIT_ECCERRf 2889
#define FIFODMA_CH6_2BIT_ECCERRf 2890
#define FIFODMA_CH7_1BIT_ECCERRf 2891
#define FIFODMA_CH7_2BIT_ECCERRf 2892
#define FIFODMA_CH8_1BIT_ECCERRf 2893
#define FIFODMA_CH8_2BIT_ECCERRf 2894
#define FIFODMA_CH9_1BIT_ECCERRf 2895
#define FIFODMA_CH9_2BIT_ECCERRf 2896
#define FIFO_0_LEVELf 2897
#define FIFO_0_WATERMARKf 2898
#define FIFO_1_LEVELf 2899
#define FIFO_1_WATERMARKf 2900
#define FIFO_2_LEVELf 2901
#define FIFO_2_WATERMARKf 2902
#define FIFO_3_LEVELf 2903
#define FIFO_3_WATERMARKf 2904
#define FIFO_CH0_DMA_INTRf 2905
#define FIFO_CH10_DMA_INTRf 2906
#define FIFO_CH11_DMA_INTRf 2907
#define FIFO_CH1_DMA_INTRf 2908
#define FIFO_CH2_DMA_INTRf 2909
#define FIFO_CH3_DMA_INTRf 2910
#define FIFO_CH4_DMA_INTRf 2911
#define FIFO_CH5_DMA_INTRf 2912
#define FIFO_CH6_DMA_INTRf 2913
#define FIFO_CH7_DMA_INTRf 2914
#define FIFO_CH8_DMA_INTRf 2915
#define FIFO_CH9_DMA_INTRf 2916
#define FIFO_COUNTf 2917
#define FIFO_COUNT_SELf 2918
#define FIFO_COUNT_WATERMARKf 2919
#define FIFO_COUNT_WATERMARK_PORT0f 2920
#define FIFO_COUNT_WATERMARK_PORT1f 2921
#define FIFO_COUNT_WATERMARK_PORT2f 2922
#define FIFO_COUNT_WATERMARK_PORT3f 2923
#define FIFO_DATAf 2924
#define FIFO_EMPTYf 2925
#define FIFO_EMPTY_PORT0f 2926
#define FIFO_EMPTY_PORT1f 2927
#define FIFO_EMPTY_PORT2f 2928
#define FIFO_EMPTY_PORT3f 2929
#define FIFO_ENABLEf 2930
#define FIFO_FULLf 2931
#define FIFO_FULL_PORT0f 2932
#define FIFO_FULL_PORT1f 2933
#define FIFO_FULL_PORT2f 2934
#define FIFO_FULL_PORT3f 2935
#define FIFO_NOT_EMPTYf 2936
#define FIFO_OVERFLOWf 2937
#define FIFO_OVERRUN_ERRf 2938
#define FIFO_OVERRUN_ERR_PORT0f 2939
#define FIFO_OVERRUN_ERR_PORT1f 2940
#define FIFO_OVERRUN_ERR_PORT2f 2941
#define FIFO_OVERRUN_ERR_PORT3f 2942
#define FIFO_PARITY_ERRORf 2943
#define FIFO_RDPTRf 2944
#define FIFO_READf 2945
#define FIFO_RESETf 2946
#define FIFO_UNDERFLOWf 2947
#define FIFO_UNDERRUN_ERRf 2948
#define FIFO_UNDERRUN_ERR_PORT0f 2949
#define FIFO_UNDERRUN_ERR_PORT1f 2950
#define FIFO_UNDERRUN_ERR_PORT2f 2951
#define FIFO_UNDERRUN_ERR_PORT3f 2952
#define FIFO_WRPTRf 2953
#define FILTER_0_HASH_ROTRf 2954
#define FILTER_0_HASH_SELf 2955
#define FILTER_1_HASH_ROTRf 2956
#define FILTER_1_HASH_SELf 2957
#define FILTER_2_HASH_ROTRf 2958
#define FILTER_2_HASH_SELf 2959
#define FILTER_3_HASH_ROTRf 2960
#define FILTER_3_HASH_SELf 2961
#define FILTER_ENABLEf 2962
#define FIRSTf 2963
#define FIRSTPICKf 2964
#define FIRST_ERR_ADDRESSf 2965
#define FIRST_ERR_ADDRESS_HOST_MEMf 2966
#define FIRST_ERR_ADDRESS_OF_HOSTRD_MEMf 2967
#define FIRST_ERR_ADDR_OF_DATA_MEMf 2968
#define FIRST_ERR_ADDR_OF_LLIST_MEMf 2969
#define FIRST_INTERRUPT_IDf 2970
#define FIRST_OVERFLOW_COUNTER_IDf 2971
#define FIRST_OVERFLOW_PORT_IDf 2972
#define FIRST_UNDERFLOW_COUNTER_IDf 2973
#define FIRST_UNDERFLOW_PORT_IDf 2974
#define FIVE_CELL_CPU_SPACINGf 2975
#define FIXED_DATA0f 2976
#define FIXED_DATA1f 2977
#define FIXED_MODEf 2978
#define FLAGf 2979
#define FLAGS_MISMATCH_DROPf 2980
#define FLAG_ONf 2981
#define FLEX_COUNTERf 2982
#define FLEX_CTRf 2983
#define FLEX_CTR_ACTIONf 2984
#define FLEX_CTR_ACTION_0f 2985
#define FLEX_CTR_ACTION_1f 2986
#define FLEX_CTR_ACTION_2f 2987
#define FLEX_CTR_ACTION_3f 2988
#define FLEX_CTR_ACTION_ENf 2989
#define FLEX_CTR_ACTION_SELf 2990
#define FLEX_CTR_NULL_THRESHOLDf 2991
#define FLEX_CTR_OBJECTf 2992
#define FLEX_CTR_OBJ_BUS_CONTAINER_ID_ENf 2993
#define FLOWCONTROL_REQ_FULLf 2994
#define FLOWSET_ECC_ENf 2995
#define FLOWSET_EN_COR_ERR_RPTf 2996
#define FLOWSET_MEMBER_ECC_ENf 2997
#define FLOWSET_MEMBER_EN_COR_ERR_RPTf 2998
#define FLOWSET_TIMESTAMP_PAGE_ECC_ENf 2999
#define FLOWSET_TIMESTAMP_PAGE_EN_COR_ERR_RPTf 3000
#define FLOW_CONTROL_EVENTSf 3001
#define FLOW_COUNT_CLEARf 3002
#define FLOW_COUNT_ENf 3003
#define FLOW_LABELf 3004
#define FLOW_LABEL_SELf 3005
#define FLOW_SET_BASEf 3006
#define FLOW_SET_SIZEf 3007
#define FLUSHf 3008
#define FLUSHMODEf 3009
#define FLUSH_DESC_Qf 3010
#define FLUSH_DONEf 3011
#define FLUSH_EPINTFBUFf 3012
#define FLUSH_IP_INTF_BUFFERf 3013
#define FMT0f 3014
#define FMT1f 3015
#define FMT2f 3016
#define FMT3f 3017
#define FMT4f 3018
#define FMT5f 3019
#define FMT6f 3020
#define FMT7f 3021
#define FN0f 3022
#define FN1f 3023
#define FORCE_CELLQ_FL_INIT_DONEf 3024
#define FORCE_COSMASKf 3025
#define FORCE_DOUBLE_BIT_ERR_IN_CMD_MEMf 3026
#define FORCE_DOUBLE_BIT_ERR_IN_RESP_MEMf 3027
#define FORCE_ERRf 3028
#define FORCE_INIT_DONEf 3029
#define FORCE_ITS_SIGN_FROM_TSf 3030
#define FORCE_LINK_INTERRUPT_OSf 3031
#define FORCE_LOCAL_FAULT_OSf 3032
#define FORCE_PFC_XONf 3033
#define FORCE_PKTQ_FL_INIT_DONEf 3034
#define FORCE_REMOTE_FAULT_OSf 3035
#define FORCE_SINGLE_BIT_ERR_IN_CMD_MEMf 3036
#define FORCE_SINGLE_BIT_ERR_IN_RESP_MEMf 3037
#define FORCE_SLICE_ENf 3038
#define FORCE_STATIC_MH_PFMf 3039
#define FORCE_XOR_GENf 3040
#define FORWARDING_TYPEf 3041
#define FORWARDING_TYPE_MASKf 3042
#define FOUR_CELL_CPU_SPACINGf 3043
#define FP_REFRESH_ENABLEf 3044
#define FP_REFRESH_MODEf 3045
#define FRAGMENT_IDf 3046
#define FRAG_ID_MASKf 3047
#define FREE_BITMAPf 3048
#define FREE_BLOCKSf 3049
#define FREE_CB_PTR0f 3050
#define FREE_CB_PTR1f 3051
#define FREFEFF_INFOf 3052
#define FREQCOUNTER_PRESCALEf 3053
#define FREQCOUNTER_SOURCE_SELf 3054
#define FROM_REMOTE_CPU_ENf 3055
#define FSM_STATEf 3056
#define FULLf 3057
#define FULLSTATUSf 3058
#define FULL_KEYf 3059
#define FULL_MASKf 3060
#define FUNCTION_NUMf 3061
#define GEN_DCNf 3062
#define GLBCFG_INT_ENf 3063
#define GLBCFG_INT_SETf 3064
#define GLB_INT_STATf 3065
#define GLOBAL_MASKf 3066
#define GLOBAL_MASK_ENABLEf 3067
#define GMII_LPI_PREDICT_MODE_ENf 3068
#define GMII_LPI_PREDICT_THRESHOLDf 3069
#define GOOD_WAS_LOWf 3070
#define GP_PRB_OEf 3071
#define GREEN_SP0f 3072
#define GREEN_SP1f 3073
#define GREEN_SP2f 3074
#define GREEN_SP3f 3075
#define GREEN_TO_PID_SETf 3076
#define GREEN_TO_PID_SET_ENABLEf 3077
#define GRE_KEY_ENTROPY_SIZEf 3078
#define GRE_PROTOCOL_IOAMf 3079
#define GRE_PROTOCOL_IOAM_VALIDf 3080
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_ECC_ENf 3081
#define GROUP_ALT_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 3082
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_ECC_ENf 3083
#define GROUP_ALT_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 3084
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_ECC_ENf 3085
#define GROUP_ALT_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 3086
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_ECC_ENf 3087
#define GROUP_ALT_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 3088
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_ECC_ENf 3089
#define GROUP_ALT_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 3090
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 3091
#define GROUP_ALT_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 3092
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 3093
#define GROUP_ALT_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 3094
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 3095
#define GROUP_ALT_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 3096
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 3097
#define GROUP_ALT_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 3098
#define GROUP_MEMBERSHIP_ECC_ENf 3099
#define GROUP_MEMBERSHIP_EN_COR_ERR_RPTf 3100
#define GROUP_MEMBERSHIP_POINTERf 3101
#define GROUP_MONITOR_CONTROL_ECC_ENf 3102
#define GROUP_MONITOR_CONTROL_EN_COR_ERR_RPTf 3103
#define GROUP_NHI_MEMBERS_0_TO_12_ECC_ENf 3104
#define GROUP_NHI_MEMBERS_0_TO_12_EN_COR_ERR_RPTf 3105
#define GROUP_NHI_MEMBERS_13_TO_25_ECC_ENf 3106
#define GROUP_NHI_MEMBERS_13_TO_25_EN_COR_ERR_RPTf 3107
#define GROUP_NHI_MEMBERS_26_TO_38_ECC_ENf 3108
#define GROUP_NHI_MEMBERS_26_TO_38_EN_COR_ERR_RPTf 3109
#define GROUP_NHI_MEMBERS_39_TO_51_ECC_ENf 3110
#define GROUP_NHI_MEMBERS_39_TO_51_EN_COR_ERR_RPTf 3111
#define GROUP_NHI_MEMBERS_52_TO_63_ECC_ENf 3112
#define GROUP_NHI_MEMBERS_52_TO_63_EN_COR_ERR_RPTf 3113
#define GROUP_PORT_TO_MEMBERS_0_TO_15_ECC_ENf 3114
#define GROUP_PORT_TO_MEMBERS_0_TO_15_EN_COR_ERR_RPTf 3115
#define GROUP_PORT_TO_MEMBERS_16_TO_31_ECC_ENf 3116
#define GROUP_PORT_TO_MEMBERS_16_TO_31_EN_COR_ERR_RPTf 3117
#define GROUP_PORT_TO_MEMBERS_32_TO_47_ECC_ENf 3118
#define GROUP_PORT_TO_MEMBERS_32_TO_47_EN_COR_ERR_RPTf 3119
#define GROUP_PORT_TO_MEMBERS_48_TO_63_ECC_ENf 3120
#define GROUP_PORT_TO_MEMBERS_48_TO_63_EN_COR_ERR_RPTf 3121
#define GROUP_STATS_ECC_ENf 3122
#define GROUP_STATS_EN_COR_ERR_RPTf 3123
#define GSHv_GSH_BASE_HEADER_FIRST_2_BYTESf 3124
#define GSHv_GSH_BASE_HEADER_FIRST_2_BYTES_MASKf 3125
#define GSHv_GSH_BASE_HEADER_LAST_2_BYTESf 3126
#define GSHv_GSH_BASE_HEADER_LAST_2_BYTES_MASKf 3127
#define GSHv_GSH_BASE_UPDATE_ACTIONf 3128
#define GSH_ENCAPf 3129
#define GSH_ETHERTYPEf 3130
#define GSH_ETHERTYPE_MASKf 3131
#define GSH_TYPEf 3132
#define GSH_TYPE_MASKf 3133
#define GTP_ENABLEf 3134
#define GTP_HDR_FIRST_BYTEf 3135
#define GTP_HDR_FIRST_BYTE_MASKf 3136
#define HALTf 3137
#define HALTAf 3138
#define HALTEDf 3139
#define HARD_RST_Bf 3140
#define HASH_A0_FUNCTION_SELECTf 3141
#define HASH_A1_FUNCTION_SELECTf 3142
#define HASH_B0_FUNCTION_SELECTf 3143
#define HASH_B1_FUNCTION_SELECTf 3144
#define HASH_FIELD_BITMAP_PTR_Af 3145
#define HASH_FIELD_BITMAP_PTR_Bf 3146
#define HASH_LSB_OFFSETf 3147
#define HASH_MASK_1f 3148
#define HASH_MASK_2f 3149
#define HASH_OFFSET_DEDICATED_BANK_0f 3150
#define HASH_OFFSET_DEDICATED_BANK_1f 3151
#define HASH_OFFSET_DEDICATED_BANK_2f 3152
#define HASH_OFFSET_DEDICATED_BANK_3f 3153
#define HASH_PRE_PROCESSING_ENABLE_Af 3154
#define HASH_PRE_PROCESSING_ENABLE_Bf 3155
#define HASH_SEED_Af 3156
#define HASH_SEED_Bf 3157
#define HASH_TABLE_BANK_CONFIGf 3158
#define HASH_TABLE_TEST_MODEf 3159
#define HASH_VECTORf 3160
#define HDRM_POOL_CNTf 3161
#define HDRM_POOL_LIMIT_STATE_HPf 3162
#define HDR_CONST_PROFILE_IDXf 3163
#define HDR_FS_PROFILE_IDXf 3164
#define HDR_LENf 3165
#define HDR_MODEf 3166
#define HEAD0_CB_OFFSETf 3167
#define HEAD0_CB_PTRf 3168
#define HEAD1_CB_PTRf 3169
#define HEAD2_CB_PTRf 3170
#define HEAD3_CB_PTRf 3171
#define HEAD4_CB_PTRf 3172
#define HEADER_DETECTEDf 3173
#define HEADER_ENDIANESSf 3174
#define HEADROOM_POOL_TRIGGERf 3175
#define HEADROOM_POOL_TRIGGER_STATUSf 3176
#define HEAD_CQEB_ADDR_0f 3177
#define HEAD_CQEB_ADDR_1f 3178
#define HEAD_CQEB_ADDR_2f 3179
#define HEAD_CQEB_ADDR_3f 3180
#define HEAD_CQEB_ADDR_4f 3181
#define HEAD_CQEB_ADDR_5f 3182
#define HEAD_CQEB_ADDR_6f 3183
#define HEAD_CQEB_BITMAPf 3184
#define HEAD_CQE_INFO0f 3185
#define HEAD_CQE_INFO1f 3186
#define HEAD_CQE_INFO2f 3187
#define HEAD_CQE_INFO3f 3188
#define HEAD_CQE_INFO4f 3189
#define HEAD_EOP_BITMAPf 3190
#define HEAD_EOP_BMP_0f 3191
#define HEAD_EOP_BMP_1f 3192
#define HEAD_EOP_BMP_2f 3193
#define HEAD_EOP_BMP_3f 3194
#define HEAD_EOP_BMP_4f 3195
#define HEAD_EOP_BMP_5f 3196
#define HEAD_EOP_BMP_6f 3197
#define HEAD_IS_Af 3198
#define HEAD_IS_Bf 3199
#define HEAD_IS_Cf 3200
#define HEAD_IS_Df 3201
#define HEAD_IS_Ef 3202
#define HEAD_PARTIAL_EOP_BMP_0f 3203
#define HEAD_PARTIAL_EOP_BMP_1f 3204
#define HEAD_PARTIAL_EOP_BMP_2f 3205
#define HEAD_PARTIAL_EOP_BMP_3f 3206
#define HEAD_PARTIAL_EOP_BMP_4f 3207
#define HEAD_PARTIAL_NOT_EMPTYf 3208
#define HEAD_PARTIAL_READ_POINTERf 3209
#define HEAD_PARTIAL_WRITE_POINTERf 3210
#define HEAD_PTRf 3211
#define HEAD_PTR0f 3212
#define HEAD_PTR1f 3213
#define HEAD_PTR2f 3214
#define HEAD_VISIBILITY_NOT_EMPTYf 3215
#define HEAD_VISIBILITY_READ_POINTERf 3216
#define HEAD_VISIBILITY_WRITE_POINTERf 3217
#define HEOP_WRONG_HALFf 3218
#define HGf 3219
#define HG_SRC_REMOVAL_ENf 3220
#define HIEf 3221
#define HIERARCHICAL_ECMPv_O_NEXT_HOP_INDEX_0f 3222
#define HIERARCHICAL_ECMPv_O_NEXT_HOP_INDEX_1f 3223
#define HIERARCHICAL_ECMPv_U_ECMP_GROUP_0f 3224
#define HIERARCHICAL_ECMPv_U_ECMP_GROUP_1f 3225
#define HIERARCHICAL_ECMPv_U_NEXT_HOP_INDEX_0f 3226
#define HIERARCHICAL_ECMPv_U_NEXT_HOP_INDEX_1f 3227
#define HIERARCHICAL_ECMPv_U_NHI_OR_ECMP_GROUP_0f 3228
#define HIERARCHICAL_ECMPv_U_NHI_OR_ECMP_GROUP_1f 3229
#define HIERARCHICAL_WECMPv_O_NEXT_HOP_INDEX_Af 3230
#define HIERARCHICAL_WECMPv_O_NEXT_HOP_INDEX_Bf 3231
#define HIERARCHICAL_WECMPv_U_ECMP_GROUP_Af 3232
#define HIERARCHICAL_WECMPv_U_ECMP_GROUP_Bf 3233
#define HIERARCHICAL_WECMPv_U_NEXT_HOP_INDEX_Af 3234
#define HIERARCHICAL_WECMPv_U_NEXT_HOP_INDEX_Bf 3235
#define HIERARCHICAL_WECMPv_U_NHI_OR_ECMP_GROUP_Af 3236
#define HIERARCHICAL_WECMPv_U_NHI_OR_ECMP_GROUP_Bf 3237
#define HIERARCHICAL_WECMPv_WEIGHTf 3238
#define HIGHEST_NUMBER_OF_BLOCKS_USEDf 3239
#define HIGH_ACTIVITY_THf 3240
#define HIGH_PRIORITY_THRESHOLDf 3241
#define HIGH_THRESHOLDf 3242
#define HIGIG2_BC_BASE_OFFSETf 3243
#define HIGIG2_ECN_IN_CC_ENABLEf 3244
#define HIGIG2_IPMC_BASE_OFFSETf 3245
#define HIGIG2_L2MC_BASE_OFFSETf 3246
#define HIGIG2_MODEf 3247
#define HIGIG_HDR_0f 3248
#define HIGIG_HDR_0_HIf 3249
#define HIGIG_HDR_0_LOf 3250
#define HIGIG_HDR_1f 3251
#define HIGIG_HDR_1_HIf 3252
#define HIGIG_HDR_1_LOf 3253
#define HIGIG_MODEf 3254
#define HIST_1US_ENABLEf 3255
#define HITf 3256
#define HITDAf 3257
#define HITSAf 3258
#define HIT_ENTRY_INDEXf 3259
#define HIT_ENTRY_TABLEf 3260
#define HIT_ENTRY_WIDTHf 3261
#define HI_SER_ENABLEf 3262
#define HOLD_TO_BYP_CYCLEf 3263
#define HOL_LIMITf 3264
#define HONOR_PAUSE_FOR_E2Ef 3265
#define HOPLIMITf 3266
#define HOPLIMIT_COPYTO_CPUf 3267
#define HOSTMEMRD_ENDIANESSf 3268
#define HOSTMEMRD_ERRORf 3269
#define HOSTMEMWR_ENDIANESSf 3270
#define HOSTMEMWR_ERRORf 3271
#define HOSTMEM_OVERFLOWf 3272
#define HOSTMEM_TIMEOUTf 3273
#define HOST_COMPLETION_BUF_1BIT_ECCERRf 3274
#define HOST_COMPLETION_BUF_2BIT_ECCERRf 3275
#define HOST_NUM_ENTRIES_SELf 3276
#define HOTSWAP_CAUSEf 3277
#define HOTSWAP_ENABLED_ENf 3278
#define HOTSWAP_ENABLED_STATUSf 3279
#define HOTSWAP_SWFLUSHREQ_ENf 3280
#define HOTSWAP_SWFLUSHREQ_STATUSf 3281
#define HULL_MODE_ENABLEf 3282
#define HWMf 3283
#define HWMEMBASEf 3284
#define HWM_CORf 3285
#define HW_BISR_LOAD_ENf 3286
#define HW_CORf 3287
#define HW_CORRECTIONf 3288
#define HW_SEQ_RST_STATEf 3289
#define HW_SEQ_RST_STATUSf 3290
#define HW_SEQ_RST_TIME_SPACEf 3291
#define HW_SEQ_TSC_DISABLEf 3292
#define HW_SNAPSHOT_ENf 3293
#define HW_TRANSFORMED_KEYf 3294
#define HW_TRANSFORMED_KEY_RECORD_MODEf 3295
#define HW_UPDATE_ENf 3296
#define H_IP_ADDR_0f 3297
#define H_VRFf 3298
#define ICID_127_96f 3299
#define ICID_159_128f 3300
#define ICID_191_160f 3301
#define ICID_223_192f 3302
#define ICID_255_224f 3303
#define ICID_257_256f 3304
#define ICID_31_0f 3305
#define ICID_63_32f 3306
#define ICID_95_64f 3307
#define ICMP_FRAG_PKTS_ENABLEf 3308
#define ICMP_REDIRECT_TOCPUf 3309
#define ICMP_V4_PING_SIZE_ENABLEf 3310
#define ICMP_V6_PING_SIZE_ENABLEf 3311
#define IDf 3312
#define ID0_PEND_READ_RESP_COUNTf 3313
#define ID1_PEND_READ_RESP_COUNTf 3314
#define ID2_PEND_READ_RESP_COUNTf 3315
#define ID3_PEND_READ_RESP_COUNTf 3316
#define ID4_PEND_READ_RESP_COUNTf 3317
#define ID5_PEND_READ_RESP_COUNTf 3318
#define ID6_PEND_READ_RESP_COUNTf 3319
#define ID7_PEND_READ_RESP_COUNTf 3320
#define IDB_PORTf 3321
#define IDDQf 3322
#define IDLE_TIMEf 3323
#define IEEE_802_1AS_ENABLEf 3324
#define IEEE_802_1_Pf 3325
#define IEEE_802_1_PRI_MAP_ENABLEf 3326
#define IETR_CLK_GATING_ENf 3327
#define IFA_ENABLEf 3328
#define IFA_FLAGSf 3329
#define IFA_INIT_ENABLEf 3330
#define IFA_REQUEST_VECTORf 3331
#define IFP_ACTIONSv_CLASS_IDf 3332
#define IFP_ACTIONSv_L3_UC_DA_DISABLEf 3333
#define IFP_ACTIONSv_L3_UC_SA_DISABLEf 3334
#define IFP_ACTIONSv_L3_UC_TTL_DISABLEf 3335
#define IFP_ACTIONSv_L3_UC_VLAN_DISABLEf 3336
#define IFP_ACTIONSv_LOOPBACK_PROFILE_IDXf 3337
#define IFP_ACTIONSv_MAC_ADDRESSf 3338
#define IFP_AND_REDIRECTION_PROFILEf 3339
#define IFP_BUS_PARITY_1BIT_ERROR_REPORTf 3340
#define IFP_BUS_PARITY_ENf 3341
#define IFP_BUS_PARITY_FORCE_ERRORf 3342
#define IFP_DROP_VECTOR_MASK_0f 3343
#define IFP_DROP_VECTOR_MASK_1f 3344
#define IFP_DROP_VECTOR_MASK_2f 3345
#define IFP_DROP_VECTOR_MASK_3f 3346
#define IFP_EGRESS_PORT_CHECK_FOR_DROPf 3347
#define IFP_EGRESS_PORT_CHECK_FOR_REDIRECTf 3348
#define IFP_ISDW_HALF_DEPTH_SINGLE_WIDE_ENABLEf 3349
#define IFP_KEY_CONTROLf 3350
#define IFP_KEY_SEL_CLASS_IDf 3351
#define IFP_LTS_TMf 3352
#define IFP_MC_COSf 3353
#define IFP_MIRROR_ON_DROP_SETf 3354
#define IFP_MIRROR_ON_DROP_SET_ENABLEf 3355
#define IFP_MULTIPLE_MIRROR_DESTINATION_SETf 3356
#define IFP_MULTIPLE_MIRROR_DESTINATION_SET_ENABLEf 3357
#define IFP_OR_REDIRECTION_PROFILEf 3358
#define IFP_RANGE_CHECK_MASK_0f 3359
#define IFP_RANGE_CHECK_MASK_1f 3360
#define IFP_RANGE_CHECK_MASK_10f 3361
#define IFP_RANGE_CHECK_MASK_11f 3362
#define IFP_RANGE_CHECK_MASK_12f 3363
#define IFP_RANGE_CHECK_MASK_13f 3364
#define IFP_RANGE_CHECK_MASK_14f 3365
#define IFP_RANGE_CHECK_MASK_15f 3366
#define IFP_RANGE_CHECK_MASK_2f 3367
#define IFP_RANGE_CHECK_MASK_3f 3368
#define IFP_RANGE_CHECK_MASK_4f 3369
#define IFP_RANGE_CHECK_MASK_5f 3370
#define IFP_RANGE_CHECK_MASK_6f 3371
#define IFP_RANGE_CHECK_MASK_7f 3372
#define IFP_RANGE_CHECK_MASK_8f 3373
#define IFP_RANGE_CHECK_MASK_9f 3374
#define IFP_REFRESH_DISABLEf 3375
#define IFP_RQE_Q_NUMf 3376
#define IFP_SLICE_ENABLEf 3377
#define IFP_SLICE_LOOKUP_ENABLEf 3378
#define IFP_UC_COSf 3379
#define IFWD1_PASSTHRUf 3380
#define IFWD1_PASSTHRU_ECC_ENf 3381
#define IFWD1_PASSTHRU_FORCE_ERROR_B0f 3382
#define IFWD1_PASSTHRU_FORCE_ERROR_B1f 3383
#define IFWD1_PASSTHRU_FORCE_ERROR_B2f 3384
#define IFWD1_PASSTHRU_FORCE_ERROR_B3f 3385
#define IF_ECCP_INf 3386
#define IF_ECCP_OUTf 3387
#define IF_ECC_CORRECTEDf 3388
#define IF_ECC_CORRUPTf 3389
#define IF_ECC_DISABLEf 3390
#define IF_ECC_ERROR_ADDRf 3391
#define IF_ECC_ERROR_EVf 3392
#define IF_ECC_UNCORRECTABLEf 3393
#define IGMP_PKTS_UNICAST_IGNOREf 3394
#define IGMP_QUERY_FWD_ACTIONf 3395
#define IGMP_QUERY_TO_CPUf 3396
#define IGMP_REP_LEAVE_FWD_ACTIONf 3397
#define IGMP_REP_LEAVE_TO_CPUf 3398
#define IGMP_UNKNOWN_MSG_FWD_ACTIONf 3399
#define IGMP_UNKNOWN_MSG_TO_CPUf 3400
#define IGNORE_HG_HDR_DONOT_LEARNf 3401
#define IGNORE_HG_HDR_LAG_FAILOVERf 3402
#define IGNORE_HG_LAG_FAILOVERf 3403
#define IGNORE_SBUS_EARLYACKf 3404
#define ILLEGAL_MSIX_DB_ACCESS_ENf 3405
#define ILLEGAL_MSIX_DB_ACCESS_STATUSf 3406
#define ILLEGAL_MSI_REQ_ENf 3407
#define ILLEGAL_MSI_REQ_STATUSf 3408
#define INACTIVITY_DURATIONf 3409
#define INBAND_TELEMETRY_SETf 3410
#define INBAND_TELEMETRY_SET_ENABLEf 3411
#define INCOMING_IP_PROTOf 3412
#define INCREMENT_ECN_COUNTERf 3413
#define INCR_MODEf 3414
#define INCR_NOADDf 3415
#define INCR_SHIFTf 3416
#define INDEXf 3417
#define INFO_IDXf 3418
#define INFO_TBL_FAP_OVERFLOWf 3419
#define INFO_TBL_FAP_UNDERFLOWf 3420
#define INGRESS_COUNTER_UPDATE_VECTOR_127_96f 3421
#define INGRESS_COUNTER_UPDATE_VECTOR_31_0f 3422
#define INGRESS_COUNTER_UPDATE_VECTOR_63_32f 3423
#define INGRESS_COUNTER_UPDATE_VECTOR_95_64f 3424
#define ING_1588_INGRESS_CTRLf 3425
#define ING_1588_INGRESS_CTRL_ECC_ENf 3426
#define ING_DVP_2_1BIT_ERROR_REPORTf 3427
#define ING_DVP_2_ECC_ENf 3428
#define ING_EGRMSKBMAPf 3429
#define ING_L3_NEXT_HOPf 3430
#define ING_L3_NEXT_HOP_ECC_ENf 3431
#define ING_MIRROR_REASON_CODEf 3432
#define ING_MPLS_EXP_MAPPINGf 3433
#define ING_MPLS_EXP_MAPPING_ECC_ENf 3434
#define ING_OUTER_DOT1P_MAPPING_TABLEf 3435
#define ING_OUTER_DOT1P_MAPPING_TABLE_ECC_ENf 3436
#define ING_POOL_DROPf 3437
#define ING_PORT_BITMAPf 3438
#define ING_PORT_BITMAP_P0f 3439
#define ING_PORT_BITMAP_P1f 3440
#define ING_PORT_BITMAP_P2f 3441
#define ING_PORT_BITMAP_P3f 3442
#define ING_PORT_BITMAP_P4f 3443
#define ING_PORT_BITMAP_P5f 3444
#define ING_PORT_BITMAP_P6f 3445
#define ING_PORT_BITMAP_P7f 3446
#define ING_PORT_BMP_ENf 3447
#define ING_PORT_NOT_IN_ALLOWED_PORT_BITMAP_DROPf 3448
#define ING_PORT_NUMf 3449
#define ING_PORT_NUM_MASKf 3450
#define ING_VLAN_TAG_ACTION_PROFILE_ECC_ENf 3451
#define ING_VLAN_TAG_ACTION_PROFILE_EN_COR_ERR_RPTf 3452
#define INITf 3453
#define INIT_DONEf 3454
#define INIT_MEMf 3455
#define INIT_VALf 3456
#define INIT_VALUE_PFC0f 3457
#define INIT_VALUE_PFC1f 3458
#define INIT_VALUE_PFC2f 3459
#define INIT_VALUE_PFC3f 3460
#define INIT_VALUE_PFC4f 3461
#define INIT_VALUE_PFC5f 3462
#define INIT_VALUE_PFC6f 3463
#define INIT_VALUE_PFC7f 3464
#define INJECT_1BIT_ERRf 3465
#define INJECT_1BIT_ERR_HOST_MEMf 3466
#define INJECT_1BIT_ERR_IN_DATABUFf 3467
#define INJECT_1BIT_ERR_IN_DATA_MEMf 3468
#define INJECT_1BIT_ERR_IN_DMARDf 3469
#define INJECT_1BIT_ERR_IN_HOSTRD_MEMf 3470
#define INJECT_1BIT_ERR_IN_LLIST_MEMf 3471
#define INJECT_1BIT_ERR_IN_REPLY_MEMf 3472
#define INJECT_1BIT_ERR_IN_REQ_MEMf 3473
#define INJECT_2BITS_ERRf 3474
#define INJECT_2BITS_ERR_IN_REPLY_MEMf 3475
#define INJECT_2BITS_ERR_IN_REQ_MEMf 3476
#define INJECT_2BIT_ERR_HOST_MEMf 3477
#define INJECT_2BIT_ERR_IN_DATABUFf 3478
#define INJECT_2BIT_ERR_IN_DATA_MEMf 3479
#define INJECT_2BIT_ERR_IN_DMARDf 3480
#define INJECT_2BIT_ERR_IN_HOSTRD_MEMf 3481
#define INJECT_2BIT_ERR_IN_LLIST_MEMf 3482
#define INNER_ECNf 3483
#define INNER_IFA_BASE_FOUNDf 3484
#define INNER_IFA_BASE_FOUND_MASKf 3485
#define INNER_IP_TYPEf 3486
#define INNER_IP_TYPE_MASKf 3487
#define INNER_L2f 3488
#define INNER_L2_MASKf 3489
#define INNER_L2_OUTER_TPID_ENABLEf 3490
#define INNER_MAC_DA_PATTERNf 3491
#define INNER_MAC_IP_PREFIXf 3492
#define INNER_MAC_SA_PATTERNf 3493
#define INNER_TPID_ENABLEf 3494
#define INNER_VLAN_TAGf 3495
#define INNER_VLAN_TAG_ENABLEf 3496
#define INPPRI0_PGf 3497
#define INPPRI10_PGf 3498
#define INPPRI11_PGf 3499
#define INPPRI12_PGf 3500
#define INPPRI13_PGf 3501
#define INPPRI14_PGf 3502
#define INPPRI15_PGf 3503
#define INPPRI1_PGf 3504
#define INPPRI2_PGf 3505
#define INPPRI3_PGf 3506
#define INPPRI4_PGf 3507
#define INPPRI5_PGf 3508
#define INPPRI6_PGf 3509
#define INPPRI7_PGf 3510
#define INPPRI8_PGf 3511
#define INPPRI9_PGf 3512
#define INPPRI_PROFILE_SELf 3513
#define INPUT_PRIORITYf 3514
#define INPUT_PRI_TAGGEDf 3515
#define INPUT_PRI_UNTAGGEDf 3516
#define INPUT_THRESHOLD_BYPASSf 3517
#define INSERT_RX_TIMESTAMPf 3518
#define INSERT_TX_TIMESTAMPf 3519
#define INSTRUCTION_TYPEf 3520
#define INSTRUMENTATION_SETf 3521
#define INSTRUMENTATION_SET_ENABLEf 3522
#define INST_ITM_0_PORT_QSIZEf 3523
#define INST_ITM_1_PORT_QSIZEf 3524
#define INST_PORT_LOADINGf 3525
#define INTERVALf 3526
#define INTERVAL_MASK_SIZEf 3527
#define INTERVAL_SIZEf 3528
#define INTER_PKT_100G_MIN_SPACINGf 3529
#define INTER_PKT_200G_MIN_SPACINGf 3530
#define INTER_PKT_400G_MIN_SPACINGf 3531
#define INTER_PKT_50G_MIN_SPACINGf 3532
#define INTFI_INT_ENf 3533
#define INTFI_INT_SETf 3534
#define INTFI_INT_STATf 3535
#define INTRA_DELAYf 3536
#define INTR_0f 3537
#define INTR_1f 3538
#define INT_ACTION_PROFILE_IDXf 3539
#define INT_CLRf 3540
#define INT_CNf 3541
#define INT_CN_PROFILE_PTRf 3542
#define INT_CN_TO_EXP_MAPPING_PTRf 3543
#define INT_CN_TO_EXP_MAPPING_PTR_0f 3544
#define INT_CN_TO_EXP_MAPPING_PTR_1f 3545
#define INT_CN_TO_EXP_MAPPING_PTR_2f 3546
#define INT_CN_TO_EXP_MAPPING_PTR_3f 3547
#define INT_CN_TO_EXP_MAPPING_PTR_4f 3548
#define INT_CN_TO_EXP_MAPPING_PTR_5f 3549
#define INT_CN_TO_EXP_MAPPING_PTR_6f 3550
#define INT_CN_TO_EXP_MAPPING_PTR_7f 3551
#define INT_CN_TO_EXP_PRIORITYf 3552
#define INT_CN_TO_EXP_PRIORITY_0f 3553
#define INT_CN_TO_EXP_PRIORITY_1f 3554
#define INT_CN_TO_EXP_PRIORITY_2f 3555
#define INT_CN_TO_EXP_PRIORITY_3f 3556
#define INT_CN_TO_EXP_PRIORITY_4f 3557
#define INT_CN_TO_EXP_PRIORITY_5f 3558
#define INT_CN_TO_EXP_PRIORITY_6f 3559
#define INT_CN_TO_EXP_PRIORITY_7f 3560
#define INT_CN_VALIDf 3561
#define INT_CTRf 3562
#define INT_DEf 3563
#define INT_DP_REQUEST_VECTORf 3564
#define INT_EDGEf 3565
#define INT_ENABLEf 3566
#define INT_FLOW_CLASSf 3567
#define INT_INTR_P0_T0f 3568
#define INT_INTR_P0_T1f 3569
#define INT_INTR_P1_T0f 3570
#define INT_INTR_P1_T1f 3571
#define INT_INTR_P2_T0f 3572
#define INT_INTR_P2_T1f 3573
#define INT_INTR_P3_T0f 3574
#define INT_INTR_P3_T1f 3575
#define INT_MSKf 3576
#define INT_MSTATf 3577
#define INT_NON_MOR_HWMf 3578
#define INT_PKTf 3579
#define INT_PKT_MASKf 3580
#define INT_PRIf 3581
#define INT_PRI_BMP_ENf 3582
#define INT_REPORT_QUEUEf 3583
#define INT_REV_IDf 3584
#define INT_STATf 3585
#define INT_STAT0f 3586
#define INT_STAT0_REQf 3587
#define INT_STAT0_VALUEf 3588
#define INT_STAT0_VLDf 3589
#define INT_STAT1f 3590
#define INT_STAT1_REQf 3591
#define INT_STAT1_VALUEf 3592
#define INT_STAT1_VLDf 3593
#define INT_THRESHf 3594
#define INT_TYPEf 3595
#define INT_UDP_CHECKSUM_MODEf 3596
#define INVALID_DESTf 3597
#define INVALID_PKT_COUNTf 3598
#define INVALID_PTR_PIPE0f 3599
#define INVALID_PTR_PIPE1f 3600
#define INVALID_PTR_PIPE2f 3601
#define INVALID_PTR_PIPE3f 3602
#define INVALID_PTR_PIPE4f 3603
#define INVALID_PTR_PIPE5f 3604
#define INVALID_PTR_PIPE6f 3605
#define INVALID_PTR_PIPE7f 3606
#define INV_DST_PORT_D_DST_PORT_NUMf 3607
#define INV_DST_PORT_D_SRC_PORT_NUMf 3608
#define INV_DST_PORT_INTR_ENf 3609
#define INV_DST_PORT_INTR_OVRf 3610
#define INV_DST_PORT_INTR_STATf 3611
#define INV_SRC_PORT_D_SRC_PORT_NUMf 3612
#define INV_SRC_PORT_INTR_ENf 3613
#define INV_SRC_PORT_INTR_OVRf 3614
#define INV_SRC_PORT_INTR_STATf 3615
#define IN_PROGRESSf 3616
#define IOAM_ENABLEf 3617
#define IOAM_FLAGSf 3618
#define IOAM_INIT_ENABLEf 3619
#define IOAM_LOOPBACK_SIP_IPV4f 3620
#define IOAM_LOOPBACK_SIP_IPV6_LWRf 3621
#define IOAM_LOOPBACK_SIP_IPV6_UPRf 3622
#define IOAM_TRACE_TYPEf 3623
#define IOAM_TYPEf 3624
#define IP0f 3625
#define IP1f 3626
#define IP2f 3627
#define IP3f 3628
#define IP4f 3629
#define IPv_GRE_PAYLOAD_IPV4f 3630
#define IPv_GRE_PAYLOAD_IPV6f 3631
#define IPv_PAYLOAD_IPV4f 3632
#define IPv_PAYLOAD_IPV6f 3633
#define IPv_RESERVEDf 3634
#define IPv_SUB_TUNNEL_TYPEf 3635
#define IPv_TUNNEL_TYPEf 3636
#define IPv_USE_OUTER_HDR_DSCPf 3637
#define IPBMf 3638
#define IPBM_INDEXf 3639
#define IPBM_MASKf 3640
#define IPBM_PRESENTf 3641
#define IPBM_SOURCEf 3642
#define IPFIX_VERSIONf 3643
#define IPG_SIZEf 3644
#define IPHDR_ERROR_L3_LOOKUP_ENABLEf 3645
#define IPINIP_OFFSETf 3646
#define IPMCERR_TOCPUf 3647
#define IPMCPORTMISS_TOCPUf 3648
#define IPMCV4_ENABLEf 3649
#define IPMCV4_L2_ENABLEf 3650
#define IPMCV6_ENABLEf 3651
#define IPMCV6_L2_ENABLEf 3652
#define IPMC_DO_VLANf 3653
#define IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 3654
#define IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 3655
#define IPMC_IND_MODEf 3656
#define IPMC_L3_IIFf 3657
#define IPMC_MISS_AS_L2MCf 3658
#define IPMC_ROUTE_SAME_VLANf 3659
#define IPMC_TTL1_ERR_TOCPUf 3660
#define IPMC_TTL_ERR_TOCPUf 3661
#define IPMC_TTL_ZERO_ONE_ADD_L3_BITMAPf 3662
#define IPOSTf 3663
#define IPROC_PLL_GF_BYP_DEBUG_STATUSf 3664
#define IPROC_PLL_LOCKf 3665
#define IPROC_RESET_Nf 3666
#define IPR_PLL_CTRL5_RESERVEDf 3667
#define IPSEC_HASH_SELECT_Af 3668
#define IPSEC_HASH_SELECT_Bf 3669
#define IPV4f 3670
#define IPV4v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 3671
#define IPV4v_BFD_ENABLEf 3672
#define IPV4v_DATA_1f 3673
#define IPV4v_DIPf 3674
#define IPV4v_DONOT_CHANGE_INNER_HDR_DSCPf 3675
#define IPV4v_FLEX_CTR_ACTIONf 3676
#define IPV4v_FLEX_CTR_OBJECTf 3677
#define IPV4v_GRE_PAYLOAD_IPV4f 3678
#define IPV4v_GRE_PAYLOAD_IPV6f 3679
#define IPV4v_IINTFf 3680
#define IPV4v_IP_ADDRf 3681
#define IPV4v_KEY_0f 3682
#define IPV4v_L3_IIFf 3683
#define IPV4v_PAYLOAD_IPV4f 3684
#define IPV4v_PAYLOAD_IPV6f 3685
#define IPV4v_PROTOCOLf 3686
#define IPV4v_RESERVED_0f 3687
#define IPV4v_RESERVED_1f 3688
#define IPV4v_RESERVED_KEY_PADDINGf 3689
#define IPV4v_SIPf 3690
#define IPV4v_SUB_TUNNEL_TYPEf 3691
#define IPV4v_TUNNEL_CLASS_IDf 3692
#define IPV4v_TUNNEL_TYPEf 3693
#define IPV4v_USE_OUTER_HDR_DSCPf 3694
#define IPV4v_USE_OUTER_HDR_TTLf 3695
#define IPV4L3_ENABLEf 3696
#define IPV4_DEST_0f 3697
#define IPV4_DEST_1f 3698
#define IPV4_DEST_SELf 3699
#define IPV4_DF_SELf 3700
#define IPV4_FIELD_BITMAP_Af 3701
#define IPV4_FIELD_BITMAP_Bf 3702
#define IPV4_FIRST_FRAG_CHECK_ENABLEf 3703
#define IPV4_MC_MACDA_CHECK_ENABLEf 3704
#define IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf 3705
#define IPV4_MC_ROUTER_ADV_PKT_TO_CPUf 3706
#define IPV4_MULTICAST_TERMINATION_ALLOWEDf 3707
#define IPV4_OTHER_ENf 3708
#define IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf 3709
#define IPV4_RESVD_MC_PKT_FWD_ACTIONf 3710
#define IPV4_RESVD_MC_PKT_TO_CPUf 3711
#define IPV4_TCP_ENf 3712
#define IPV4_TCP_UDP_FIELD_BITMAP_Af 3713
#define IPV4_TCP_UDP_FIELD_BITMAP_Bf 3714
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 3715
#define IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 3716
#define IPV4_TERMINATION_ALLOWEDf 3717
#define IPV4_UDP_ENf 3718
#define IPV6f 3719
#define IPV6v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 3720
#define IPV6v_BFD_ENABLEf 3721
#define IPV6v_DATA_3f 3722
#define IPV6v_DIP_LWR_90f 3723
#define IPV6v_DIP_UPR_38f 3724
#define IPV6v_DONOT_CHANGE_INNER_HDR_DSCPf 3725
#define IPV6v_FLEX_CTR_ACTIONf 3726
#define IPV6v_FLEX_CTR_OBJECTf 3727
#define IPV6v_GRE_PAYLOAD_IPV4f 3728
#define IPV6v_GRE_PAYLOAD_IPV6f 3729
#define IPV6v_IINTFf 3730
#define IPV6v_KEY_0f 3731
#define IPV6v_KEY_1f 3732
#define IPV6v_KEY_2f 3733
#define IPV6v_L3_IIFf 3734
#define IPV6v_PAYLOAD_IPV4f 3735
#define IPV6v_PAYLOAD_IPV6f 3736
#define IPV6v_PROTOCOLf 3737
#define IPV6v_RESERVED_2f 3738
#define IPV6v_RESERVED_3f 3739
#define IPV6v_RESERVED_KEY_PADDING_0f 3740
#define IPV6v_RESERVED_KEY_PADDING_1f 3741
#define IPV6v_SIP_LWR_90f 3742
#define IPV6v_SIP_UPR_38f 3743
#define IPV6v_SUB_TUNNEL_TYPEf 3744
#define IPV6v_TUNNEL_CLASS_IDf 3745
#define IPV6v_TUNNEL_TYPEf 3746
#define IPV6v_USE_OUTER_HDR_DSCPf 3747
#define IPV6v_USE_OUTER_HDR_TTLf 3748
#define IPV6L3_ENABLEf 3749
#define IPV6_ADDRESS_PREFIXf 3750
#define IPV6_COLLAPSED_ADDR_SELECT_Af 3751
#define IPV6_COLLAPSED_ADDR_SELECT_Bf 3752
#define IPV6_DESTf 3753
#define IPV6_DF_SELf 3754
#define IPV6_FIELD_BITMAP_Af 3755
#define IPV6_FIELD_BITMAP_Bf 3756
#define IPV6_MC_MACDA_CHECK_ENABLEf 3757
#define IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf 3758
#define IPV6_MC_ROUTER_ADV_PKT_TO_CPUf 3759
#define IPV6_MIN_FRAG_SIZE_ENABLEf 3760
#define IPV6_MULTICAST_TERMINATION_ALLOWEDf 3761
#define IPV6_NEXT_HEADER_0f 3762
#define IPV6_NEXT_HEADER_0_OFFSETf 3763
#define IPV6_NEXT_HEADER_1f 3764
#define IPV6_NEXT_HEADER_1_OFFSETf 3765
#define IPV6_NEXT_HEADER_2f 3766
#define IPV6_NEXT_HEADER_2_OFFSETf 3767
#define IPV6_OTHER_ENf 3768
#define IPV6_PREFIXf 3769
#define IPV6_RESERVED_MC_ADDR_MLD_ENABLEf 3770
#define IPV6_RESVD_MC_PKT_FWD_ACTIONf 3771
#define IPV6_RESVD_MC_PKT_TO_CPUf 3772
#define IPV6_ROUTING_HEADER_TYPE_0_DROPf 3773
#define IPV6_SIP_AND_DIP_LINK_LOCAL_DO_NOT_DROPf 3774
#define IPV6_SIP_LINK_LOCAL_DROPf 3775
#define IPV6_TCP_ENf 3776
#define IPV6_TCP_UDP_FIELD_BITMAP_Af 3777
#define IPV6_TCP_UDP_FIELD_BITMAP_Bf 3778
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af 3779
#define IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf 3780
#define IPV6_TERMINATION_ALLOWEDf 3781
#define IPV6_UDP_ENf 3782
#define IP_2_EP_LOOPBACK_ENABLEf 3783
#define IP_ADDRf 3784
#define IP_ADDR_0f 3785
#define IP_ADDR_1f 3786
#define IP_ADDR_2f 3787
#define IP_DROPf 3788
#define IP_ECN_TO_EXP_MAPPING_PTRf 3789
#define IP_ECN_TO_EXP_MAPPING_PTR_0f 3790
#define IP_ECN_TO_EXP_MAPPING_PTR_1f 3791
#define IP_ECN_TO_EXP_MAPPING_PTR_2f 3792
#define IP_ECN_TO_EXP_MAPPING_PTR_3f 3793
#define IP_ECN_TO_EXP_MAPPING_PTR_4f 3794
#define IP_ECN_TO_EXP_MAPPING_PTR_5f 3795
#define IP_ECN_TO_EXP_MAPPING_PTR_6f 3796
#define IP_ECN_TO_EXP_MAPPING_PTR_7f 3797
#define IP_ECN_TO_EXP_PRIORITYf 3798
#define IP_ECN_TO_EXP_PRIORITY_0f 3799
#define IP_ECN_TO_EXP_PRIORITY_1f 3800
#define IP_ECN_TO_EXP_PRIORITY_2f 3801
#define IP_ECN_TO_EXP_PRIORITY_3f 3802
#define IP_ECN_TO_EXP_PRIORITY_4f 3803
#define IP_ECN_TO_EXP_PRIORITY_5f 3804
#define IP_ECN_TO_EXP_PRIORITY_6f 3805
#define IP_ECN_TO_EXP_PRIORITY_7f 3806
#define IP_FIRST_FRAG_CHECK_ENABLEf 3807
#define IP_FLAGSf 3808
#define IP_HDR_TTLf 3809
#define IP_INTERFACE_HEADER_ENDIANESSf 3810
#define IP_INTERFACE_PAYLOAD_ENDIANESSf 3811
#define IP_INTF_CREDITSf 3812
#define IP_OPTION_CONTROL_PROFILE_TABLEf 3813
#define IP_OPTION_CONTROL_PROFILE_TABLE_ECC_ENf 3814
#define IP_OPTION_PROFILE_INDEXf 3815
#define IP_PROTf 3816
#define IP_PROTOCOL_0f 3817
#define IP_PROTOCOL_0_OFFSETf 3818
#define IP_PROTOCOL_1f 3819
#define IP_PROTOCOL_1_OFFSETf 3820
#define IP_PROTOCOL_2f 3821
#define IP_PROTOCOL_2_OFFSETf 3822
#define IP_PROTO_IFAf 3823
#define IP_PROTO_IFA_VALIDf 3824
#define IP_SPID_OVERRIDEf 3825
#define IP_TCP_FLAGSf 3826
#define IROSC_ENf 3827
#define IROSC_SELf 3828
#define IRQLATENCYf 3829
#define IRQ_ENf 3830
#define ISDW_ENABLEf 3831
#define ISO_INOUT_AONf 3832
#define ISSUED_CREDITSf 3833
#define ISTRUNKf 3834
#define ISWf 3835
#define IS_S2_STANDBY_STATUSf 3836
#define ITM0f 3837
#define ITM0_CREDITf 3838
#define ITM1f 3839
#define ITM1_CREDITf 3840
#define ITMCFG0_INT_ENf 3841
#define ITMCFG0_INT_SETf 3842
#define ITMCFG0_INT_STATf 3843
#define ITMCFG1_INT_ENf 3844
#define ITMCFG1_INT_SETf 3845
#define ITMCFG1_INT_STATf 3846
#define ITM_0_QUALITYf 3847
#define ITM_1_QUALITYf 3848
#define ITM_PORT_QSIZE_THRESHOLDf 3849
#define ITM_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 3850
#define ITM_PORT_QSIZE_WEIGHTf 3851
#define ITM_SEQN_WATCHDOG_VALUEf 3852
#define ITREORDER_LIMITf 3853
#define ITSEQNf 3854
#define ITU_MODE_SELf 3855
#define KEYf 3856
#define KEY0f 3857
#define KEY0_COMP_V4_KEYf 3858
#define KEY0_COMP_V4_KEY_IP_ADDRf 3859
#define KEY0_COMP_V4_KEY_IP_FLAGSf 3860
#define KEY0_COMP_V4_KEY_IP_PROTf 3861
#define KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 3862
#define KEY0_COMP_V4_KEY_L4_PORTf 3863
#define KEY0_COMP_V4_KEY_MAC_LWRf 3864
#define KEY0_COMP_V4_KEY_MAC_UPRf 3865
#define KEY0_COMP_V4_KEY_RSV0f 3866
#define KEY0_COMP_V4_KEY_RSV1f 3867
#define KEY0_COMP_V4_KEY_VRF_LWRf 3868
#define KEY0_COMP_V4_KEY_VRF_UPRf 3869
#define KEY0_COMP_V6_KEYf 3870
#define KEY0_COMP_V6_KEY_IP_ADDR_0f 3871
#define KEY0_COMP_V6_KEY_IP_ADDR_1f 3872
#define KEY0_COMP_V6_KEY_IP_ADDR_2f 3873
#define KEY0_COMP_V6_KEY_IP_PROTf 3874
#define KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 3875
#define KEY0_COMP_V6_KEY_L4_PORTf 3876
#define KEY0_COMP_V6_KEY_RSVf 3877
#define KEY0_COMP_V6_KEY_VRFf 3878
#define KEY0_IP_ADDRf 3879
#define KEY0_KEYf 3880
#define KEY0_KEY_MODEf 3881
#define KEY0_KEY_TYPEf 3882
#define KEY0_L3MC_V4_KEYf 3883
#define KEY0_L3MC_V4_KEY_DIPf 3884
#define KEY0_L3MC_V4_KEY_L3_IIFf 3885
#define KEY0_L3MC_V4_KEY_RSV0f 3886
#define KEY0_L3MC_V4_KEY_SIP_0f 3887
#define KEY0_L3MC_V4_KEY_SIP_1f 3888
#define KEY0_L3MC_V4_KEY_VRFf 3889
#define KEY0_L3MC_V6_KEYf 3890
#define KEY0_L3MC_V6_KEY_DIP_0f 3891
#define KEY0_L3MC_V6_KEY_DIP_1f 3892
#define KEY0_L3MC_V6_KEY_DIP_2f 3893
#define KEY0_L3MC_V6_KEY_L3_IIFf 3894
#define KEY0_L3MC_V6_KEY_RSVf 3895
#define KEY0_L3MC_V6_KEY_SIP_0f 3896
#define KEY0_L3MC_V6_KEY_SIP_1f 3897
#define KEY0_L3MC_V6_KEY_VRFf 3898
#define KEY0_LPM_V4_KEYf 3899
#define KEY0_LPM_V4_KEY_IP_ADDRf 3900
#define KEY0_LPM_V4_KEY_RSVf 3901
#define KEY0_LPM_V4_KEY_VRFf 3902
#define KEY0_LPM_V6_KEYf 3903
#define KEY0_LPM_V6_KEY_D_IP_ADDR_0f 3904
#define KEY0_LPM_V6_KEY_D_IP_ADDR_1f 3905
#define KEY0_LPM_V6_KEY_D_IP_ADDR_2f 3906
#define KEY0_LPM_V6_KEY_D_IP_ADDR_3f 3907
#define KEY0_LPM_V6_KEY_D_RSVf 3908
#define KEY0_LPM_V6_KEY_D_RSV_0f 3909
#define KEY0_LPM_V6_KEY_D_RSV_1f 3910
#define KEY0_LPM_V6_KEY_D_RSV_2f 3911
#define KEY0_LPM_V6_KEY_D_VRFf 3912
#define KEY0_LPM_V6_KEY_H_IP_ADDR_0f 3913
#define KEY0_LPM_V6_KEY_H_VRFf 3914
#define KEY0_LPM_V6_KEY_S_IP_ADDR_0f 3915
#define KEY0_LPM_V6_KEY_S_IP_ADDR_1f 3916
#define KEY0_LPM_V6_KEY_S_RSV_0f 3917
#define KEY0_LPM_V6_KEY_S_VRFf 3918
#define KEY0_LWRf 3919
#define KEY0_PROTOCOLf 3920
#define KEY0_UPRf 3921
#define KEY0_V4_DIPf 3922
#define KEY0_V4_SIPf 3923
#define KEY0_VIDf 3924
#define KEY0_VID_HALFf 3925
#define KEY1f 3926
#define KEY1_COMP_V4_KEYf 3927
#define KEY1_COMP_V4_KEY_IP_ADDRf 3928
#define KEY1_COMP_V4_KEY_IP_FLAGSf 3929
#define KEY1_COMP_V4_KEY_IP_PROTf 3930
#define KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 3931
#define KEY1_COMP_V4_KEY_L4_PORTf 3932
#define KEY1_COMP_V4_KEY_MAC_LWRf 3933
#define KEY1_COMP_V4_KEY_MAC_UPRf 3934
#define KEY1_COMP_V4_KEY_RSV0f 3935
#define KEY1_COMP_V4_KEY_RSV1f 3936
#define KEY1_COMP_V4_KEY_VRF_LWRf 3937
#define KEY1_COMP_V4_KEY_VRF_UPRf 3938
#define KEY1_COMP_V6_KEYf 3939
#define KEY1_COMP_V6_KEY_IP_ADDR_0f 3940
#define KEY1_COMP_V6_KEY_IP_ADDR_1f 3941
#define KEY1_COMP_V6_KEY_IP_ADDR_2f 3942
#define KEY1_COMP_V6_KEY_IP_PROTf 3943
#define KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 3944
#define KEY1_COMP_V6_KEY_L4_PORTf 3945
#define KEY1_COMP_V6_KEY_RSVf 3946
#define KEY1_COMP_V6_KEY_VRFf 3947
#define KEY1_IP_ADDRf 3948
#define KEY1_KEYf 3949
#define KEY1_KEY_MODEf 3950
#define KEY1_KEY_TYPEf 3951
#define KEY1_L3MC_V4_KEYf 3952
#define KEY1_L3MC_V4_KEY_DIPf 3953
#define KEY1_L3MC_V4_KEY_L3_IIFf 3954
#define KEY1_L3MC_V4_KEY_RSV0f 3955
#define KEY1_L3MC_V4_KEY_SIP_0f 3956
#define KEY1_L3MC_V4_KEY_SIP_1f 3957
#define KEY1_L3MC_V4_KEY_VRFf 3958
#define KEY1_L3MC_V6_KEYf 3959
#define KEY1_L3MC_V6_KEY_DIP_0f 3960
#define KEY1_L3MC_V6_KEY_DIP_1f 3961
#define KEY1_L3MC_V6_KEY_DIP_2f 3962
#define KEY1_L3MC_V6_KEY_L3_IIFf 3963
#define KEY1_L3MC_V6_KEY_RSVf 3964
#define KEY1_L3MC_V6_KEY_SIP_0f 3965
#define KEY1_L3MC_V6_KEY_SIP_1f 3966
#define KEY1_L3MC_V6_KEY_VRFf 3967
#define KEY1_LPM_V4_KEYf 3968
#define KEY1_LPM_V4_KEY_IP_ADDRf 3969
#define KEY1_LPM_V4_KEY_RSVf 3970
#define KEY1_LPM_V4_KEY_VRFf 3971
#define KEY1_LPM_V6_KEYf 3972
#define KEY1_LPM_V6_KEY_D_IP_ADDR_0f 3973
#define KEY1_LPM_V6_KEY_D_IP_ADDR_1f 3974
#define KEY1_LPM_V6_KEY_D_IP_ADDR_2f 3975
#define KEY1_LPM_V6_KEY_D_IP_ADDR_3f 3976
#define KEY1_LPM_V6_KEY_D_RSVf 3977
#define KEY1_LPM_V6_KEY_D_RSV_0f 3978
#define KEY1_LPM_V6_KEY_D_RSV_1f 3979
#define KEY1_LPM_V6_KEY_D_RSV_2f 3980
#define KEY1_LPM_V6_KEY_D_VRFf 3981
#define KEY1_LPM_V6_KEY_H_IP_ADDR_0f 3982
#define KEY1_LPM_V6_KEY_H_VRFf 3983
#define KEY1_LPM_V6_KEY_S_IP_ADDR_0f 3984
#define KEY1_LPM_V6_KEY_S_IP_ADDR_1f 3985
#define KEY1_LPM_V6_KEY_S_RSV_0f 3986
#define KEY1_LPM_V6_KEY_S_VRFf 3987
#define KEY1_LWRf 3988
#define KEY1_PROTOCOLf 3989
#define KEY1_UPRf 3990
#define KEY1_V4_DIPf 3991
#define KEY1_V4_SIPf 3992
#define KEY1_VIDf 3993
#define KEY1_VID_HALFf 3994
#define KEYSf 3995
#define KEY_ATTRIBUTES_BUCKET_MODEf 3996
#define KEY_ATTRIBUTES_DATA_BASE_WIDTHf 3997
#define KEY_ATTRIBUTES_HASH_LSB_OFFSETf 3998
#define KEY_ATTRIBUTES_KEY_BASE_WIDTHf 3999
#define KEY_ATTRIBUTES_KEY_WIDTHf 4000
#define KEY_BASE_WIDTHf 4001
#define KEY_GEN_PROGRAM_PROFILE_INDEXf 4002
#define KEY_MASKf 4003
#define KEY_MODEf 4004
#define KEY_TYPEf 4005
#define KEY_TYPE_0f 4006
#define KEY_TYPE_1f 4007
#define KEY_TYPE_2f 4008
#define KEY_TYPE_3f 4009
#define KEY_TYPE_MASKf 4010
#define KEY_WIDTHf 4011
#define KIf 4012
#define KNOWN_MCAST_BLOCK_MASKf 4013
#define KNOWN_MCAST_MASK_SELf 4014
#define KPf 4015
#define KSHIFTf 4016
#define L0_MINBW_FLAGf 4017
#define L1_A_E4_SEL_0f 4018
#define L1_A_E4_SEL_1f 4019
#define L1_A_E4_SEL_2f 4020
#define L1_A_E4_SEL_3f 4021
#define L1_A_E4_SEL_4f 4022
#define L1_A_E4_SEL_5f 4023
#define L1_A_E4_SEL_6f 4024
#define L1_A_E4_SEL_7f 4025
#define L1_A_E4_SEL_8f 4026
#define L1_A_E4_SEL_9f 4027
#define L1_A_E8_SEL_0f 4028
#define L1_A_E8_SEL_1f 4029
#define L1_A_E8_SEL_2f 4030
#define L1_A_E8_SEL_3f 4031
#define L1_A_E8_SEL_4f 4032
#define L1_A_E8_SEL_5f 4033
#define L1_B_E16_SEL_0f 4034
#define L1_B_E16_SEL_1f 4035
#define L1_B_E16_SEL_2f 4036
#define L1_B_E16_SEL_3f 4037
#define L1_B_E16_SEL_4f 4038
#define L1_B_E32_SEL_0f 4039
#define L1_B_E32_SEL_1f 4040
#define L1_C_E16_SEL_0f 4041
#define L1_C_E16_SEL_1f 4042
#define L1_C_E16_SEL_2f 4043
#define L1_C_E16_SEL_3f 4044
#define L1_C_E16_SEL_4f 4045
#define L1_C_E32_SEL_0f 4046
#define L1_C_E32_SEL_1f 4047
#define L1_ISDW_E16_SEL_0f 4048
#define L1_ISDW_E16_SEL_1f 4049
#define L1_ISDW_E16_SEL_2f 4050
#define L1_ISDW_E16_SEL_3f 4051
#define L1_ISDW_E16_SEL_4f 4052
#define L1_ISDW_E16_SEL_5f 4053
#define L1_ISDW_E16_SEL_6f 4054
#define L1_ISDW_E16_SEL_7f 4055
#define L1_ISDW_E16_SEL_8f 4056
#define L1_ISDW_E16_SEL_9f 4057
#define L1_MINBW_FLAGf 4058
#define L1_RCVD_BKUP_FREQ_SELf 4059
#define L1_RCVD_BKUP_PORT_SELf 4060
#define L1_RCVD_CLK_BKUP_RSTNf 4061
#define L1_RCVD_CLK_RSTNf 4062
#define L1_RCVD_FREQ_SELf 4063
#define L1_RCVD_PORT_SELf 4064
#define L1_RCVD_SW_OVWR_BKUP_VALIDf 4065
#define L1_RCVD_SW_OVWR_ENf 4066
#define L1_RCVD_SW_OVWR_VALIDf 4067
#define L1_TO_L0_MAPf 4068
#define L1_TO_L0_MAPPINGf 4069
#define L2v_ASSOCIATED_DATAf 4070
#define L2v_ASSOCIATED_DATA_0f 4071
#define L2v_ASSOCIATED_DATA_1f 4072
#define L2v_ASSOCIATED_DATA_2f 4073
#define L2v_ASSOCIATED_DATA_3f 4074
#define L2v_CLASS_IDf 4075
#define L2v_CLASS_ID_0f 4076
#define L2v_CLASS_ID_1f 4077
#define L2v_CLASS_ID_2f 4078
#define L2v_CLASS_ID_3f 4079
#define L2v_CPUf 4080
#define L2v_CPU_0f 4081
#define L2v_CPU_1f 4082
#define L2v_CPU_2f 4083
#define L2v_CPU_3f 4084
#define L2v_DATAf 4085
#define L2v_DATA_0f 4086
#define L2v_DATA_1f 4087
#define L2v_DATA_2f 4088
#define L2v_DATA_3f 4089
#define L2v_DESTINATIONf 4090
#define L2v_DESTINATION_0f 4091
#define L2v_DESTINATION_1f 4092
#define L2v_DESTINATION_2f 4093
#define L2v_DESTINATION_3f 4094
#define L2v_DEST_TYPEf 4095
#define L2v_DEST_TYPE_0f 4096
#define L2v_DEST_TYPE_1f 4097
#define L2v_DEST_TYPE_2f 4098
#define L2v_DEST_TYPE_3f 4099
#define L2v_DST_DISCARDf 4100
#define L2v_DST_DISCARD_0f 4101
#define L2v_DST_DISCARD_1f 4102
#define L2v_DST_DISCARD_2f 4103
#define L2v_DST_DISCARD_3f 4104
#define L2v_DVPf 4105
#define L2v_DVP_0f 4106
#define L2v_DVP_1f 4107
#define L2v_DVP_2f 4108
#define L2v_DVP_3f 4109
#define L2v_KEY_0f 4110
#define L2v_KEY_0_0f 4111
#define L2v_KEY_0_1f 4112
#define L2v_KEY_0_2f 4113
#define L2v_KEY_0_3f 4114
#define L2v_MAC_ADDRf 4115
#define L2v_MAC_ADDR_0f 4116
#define L2v_MAC_ADDR_1f 4117
#define L2v_MAC_ADDR_2f 4118
#define L2v_MAC_ADDR_3f 4119
#define L2v_MAC_BLOCK_INDEXf 4120
#define L2v_MAC_BLOCK_INDEX_0f 4121
#define L2v_MAC_BLOCK_INDEX_1f 4122
#define L2v_MAC_BLOCK_INDEX_2f 4123
#define L2v_MAC_BLOCK_INDEX_3f 4124
#define L2v_PENDINGf 4125
#define L2v_PENDING_0f 4126
#define L2v_PENDING_1f 4127
#define L2v_PENDING_2f 4128
#define L2v_PENDING_3f 4129
#define L2v_PRIf 4130
#define L2v_PRI_0f 4131
#define L2v_PRI_1f 4132
#define L2v_PRI_2f 4133
#define L2v_PRI_3f 4134
#define L2v_RESERVEDf 4135
#define L2v_RESERVED_1f 4136
#define L2v_RESERVED_1_0f 4137
#define L2v_RESERVED_1_1f 4138
#define L2v_RESERVED_1_2f 4139
#define L2v_RESERVED_1_3f 4140
#define L2v_RESERVED_KEY_PADDINGf 4141
#define L2v_RESERVED_KEY_PADDING_0f 4142
#define L2v_RESERVED_KEY_PADDING_1f 4143
#define L2v_RESERVED_KEY_PADDING_2f 4144
#define L2v_RESERVED_KEY_PADDING_3f 4145
#define L2v_RPEf 4146
#define L2v_RPE_0f 4147
#define L2v_RPE_1f 4148
#define L2v_RPE_2f 4149
#define L2v_RPE_3f 4150
#define L2v_SCPf 4151
#define L2v_SCP_0f 4152
#define L2v_SCP_1f 4153
#define L2v_SCP_2f 4154
#define L2v_SCP_3f 4155
#define L2v_SRC_DISCARDf 4156
#define L2v_SRC_DISCARD_0f 4157
#define L2v_SRC_DISCARD_1f 4158
#define L2v_SRC_DISCARD_2f 4159
#define L2v_SRC_DISCARD_3f 4160
#define L2v_STATIC_BITf 4161
#define L2v_STATIC_BIT_0f 4162
#define L2v_STATIC_BIT_1f 4163
#define L2v_STATIC_BIT_2f 4164
#define L2v_STATIC_BIT_3f 4165
#define L2v_VFIf 4166
#define L2v_VFI_0f 4167
#define L2v_VFI_1f 4168
#define L2v_VFI_2f 4169
#define L2v_VFI_3f 4170
#define L2DH_ENf 4171
#define L2DST_HIT_ENABLEf 4172
#define L2GRE_SIP_LOOKUP_FAIL_COPY_TOCPUf 4173
#define L2GRE_TUNNEL_GRE_KEY_MASK_Af 4174
#define L2GRE_TUNNEL_GRE_KEY_MASK_Bf 4175
#define L2GRE_TUNNEL_USE_GRE_KEY_Af 4176
#define L2GRE_TUNNEL_USE_GRE_KEY_Bf 4177
#define L2LASTf 4178
#define L2MCf 4179
#define L2MC_PTRf 4180
#define L2_BITMAPf 4181
#define L2_BMAPf 4182
#define L2_E16_SEL_0f 4183
#define L2_E16_SEL_1f 4184
#define L2_E16_SEL_2f 4185
#define L2_E16_SEL_3f 4186
#define L2_E16_SEL_4f 4187
#define L2_E1_SEL_0f 4188
#define L2_E1_SEL_1f 4189
#define L2_E2_SEL_0f 4190
#define L2_E2_SEL_1f 4191
#define L2_E2_SEL_2f 4192
#define L2_E2_SEL_3f 4193
#define L2_E2_SEL_4f 4194
#define L2_E2_SEL_5f 4195
#define L2_E2_SEL_6f 4196
#define L2_E4_SEL_0f 4197
#define L2_E4_SEL_1f 4198
#define L2_E4_SEL_10f 4199
#define L2_E4_SEL_11f 4200
#define L2_E4_SEL_12f 4201
#define L2_E4_SEL_13f 4202
#define L2_E4_SEL_14f 4203
#define L2_E4_SEL_15f 4204
#define L2_E4_SEL_2f 4205
#define L2_E4_SEL_3f 4206
#define L2_E4_SEL_4f 4207
#define L2_E4_SEL_5f 4208
#define L2_E4_SEL_6f 4209
#define L2_E4_SEL_7f 4210
#define L2_E4_SEL_8f 4211
#define L2_E4_SEL_9f 4212
#define L2_ENTRY_KEY_TYPEf 4213
#define L2_ENTRY_MODEf 4214
#define L2_ETHER_TYPEf 4215
#define L2_ETHER_TYPE_MASKf 4216
#define L2_FIELD_BITMAP_Af 4217
#define L2_FIELD_BITMAP_Bf 4218
#define L2_LEARN_CACHE_ENf 4219
#define L2_LEARN_CACHE_FULLf 4220
#define L2_LEARN_CACHE_THRESHOLD_EXCEEDEDf 4221
#define L2_MISS_DROPf 4222
#define L2_MISS_TOCPUf 4223
#define L2_NON_UCAST_DROPf 4224
#define L2_NON_UCAST_TOCPUf 4225
#define L2_OFFSETf 4226
#define L2_OFFSET_DISABLEf 4227
#define L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 4228
#define L2_OPAQUE_TAG_ACTION_IF_PRESENTf 4229
#define L2_OR_L3_BMPf 4230
#define L2_PBM_PTRf 4231
#define L2_PBM_PTR_MIDSCANf 4232
#define L2_PFMf 4233
#define L2_PROTOCOL_PKTf 4234
#define L2_SWITCHf 4235
#define L2_TAGv_CLASS_IDf 4236
#define L2_TAGv_ES_IDf 4237
#define L2_TAGv_FLEX_CTR_ACTIONf 4238
#define L2_TAGv_FLEX_CTR_OBJECTf 4239
#define L2_TAGv_L2_TAG_SETf 4240
#define L2_TAGv_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 4241
#define L2_TAGv_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 4242
#define L2_TAGv_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 4243
#define L2_TAGv_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 4244
#define L2_TAGv_L2_TAG_SET_L2_TAG_REMARK_CFIf 4245
#define L2_TAGv_L2_TAG_SET_OCFIf 4246
#define L2_TAGv_L2_TAG_SET_OPRIf 4247
#define L2_TAGv_L2_TAG_SET_OPRI_CFI_SELf 4248
#define L2_TAGv_L2_TAG_SET_OPRI_MAPPING_PTRf 4249
#define L2_TAGv_L2_TAG_SET_OVIDf 4250
#define L2_TAGv_L2_TAG_SET_TPID_INDEXf 4251
#define L2_TAG_ACTION_IF_NOT_PRESENTf 4252
#define L2_TAG_ACTION_IF_PRESENTf 4253
#define L2_TAG_REMARK_CFIf 4254
#define L2_TAG_STATUSf 4255
#define L2_TAG_STATUS_MASKf 4256
#define L2_TYPEf 4257
#define L2_TYPE_MASKf 4258
#define L2_USER_ENTRY_DATAf 4259
#define L2_USER_ENTRY_DATA_ECC_ENf 4260
#define L3v_CLASS_IDf 4261
#define L3v_FLEX_CTR_ACTION_SELf 4262
#define L3v_FLEX_CTR_OBJECTf 4263
#define L3v_L3_UC_DA_DISABLEf 4264
#define L3v_L3_UC_SA_DISABLEf 4265
#define L3v_L3_UC_TTL_DISABLEf 4266
#define L3v_L3_UC_VLAN_DISABLEf 4267
#define L3v_LOOPBACK_PROFILE_IDXf 4268
#define L3v_MAC_ADDRESSf 4269
#define L3v_PADDINGf 4270
#define L3IPMCf 4271
#define L3MCv_FLEX_CTR_ACTION_SELf 4272
#define L3MCv_FLEX_CTR_OBJECTf 4273
#define L3MCv_L2_CLASS_IDf 4274
#define L3MCv_L3MC_USE_CONFIGURED_MACf 4275
#define L3MCv_L3_CLASS_IDf 4276
#define L3MCv_L3_DROPf 4277
#define L3MCv_L3_MC_DA_DISABLEf 4278
#define L3MCv_L3_MC_SA_DISABLEf 4279
#define L3MCv_L3_MC_TTL_DISABLEf 4280
#define L3MCv_L3_MC_VLAN_DISABLEf 4281
#define L3MCv_MAC_ADDRESSf 4282
#define L3MC_ASSOC_DATA_FULLf 4283
#define L3MC_FLEX_CTR_ACTION_0f 4284
#define L3MC_FLEX_CTR_ACTION_1f 4285
#define L3MC_INDEXf 4286
#define L3MC_PORT_AGG_IDf 4287
#define L3MC_PTRf 4288
#define L3MC_V4_KEYf 4289
#define L3MC_V6_KEYf 4290
#define L3ONLYf 4291
#define L3SH_ENf 4292
#define L3SRC_HIT_ENABLEf 4293
#define L3SW_CHANGE_L2_SETf 4294
#define L3SW_CHANGE_L2_SET_ENABLEf 4295
#define L3UC_TTL1_ERR_TOCPUf 4296
#define L3UC_TTL_ERR_TOCPUf 4297
#define L3_BITMAPf 4298
#define L3_BMAPf 4299
#define L3_DEFIP_ALPM_LEVEL2_ECC_ENf 4300
#define L3_DEFIP_ALPM_LEVEL2_EN_COR_ERR_RPTf 4301
#define L3_DEFIP_ALPM_LEVEL3_ECC_ENf 4302
#define L3_DEFIP_ALPM_LEVEL3_EN_COR_ERR_RPTf 4303
#define L3_DEFIP_DATA_LEVEL1_ECC_ENf 4304
#define L3_DEFIP_DATA_LEVEL1_EN_COR_ERR_RPTf 4305
#define L3_DEFIP_DATA_LEVEL1_LWR_OVERLAYf 4306
#define L3_DEFIP_DATA_LEVEL1_OVERLAYf 4307
#define L3_DEFIP_DATA_LEVEL1_WIDE_LWR_OVERLAYf 4308
#define L3_DEFIP_DATA_LEVEL1_WIDE_OVERLAYf 4309
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_0f 4310
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_1f 4311
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_2f 4312
#define L3_DEFIP_TCAM_KEY_FMT0_DOUBLE_BASE_ENTRY_3f 4313
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_0f 4314
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_1f 4315
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_2f 4316
#define L3_DEFIP_TCAM_KEY_FMT0_HALF_BASE_ENTRY_3f 4317
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_0f 4318
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_1f 4319
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_2f 4320
#define L3_DEFIP_TCAM_KEY_FMT0_SINGLE_BASE_ENTRY_3f 4321
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_0f 4322
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_1f 4323
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_2f 4324
#define L3_DEFIP_TCAM_KEY_FMT1_DOUBLE_BASE_ENTRY_3f 4325
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_0f 4326
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_1f 4327
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_2f 4328
#define L3_DEFIP_TCAM_KEY_FMT1_HALF_BASE_ENTRY_3f 4329
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_0f 4330
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_1f 4331
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_2f 4332
#define L3_DEFIP_TCAM_KEY_FMT1_SINGLE_BASE_ENTRY_3f 4333
#define L3_DEFIP_TCAM_LEVEL1_LWR_OVERLAYf 4334
#define L3_DEFIP_TCAM_LEVEL1_OVERLAYf 4335
#define L3_DEFIP_TCAM_LEVEL1_UPR_OVERLAYf 4336
#define L3_DEFIP_TCAM_LEVEL1_WIDE_LWR_OVERLAYf 4337
#define L3_DEFIP_TCAM_LEVEL1_WIDE_OVERLAYf 4338
#define L3_DEFIP_TCAM_LEVEL1_WIDE_UPR_OVERLAYf 4339
#define L3_DST_ENABLEf 4340
#define L3_ECMPf 4341
#define L3_ECMP_ECC_ENf 4342
#define L3_ECMP_GROUPf 4343
#define L3_ECMP_GROUP_ECC_ENf 4344
#define L3_ECMP_GROUP_HIERARCHICALf 4345
#define L3_ECMP_GROUP_HIERARCHICAL_ECC_ENf 4346
#define L3_FIELDSf 4347
#define L3_FIELDS_MASKf 4348
#define L3_FLEX_CTR_ACTION_0f 4349
#define L3_FLEX_CTR_ACTION_1f 4350
#define L3_IIFf 4351
#define L3_IIF_ECC_ENf 4352
#define L3_IIF_EN_COR_ERR_RPTf 4353
#define L3_IIF_PROFILEf 4354
#define L3_IIF_PROFILE_ECC_ENf 4355
#define L3_IIF_PROFILE_INDEXf 4356
#define L3_IPMCf 4357
#define L3_IPV4_PFMf 4358
#define L3_IPV6_PFMf 4359
#define L3_MEMBER_ICCf 4360
#define L3_MEMBER_NOT_FOUNDf 4361
#define L3_MTU_FAIL_TOCPUf 4362
#define L3_MTU_VALUESf 4363
#define L3_OFFSETf 4364
#define L3_OFFSET_DISABLEf 4365
#define L3_OIFf 4366
#define L3_ONLYf 4367
#define L3_OVERRIDE_IPMC_DO_VLANf 4368
#define L3_PAYLOADf 4369
#define L3_PBM_PTRf 4370
#define L3_PBM_PTR_MIDSCANf 4371
#define L3_PURGEf 4372
#define L3_SLOWPATH_TOCPUf 4373
#define L3_SRC_ENABLEf 4374
#define L3_TUNNEL_TCAM_DATA_ONLY_ECC_ENf 4375
#define L3_TUNNEL_TCAM_DATA_ONLY_EN_COR_ERR_RPTf 4376
#define L3_TUNNEL_TERM_ENf 4377
#define L3_TYPEf 4378
#define L3_TYPE_MASKf 4379
#define L3_UDP_OFFSETf 4380
#define L3_UDP_OFFSET_DISABLEf 4381
#define L4_DEST_PORTf 4382
#define L4_DST_PORTf 4383
#define L4_DST_PORT_MASKf 4384
#define L4_PORTf 4385
#define L4_SRC_PORTf 4386
#define L4_VALIDf 4387
#define L4_VALID_MASKf 4388
#define LABELf 4389
#define LAGGING_THDf 4390
#define LAG_FAILOVER_CF_UPDATE_ENABLEf 4391
#define LAG_FAILOVER_ENf 4392
#define LAG_FAILOVER_LOOPBACKf 4393
#define LAG_RES_ENf 4394
#define LAST_ALL_DROPPEDf 4395
#define LAST_COPYf 4396
#define LAST_PKT_ACCEPT_MODEf 4397
#define LAST_PORTf 4398
#define LAST_SOP_PTRf 4399
#define LATENCYf 4400
#define LATENCY_ECN_ENABLEf 4401
#define LATENCY_ECN_PROFILE_PTRf 4402
#define LATENCY_THRESHOLDf 4403
#define LB_CONTROLS_SETf 4404
#define LB_CONTROLS_SET_ENABLEf 4405
#define LB_HDR_VRF_VALIDf 4406
#define LB_MODEf 4407
#define LB_Q_VALUEf 4408
#define LB_TO_LB_DROPf 4409
#define LDO_ANA_STBf 4410
#define LDO_ANA_VCTRLf 4411
#define LDO_DIG_VCTRLf 4412
#define LDO_TEST_ENf 4413
#define LEARN_DISABLEf 4414
#define LEARN_VFIf 4415
#define LEDCLK_HALF_PERIODf 4416
#define LED_ACCU_ENf 4417
#define LED_ECC_ENf 4418
#define LED_FORCE_DOUBLE_BIT_ERRf 4419
#define LED_FORCE_SINGLE_BIT_ERRf 4420
#define LED_NUM_OF_BITS_PER_LOCf 4421
#define LED_NUM_OF_LOCSf 4422
#define LED_SEND_ENf 4423
#define LED_SPEED_MODEf 4424
#define LED_START_ADDRf 4425
#define LED_TMf 4426
#define LEFT_BANK_HASH_ROTRf 4427
#define LEFT_BANK_HASH_SELf 4428
#define LENGTH_TYPEf 4429
#define LEVELf 4430
#define LEVEL1_DATABASE_SEL_BLOCK_0f 4431
#define LEVEL1_DATABASE_SEL_BLOCK_1f 4432
#define LEVEL1_DATABASE_SEL_BLOCK_2f 4433
#define LEVEL1_DATABASE_SEL_BLOCK_3f 4434
#define LEVEL1_DATABASE_SEL_BLOCK_4f 4435
#define LEVEL1_DATABASE_SEL_BLOCK_5f 4436
#define LEVEL1_DATABASE_SEL_BLOCK_6f 4437
#define LEVEL1_DATABASE_SEL_BLOCK_7f 4438
#define LEVEL1_DATABASE_SEL_BLOCK_8f 4439
#define LEVEL1_DATABASE_SEL_BLOCK_9f 4440
#define LEVEL1_KEY_INPUT_SEL_BLOCK_0f 4441
#define LEVEL1_KEY_INPUT_SEL_BLOCK_1f 4442
#define LEVEL1_KEY_INPUT_SEL_BLOCK_2f 4443
#define LEVEL1_KEY_INPUT_SEL_BLOCK_3f 4444
#define LEVEL1_KEY_INPUT_SEL_BLOCK_4f 4445
#define LEVEL1_KEY_INPUT_SEL_BLOCK_5f 4446
#define LEVEL1_KEY_INPUT_SEL_BLOCK_6f 4447
#define LEVEL1_KEY_INPUT_SEL_BLOCK_7f 4448
#define LEVEL1_KEY_INPUT_SEL_BLOCK_8f 4449
#define LEVEL1_KEY_INPUT_SEL_BLOCK_9f 4450
#define LEVEL2_BANK_CONFIG_BLOCK_0f 4451
#define LEVEL2_BANK_CONFIG_BLOCK_1f 4452
#define LEVEL2_BANK_CONFIG_BLOCK_2f 4453
#define LEVEL2_BANK_CONFIG_BLOCK_3f 4454
#define LEVEL2_DATABASE_SEL_BLOCK_0f 4455
#define LEVEL2_DATABASE_SEL_BLOCK_1f 4456
#define LEVEL2_DATABASE_SEL_BLOCK_2f 4457
#define LEVEL2_DATABASE_SEL_BLOCK_3f 4458
#define LEVEL2_KEY_INPUT_SEL_BLOCK_0f 4459
#define LEVEL2_KEY_INPUT_SEL_BLOCK_1f 4460
#define LEVEL2_KEY_INPUT_SEL_BLOCK_2f 4461
#define LEVEL2_KEY_INPUT_SEL_BLOCK_3f 4462
#define LEVEL3_BANK_CONFIG_BLOCK_0f 4463
#define LEVEL3_BANK_CONFIG_BLOCK_1f 4464
#define LEVEL3_BANK_CONFIG_BLOCK_2f 4465
#define LEVEL3_BANK_CONFIG_BLOCK_3f 4466
#define LEVEL3_DATABASE_SEL_BLOCK_0f 4467
#define LEVEL3_DATABASE_SEL_BLOCK_1f 4468
#define LEVEL3_DATABASE_SEL_BLOCK_2f 4469
#define LEVEL3_DATABASE_SEL_BLOCK_3f 4470
#define LEVEL3_KEY_INPUT_SEL_BLOCK_0f 4471
#define LEVEL3_KEY_INPUT_SEL_BLOCK_1f 4472
#define LEVEL3_KEY_INPUT_SEL_BLOCK_2f 4473
#define LEVEL3_KEY_INPUT_SEL_BLOCK_3f 4474
#define LIMITf 4475
#define LIMIT_DYNAMICf 4476
#define LIMIT_ENABLEf 4477
#define LIMIT_REDf 4478
#define LIMIT_YELLOWf 4479
#define LINCf 4480
#define LINK_DELAYf 4481
#define LINK_DOWNf 4482
#define LINK_INTERRUPTION_DISABLEf 4483
#define LINK_INTERRUPTION_LIVE_STATUSf 4484
#define LINK_INTERRUPTION_STATUSf 4485
#define LINK_STATUSf 4486
#define LINK_STATUS_BKUP_PORT_SELf 4487
#define LINK_STATUS_PORT_SELf 4488
#define LINK_STATUS_SELECTf 4489
#define LINK_STATUS_UPf 4490
#define LINK_STATUS_UPDATE_ENABLEf 4491
#define LINK_UPf 4492
#define LIST_PTRf 4493
#define LKUP_1588_MEM_DATAf 4494
#define LLFC_CRC_IGNOREf 4495
#define LLFC_CUT_THROUGH_MODEf 4496
#define LLFC_IMGf 4497
#define LLFC_IN_IPG_ONLYf 4498
#define LLFC_REFRESH_ENf 4499
#define LLFC_REFRESH_TIMERf 4500
#define LLFC_XOFF_TIMEf 4501
#define LMAC0_MATCHf 4502
#define LMAC1_MATCHf 4503
#define LOADf 4504
#define LOAD_SEEDf 4505
#define LOCAL_ADDRESSf 4506
#define LOCAL_DEVICE_PORTf 4507
#define LOCAL_FAULTf 4508
#define LOCAL_FAULT_DISABLEf 4509
#define LOCAL_FAULT_LIVE_STATUSf 4510
#define LOCAL_FAULT_STATUSf 4511
#define LOCAL_LPBKf 4512
#define LOCAL_LPBK_LEAK_ENBf 4513
#define LOCKf 4514
#define LOCKUPf 4515
#define LOCK_COUNTS_CTRLf 4516
#define LOCK_LOSTf 4517
#define LOCK_LOST_CLRf 4518
#define LOCK_PHASE_DETECTORf 4519
#define LOGICAL_BANK_0_PHYSICAL_BANK_LOCATIONf 4520
#define LOGICAL_BANK_1_PHYSICAL_BANK_LOCATIONf 4521
#define LOGICAL_BANK_2_PHYSICAL_BANK_LOCATIONf 4522
#define LOGICAL_BANK_3_PHYSICAL_BANK_LOCATIONf 4523
#define LOGICAL_PARTITION_MAPf 4524
#define LOGICAL_PARTITION_PRIORITY_0f 4525
#define LOGICAL_PARTITION_PRIORITY_1f 4526
#define LOGICAL_PARTITION_PRIORITY_2f 4527
#define LOGICAL_PARTITION_PRIORITY_3f 4528
#define LOGICAL_PARTITION_PRIORITY_4f 4529
#define LOGICAL_PARTITION_PRIORITY_5f 4530
#define LOGICAL_PARTITION_PRIORITY_6f 4531
#define LOGICAL_PARTITION_PRIORITY_7f 4532
#define LOGICAL_PARTITION_PRIORITY_8f 4533
#define LOGICAL_TABLE_0_ACTION_PRIORITYf 4534
#define LOGICAL_TABLE_0_ENABLEf 4535
#define LOGICAL_TABLE_10_ACTION_PRIORITYf 4536
#define LOGICAL_TABLE_10_ENABLEf 4537
#define LOGICAL_TABLE_11_ACTION_PRIORITYf 4538
#define LOGICAL_TABLE_11_ENABLEf 4539
#define LOGICAL_TABLE_12_ACTION_PRIORITYf 4540
#define LOGICAL_TABLE_12_ENABLEf 4541
#define LOGICAL_TABLE_13_ACTION_PRIORITYf 4542
#define LOGICAL_TABLE_13_ENABLEf 4543
#define LOGICAL_TABLE_14_ACTION_PRIORITYf 4544
#define LOGICAL_TABLE_14_ENABLEf 4545
#define LOGICAL_TABLE_15_ACTION_PRIORITYf 4546
#define LOGICAL_TABLE_15_ENABLEf 4547
#define LOGICAL_TABLE_1_ACTION_PRIORITYf 4548
#define LOGICAL_TABLE_1_ENABLEf 4549
#define LOGICAL_TABLE_2_ACTION_PRIORITYf 4550
#define LOGICAL_TABLE_2_ENABLEf 4551
#define LOGICAL_TABLE_3_ACTION_PRIORITYf 4552
#define LOGICAL_TABLE_3_ENABLEf 4553
#define LOGICAL_TABLE_4_ACTION_PRIORITYf 4554
#define LOGICAL_TABLE_4_ENABLEf 4555
#define LOGICAL_TABLE_5_ACTION_PRIORITYf 4556
#define LOGICAL_TABLE_5_ENABLEf 4557
#define LOGICAL_TABLE_6_ACTION_PRIORITYf 4558
#define LOGICAL_TABLE_6_ENABLEf 4559
#define LOGICAL_TABLE_7_ACTION_PRIORITYf 4560
#define LOGICAL_TABLE_7_ENABLEf 4561
#define LOGICAL_TABLE_8_ACTION_PRIORITYf 4562
#define LOGICAL_TABLE_8_ENABLEf 4563
#define LOGICAL_TABLE_9_ACTION_PRIORITYf 4564
#define LOGICAL_TABLE_9_ENABLEf 4565
#define LOGICAL_TABLE_CLASS_IDf 4566
#define LOGICAL_TABLE_IDf 4567
#define LOGIC_ORDERf 4568
#define LOOKUP_ENABLE_SLICE_0f 4569
#define LOOKUP_ENABLE_SLICE_1f 4570
#define LOOKUP_ENABLE_SLICE_2f 4571
#define LOOKUP_ENABLE_SLICE_3f 4572
#define LOOKUP_L2MC_WITH_FID_IDf 4573
#define LOOKUP_STATUS_VECTORf 4574
#define LOOKUP_STATUS_VECTOR_MASKf 4575
#define LOOPQf 4576
#define LOOP_BIT_COUNT_FOR_TSf 4577
#define LOOP_BLOCK_COUNT_FOR_TSf 4578
#define LOSSLESSf 4579
#define LOSSLESS0_COUNTf 4580
#define LOSSLESS0_DISCARDf 4581
#define LOSSLESS0_FC_ENf 4582
#define LOSSLESS0_PRIORITY_PROFILEf 4583
#define LOSSLESS0_XOFFf 4584
#define LOSSLESS0_XONf 4585
#define LOSSLESS1_COUNTf 4586
#define LOSSLESS1_DISCARDf 4587
#define LOSSLESS1_FC_ENf 4588
#define LOSSLESS1_PRIORITY_PROFILEf 4589
#define LOSSLESS1_XOFFf 4590
#define LOSSLESS1_XONf 4591
#define LOSSLESS_PG_DROP_BMPf 4592
#define LOSSY_COUNTf 4593
#define LOSSY_DISCARDf 4594
#define LOSSY_LOW_PRIf 4595
#define LOSS_REFCLK_CLEARf 4596
#define LOSS_REFCLK_DETECTf 4597
#define LOSTf 4598
#define LOWERf 4599
#define LOWER_BOUNDSf 4600
#define LOW_THRESHOLDf 4601
#define LPHASEf 4602
#define LPM_ASSOC_DATA_FULLf 4603
#define LPM_IP_DATA_GEN_RESULT_MODEf 4604
#define LPM_V4_KEYf 4605
#define LPM_V6_KEYf 4606
#define LPORT_PROFILE_IDXf 4607
#define LPORT_PROFILE_TABLE_ECC_ENf 4608
#define LPORT_PROFILE_TABLE_EN_COR_ERR_RPTf 4609
#define LPT_SELf 4610
#define LP_PAGE_RDY_SW_AN_INTERRUPTf 4611
#define LSB_VLAN_BMf 4612
#define LS_PIMSM_HDRf 4613
#define LTSf 4614
#define LVM_CTRLf 4615
#define LVM_OVRD_CTRLf 4616
#define LWR_ALPM1_DATA0f 4617
#define LWR_ALPM1_DATA1f 4618
#define LWR_ASSOC_DATA0f 4619
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULLf 4620
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 4621
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4622
#define LWR_ASSOC_DATA0_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4623
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULLf 4624
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_CLASS_IDf 4625
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 4626
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 4627
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4628
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4629
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 4630
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 4631
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 4632
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 4633
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_PORT_NUMf 4634
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 4635
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_Tf 4636
#define LWR_ASSOC_DATA0_L3MC_ASSOC_DATA_FULL_TGIDf 4637
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULLf 4638
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 4639
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_CLASS_IDf 4640
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DESTINATIONf 4641
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DEST_TYPEf 4642
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_DST_DISCARDf 4643
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4644
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4645
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4646
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4647
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 4648
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_PRIf 4649
#define LWR_ASSOC_DATA0_LPM_ASSOC_DATA_FULL_RPEf 4650
#define LWR_ASSOC_DATA0_POLICY_DATAf 4651
#define LWR_ASSOC_DATA1f 4652
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULLf 4653
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_COMPRESSION_IDf 4654
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4655
#define LWR_ASSOC_DATA1_COMP_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4656
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULLf 4657
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_CLASS_IDf 4658
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_DST_DISCARDf 4659
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_EXPECTED_L3_IIFf 4660
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4661
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4662
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf 4663
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf 4664
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_IPV6_SIP_LINK_LOCAL_DROPf 4665
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_L3MC_INDEXf 4666
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_PORT_NUMf 4667
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_SRC_PORT_VALIDf 4668
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_Tf 4669
#define LWR_ASSOC_DATA1_L3MC_ASSOC_DATA_FULL_TGIDf 4670
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULLf 4671
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_BFD_ENABLEf 4672
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_CLASS_IDf 4673
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DESTINATIONf 4674
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DEST_TYPEf 4675
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_DST_DISCARDf 4676
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_ACTION_SELf 4677
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_FLEX_CTR_OBJECTf 4678
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_ACTION_PROFILE_IDXf 4679
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_INT_FLOW_CLASSf 4680
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_LOCAL_ADDRESSf 4681
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_PRIf 4682
#define LWR_ASSOC_DATA1_LPM_ASSOC_DATA_FULL_RPEf 4683
#define LWR_ASSOC_DATA1_POLICY_DATAf 4684
#define LWR_ECC0f 4685
#define LWR_ECC0_DATAf 4686
#define LWR_ECC1f 4687
#define LWR_ECC1_DATAf 4688
#define LWR_ECCP0f 4689
#define LWR_ECCP1f 4690
#define LWR_FIXED_DATA0f 4691
#define LWR_FIXED_DATA1f 4692
#define LWR_KEYf 4693
#define LWR_KEY0f 4694
#define LWR_KEY0_COMP_V4_KEYf 4695
#define LWR_KEY0_COMP_V4_KEY_IP_ADDRf 4696
#define LWR_KEY0_COMP_V4_KEY_IP_FLAGSf 4697
#define LWR_KEY0_COMP_V4_KEY_IP_PROTf 4698
#define LWR_KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 4699
#define LWR_KEY0_COMP_V4_KEY_L4_PORTf 4700
#define LWR_KEY0_COMP_V4_KEY_MAC_LWRf 4701
#define LWR_KEY0_COMP_V4_KEY_MAC_UPRf 4702
#define LWR_KEY0_COMP_V4_KEY_RSV0f 4703
#define LWR_KEY0_COMP_V4_KEY_RSV1f 4704
#define LWR_KEY0_COMP_V4_KEY_VRF_LWRf 4705
#define LWR_KEY0_COMP_V4_KEY_VRF_UPRf 4706
#define LWR_KEY0_COMP_V6_KEYf 4707
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_0f 4708
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_1f 4709
#define LWR_KEY0_COMP_V6_KEY_IP_ADDR_2f 4710
#define LWR_KEY0_COMP_V6_KEY_IP_PROTf 4711
#define LWR_KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 4712
#define LWR_KEY0_COMP_V6_KEY_L4_PORTf 4713
#define LWR_KEY0_COMP_V6_KEY_RSVf 4714
#define LWR_KEY0_COMP_V6_KEY_VRFf 4715
#define LWR_KEY0_IP_ADDRf 4716
#define LWR_KEY0_KEYf 4717
#define LWR_KEY0_KEY_MODEf 4718
#define LWR_KEY0_KEY_TYPEf 4719
#define LWR_KEY0_L3MC_V4_KEYf 4720
#define LWR_KEY0_L3MC_V4_KEY_DIPf 4721
#define LWR_KEY0_L3MC_V4_KEY_L3_IIFf 4722
#define LWR_KEY0_L3MC_V4_KEY_RSV0f 4723
#define LWR_KEY0_L3MC_V4_KEY_SIP_0f 4724
#define LWR_KEY0_L3MC_V4_KEY_SIP_1f 4725
#define LWR_KEY0_L3MC_V4_KEY_VRFf 4726
#define LWR_KEY0_L3MC_V6_KEYf 4727
#define LWR_KEY0_L3MC_V6_KEY_DIP_0f 4728
#define LWR_KEY0_L3MC_V6_KEY_DIP_1f 4729
#define LWR_KEY0_L3MC_V6_KEY_DIP_2f 4730
#define LWR_KEY0_L3MC_V6_KEY_L3_IIFf 4731
#define LWR_KEY0_L3MC_V6_KEY_RSVf 4732
#define LWR_KEY0_L3MC_V6_KEY_SIP_0f 4733
#define LWR_KEY0_L3MC_V6_KEY_SIP_1f 4734
#define LWR_KEY0_L3MC_V6_KEY_VRFf 4735
#define LWR_KEY0_LPM_V4_KEYf 4736
#define LWR_KEY0_LPM_V4_KEY_IP_ADDRf 4737
#define LWR_KEY0_LPM_V4_KEY_RSVf 4738
#define LWR_KEY0_LPM_V4_KEY_VRFf 4739
#define LWR_KEY0_LPM_V6_KEYf 4740
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_0f 4741
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_1f 4742
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_2f 4743
#define LWR_KEY0_LPM_V6_KEY_D_IP_ADDR_3f 4744
#define LWR_KEY0_LPM_V6_KEY_D_RSVf 4745
#define LWR_KEY0_LPM_V6_KEY_D_RSV_0f 4746
#define LWR_KEY0_LPM_V6_KEY_D_RSV_1f 4747
#define LWR_KEY0_LPM_V6_KEY_D_RSV_2f 4748
#define LWR_KEY0_LPM_V6_KEY_D_VRFf 4749
#define LWR_KEY0_LPM_V6_KEY_H_IP_ADDR_0f 4750
#define LWR_KEY0_LPM_V6_KEY_H_VRFf 4751
#define LWR_KEY0_LPM_V6_KEY_S_IP_ADDR_0f 4752
#define LWR_KEY0_LPM_V6_KEY_S_IP_ADDR_1f 4753
#define LWR_KEY0_LPM_V6_KEY_S_RSV_0f 4754
#define LWR_KEY0_LPM_V6_KEY_S_VRFf 4755
#define LWR_KEY0_PROTOCOLf 4756
#define LWR_KEY0_V4_DIPf 4757
#define LWR_KEY0_V4_SIPf 4758
#define LWR_KEY0_VIDf 4759
#define LWR_KEY0_VID_HALFf 4760
#define LWR_KEY1f 4761
#define LWR_KEY1_COMP_V4_KEYf 4762
#define LWR_KEY1_COMP_V4_KEY_IP_ADDRf 4763
#define LWR_KEY1_COMP_V4_KEY_IP_FLAGSf 4764
#define LWR_KEY1_COMP_V4_KEY_IP_PROTf 4765
#define LWR_KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 4766
#define LWR_KEY1_COMP_V4_KEY_L4_PORTf 4767
#define LWR_KEY1_COMP_V4_KEY_MAC_LWRf 4768
#define LWR_KEY1_COMP_V4_KEY_MAC_UPRf 4769
#define LWR_KEY1_COMP_V4_KEY_RSV0f 4770
#define LWR_KEY1_COMP_V4_KEY_RSV1f 4771
#define LWR_KEY1_COMP_V4_KEY_VRF_LWRf 4772
#define LWR_KEY1_COMP_V4_KEY_VRF_UPRf 4773
#define LWR_KEY1_COMP_V6_KEYf 4774
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_0f 4775
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_1f 4776
#define LWR_KEY1_COMP_V6_KEY_IP_ADDR_2f 4777
#define LWR_KEY1_COMP_V6_KEY_IP_PROTf 4778
#define LWR_KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 4779
#define LWR_KEY1_COMP_V6_KEY_L4_PORTf 4780
#define LWR_KEY1_COMP_V6_KEY_RSVf 4781
#define LWR_KEY1_COMP_V6_KEY_VRFf 4782
#define LWR_KEY1_IP_ADDRf 4783
#define LWR_KEY1_KEYf 4784
#define LWR_KEY1_KEY_MODEf 4785
#define LWR_KEY1_KEY_TYPEf 4786
#define LWR_KEY1_L3MC_V4_KEYf 4787
#define LWR_KEY1_L3MC_V4_KEY_DIPf 4788
#define LWR_KEY1_L3MC_V4_KEY_L3_IIFf 4789
#define LWR_KEY1_L3MC_V4_KEY_RSV0f 4790
#define LWR_KEY1_L3MC_V4_KEY_SIP_0f 4791
#define LWR_KEY1_L3MC_V4_KEY_SIP_1f 4792
#define LWR_KEY1_L3MC_V4_KEY_VRFf 4793
#define LWR_KEY1_L3MC_V6_KEYf 4794
#define LWR_KEY1_L3MC_V6_KEY_DIP_0f 4795
#define LWR_KEY1_L3MC_V6_KEY_DIP_1f 4796
#define LWR_KEY1_L3MC_V6_KEY_DIP_2f 4797
#define LWR_KEY1_L3MC_V6_KEY_L3_IIFf 4798
#define LWR_KEY1_L3MC_V6_KEY_RSVf 4799
#define LWR_KEY1_L3MC_V6_KEY_SIP_0f 4800
#define LWR_KEY1_L3MC_V6_KEY_SIP_1f 4801
#define LWR_KEY1_L3MC_V6_KEY_VRFf 4802
#define LWR_KEY1_LPM_V4_KEYf 4803
#define LWR_KEY1_LPM_V4_KEY_IP_ADDRf 4804
#define LWR_KEY1_LPM_V4_KEY_RSVf 4805
#define LWR_KEY1_LPM_V4_KEY_VRFf 4806
#define LWR_KEY1_LPM_V6_KEYf 4807
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_0f 4808
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_1f 4809
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_2f 4810
#define LWR_KEY1_LPM_V6_KEY_D_IP_ADDR_3f 4811
#define LWR_KEY1_LPM_V6_KEY_D_RSVf 4812
#define LWR_KEY1_LPM_V6_KEY_D_RSV_0f 4813
#define LWR_KEY1_LPM_V6_KEY_D_RSV_1f 4814
#define LWR_KEY1_LPM_V6_KEY_D_RSV_2f 4815
#define LWR_KEY1_LPM_V6_KEY_D_VRFf 4816
#define LWR_KEY1_LPM_V6_KEY_H_IP_ADDR_0f 4817
#define LWR_KEY1_LPM_V6_KEY_H_VRFf 4818
#define LWR_KEY1_LPM_V6_KEY_S_IP_ADDR_0f 4819
#define LWR_KEY1_LPM_V6_KEY_S_IP_ADDR_1f 4820
#define LWR_KEY1_LPM_V6_KEY_S_RSV_0f 4821
#define LWR_KEY1_LPM_V6_KEY_S_VRFf 4822
#define LWR_KEY1_PROTOCOLf 4823
#define LWR_KEY1_V4_DIPf 4824
#define LWR_KEY1_V4_SIPf 4825
#define LWR_KEY1_VIDf 4826
#define LWR_KEY1_VID_HALFf 4827
#define LWR_KEYSf 4828
#define LWR_MASKf 4829
#define LWR_MASK0f 4830
#define LWR_MASK0_COMP_V4_KEYf 4831
#define LWR_MASK0_COMP_V4_KEY_IP_ADDRf 4832
#define LWR_MASK0_COMP_V4_KEY_IP_FLAGSf 4833
#define LWR_MASK0_COMP_V4_KEY_IP_PROTf 4834
#define LWR_MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 4835
#define LWR_MASK0_COMP_V4_KEY_L4_PORTf 4836
#define LWR_MASK0_COMP_V4_KEY_MAC_LWRf 4837
#define LWR_MASK0_COMP_V4_KEY_MAC_UPRf 4838
#define LWR_MASK0_COMP_V4_KEY_RSV0f 4839
#define LWR_MASK0_COMP_V4_KEY_RSV1f 4840
#define LWR_MASK0_COMP_V4_KEY_VRF_LWRf 4841
#define LWR_MASK0_COMP_V4_KEY_VRF_UPRf 4842
#define LWR_MASK0_COMP_V6_KEYf 4843
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_0f 4844
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_1f 4845
#define LWR_MASK0_COMP_V6_KEY_IP_ADDR_2f 4846
#define LWR_MASK0_COMP_V6_KEY_IP_PROTf 4847
#define LWR_MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 4848
#define LWR_MASK0_COMP_V6_KEY_L4_PORTf 4849
#define LWR_MASK0_COMP_V6_KEY_RSVf 4850
#define LWR_MASK0_COMP_V6_KEY_VRFf 4851
#define LWR_MASK0_IP_ADDRf 4852
#define LWR_MASK0_KEYf 4853
#define LWR_MASK0_KEY_MODEf 4854
#define LWR_MASK0_KEY_TYPEf 4855
#define LWR_MASK0_L3MC_V4_KEYf 4856
#define LWR_MASK0_L3MC_V4_KEY_DIPf 4857
#define LWR_MASK0_L3MC_V4_KEY_L3_IIFf 4858
#define LWR_MASK0_L3MC_V4_KEY_RSV0f 4859
#define LWR_MASK0_L3MC_V4_KEY_SIP_0f 4860
#define LWR_MASK0_L3MC_V4_KEY_SIP_1f 4861
#define LWR_MASK0_L3MC_V4_KEY_VRFf 4862
#define LWR_MASK0_L3MC_V6_KEYf 4863
#define LWR_MASK0_L3MC_V6_KEY_DIP_0f 4864
#define LWR_MASK0_L3MC_V6_KEY_DIP_1f 4865
#define LWR_MASK0_L3MC_V6_KEY_DIP_2f 4866
#define LWR_MASK0_L3MC_V6_KEY_L3_IIFf 4867
#define LWR_MASK0_L3MC_V6_KEY_RSVf 4868
#define LWR_MASK0_L3MC_V6_KEY_SIP_0f 4869
#define LWR_MASK0_L3MC_V6_KEY_SIP_1f 4870
#define LWR_MASK0_L3MC_V6_KEY_VRFf 4871
#define LWR_MASK0_LPM_V4_KEYf 4872
#define LWR_MASK0_LPM_V4_KEY_IP_ADDRf 4873
#define LWR_MASK0_LPM_V4_KEY_RSVf 4874
#define LWR_MASK0_LPM_V4_KEY_VRFf 4875
#define LWR_MASK0_LPM_V6_KEYf 4876
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_0f 4877
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_1f 4878
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_2f 4879
#define LWR_MASK0_LPM_V6_KEY_D_IP_ADDR_3f 4880
#define LWR_MASK0_LPM_V6_KEY_D_RSVf 4881
#define LWR_MASK0_LPM_V6_KEY_D_RSV_0f 4882
#define LWR_MASK0_LPM_V6_KEY_D_RSV_1f 4883
#define LWR_MASK0_LPM_V6_KEY_D_RSV_2f 4884
#define LWR_MASK0_LPM_V6_KEY_D_VRFf 4885
#define LWR_MASK0_LPM_V6_KEY_H_IP_ADDR_0f 4886
#define LWR_MASK0_LPM_V6_KEY_H_VRFf 4887
#define LWR_MASK0_LPM_V6_KEY_S_IP_ADDR_0f 4888
#define LWR_MASK0_LPM_V6_KEY_S_IP_ADDR_1f 4889
#define LWR_MASK0_LPM_V6_KEY_S_RSV_0f 4890
#define LWR_MASK0_LPM_V6_KEY_S_VRFf 4891
#define LWR_MASK0_PROTOCOLf 4892
#define LWR_MASK0_V4_DIPf 4893
#define LWR_MASK0_V4_SIPf 4894
#define LWR_MASK0_VIDf 4895
#define LWR_MASK0_VID_HALFf 4896
#define LWR_MASK1f 4897
#define LWR_MASK1_COMP_V4_KEYf 4898
#define LWR_MASK1_COMP_V4_KEY_IP_ADDRf 4899
#define LWR_MASK1_COMP_V4_KEY_IP_FLAGSf 4900
#define LWR_MASK1_COMP_V4_KEY_IP_PROTf 4901
#define LWR_MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 4902
#define LWR_MASK1_COMP_V4_KEY_L4_PORTf 4903
#define LWR_MASK1_COMP_V4_KEY_MAC_LWRf 4904
#define LWR_MASK1_COMP_V4_KEY_MAC_UPRf 4905
#define LWR_MASK1_COMP_V4_KEY_RSV0f 4906
#define LWR_MASK1_COMP_V4_KEY_RSV1f 4907
#define LWR_MASK1_COMP_V4_KEY_VRF_LWRf 4908
#define LWR_MASK1_COMP_V4_KEY_VRF_UPRf 4909
#define LWR_MASK1_COMP_V6_KEYf 4910
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_0f 4911
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_1f 4912
#define LWR_MASK1_COMP_V6_KEY_IP_ADDR_2f 4913
#define LWR_MASK1_COMP_V6_KEY_IP_PROTf 4914
#define LWR_MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 4915
#define LWR_MASK1_COMP_V6_KEY_L4_PORTf 4916
#define LWR_MASK1_COMP_V6_KEY_RSVf 4917
#define LWR_MASK1_COMP_V6_KEY_VRFf 4918
#define LWR_MASK1_IP_ADDRf 4919
#define LWR_MASK1_KEYf 4920
#define LWR_MASK1_KEY_MODEf 4921
#define LWR_MASK1_KEY_TYPEf 4922
#define LWR_MASK1_L3MC_V4_KEYf 4923
#define LWR_MASK1_L3MC_V4_KEY_DIPf 4924
#define LWR_MASK1_L3MC_V4_KEY_L3_IIFf 4925
#define LWR_MASK1_L3MC_V4_KEY_RSV0f 4926
#define LWR_MASK1_L3MC_V4_KEY_SIP_0f 4927
#define LWR_MASK1_L3MC_V4_KEY_SIP_1f 4928
#define LWR_MASK1_L3MC_V4_KEY_VRFf 4929
#define LWR_MASK1_L3MC_V6_KEYf 4930
#define LWR_MASK1_L3MC_V6_KEY_DIP_0f 4931
#define LWR_MASK1_L3MC_V6_KEY_DIP_1f 4932
#define LWR_MASK1_L3MC_V6_KEY_DIP_2f 4933
#define LWR_MASK1_L3MC_V6_KEY_L3_IIFf 4934
#define LWR_MASK1_L3MC_V6_KEY_RSVf 4935
#define LWR_MASK1_L3MC_V6_KEY_SIP_0f 4936
#define LWR_MASK1_L3MC_V6_KEY_SIP_1f 4937
#define LWR_MASK1_L3MC_V6_KEY_VRFf 4938
#define LWR_MASK1_LPM_V4_KEYf 4939
#define LWR_MASK1_LPM_V4_KEY_IP_ADDRf 4940
#define LWR_MASK1_LPM_V4_KEY_RSVf 4941
#define LWR_MASK1_LPM_V4_KEY_VRFf 4942
#define LWR_MASK1_LPM_V6_KEYf 4943
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_0f 4944
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_1f 4945
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_2f 4946
#define LWR_MASK1_LPM_V6_KEY_D_IP_ADDR_3f 4947
#define LWR_MASK1_LPM_V6_KEY_D_RSVf 4948
#define LWR_MASK1_LPM_V6_KEY_D_RSV_0f 4949
#define LWR_MASK1_LPM_V6_KEY_D_RSV_1f 4950
#define LWR_MASK1_LPM_V6_KEY_D_RSV_2f 4951
#define LWR_MASK1_LPM_V6_KEY_D_VRFf 4952
#define LWR_MASK1_LPM_V6_KEY_H_IP_ADDR_0f 4953
#define LWR_MASK1_LPM_V6_KEY_H_VRFf 4954
#define LWR_MASK1_LPM_V6_KEY_S_IP_ADDR_0f 4955
#define LWR_MASK1_LPM_V6_KEY_S_IP_ADDR_1f 4956
#define LWR_MASK1_LPM_V6_KEY_S_RSV_0f 4957
#define LWR_MASK1_LPM_V6_KEY_S_VRFf 4958
#define LWR_MASK1_PROTOCOLf 4959
#define LWR_MASK1_V4_DIPf 4960
#define LWR_MASK1_V4_SIPf 4961
#define LWR_MASK1_VIDf 4962
#define LWR_MASK1_VID_HALFf 4963
#define LWR_MASKSf 4964
#define LWR_PARITY0f 4965
#define LWR_PARITY1f 4966
#define LWR_TCAM_ECCP_KEYf 4967
#define LWR_TCAM_ECCP_MASKf 4968
#define LWR_TCAM_ECC_KEYf 4969
#define LWR_TCAM_ECC_MASKf 4970
#define LWR_TCAM_PARITY_KEYf 4971
#define LWR_TCAM_PARITY_MASKf 4972
#define LWR_VALIDf 4973
#define LWR_VALID0f 4974
#define LWR_VALID1f 4975
#define L_TPMA_WATERMARKf 4976
#define M0SSQ_FLOP_BASED_SRAMf 4977
#define M0SS_CLK_ENf 4978
#define M0SS_SOFT_RESETf 4979
#define MACf 4980
#define MAC0_HIf 4981
#define MAC0_LOf 4982
#define MAC1_HIf 4983
#define MAC1_LOf 4984
#define MACRO_FLOW_HASH_BYTE_SELf 4985
#define MACRO_FLOW_HASH_FUNC_SELf 4986
#define MACSA_ALL_ZERO_DROPf 4987
#define MACSA_EQUALS_MACDA_DROPf 4988
#define MAC_ADDRf 4989
#define MAC_ADDRESSf 4990
#define MAC_ADDR_MASKf 4991
#define MAC_BLOCK_MASKf 4992
#define MAC_BLOCK_TABLEf 4993
#define MAC_DA_LOWERf 4994
#define MAC_DA_UPPERf 4995
#define MAC_ERRf 4996
#define MAC_HIf 4997
#define MAC_LINK_DOWN_SEQ_ENf 4998
#define MAC_LOf 4999
#define MAC_LWRf 5000
#define MAC_PORT_MODEf 5001
#define MAC_UPRf 5002
#define MAJORf 5003
#define MAPPING_SELf 5004
#define MAP_FIFODMA_SLICE0_MEMWR_REQf 5005
#define MAP_FIFODMA_SLICE1_MEMWR_REQf 5006
#define MAP_FIFODMA_SLICE2_MEMWR_REQf 5007
#define MAP_SCHAN_FIFO_0_MEMWR_REQf 5008
#define MAP_SCHAN_FIFO_1_MEMWR_REQf 5009
#define MARK_GREENf 5010
#define MARK_GREEN_THDf 5011
#define MARK_REDf 5012
#define MARK_RED_THDf 5013
#define MARK_YELLOWf 5014
#define MARK_YELLOW_THDf 5015
#define MARTIAN_ADDR_TOCPUf 5016
#define MASKf 5017
#define MASK0f 5018
#define MASK0_COMP_V4_KEYf 5019
#define MASK0_COMP_V4_KEY_IP_ADDRf 5020
#define MASK0_COMP_V4_KEY_IP_FLAGSf 5021
#define MASK0_COMP_V4_KEY_IP_PROTf 5022
#define MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 5023
#define MASK0_COMP_V4_KEY_L4_PORTf 5024
#define MASK0_COMP_V4_KEY_MAC_LWRf 5025
#define MASK0_COMP_V4_KEY_MAC_UPRf 5026
#define MASK0_COMP_V4_KEY_RSV0f 5027
#define MASK0_COMP_V4_KEY_RSV1f 5028
#define MASK0_COMP_V4_KEY_VRF_LWRf 5029
#define MASK0_COMP_V4_KEY_VRF_UPRf 5030
#define MASK0_COMP_V6_KEYf 5031
#define MASK0_COMP_V6_KEY_IP_ADDR_0f 5032
#define MASK0_COMP_V6_KEY_IP_ADDR_1f 5033
#define MASK0_COMP_V6_KEY_IP_ADDR_2f 5034
#define MASK0_COMP_V6_KEY_IP_PROTf 5035
#define MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 5036
#define MASK0_COMP_V6_KEY_L4_PORTf 5037
#define MASK0_COMP_V6_KEY_RSVf 5038
#define MASK0_COMP_V6_KEY_VRFf 5039
#define MASK0_IP_ADDRf 5040
#define MASK0_KEYf 5041
#define MASK0_KEY_MODEf 5042
#define MASK0_KEY_TYPEf 5043
#define MASK0_L3MC_V4_KEYf 5044
#define MASK0_L3MC_V4_KEY_DIPf 5045
#define MASK0_L3MC_V4_KEY_L3_IIFf 5046
#define MASK0_L3MC_V4_KEY_RSV0f 5047
#define MASK0_L3MC_V4_KEY_SIP_0f 5048
#define MASK0_L3MC_V4_KEY_SIP_1f 5049
#define MASK0_L3MC_V4_KEY_VRFf 5050
#define MASK0_L3MC_V6_KEYf 5051
#define MASK0_L3MC_V6_KEY_DIP_0f 5052
#define MASK0_L3MC_V6_KEY_DIP_1f 5053
#define MASK0_L3MC_V6_KEY_DIP_2f 5054
#define MASK0_L3MC_V6_KEY_L3_IIFf 5055
#define MASK0_L3MC_V6_KEY_RSVf 5056
#define MASK0_L3MC_V6_KEY_SIP_0f 5057
#define MASK0_L3MC_V6_KEY_SIP_1f 5058
#define MASK0_L3MC_V6_KEY_VRFf 5059
#define MASK0_LPM_V4_KEYf 5060
#define MASK0_LPM_V4_KEY_IP_ADDRf 5061
#define MASK0_LPM_V4_KEY_RSVf 5062
#define MASK0_LPM_V4_KEY_VRFf 5063
#define MASK0_LPM_V6_KEYf 5064
#define MASK0_LPM_V6_KEY_D_IP_ADDR_0f 5065
#define MASK0_LPM_V6_KEY_D_IP_ADDR_1f 5066
#define MASK0_LPM_V6_KEY_D_IP_ADDR_2f 5067
#define MASK0_LPM_V6_KEY_D_IP_ADDR_3f 5068
#define MASK0_LPM_V6_KEY_D_RSVf 5069
#define MASK0_LPM_V6_KEY_D_RSV_0f 5070
#define MASK0_LPM_V6_KEY_D_RSV_1f 5071
#define MASK0_LPM_V6_KEY_D_RSV_2f 5072
#define MASK0_LPM_V6_KEY_D_VRFf 5073
#define MASK0_LPM_V6_KEY_H_IP_ADDR_0f 5074
#define MASK0_LPM_V6_KEY_H_VRFf 5075
#define MASK0_LPM_V6_KEY_S_IP_ADDR_0f 5076
#define MASK0_LPM_V6_KEY_S_IP_ADDR_1f 5077
#define MASK0_LPM_V6_KEY_S_RSV_0f 5078
#define MASK0_LPM_V6_KEY_S_VRFf 5079
#define MASK0_LWRf 5080
#define MASK0_PROTOCOLf 5081
#define MASK0_UPRf 5082
#define MASK0_V4_DIPf 5083
#define MASK0_V4_SIPf 5084
#define MASK0_VIDf 5085
#define MASK0_VID_HALFf 5086
#define MASK1f 5087
#define MASK1_COMP_V4_KEYf 5088
#define MASK1_COMP_V4_KEY_IP_ADDRf 5089
#define MASK1_COMP_V4_KEY_IP_FLAGSf 5090
#define MASK1_COMP_V4_KEY_IP_PROTf 5091
#define MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 5092
#define MASK1_COMP_V4_KEY_L4_PORTf 5093
#define MASK1_COMP_V4_KEY_MAC_LWRf 5094
#define MASK1_COMP_V4_KEY_MAC_UPRf 5095
#define MASK1_COMP_V4_KEY_RSV0f 5096
#define MASK1_COMP_V4_KEY_RSV1f 5097
#define MASK1_COMP_V4_KEY_VRF_LWRf 5098
#define MASK1_COMP_V4_KEY_VRF_UPRf 5099
#define MASK1_COMP_V6_KEYf 5100
#define MASK1_COMP_V6_KEY_IP_ADDR_0f 5101
#define MASK1_COMP_V6_KEY_IP_ADDR_1f 5102
#define MASK1_COMP_V6_KEY_IP_ADDR_2f 5103
#define MASK1_COMP_V6_KEY_IP_PROTf 5104
#define MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 5105
#define MASK1_COMP_V6_KEY_L4_PORTf 5106
#define MASK1_COMP_V6_KEY_RSVf 5107
#define MASK1_COMP_V6_KEY_VRFf 5108
#define MASK1_IP_ADDRf 5109
#define MASK1_KEYf 5110
#define MASK1_KEY_MODEf 5111
#define MASK1_KEY_TYPEf 5112
#define MASK1_L3MC_V4_KEYf 5113
#define MASK1_L3MC_V4_KEY_DIPf 5114
#define MASK1_L3MC_V4_KEY_L3_IIFf 5115
#define MASK1_L3MC_V4_KEY_RSV0f 5116
#define MASK1_L3MC_V4_KEY_SIP_0f 5117
#define MASK1_L3MC_V4_KEY_SIP_1f 5118
#define MASK1_L3MC_V4_KEY_VRFf 5119
#define MASK1_L3MC_V6_KEYf 5120
#define MASK1_L3MC_V6_KEY_DIP_0f 5121
#define MASK1_L3MC_V6_KEY_DIP_1f 5122
#define MASK1_L3MC_V6_KEY_DIP_2f 5123
#define MASK1_L3MC_V6_KEY_L3_IIFf 5124
#define MASK1_L3MC_V6_KEY_RSVf 5125
#define MASK1_L3MC_V6_KEY_SIP_0f 5126
#define MASK1_L3MC_V6_KEY_SIP_1f 5127
#define MASK1_L3MC_V6_KEY_VRFf 5128
#define MASK1_LPM_V4_KEYf 5129
#define MASK1_LPM_V4_KEY_IP_ADDRf 5130
#define MASK1_LPM_V4_KEY_RSVf 5131
#define MASK1_LPM_V4_KEY_VRFf 5132
#define MASK1_LPM_V6_KEYf 5133
#define MASK1_LPM_V6_KEY_D_IP_ADDR_0f 5134
#define MASK1_LPM_V6_KEY_D_IP_ADDR_1f 5135
#define MASK1_LPM_V6_KEY_D_IP_ADDR_2f 5136
#define MASK1_LPM_V6_KEY_D_IP_ADDR_3f 5137
#define MASK1_LPM_V6_KEY_D_RSVf 5138
#define MASK1_LPM_V6_KEY_D_RSV_0f 5139
#define MASK1_LPM_V6_KEY_D_RSV_1f 5140
#define MASK1_LPM_V6_KEY_D_RSV_2f 5141
#define MASK1_LPM_V6_KEY_D_VRFf 5142
#define MASK1_LPM_V6_KEY_H_IP_ADDR_0f 5143
#define MASK1_LPM_V6_KEY_H_VRFf 5144
#define MASK1_LPM_V6_KEY_S_IP_ADDR_0f 5145
#define MASK1_LPM_V6_KEY_S_IP_ADDR_1f 5146
#define MASK1_LPM_V6_KEY_S_RSV_0f 5147
#define MASK1_LPM_V6_KEY_S_VRFf 5148
#define MASK1_LWRf 5149
#define MASK1_PROTOCOLf 5150
#define MASK1_UPRf 5151
#define MASK1_V4_DIPf 5152
#define MASK1_V4_SIPf 5153
#define MASK1_VIDf 5154
#define MASK1_VID_HALFf 5155
#define MASKSf 5156
#define MASK_OPCODE_BEAT_IN_RESPONSE_WRITEf 5157
#define MASK_SIZE_1f 5158
#define MASK_SIZE_2f 5159
#define MASTER_ABORTf 5160
#define MASTER_PECf 5161
#define MASTER_RD_STATUSf 5162
#define MASTER_RTRY_CNTf 5163
#define MASTER_RX_EVENTf 5164
#define MASTER_RX_EVENT_ENf 5165
#define MASTER_RX_FIFO_FLUSHf 5166
#define MASTER_RX_FIFO_FULLf 5167
#define MASTER_RX_FIFO_FULL_ENf 5168
#define MASTER_RX_FIFO_THRESHOLDf 5169
#define MASTER_RX_PKT_COUNTf 5170
#define MASTER_RX_THRESHOLD_HITf 5171
#define MASTER_RX_THRESHOLD_HIT_ENf 5172
#define MASTER_SMBUS_RD_DATAf 5173
#define MASTER_SMBUS_WR_DATAf 5174
#define MASTER_START_BUSYf 5175
#define MASTER_START_BUSY_COMMANDf 5176
#define MASTER_START_BUSY_ENf 5177
#define MASTER_STATUSf 5178
#define MASTER_TX_FIFO_FLUSHf 5179
#define MASTER_TX_UNDERRUNf 5180
#define MASTER_TX_UNDERRUN_ENf 5181
#define MASTER_WR_STATUSf 5182
#define MAST_N_BOOTf 5183
#define MATCH_ENABLEf 5184
#define MATCH_LPHASEf 5185
#define MATCH_UPHASEf 5186
#define MAXf 5187
#define MAXCONFIGf 5188
#define MAX_ADDITION_SIZEf 5189
#define MAX_ADDITION_SIZE_FOR_CPU_PORTf 5190
#define MAX_ADDRf 5191
#define MAX_BISR_LENGHTf 5192
#define MAX_BUCKETf 5193
#define MAX_CREDITSf 5194
#define MAX_DAC_CODEf 5195
#define MAX_DROP_RATE_GREENf 5196
#define MAX_DROP_RATE_REDf 5197
#define MAX_DROP_RATE_YELLOWf 5198
#define MAX_ENTRIES_DATA_BUFf 5199
#define MAX_IDXf 5200
#define MAX_METER_GRANf 5201
#define MAX_NUMBER_OF_ENTRIES_ENCf 5202
#define MAX_OR_REMAINING_LENf 5203
#define MAX_PROFILE_EXCEEDED_FLAGf 5204
#define MAX_PVT_DATAf 5205
#define MAX_REFRESHf 5206
#define MAX_SCf 5207
#define MAX_SPACING_ALL_SPEEDSf 5208
#define MAX_SPACING_SPECIAL_SLOTf 5209
#define MAX_SRC_PORT_SPEEDf 5210
#define MAX_THD_GREENf 5211
#define MAX_THD_REDf 5212
#define MAX_THD_SELf 5213
#define MAX_THD_YELLOWf 5214
#define MAX_THRESHOLDf 5215
#define MAX_USAGEf 5216
#define MBIST_MODEf 5217
#define MCf 5218
#define MCINDEXf 5219
#define MC_CELL0_INFOf 5220
#define MC_CELL1_INFOf 5221
#define MC_CELL2_INFOf 5222
#define MC_CELL3_INFOf 5223
#define MC_CELL4_INFOf 5224
#define MC_CELL5_INFOf 5225
#define MC_CELL6_INFOf 5226
#define MC_CELL7_INFOf 5227
#define MC_CELL8_INFOf 5228
#define MC_CELL9_INFOf 5229
#define MC_COSf 5230
#define MC_COS1f 5231
#define MC_COS_ERROR_INTR_ENf 5232
#define MC_COS_ERROR_INTR_OVRf 5233
#define MC_COS_ERROR_INTR_STATf 5234
#define MC_CQEB_FULL_THRESHOLDf 5235
#define MC_CQEB_OVERFLOWf 5236
#define MC_CQEB_OVERFLOW_STATf 5237
#define MC_CQEB_UNDERFLOWf 5238
#define MC_CQEB_UNDERFLOW_STATf 5239
#define MC_CQEB_USE_COUNTf 5240
#define MC_DISABLE_SIP_LOOKUPf 5241
#define MC_IDXf 5242
#define MC_INDEX_ERROR_TOCPUf 5243
#define MC_OVERFLOW_SIZEf 5244
#define MC_Q_MODEf 5245
#define MC_Q_THRESH_CAPf 5246
#define MC_SAF_CELLS_IN_ITM_CNTRf 5247
#define MC_SAF_PKTS_IN_ITM_CNTRf 5248
#define MC_TYPEf 5249
#define MDC_MODEf 5250
#define MDIO_FUNC_CTRLf 5251
#define MDIO_OP_TYPEf 5252
#define MDIO_OUT_DELAYf 5253
#define MD_DATAf 5254
#define MD_HDR_FIELD_0_ENABLEf 5255
#define MD_HDR_FIELD_0_SHIFT_OFFSETf 5256
#define MD_HDR_FIELD_10_ENABLEf 5257
#define MD_HDR_FIELD_10_SHIFT_OFFSETf 5258
#define MD_HDR_FIELD_11_ENABLEf 5259
#define MD_HDR_FIELD_11_SHIFT_OFFSETf 5260
#define MD_HDR_FIELD_12_ENABLEf 5261
#define MD_HDR_FIELD_12_SHIFT_OFFSETf 5262
#define MD_HDR_FIELD_13_ENABLEf 5263
#define MD_HDR_FIELD_13_SHIFT_OFFSETf 5264
#define MD_HDR_FIELD_14_ENABLEf 5265
#define MD_HDR_FIELD_14_SHIFT_OFFSETf 5266
#define MD_HDR_FIELD_15_ENABLEf 5267
#define MD_HDR_FIELD_15_SHIFT_OFFSETf 5268
#define MD_HDR_FIELD_16_ENABLEf 5269
#define MD_HDR_FIELD_16_SHIFT_OFFSETf 5270
#define MD_HDR_FIELD_17_ENABLEf 5271
#define MD_HDR_FIELD_17_SHIFT_OFFSETf 5272
#define MD_HDR_FIELD_18_ENABLEf 5273
#define MD_HDR_FIELD_18_SHIFT_OFFSETf 5274
#define MD_HDR_FIELD_19_ENABLEf 5275
#define MD_HDR_FIELD_19_SHIFT_OFFSETf 5276
#define MD_HDR_FIELD_1_ENABLEf 5277
#define MD_HDR_FIELD_1_SHIFT_OFFSETf 5278
#define MD_HDR_FIELD_20_ENABLEf 5279
#define MD_HDR_FIELD_20_SHIFT_OFFSETf 5280
#define MD_HDR_FIELD_21_ENABLEf 5281
#define MD_HDR_FIELD_21_SHIFT_OFFSETf 5282
#define MD_HDR_FIELD_22_ENABLEf 5283
#define MD_HDR_FIELD_22_SHIFT_OFFSETf 5284
#define MD_HDR_FIELD_23_ENABLEf 5285
#define MD_HDR_FIELD_23_SHIFT_OFFSETf 5286
#define MD_HDR_FIELD_2_ENABLEf 5287
#define MD_HDR_FIELD_2_SHIFT_OFFSETf 5288
#define MD_HDR_FIELD_3_ENABLEf 5289
#define MD_HDR_FIELD_3_SHIFT_OFFSETf 5290
#define MD_HDR_FIELD_4_ENABLEf 5291
#define MD_HDR_FIELD_4_SHIFT_OFFSETf 5292
#define MD_HDR_FIELD_5_ENABLEf 5293
#define MD_HDR_FIELD_5_SHIFT_OFFSETf 5294
#define MD_HDR_FIELD_6_ENABLEf 5295
#define MD_HDR_FIELD_6_SHIFT_OFFSETf 5296
#define MD_HDR_FIELD_7_ENABLEf 5297
#define MD_HDR_FIELD_7_SHIFT_OFFSETf 5298
#define MD_HDR_FIELD_8_ENABLEf 5299
#define MD_HDR_FIELD_8_SHIFT_OFFSETf 5300
#define MD_HDR_FIELD_9_ENABLEf 5301
#define MD_HDR_FIELD_9_SHIFT_OFFSETf 5302
#define MD_HDR_LEN_GRANULARITYf 5303
#define MD_HDR_TEMPLATE_ID_MASKf 5304
#define MD_HDR_TEMPLATE_ID_VALUEf 5305
#define MD_HDR_TYPEf 5306
#define MD_HDR_TYPE_VALIDf 5307
#define MEMBASEf 5308
#define MEMBERSHIP_PROFILE_PTRf 5309
#define MEMBER_0_NHIf 5310
#define MEMBER_0_NHI_VALIDf 5311
#define MEMBER_0_PORTf 5312
#define MEMBER_0_PORT_VALIDf 5313
#define MEMBER_10_NHIf 5314
#define MEMBER_10_NHI_VALIDf 5315
#define MEMBER_10_PORTf 5316
#define MEMBER_10_PORT_VALIDf 5317
#define MEMBER_11_NHIf 5318
#define MEMBER_11_NHI_VALIDf 5319
#define MEMBER_11_PORTf 5320
#define MEMBER_11_PORT_VALIDf 5321
#define MEMBER_12_NHIf 5322
#define MEMBER_12_NHI_VALIDf 5323
#define MEMBER_12_PORTf 5324
#define MEMBER_12_PORT_VALIDf 5325
#define MEMBER_13_NHIf 5326
#define MEMBER_13_NHI_VALIDf 5327
#define MEMBER_13_PORTf 5328
#define MEMBER_13_PORT_VALIDf 5329
#define MEMBER_14_NHIf 5330
#define MEMBER_14_NHI_VALIDf 5331
#define MEMBER_14_PORTf 5332
#define MEMBER_14_PORT_VALIDf 5333
#define MEMBER_15_NHIf 5334
#define MEMBER_15_NHI_VALIDf 5335
#define MEMBER_15_PORTf 5336
#define MEMBER_15_PORT_VALIDf 5337
#define MEMBER_16_NHIf 5338
#define MEMBER_16_NHI_VALIDf 5339
#define MEMBER_16_PORTf 5340
#define MEMBER_16_PORT_VALIDf 5341
#define MEMBER_17_NHIf 5342
#define MEMBER_17_NHI_VALIDf 5343
#define MEMBER_17_PORTf 5344
#define MEMBER_17_PORT_VALIDf 5345
#define MEMBER_18_NHIf 5346
#define MEMBER_18_NHI_VALIDf 5347
#define MEMBER_18_PORTf 5348
#define MEMBER_18_PORT_VALIDf 5349
#define MEMBER_19_NHIf 5350
#define MEMBER_19_NHI_VALIDf 5351
#define MEMBER_19_PORTf 5352
#define MEMBER_19_PORT_VALIDf 5353
#define MEMBER_1_NHIf 5354
#define MEMBER_1_NHI_VALIDf 5355
#define MEMBER_1_PORTf 5356
#define MEMBER_1_PORT_VALIDf 5357
#define MEMBER_20_NHIf 5358
#define MEMBER_20_NHI_VALIDf 5359
#define MEMBER_20_PORTf 5360
#define MEMBER_20_PORT_VALIDf 5361
#define MEMBER_21_NHIf 5362
#define MEMBER_21_NHI_VALIDf 5363
#define MEMBER_21_PORTf 5364
#define MEMBER_21_PORT_VALIDf 5365
#define MEMBER_22_NHIf 5366
#define MEMBER_22_NHI_VALIDf 5367
#define MEMBER_22_PORTf 5368
#define MEMBER_22_PORT_VALIDf 5369
#define MEMBER_23_NHIf 5370
#define MEMBER_23_NHI_VALIDf 5371
#define MEMBER_23_PORTf 5372
#define MEMBER_23_PORT_VALIDf 5373
#define MEMBER_24_NHIf 5374
#define MEMBER_24_NHI_VALIDf 5375
#define MEMBER_24_PORTf 5376
#define MEMBER_24_PORT_VALIDf 5377
#define MEMBER_25_NHIf 5378
#define MEMBER_25_NHI_VALIDf 5379
#define MEMBER_25_PORTf 5380
#define MEMBER_25_PORT_VALIDf 5381
#define MEMBER_26_NHIf 5382
#define MEMBER_26_NHI_VALIDf 5383
#define MEMBER_26_PORTf 5384
#define MEMBER_26_PORT_VALIDf 5385
#define MEMBER_27_NHIf 5386
#define MEMBER_27_NHI_VALIDf 5387
#define MEMBER_27_PORTf 5388
#define MEMBER_27_PORT_VALIDf 5389
#define MEMBER_28_NHIf 5390
#define MEMBER_28_NHI_VALIDf 5391
#define MEMBER_28_PORTf 5392
#define MEMBER_28_PORT_VALIDf 5393
#define MEMBER_29_NHIf 5394
#define MEMBER_29_NHI_VALIDf 5395
#define MEMBER_29_PORTf 5396
#define MEMBER_29_PORT_VALIDf 5397
#define MEMBER_2_NHIf 5398
#define MEMBER_2_NHI_VALIDf 5399
#define MEMBER_2_PORTf 5400
#define MEMBER_2_PORT_VALIDf 5401
#define MEMBER_30_NHIf 5402
#define MEMBER_30_NHI_VALIDf 5403
#define MEMBER_30_PORTf 5404
#define MEMBER_30_PORT_VALIDf 5405
#define MEMBER_31_NHIf 5406
#define MEMBER_31_NHI_VALIDf 5407
#define MEMBER_31_PORTf 5408
#define MEMBER_31_PORT_VALIDf 5409
#define MEMBER_32_NHIf 5410
#define MEMBER_32_NHI_VALIDf 5411
#define MEMBER_32_PORTf 5412
#define MEMBER_32_PORT_VALIDf 5413
#define MEMBER_33_NHIf 5414
#define MEMBER_33_NHI_VALIDf 5415
#define MEMBER_33_PORTf 5416
#define MEMBER_33_PORT_VALIDf 5417
#define MEMBER_34_NHIf 5418
#define MEMBER_34_NHI_VALIDf 5419
#define MEMBER_34_PORTf 5420
#define MEMBER_34_PORT_VALIDf 5421
#define MEMBER_35_NHIf 5422
#define MEMBER_35_NHI_VALIDf 5423
#define MEMBER_35_PORTf 5424
#define MEMBER_35_PORT_VALIDf 5425
#define MEMBER_36_NHIf 5426
#define MEMBER_36_NHI_VALIDf 5427
#define MEMBER_36_PORTf 5428
#define MEMBER_36_PORT_VALIDf 5429
#define MEMBER_37_NHIf 5430
#define MEMBER_37_NHI_VALIDf 5431
#define MEMBER_37_PORTf 5432
#define MEMBER_37_PORT_VALIDf 5433
#define MEMBER_38_NHIf 5434
#define MEMBER_38_NHI_VALIDf 5435
#define MEMBER_38_PORTf 5436
#define MEMBER_38_PORT_VALIDf 5437
#define MEMBER_39_NHIf 5438
#define MEMBER_39_NHI_VALIDf 5439
#define MEMBER_39_PORTf 5440
#define MEMBER_39_PORT_VALIDf 5441
#define MEMBER_3_NHIf 5442
#define MEMBER_3_NHI_VALIDf 5443
#define MEMBER_3_PORTf 5444
#define MEMBER_3_PORT_VALIDf 5445
#define MEMBER_40_NHIf 5446
#define MEMBER_40_NHI_VALIDf 5447
#define MEMBER_40_PORTf 5448
#define MEMBER_40_PORT_VALIDf 5449
#define MEMBER_41_NHIf 5450
#define MEMBER_41_NHI_VALIDf 5451
#define MEMBER_41_PORTf 5452
#define MEMBER_41_PORT_VALIDf 5453
#define MEMBER_42_NHIf 5454
#define MEMBER_42_NHI_VALIDf 5455
#define MEMBER_42_PORTf 5456
#define MEMBER_42_PORT_VALIDf 5457
#define MEMBER_43_NHIf 5458
#define MEMBER_43_NHI_VALIDf 5459
#define MEMBER_43_PORTf 5460
#define MEMBER_43_PORT_VALIDf 5461
#define MEMBER_44_NHIf 5462
#define MEMBER_44_NHI_VALIDf 5463
#define MEMBER_44_PORTf 5464
#define MEMBER_44_PORT_VALIDf 5465
#define MEMBER_45_NHIf 5466
#define MEMBER_45_NHI_VALIDf 5467
#define MEMBER_45_PORTf 5468
#define MEMBER_45_PORT_VALIDf 5469
#define MEMBER_46_NHIf 5470
#define MEMBER_46_NHI_VALIDf 5471
#define MEMBER_46_PORTf 5472
#define MEMBER_46_PORT_VALIDf 5473
#define MEMBER_47_NHIf 5474
#define MEMBER_47_NHI_VALIDf 5475
#define MEMBER_47_PORTf 5476
#define MEMBER_47_PORT_VALIDf 5477
#define MEMBER_48_NHIf 5478
#define MEMBER_48_NHI_VALIDf 5479
#define MEMBER_48_PORTf 5480
#define MEMBER_48_PORT_VALIDf 5481
#define MEMBER_49_NHIf 5482
#define MEMBER_49_NHI_VALIDf 5483
#define MEMBER_49_PORTf 5484
#define MEMBER_49_PORT_VALIDf 5485
#define MEMBER_4_NHIf 5486
#define MEMBER_4_NHI_VALIDf 5487
#define MEMBER_4_PORTf 5488
#define MEMBER_4_PORT_VALIDf 5489
#define MEMBER_50_NHIf 5490
#define MEMBER_50_NHI_VALIDf 5491
#define MEMBER_50_PORTf 5492
#define MEMBER_50_PORT_VALIDf 5493
#define MEMBER_51_NHIf 5494
#define MEMBER_51_NHI_VALIDf 5495
#define MEMBER_51_PORTf 5496
#define MEMBER_51_PORT_VALIDf 5497
#define MEMBER_52_NHIf 5498
#define MEMBER_52_NHI_VALIDf 5499
#define MEMBER_52_PORTf 5500
#define MEMBER_52_PORT_VALIDf 5501
#define MEMBER_53_NHIf 5502
#define MEMBER_53_NHI_VALIDf 5503
#define MEMBER_53_PORTf 5504
#define MEMBER_53_PORT_VALIDf 5505
#define MEMBER_54_NHIf 5506
#define MEMBER_54_NHI_VALIDf 5507
#define MEMBER_54_PORTf 5508
#define MEMBER_54_PORT_VALIDf 5509
#define MEMBER_55_NHIf 5510
#define MEMBER_55_NHI_VALIDf 5511
#define MEMBER_55_PORTf 5512
#define MEMBER_55_PORT_VALIDf 5513
#define MEMBER_56_NHIf 5514
#define MEMBER_56_NHI_VALIDf 5515
#define MEMBER_56_PORTf 5516
#define MEMBER_56_PORT_VALIDf 5517
#define MEMBER_57_NHIf 5518
#define MEMBER_57_NHI_VALIDf 5519
#define MEMBER_57_PORTf 5520
#define MEMBER_57_PORT_VALIDf 5521
#define MEMBER_58_NHIf 5522
#define MEMBER_58_NHI_VALIDf 5523
#define MEMBER_58_PORTf 5524
#define MEMBER_58_PORT_VALIDf 5525
#define MEMBER_59_NHIf 5526
#define MEMBER_59_NHI_VALIDf 5527
#define MEMBER_59_PORTf 5528
#define MEMBER_59_PORT_VALIDf 5529
#define MEMBER_5_NHIf 5530
#define MEMBER_5_NHI_VALIDf 5531
#define MEMBER_5_PORTf 5532
#define MEMBER_5_PORT_VALIDf 5533
#define MEMBER_60_NHIf 5534
#define MEMBER_60_NHI_VALIDf 5535
#define MEMBER_60_PORTf 5536
#define MEMBER_60_PORT_VALIDf 5537
#define MEMBER_61_NHIf 5538
#define MEMBER_61_NHI_VALIDf 5539
#define MEMBER_61_PORTf 5540
#define MEMBER_61_PORT_VALIDf 5541
#define MEMBER_62_NHIf 5542
#define MEMBER_62_NHI_VALIDf 5543
#define MEMBER_62_PORTf 5544
#define MEMBER_62_PORT_VALIDf 5545
#define MEMBER_63_NHIf 5546
#define MEMBER_63_NHI_VALIDf 5547
#define MEMBER_63_PORTf 5548
#define MEMBER_63_PORT_VALIDf 5549
#define MEMBER_6_NHIf 5550
#define MEMBER_6_NHI_VALIDf 5551
#define MEMBER_6_PORTf 5552
#define MEMBER_6_PORT_VALIDf 5553
#define MEMBER_7_NHIf 5554
#define MEMBER_7_NHI_VALIDf 5555
#define MEMBER_7_PORTf 5556
#define MEMBER_7_PORT_VALIDf 5557
#define MEMBER_8_NHIf 5558
#define MEMBER_8_NHI_VALIDf 5559
#define MEMBER_8_PORTf 5560
#define MEMBER_8_PORT_VALIDf 5561
#define MEMBER_9_NHIf 5562
#define MEMBER_9_NHI_VALIDf 5563
#define MEMBER_9_PORTf 5564
#define MEMBER_9_PORT_VALIDf 5565
#define MEMBER_BMPf 5566
#define MEMBER_COUNTf 5567
#define MEMBER_ICCf 5568
#define MEMBER_POSITIONf 5569
#define MEMBER_REASSIGNMENTSf 5570
#define MEMINDEXf 5571
#define MEMORY_IDf 5572
#define MEMORY_READ_TOTAL_OUTSTD_LIMITf 5573
#define MEMORY_STANDBY_ENABLE_DIAG_DECf 5574
#define MEMORY_WRITE_TOTAL_OUTSTD_LIMITf 5575
#define MEM_COUNTf 5576
#define MEM_ECC_ERR_ENf 5577
#define MEM_ECC_ERR_STATUSf 5578
#define MEM_FIELDSf 5579
#define MEM_HWMf 5580
#define MEM_PAR_ERR_INT_ENf 5581
#define MEM_PAR_ERR_INT_SETf 5582
#define MEM_PAR_ERR_INT_STATf 5583
#define MEM_RESET_COMPLETEf 5584
#define MEM_RST_ACTf 5585
#define MEM_RST_DONEf 5586
#define MEM_TYPEf 5587
#define MERGE_MODE_ENf 5588
#define METERING_DISABLEf 5589
#define METER_ECC_ENf 5590
#define METER_GRANf 5591
#define METER_MUX_DATA_STAGING_PARITY_ENf 5592
#define METER_SETf 5593
#define METER_SET_ENABLEf 5594
#define METER_TABLE_1BIT_ERROR_REPORTf 5595
#define MH0f 5596
#define MH1f 5597
#define MH2f 5598
#define MH3f 5599
#define MHOST0_BOOT_DEVf 5600
#define MH_PFMf 5601
#define MH_SRC_PID_ENABLEf 5602
#define MH_TCf 5603
#define MH_TC_MAP_ENABLEf 5604
#define MIB_COUNTER_DOUBLE_BIT_ERRf 5605
#define MIB_COUNTER_ECC_CTRL_ENf 5606
#define MIB_COUNTER_ECC_ERR_ADDRESSf 5607
#define MIB_COUNTER_FORCE_DOUBLE_BIT_ERRf 5608
#define MIB_COUNTER_FORCE_SINGLE_BIT_ERRf 5609
#define MIB_COUNTER_MEM_CTRL_TMf 5610
#define MIB_COUNTER_MULTIPLE_ERRf 5611
#define MIB_COUNTER_SINGLE_BIT_ERRf 5612
#define MIB_DATAf 5613
#define MIB_RSC0_MEMf 5614
#define MIB_RSC0_MEM_EN_COR_ERR_RPTf 5615
#define MIB_RSC1_MEMf 5616
#define MIB_RSC1_MEM_EN_COR_ERR_RPTf 5617
#define MIB_RSC_DATA_HI_LVMf 5618
#define MIB_RSC_DATA_HI_TMf 5619
#define MIB_RSC_DATA_LO_LVMf 5620
#define MIB_RSC_DATA_LO_TMf 5621
#define MIB_RSC_MEM_ENf 5622
#define MIB_RX_MEM_ERRf 5623
#define MIB_TSC0_MEMf 5624
#define MIB_TSC0_MEM_EN_COR_ERR_RPTf 5625
#define MIB_TSC1_MEMf 5626
#define MIB_TSC1_MEM_EN_COR_ERR_RPTf 5627
#define MIB_TSC_DATA_HI_LVMf 5628
#define MIB_TSC_DATA_HI_TMf 5629
#define MIB_TSC_DATA_LO_LVMf 5630
#define MIB_TSC_DATA_LO_TMf 5631
#define MIB_TSC_MEM_ENf 5632
#define MIB_TX_MEM_ERRf 5633
#define MID_PKTf 5634
#define MID_PKT_100G_MIN_SPACINGf 5635
#define MID_PKT_200G_MIN_SPACINGf 5636
#define MID_PKT_400G_MIN_SPACINGf 5637
#define MID_PKT_50G_MIN_SPACINGf 5638
#define MINf 5639
#define MINCONFIGf 5640
#define MINORf 5641
#define MIN_BUCKETf 5642
#define MIN_BUFFER_AVAILABLE_USAGEf 5643
#define MIN_COUNTf 5644
#define MIN_DAC_CODEf 5645
#define MIN_HW_RST_STATUSf 5646
#define MIN_HW_RST_THRESHOLDf 5647
#define MIN_LIMITf 5648
#define MIN_METER_GRANf 5649
#define MIN_PROFILE_SATISFIED_FLAGf 5650
#define MIN_PVT_DATAf 5651
#define MIN_REFRESHf 5652
#define MIN_SPACE_VIOL_D_SRC_PORT_NUMf 5653
#define MIN_SPACE_VIOL_INTR_ENf 5654
#define MIN_SPACE_VIOL_INTR_OVRf 5655
#define MIN_SPACE_VIOL_INTR_STATf 5656
#define MIN_TCPHDR_SIZEf 5657
#define MIN_THD_GREENf 5658
#define MIN_THD_REDf 5659
#define MIN_THD_SELf 5660
#define MIN_THD_YELLOWf 5661
#define MIN_THRESHOLDf 5662
#define MIRRORf 5663
#define MIRROR_BMPf 5664
#define MIRROR_CTCf 5665
#define MIRROR_EGRESSf 5666
#define MIRROR_ENABLEf 5667
#define MIRROR_ENCAP_ENABLEf 5668
#define MIRROR_ENCAP_INDEXf 5669
#define MIRROR_IDXf 5670
#define MIRROR_INVALID_VLAN_DROPf 5671
#define MIRROR_MTP_INDEXf 5672
#define MIRROR_ON_DROPf 5673
#define MIRROR_ON_DROP_CELL_LIMITf 5674
#define MIRROR_ON_DROP_DESTINATION_PORTf 5675
#define MIRROR_ON_DROP_DESTINATION_QUEUEf 5676
#define MIRROR_ON_DROP_ELIGIBLEf 5677
#define MIRROR_ON_DROP_HWMf 5678
#define MIRROR_ON_DROP_HWM_CORf 5679
#define MIRROR_ON_DROP_MMU_ELIGIBLEf 5680
#define MIRROR_ON_DROP_MMU_PROFILEf 5681
#define MIRROR_ON_DROP_OCCUPANCYf 5682
#define MIRROR_ON_DROP_PKT_COLORf 5683
#define MIRROR_ON_DROP_POOL_OCCUPANCY_COUNTf 5684
#define MIRROR_ON_DROP_PORT_NUMf 5685
#define MIRROR_ON_DROP_PROFILEf 5686
#define MIRROR_ON_DROP_REASONf 5687
#define MIRROR_ON_DROP_SAMPLE_DROP_COUNTf 5688
#define MIRROR_ON_DROP_SAMPLE_ENQ_COUNTf 5689
#define MIRROR_ON_DROP_SAMPLING_PROB_IDXf 5690
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT0f 5691
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT1f 5692
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT2f 5693
#define MIRROR_ON_DROP_TAG_OCCUPANCY_COUNT3f 5694
#define MIRROR_ON_DROP_UC_COSf 5695
#define MIRROR_ON_DROP_VLDf 5696
#define MIRROR_OVERRIDE_SETf 5697
#define MIRROR_OVERRIDE_SET_ENABLEf 5698
#define MIRROR_SETf 5699
#define MIRROR_SET_ENABLEf 5700
#define MIRR_COSf 5701
#define MIRR_LOCAL_MTPf 5702
#define MIR_PBM_PTRf 5703
#define MIR_PBM_PTR_MIDSCANf 5704
#define MISS_FWD_ACTIONf 5705
#define MISS_VALID_ADDRESSf 5706
#define MISS_VALID_INTERRUPTf 5707
#define MLD_CHECKS_ENABLEf 5708
#define MLD_PKTS_UNICAST_IGNOREf 5709
#define MLD_QUERY_FWD_ACTIONf 5710
#define MLD_QUERY_TO_CPUf 5711
#define MLD_REP_DONE_FWD_ACTIONf 5712
#define MLD_REP_DONE_TO_CPUf 5713
#define MLVM_CTRLf 5714
#define MMRP_FWD_ACTIONf 5715
#define MMRP_PKT_TO_CPUf 5716
#define MMUQ0_EBGRP_NUMf 5717
#define MMUQ10_EBGRP_NUMf 5718
#define MMUQ11_EBGRP_NUMf 5719
#define MMUQ1_EBGRP_NUMf 5720
#define MMUQ2_EBGRP_NUMf 5721
#define MMUQ3_EBGRP_NUMf 5722
#define MMUQ4_EBGRP_NUMf 5723
#define MMUQ5_EBGRP_NUMf 5724
#define MMUQ6_EBGRP_NUMf 5725
#define MMUQ7_EBGRP_NUMf 5726
#define MMUQ8_EBGRP_NUMf 5727
#define MMUQ9_EBGRP_NUMf 5728
#define MMU_CCP_COPY_COUNT_INFOf 5729
#define MMU_CONGESTION_EXPERIENCEf 5730
#define MMU_CRB_CT_DELAY_LINE_IP_MEMf 5731
#define MMU_CRB_RL_DELAY_LINE_MEMf 5732
#define MMU_CRB_THD_DELAY_LINE_MEMf 5733
#define MMU_EBCFP_FAP_BITMAP_MEMf 5734
#define MMU_EBCFP_LAT_ABS_FIFOf 5735
#define MMU_EBCFP_MXM_TAG_MEMf 5736
#define MMU_EBCR_CELL_INFO_TILEf 5737
#define MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOf 5738
#define MMU_EBTOQ_CBf 5739
#define MMU_EBTOQ_CBNf 5740
#define MMU_EBTOQ_CFPf 5741
#define MMU_EBTOQ_QDBf 5742
#define MMU_INT_STAT_REQ_0f 5743
#define MMU_INT_STAT_REQ_1f 5744
#define MMU_MTRO_BUCKET_CPU_L1f 5745
#define MMU_MTRO_BUCKET_L0f 5746
#define MMU_MTRO_CPU_L1f 5747
#define MMU_MTRO_L0f 5748
#define MMU_NULL_SLOT_COUNTER_VALUEf 5749
#define MMU_OQS_FIFO_BANK0_MEMf 5750
#define MMU_OQS_FIFO_BANK10_MEMf 5751
#define MMU_OQS_FIFO_BANK11_MEMf 5752
#define MMU_OQS_FIFO_BANK12_MEMf 5753
#define MMU_OQS_FIFO_BANK13_MEMf 5754
#define MMU_OQS_FIFO_BANK14_MEMf 5755
#define MMU_OQS_FIFO_BANK15_MEMf 5756
#define MMU_OQS_FIFO_BANK16_MEMf 5757
#define MMU_OQS_FIFO_BANK1_MEMf 5758
#define MMU_OQS_FIFO_BANK2_MEMf 5759
#define MMU_OQS_FIFO_BANK3_MEMf 5760
#define MMU_OQS_FIFO_BANK4_MEMf 5761
#define MMU_OQS_FIFO_BANK5_MEMf 5762
#define MMU_OQS_FIFO_BANK6_MEMf 5763
#define MMU_OQS_FIFO_BANK7_MEMf 5764
#define MMU_OQS_FIFO_BANK8_MEMf 5765
#define MMU_OQS_FIFO_BANK9_MEMf 5766
#define MMU_OQS_FREE_BLOCK_MEMf 5767
#define MMU_OQS_INST0_BANK_BMP_MEMf 5768
#define MMU_OQS_INST0_LLIST_MEMf 5769
#define MMU_OQS_INST1_BANK_BMP_MEMf 5770
#define MMU_OQS_INST1_LLIST_MEMf 5771
#define MMU_OQS_INST2_BANK_BMP_MEMf 5772
#define MMU_OQS_INST2_LLIST_MEMf 5773
#define MMU_OQS_INST3_BANK_BMP_MEMf 5774
#define MMU_OQS_INST3_LLIST_MEMf 5775
#define MMU_PORTf 5776
#define MMU_QNUMf 5777
#define MMU_QSCH_ENABLE_ECCP_MEMf 5778
#define MMU_QSCH_EN_COR_ERR_RPTf 5779
#define MMU_QSCH_L0_ACCUM_COMP_MEMf 5780
#define MMU_QSCH_L0_CREDIT_MEMf 5781
#define MMU_QSCH_L0_FIRST_MEMf 5782
#define MMU_QSCH_L0_WEIGHT_MEMf 5783
#define MMU_QSCH_L1_ACCUM_COMP_MEMf 5784
#define MMU_QSCH_L1_CREDIT_MEMf 5785
#define MMU_QSCH_L1_FIRST_MEMf 5786
#define MMU_QSCH_L1_WEIGHT_MEMf 5787
#define MMU_QSCH_L2_ACCUM_COMP_MEMf 5788
#define MMU_QSCH_L2_CREDIT_MEMf 5789
#define MMU_QSCH_L2_WEIGHT_MEMf 5790
#define MMU_QUEUEf 5791
#define MMU_QUEUES_BKPf 5792
#define MMU_QUEUE_NUMf 5793
#define MMU_Q_NUMf 5794
#define MMU_Q_NUM_0f 5795
#define MMU_Q_NUM_1f 5796
#define MMU_Q_NUM_10f 5797
#define MMU_Q_NUM_11f 5798
#define MMU_Q_NUM_2f 5799
#define MMU_Q_NUM_3f 5800
#define MMU_Q_NUM_4f 5801
#define MMU_Q_NUM_5f 5802
#define MMU_Q_NUM_6f 5803
#define MMU_Q_NUM_7f 5804
#define MMU_Q_NUM_8f 5805
#define MMU_Q_NUM_9f 5806
#define MMU_Q_NUM_MATCH_ENf 5807
#define MMU_REPL_STATE_TBLf 5808
#define MMU_RQE_SPACIAL_ICC_FIFOf 5809
#define MMU_RQE_SPACIAL_ICC_FIFO_ECCP_ENf 5810
#define MMU_RQE_SPACIAL_REPL_FIFOf 5811
#define MMU_RQE_SPACIAL_REPL_FIFO_ECCP_ENf 5812
#define MMU_SCB_AGGREGATE_FIFO_BANK0f 5813
#define MMU_SCB_AGGREGATE_FIFO_BANK1f 5814
#define MMU_SCB_AGGREGATE_FIFO_BANK2f 5815
#define MMU_SCB_AGGREGATE_FIFO_BANK3f 5816
#define MMU_SCB_AGGREGATE_FIFO_BANK4f 5817
#define MMU_SCB_AGGREGATE_FIFO_BANK5f 5818
#define MMU_SCB_AGGREGATE_FIFO_BANK6f 5819
#define MMU_SCB_AGGREGATE_FIFO_BANK7f 5820
#define MMU_SCB_PIPE_CELL_LLf 5821
#define MMU_SCB_PIPE_CELL_STORAGEf 5822
#define MMU_SCB_PIPE_PDBf 5823
#define MMU_SCB_PIPE_PKT_FIFOf 5824
#define MMU_SPID_OVERRIDEf 5825
#define MMU_THDI_PORTSP_BSTf 5826
#define MMU_THDI_PORTSP_BST_ERR_DET_ENf 5827
#define MMU_THDI_PORTSP_CONFIGf 5828
#define MMU_THDI_PORTSP_CONFIG_ERR_DET_ENf 5829
#define MMU_THDI_PORTSP_COUNTERf 5830
#define MMU_THDI_PORTSP_COUNTER_ERR_DET_ENf 5831
#define MMU_THDI_PORT_BST_CONFIGf 5832
#define MMU_THDI_PORT_BST_CONFIG_ERR_DET_ENf 5833
#define MMU_THDI_PORT_PG_HDRM_BSTf 5834
#define MMU_THDI_PORT_PG_HDRM_BST_ERR_DET_ENf 5835
#define MMU_THDI_PORT_PG_HDRM_CONFIGf 5836
#define MMU_THDI_PORT_PG_HDRM_CONFIG_ERR_DET_ENf 5837
#define MMU_THDI_PORT_PG_HDRM_COUNTERf 5838
#define MMU_THDI_PORT_PG_HDRM_COUNTER_ERR_DET_ENf 5839
#define MMU_THDI_PORT_PG_MIN_CONFIGf 5840
#define MMU_THDI_PORT_PG_MIN_CONFIG_ERR_DET_ENf 5841
#define MMU_THDI_PORT_PG_MIN_COUNTERf 5842
#define MMU_THDI_PORT_PG_MIN_COUNTER_ERR_DET_ENf 5843
#define MMU_THDI_PORT_PG_RESUME_CONFIGf 5844
#define MMU_THDI_PORT_PG_RESUME_CONFIG_ERR_DET_ENf 5845
#define MMU_THDI_PORT_PG_SHARED_BSTf 5846
#define MMU_THDI_PORT_PG_SHARED_BST_ERR_DET_ENf 5847
#define MMU_THDI_PORT_PG_SHARED_CONFIGf 5848
#define MMU_THDI_PORT_PG_SHARED_CONFIG_ERR_DET_ENf 5849
#define MMU_THDI_PORT_PG_SHARED_COUNTERf 5850
#define MMU_THDI_PORT_PG_SHARED_COUNTER_ERR_DET_ENf 5851
#define MMU_THDO_BST_SHARED_PORTf 5852
#define MMU_THDO_BST_SHARED_PORTSP_MCf 5853
#define MMU_THDO_BST_SHARED_PORTSP_MC_ECCP_ENf 5854
#define MMU_THDO_BST_SHARED_PORT_ECCP_ENf 5855
#define MMU_THDO_BST_TOTAL_QUEUEf 5856
#define MMU_THDO_BST_TOTAL_QUEUE_ECCP_ENf 5857
#define MMU_THDO_CONFIG_MC_QGROUPf 5858
#define MMU_THDO_CONFIG_MC_QGROUP_ECCP_ENf 5859
#define MMU_THDO_CONFIG_PORTSP_MCf 5860
#define MMU_THDO_CONFIG_PORTSP_MC_ECCP_ENf 5861
#define MMU_THDO_CONFIG_PORT_UCf 5862
#define MMU_THDO_CONFIG_PORT_UC_ECCP_ENf 5863
#define MMU_THDO_CONFIG_UC_QGROUPf 5864
#define MMU_THDO_CONFIG_UC_QGROUP_ECCP_ENf 5865
#define MMU_THDO_COUNTER_MC_QGROUPf 5866
#define MMU_THDO_COUNTER_MC_QGROUP_ECCP_ENf 5867
#define MMU_THDO_COUNTER_PORTSP_MCf 5868
#define MMU_THDO_COUNTER_PORTSP_MC_ECCP_ENf 5869
#define MMU_THDO_COUNTER_PORT_UCf 5870
#define MMU_THDO_COUNTER_PORT_UC_ECCP_ENf 5871
#define MMU_THDO_COUNTER_QUEUEf 5872
#define MMU_THDO_COUNTER_QUEUE_ECCP_ENf 5873
#define MMU_THDO_COUNTER_UC_QGROUPf 5874
#define MMU_THDO_COUNTER_UC_QGROUP_ECCP_ENf 5875
#define MMU_THDO_DEVICE_PORT_MAPf 5876
#define MMU_THDO_DEVICE_PORT_MAP_ECCP_ENf 5877
#define MMU_THDO_EBST_FIFOf 5878
#define MMU_THDO_EBST_FIFO_ECCP_ENf 5879
#define MMU_THDO_EBST_PORT_CONFIGf 5880
#define MMU_THDO_EBST_PORT_CONFIG_ECCP_ENf 5881
#define MMU_THDO_MC_CQE_PRT_SP_BST_IDf 5882
#define MMU_THDO_MC_CQE_PRT_SP_BST_TRIGf 5883
#define MMU_THDO_MC_CQE_SP_BST_IDf 5884
#define MMU_THDO_MC_CQE_SP_BST_TRIGf 5885
#define MMU_THDO_OVERFLOW_NODE_IDf 5886
#define MMU_THDO_OVERFLOW_NODE_LEVELf 5887
#define MMU_THDO_PORT_DROP_COUNT_MCf 5888
#define MMU_THDO_PORT_DROP_COUNT_MC_ECCP_ENf 5889
#define MMU_THDO_PORT_DROP_COUNT_UCf 5890
#define MMU_THDO_PORT_DROP_COUNT_UC_ECCP_ENf 5891
#define MMU_THDO_PORT_Q_DROP_STATEf 5892
#define MMU_THDO_PORT_Q_DROP_STATE_ECCP_ENf 5893
#define MMU_THDO_PORT_Q_DROP_STATE_MCf 5894
#define MMU_THDO_PORT_Q_DROP_STATE_MC_ECCP_ENf 5895
#define MMU_THDO_PORT_Q_DROP_STATE_SHf 5896
#define MMU_THDO_PORT_Q_DROP_STATE_SH_ECCP_ENf 5897
#define MMU_THDO_PORT_SP_DROP_STATE_MCf 5898
#define MMU_THDO_PORT_SP_DROP_STATE_MC_ECCP_ENf 5899
#define MMU_THDO_PRT_SP_SHR_BST_IDf 5900
#define MMU_THDO_PRT_SP_SHR_BST_TRIGf 5901
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTf 5902
#define MMU_THDO_QUEUE_AVG_ARRIVAL_COUNT_ECCP_ENf 5903
#define MMU_THDO_QUEUE_CONFIGf 5904
#define MMU_THDO_QUEUE_CONFIG_ECCP_ENf 5905
#define MMU_THDO_QUEUE_DROP_COUNTf 5906
#define MMU_THDO_QUEUE_DROP_COUNT_ECCP_ENf 5907
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNTf 5908
#define MMU_THDO_QUEUE_INST_ARRIVAL_COUNT_ECCP_ENf 5909
#define MMU_THDO_QUEUE_RESUME_OFFSETf 5910
#define MMU_THDO_QUEUE_RESUME_OFFSET_ECCP_ENf 5911
#define MMU_THDO_QUE_TOT_BST_IDf 5912
#define MMU_THDO_QUE_TOT_BST_TRIGf 5913
#define MMU_THDO_Q_TO_QGRP_MAPDf 5914
#define MMU_THDO_Q_TO_QGRP_MAPD_ECCP_ENf 5915
#define MMU_THDO_RESUME_PORT_MCf 5916
#define MMU_THDO_RESUME_PORT_MC_ECCP_ENf 5917
#define MMU_THDO_RESUME_PORT_UCf 5918
#define MMU_THDO_RESUME_PORT_UC_ECCP_ENf 5919
#define MMU_THDO_RESUME_QUEUEf 5920
#define MMU_THDO_RESUME_QUEUE_ECCP_ENf 5921
#define MMU_THDO_SP_SHR_BST_IDf 5922
#define MMU_THDO_SP_SHR_BST_TRIGf 5923
#define MMU_THDO_SRC_PORT_DROP_COUNTf 5924
#define MMU_THDO_SRC_PORT_DROP_COUNT_ECCP_ENf 5925
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SHf 5926
#define MMU_THDO_TOTAL_COUNTER_QUEUE_SH_ECCP_ENf 5927
#define MMU_THDO_TOTAL_PORT_COUNTERf 5928
#define MMU_THDO_TOTAL_PORT_COUNTER_ECCP_ENf 5929
#define MMU_THDO_TOTAL_PORT_COUNTER_MCf 5930
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_ECCP_ENf 5931
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SHf 5932
#define MMU_THDO_TOTAL_PORT_COUNTER_MC_SH_ECCP_ENf 5933
#define MMU_THDO_TOTAL_PORT_COUNTER_SHf 5934
#define MMU_THDO_TOTAL_PORT_COUNTER_SH_ECCP_ENf 5935
#define MMU_THDO_UNDERFLOW_NODE_IDf 5936
#define MMU_THDO_UNDERFLOW_NODE_LEVELf 5937
#define MMU_THDO_WRED_SH_COUNTER_PORT_UCf 5938
#define MMU_THDO_WRED_SH_COUNTER_PORT_UC_ECCP_ENf 5939
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0f 5940
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM0_ECCP_ENf 5941
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1f 5942
#define MMU_TOQ_CQEB_DEQ_STAGING_MEM1_ECCP_ENf 5943
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPUf 5944
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_CPU_ECCP_ENf 5945
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWERf 5946
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_LOWER_ECCP_ENf 5947
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPERf 5948
#define MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_UPPER_ECCP_ENf 5949
#define MMU_TOQ_MC_CQEBf 5950
#define MMU_TOQ_MC_CQEBNf 5951
#define MMU_TOQ_MC_CQEBN_ECCP_ENf 5952
#define MMU_TOQ_MC_CQEB_ECCP_ENf 5953
#define MMU_TOQ_MC_CQEB_FAPf 5954
#define MMU_TOQ_MC_CQEB_FAP_ECCP_ENf 5955
#define MMU_TOQ_MC_DELAY_LINE_LOWERf 5956
#define MMU_TOQ_MC_DELAY_LINE_LOWER_ECCP_ENf 5957
#define MMU_TOQ_MC_DELAY_LINE_UPPERf 5958
#define MMU_TOQ_MC_DELAY_LINE_UPPER_ECCP_ENf 5959
#define MMU_TOQ_OQS_STAGING_MEMf 5960
#define MMU_TOQ_OQS_STAGING_MEM_ECCP_ENf 5961
#define MMU_TOQ_PORT_QTAIL_BANK_DBf 5962
#define MMU_TOQ_PORT_QTAIL_BANK_DB_ECCP_ENf 5963
#define MMU_TOQ_PORT_QTAIL_CNT_DBf 5964
#define MMU_TOQ_PORT_QTAIL_CNT_DB_ECCP_ENf 5965
#define MMU_TOQ_RQE_RECEPTION_FIFOf 5966
#define MMU_TOQ_RQE_RECEPTION_FIFO_ECCP_ENf 5967
#define MMU_TOQ_UC_CQEBN_LOWERf 5968
#define MMU_TOQ_UC_CQEBN_LOWER_ECCP_ENf 5969
#define MMU_TOQ_UC_CQEBN_UPPERf 5970
#define MMU_TOQ_UC_CQEBN_UPPER_ECCP_ENf 5971
#define MMU_TOQ_UC_CQEB_FAPf 5972
#define MMU_TOQ_UC_CQEB_FAP_ECCP_ENf 5973
#define MMU_TOQ_UC_CQEB_LOWERf 5974
#define MMU_TOQ_UC_CQEB_LOWER_ECCP_ENf 5975
#define MMU_TOQ_UC_CQEB_UPPERf 5976
#define MMU_TOQ_UC_CQEB_UPPER_ECCP_ENf 5977
#define MMU_TOQ_VOQDB_CPUf 5978
#define MMU_TOQ_VOQDB_CPU_ECCP_ENf 5979
#define MMU_TOQ_VOQDB_LOWERf 5980
#define MMU_TOQ_VOQDB_LOWER_ECCP_ENf 5981
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPUf 5982
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_CPU_ECCP_ENf 5983
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWERf 5984
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_LOWER_ECCP_ENf 5985
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPERf 5986
#define MMU_TOQ_VOQDB_TAIL_PARTIAL_UPPER_ECCP_ENf 5987
#define MMU_TOQ_VOQDB_UPPERf 5988
#define MMU_TOQ_VOQDB_UPPER_ECCP_ENf 5989
#define MMU_TOQ_VOQ_HEAD_DB_CPUf 5990
#define MMU_TOQ_VOQ_HEAD_DB_CPU_ECCP_ENf 5991
#define MMU_TOQ_VOQ_HEAD_DB_LOWERf 5992
#define MMU_TOQ_VOQ_HEAD_DB_LOWER_ECCP_ENf 5993
#define MMU_TOQ_VOQ_HEAD_DB_UPPERf 5994
#define MMU_TOQ_VOQ_HEAD_DB_UPPER_ECCP_ENf 5995
#define MMU_WRED_AVG_PORTSP_SIZEf 5996
#define MMU_WRED_AVG_PORTSP_SIZE_ECCP_ENf 5997
#define MMU_WRED_AVG_QSIZEf 5998
#define MMU_WRED_AVG_QSIZE_ECCP_ENf 5999
#define MMU_WRED_DROP_CURVE_PROFILEf 6000
#define MMU_WRED_DROP_CURVE_PROFILE_ECCP_ENf 6001
#define MMU_WRED_PORTSP_CONFIGf 6002
#define MMU_WRED_PORTSP_CONFIG_ECCP_ENf 6003
#define MMU_WRED_PORT_SP_DROP_THDf 6004
#define MMU_WRED_PORT_SP_DROP_THD_ECCP_ENf 6005
#define MMU_WRED_PORT_SP_SHARED_COUNTf 6006
#define MMU_WRED_PORT_SP_SHARED_COUNT_ECCP_ENf 6007
#define MMU_WRED_QUEUE_CONFIGf 6008
#define MMU_WRED_QUEUE_CONFIG_ECCP_ENf 6009
#define MMU_WRED_UC_QUEUE_DROP_THDf 6010
#define MMU_WRED_UC_QUEUE_DROP_THD_ECCP_ENf 6011
#define MMU_WRED_UC_QUEUE_DROP_THD_MARKf 6012
#define MMU_WRED_UC_QUEUE_DROP_THD_MARK_ECCP_ENf 6013
#define MMU_WRED_UC_QUEUE_TOTAL_COUNTf 6014
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_ECCP_ENf 6015
#define MODEf 6016
#define MODE128v_DATAf 6017
#define MODE128v_DATA_TYPEf 6018
#define MODE128v_EXACT_MATCH_CLASS_IDf 6019
#define MODE128v_KEY_0f 6020
#define MODE128v_KEY_0_ONLYf 6021
#define MODE128v_KEY_1f 6022
#define MODE128v_KEY_1_ONLYf 6023
#define MODE128v_POLICY_DATAf 6024
#define MODE128v_QOS_PROFILE_IDf 6025
#define MODE128v_RESERVEDf 6026
#define MODE128v_RESERVED_KEY_PADDINGf 6027
#define MODE160v_DATAf 6028
#define MODE160v_DATA_TYPEf 6029
#define MODE160v_EXACT_MATCH_CLASS_IDf 6030
#define MODE160v_KEY_0f 6031
#define MODE160v_KEY_0_ONLYf 6032
#define MODE160v_KEY_1f 6033
#define MODE160v_KEY_1_ONLYf 6034
#define MODE160v_POLICY_DATAf 6035
#define MODE160v_QOS_PROFILE_IDf 6036
#define MODE160v_RESERVEDf 6037
#define MODE160v_RESERVED_KEY_PADDINGf 6038
#define MODE320v_DATAf 6039
#define MODE320v_DATA_TYPEf 6040
#define MODE320v_EXACT_MATCH_CLASS_IDf 6041
#define MODE320v_KEY_0f 6042
#define MODE320v_KEY_0_ONLYf 6043
#define MODE320v_KEY_1f 6044
#define MODE320v_KEY_1_ONLYf 6045
#define MODE320v_KEY_2f 6046
#define MODE320v_KEY_2_ONLYf 6047
#define MODE320v_POLICY_DATAf 6048
#define MODE320v_QOS_PROFILE_IDf 6049
#define MODE320v_RESERVED_2f 6050
#define MODE320v_RESERVED_3f 6051
#define MODE_1_BITMAPf 6052
#define MODE_400f 6053
#define MODE_BITf 6054
#define MODE_BPC_SELECTf 6055
#define MODE_BPPf 6056
#define MODULE_HDR_PRESENTf 6057
#define MODULE_HDR_PRESENT_MASKf 6058
#define MOD_CHIP_TEST_MODEf 6059
#define MOD_ELIGIBLEf 6060
#define MOD_ENABLEf 6061
#define MOD_POOL_CNT_OVERFLOWf 6062
#define MOD_PROFILEf 6063
#define MOD_SELECTEDf 6064
#define MOD_TAGf 6065
#define MOD_TAG0_CNT_OVERFLOWf 6066
#define MOD_TAG1_CNT_OVERFLOWf 6067
#define MOD_TAG2_CNT_OVERFLOWf 6068
#define MOD_TAG3_CNT_OVERFLOWf 6069
#define MOD_TRANSFER_AGING_TIMERf 6070
#define MONITOR_0f 6071
#define MONITOR_1f 6072
#define MONITOR_2f 6073
#define MONITOR_3f 6074
#define MONITOR_ENf 6075
#define MON_CUT_THROUGHf 6076
#define MON_ECC_CORRUPTf 6077
#define MON_ECC_ENABLEf 6078
#define MON_EN_COR_ERR_RPTf 6079
#define MORE_THAN_3_CELL_FLAGf 6080
#define MOR_IGNORE_EARLY_ACK_LIMITf 6081
#define MPLSv_BFD_ENABLEf 6082
#define MPLSv_CLASS_IDf 6083
#define MPLSv_DATA_0f 6084
#define MPLSv_DECAP_USE_EXP_FOR_INNERf 6085
#define MPLSv_DECAP_USE_EXP_FOR_PRIf 6086
#define MPLSv_DECAP_USE_TTLf 6087
#define MPLSv_DO_NOT_CHANGE_PAYLOAD_DSCPf 6088
#define MPLSv_DO_NOT_RESET_SVPf 6089
#define MPLSv_DROP_DATA_ENABLEf 6090
#define MPLSv_ECMP_GROUPf 6091
#define MPLSv_ECMP_PTRf 6092
#define MPLSv_EXP_MAPPING_PTRf 6093
#define MPLSv_EXP_TO_IP_ECN_MAPPING_PTRf 6094
#define MPLSv_FLEX_CTR_ACTIONf 6095
#define MPLSv_FLEX_CTR_ACTION_SELf 6096
#define MPLSv_FLEX_CTR_OBJECTf 6097
#define MPLSv_INT_CN_TO_EXP_MAPPING_PTRf 6098
#define MPLSv_INT_CN_TO_EXP_PRIORITYf 6099
#define MPLSv_IP_ECN_TO_EXP_MAPPING_PTRf 6100
#define MPLSv_IP_ECN_TO_EXP_PRIORITYf 6101
#define MPLSv_KEY_0f 6102
#define MPLSv_L3_IIFf 6103
#define MPLSv_LOOPBACK_PROFILE_IDXf 6104
#define MPLSv_MAC_DA_PROFILE_INDEXf 6105
#define MPLSv_MPLS_ACTION_IF_BOSf 6106
#define MPLSv_MPLS_ACTION_IF_NOT_BOSf 6107
#define MPLSv_MPLS_EXPf 6108
#define MPLSv_MPLS_EXP_MAPPING_PTRf 6109
#define MPLSv_MPLS_EXP_SELECTf 6110
#define MPLSv_MPLS_LABELf 6111
#define MPLSv_MPLS_LABEL_ACTIONf 6112
#define MPLSv_MPLS_TTLf 6113
#define MPLSv_NEW_CFIf 6114
#define MPLSv_NEW_PRIf 6115
#define MPLSv_NEXT_HOP_INDEXf 6116
#define MPLSv_PORT_NUMf 6117
#define MPLSv_RESERVEDf 6118
#define MPLSv_RESERVED_0f 6119
#define MPLSv_RESERVED_KEY_PADDINGf 6120
#define MPLSv_Tf 6121
#define MPLSv_TGIDf 6122
#define MPLSv_V4_ENABLEf 6123
#define MPLSv_V6_ENABLEf 6124
#define MPLS_ENf 6125
#define MPLS_ENABLEf 6126
#define MPLS_ENTRY_0f 6127
#define MPLS_ENTRY_1f 6128
#define MPLS_ENTRY_2f 6129
#define MPLS_ENTRY_3f 6130
#define MPLS_ENTRY_4f 6131
#define MPLS_ENTRY_5f 6132
#define MPLS_ENTRY_6f 6133
#define MPLS_ENTRY_7f 6134
#define MPLS_EXPf 6135
#define MPLS_EXP_0f 6136
#define MPLS_EXP_1f 6137
#define MPLS_EXP_2f 6138
#define MPLS_EXP_3f 6139
#define MPLS_EXP_4f 6140
#define MPLS_EXP_5f 6141
#define MPLS_EXP_6f 6142
#define MPLS_EXP_7f 6143
#define MPLS_EXP_MAPPING_2_ECC_CORRUPT_Af 6144
#define MPLS_EXP_MAPPING_2_ECC_CORRUPT_Bf 6145
#define MPLS_EXP_MAPPING_PTR_0f 6146
#define MPLS_EXP_MAPPING_PTR_1f 6147
#define MPLS_EXP_MAPPING_PTR_2f 6148
#define MPLS_EXP_MAPPING_PTR_3f 6149
#define MPLS_EXP_MAPPING_PTR_4f 6150
#define MPLS_EXP_MAPPING_PTR_5f 6151
#define MPLS_EXP_MAPPING_PTR_6f 6152
#define MPLS_EXP_MAPPING_PTR_7f 6153
#define MPLS_EXP_SELECT_0f 6154
#define MPLS_EXP_SELECT_1f 6155
#define MPLS_EXP_SELECT_2f 6156
#define MPLS_EXP_SELECT_3f 6157
#define MPLS_EXP_SELECT_4f 6158
#define MPLS_EXP_SELECT_5f 6159
#define MPLS_EXP_SELECT_6f 6160
#define MPLS_EXP_SELECT_7f 6161
#define MPLS_FLEX_CTR_ACTION_0f 6162
#define MPLS_FLEX_CTR_ACTION_1f 6163
#define MPLS_GAL_EXPOSED_TO_CPUf 6164
#define MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf 6165
#define MPLS_INVALID_ACTIONf 6166
#define MPLS_INVALID_PAYLOADf 6167
#define MPLS_L3_PAYLOAD_BITMAP_Af 6168
#define MPLS_L3_PAYLOAD_BITMAP_Bf 6169
#define MPLS_LABEL_0f 6170
#define MPLS_LABEL_1f 6171
#define MPLS_LABEL_2f 6172
#define MPLS_LABEL_3f 6173
#define MPLS_LABEL_4f 6174
#define MPLS_LABEL_5f 6175
#define MPLS_LABEL_6f 6176
#define MPLS_LABEL_7f 6177
#define MPLS_LABEL_MISSf 6178
#define MPLS_OFFSETf 6179
#define MPLS_OUTER_BITMAP_Af 6180
#define MPLS_OUTER_BITMAP_Bf 6181
#define MPLS_OUTER_BITMAP_EXTENDED_Af 6182
#define MPLS_OUTER_BITMAP_EXTENDED_Bf 6183
#define MPLS_PUSH_ACTION_0f 6184
#define MPLS_PUSH_ACTION_1f 6185
#define MPLS_PUSH_ACTION_2f 6186
#define MPLS_PUSH_ACTION_3f 6187
#define MPLS_PUSH_ACTION_4f 6188
#define MPLS_PUSH_ACTION_5f 6189
#define MPLS_PUSH_ACTION_6f 6190
#define MPLS_PUSH_ACTION_7f 6191
#define MPLS_RAL_EXPOSED_TO_CPUf 6192
#define MPLS_SEQ_NUM_FAIL_TOCPUf 6193
#define MPLS_TERMINATION_ALLOWEDf 6194
#define MPLS_TTL_0f 6195
#define MPLS_TTL_1f 6196
#define MPLS_TTL_2f 6197
#define MPLS_TTL_3f 6198
#define MPLS_TTL_4f 6199
#define MPLS_TTL_5f 6200
#define MPLS_TTL_6f 6201
#define MPLS_TTL_7f 6202
#define MPLS_TTL_CHECK_FAILf 6203
#define MPLS_TUNNEL_INDEXf 6204
#define MPLS_UNKNOWN_ACH_TYPE_TO_CPUf 6205
#define MPLS_UNKNOWN_ACH_VERSION_TOCPUf 6206
#define MPLS_UNUSED_0f 6207
#define MPLS_UNUSED_1f 6208
#define MPLS_UNUSED_2f 6209
#define MPLS_UNUSED_3f 6210
#define MPLS_UNUSED_4f 6211
#define MPLS_UNUSED_5f 6212
#define MPLS_UNUSED_6f 6213
#define MPLS_UNUSED_7f 6214
#define MRDT_ENABLEf 6215
#define MSB_VLANf 6216
#define MSEC_CLK_CYCLE_TICK_COUNTf 6217
#define MSG_DONEf 6218
#define MSG_STARTf 6219
#define MSPI_DONEf 6220
#define MSPI_HALT_SET_TRANSACTION_DONEf 6221
#define MSTRf 6222
#define MS_PIMSM_HDRf 6223
#define MTP0f 6224
#define MTP1f 6225
#define MTP2f 6226
#define MTP3f 6227
#define MTP_COSf 6228
#define MTP_CPU_COSf 6229
#define MTP_INDEX0f 6230
#define MTP_INDEX1f 6231
#define MTP_INDEX2f 6232
#define MTP_INDEX3f 6233
#define MTP_INDEX_0f 6234
#define MTP_INDEX_1f 6235
#define MTP_INDEX_2f 6236
#define MTP_INDEX_3f 6237
#define MTRO_INT_ENf 6238
#define MTRO_INT_SETf 6239
#define MTRO_INT_STATf 6240
#define MTU_CHECK_ENABLEf 6241
#define MTU_CHECK_PROFILE_PTRf 6242
#define MTU_ENABLEf 6243
#define MTU_SIZEf 6244
#define MTU_VALUEf 6245
#define MTU_VIOLATION_D_SRC_PORT_NUMf 6246
#define MTU_VIOLATION_INTR_ENf 6247
#define MTU_VIOLATION_INTR_OVRf 6248
#define MTU_VIOLATION_INTR_STATf 6249
#define MULTIPLEf 6250
#define MULTIPLE_ERRf 6251
#define MULTIPLE_ERR_BNK_0f 6252
#define MULTIPLE_ERR_BNK_1f 6253
#define MULTIPLE_ERR_DETECTEDf 6254
#define MULTIPLE_ERR_DETECTED_HOST_MEMf 6255
#define MULTIPLE_ERR_DETECTED_IN_HOSTRD_MEMf 6256
#define MULTIPLE_ERR_DETECTED_IN_REPLY_MEMf 6257
#define MULTIPLE_ERR_DETECTED_IN_REQ_MEMf 6258
#define MULTIPLE_ERR_IN_CMD_MEMf 6259
#define MULTIPLE_ERR_IN_DATA_MEMf 6260
#define MULTIPLE_ERR_IN_LLIST_MEMf 6261
#define MULTIPLE_ERR_IN_RESP_MEMf 6262
#define MULTIPLE_MIRROR_DESTINATIONS_BASEf 6263
#define MULTIPLE_MIRROR_DESTINATIONS_ENABLEf 6264
#define MULTIPLE_MIRROR_DESTINATIONS_WIDTHf 6265
#define MULTIPLE_SBUS_CMD_SPACINGf 6266
#define MULTIPLE_SBUS_CMD_SPACING_MSB_BITSf 6267
#define MULTIWIDE_MODEf 6268
#define MY_MODIDf 6269
#define MY_STATION_2_HITf 6270
#define MY_STATION_2_HIT_MASKf 6271
#define MY_STATION_2_TCAM_DATA_ONLY_ECC_ENf 6272
#define MY_STATION_2_TCAM_DATA_ONLY_EN_COR_ERR_RPTf 6273
#define MY_STATION_HITf 6274
#define MY_STATION_HIT_MASKf 6275
#define MY_STATION_TCAM_DATA_ONLY_ECC_ENf 6276
#define MY_STATION_TCAM_DATA_ONLY_EN_COR_ERR_RPTf 6277
#define M_ENABLEf 6278
#define M_INIT_CEN_ROSCf 6279
#define M_INIT_POW_WDOGf 6280
#define M_INIT_PVT_MNTRf 6281
#define NACKf 6282
#define NACK_FATALf 6283
#define NDIV_FRAC_MODE_SELf 6284
#define NDIV_INTf 6285
#define NDIV_Pf 6286
#define NDIV_Qf 6287
#define NDIV_RELOCKf 6288
#define ND_PKT_DROPf 6289
#define ND_PKT_TO_CPUf 6290
#define NEWQPf 6291
#define NEW_CFIf 6292
#define NEW_CFI_0f 6293
#define NEW_CFI_1f 6294
#define NEW_CFI_2f 6295
#define NEW_CFI_3f 6296
#define NEW_CFI_4f 6297
#define NEW_CFI_5f 6298
#define NEW_CFI_6f 6299
#define NEW_CFI_7f 6300
#define NEW_CNGf 6301
#define NEW_DOT1Pf 6302
#define NEW_INT_PRIORITYf 6303
#define NEW_OUTER_CFIf 6304
#define NEW_OUTER_DOT1Pf 6305
#define NEW_OUTER_VLANf 6306
#define NEW_PRIf 6307
#define NEW_PRI_0f 6308
#define NEW_PRI_1f 6309
#define NEW_PRI_2f 6310
#define NEW_PRI_3f 6311
#define NEW_PRI_4f 6312
#define NEW_PRI_5f 6313
#define NEW_PRI_6f 6314
#define NEW_PRI_7f 6315
#define NEXTPTRf 6316
#define NEXT_BLKf 6317
#define NEXT_CB_PTRf 6318
#define NEXT_HOP_IDXf 6319
#define NEXT_HOP_INDEXf 6320
#define NEXT_HOP_INDEX_0f 6321
#define NEXT_HOP_INDEX_1f 6322
#define NEXT_HOP_INDEX_2f 6323
#define NEXT_HOP_INDEX_3f 6324
#define NEXT_HOP_SELECTf 6325
#define NH_OFFSETf 6326
#define NIC_SMB_ADDR0f 6327
#define NIC_SMB_ADDR1f 6328
#define NIC_SMB_ADDR2f 6329
#define NIC_SMB_ADDR3f 6330
#define NIP_L3ERR_TOCPUf 6331
#define NODEf 6332
#define NONRESPONSIVE_GREEN_DROP_THDf 6333
#define NONRESPONSIVE_RED_DROP_THDf 6334
#define NONRESPONSIVE_YELLOW_DROP_THDf 6335
#define NONSTATICMOVE_TOCPUf 6336
#define NONUCAST_TRUNK_BLOCK_MASKf 6337
#define NON_IP_DEFAULT_ECNf 6338
#define NON_REPAIRABLE_ADDRESSf 6339
#define NON_REPAIRABLE_INTERRUPTf 6340
#define NON_RESPONSIVE_DEFAULT_INT_CNf 6341
#define NON_SBUSf 6342
#define NON_UC_EM_MTP_INDEX0f 6343
#define NON_UC_EM_MTP_INDEX1f 6344
#define NON_UC_EM_MTP_INDEX2f 6345
#define NON_UC_EM_MTP_INDEX3f 6346
#define NON_UC_TRUNK_HASH_DST_ENABLEf 6347
#define NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf 6348
#define NON_UC_TRUNK_HASH_SRC_ENABLEf 6349
#define NON_UC_TRUNK_HASH_USE_RTAG7f 6350
#define NORMALIZE_L2f 6351
#define NORMALIZE_L3_L4f 6352
#define NO_DEMAND_LEVELf 6353
#define NO_PTR_PIPE0f 6354
#define NO_PTR_PIPE1f 6355
#define NO_PTR_PIPE2f 6356
#define NO_PTR_PIPE3f 6357
#define NO_PTR_PIPE4f 6358
#define NO_PTR_PIPE5f 6359
#define NO_PTR_PIPE6f 6360
#define NO_PTR_PIPE7f 6361
#define NO_REPLGRP_MEMBERf 6362
#define NO_SOM_FOR_CRC_LLFCf 6363
#define NO_SOP_FOR_CRC_HGf 6364
#define NTP_TC_ENABLEf 6365
#define NULL_REQ_MODEf 6366
#define NULL_REQ_THf 6367
#define NUMf 6368
#define NUMBER_OF_FREE_ENTRIESf 6369
#define NUMB_OF_COMMANDSf 6370
#define NUM_ALMOST_FULL_BANKf 6371
#define NUM_CE_PER_PIPEf 6372
#define NUM_CLK_PER_MOP_CELLf 6373
#define NUM_COMMANDSf 6374
#define NUM_EB_CREDITSf 6375
#define NUM_EDB_CREDITSf 6376
#define NUM_LANESf 6377
#define NUM_LANES_MODIFIERf 6378
#define NUM_OF_25M_CLKSf 6379
#define NUM_RO_DEVf 6380
#define NUM_SUSCEPTIBLE_BANKf 6381
#define NUM_TXPKTBUF_CELL_USEDf 6382
#define NXT_PTRf 6383
#define OBJECT_SELf 6384
#define OBM0_ECC_ERRf 6385
#define OBM1_ECC_ERRf 6386
#define OBM2_ECC_ERRf 6387
#define OBM3_ECC_ERRf 6388
#define OBM_ECC_ERRf 6389
#define OBM_MONITOR_CONFIG_ERRORf 6390
#define OBM_RESETf 6391
#define OBSERVATION_TIMESTAMPf 6392
#define OB_PRIORITYf 6393
#define OCFIf 6394
#define OFFSETf 6395
#define OFFSET0_OB_PRIORITYf 6396
#define OFFSET10_OB_PRIORITYf 6397
#define OFFSET11_OB_PRIORITYf 6398
#define OFFSET12_OB_PRIORITYf 6399
#define OFFSET13_OB_PRIORITYf 6400
#define OFFSET14_OB_PRIORITYf 6401
#define OFFSET15_OB_PRIORITYf 6402
#define OFFSET1_OB_PRIORITYf 6403
#define OFFSET2_OB_PRIORITYf 6404
#define OFFSET3_OB_PRIORITYf 6405
#define OFFSET4_OB_PRIORITYf 6406
#define OFFSET5_OB_PRIORITYf 6407
#define OFFSET6_OB_PRIORITYf 6408
#define OFFSET7_OB_PRIORITYf 6409
#define OFFSET8_OB_PRIORITYf 6410
#define OFFSET9_OB_PRIORITYf 6411
#define OFFSET_DLB_ECMPf 6412
#define OFFSET_ECMPf 6413
#define OFFSET_ECMP_RANDOM_LBf 6414
#define OFFSET_ENTROPY_LABELf 6415
#define OFFSET_HIER_ECMPf 6416
#define OFFSET_HIER_ECMP_RANDOM_LBf 6417
#define OFFSET_HIER_WECMPf 6418
#define OFFSET_L2_ECMPf 6419
#define OFFSET_L2_HIER_ECMPf 6420
#define OFFSET_MPLS_ECMPf 6421
#define OFFSET_MPLS_HIER_ECMPf 6422
#define OFFSET_PLFSf 6423
#define OFFSET_RH_ECMPf 6424
#define OFFSET_RH_HIER_ECMPf 6425
#define OFFSET_TABLE_DATAf 6426
#define OFFSET_TRUNK_NONUCf 6427
#define OFFSET_TRUNK_RANDOM_LBf 6428
#define OFFSET_TRUNK_UCf 6429
#define OFFSET_WECMPf 6430
#define ONE_BIT_ERR_RPT_ENf 6431
#define ONE_SECOND_TIMERf 6432
#define ONE_SHOT_MODEf 6433
#define ONE_TO_FIVE_CELL_100G_SPACINGf 6434
#define ONE_TO_FIVE_CELL_200G_SPACINGf 6435
#define ONE_TO_FIVE_CELL_400G_SPACINGf 6436
#define ONE_TO_FIVE_CELL_50G_SPACINGf 6437
#define ONE_TO_THREE_CELL_CPU_SPACINGf 6438
#define OOB_IO_HYS_EN_CTRLf 6439
#define OOB_IO_IND_CTRLf 6440
#define OOB_IO_SRC_CTRLf 6441
#define OPAQUE1f 6442
#define OPAQUE2f 6443
#define OPAQUE_B1f 6444
#define OPAQUE_B2f 6445
#define OPAQUE_B3f 6446
#define OPAQUE_FIELD_1f 6447
#define OPAQUE_FIELD_2f 6448
#define OPAQUE_FIELD_3f 6449
#define OPAQUE_TAGf 6450
#define OPAQUE_TAG_TYPEf 6451
#define OPAQUE_TAG_TYPE_MASKf 6452
#define OPCODEf 6453
#define OPCODE_DATAf 6454
#define OPCODE_OR_ADDR_OR_DATAf 6455
#define OPERATIONf 6456
#define OPRIf 6457
#define OPRI_CFI_SELf 6458
#define OPRI_MAPPING_PTRf 6459
#define OPRI_OCFI_MAPPING_PROFILEf 6460
#define OPRI_OCFI_SELf 6461
#define OPTIMAL_CANDIDATEf 6462
#define OPTIMAL_ECMP_MEMBERf 6463
#define OPTIMAL_ECMP_MEMBER_IS_ALTERNATEf 6464
#define OP_BLOCKf 6465
#define OP_CODEf 6466
#define OQS_BLOCK_OVERFLOWf 6467
#define OQS_BLOCK_UNDERFLOWf 6468
#define OQS_FIFO_NUMf 6469
#define OQS_INT_ENf 6470
#define OQS_INT_SETf 6471
#define OQS_INT_STATf 6472
#define ORDERED_SETf 6473
#define OSC_0_SELf 6474
#define OSC_1_SELf 6475
#define OSC_CNT_DONEf 6476
#define OSC_CNT_RSTBf 6477
#define OSC_CNT_STARTf 6478
#define OSC_CNT_VALUEf 6479
#define OSC_ENABLEf 6480
#define OSC_PW_ENf 6481
#define OSC_SELf 6482
#define OSTS_TIMER_DISABLEf 6483
#define OTP_ADJUST_VOLTAGEf 6484
#define OTP_AVS_DISABLEf 6485
#define OTP_AVS_SRAM_MON_N_PROCESSf 6486
#define OTP_AVS_SRAM_MON_P_PROCESSf 6487
#define OTP_AVS_SRAM_MON_VALIDf 6488
#define OTP_BOND_OVR_LOADf 6489
#define OTP_CONFIGf 6490
#define OTP_ECCP_INf 6491
#define OTP_ECCP_OUTf 6492
#define OTP_ECC_CORRECTEDf 6493
#define OTP_ECC_CORRUPTf 6494
#define OTP_ECC_DISABLEf 6495
#define OTP_ECC_ERROR_ADDRf 6496
#define OTP_ECC_ERROR_EVf 6497
#define OTP_ECC_UNCORRECTABLEf 6498
#define OTP_VTRAP_ENABLEf 6499
#define OTP_VTRAP_TRIM_CODEf 6500
#define OUTER_ECNf 6501
#define OUTER_IFA_BASE_FOUNDf 6502
#define OUTER_IFA_BASE_FOUND_MASKf 6503
#define OUTER_IP_TYPEf 6504
#define OUTER_IP_TYPE_MASKf 6505
#define OUTER_TPID_ENABLEf 6506
#define OUTER_TPID_INDEXf 6507
#define OUTER_TPID_SELf 6508
#define OUTER_TPID_VERIFYf 6509
#define OUTER_VLAN_ACTIONSf 6510
#define OUTER_VLAN_TAGf 6511
#define OUTER_VLAN_TAG_ENABLEf 6512
#define OUTPUT_PORT_RX_ENABLEf 6513
#define OUTPUT_THRESHOLD_BYPASSf 6514
#define OUTSTANDING_CREDITSf 6515
#define OUTSTANDING_MMU_REQUESTSf 6516
#define OUTSTANDING_PORT_REQUESTSf 6517
#define OUT_ENABLEf 6518
#define OVERFLOW_INTR_ENf 6519
#define OVERFLOW_INTR_OVRf 6520
#define OVERFLOW_INTR_STATf 6521
#define OVERFLOW_THDf 6522
#define OVERRIDEf 6523
#define OVERRIDE_AVSf 6524
#define OVERRIDE_AVS_VALUEf 6525
#define OVIDf 6526
#define OVID_VALIDf 6527
#define OVRD_EXT_MDIO_MSTR_CNTRLf 6528
#define OVRF_STATUSf 6529
#define O_INTF_NUMf 6530
#define O_INTF_NUM_VALIDf 6531
#define PACING_DELAYf 6532
#define PACKET_ARRIVALSf 6533
#define PACKET_DROP_COUNTf 6534
#define PACKET_HIGHWAY_BYPASSf 6535
#define PACKET_IFG_BYTESf 6536
#define PACKET_SHAPINGf 6537
#define PAD_ENf 6538
#define PAD_MODEf 6539
#define PAD_RESf 6540
#define PAD_THRESHOLDf 6541
#define PARALLEL_FC_ENf 6542
#define PARITYf 6543
#define PARITY0f 6544
#define PARITY1f 6545
#define PARITY2f 6546
#define PARITY3f 6547
#define PARITY_0f 6548
#define PARITY_1f 6549
#define PARITY_ENf 6550
#define PARITY_ERR_TOCPUf 6551
#define PARITY_P0f 6552
#define PARITY_P1f 6553
#define PARITY_P2f 6554
#define PARITY_P3f 6555
#define PARITY_P4f 6556
#define PARITY_P5f 6557
#define PARITY_P6f 6558
#define PARITY_P7f 6559
#define PARSE_ARP_PAYLOADf 6560
#define PARSE_IPV4_PAYLOADf 6561
#define PARSE_IPV6_PAYLOADf 6562
#define PARSE_RARP_PAYLOADf 6563
#define PARSE_SCTPf 6564
#define PASSf 6565
#define PASS_CONTROL_FRAMESf 6566
#define PAUSEf 6567
#define PAUSE_ENABLEf 6568
#define PAUSE_PFC_BKPf 6569
#define PAUSE_REFRESH_ENf 6570
#define PAUSE_REFRESH_TIMERf 6571
#define PAUSE_XOFF_TIMERf 6572
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_ENf 6573
#define PAXB_AXI_MASTER_RRESP_DECERR_INTR_STATUSf 6574
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_ENf 6575
#define PAXB_AXI_MASTER_RRESP_SLVERR_INTR_STATUSf 6576
#define PAXB_RDYf 6577
#define PAXB_RST_Nf 6578
#define PCIEf 6579
#define PCIE_CMPL_TIMEOUT_INTR_ENf 6580
#define PCIE_CMPL_TIMEOUT_INTR_STATUSf 6581
#define PCIE_ECRC_ERR_INTR_ENf 6582
#define PCIE_ECRC_ERR_INTR_STATUSf 6583
#define PCIE_ERR_ATTN_INTR_ENf 6584
#define PCIE_ERR_ATTN_INTR_STATUSf 6585
#define PCIE_IN_WAKE_B_INTR_ENf 6586
#define PCIE_IN_WAKE_B_INTR_STATUSf 6587
#define PCIE_OVERFLOW_UNDERFLOW_INTR_ENf 6588
#define PCIE_OVERFLOW_UNDERFLOW_INTR_STATUSf 6589
#define PCIE_PHY_PIPE_RESETMDIO_Nf 6590
#define PCIE_RC_MODE_PERST_Bf 6591
#define PCIE_REFCLK_OUT_ENf 6592
#define PCIE_SLAVEMODE_CHIP_RST_Nf 6593
#define PCIE_SLAVEMODE_IPROC_RST_Nf 6594
#define PCM_HALF_VDDf 6595
#define PCM_HVT_NMOSf 6596
#define PCM_HVT_PMOSf 6597
#define PCM_LVT_NMOSf 6598
#define PCM_LVT_PMOSf 6599
#define PCM_SVT_NLDMOSf 6600
#define PCM_SVT_NMOSf 6601
#define PCM_SVT_PLDMOSf 6602
#define PCM_SVT_PMOSf 6603
#define PCM_ULVT_NMOSf 6604
#define PCM_ULVT_PMOSf 6605
#define PDIVf 6606
#define PEC_ERRf 6607
#define PEEK_DEPTHf 6608
#define PENALTY_100G_MIN_SPACINGf 6609
#define PENALTY_200G_MIN_SPACINGf 6610
#define PENALTY_400G_MIN_SPACINGf 6611
#define PENALTY_50G_MIN_SPACINGf 6612
#define PEND_CLOCKSf 6613
#define PEND_READ_RESP_COUNTf 6614
#define PEND_WRITE_RESP_COUNTf 6615
#define PERIODIC_SLAVE_STRETCHf 6616
#define PERIOD_MAXf 6617
#define PERST_Bf 6618
#define PFCPRI0_PGf 6619
#define PFCPRI1_PGf 6620
#define PFCPRI2_PGf 6621
#define PFCPRI3_PGf 6622
#define PFCPRI4_PGf 6623
#define PFCPRI5_PGf 6624
#define PFCPRI6_PGf 6625
#define PFCPRI7_PGf 6626
#define PFCPRI_MMUQ_BMPf 6627
#define PFC_ETH_TYPEf 6628
#define PFC_MACDAf 6629
#define PFC_MACDA_HIf 6630
#define PFC_MACDA_LOf 6631
#define PFC_MON_ACTIVE_STATE_ECC_CORRUPTf 6632
#define PFC_MON_ECC_ENABLEf 6633
#define PFC_MON_ECC_ERRf 6634
#define PFC_MON_EN_COR_ERR_RPTf 6635
#define PFC_MON_WORKING_STATE_ECC_CORRUPTf 6636
#define PFC_OPCODEf 6637
#define PFC_PG_ENABLEf 6638
#define PFC_PRIORITY_INT_MASKf 6639
#define PFC_PRIORITY_INT_SETf 6640
#define PFC_PRIORITY_ISRf 6641
#define PFC_PRIORITY_ISR0f 6642
#define PFC_PRIORITY_ISR1f 6643
#define PFC_PRIORITY_ISR2f 6644
#define PFC_PRIORITY_ISR3f 6645
#define PFC_PRIORITY_ISR4f 6646
#define PFC_PRIORITY_ISR5f 6647
#define PFC_PRIORITY_ISR6f 6648
#define PFC_PRIORITY_ISR7f 6649
#define PFC_REFRESH_ENf 6650
#define PFC_REFRESH_TIMERf 6651
#define PFC_STATS_ENf 6652
#define PFC_XOFF_BMPf 6653
#define PFC_XOFF_TIMERf 6654
#define PFIFO_CNTf 6655
#define PFM_RULE_APPLYf 6656
#define PGf 6657
#define PG0_BST_HDRM_PROFILE_SELf 6658
#define PG0_BST_SHARED_PROFILE_SELf 6659
#define PG0_BST_STAT_HDRMf 6660
#define PG0_HDRM_COUNTf 6661
#define PG0_HDRM_LIMITf 6662
#define PG0_HPIDf 6663
#define PG0_MIN_COUNTf 6664
#define PG0_MIN_LIMITf 6665
#define PG0_RESET_FLOORf 6666
#define PG0_RESET_OFFSETf 6667
#define PG0_SHARED_COUNTf 6668
#define PG0_SHARED_DYNAMICf 6669
#define PG0_SHARED_LIMITf 6670
#define PG0_SPIDf 6671
#define PG0_USE_PORTSP_MINf 6672
#define PG1_BST_HDRM_PROFILE_SELf 6673
#define PG1_BST_SHARED_PROFILE_SELf 6674
#define PG1_BST_STAT_HDRMf 6675
#define PG1_HDRM_COUNTf 6676
#define PG1_HDRM_LIMITf 6677
#define PG1_HPIDf 6678
#define PG1_MIN_COUNTf 6679
#define PG1_MIN_LIMITf 6680
#define PG1_RESET_FLOORf 6681
#define PG1_RESET_OFFSETf 6682
#define PG1_SHARED_COUNTf 6683
#define PG1_SHARED_DYNAMICf 6684
#define PG1_SHARED_LIMITf 6685
#define PG1_SPIDf 6686
#define PG1_USE_PORTSP_MINf 6687
#define PG2_BST_HDRM_PROFILE_SELf 6688
#define PG2_BST_SHARED_PROFILE_SELf 6689
#define PG2_BST_STAT_HDRMf 6690
#define PG2_HDRM_COUNTf 6691
#define PG2_HDRM_LIMITf 6692
#define PG2_HPIDf 6693
#define PG2_MIN_COUNTf 6694
#define PG2_MIN_LIMITf 6695
#define PG2_RESET_FLOORf 6696
#define PG2_RESET_OFFSETf 6697
#define PG2_SHARED_COUNTf 6698
#define PG2_SHARED_DYNAMICf 6699
#define PG2_SHARED_LIMITf 6700
#define PG2_SPIDf 6701
#define PG2_USE_PORTSP_MINf 6702
#define PG3_BST_HDRM_PROFILE_SELf 6703
#define PG3_BST_SHARED_PROFILE_SELf 6704
#define PG3_BST_STAT_HDRMf 6705
#define PG3_HDRM_COUNTf 6706
#define PG3_HDRM_LIMITf 6707
#define PG3_HPIDf 6708
#define PG3_MIN_COUNTf 6709
#define PG3_MIN_LIMITf 6710
#define PG3_RESET_FLOORf 6711
#define PG3_RESET_OFFSETf 6712
#define PG3_SHARED_COUNTf 6713
#define PG3_SHARED_DYNAMICf 6714
#define PG3_SHARED_LIMITf 6715
#define PG3_SPIDf 6716
#define PG3_USE_PORTSP_MINf 6717
#define PG4_BST_HDRM_PROFILE_SELf 6718
#define PG4_BST_SHARED_PROFILE_SELf 6719
#define PG4_BST_STAT_HDRMf 6720
#define PG4_HDRM_COUNTf 6721
#define PG4_HDRM_LIMITf 6722
#define PG4_HPIDf 6723
#define PG4_MIN_COUNTf 6724
#define PG4_MIN_LIMITf 6725
#define PG4_RESET_FLOORf 6726
#define PG4_RESET_OFFSETf 6727
#define PG4_SHARED_COUNTf 6728
#define PG4_SHARED_DYNAMICf 6729
#define PG4_SHARED_LIMITf 6730
#define PG4_SPIDf 6731
#define PG4_USE_PORTSP_MINf 6732
#define PG5_BST_HDRM_PROFILE_SELf 6733
#define PG5_BST_SHARED_PROFILE_SELf 6734
#define PG5_BST_STAT_HDRMf 6735
#define PG5_HDRM_COUNTf 6736
#define PG5_HDRM_LIMITf 6737
#define PG5_HPIDf 6738
#define PG5_MIN_COUNTf 6739
#define PG5_MIN_LIMITf 6740
#define PG5_RESET_FLOORf 6741
#define PG5_RESET_OFFSETf 6742
#define PG5_SHARED_COUNTf 6743
#define PG5_SHARED_DYNAMICf 6744
#define PG5_SHARED_LIMITf 6745
#define PG5_SPIDf 6746
#define PG5_USE_PORTSP_MINf 6747
#define PG6_BST_HDRM_PROFILE_SELf 6748
#define PG6_BST_SHARED_PROFILE_SELf 6749
#define PG6_BST_STAT_HDRMf 6750
#define PG6_HDRM_COUNTf 6751
#define PG6_HDRM_LIMITf 6752
#define PG6_HPIDf 6753
#define PG6_MIN_COUNTf 6754
#define PG6_MIN_LIMITf 6755
#define PG6_RESET_FLOORf 6756
#define PG6_RESET_OFFSETf 6757
#define PG6_SHARED_COUNTf 6758
#define PG6_SHARED_DYNAMICf 6759
#define PG6_SHARED_LIMITf 6760
#define PG6_SPIDf 6761
#define PG6_USE_PORTSP_MINf 6762
#define PG7_BST_HDRM_PROFILE_SELf 6763
#define PG7_BST_SHARED_PROFILE_SELf 6764
#define PG7_BST_STAT_HDRMf 6765
#define PG7_HDRM_COUNTf 6766
#define PG7_HDRM_LIMITf 6767
#define PG7_HPIDf 6768
#define PG7_MIN_COUNTf 6769
#define PG7_MIN_LIMITf 6770
#define PG7_RESET_FLOORf 6771
#define PG7_RESET_OFFSETf 6772
#define PG7_SHARED_COUNTf 6773
#define PG7_SHARED_DYNAMICf 6774
#define PG7_SHARED_LIMITf 6775
#define PG7_SPIDf 6776
#define PG7_USE_PORTSP_MINf 6777
#define PG_HDRM_TRIGGERf 6778
#define PG_HDRM_TRIGGER_STATUSf 6779
#define PG_IS_LOSSLESSf 6780
#define PG_LIMIT_STATEf 6781
#define PG_PROFILE_SELf 6782
#define PG_SHARED_TRIGGERf 6783
#define PG_SHARED_TRIGGER_STATUSf 6784
#define PG_XOFF_FCf 6785
#define PHASE_GEN_ENABLEf 6786
#define PHB_FROM_ETAGf 6787
#define PHEAD_CNTf 6788
#define PHY_IDf 6789
#define PHY_PORT_NUMf 6790
#define PHY_RD_DATAf 6791
#define PHY_WR_DATAf 6792
#define PICK_INFOf 6793
#define PIO_MEMDMA_1BIT_ECCERRf 6794
#define PIO_MEMDMA_2BIT_ECCERRf 6795
#define PIPE0_COUNTER_OVERFLOWf 6796
#define PIPE0_COUNTER_OVERFLOW_STATf 6797
#define PIPE0_COUNTER_UNDERFLOWf 6798
#define PIPE0_COUNTER_UNDERFLOW_STATf 6799
#define PIPE1_COUNTER_OVERFLOWf 6800
#define PIPE1_COUNTER_OVERFLOW_STATf 6801
#define PIPE1_COUNTER_UNDERFLOWf 6802
#define PIPE1_COUNTER_UNDERFLOW_STATf 6803
#define PIPE2_COUNTER_OVERFLOWf 6804
#define PIPE2_COUNTER_OVERFLOW_STATf 6805
#define PIPE2_COUNTER_UNDERFLOWf 6806
#define PIPE2_COUNTER_UNDERFLOW_STATf 6807
#define PIPE3_COUNTER_OVERFLOWf 6808
#define PIPE3_COUNTER_OVERFLOW_STATf 6809
#define PIPE3_COUNTER_UNDERFLOWf 6810
#define PIPE3_COUNTER_UNDERFLOW_STATf 6811
#define PIPE4_COUNTER_OVERFLOWf 6812
#define PIPE4_COUNTER_OVERFLOW_STATf 6813
#define PIPE4_COUNTER_UNDERFLOWf 6814
#define PIPE4_COUNTER_UNDERFLOW_STATf 6815
#define PIPE5_COUNTER_OVERFLOWf 6816
#define PIPE5_COUNTER_OVERFLOW_STATf 6817
#define PIPE5_COUNTER_UNDERFLOWf 6818
#define PIPE5_COUNTER_UNDERFLOW_STATf 6819
#define PIPE6_COUNTER_OVERFLOWf 6820
#define PIPE6_COUNTER_OVERFLOW_STATf 6821
#define PIPE6_COUNTER_UNDERFLOWf 6822
#define PIPE6_COUNTER_UNDERFLOW_STATf 6823
#define PIPE7_COUNTER_OVERFLOWf 6824
#define PIPE7_COUNTER_OVERFLOW_STATf 6825
#define PIPE7_COUNTER_UNDERFLOWf 6826
#define PIPE7_COUNTER_UNDERFLOW_STATf 6827
#define PIPE_IDf 6828
#define PIPE_NUMf 6829
#define PIPE_SELECTf 6830
#define PIPE_STAGEf 6831
#define PKT0f 6832
#define PKT1f 6833
#define PKT2f 6834
#define PKT3f 6835
#define PKT4f 6836
#define PKT5f 6837
#define PKT6f 6838
#define PKT7f 6839
#define PKTDMA_CH0_1BIT_ECCERRf 6840
#define PKTDMA_CH0_2BIT_ECCERRf 6841
#define PKTDMA_CH1_1BIT_ECCERRf 6842
#define PKTDMA_CH1_2BIT_ECCERRf 6843
#define PKTDMA_CH2_1BIT_ECCERRf 6844
#define PKTDMA_CH2_2BIT_ECCERRf 6845
#define PKTDMA_CH3_1BIT_ECCERRf 6846
#define PKTDMA_CH3_2BIT_ECCERRf 6847
#define PKTDMA_CH4_1BIT_ECCERRf 6848
#define PKTDMA_CH4_2BIT_ECCERRf 6849
#define PKTDMA_CH5_1BIT_ECCERRf 6850
#define PKTDMA_CH5_2BIT_ECCERRf 6851
#define PKTDMA_CH6_1BIT_ECCERRf 6852
#define PKTDMA_CH6_2BIT_ECCERRf 6853
#define PKTDMA_CH7_1BIT_ECCERRf 6854
#define PKTDMA_CH7_2BIT_ECCERRf 6855
#define PKTDMA_ENDIANESSf 6856
#define PKTQ_FAP_OVERFLOWf 6857
#define PKTQ_FAP_UNDERFLOWf 6858
#define PKTS_BYTESf 6859
#define PKTWRRD_ADDR_DECODE_ERRf 6860
#define PKTWR_ECC_ERRf 6861
#define PKT_BUFFER_0_UNCORRECTED_ECC_ERRf 6862
#define PKT_BUFFER_1_UNCORRECTED_ECC_ERRf 6863
#define PKT_BUFFER_2_UNCORRECTED_ECC_ERRf 6864
#define PKT_BUFFER_3_UNCORRECTED_ECC_ERRf 6865
#define PKT_BUFFER_UNCORRECTED_ECC_ERRf 6866
#define PKT_BUF_ECC_ENf 6867
#define PKT_BUF_ECC_FORCE_ERRf 6868
#define PKT_BUF_EN_COR_ERR_RPTf 6869
#define PKT_CASTf 6870
#define PKT_CNTf 6871
#define PKT_CNTR_OVERFLOW_IDf 6872
#define PKT_CNTR_OVERFLOW_INTR_ENf 6873
#define PKT_CNTR_OVERFLOW_INTR_OVRf 6874
#define PKT_CNTR_OVERFLOW_INTR_STATf 6875
#define PKT_CNTR_UNDERFLOW_IDf 6876
#define PKT_CNTR_UNDERFLOW_INTR_ENf 6877
#define PKT_CNTR_UNDERFLOW_INTR_OVRf 6878
#define PKT_CNTR_UNDERFLOW_INTR_STATf 6879
#define PKT_COUNTf 6880
#define PKT_CREDITS_FOR_100Gf 6881
#define PKT_CREDITS_FOR_200Gf 6882
#define PKT_CREDITS_FOR_400Gf 6883
#define PKT_CREDITS_FOR_50Gf 6884
#define PKT_CREDIT_CNTf 6885
#define PKT_CREDIT_COUNTf 6886
#define PKT_DROP_COUNTf 6887
#define PKT_FIFO_MEM_OVERFLOW_PIPE0f 6888
#define PKT_FIFO_MEM_OVERFLOW_PIPE1f 6889
#define PKT_FIFO_MEM_OVERFLOW_PIPE2f 6890
#define PKT_FIFO_MEM_OVERFLOW_PIPE3f 6891
#define PKT_FIFO_MEM_OVERFLOW_PIPE4f 6892
#define PKT_FIFO_MEM_OVERFLOW_PIPE5f 6893
#define PKT_FIFO_MEM_OVERFLOW_PIPE6f 6894
#define PKT_FIFO_MEM_OVERFLOW_PIPE7f 6895
#define PKT_FRAME_ERROR_D_SRC_PORT_NUMf 6896
#define PKT_FRAME_ERROR_INTR_ENf 6897
#define PKT_FRAME_ERROR_INTR_OVRf 6898
#define PKT_FRAME_ERROR_INTR_STATf 6899
#define PKT_LENf 6900
#define PKT_LENGTHf 6901
#define PKT_LEN_BYTESf 6902
#define PKT_LEN_CELLSf 6903
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE0f 6904
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE1f 6905
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE2f 6906
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE3f 6907
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE4f 6908
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE5f 6909
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE6f 6910
#define PKT_PREFETCH_FIFO_OVERFLOW_PIPE7f 6911
#define PKT_RESOLUTIONf 6912
#define PKT_RESOLUTION_MASKf 6913
#define PKT_TYPEf 6914
#define PKT_TYPE_ERROR_D_SRC_PORT_NUMf 6915
#define PKT_TYPE_ERROR_INTR_ENf 6916
#define PKT_TYPE_ERROR_INTR_OVRf 6917
#define PKT_TYPE_ERROR_INTR_STATf 6918
#define PKT_TYPE_ERROR_L2_OR_L3_BMPf 6919
#define PKT_TYPE_ERROR_MIRROR_CTCf 6920
#define PKT_TYPE_ERROR_UNICAST_PKT_TYPEf 6921
#define PKT_TYPE_ERROR_UNICAST_PKT_VALIDf 6922
#define PKT_TYPE_OTHER_ENf 6923
#define PLL0_LOCK_STATUSf 6924
#define PLL0_UNLOCKf 6925
#define PLL_CML_CMOS_REFCLK_SELf 6926
#define PLL_RESERVEDf 6927
#define PLL_RSVD_20f 6928
#define PM0f 6929
#define PM0_ECC_ENf 6930
#define PM0_ENf 6931
#define PM0_PA_RST_Lf 6932
#define PM0_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6933
#define PM0_PUSH_CNT_FIFO_OVERFLOWf 6934
#define PM1f 6935
#define PM1_ECC_ENf 6936
#define PM1_ENf 6937
#define PM1_PA_RST_Lf 6938
#define PM1_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6939
#define PM1_PUSH_CNT_FIFO_OVERFLOWf 6940
#define PM2f 6941
#define PM2_ECC_ENf 6942
#define PM2_ENf 6943
#define PM2_PA_RST_Lf 6944
#define PM2_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6945
#define PM2_PUSH_CNT_FIFO_OVERFLOWf 6946
#define PM3f 6947
#define PM3_ECC_ENf 6948
#define PM3_ENf 6949
#define PM3_PA_RST_Lf 6950
#define PM3_PUSH_CNT_FIFO_MAX_USED_ENTRIESf 6951
#define PM3_PUSH_CNT_FIFO_OVERFLOWf 6952
#define PMB_ADDRf 6953
#define PMD_INTRf 6954
#define PMD_LOCKf 6955
#define PMD_OSR_MODEf 6956
#define PMD_PAM4_MODEf 6957
#define PMU_STATUSf 6958
#define PM_GRP_0_BKP_RCVRD_CLK_LOCKf 6959
#define PM_GRP_0_PRI_RCVRD_CLK_LOCKf 6960
#define PM_GRP_1_BKP_RCVRD_CLK_LOCKf 6961
#define PM_GRP_1_PRI_RCVRD_CLK_LOCKf 6962
#define PM_GRP_2_BKP_RCVRD_CLK_LOCKf 6963
#define PM_GRP_2_PRI_RCVRD_CLK_LOCKf 6964
#define PM_GRP_3_BKP_RCVRD_CLK_LOCKf 6965
#define PM_GRP_3_PRI_RCVRD_CLK_LOCKf 6966
#define PM_GRP_4_BKP_RCVRD_CLK_LOCKf 6967
#define PM_GRP_4_PRI_RCVRD_CLK_LOCKf 6968
#define PM_GRP_5_BKP_RCVRD_CLK_LOCKf 6969
#define PM_GRP_5_PRI_RCVRD_CLK_LOCKf 6970
#define PM_GRP_6_BKP_RCVRD_CLK_LOCKf 6971
#define PM_GRP_6_PRI_RCVRD_CLK_LOCKf 6972
#define PM_GRP_7_BKP_RCVRD_CLK_LOCKf 6973
#define PM_GRP_7_PRI_RCVRD_CLK_LOCKf 6974
#define PM_TYPEf 6975
#define POINTERf 6976
#define POLICYf 6977
#define POLICY_DATAf 6978
#define POLICY_ECC_ENf 6979
#define POLICY_TABLE_1BIT_ERROR_REPORTf 6980
#define PONf 6981
#define POOLf 6982
#define POOL_0f 6983
#define POOL_1f 6984
#define POOL_2f 6985
#define POOL_3f 6986
#define POOL_BASEf 6987
#define POOL_CINDEXf 6988
#define POOL_COLOR_LIMIT_ENABLEf 6989
#define POOL_COUNTER_OVERFLOWf 6990
#define POOL_COUNTER_OVERFLOW_STATf 6991
#define POOL_COUNTER_UNDERFLOWf 6992
#define POOL_COUNTER_UNDERFLOW_STATf 6993
#define POOL_CTRf 6994
#define POOL_HI_CONG_LIMITf 6995
#define POOL_LOW_CONG_LIMITf 6996
#define POOL_NUMf 6997
#define PORT0f 6998
#define PORT0_BUBBLE_MOP_DISABLEf 6999
#define PORT0_CA_PEEK_DEPTHf 7000
#define PORT0_CT_DISABLEf 7001
#define PORT0_CT_THRESHOLDf 7002
#define PORT0_LINKDOWN_CLEARf 7003
#define PORT0_LINKSTATUSf 7004
#define PORT0_LIVE_PORT_STATUSf 7005
#define PORT0_MAX_USAGEf 7006
#define PORT0_PORT_STATUS_LHf 7007
#define PORT0_PORT_STATUS_LLf 7008
#define PORT0_RESETf 7009
#define PORT1f 7010
#define PORT1_BUBBLE_MOP_DISABLEf 7011
#define PORT1_CA_PEEK_DEPTHf 7012
#define PORT1_CT_DISABLEf 7013
#define PORT1_CT_THRESHOLDf 7014
#define PORT1_LINKDOWN_CLEARf 7015
#define PORT1_LINKSTATUSf 7016
#define PORT1_LIVE_PORT_STATUSf 7017
#define PORT1_MAX_USAGEf 7018
#define PORT1_PORT_STATUS_LHf 7019
#define PORT1_PORT_STATUS_LLf 7020
#define PORT1_RESETf 7021
#define PORT2f 7022
#define PORT2_BUBBLE_MOP_DISABLEf 7023
#define PORT2_CA_PEEK_DEPTHf 7024
#define PORT2_CT_DISABLEf 7025
#define PORT2_CT_THRESHOLDf 7026
#define PORT2_LINKDOWN_CLEARf 7027
#define PORT2_LINKSTATUSf 7028
#define PORT2_LIVE_PORT_STATUSf 7029
#define PORT2_MAX_USAGEf 7030
#define PORT2_PORT_STATUS_LHf 7031
#define PORT2_PORT_STATUS_LLf 7032
#define PORT2_RESETf 7033
#define PORT3f 7034
#define PORT3_BUBBLE_MOP_DISABLEf 7035
#define PORT3_CA_PEEK_DEPTHf 7036
#define PORT3_CT_DISABLEf 7037
#define PORT3_CT_THRESHOLDf 7038
#define PORT3_LINKDOWN_CLEARf 7039
#define PORT3_LINKSTATUSf 7040
#define PORT3_LIVE_PORT_STATUSf 7041
#define PORT3_MAX_USAGEf 7042
#define PORT3_PORT_STATUS_LHf 7043
#define PORT3_PORT_STATUS_LLf 7044
#define PORT3_RESETf 7045
#define PORT4f 7046
#define PORT5f 7047
#define PORT6f 7048
#define PORT7f 7049
#define PORTDEFICIT_BACKOFF_LIMITf 7050
#define PORTDEFICIT_SAMPLE_LIMITf 7051
#define PORTDEFICIT_SAMPLE_PERIODf 7052
#define PORTSf 7053
#define PORTSP0_BST_SHARED_PROFILE_SELf 7054
#define PORTSP0_MIN_COUNTf 7055
#define PORTSP0_MIN_LIMITf 7056
#define PORTSP0_RESUME_LIMITf 7057
#define PORTSP0_SHARED_COUNTf 7058
#define PORTSP0_SHARED_LIMITf 7059
#define PORTSP1_BST_SHARED_PROFILE_SELf 7060
#define PORTSP1_MIN_COUNTf 7061
#define PORTSP1_MIN_LIMITf 7062
#define PORTSP1_RESUME_LIMITf 7063
#define PORTSP1_SHARED_COUNTf 7064
#define PORTSP1_SHARED_LIMITf 7065
#define PORTSP2_BST_SHARED_PROFILE_SELf 7066
#define PORTSP2_MIN_COUNTf 7067
#define PORTSP2_MIN_LIMITf 7068
#define PORTSP2_RESUME_LIMITf 7069
#define PORTSP2_SHARED_COUNTf 7070
#define PORTSP2_SHARED_LIMITf 7071
#define PORTSP3_BST_SHARED_PROFILE_SELf 7072
#define PORTSP3_MIN_COUNTf 7073
#define PORTSP3_MIN_LIMITf 7074
#define PORTSP3_RESUME_LIMITf 7075
#define PORTSP3_SHARED_COUNTf 7076
#define PORTSP3_SHARED_LIMITf 7077
#define PORTSP_BST_INIT_DONEf 7078
#define PORTSP_CONFIG_INIT_DONEf 7079
#define PORTSP_COUNTER_INIT_DONEf 7080
#define PORTSP_LIMIT_STATEf 7081
#define PORTSP_SHARED_TRIGGERf 7082
#define PORTSP_SHARED_TRIGGER_STATUSf 7083
#define PORTS_HIf 7084
#define PORT_ASSIGNMENT_MODEf 7085
#define PORT_AVG_QUALITY_MEASURE_ECC_ENf 7086
#define PORT_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 7087
#define PORT_BITMAPf 7088
#define PORT_BITMAP_P0f 7089
#define PORT_BITMAP_P1f 7090
#define PORT_BITMAP_P2f 7091
#define PORT_BITMAP_P3f 7092
#define PORT_BITMAP_P4f 7093
#define PORT_BITMAP_P5f 7094
#define PORT_BITMAP_P6f 7095
#define PORT_BITMAP_P7f 7096
#define PORT_BITMAP_PROFILEf 7097
#define PORT_BITMAP_PROFILE_PTRf 7098
#define PORT_BLOCK_ENf 7099
#define PORT_BRIDGEf 7100
#define PORT_DCN_ENABLEf 7101
#define PORT_DIS_TAGf 7102
#define PORT_DIS_UNTAGf 7103
#define PORT_EEE_POWERDOWN_ENf 7104
#define PORT_ENDIANNESSf 7105
#define PORT_FCf 7106
#define PORT_FC_ENf 7107
#define PORT_FNf 7108
#define PORT_GROUP_OVIDv_DATA_0f 7109
#define PORT_GROUP_OVIDv_FLEX_CTR_ACTIONf 7110
#define PORT_GROUP_OVIDv_FLEX_CTR_OBJECTf 7111
#define PORT_GROUP_OVIDv_KEY_0f 7112
#define PORT_GROUP_OVIDv_OVIDf 7113
#define PORT_GROUP_OVIDv_PORT_GROUP_IDf 7114
#define PORT_GROUP_OVIDv_RESERVED_0f 7115
#define PORT_GROUP_OVIDv_RESERVED_KEY_PADDINGf 7116
#define PORT_GROUP_OVIDv_SVPf 7117
#define PORT_GROUP_OVIDv_VFIf 7118
#define PORT_IPBM_INDEXf 7119
#define PORT_LAGGING_STATUSf 7120
#define PORT_LAG_FAILOVER_SETf 7121
#define PORT_LOADING_THRESHOLDf 7122
#define PORT_LOADING_THRESHOLD_SCALING_FACTORf 7123
#define PORT_LOADING_WEIGHTf 7124
#define PORT_MAPf 7125
#define PORT_MAP_ALTERNATEf 7126
#define PORT_MEMBER_ASSIGNMENTf 7127
#define PORT_META_DATAf 7128
#define PORT_METER_MAP_PARITY_ENf 7129
#define PORT_NUMf 7130
#define PORT_NUM_MASKf 7131
#define PORT_OPERATIONf 7132
#define PORT_PACKET_RED_DROPf 7133
#define PORT_PACKET_YELLOW_DROPf 7134
#define PORT_PG_HDRM_BST_INIT_DONEf 7135
#define PORT_PG_HDRM_CONFIG_INIT_DONEf 7136
#define PORT_PG_HDRM_COUNTER_INIT_DONEf 7137
#define PORT_PG_MIN_CONFIG_INIT_DONEf 7138
#define PORT_PG_MIN_COUNTER_INIT_DONEf 7139
#define PORT_PG_MIN_SCR_CNT_G0f 7140
#define PORT_PG_RESUME_CONFIG_INIT_DONEf 7141
#define PORT_PG_SHARED_BST_INIT_DONEf 7142
#define PORT_PG_SHARED_CONFIG_INIT_DONEf 7143
#define PORT_PG_SHARED_COUNTER_INIT_DONEf 7144
#define PORT_PG_SHARED_SCR_CNT_G0f 7145
#define PORT_PRIf 7146
#define PORT_PROFILEf 7147
#define PORT_QUALITY_MAPPING_ECC_ENf 7148
#define PORT_QUALITY_MAPPING_EN_COR_ERR_RPTf 7149
#define PORT_QUALITY_MAPPING_PROFILE_PTRf 7150
#define PORT_REASSIGNMENTSf 7151
#define PORT_RESETf 7152
#define PORT_SELf 7153
#define PORT_SPEEDf 7154
#define PORT_SUSPENDf 7155
#define PORT_TABLE_ECC_ENf 7156
#define PORT_TABLE_EN_COR_ERR_RPTf 7157
#define PORT_TYPEf 7158
#define PORT_VIDf 7159
#define PORT_WRED_PACKET_RED_DROPf 7160
#define PORT_WRED_PACKET_YELLOW_DROPf 7161
#define PORT_XOFFf 7162
#define PORT_XONf 7163
#define POST_BYP_GLITCHFREE_ENf 7164
#define POST_EXTRACTOR_MUX_0_SELf 7165
#define POST_EXTRACTOR_MUX_10_SELf 7166
#define POST_EXTRACTOR_MUX_11_SELf 7167
#define POST_EXTRACTOR_MUX_12_SELf 7168
#define POST_EXTRACTOR_MUX_13_SELf 7169
#define POST_EXTRACTOR_MUX_14_SELf 7170
#define POST_EXTRACTOR_MUX_15_SELf 7171
#define POST_EXTRACTOR_MUX_16_SELf 7172
#define POST_EXTRACTOR_MUX_1_SELf 7173
#define POST_EXTRACTOR_MUX_2_SELf 7174
#define POST_EXTRACTOR_MUX_3_SELf 7175
#define POST_EXTRACTOR_MUX_4_SELf 7176
#define POST_EXTRACTOR_MUX_5_SELf 7177
#define POST_EXTRACTOR_MUX_6_SELf 7178
#define POST_EXTRACTOR_MUX_7_SELf 7179
#define POST_EXTRACTOR_MUX_8_SELf 7180
#define POST_EXTRACTOR_MUX_9_SELf 7181
#define POST_HOLD_ALLf 7182
#define POST_RESETBf 7183
#define POST_RST_HOLD_SELf 7184
#define POWERDOWNf 7185
#define PPD0_VC_LABEL_OVERLAYf 7186
#define PPSCH0_ZERO_CELL_PICKf 7187
#define PPSCH0_ZERO_CELL_PICK_STATf 7188
#define PPSCH1_ZERO_CELL_PICKf 7189
#define PPSCH1_ZERO_CELL_PICK_STATf 7190
#define PPT_0f 7191
#define PPT_1f 7192
#define PP_BYPASS_MODEf 7193
#define PP_PLL_LOCKf 7194
#define PRB_SELf 7195
#define PREAMBLEf 7196
#define PREFETCH_CNT_100Gf 7197
#define PREFETCH_CNT_10Gf 7198
#define PREFETCH_CNT_200Gf 7199
#define PREFETCH_CNT_25Gf 7200
#define PREFETCH_CNT_400Gf 7201
#define PREFETCH_CNT_40Gf 7202
#define PREFETCH_CNT_50Gf 7203
#define PREFIXf 7204
#define PREFIX_COUNT_COUNTER_HASH_MASKf 7205
#define PREFIX_COUNT_COUNTER_HASH_SHIFTf 7206
#define PREFIX_COUNT_OR_MASKf 7207
#define PREFIX_COUNT_PORT_SELECTf 7208
#define PREFIX_COUNT_SHIFTf 7209
#define PRETCT_SAF_CELLS_IN_ITM_CNTRf 7210
#define PREV_COMP_CNTf 7211
#define PRE_TCT_SAF_FLAG_STATUSf 7212
#define PRIf 7213
#define PRI0_TMRf 7214
#define PRI1_TMRf 7215
#define PRI2_TMRf 7216
#define PRI3_TMRf 7217
#define PRI4_TMRf 7218
#define PRI5_TMRf 7219
#define PRI6_TMRf 7220
#define PRI7_TMRf 7221
#define PRIMARY_GROUP_SIZEf 7222
#define PRIMARY_PATH_THRESHOLDf 7223
#define PRIMEf 7224
#define PRIORITY_1f 7225
#define PRIORITY_10f 7226
#define PRIORITY_11f 7227
#define PRIORITY_12f 7228
#define PRIORITY_13f 7229
#define PRIORITY_14f 7230
#define PRIORITY_15f 7231
#define PRIORITY_16f 7232
#define PRIORITY_17f 7233
#define PRIORITY_18f 7234
#define PRIORITY_19f 7235
#define PRIORITY_2f 7236
#define PRIORITY_20f 7237
#define PRIORITY_21f 7238
#define PRIORITY_22f 7239
#define PRIORITY_23f 7240
#define PRIORITY_24f 7241
#define PRIORITY_25f 7242
#define PRIORITY_26f 7243
#define PRIORITY_27f 7244
#define PRIORITY_28f 7245
#define PRIORITY_29f 7246
#define PRIORITY_3f 7247
#define PRIORITY_30f 7248
#define PRIORITY_31f 7249
#define PRIORITY_32f 7250
#define PRIORITY_33f 7251
#define PRIORITY_34f 7252
#define PRIORITY_35f 7253
#define PRIORITY_36f 7254
#define PRIORITY_37f 7255
#define PRIORITY_38f 7256
#define PRIORITY_39f 7257
#define PRIORITY_4f 7258
#define PRIORITY_40f 7259
#define PRIORITY_41f 7260
#define PRIORITY_42f 7261
#define PRIORITY_43f 7262
#define PRIORITY_44f 7263
#define PRIORITY_45f 7264
#define PRIORITY_46f 7265
#define PRIORITY_47f 7266
#define PRIORITY_48f 7267
#define PRIORITY_5f 7268
#define PRIORITY_6f 7269
#define PRIORITY_7f 7270
#define PRIORITY_8f 7271
#define PRIORITY_9f 7272
#define PRIORITY_GROUPf 7273
#define PRIORITY_GROUP_MATCH_ENf 7274
#define PRIORITY_SELECTf 7275
#define PRIQ_BST_IDf 7276
#define PRIQ_BST_TRIGGEREDf 7277
#define PRI_CNGf 7278
#define PRI_CNG_ECC_ENf 7279
#define PRI_IGNORE_XOFFf 7280
#define PROBABILITY0f 7281
#define PROBABILITY1f 7282
#define PROBABILITY2f 7283
#define PROBABILITY3f 7284
#define PROBE_MARKER1f 7285
#define PROBE_MARKER1_ENf 7286
#define PROBE_MARKER2f 7287
#define PROBE_MARKER2_ENf 7288
#define PROCESSOR0_ENDIANESSf 7289
#define PROCESSOR1_ENDIANESSf 7290
#define PROFILE_INDEXf 7291
#define PROFILE_SELf 7292
#define PROFILE_SET_1f 7293
#define PROFILE_SET_2f 7294
#define PROGRAM_ENDf 7295
#define PROG_SMTH_ADD_SUBf 7296
#define PROG_TX_CRCf 7297
#define PROMISCOUS_MODEf 7298
#define PROTECTION_SWITCHING_SETf 7299
#define PROTECTION_SWITCHING_SET_ENABLEf 7300
#define PROTOCOLf 7301
#define PROTOCOL_IDf 7302
#define PROTOCOL_LAYERf 7303
#define PROTOCOL_PKT_INDEXf 7304
#define PROT_NHI_TABLE_1f 7305
#define PROT_NHI_TABLE_1_ECC_ENf 7306
#define PROT_OFFSETf 7307
#define PRTf 7308
#define PRT_ENABLEf 7309
#define PRUNE_ENABLE_BITMAPf 7310
#define PSAMPv_OBSERVATION_IDf 7311
#define PSAMPv_PSAMP_HEADER_DAf 7312
#define PSAMPv_PSAMP_HEADER_DA_SAf 7313
#define PSAMPv_PSAMP_HEADER_ETYPEf 7314
#define PSAMPv_PSAMP_HEADER_ETYPE_V4_UDPf 7315
#define PSAMPv_PSAMP_HEADER_SAf 7316
#define PSAMPv_PSAMP_HEADER_UDPf 7317
#define PSAMPv_PSAMP_HEADER_V4f 7318
#define PSAMPv_PSAMP_HEADER_VLAN_TAGf 7319
#define PSAMPv_SWITCH_IDf 7320
#define PSAMPv_TEMPLATE_IDf 7321
#define PSAMP_V6v_OBSERVATION_IDf 7322
#define PSAMP_V6v_PSAMP_HEADER_DAf 7323
#define PSAMP_V6v_PSAMP_HEADER_DA_SAf 7324
#define PSAMP_V6v_PSAMP_HEADER_ETYPEf 7325
#define PSAMP_V6v_PSAMP_HEADER_SAf 7326
#define PSAMP_V6v_PSAMP_HEADER_UDPf 7327
#define PSAMP_V6v_PSAMP_HEADER_V6f 7328
#define PSAMP_V6v_PSAMP_HEADER_V6_UDPf 7329
#define PSAMP_V6v_PSAMP_HEADER_VLAN_TAGf 7330
#define PSAMP_V6v_SWITCH_IDf 7331
#define PSAMP_V6v_TEMPLATE_IDf 7332
#define PTAIL_CNTf 7333
#define PTR_0f 7334
#define PTR_1f 7335
#define PTR_2f 7336
#define PTR_3f 7337
#define PTR_4f 7338
#define PTR_5f 7339
#define PTR_6f 7340
#define PTR_BMPf 7341
#define PTR_COPYTO_CPU_MASKf 7342
#define PTR_COPYTO_CPU_MASK_1f 7343
#define PTR_COPYTO_CPU_MASK_2f 7344
#define PTR_IN_USE_COUNTf 7345
#define PTR_IN_USE_HWMf 7346
#define PTSCH_INT_ENf 7347
#define PTSCH_INT_SETf 7348
#define PTSCH_INT_STATf 7349
#define PT_HWY_ECC_ENf 7350
#define PT_HWY_EN_COR_ERR_RPTf 7351
#define PT_HWY_FORCE_ERRf 7352
#define PURGEf 7353
#define PURGE_CELLf 7354
#define PURGE_MMUQ_BMPf 7355
#define PVLAN_ENABLEf 7356
#define PVLAN_PRIf 7357
#define PVLAN_PVIDf 7358
#define PVLAN_RPEf 7359
#define PVLAN_UNTAGf 7360
#define PVLAN_VID_MISMATCH_TOCPUf 7361
#define PVTMON_0_MAX_INTR_MASKf 7362
#define PVTMON_0_MAX_INTR_STATUSf 7363
#define PVTMON_0_MIN_INTR_MASKf 7364
#define PVTMON_0_MIN_INTR_STATUSf 7365
#define PVTMON_10_MAX_INTR_MASKf 7366
#define PVTMON_10_MAX_INTR_STATUSf 7367
#define PVTMON_10_MIN_INTR_MASKf 7368
#define PVTMON_10_MIN_INTR_STATUSf 7369
#define PVTMON_11_MAX_INTR_MASKf 7370
#define PVTMON_11_MAX_INTR_STATUSf 7371
#define PVTMON_11_MIN_INTR_MASKf 7372
#define PVTMON_11_MIN_INTR_STATUSf 7373
#define PVTMON_12_MAX_INTR_MASKf 7374
#define PVTMON_12_MAX_INTR_STATUSf 7375
#define PVTMON_12_MIN_INTR_MASKf 7376
#define PVTMON_12_MIN_INTR_STATUSf 7377
#define PVTMON_13_MAX_INTR_MASKf 7378
#define PVTMON_13_MAX_INTR_STATUSf 7379
#define PVTMON_13_MIN_INTR_MASKf 7380
#define PVTMON_13_MIN_INTR_STATUSf 7381
#define PVTMON_14_MAX_INTR_MASKf 7382
#define PVTMON_14_MAX_INTR_STATUSf 7383
#define PVTMON_14_MIN_INTR_MASKf 7384
#define PVTMON_14_MIN_INTR_STATUSf 7385
#define PVTMON_15_MAX_INTR_MASKf 7386
#define PVTMON_15_MAX_INTR_STATUSf 7387
#define PVTMON_15_MIN_INTR_MASKf 7388
#define PVTMON_15_MIN_INTR_STATUSf 7389
#define PVTMON_1_MAX_INTR_MASKf 7390
#define PVTMON_1_MAX_INTR_STATUSf 7391
#define PVTMON_1_MIN_INTR_MASKf 7392
#define PVTMON_1_MIN_INTR_STATUSf 7393
#define PVTMON_2_MAX_INTR_MASKf 7394
#define PVTMON_2_MAX_INTR_STATUSf 7395
#define PVTMON_2_MIN_INTR_MASKf 7396
#define PVTMON_2_MIN_INTR_STATUSf 7397
#define PVTMON_3_MAX_INTR_MASKf 7398
#define PVTMON_3_MAX_INTR_STATUSf 7399
#define PVTMON_3_MIN_INTR_MASKf 7400
#define PVTMON_3_MIN_INTR_STATUSf 7401
#define PVTMON_4_MAX_INTR_MASKf 7402
#define PVTMON_4_MAX_INTR_STATUSf 7403
#define PVTMON_4_MIN_INTR_MASKf 7404
#define PVTMON_4_MIN_INTR_STATUSf 7405
#define PVTMON_5_MAX_INTR_MASKf 7406
#define PVTMON_5_MAX_INTR_STATUSf 7407
#define PVTMON_5_MIN_INTR_MASKf 7408
#define PVTMON_5_MIN_INTR_STATUSf 7409
#define PVTMON_6_MAX_INTR_MASKf 7410
#define PVTMON_6_MAX_INTR_STATUSf 7411
#define PVTMON_6_MIN_INTR_MASKf 7412
#define PVTMON_6_MIN_INTR_STATUSf 7413
#define PVTMON_7_MAX_INTR_MASKf 7414
#define PVTMON_7_MAX_INTR_STATUSf 7415
#define PVTMON_7_MIN_INTR_MASKf 7416
#define PVTMON_7_MIN_INTR_STATUSf 7417
#define PVTMON_8_MAX_INTR_MASKf 7418
#define PVTMON_8_MAX_INTR_STATUSf 7419
#define PVTMON_8_MIN_INTR_MASKf 7420
#define PVTMON_8_MIN_INTR_STATUSf 7421
#define PVTMON_9_MAX_INTR_MASKf 7422
#define PVTMON_9_MAX_INTR_STATUSf 7423
#define PVTMON_9_MIN_INTR_MASKf 7424
#define PVTMON_9_MIN_INTR_STATUSf 7425
#define PVTMON_CTRLf 7426
#define PVTMON_HIGHTEMP_STATUSf 7427
#define PVTMON_HIGHTEMP_STAT_CLEARf 7428
#define PVTMON_OVERTEMP_RESET_INTR_CLEARf 7429
#define PVTMON_SW_RESETBf 7430
#define PVTMON_TEMPERATURE_HIGH_THRESHOLDf 7431
#define PVTMON_TEMPERATURE_LOW_THRESHOLDf 7432
#define PVTMON_TEMP_HIGH_THRESHOLD_INTR_ENABLEf 7433
#define PVTMON_TEMP_LOW_THRESHOLD_INTR_ENABLEf 7434
#define PVT_DATAf 7435
#define PVT_MNTR_PWRDN_DEFAULTf 7436
#define PWACH_TOCPUf 7437
#define PWD_ALERT_SELf 7438
#define PWD_ENf 7439
#define PWD_INTR_CLEARf 7440
#define PWD_TM_ENf 7441
#define PWD_TST_STROBEf 7442
#define PWM_OFFSET_DISABLEf 7443
#define PWM_RATEf 7444
#define PWRDNBf 7445
#define PWRDWNf 7446
#define PWRDWN_CMLf 7447
#define PWRDWN_CML_LCf 7448
#define PWRON_PLL_LDO_AON_ONf 7449
#define QBUSf 7450
#define QDRP_RESETf 7451
#define QGROUP_VALIDf 7452
#define QMIN_USEDf 7453
#define QOS_PROFILE_IDf 7454
#define QRED_RESETf 7455
#define QSCH_INT_ENf 7456
#define QSCH_INT_SETf 7457
#define QSCH_INT_STATf 7458
#define QSPI_CLK_SELf 7459
#define QUAD0_DP0_THREAD_BASE_PORT_NUMf 7460
#define QUAD0_DP1_THREAD_BASE_PORT_NUMf 7461
#define QUAD0_DP2_THREAD_BASE_PORT_NUMf 7462
#define QUAD0_DP3_THREAD_BASE_PORT_NUMf 7463
#define QUAD0_EP_DP0_THREAD_BASE_PORT_NUMf 7464
#define QUAD0_EP_DP1_THREAD_BASE_PORT_NUMf 7465
#define QUAD0_EP_DP2_THREAD_BASE_PORT_NUMf 7466
#define QUAD0_EP_DP3_THREAD_BASE_PORT_NUMf 7467
#define QUAD0_EP_T0_THREAD_BASE_PORT_NUMf 7468
#define QUAD0_EP_T0_THREAD_NUMf 7469
#define QUAD0_EP_T1_THREAD_BASE_PORT_NUMf 7470
#define QUAD0_EP_T1_THREAD_NUMf 7471
#define QUAD0_T0_THREAD_BASE_PORT_NUMf 7472
#define QUAD0_T0_THREAD_NUMf 7473
#define QUAD0_T1_THREAD_BASE_PORT_NUMf 7474
#define QUAD0_T1_THREAD_NUMf 7475
#define QUAD0_THREAD_SWIZZLEf 7476
#define QUAD1_DP0_THREAD_BASE_PORT_NUMf 7477
#define QUAD1_DP1_THREAD_BASE_PORT_NUMf 7478
#define QUAD1_DP2_THREAD_BASE_PORT_NUMf 7479
#define QUAD1_DP3_THREAD_BASE_PORT_NUMf 7480
#define QUAD1_EP_DP0_THREAD_BASE_PORT_NUMf 7481
#define QUAD1_EP_DP1_THREAD_BASE_PORT_NUMf 7482
#define QUAD1_EP_DP2_THREAD_BASE_PORT_NUMf 7483
#define QUAD1_EP_DP3_THREAD_BASE_PORT_NUMf 7484
#define QUAD1_EP_T0_THREAD_BASE_PORT_NUMf 7485
#define QUAD1_EP_T0_THREAD_NUMf 7486
#define QUAD1_EP_T1_THREAD_BASE_PORT_NUMf 7487
#define QUAD1_EP_T1_THREAD_NUMf 7488
#define QUAD1_T0_THREAD_BASE_PORT_NUMf 7489
#define QUAD1_T0_THREAD_NUMf 7490
#define QUAD1_T1_THREAD_BASE_PORT_NUMf 7491
#define QUAD1_T1_THREAD_NUMf 7492
#define QUAD1_THREAD_SWIZZLEf 7493
#define QUAD2_DP0_THREAD_BASE_PORT_NUMf 7494
#define QUAD2_DP1_THREAD_BASE_PORT_NUMf 7495
#define QUAD2_DP2_THREAD_BASE_PORT_NUMf 7496
#define QUAD2_DP3_THREAD_BASE_PORT_NUMf 7497
#define QUAD2_EP_DP0_THREAD_BASE_PORT_NUMf 7498
#define QUAD2_EP_DP1_THREAD_BASE_PORT_NUMf 7499
#define QUAD2_EP_DP2_THREAD_BASE_PORT_NUMf 7500
#define QUAD2_EP_DP3_THREAD_BASE_PORT_NUMf 7501
#define QUAD2_EP_T0_THREAD_BASE_PORT_NUMf 7502
#define QUAD2_EP_T0_THREAD_NUMf 7503
#define QUAD2_EP_T1_THREAD_BASE_PORT_NUMf 7504
#define QUAD2_EP_T1_THREAD_NUMf 7505
#define QUAD2_T0_THREAD_BASE_PORT_NUMf 7506
#define QUAD2_T0_THREAD_NUMf 7507
#define QUAD2_T1_THREAD_BASE_PORT_NUMf 7508
#define QUAD2_T1_THREAD_NUMf 7509
#define QUAD2_THREAD_SWIZZLEf 7510
#define QUAD3_DP0_THREAD_BASE_PORT_NUMf 7511
#define QUAD3_DP1_THREAD_BASE_PORT_NUMf 7512
#define QUAD3_DP2_THREAD_BASE_PORT_NUMf 7513
#define QUAD3_DP3_THREAD_BASE_PORT_NUMf 7514
#define QUAD3_EP_DP0_THREAD_BASE_PORT_NUMf 7515
#define QUAD3_EP_DP1_THREAD_BASE_PORT_NUMf 7516
#define QUAD3_EP_DP2_THREAD_BASE_PORT_NUMf 7517
#define QUAD3_EP_DP3_THREAD_BASE_PORT_NUMf 7518
#define QUAD3_EP_T0_THREAD_BASE_PORT_NUMf 7519
#define QUAD3_EP_T0_THREAD_NUMf 7520
#define QUAD3_EP_T1_THREAD_BASE_PORT_NUMf 7521
#define QUAD3_EP_T1_THREAD_NUMf 7522
#define QUAD3_T0_THREAD_BASE_PORT_NUMf 7523
#define QUAD3_T0_THREAD_NUMf 7524
#define QUAD3_T1_THREAD_BASE_PORT_NUMf 7525
#define QUAD3_T1_THREAD_NUMf 7526
#define QUAD3_THREAD_SWIZZLEf 7527
#define QUANTIZED_AVG_QUALITY_MEASURE_ECC_ENf 7528
#define QUANTIZED_AVG_QUALITY_MEASURE_EN_COR_ERR_RPTf 7529
#define QUANTIZED_ITM_0_PORT_QSIZEf 7530
#define QUANTIZED_ITM_1_PORT_QSIZEf 7531
#define QUANTIZED_PORT_LOADINGf 7532
#define QUANTIZED_TOTAL_PORT_QSIZEf 7533
#define QUANTIZE_CONTROL_ECC_ENf 7534
#define QUANTIZE_CONTROL_EN_COR_ERR_RPTf 7535
#define QUEUEf 7536
#define QUEUE_BUFFER_USAGEf 7537
#define QUEUE_ENTRIES_FULL_INTR_ENf 7538
#define QUEUE_ENTRIES_FULL_INTR_OVRf 7539
#define QUEUE_ENTRIES_FULL_INTR_STATf 7540
#define QUEUE_WATERMARK_USAGEf 7541
#define QYEL_RESETf 7542
#define Q_BYTE_TOTAL_DROPf 7543
#define Q_PACKET_TOTAL_DROPf 7544
#define Q_PROFILE_SELf 7545
#define Q_SPIDf 7546
#define Q_WRED_PACKET_TOTAL_DROPf 7547
#define RANDOM_OFFSET_CONFIGf 7548
#define RANDOM_SLAVE_STRETCHf 7549
#define RANGE_HIf 7550
#define RANGE_LOf 7551
#define RANKf 7552
#define RATE_ENf 7553
#define RATE_LIMIT_ENABLEf 7554
#define RATIO_HZ_0P25f 7555
#define RATIO_HZ_0P5f 7556
#define RATIO_HZ_1P0f 7557
#define RATIO_VT_0P25f 7558
#define RATIO_VT_0P5f 7559
#define RATIO_VT_1P0f 7560
#define RCPU_INTERUPT_ENABLEf 7561
#define RCPU_INTERUPT_STATUSf 7562
#define RC_PERST_Bf 7563
#define RDSCLKf 7564
#define RD_BYTE_COUNTf 7565
#define RD_POINTERf 7566
#define RD_PTRf 7567
#define READ_ACK_TIMEf 7568
#define READ_DATAf 7569
#define READ_DATA_MASKf 7570
#define READ_IDf 7571
#define READ_INST_SWIZZLEf 7572
#define READ_PIPE_THREAD1f 7573
#define READ_SWIZZLEf 7574
#define REASONSf 7575
#define RECOVER_AM_IDLESf 7576
#define REDIRECT_SETf 7577
#define RED_RESUMEf 7578
#define RED_RESUME_LIMITf 7579
#define RED_SHARED_LIMITf 7580
#define RED_SP0f 7581
#define RED_SP1f 7582
#define RED_SP2f 7583
#define RED_SP3f 7584
#define REFADJ_MAX0f 7585
#define REFADJ_MAX1f 7586
#define REFADJ_MIN0f 7587
#define REFADJ_MIN1f 7588
#define REFCLK_DIV2f 7589
#define REFCLK_DIV4f 7590
#define REFCLK_GATING_DISf 7591
#define REFCLK_SOURCE_SELf 7592
#define REFCLK_TERM_SELf 7593
#define REFCMOSf 7594
#define REFIN_ENf 7595
#define REFOUT_ENf 7596
#define REFRESHf 7597
#define REFRESHCOUNTf 7598
#define REFRESH_BYTESf 7599
#define REFRESH_CYCLE_PERIODf 7600
#define REFRESH_DISABLEf 7601
#define REFRESH_ERRf 7602
#define REFRESH_INDEXf 7603
#define REFRESH_JITTER_SELECTf 7604
#define REFRESH_MODEf 7605
#define REFRESH_SPACINGf 7606
#define REFRESH_TO_SBUS_RATIOf 7607
#define REFSELf 7608
#define REF_ALT_OFFSf 7609
#define REGBASEf 7610
#define REGINDEXf 7611
#define REGISTERf 7612
#define REGULAR_100G_MIN_SPACINGf 7613
#define REGULAR_200G_MIN_SPACINGf 7614
#define REGULAR_400G_MIN_SPACINGf 7615
#define REGULAR_50G_MIN_SPACINGf 7616
#define REG_HARD_RST_Bf 7617
#define RELEASE_ALL_CREDITSf 7618
#define RELEASE_CELLf 7619
#define RELOADf 7620
#define RELOAD_UNALIGNED_ERRf 7621
#define REMAPPED_IP_PROTOf 7622
#define REMAP_DATAf 7623
#define REMAP_TABLE_A_INDEXf 7624
#define REMAP_TABLE_B_INDEXf 7625
#define REMARK_CFIf 7626
#define REMARK_DOT1Pf 7627
#define REMARK_OUTER_DOT1Pf 7628
#define REMARK_OUTER_DSCPf 7629
#define REMOTE_CPU_ENf 7630
#define REMOTE_DELAY_LINE_DEPTHf 7631
#define REMOTE_FAULTf 7632
#define REMOTE_FAULT_DISABLEf 7633
#define REMOTE_FAULT_LIVE_STATUSf 7634
#define REMOTE_FAULT_STATUSf 7635
#define REMOVE_FAILOVER_LPBKf 7636
#define REMOVE_HG_HDR_SRC_PORTf 7637
#define REPLACE_ENABLE_BITMAPf 7638
#define REPLY_MEM_TMf 7639
#define REPL_GROUP_INFO_TBLf 7640
#define REPL_HEAD_TBLf 7641
#define REPL_LIST_POINTERf 7642
#define REPL_LIST_TBLf 7643
#define REPORT_ELEPHANTSf 7644
#define REPORT_EVICTIONSf 7645
#define REP_WORDSf 7646
#define REQUESTf 7647
#define REQUEST_VECTORf 7648
#define REQUEST_VECTOR_MASKf 7649
#define REQUEST_VECTOR_VALUEf 7650
#define REQ_CNTf 7651
#define REQ_MEM_TMf 7652
#define REQ_SINGLEf 7653
#define REQ_WORDSf 7654
#define RESCALCOMPf 7655
#define RESCAL_CTRLf 7656
#define RESCAL_CTRL_DFSf 7657
#define RESCAL_STATEf 7658
#define RESERVEf 7659
#define RESERVEDf 7660
#define RESERVED0f 7661
#define RESERVED1f 7662
#define RESERVED10f 7663
#define RESERVED11f 7664
#define RESERVED2f 7665
#define RESERVED3f 7666
#define RESERVED4f 7667
#define RESERVED5f 7668
#define RESERVED6f 7669
#define RESERVED7f 7670
#define RESERVED8f 7671
#define RESERVED9f 7672
#define RESERVED_0f 7673
#define RESERVED_1f 7674
#define RESERVED_15_12f 7675
#define RESERVED_1_MASKf 7676
#define RESERVED_2f 7677
#define RESERVED_202_188f 7678
#define RESERVED_202_193f 7679
#define RESERVED_255f 7680
#define RESERVED_2_2f 7681
#define RESERVED_2_2_0f 7682
#define RESERVED_2_2_1f 7683
#define RESERVED_2_2_2f 7684
#define RESERVED_2_2_3f 7685
#define RESERVED_2_MASKf 7686
#define RESERVED_3f 7687
#define RESERVED_3_MASKf 7688
#define RESERVED_4f 7689
#define RESERVED_414_400f 7690
#define RESERVED_414_413f 7691
#define RESERVED_5f 7692
#define RESERVED_5_MASKf 7693
#define RESERVED_6f 7694
#define RESERVED_6_MASKf 7695
#define RESERVED_7BITSf 7696
#define RESERVED_9f 7697
#define RESERVED_BITf 7698
#define RESERVED_BITSf 7699
#define RESERVED_DATAf 7700
#define RESERVED_FIELDf 7701
#define RESERVED_FOR_ECOf 7702
#define RESERVED_MASKf 7703
#define RESERVED_ROW13f 7704
#define RESERVED_ROW14f 7705
#define RESERVED_ROW15f 7706
#define RESETf 7707
#define RESETBf 7708
#define RESET_ALLf 7709
#define RESET_DESC_READ_SM_IDLEf 7710
#define RESET_DESC_RESP_COL_SM_IDLEf 7711
#define RESET_DESC_STATUS_WR_SM_IDLEf 7712
#define RESET_ENABLEf 7713
#define RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf 7714
#define RESET_MAX_USAGE_PER_EPOCHf 7715
#define RESET_MEM_RDWR_SM_IDLEf 7716
#define RESET_MPLS_ENABLEf 7717
#define RESET_MY_STATION_LOOKUP_RESULTf 7718
#define RESET_Nf 7719
#define RESET_OFFSETf 7720
#define RESET_OFFSET_REDf 7721
#define RESET_OFFSET_YELLOWf 7722
#define RESET_OUTSTANDING_CNTf 7723
#define RESET_SBUSf 7724
#define RESET_WRED_ENGINEf 7725
#define RESIDUAL_ECC_ENf 7726
#define RESIDUAL_ENf 7727
#define RESIDUE_EMPTY_PORT0f 7728
#define RESIDUE_EMPTY_PORT1f 7729
#define RESIDUE_EMPTY_PORT2f 7730
#define RESIDUE_EMPTY_PORT3f 7731
#define RESPONSE_CONTIGUOUS_WRITEf 7732
#define RESPONSE_ENDIANESSf 7733
#define RESPONSE_WRITE_DISABLEf 7734
#define RESPONSIVEf 7735
#define RESPONSIVE_CHANGE_PACKET_EXPf 7736
#define RESPONSIVE_DEFAULTf 7737
#define RESPONSIVE_DEFAULT_INT_CNf 7738
#define RESPONSIVE_DROPf 7739
#define RESPONSIVE_EXPf 7740
#define RESPONSIVE_GREEN_DROP_THDf 7741
#define RESPONSIVE_INCREMENT_ECN_COUNTERf 7742
#define RESPONSIVE_INT_CNf 7743
#define RESPONSIVE_INT_CN_VALIDf 7744
#define RESPONSIVE_RED_DROP_THDf 7745
#define RESPONSIVE_YELLOW_DROP_THDf 7746
#define RESP_MEM_TMf 7747
#define RESTARTf 7748
#define RESULT_ECCP_IN0f 7749
#define RESULT_ECC_CORRECTEDf 7750
#define RESULT_ECC_CORRUPTf 7751
#define RESULT_ECC_ERROR_ADDRf 7752
#define RESULT_ECC_ERROR_EVf 7753
#define RESULT_ECC_UNCORRECTABLEf 7754
#define RESULT_P_MODE_DISABLE_ECC_MEMf 7755
#define RESUME_LIMITf 7756
#define RESUME_LIMIT_REDf 7757
#define RESUME_LIMIT_YELLOWf 7758
#define RESUME_OFFSETf 7759
#define RESURRECTf 7760
#define RES_ENf 7761
#define REV_IDf 7762
#define REV_LETTERf 7763
#define REV_NUMf 7764
#define REV_NUMBERf 7765
#define RF_RBT_CTRLf 7766
#define RF_WBT_CTRLf 7767
#define RIGHT_BANK_HASH_ROTRf 7768
#define RIGHT_BANK_HASH_SELf 7769
#define RING_MAPf 7770
#define RING_NUM_SBUS_ID_0f 7771
#define RING_NUM_SBUS_ID_1f 7772
#define RING_NUM_SBUS_ID_10f 7773
#define RING_NUM_SBUS_ID_100f 7774
#define RING_NUM_SBUS_ID_101f 7775
#define RING_NUM_SBUS_ID_102f 7776
#define RING_NUM_SBUS_ID_103f 7777
#define RING_NUM_SBUS_ID_104f 7778
#define RING_NUM_SBUS_ID_105f 7779
#define RING_NUM_SBUS_ID_106f 7780
#define RING_NUM_SBUS_ID_107f 7781
#define RING_NUM_SBUS_ID_108f 7782
#define RING_NUM_SBUS_ID_109f 7783
#define RING_NUM_SBUS_ID_11f 7784
#define RING_NUM_SBUS_ID_110f 7785
#define RING_NUM_SBUS_ID_111f 7786
#define RING_NUM_SBUS_ID_112f 7787
#define RING_NUM_SBUS_ID_113f 7788
#define RING_NUM_SBUS_ID_114f 7789
#define RING_NUM_SBUS_ID_115f 7790
#define RING_NUM_SBUS_ID_116f 7791
#define RING_NUM_SBUS_ID_117f 7792
#define RING_NUM_SBUS_ID_118f 7793
#define RING_NUM_SBUS_ID_119f 7794
#define RING_NUM_SBUS_ID_12f 7795
#define RING_NUM_SBUS_ID_120f 7796
#define RING_NUM_SBUS_ID_121f 7797
#define RING_NUM_SBUS_ID_122f 7798
#define RING_NUM_SBUS_ID_123f 7799
#define RING_NUM_SBUS_ID_124f 7800
#define RING_NUM_SBUS_ID_125f 7801
#define RING_NUM_SBUS_ID_126f 7802
#define RING_NUM_SBUS_ID_127f 7803
#define RING_NUM_SBUS_ID_13f 7804
#define RING_NUM_SBUS_ID_14f 7805
#define RING_NUM_SBUS_ID_15f 7806
#define RING_NUM_SBUS_ID_16f 7807
#define RING_NUM_SBUS_ID_17f 7808
#define RING_NUM_SBUS_ID_18f 7809
#define RING_NUM_SBUS_ID_19f 7810
#define RING_NUM_SBUS_ID_2f 7811
#define RING_NUM_SBUS_ID_20f 7812
#define RING_NUM_SBUS_ID_21f 7813
#define RING_NUM_SBUS_ID_22f 7814
#define RING_NUM_SBUS_ID_23f 7815
#define RING_NUM_SBUS_ID_24f 7816
#define RING_NUM_SBUS_ID_25f 7817
#define RING_NUM_SBUS_ID_26f 7818
#define RING_NUM_SBUS_ID_27f 7819
#define RING_NUM_SBUS_ID_28f 7820
#define RING_NUM_SBUS_ID_29f 7821
#define RING_NUM_SBUS_ID_3f 7822
#define RING_NUM_SBUS_ID_30f 7823
#define RING_NUM_SBUS_ID_31f 7824
#define RING_NUM_SBUS_ID_32f 7825
#define RING_NUM_SBUS_ID_33f 7826
#define RING_NUM_SBUS_ID_34f 7827
#define RING_NUM_SBUS_ID_35f 7828
#define RING_NUM_SBUS_ID_36f 7829
#define RING_NUM_SBUS_ID_37f 7830
#define RING_NUM_SBUS_ID_38f 7831
#define RING_NUM_SBUS_ID_39f 7832
#define RING_NUM_SBUS_ID_4f 7833
#define RING_NUM_SBUS_ID_40f 7834
#define RING_NUM_SBUS_ID_41f 7835
#define RING_NUM_SBUS_ID_42f 7836
#define RING_NUM_SBUS_ID_43f 7837
#define RING_NUM_SBUS_ID_44f 7838
#define RING_NUM_SBUS_ID_45f 7839
#define RING_NUM_SBUS_ID_46f 7840
#define RING_NUM_SBUS_ID_47f 7841
#define RING_NUM_SBUS_ID_48f 7842
#define RING_NUM_SBUS_ID_49f 7843
#define RING_NUM_SBUS_ID_5f 7844
#define RING_NUM_SBUS_ID_50f 7845
#define RING_NUM_SBUS_ID_51f 7846
#define RING_NUM_SBUS_ID_52f 7847
#define RING_NUM_SBUS_ID_53f 7848
#define RING_NUM_SBUS_ID_54f 7849
#define RING_NUM_SBUS_ID_55f 7850
#define RING_NUM_SBUS_ID_56f 7851
#define RING_NUM_SBUS_ID_57f 7852
#define RING_NUM_SBUS_ID_58f 7853
#define RING_NUM_SBUS_ID_59f 7854
#define RING_NUM_SBUS_ID_6f 7855
#define RING_NUM_SBUS_ID_60f 7856
#define RING_NUM_SBUS_ID_61f 7857
#define RING_NUM_SBUS_ID_62f 7858
#define RING_NUM_SBUS_ID_63f 7859
#define RING_NUM_SBUS_ID_64f 7860
#define RING_NUM_SBUS_ID_65f 7861
#define RING_NUM_SBUS_ID_66f 7862
#define RING_NUM_SBUS_ID_67f 7863
#define RING_NUM_SBUS_ID_68f 7864
#define RING_NUM_SBUS_ID_69f 7865
#define RING_NUM_SBUS_ID_7f 7866
#define RING_NUM_SBUS_ID_70f 7867
#define RING_NUM_SBUS_ID_71f 7868
#define RING_NUM_SBUS_ID_72f 7869
#define RING_NUM_SBUS_ID_73f 7870
#define RING_NUM_SBUS_ID_74f 7871
#define RING_NUM_SBUS_ID_75f 7872
#define RING_NUM_SBUS_ID_76f 7873
#define RING_NUM_SBUS_ID_77f 7874
#define RING_NUM_SBUS_ID_78f 7875
#define RING_NUM_SBUS_ID_79f 7876
#define RING_NUM_SBUS_ID_8f 7877
#define RING_NUM_SBUS_ID_80f 7878
#define RING_NUM_SBUS_ID_81f 7879
#define RING_NUM_SBUS_ID_82f 7880
#define RING_NUM_SBUS_ID_83f 7881
#define RING_NUM_SBUS_ID_84f 7882
#define RING_NUM_SBUS_ID_85f 7883
#define RING_NUM_SBUS_ID_86f 7884
#define RING_NUM_SBUS_ID_87f 7885
#define RING_NUM_SBUS_ID_88f 7886
#define RING_NUM_SBUS_ID_89f 7887
#define RING_NUM_SBUS_ID_9f 7888
#define RING_NUM_SBUS_ID_90f 7889
#define RING_NUM_SBUS_ID_91f 7890
#define RING_NUM_SBUS_ID_92f 7891
#define RING_NUM_SBUS_ID_93f 7892
#define RING_NUM_SBUS_ID_94f 7893
#define RING_NUM_SBUS_ID_95f 7894
#define RING_NUM_SBUS_ID_96f 7895
#define RING_NUM_SBUS_ID_97f 7896
#define RING_NUM_SBUS_ID_98f 7897
#define RING_NUM_SBUS_ID_99f 7898
#define RLD_STS_UPD_DISf 7899
#define RL_CREDIT_OVERFLOWf 7900
#define RL_CREDIT_UNDERFLOWf 7901
#define RL_DISABLEf 7902
#define RL_INT_ENf 7903
#define RL_INT_SETf 7904
#define RL_INT_STATf 7905
#define RL_THDf 7906
#define RMNG_REPSf 7907
#define ROBUST_HASH_ENf 7908
#define ROBUST_HASH_INSTANCE_SELECTf 7909
#define ROFSf 7910
#define ROSC_THR1_INTR_CLEARf 7911
#define ROSC_THR2_INTR_CLEARf 7912
#define ROUTED_PKTf 7913
#define RO_3V_LDMOS_CMOSf 7914
#define RO_3V_LDMOS_NMOSf 7915
#define RO_3V_LDMOS_PMOSf 7916
#define RO_EN_LVT11f 7917
#define RO_EN_LVT8f 7918
#define RO_EN_SVT11f 7919
#define RO_EN_SVT8f 7920
#define RO_EN_ULVT11f 7921
#define RO_EN_ULVT8f 7922
#define RO_LVT_CMOSf 7923
#define RO_LVT_CMOS_CPP64f 7924
#define RO_LVT_NMOSf 7925
#define RO_LVT_NMOS_CPP64f 7926
#define RO_LVT_PMOSf 7927
#define RO_LVT_PMOS_CPP64f 7928
#define RO_OSC_M2_GREENf 7929
#define RO_OSC_M2_REDf 7930
#define RO_OSC_M3_GREENf 7931
#define RO_OSC_M3_REDf 7932
#define RO_OSC_M4f 7933
#define RO_OSC_M5f 7934
#define RO_SRAM_NMOSf 7935
#define RO_SRAM_PMOSf 7936
#define RO_SVT_CMOSf 7937
#define RO_SVT_CMOS_CPP64f 7938
#define RO_SVT_NMOSf 7939
#define RO_SVT_NMOS_CPP64f 7940
#define RO_SVT_PMOSf 7941
#define RO_SVT_PMOS_CPP64f 7942
#define RO_ULVT_CMOSf 7943
#define RO_ULVT_CMOS_CPP64f 7944
#define RO_ULVT_CMOS_CPP76f 7945
#define RO_ULVT_NMOSf 7946
#define RO_ULVT_NMOS_CPP64f 7947
#define RO_ULVT_PMOSf 7948
#define RO_ULVT_PMOS_CPP64f 7949
#define RPEf 7950
#define RPE_1BIT_ECCERRf 7951
#define RPE_2BIT_ECCERRf 7952
#define RPE_CLK_ENf 7953
#define RPE_IPINTF_WRR_WEIGHTf 7954
#define RPE_PIO_MEMDMA_PKT_DROPf 7955
#define RPE_PIO_MEMDMA_PKT_DROP_CLRf 7956
#define RPE_SCHAN_SBUSDMA_PKT_DROPf 7957
#define RPE_SCHAN_SBUSDMA_PKT_DROP_CLRf 7958
#define RPE_SCHAN_SBUSDMA_SBUS_WRR_WEIGHTf 7959
#define RQEFF_OVRF_INT_ENf 7960
#define RQEFF_OVRF_INT_SETf 7961
#define RQEFF_OVRF_INT_STATf 7962
#define RQEFF_UNDF_INT_ENf 7963
#define RQEFF_UNDF_INT_SETf 7964
#define RQEFF_UNDF_INT_STATf 7965
#define RQE_CELL0_INFOf 7966
#define RQE_CELL1_INFOf 7967
#define RQE_CELL2_INFOf 7968
#define RQE_CELL3_INFOf 7969
#define RQE_CELL4_INFOf 7970
#define RQE_CELL5_INFOf 7971
#define RQE_CELL6_INFOf 7972
#define RQE_CELL7_INFOf 7973
#define RQE_CELL8_INFOf 7974
#define RQE_CELL9_INFOf 7975
#define RQE_CELL_FREE_LISTf 7976
#define RQE_CELL_LINK_LISTf 7977
#define RQE_CELL_QUEUEf 7978
#define RQE_CPU_COSf 7979
#define RQE_FIFOf 7980
#define RQE_FIFO_OVERFLOWf 7981
#define RQE_FIFO_OVERFLOW_STATf 7982
#define RQE_INFOTBL_FL_ERRf 7983
#define RQE_INFO_IDXf 7984
#define RQE_INFO_INDXf 7985
#define RQE_INFO_TABLEf 7986
#define RQE_INT_ENf 7987
#define RQE_INT_SETf 7988
#define RQE_INT_STATf 7989
#define RQE_PFF_OVRF_INT_ENf 7990
#define RQE_PFF_OVRF_INT_SETf 7991
#define RQE_PFF_OVRF_INT_STATf 7992
#define RQE_PFF_UNDF_INT_ENf 7993
#define RQE_PFF_UNDF_INT_SETf 7994
#define RQE_PFF_UNDF_INT_STATf 7995
#define RQE_PIPELINE_FCFIFOf 7996
#define RQE_PKTQ_FREE_LISTf 7997
#define RQE_PKTQ_LINK_LISTf 7998
#define RQE_PKT_INFOf 7999
#define RQE_PKT_QUEUEf 8000
#define RQE_PORT_TO_DEVICE_PORT_MAPPINGf 8001
#define RQE_QUEUEf 8002
#define RQE_Q_NUMf 8003
#define RQE_REPL_PORT_AGG_MAPf 8004
#define RQE_SELECTEDf 8005
#define RSELf 8006
#define RSFEC_SYMBOL_ERROR_MIB_DATAf 8007
#define RSPANv_ADD_GSHf 8008
#define RSPANv_RESERVEDf 8009
#define RSPANv_RSPAN_VLAN_TAGf 8010
#define RSPANv_UNTAG_PAYLOADf 8011
#define RSTB_HWf 8012
#define RSVf 8013
#define RSV0f 8014
#define RSV1f 8015
#define RSVDf 8016
#define RSVD0f 8017
#define RSVD1f 8018
#define RSVD2f 8019
#define RSVD3f 8020
#define RSVD3_1f 8021
#define RSVD4f 8022
#define RSVD_0f 8023
#define RSVD_1f 8024
#define RSVD_2f 8025
#define RSVD_3f 8026
#define RSVD_4f 8027
#define RSVD_5f 8028
#define RS_FEC_CWM_NIBBLE_MATCH_COUNTf 8029
#define RS_FEC_SYMBOL_ERROR_COUNT_THRESHOLDf 8030
#define RS_FEC_SYMBOL_ERROR_WINDOW_MODEf 8031
#define RS_FEC_SYNC_HEADER_MODEf 8032
#define RS_SOFT_RESETf 8033
#define RTAGf 8034
#define RTAG7_FLOW_BASED_HASHf 8035
#define RTAG7_FLOW_BASED_HASH_ECC_ENf 8036
#define RTAG7_PORT_BASED_HASHf 8037
#define RTAG7_PORT_BASED_HASH_ECC_ENf 8038
#define RTAG7_PORT_LBNf 8039
#define RTS0_MHOST0f 8040
#define RTS0_MHOST1f 8041
#define RTS1_MHOST0f 8042
#define RTS1_MHOST1f 8043
#define RUNf 8044
#define RUNT_THRESHOLDf 8045
#define RXBUF_THRESHOLDf 8046
#define RXRAMf 8047
#define RX_ANY_STARTf 8048
#define RX_CDC_DOUBLE_BIT_ERRf 8049
#define RX_CDC_ECC_CTRL_ENf 8050
#define RX_CDC_FORCE_DOUBLE_BIT_ERRf 8051
#define RX_CDC_FORCE_SINGLE_BIT_ERRf 8052
#define RX_CDC_MEM_CTRL_TMf 8053
#define RX_CDC_SINGLE_BIT_ERRf 8054
#define RX_DUAL_CYCLE_TDM_ENf 8055
#define RX_ENf 8056
#define RX_FLEX_TDM_ENABLEf 8057
#define RX_FLOWCONTROL_REQ_FULLf 8058
#define RX_LLFC_ENf 8059
#define RX_LLFC_FC_OBJ_LOGICALf 8060
#define RX_LLFC_FC_OBJ_PHYSICALf 8061
#define RX_LLFC_MSG_TYPE_LOGICALf 8062
#define RX_LLFC_MSG_TYPE_PHYSICALf 8063
#define RX_MAX_SIZEf 8064
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_0f 8065
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_1f 8066
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_2f 8067
#define RX_MPP0_1588_STEP_DELAY_FRAC_NS_3f 8068
#define RX_MPP0_1588_STEP_DELAY_INT_NS_0f 8069
#define RX_MPP0_1588_STEP_DELAY_INT_NS_1f 8070
#define RX_MPP0_1588_STEP_DELAY_INT_NS_2f 8071
#define RX_MPP0_1588_STEP_DELAY_INT_NS_3f 8072
#define RX_MPP0_1588_VL_0f 8073
#define RX_MPP0_1588_VL_1f 8074
#define RX_MPP0_1588_VL_2f 8075
#define RX_MPP0_1588_VL_3f 8076
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_0f 8077
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_1f 8078
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_2f 8079
#define RX_MPP1_1588_STEP_DELAY_FRAC_NS_3f 8080
#define RX_MPP1_1588_STEP_DELAY_INT_NS_0f 8081
#define RX_MPP1_1588_STEP_DELAY_INT_NS_1f 8082
#define RX_MPP1_1588_STEP_DELAY_INT_NS_2f 8083
#define RX_MPP1_1588_STEP_DELAY_INT_NS_3f 8084
#define RX_MPP1_1588_VL_0f 8085
#define RX_MPP1_1588_VL_1f 8086
#define RX_MPP1_1588_VL_2f 8087
#define RX_MPP1_1588_VL_3f 8088
#define RX_MSG_OVERFLOWf 8089
#define RX_NON_LINEAR_QUAD_TDM_ENf 8090
#define RX_PASS_CTRLf 8091
#define RX_PASS_PAUSEf 8092
#define RX_PASS_PFCf 8093
#define RX_PAUSE_ENf 8094
#define RX_PFC_ENf 8095
#define RX_PKT_BUF_1BIT_ECCERRf 8096
#define RX_PKT_BUF_2BIT_ECCERRf 8097
#define RX_PKT_OVERFLOWf 8098
#define RX_PORT_ENf 8099
#define RX_SAf 8100
#define RX_TIMER_BYTE_ADJUSTf 8101
#define RX_TIMER_BYTE_ADJUST_ENf 8102
#define RX_TS_DELAY_REQ_DROPf 8103
#define RX_TS_DELAY_REQ_TO_CPUf 8104
#define RX_TS_DELAY_RESP_DROPf 8105
#define RX_TS_DELAY_RESP_TO_CPUf 8106
#define RX_TS_FOLLOW_UP_DROPf 8107
#define RX_TS_FOLLOW_UP_TO_CPUf 8108
#define RX_TS_MSG_TYPE_11_DROPf 8109
#define RX_TS_MSG_TYPE_11_TO_CPUf 8110
#define RX_TS_MSG_TYPE_12_DROPf 8111
#define RX_TS_MSG_TYPE_12_TO_CPUf 8112
#define RX_TS_MSG_TYPE_13_DROPf 8113
#define RX_TS_MSG_TYPE_13_TO_CPUf 8114
#define RX_TS_MSG_TYPE_14_DROPf 8115
#define RX_TS_MSG_TYPE_14_TO_CPUf 8116
#define RX_TS_MSG_TYPE_15_DROPf 8117
#define RX_TS_MSG_TYPE_15_TO_CPUf 8118
#define RX_TS_MSG_TYPE_4_DROPf 8119
#define RX_TS_MSG_TYPE_4_TO_CPUf 8120
#define RX_TS_MSG_TYPE_5_DROPf 8121
#define RX_TS_MSG_TYPE_5_TO_CPUf 8122
#define RX_TS_MSG_TYPE_6_DROPf 8123
#define RX_TS_MSG_TYPE_6_TO_CPUf 8124
#define RX_TS_MSG_TYPE_7_DROPf 8125
#define RX_TS_MSG_TYPE_7_TO_CPUf 8126
#define RX_TS_PDELAY_REQ_DROPf 8127
#define RX_TS_PDELAY_REQ_TO_CPUf 8128
#define RX_TS_PDELAY_RESP_DROPf 8129
#define RX_TS_PDELAY_RESP_FOLLOW_UP_DROPf 8130
#define RX_TS_PDELAY_RESP_FOLLOW_UP_TO_CPUf 8131
#define RX_TS_PDELAY_RESP_TO_CPUf 8132
#define RX_TS_SYNC_DROPf 8133
#define RX_TS_SYNC_TO_CPUf 8134
#define S0f 8135
#define S1f 8136
#define S2f 8137
#define S3f 8138
#define S4f 8139
#define S5f 8140
#define S6f 8141
#define S7f 8142
#define SAf 8143
#define SAF_CELLS_IN_EB_CNTRf 8144
#define SAF_CELL_TAGf 8145
#define SAF_DIS_EX1f 8146
#define SAF_PKTS_IN_EB_CNTRf 8147
#define SAMPLESf 8148
#define SAMPLE_COUNTf 8149
#define SAMPLE_POOLf 8150
#define SAMPLE_POOL_SNAPSHOTf 8151
#define SAMPLE_THRESHOLDf 8152
#define SAMPLE_WINDOWf 8153
#define SAMPLING_PERIODf 8154
#define SAMPLING_WND_START_TIMEf 8155
#define SATURATE_ENABLEf 8156
#define SA_HIf 8157
#define SA_LOf 8158
#define SA_UPDATE_ENABLEf 8159
#define SBUSACK_ERRORf 8160
#define SBUSACK_NACKf 8161
#define SBUSACK_TIMEOUTf 8162
#define SBUSACK_WRONG_BEATCOUNTf 8163
#define SBUSACK_WRONG_OPCODEf 8164
#define SBUSDMA_ACTIVEf 8165
#define SBUSDMA_CH0_1BIT_ECCERRf 8166
#define SBUSDMA_CH0_2BIT_ECCERRf 8167
#define SBUSDMA_CH0_DONEf 8168
#define SBUSDMA_CH1_1BIT_ECCERRf 8169
#define SBUSDMA_CH1_2BIT_ECCERRf 8170
#define SBUSDMA_CH1_DONEf 8171
#define SBUSDMA_CH2_1BIT_ECCERRf 8172
#define SBUSDMA_CH2_2BIT_ECCERRf 8173
#define SBUSDMA_CH2_DONEf 8174
#define SBUSDMA_CH3_1BIT_ECCERRf 8175
#define SBUSDMA_CH3_2BIT_ECCERRf 8176
#define SBUSDMA_CH3_DONEf 8177
#define SBUSDMA_CH4_1BIT_ECCERRf 8178
#define SBUSDMA_CH4_2BIT_ECCERRf 8179
#define SBUSDMA_CH4_DONEf 8180
#define SBUSDMA_CH5_1BIT_ECCERRf 8181
#define SBUSDMA_CH5_2BIT_ECCERRf 8182
#define SBUSDMA_CH5_DONEf 8183
#define SBUSDMA_CH6_1BIT_ECCERRf 8184
#define SBUSDMA_CH6_2BIT_ECCERRf 8185
#define SBUSDMA_CH6_DONEf 8186
#define SBUSDMA_CH7_1BIT_ECCERRf 8187
#define SBUSDMA_CH7_2BIT_ECCERRf 8188
#define SBUSDMA_CH7_DONEf 8189
#define SBUS_BCAST_BLOCK_IDf 8190
#define SBUS_BCAST_BLOCK_ID_MSBf 8191
#define SBUS_CHAIN_LASTf 8192
#define SBUS_OPPORTUNISTICf 8193
#define SBUS_SPACINGf 8194
#define SBUS_SPLIT_ERR_CHK_OVERRIDEf 8195
#define SCALEf 8196
#define SCB_INT_ENf 8197
#define SCB_INT_SETf 8198
#define SCB_INT_STATf 8199
#define SCC_COUNTf 8200
#define SCHAN_CH0_OP_DONEf 8201
#define SCHAN_CH1_OP_DONEf 8202
#define SCHAN_CH2_OP_DONEf 8203
#define SCHAN_CH3_OP_DONEf 8204
#define SCHAN_CH4_OP_DONEf 8205
#define SCHAN_CH5_OP_DONEf 8206
#define SCHAN_CH6_OP_DONEf 8207
#define SCHAN_CH7_OP_DONEf 8208
#define SCHAN_CH8_OP_DONEf 8209
#define SCHAN_CH9_OP_DONEf 8210
#define SCHAN_ERRORf 8211
#define SCHAN_FIFO_0_1BIT_ECCERRf 8212
#define SCHAN_FIFO_0_2BIT_ECCERRf 8213
#define SCHAN_FIFO_0_CH0_DONEf 8214
#define SCHAN_FIFO_0_CH1_DONEf 8215
#define SCHAN_FIFO_0_MEMWR_WRR_WEIGHTf 8216
#define SCHAN_FIFO_1_1BIT_ECCERRf 8217
#define SCHAN_FIFO_1_2BIT_ECCERRf 8218
#define SCHAN_FIFO_1_CH0_DONEf 8219
#define SCHAN_FIFO_1_CH1_DONEf 8220
#define SCHAN_FIFO_1_MEMWR_WRR_WEIGHTf 8221
#define SCHAN_SBUSDMA_1BIT_ECCERRf 8222
#define SCHAN_SBUSDMA_2BIT_ECCERRf 8223
#define SCH_Q_NUM_0f 8224
#define SCH_Q_NUM_1f 8225
#define SCH_Q_NUM_10f 8226
#define SCH_Q_NUM_11f 8227
#define SCH_Q_NUM_2f 8228
#define SCH_Q_NUM_3f 8229
#define SCH_Q_NUM_4f 8230
#define SCH_Q_NUM_5f 8231
#define SCH_Q_NUM_6f 8232
#define SCH_Q_NUM_7f 8233
#define SCH_Q_NUM_8f 8234
#define SCH_Q_NUM_9f 8235
#define SCRATCHf 8236
#define SCR_MODEf 8237
#define SC_RBT_CTRLf 8238
#define SC_WBT_CTRLf 8239
#define SEARCH_MASKf 8240
#define SEEDf 8241
#define SEED_1f 8242
#define SEED_2f 8243
#define SEED_HIf 8244
#define SEED_LOf 8245
#define SELf 8246
#define SELECTf 8247
#define SELECTOR_0_ENf 8248
#define SELECTOR_1_ENf 8249
#define SELECTOR_2_ENf 8250
#define SELECTOR_3_ENf 8251
#define SELECTOR_4_ENf 8252
#define SELECTOR_5_ENf 8253
#define SELECTOR_6_ENf 8254
#define SELECTOR_7_ENf 8255
#define SELECTOR_FOR_BIT_0f 8256
#define SELECTOR_FOR_BIT_1f 8257
#define SELECTOR_FOR_BIT_2f 8258
#define SELECTOR_FOR_BIT_3f 8259
#define SELECTOR_FOR_BIT_4f 8260
#define SELECTOR_FOR_BIT_5f 8261
#define SELECTOR_FOR_BIT_6f 8262
#define SELECTOR_FOR_BIT_7f 8263
#define SELECT_CURRENT_USED_ENTRIESf 8264
#define SELECT_SP_MPLS_EXP_MAPPING_2f 8265
#define SEL_1f 8266
#define SEL_2f 8267
#define SEL_INT_PHYf 8268
#define SEND_DONEf 8269
#define SENSOR_IDXf 8270
#define SEQUENCER_INITf 8271
#define SEQUENCE_IDf 8272
#define SEQ_MASK_CEN_ROSCf 8273
#define SEQ_MASK_PVT_MNTRf 8274
#define SEQ_NUMf 8275
#define SERVICE_COMPLETEf 8276
#define SER_CHECK_FAILf 8277
#define SER_ENf 8278
#define SER_FIFO_NON_EMPTYf 8279
#define SER_PKT_DROP_ENf 8280
#define SER_STICKY_BIT_CLEARf 8281
#define SET_PROT_STATUSf 8282
#define SFLOWv_SFLOW_HEADER_DAf 8283
#define SFLOWv_SFLOW_HEADER_DA_SAf 8284
#define SFLOWv_SFLOW_HEADER_ETYPEf 8285
#define SFLOWv_SFLOW_HEADER_ETYPE_V4_UDPf 8286
#define SFLOWv_SFLOW_HEADER_SAf 8287
#define SFLOWv_SFLOW_HEADER_UDPf 8288
#define SFLOWv_SFLOW_HEADER_V4f 8289
#define SFLOWv_SFLOW_HEADER_VLAN_TAGf 8290
#define SFLOW_ING_DATA_SOURCEf 8291
#define SFLOW_ING_FLEX_DATA_SOURCEf 8292
#define SFLOW_SETf 8293
#define SFLOW_SET_ENABLEf 8294
#define SFLOW_V6v_SFLOW_HEADER_DAf 8295
#define SFLOW_V6v_SFLOW_HEADER_DA_SAf 8296
#define SFLOW_V6v_SFLOW_HEADER_ETYPEf 8297
#define SFLOW_V6v_SFLOW_HEADER_SAf 8298
#define SFLOW_V6v_SFLOW_HEADER_UDPf 8299
#define SFLOW_V6v_SFLOW_HEADER_V6f 8300
#define SFLOW_V6v_SFLOW_HEADER_V6_UDPf 8301
#define SFLOW_V6v_SFLOW_HEADER_VLAN_TAGf 8302
#define SGf 8303
#define SGN_DETf 8304
#define SHADOW_POOLf 8305
#define SHARED_ALPHAf 8306
#define SHARED_COUNTf 8307
#define SHARED_COUNT_0f 8308
#define SHARED_COUNT_1f 8309
#define SHARED_COUNT_2f 8310
#define SHARED_COUNT_3f 8311
#define SHARED_COUNT_DROP_STATEf 8312
#define SHARED_COUNT_DROP_STATE_0f 8313
#define SHARED_COUNT_DROP_STATE_1f 8314
#define SHARED_COUNT_DROP_STATE_2f 8315
#define SHARED_COUNT_DROP_STATE_3f 8316
#define SHARED_COUNT_MONf 8317
#define SHARED_COUNT_MON_0f 8318
#define SHARED_COUNT_MON_1f 8319
#define SHARED_COUNT_MON_2f 8320
#define SHARED_COUNT_MON_3f 8321
#define SHARED_FRAG_ID_ENABLEf 8322
#define SHARED_LIMITf 8323
#define SHARED_LIMIT_OFFSET_REDf 8324
#define SHARED_LIMIT_OFFSET_YELLOWf 8325
#define SHARED_LIMIT_PCT_REDf 8326
#define SHARED_LIMIT_PCT_YELLOWf 8327
#define SHARED_LIMIT_REDf 8328
#define SHARED_LIMIT_YELLOWf 8329
#define SHARED_RESUMEf 8330
#define SHARED_TABLE_IPMC_SIZEf 8331
#define SHARED_TABLE_L2MC_SIZEf 8332
#define SHIFT_1f 8333
#define SHIFT_2f 8334
#define SIGNATUREf 8335
#define SIG_DETf 8336
#define SINGLE_BIT_ECCERRf 8337
#define SINGLE_BIT_ERRf 8338
#define SINGLE_BIT_ERR_BNK_0f 8339
#define SINGLE_BIT_ERR_BNK_1f 8340
#define SINGLE_BIT_ERR_DETECTEDf 8341
#define SINGLE_BIT_ERR_DETECTED_HOST_MEMf 8342
#define SINGLE_BIT_ERR_DETECTED_IN_HOSTRD_MEMf 8343
#define SINGLE_BIT_ERR_DETECTED_IN_REPLY_MEMf 8344
#define SINGLE_BIT_ERR_DETECTED_IN_REQ_MEMf 8345
#define SINGLE_BIT_ERR_IN_CMD_MEMf 8346
#define SINGLE_BIT_ERR_IN_DATA_MEMf 8347
#define SINGLE_BIT_ERR_IN_LLIST_MEMf 8348
#define SINGLE_BIT_ERR_IN_RESP_MEMf 8349
#define SIPf 8350
#define SIP_0f 8351
#define SIP_1f 8352
#define SIP_IPV4f 8353
#define SIP_IPV6f 8354
#define SIP_IPV6_B0f 8355
#define SIP_IPV6_B1f 8356
#define SIP_IPV6_B2f 8357
#define SIP_IPV6_B3f 8358
#define SIX_CELL_100G_SPACINGf 8359
#define SIX_CELL_200G_SPACINGf 8360
#define SIX_CELL_400G_SPACINGf 8361
#define SIX_CELL_50G_SPACINGf 8362
#define SIX_CELL_CPU_SPACINGf 8363
#define SIZE0_SEL_0f 8364
#define SIZE0_SEL_1f 8365
#define SIZE0_SEL_2f 8366
#define SIZE0_SEL_3f 8367
#define SIZE0_SEL_FULLf 8368
#define SKIPf 8369
#define SKIP_STARTf 8370
#define SLAVE_ABORTf 8371
#define SLAVE_PECf 8372
#define SLAVE_RD_EVENT_ENf 8373
#define SLAVE_RD_STATUSf 8374
#define SLAVE_RX_EVENTf 8375
#define SLAVE_RX_EVENT_ENf 8376
#define SLAVE_RX_FIFO_FLUSHf 8377
#define SLAVE_RX_FIFO_FULLf 8378
#define SLAVE_RX_FIFO_FULL_ENf 8379
#define SLAVE_RX_FIFO_THRESHOLDf 8380
#define SLAVE_RX_PKT_COUNTf 8381
#define SLAVE_RX_THRESHOLD_HITf 8382
#define SLAVE_RX_THRESHOLD_HIT_ENf 8383
#define SLAVE_SMBUS_RD_DATAf 8384
#define SLAVE_SMBUS_WR_DATAf 8385
#define SLAVE_START_BUSYf 8386
#define SLAVE_START_BUSY_COMMANDf 8387
#define SLAVE_START_BUSY_ENf 8388
#define SLAVE_STATUSf 8389
#define SLAVE_TX_FIFO_FLUSHf 8390
#define SLAVE_TX_UNDERRUN_ENf 8391
#define SLAVE_WR_STATUSf 8392
#define SLEEPDEEPf 8393
#define SLEEPHOLDACKf 8394
#define SLEEPHOLDREQNf 8395
#define SLEEPINGf 8396
#define SLICE0_DATA_READ_AXIIDf 8397
#define SLICE0_DATA_READ_WRR_WEIGHTf 8398
#define SLICE0_DATA_WRITE_WRR_WEIGHTf 8399
#define SLICE0_DESC_READ_AXIIDf 8400
#define SLICE0_DESC_READ_WRR_WEIGHTf 8401
#define SLICE0_DESC_WRITE_WRR_WEIGHTf 8402
#define SLICE0_ECC_CHECK_ENf 8403
#define SLICE0_MAX_BUFLIMITf 8404
#define SLICE0_MEMWR_WRR_WEIGHTf 8405
#define SLICE0_MIN_BUFLIMITf 8406
#define SLICE0_THRESHOLDf 8407
#define SLICE0_WRR_WEIGHTf 8408
#define SLICE1_0_PAIRINGf 8409
#define SLICE1_DATA_READ_AXIIDf 8410
#define SLICE1_DATA_READ_WRR_WEIGHTf 8411
#define SLICE1_DATA_WRITE_WRR_WEIGHTf 8412
#define SLICE1_DESC_READ_AXIIDf 8413
#define SLICE1_DESC_READ_WRR_WEIGHTf 8414
#define SLICE1_DESC_WRITE_WRR_WEIGHTf 8415
#define SLICE1_ECC_CHECK_ENf 8416
#define SLICE1_MAX_BUFLIMITf 8417
#define SLICE1_MEMWR_WRR_WEIGHTf 8418
#define SLICE1_MIN_BUFLIMITf 8419
#define SLICE1_THRESHOLDf 8420
#define SLICE1_WRR_WEIGHTf 8421
#define SLICE2_DATA_READ_AXIIDf 8422
#define SLICE2_DATA_READ_WRR_WEIGHTf 8423
#define SLICE2_DATA_WRITE_WRR_WEIGHTf 8424
#define SLICE2_DESC_READ_AXIIDf 8425
#define SLICE2_DESC_READ_WRR_WEIGHTf 8426
#define SLICE2_DESC_WRITE_WRR_WEIGHTf 8427
#define SLICE2_ECC_CHECK_ENf 8428
#define SLICE2_MAX_BUFLIMITf 8429
#define SLICE2_MEMWR_WRR_WEIGHTf 8430
#define SLICE2_MIN_BUFLIMITf 8431
#define SLICE2_THRESHOLDf 8432
#define SLICE2_WRR_WEIGHTf 8433
#define SLICE3_2_PAIRINGf 8434
#define SLICE3_DATA_READ_AXIIDf 8435
#define SLICE3_DATA_READ_WRR_WEIGHTf 8436
#define SLICE3_DATA_WRITE_WRR_WEIGHTf 8437
#define SLICE3_DESC_READ_AXIIDf 8438
#define SLICE3_DESC_READ_WRR_WEIGHTf 8439
#define SLICE3_DESC_WRITE_WRR_WEIGHTf 8440
#define SLICE3_ECC_CHECK_ENf 8441
#define SLICE3_MAX_BUFLIMITf 8442
#define SLICE3_MIN_BUFLIMITf 8443
#define SLICE3_THRESHOLDf 8444
#define SLICE3_WRR_WEIGHTf 8445
#define SLICE_0f 8446
#define SLICE_0_DOUBLE_WIDE_KEY_SELECTf 8447
#define SLICE_0_DOUBLE_WIDE_MODEf 8448
#define SLICE_0_F1f 8449
#define SLICE_0_F2f 8450
#define SLICE_0_F3f 8451
#define SLICE_0_F4f 8452
#define SLICE_0_F6f 8453
#define SLICE_0_F7f 8454
#define SLICE_0_F8f 8455
#define SLICE_0_IPV6_KEY_MODEf 8456
#define SLICE_0_IP_FIELD_SELECTf 8457
#define SLICE_0_MODEf 8458
#define SLICE_0_S_TYPE_SELf 8459
#define SLICE_0_TMf 8460
#define SLICE_1f 8461
#define SLICE_1_DOUBLE_WIDE_KEY_SELECTf 8462
#define SLICE_1_DOUBLE_WIDE_MODEf 8463
#define SLICE_1_F1f 8464
#define SLICE_1_F2f 8465
#define SLICE_1_F3f 8466
#define SLICE_1_F4f 8467
#define SLICE_1_F6f 8468
#define SLICE_1_F7f 8469
#define SLICE_1_F8f 8470
#define SLICE_1_IPV6_KEY_MODEf 8471
#define SLICE_1_IP_FIELD_SELECTf 8472
#define SLICE_1_MODEf 8473
#define SLICE_1_S_TYPE_SELf 8474
#define SLICE_1_TMf 8475
#define SLICE_2f 8476
#define SLICE_2_DOUBLE_WIDE_KEY_SELECTf 8477
#define SLICE_2_DOUBLE_WIDE_MODEf 8478
#define SLICE_2_F1f 8479
#define SLICE_2_F2f 8480
#define SLICE_2_F3f 8481
#define SLICE_2_F4f 8482
#define SLICE_2_F6f 8483
#define SLICE_2_F7f 8484
#define SLICE_2_F8f 8485
#define SLICE_2_IPV6_KEY_MODEf 8486
#define SLICE_2_IP_FIELD_SELECTf 8487
#define SLICE_2_MODEf 8488
#define SLICE_2_S_TYPE_SELf 8489
#define SLICE_2_TMf 8490
#define SLICE_3f 8491
#define SLICE_3_DOUBLE_WIDE_KEY_SELECTf 8492
#define SLICE_3_DOUBLE_WIDE_MODEf 8493
#define SLICE_3_F1f 8494
#define SLICE_3_F2f 8495
#define SLICE_3_F3f 8496
#define SLICE_3_F4f 8497
#define SLICE_3_F6f 8498
#define SLICE_3_F7f 8499
#define SLICE_3_F8f 8500
#define SLICE_3_IPV6_KEY_MODEf 8501
#define SLICE_3_IP_FIELD_SELECTf 8502
#define SLICE_3_MODEf 8503
#define SLICE_3_S_TYPE_SELf 8504
#define SLICE_3_TMf 8505
#define SLICE_ENABLE_SLICE_0f 8506
#define SLICE_ENABLE_SLICE_1f 8507
#define SLICE_ENABLE_SLICE_2f 8508
#define SLICE_ENABLE_SLICE_3f 8509
#define SLIM_COUNTER_SELECTf 8510
#define SLIM_COUNT_A3_A2_A1f 8511
#define SLOT0_PORT_NUMf 8512
#define SLOT1_PORT_NUMf 8513
#define SLOT2_PORT_NUMf 8514
#define SLOT3_PORT_NUMf 8515
#define SLOT_PIPELINE_0_UNCORRECTED_ECC_ERRf 8516
#define SLOT_PIPELINE_1_UNCORRECTED_ECC_ERRf 8517
#define SLOT_PIPELINE_2_UNCORRECTED_ECC_ERRf 8518
#define SLOT_PIPELINE_3_UNCORRECTED_ECC_ERRf 8519
#define SLOT_PIPELINE_ECC_ENf 8520
#define SLOT_PIPELINE_ECC_FORCE_ERRf 8521
#define SLOT_PIPELINE_EN_COR_ERR_RPTf 8522
#define SLOT_PIPELINE_UNCORRECTED_ECC_ERRf 8523
#define SMBCLK_INf 8524
#define SMBCLK_OUT_ENf 8525
#define SMBDAT_INf 8526
#define SMBDAT_OUT_ENf 8527
#define SMBUS_IDLE_TIMEf 8528
#define SMBUS_PROTOCOLf 8529
#define SMB_ENf 8530
#define SM_RESETf 8531
#define SM_SELECTf 8532
#define SM_STATEf 8533
#define SM_STOP_AT_ERRORf 8534
#define SNAPSHOT_ENf 8535
#define SNAP_OTHER_DECODE_ENABLEf 8536
#define SOFT_RESETf 8537
#define SOFT_RESET_Nf 8538
#define SOPf 8539
#define SOP_DISCARD_MODEf 8540
#define SOP_EOP_ERRf 8541
#define SOP_EOP_ERR_PORT0f 8542
#define SOP_EOP_ERR_PORT1f 8543
#define SOP_EOP_ERR_PORT2f 8544
#define SOP_EOP_ERR_PORT3f 8545
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_ECC_CORRUPTf 8546
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_ECC_ENf 8547
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFO_EN_COR_ERR_RPTf 8548
#define SOT_OCFI_ACTIONf 8549
#define SOT_OPRI_ACTIONf 8550
#define SOT_OTAG_ACTIONf 8551
#define SOT_POTAG_ACTIONf 8552
#define SOURCE_CLASSf 8553
#define SOURCE_CLASS_MASKf 8554
#define SOURCE_CLASS_MODEf 8555
#define SOURCE_FIELDf 8556
#define SOURCE_FIELD_MASKf 8557
#define SOURCE_IDf 8558
#define SOURCE_OVERFLOW_TYPEf 8559
#define SOURCE_PORT_NUMBERf 8560
#define SOURCE_PORT_NUMBER_MASKf 8561
#define SOURCE_TRUNK_MAP_ECC_ENf 8562
#define SOURCE_TRUNK_MAP_EN_COR_ERR_RPTf 8563
#define SPf 8564
#define SP0_BST_PORT_SHARED_COUNTf 8565
#define SP0_BST_PORT_SHARED_COUNT_MONf 8566
#define SP0_BST_PORT_SHARED_DROP_STATEf 8567
#define SP0_COLOR_LIMIT_ENABLEf 8568
#define SP0_DATAf 8569
#define SP0_RED_LIMITf 8570
#define SP0_SHARED_COUNTf 8571
#define SP0_SHARED_COUNT_MONf 8572
#define SP0_SHARED_LIMITf 8573
#define SP0_TOTAL_COUNTf 8574
#define SP0_YELLOW_LIMITf 8575
#define SP1_BST_PORT_SHARED_COUNTf 8576
#define SP1_BST_PORT_SHARED_COUNT_MONf 8577
#define SP1_BST_PORT_SHARED_DROP_STATEf 8578
#define SP1_COLOR_LIMIT_ENABLEf 8579
#define SP1_DATAf 8580
#define SP1_RED_LIMITf 8581
#define SP1_SHARED_COUNTf 8582
#define SP1_SHARED_COUNT_MONf 8583
#define SP1_SHARED_LIMITf 8584
#define SP1_TOTAL_COUNTf 8585
#define SP1_YELLOW_LIMITf 8586
#define SP2_BST_PORT_SHARED_COUNTf 8587
#define SP2_BST_PORT_SHARED_COUNT_MONf 8588
#define SP2_BST_PORT_SHARED_DROP_STATEf 8589
#define SP2_COLOR_LIMIT_ENABLEf 8590
#define SP2_DATAf 8591
#define SP2_RED_LIMITf 8592
#define SP2_SHARED_COUNTf 8593
#define SP2_SHARED_COUNT_MONf 8594
#define SP2_SHARED_LIMITf 8595
#define SP2_TOTAL_COUNTf 8596
#define SP2_YELLOW_LIMITf 8597
#define SP3_BST_PORT_SHARED_COUNTf 8598
#define SP3_BST_PORT_SHARED_COUNT_MONf 8599
#define SP3_BST_PORT_SHARED_DROP_STATEf 8600
#define SP3_COLOR_LIMIT_ENABLEf 8601
#define SP3_DATAf 8602
#define SP3_RED_LIMITf 8603
#define SP3_SHARED_COUNTf 8604
#define SP3_SHARED_COUNT_MONf 8605
#define SP3_SHARED_LIMITf 8606
#define SP3_TOTAL_COUNTf 8607
#define SP3_YELLOW_LIMITf 8608
#define SPANv_ADD_GSHf 8609
#define SPAPf 8610
#define SPAREf 8611
#define SPARE_HIGHf 8612
#define SPARE_LOWf 8613
#define SPBRf 8614
#define SPDX_RBT_CTRLf 8615
#define SPDX_WBT_CTRLf 8616
#define SPEf 8617
#define SPECIAL_DROP_COUNTf 8618
#define SPEED_BUCKET_IDf 8619
#define SPEED_ID_DATAf 8620
#define SPEED_MODEf 8621
#define SPIDf 8622
#define SPID_MISMATCHf 8623
#define SPID_OVERRIDEf 8624
#define SPIFf 8625
#define SPIFIEf 8626
#define SPLIT_DATA_P0f 8627
#define SPLIT_DATA_P1f 8628
#define SPLIT_DATA_P2f 8629
#define SPLIT_DATA_P3f 8630
#define SPLIT_DATA_P4f 8631
#define SPLIT_DATA_P5f 8632
#define SPLIT_DATA_P6f 8633
#define SPLIT_DATA_P7f 8634
#define SP_BST_TRIGGEREDf 8635
#define SP_L0f 8636
#define SP_L0_CHILDf 8637
#define SP_L0_PARENTf 8638
#define SP_L1f 8639
#define SP_RED_LIMITf 8640
#define SP_SHARED_CNTf 8641
#define SP_SHARED_LIMITf 8642
#define SP_SHARED_TRIGGERf 8643
#define SP_SHARED_TRIGGER_STATUSf 8644
#define SP_TREE_PORT0f 8645
#define SP_TREE_PORT1f 8646
#define SP_TREE_PORT10f 8647
#define SP_TREE_PORT100f 8648
#define SP_TREE_PORT101f 8649
#define SP_TREE_PORT102f 8650
#define SP_TREE_PORT103f 8651
#define SP_TREE_PORT104f 8652
#define SP_TREE_PORT105f 8653
#define SP_TREE_PORT106f 8654
#define SP_TREE_PORT107f 8655
#define SP_TREE_PORT108f 8656
#define SP_TREE_PORT109f 8657
#define SP_TREE_PORT11f 8658
#define SP_TREE_PORT110f 8659
#define SP_TREE_PORT111f 8660
#define SP_TREE_PORT112f 8661
#define SP_TREE_PORT113f 8662
#define SP_TREE_PORT114f 8663
#define SP_TREE_PORT115f 8664
#define SP_TREE_PORT116f 8665
#define SP_TREE_PORT117f 8666
#define SP_TREE_PORT118f 8667
#define SP_TREE_PORT119f 8668
#define SP_TREE_PORT12f 8669
#define SP_TREE_PORT120f 8670
#define SP_TREE_PORT121f 8671
#define SP_TREE_PORT122f 8672
#define SP_TREE_PORT123f 8673
#define SP_TREE_PORT124f 8674
#define SP_TREE_PORT125f 8675
#define SP_TREE_PORT126f 8676
#define SP_TREE_PORT127f 8677
#define SP_TREE_PORT128f 8678
#define SP_TREE_PORT129f 8679
#define SP_TREE_PORT13f 8680
#define SP_TREE_PORT130f 8681
#define SP_TREE_PORT131f 8682
#define SP_TREE_PORT132f 8683
#define SP_TREE_PORT133f 8684
#define SP_TREE_PORT134f 8685
#define SP_TREE_PORT135f 8686
#define SP_TREE_PORT136f 8687
#define SP_TREE_PORT137f 8688
#define SP_TREE_PORT138f 8689
#define SP_TREE_PORT139f 8690
#define SP_TREE_PORT14f 8691
#define SP_TREE_PORT140f 8692
#define SP_TREE_PORT141f 8693
#define SP_TREE_PORT142f 8694
#define SP_TREE_PORT143f 8695
#define SP_TREE_PORT144f 8696
#define SP_TREE_PORT145f 8697
#define SP_TREE_PORT146f 8698
#define SP_TREE_PORT147f 8699
#define SP_TREE_PORT148f 8700
#define SP_TREE_PORT149f 8701
#define SP_TREE_PORT15f 8702
#define SP_TREE_PORT150f 8703
#define SP_TREE_PORT151f 8704
#define SP_TREE_PORT152f 8705
#define SP_TREE_PORT153f 8706
#define SP_TREE_PORT154f 8707
#define SP_TREE_PORT155f 8708
#define SP_TREE_PORT156f 8709
#define SP_TREE_PORT157f 8710
#define SP_TREE_PORT158f 8711
#define SP_TREE_PORT159f 8712
#define SP_TREE_PORT16f 8713
#define SP_TREE_PORT160f 8714
#define SP_TREE_PORT161f 8715
#define SP_TREE_PORT162f 8716
#define SP_TREE_PORT163f 8717
#define SP_TREE_PORT164f 8718
#define SP_TREE_PORT165f 8719
#define SP_TREE_PORT166f 8720
#define SP_TREE_PORT167f 8721
#define SP_TREE_PORT168f 8722
#define SP_TREE_PORT169f 8723
#define SP_TREE_PORT17f 8724
#define SP_TREE_PORT170f 8725
#define SP_TREE_PORT171f 8726
#define SP_TREE_PORT172f 8727
#define SP_TREE_PORT173f 8728
#define SP_TREE_PORT174f 8729
#define SP_TREE_PORT175f 8730
#define SP_TREE_PORT176f 8731
#define SP_TREE_PORT177f 8732
#define SP_TREE_PORT178f 8733
#define SP_TREE_PORT179f 8734
#define SP_TREE_PORT18f 8735
#define SP_TREE_PORT180f 8736
#define SP_TREE_PORT181f 8737
#define SP_TREE_PORT182f 8738
#define SP_TREE_PORT183f 8739
#define SP_TREE_PORT184f 8740
#define SP_TREE_PORT185f 8741
#define SP_TREE_PORT186f 8742
#define SP_TREE_PORT187f 8743
#define SP_TREE_PORT188f 8744
#define SP_TREE_PORT189f 8745
#define SP_TREE_PORT19f 8746
#define SP_TREE_PORT190f 8747
#define SP_TREE_PORT191f 8748
#define SP_TREE_PORT192f 8749
#define SP_TREE_PORT193f 8750
#define SP_TREE_PORT194f 8751
#define SP_TREE_PORT195f 8752
#define SP_TREE_PORT196f 8753
#define SP_TREE_PORT197f 8754
#define SP_TREE_PORT198f 8755
#define SP_TREE_PORT199f 8756
#define SP_TREE_PORT2f 8757
#define SP_TREE_PORT20f 8758
#define SP_TREE_PORT200f 8759
#define SP_TREE_PORT201f 8760
#define SP_TREE_PORT202f 8761
#define SP_TREE_PORT203f 8762
#define SP_TREE_PORT204f 8763
#define SP_TREE_PORT205f 8764
#define SP_TREE_PORT206f 8765
#define SP_TREE_PORT207f 8766
#define SP_TREE_PORT208f 8767
#define SP_TREE_PORT209f 8768
#define SP_TREE_PORT21f 8769
#define SP_TREE_PORT210f 8770
#define SP_TREE_PORT211f 8771
#define SP_TREE_PORT212f 8772
#define SP_TREE_PORT213f 8773
#define SP_TREE_PORT214f 8774
#define SP_TREE_PORT215f 8775
#define SP_TREE_PORT216f 8776
#define SP_TREE_PORT217f 8777
#define SP_TREE_PORT218f 8778
#define SP_TREE_PORT219f 8779
#define SP_TREE_PORT22f 8780
#define SP_TREE_PORT220f 8781
#define SP_TREE_PORT221f 8782
#define SP_TREE_PORT222f 8783
#define SP_TREE_PORT223f 8784
#define SP_TREE_PORT224f 8785
#define SP_TREE_PORT225f 8786
#define SP_TREE_PORT226f 8787
#define SP_TREE_PORT227f 8788
#define SP_TREE_PORT228f 8789
#define SP_TREE_PORT229f 8790
#define SP_TREE_PORT23f 8791
#define SP_TREE_PORT230f 8792
#define SP_TREE_PORT231f 8793
#define SP_TREE_PORT232f 8794
#define SP_TREE_PORT233f 8795
#define SP_TREE_PORT234f 8796
#define SP_TREE_PORT235f 8797
#define SP_TREE_PORT236f 8798
#define SP_TREE_PORT237f 8799
#define SP_TREE_PORT238f 8800
#define SP_TREE_PORT239f 8801
#define SP_TREE_PORT24f 8802
#define SP_TREE_PORT240f 8803
#define SP_TREE_PORT241f 8804
#define SP_TREE_PORT242f 8805
#define SP_TREE_PORT243f 8806
#define SP_TREE_PORT244f 8807
#define SP_TREE_PORT245f 8808
#define SP_TREE_PORT246f 8809
#define SP_TREE_PORT247f 8810
#define SP_TREE_PORT248f 8811
#define SP_TREE_PORT249f 8812
#define SP_TREE_PORT25f 8813
#define SP_TREE_PORT250f 8814
#define SP_TREE_PORT251f 8815
#define SP_TREE_PORT252f 8816
#define SP_TREE_PORT253f 8817
#define SP_TREE_PORT254f 8818
#define SP_TREE_PORT255f 8819
#define SP_TREE_PORT256f 8820
#define SP_TREE_PORT257f 8821
#define SP_TREE_PORT258f 8822
#define SP_TREE_PORT259f 8823
#define SP_TREE_PORT26f 8824
#define SP_TREE_PORT260f 8825
#define SP_TREE_PORT261f 8826
#define SP_TREE_PORT262f 8827
#define SP_TREE_PORT263f 8828
#define SP_TREE_PORT264f 8829
#define SP_TREE_PORT265f 8830
#define SP_TREE_PORT266f 8831
#define SP_TREE_PORT267f 8832
#define SP_TREE_PORT268f 8833
#define SP_TREE_PORT269f 8834
#define SP_TREE_PORT27f 8835
#define SP_TREE_PORT270f 8836
#define SP_TREE_PORT271f 8837
#define SP_TREE_PORT28f 8838
#define SP_TREE_PORT29f 8839
#define SP_TREE_PORT3f 8840
#define SP_TREE_PORT30f 8841
#define SP_TREE_PORT31f 8842
#define SP_TREE_PORT32f 8843
#define SP_TREE_PORT33f 8844
#define SP_TREE_PORT34f 8845
#define SP_TREE_PORT35f 8846
#define SP_TREE_PORT36f 8847
#define SP_TREE_PORT37f 8848
#define SP_TREE_PORT38f 8849
#define SP_TREE_PORT39f 8850
#define SP_TREE_PORT4f 8851
#define SP_TREE_PORT40f 8852
#define SP_TREE_PORT41f 8853
#define SP_TREE_PORT42f 8854
#define SP_TREE_PORT43f 8855
#define SP_TREE_PORT44f 8856
#define SP_TREE_PORT45f 8857
#define SP_TREE_PORT46f 8858
#define SP_TREE_PORT47f 8859
#define SP_TREE_PORT48f 8860
#define SP_TREE_PORT49f 8861
#define SP_TREE_PORT5f 8862
#define SP_TREE_PORT50f 8863
#define SP_TREE_PORT51f 8864
#define SP_TREE_PORT52f 8865
#define SP_TREE_PORT53f 8866
#define SP_TREE_PORT54f 8867
#define SP_TREE_PORT55f 8868
#define SP_TREE_PORT56f 8869
#define SP_TREE_PORT57f 8870
#define SP_TREE_PORT58f 8871
#define SP_TREE_PORT59f 8872
#define SP_TREE_PORT6f 8873
#define SP_TREE_PORT60f 8874
#define SP_TREE_PORT61f 8875
#define SP_TREE_PORT62f 8876
#define SP_TREE_PORT63f 8877
#define SP_TREE_PORT64f 8878
#define SP_TREE_PORT65f 8879
#define SP_TREE_PORT66f 8880
#define SP_TREE_PORT67f 8881
#define SP_TREE_PORT68f 8882
#define SP_TREE_PORT69f 8883
#define SP_TREE_PORT7f 8884
#define SP_TREE_PORT70f 8885
#define SP_TREE_PORT71f 8886
#define SP_TREE_PORT72f 8887
#define SP_TREE_PORT73f 8888
#define SP_TREE_PORT74f 8889
#define SP_TREE_PORT75f 8890
#define SP_TREE_PORT76f 8891
#define SP_TREE_PORT77f 8892
#define SP_TREE_PORT78f 8893
#define SP_TREE_PORT79f 8894
#define SP_TREE_PORT8f 8895
#define SP_TREE_PORT80f 8896
#define SP_TREE_PORT81f 8897
#define SP_TREE_PORT82f 8898
#define SP_TREE_PORT83f 8899
#define SP_TREE_PORT84f 8900
#define SP_TREE_PORT85f 8901
#define SP_TREE_PORT86f 8902
#define SP_TREE_PORT87f 8903
#define SP_TREE_PORT88f 8904
#define SP_TREE_PORT89f 8905
#define SP_TREE_PORT9f 8906
#define SP_TREE_PORT90f 8907
#define SP_TREE_PORT91f 8908
#define SP_TREE_PORT92f 8909
#define SP_TREE_PORT93f 8910
#define SP_TREE_PORT94f 8911
#define SP_TREE_PORT95f 8912
#define SP_TREE_PORT96f 8913
#define SP_TREE_PORT97f 8914
#define SP_TREE_PORT98f 8915
#define SP_TREE_PORT99f 8916
#define SP_YELLOW_LIMITf 8917
#define SRAM_128K_CLK_ENf 8918
#define SRAM_128K_SOFT_RESETf 8919
#define SRAM_OSC_0_BURNINf 8920
#define SRAM_OSC_0_NENf 8921
#define SRAM_OSC_0_PENf 8922
#define SRAM_OSC_0_TRACKf 8923
#define SRAM_PDA_IN_DIAG_DECf 8924
#define SRAM_PDA_OUT_DIAG_DECf 8925
#define SRCROUTE_TOCPUf 8926
#define SRC_CONTAINER_A_SELf 8927
#define SRC_CONTAINER_B_SELf 8928
#define SRC_ENDIANESSf 8929
#define SRC_IDf 8930
#define SRC_PIPE_NUMf 8931
#define SRC_PIPE_NUM_MATCH_ENf 8932
#define SRC_PORTf 8933
#define SRC_PORT_DROP_COUNT_ENABLEf 8934
#define SRC_PORT_NUMf 8935
#define SRC_PORT_NUM_MATCH_ENf 8936
#define SRC_PORT_PACKET_TOTAL_DROPf 8937
#define SRC_PORT_VALIDf 8938
#define SRC_PP_PORTf 8939
#define SRC_PP_PORT_VALIDf 8940
#define SRC_REMOVAL_ENf 8941
#define SRC_REMOVAL_EN_FOR_DELAYED_REDIRECTf 8942
#define SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf 8943
#define SRC_TILE_NUMf 8944
#define SRF_TMf 8945
#define SRH_EXPECTED_FLAGSf 8946
#define SRH_EXPECTED_FLAGS_EXCEPTION_ACTION_DROPf 8947
#define SRH_EXPECTED_FLAGS_MASKf 8948
#define SRH_ROUTING_TYPEf 8949
#define SRH_ROUTING_TYPE_VALIDf 8950
#define SRH_VALIDATION_EXCEPTION_ACTION_DROPf 8951
#define SRP_FWD_ACTIONf 8952
#define SRP_PKT_TO_CPUf 8953
#define SRV6v_ACTIONf 8954
#define SRV6v_ACTION_OVERRIDEf 8955
#define SRV6v_DEST_ADDRf 8956
#define SRV6v_DOT1P_MAPPING_PTRf 8957
#define SRV6v_DOT1P_PRI_SELECTf 8958
#define SRV6v_DO_NOT_TERMINATE_INNER_L2f 8959
#define SRV6v_DSCPf 8960
#define SRV6v_DSCP_MAPPING_PTRf 8961
#define SRV6v_DSCP_SELf 8962
#define SRV6v_DSCP_UNUSEDf 8963
#define SRV6v_ECN_ENCAP_MAPPING_PTRf 8964
#define SRV6v_ENTRY_TYPEf 8965
#define SRV6v_ENTRY_TYPE_COPYf 8966
#define SRV6v_FLOW_LABELf 8967
#define SRV6v_FLOW_LABEL_SELf 8968
#define SRV6v_G_CHANGE_DOT1Pf 8969
#define SRV6v_G_CHANGE_DSCPf 8970
#define SRV6v_G_CHANGE_ECNf 8971
#define SRV6v_G_CHANGE_OUTER_CFIf 8972
#define SRV6v_G_DROPf 8973
#define SRV6v_G_NEW_DOT1Pf 8974
#define SRV6v_G_NEW_DSCPf 8975
#define SRV6v_G_NEW_DSCP_MASKf 8976
#define SRV6v_G_NEW_ECNf 8977
#define SRV6v_G_NEW_ECN_MASKf 8978
#define SRV6v_G_NEW_OUTER_CFIf 8979
#define SRV6v_L2f 8980
#define SRV6v_L3_IIF_VALIDf 8981
#define SRV6v_L3_V4f 8982
#define SRV6v_L3_V6f 8983
#define SRV6v_LB_PACKET_PROFILE_CHANGEf 8984
#define SRV6v_LB_PACKET_PROFILE_NEWf 8985
#define SRV6v_LB_PP_PORT_CHANGEf 8986
#define SRV6v_LB_PP_PORT_NEWf 8987
#define SRV6v_LB_SRC_PORT_CHANGEf 8988
#define SRV6v_LB_SRC_PORT_NEWf 8989
#define SRV6v_LB_TYPE_CHANGEf 8990
#define SRV6v_LB_TYPE_NEWf 8991
#define SRV6v_NEW_CFIf 8992
#define SRV6v_NEW_OUTER_VIDf 8993
#define SRV6v_NEW_PRIf 8994
#define SRV6v_NEXT_SID_SELECTf 8995
#define SRV6v_NUM_SEGMENTSf 8996
#define SRV6v_OAM_COPY_TO_CPUf 8997
#define SRV6v_OAM_DROPf 8998
#define SRV6v_OUTER_TPID_INDEXf 8999
#define SRV6v_PSPf 9000
#define SRV6v_REPLACE_OUTER_TPIDf 9001
#define SRV6v_REPLACE_OUTER_VIDf 9002
#define SRV6v_RESERVED_202_187f 9003
#define SRV6v_RESERVED_414_408f 9004
#define SRV6v_RESERVED_ACTIONf 9005
#define SRV6v_SID_0_PREFIX_IDf 9006
#define SRV6v_SID_1_PREFIX_IDf 9007
#define SRV6v_SID_2_PREFIX_IDf 9008
#define SRV6v_SID_ACTIONf 9009
#define SRV6v_SID_LISTf 9010
#define SRV6v_SID_LIST_MODEf 9011
#define SRV6v_SIP_PREFIX_IDf 9012
#define SRV6v_SIP_SUFFIXf 9013
#define SRV6v_SRV6_FLAGSf 9014
#define SRV6v_SRV6_TAGf 9015
#define SRV6v_SRV6_UPDATE_ACTIONf 9016
#define SRV6v_TTLf 9017
#define SRV6v_TUNNEL_TPID_INDEXf 9018
#define SRV6v_USE_OUTER_HDR_DSCPf 9019
#define SRV6v_VLAN_ASSIGN_POLICYf 9020
#define SRV6_ENABLEf 9021
#define SRV6_FLAGS_DEFAULTf 9022
#define SRV6_FLAGS_PROTECTION_UPDATEf 9023
#define SRV6_FUNCTION_MASKf 9024
#define SRV6_LOCATOR_MASK_HIf 9025
#define SRV6_LOCATOR_MASK_LOf 9026
#define SRV6_MY_LOCAL_SID_1v_ACTIONf 9027
#define SRV6_MY_LOCAL_SID_1v_ACTION_OVERRIDEf 9028
#define SRV6_MY_LOCAL_SID_1v_ALLOWED_PORT_BITMAP_PROFILEf 9029
#define SRV6_MY_LOCAL_SID_1v_BFD_ENABLEf 9030
#define SRV6_MY_LOCAL_SID_1v_DATA_1f 9031
#define SRV6_MY_LOCAL_SID_1v_DONOT_CHANGE_INNER_HDR_DSCPf 9032
#define SRV6_MY_LOCAL_SID_1v_DO_NOT_TERMINATE_INNER_L2f 9033
#define SRV6_MY_LOCAL_SID_1v_FLEX_CTR_ACTIONf 9034
#define SRV6_MY_LOCAL_SID_1v_FLEX_CTR_OBJECTf 9035
#define SRV6_MY_LOCAL_SID_1v_KEY_0f 9036
#define SRV6_MY_LOCAL_SID_1v_KEY_1f 9037
#define SRV6_MY_LOCAL_SID_1v_L2f 9038
#define SRV6_MY_LOCAL_SID_1v_L3_IIFf 9039
#define SRV6_MY_LOCAL_SID_1v_L3_IIF_VALIDf 9040
#define SRV6_MY_LOCAL_SID_1v_L3_V4f 9041
#define SRV6_MY_LOCAL_SID_1v_L3_V6f 9042
#define SRV6_MY_LOCAL_SID_1v_NEXT_SID_SELECTf 9043
#define SRV6_MY_LOCAL_SID_1v_OAM_COPY_TO_CPUf 9044
#define SRV6_MY_LOCAL_SID_1v_OAM_DROPf 9045
#define SRV6_MY_LOCAL_SID_1v_PSPf 9046
#define SRV6_MY_LOCAL_SID_1v_RESERVEDf 9047
#define SRV6_MY_LOCAL_SID_1v_RESERVED_KEY_PADDINGf 9048
#define SRV6_MY_LOCAL_SID_1v_RESERVED_KEY_PADDING_0f 9049
#define SRV6_MY_LOCAL_SID_1v_SID_ACTIONf 9050
#define SRV6_MY_LOCAL_SID_1v_SID_LOCATOR_LWRf 9051
#define SRV6_MY_LOCAL_SID_1v_SID_LOCATOR_UPRf 9052
#define SRV6_MY_LOCAL_SID_1v_TUNNEL_CLASS_IDf 9053
#define SRV6_MY_LOCAL_SID_1v_USE_OUTER_HDR_DSCPf 9054
#define SRV6_MY_LOCAL_SID_1v_USE_OUTER_HDR_TTLf 9055
#define SRV6_MY_LOCAL_SID_2v_ACTIONf 9056
#define SRV6_MY_LOCAL_SID_2v_DATA_0f 9057
#define SRV6_MY_LOCAL_SID_2v_DONOT_CHANGE_INNER_HDR_DSCPf 9058
#define SRV6_MY_LOCAL_SID_2v_KEY_0f 9059
#define SRV6_MY_LOCAL_SID_2v_L2f 9060
#define SRV6_MY_LOCAL_SID_2v_L3_IIF_VALIDf 9061
#define SRV6_MY_LOCAL_SID_2v_L3_V4f 9062
#define SRV6_MY_LOCAL_SID_2v_L3_V6f 9063
#define SRV6_MY_LOCAL_SID_2v_NEXT_SID_SELECTf 9064
#define SRV6_MY_LOCAL_SID_2v_OAM_COPY_TO_CPUf 9065
#define SRV6_MY_LOCAL_SID_2v_OAM_DROPf 9066
#define SRV6_MY_LOCAL_SID_2v_PSPf 9067
#define SRV6_MY_LOCAL_SID_2v_RESERVED_0f 9068
#define SRV6_MY_LOCAL_SID_2v_SID_ACTIONf 9069
#define SRV6_MY_LOCAL_SID_2v_SID_FUNCTIONf 9070
#define SRV6_MY_LOCAL_SID_2v_USE_OUTER_HDR_DSCPf 9071
#define SRV6_MY_LOCAL_SID_2v_USE_OUTER_HDR_TTLf 9072
#define SRV6_MY_LOCAL_SID_2v_VRFf 9073
#define SRV6_MY_LOCAL_SID_2v_VRF_VALIDf 9074
#define SRV6_PROC_ERROR_TOCPUf 9075
#define SRV6_TAG_DEFAULTf 9076
#define SRV6_TAG_SELECTf 9077
#define SRV6_VALIDATION_ERROR_TOCPUf 9078
#define SS_DATAf 9079
#define STACK_ERRORf 9080
#define STALL_TXf 9081
#define STARTf 9082
#define STARTING_ADDRESSf 9083
#define STARTTRANSDELAYf 9084
#define START_BITf 9085
#define START_BLOCK_OPf 9086
#define START_CELLf 9087
#define START_CFAP_INITf 9088
#define START_IDXf 9089
#define START_THRESHf 9090
#define START_TIMEf 9091
#define START_TRIGGER_TYPEf 9092
#define STATf 9093
#define STATEf 9094
#define STATICMOVE_TOCPUf 9095
#define STATUSf 9096
#define STATUS_SELf 9097
#define STAT_8_0f 9098
#define STAT_MODEf 9099
#define STAT_RESETf 9100
#define STAT_SELECTf 9101
#define STAT_UPDATEf 9102
#define STGf 9103
#define STG_CHECK_ENABLEf 9104
#define STKPTRf 9105
#define STNMOVE_ON_L2SRC_DISCf 9106
#define STOP_COOLOFFf 9107
#define STOP_DUE_TO_BUFFER_ACTIVITYf 9108
#define STOP_DUE_TO_EBFF_BACKUPf 9109
#define STOP_THRESHf 9110
#define STOP_TRIGGER_TYPEf 9111
#define STRAP_BOOT_DEVf 9112
#define STRAP_IPROC_PCIE0_USER_FORCE_GENf 9113
#define STRAP_IPROC_PCIE0_USER_FORCE_LANEf 9114
#define STRAP_IPROC_PCIE0_USER_RC_MODEf 9115
#define STRAP_IPROC_PCIE_USER_DEVICE_IDf 9116
#define STRENGTHf 9117
#define STRICT_PREAMBLEf 9118
#define STRICT_SFDf 9119
#define STRIP_CRCf 9120
#define STRIP_PAD_ENf 9121
#define STWT_ADDR_DECODE_ERRf 9122
#define SUB_SEL_DLB_ECMPf 9123
#define SUB_SEL_ECMPf 9124
#define SUB_SEL_ENTROPY_LABELf 9125
#define SUB_SEL_HIER_ECMPf 9126
#define SUB_SEL_HIER_WECMPf 9127
#define SUB_SEL_L2_ECMPf 9128
#define SUB_SEL_L2_HIER_ECMPf 9129
#define SUB_SEL_MPLS_ECMPf 9130
#define SUB_SEL_MPLS_HIER_ECMPf 9131
#define SUB_SEL_PLFSf 9132
#define SUB_SEL_RH_ECMPf 9133
#define SUB_SEL_RH_HIER_ECMPf 9134
#define SUB_SEL_TRUNK_NONUCf 9135
#define SUB_SEL_TRUNK_UCf 9136
#define SUB_SEL_WECMPf 9137
#define SUB_TUNNEL_TYPEf 9138
#define SUMMARY_ENDIANESSf 9139
#define SUMMARY_UPDATE_INTERVALf 9140
#define SUM_GOODf 9141
#define SUM_LINK_INTERRUPTION_STATUSf 9142
#define SUM_LOCAL_FAULT_STATUSf 9143
#define SUM_REMOTE_FAULT_STATUSf 9144
#define SUM_RX_CDC_DOUBLE_BIT_ERRf 9145
#define SUM_RX_CDC_SINGLE_BIT_ERRf 9146
#define SUM_RX_MSG_OVERFLOWf 9147
#define SUM_RX_PKT_OVERFLOWf 9148
#define SUM_TS_ENTRY_VALIDf 9149
#define SUM_TX_CDC_DOUBLE_BIT_ERRf 9150
#define SUM_TX_CDC_SINGLE_BIT_ERRf 9151
#define SUM_TX_LLFC_MSG_OVERFLOWf 9152
#define SUM_TX_PKT_OVERFLOWf 9153
#define SUM_TX_PKT_UNDERFLOWf 9154
#define SUM_TX_TS_FIFO_OVERFLOWf 9155
#define SURPLUS_CNTf 9156
#define SURPLUS_CNT_CLEARf 9157
#define SVL_ENABLEf 9158
#define SVPf 9159
#define SVPv_DATA_0f 9160
#define SVPv_FLEX_CTR_ACTIONf 9161
#define SVPv_FLEX_CTR_OBJECTf 9162
#define SVPv_KEY_0f 9163
#define SVPv_RESERVED_0f 9164
#define SVPv_SVPf 9165
#define SVPv_SVP_FILTERING_BITMAPf 9166
#define SVP_CLASS_IDf 9167
#define SVP_ECC_ENf 9168
#define SVP_EN_COR_ERR_RPTf 9169
#define SVP_NETWORK_GROUPf 9170
#define SVP_VALIDf 9171
#define SWD_ENABLEf 9172
#define SWITCHIDf 9173
#define SW_CFG_SELf 9174
#define SW_DO_MEASUREf 9175
#define SW_EOP_BUFFER_Bf 9176
#define SW_EOP_BUFFER_B_PARITY_FORCE_ERRf 9177
#define SW_LINK_STATUSf 9178
#define SW_LVM_OVERRIDEf 9179
#define SW_LVM_OVERRIDE_SELECTf 9180
#define SW_MDONE_INTR_CLEARf 9181
#define SW_OVERRIDE_PORT_MAPf 9182
#define SW_PORT_STATEf 9183
#define SW_PROGRAMMABLE_PERTSBf 9184
#define SW_RESETf 9185
#define SW_RESET_Nf 9186
#define SW_RST_ENf 9187
#define SW_SENSOR_IDXf 9188
#define SW_SEQ_RST_DONEf 9189
#define SW_SEQ_RST_TIMEOUT_DURATIONf 9190
#define SW_SEQ_RST_TIMEOUT_STATUSf 9191
#define SW_TAKEOVERf 9192
#define SYMBOL_INTERLEAVEf 9193
#define SYMERR_THRESHOLDf 9194
#define SYMERR_WINDOWf 9195
#define SYMMETRIC_HASH_IPV4_Af 9196
#define SYMMETRIC_HASH_IPV4_Bf 9197
#define SYMMETRIC_HASH_IPV6_Af 9198
#define SYMMETRIC_HASH_IPV6_Bf 9199
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Af 9200
#define SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Bf 9201
#define SYM_ERRf 9202
#define SYNCE_IO_SEL_CTRLf 9203
#define SYNCE_IO_SRC_CTRLf 9204
#define SYSRESETREQf 9205
#define SYS_TICK_CALIBf 9206
#define SYS_TICK_CLKENf 9207
#define S_IP_ADDR_0f 9208
#define S_IP_ADDR_1f 9209
#define S_RSV_0f 9210
#define S_VALUEf 9211
#define S_VRFf 9212
#define Tf 9213
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9214
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_ENf 9215
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9216
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9217
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_ENf 9218
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9219
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9220
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_ENf 9221
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9222
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9223
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_ECC_ENf 9224
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9225
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9226
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_ECC_ENf 9227
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9228
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_CORRUPTf 9229
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_ECC_ENf 9230
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFO_EN_COR_ERR_RPTf 9231
#define TABLE_FIELDSf 9232
#define TABLE_FIELDS_0f 9233
#define TABLE_FIELDS_1f 9234
#define TABLE_FIELDS_2f 9235
#define TABLE_FIELDS_3f 9236
#define TAG_ACTION_PROFILE_PTRf 9237
#define TAG_BANK0f 9238
#define TAG_BANK1f 9239
#define TAG_BANK2f 9240
#define TAG_BANK3f 9241
#define TAG_SIZEf 9242
#define TAIL_CB_EOP_BITMAPf 9243
#define TAIL_CB_OFFSETf 9244
#define TAIL_CB_PTRf 9245
#define TAIL_CQE_INFO0f 9246
#define TAIL_CQE_INFO1f 9247
#define TAIL_CQE_INFO2f 9248
#define TAIL_CQE_INFO3f 9249
#define TAIL_CQE_INFO4f 9250
#define TAIL_IS_Af 9251
#define TAIL_IS_Bf 9252
#define TAIL_IS_Cf 9253
#define TAIL_IS_Df 9254
#define TAIL_IS_Ef 9255
#define TAIL_PARTIAL_EOP_BMP_0f 9256
#define TAIL_PARTIAL_EOP_BMP_1f 9257
#define TAIL_PARTIAL_EOP_BMP_2f 9258
#define TAIL_PARTIAL_EOP_BMP_3f 9259
#define TAIL_PARTIAL_EOP_BMP_4f 9260
#define TAIL_PARTIAL_NOT_EMPTYf 9261
#define TAIL_PARTIAL_READ_POINTERf 9262
#define TAIL_PARTIAL_WRITE_POINTERf 9263
#define TAIL_PTRf 9264
#define TAIL_PTR0f 9265
#define TAIL_PTR1f 9266
#define TAIL_PTR2f 9267
#define TCAM_DROPf 9268
#define TCAM_ECCP_KEYf 9269
#define TCAM_ECCP_MASKf 9270
#define TCAM_ECC_KEYf 9271
#define TCAM_ECC_MASKf 9272
#define TCAM_PARITY_KEYf 9273
#define TCAM_PARITY_MASKf 9274
#define TCKf 9275
#define TCM_ECC_ENf 9276
#define TCM_FORCE_DOUBLE_BIT_ERRf 9277
#define TCM_FORCE_SINGLE_BIT_ERRf 9278
#define TCM_TMf 9279
#define TCP_FLAGS_CTRL0_SEQ0_ENABLEf 9280
#define TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf 9281
#define TCP_FLAGS_SYN_FIN_ENABLEf 9282
#define TCP_FLAGS_SYN_FRAG_ENABLEf 9283
#define TCP_FNf 9284
#define TCP_FN_ECC_ENf 9285
#define TCP_FN_SELf 9286
#define TCP_HDR_OFFSET_EQ1_ENABLEf 9287
#define TCP_HDR_PARTIAL_ENABLEf 9288
#define TCP_SPORT_EQ_DPORT_ENABLEf 9289
#define TCT_BUFFER_CELL_REDUCTION_CYCLESf 9290
#define TCT_BUFFER_CELL_REDUCTION_NUMBERf 9291
#define TCT_ENABLEf 9292
#define TCT_ON_TO_CT_OFFSETf 9293
#define TCT_ON_TO_TCT_FAIL_TRANSITION_CNTf 9294
#define TCT_SAME_PORT_SPEEDf 9295
#define TCT_UPDATE_AGING_TIMERf 9296
#define TC_XOR_CONTROLf 9297
#define TDC_DISABLE_DITHERINGf 9298
#define TDIf 9299
#define TDOf 9300
#define TECH_PROCESSf 9301
#define TEMPLATE_IDf 9302
#define TERMINAL_COUNTER_VALUEf 9303
#define TERMINATE_GRE_SHIMf 9304
#define TESTBUF_ENf 9305
#define TESTBUF_LOWPWR_ENf 9306
#define TESTBUF_RESADJf 9307
#define TESTBUF_SELf 9308
#define TEST_ENABLEf 9309
#define TEST_INPUTf 9310
#define TEST_INTERVALf 9311
#define TEST_MODEf 9312
#define TEST_OUTPUTf 9313
#define TEST_SELf 9314
#define TGIDf 9315
#define TGID_MASKf 9316
#define TG_SIZEf 9317
#define THDI0_INT_INST_ENf 9318
#define THDI0_INT_INST_SETf 9319
#define THDI0_INT_INST_STATf 9320
#define THDI1_INT_INST_ENf 9321
#define THDI1_INT_INST_SETf 9322
#define THDI1_INT_INST_STATf 9323
#define THDI_INT_ENf 9324
#define THDI_INT_SETf 9325
#define THDI_INT_STATf 9326
#define THDI_MIN_COUNTf 9327
#define THDI_MIN_SIZEf 9328
#define THDI_NA_COUNTf 9329
#define THDI_NA_SIZEf 9330
#define THDI_SHARED_COUNTf 9331
#define THDI_SH_SIZEf 9332
#define THDI_TYPEf 9333
#define THDO0_INT_INST_ENf 9334
#define THDO0_INT_INST_SETf 9335
#define THDO0_INT_INST_STATf 9336
#define THDO1_INT_INST_ENf 9337
#define THDO1_INT_INST_SETf 9338
#define THDO1_INT_INST_STATf 9339
#define THDO_INT_ENf 9340
#define THDO_INT_SETf 9341
#define THDO_INT_STATf 9342
#define THDR0_INT_INST_ENf 9343
#define THDR0_INT_INST_SETf 9344
#define THDR0_INT_INST_STATf 9345
#define THDR1_INT_INST_ENf 9346
#define THDR1_INT_INST_SETf 9347
#define THDR1_INT_INST_STATf 9348
#define THDR_DROPf 9349
#define THDR_INT_ENf 9350
#define THDR_INT_SETf 9351
#define THDR_INT_STATf 9352
#define THD_SELf 9353
#define THIS_PORT_CAL_SLOT_BITMAPf 9354
#define THIS_PORT_NUMBERf 9355
#define THIS_PORT_SPEEDf 9356
#define THIS_SLOT_VALIDf 9357
#define THRESHOLDf 9358
#define THRESHOLD_BYTESf 9359
#define THRESHOLD_MAX0_STATUSf 9360
#define THRESHOLD_MAX0_STATUS_CLEARf 9361
#define THRESHOLD_MAX1_STATUSf 9362
#define THRESHOLD_MAX1_STATUS_CLEARf 9363
#define THRESHOLD_MIN0_STATUSf 9364
#define THRESHOLD_MIN0_STATUS_CLEARf 9365
#define THRESHOLD_MIN1_STATUSf 9366
#define THRESHOLD_MIN1_STATUS_CLEARf 9367
#define THRESHOLD_WARNING0_STATUSf 9368
#define THRESHOLD_WARNING0_STATUS_CLEARf 9369
#define THRESHOLD_WARNING1_STATUSf 9370
#define THRESHOLD_WARNING1_STATUS_CLEARf 9371
#define THRESH_HIf 9372
#define THRESH_LOf 9373
#define THROT_DENOMf 9374
#define THROT_NUMf 9375
#define THRSH_EN_LVT11f 9376
#define THRSH_EN_LVT8f 9377
#define THRSH_EN_SVT11f 9378
#define THRSH_EN_SVT8f 9379
#define THRSH_EN_ULVT11f 9380
#define THRSH_EN_ULVT8f 9381
#define TICK_UNIT_PFC0f 9382
#define TICK_UNIT_PFC1f 9383
#define TICK_UNIT_PFC2f 9384
#define TICK_UNIT_PFC3f 9385
#define TICK_UNIT_PFC4f 9386
#define TICK_UNIT_PFC5f 9387
#define TICK_UNIT_PFC6f 9388
#define TICK_UNIT_PFC7f 9389
#define TILE_NUMf 9390
#define TIMEOUTf 9391
#define TIMEOUT_COUNTf 9392
#define TIMEOUT_COUNT_MSB_BITSf 9393
#define TIMEOUT_CYCLESf 9394
#define TIMEOUT_VALf 9395
#define TIMERf 9396
#define TIMESTAMPf 9397
#define TIMESTAMPING_MODEf 9398
#define TIMESTAMP_CNT_ENf 9399
#define TIMESTAMP_PAGE_BITSf 9400
#define TIMESTAMP_SETf 9401
#define TIMESTAMP_SET_ENABLEf 9402
#define TIMESTAMP_TA_NSECf 9403
#define TIMESTAMP_TOD_NSECf 9404
#define TIMESTAMP_TOD_SECf 9405
#define TIME_DOMAIN_FIELDf 9406
#define TIME_DOMAIN_SELf 9407
#define TIME_STAMPf 9408
#define TIMING_THIGH_100KHZf 9409
#define TIMING_THIGH_400KHZf 9410
#define TIMING_TLOW_100KHZf 9411
#define TIMING_TLOW_400KHZf 9412
#define TLB_BIST_STATUSf 9413
#define TMf 9414
#define TM0f 9415
#define TM1f 9416
#define TMON_CHANNELS_MAX_RST_Lf 9417
#define TMON_CHANNELS_MIN_RST_Lf 9418
#define TMON_HW_RST_HIGHTEMP_CTRL_ENf 9419
#define TMON_INTR_HIGHTEMP_CTRL_ENf 9420
#define TMON_OVERTEMP_RESET_INTR_CLEARf 9421
#define TMON_PWRDNf 9422
#define TMON_THR_INTR_CLEARf 9423
#define TMSf 9424
#define TM_DATA_MEM0f 9425
#define TM_DATA_MEM1f 9426
#define TM_HOSTRD_MEMf 9427
#define TM_HOST_MEMf 9428
#define TM_LLIST_MEMf 9429
#define TM_MEM0f 9430
#define TM_MEM1f 9431
#define TOCPU_TRUNCATION_SIZEf 9432
#define TOO_LONGf 9433
#define TOPMGMT_RSTSEQ_ENf 9434
#define TOPMGMT_RSTSEQ_TIMEOUTf 9435
#define TOP_AVS_RST_Lf 9436
#define TOP_BS_PLL0_POST_RST_Lf 9437
#define TOP_BS_PLL0_RST_Lf 9438
#define TOP_BS_PLL1_POST_RST_Lf 9439
#define TOP_BS_PLL1_RST_Lf 9440
#define TOP_CORE_PLL_POST_RST_Lf 9441
#define TOP_CORE_PLL_RST_Lf 9442
#define TOP_EP_RST_Lf 9443
#define TOP_HALF_CHIP_MODEf 9444
#define TOP_HALF_CHIP_MODE_NUMf 9445
#define TOP_IPROC_PLL_POST_RST_Lf 9446
#define TOP_IPROC_PLL_RST_Lf 9447
#define TOP_IP_RST_Lf 9448
#define TOP_MMU_RST_Lf 9449
#define TOP_PM0_RST_Lf 9450
#define TOP_PM10_RST_Lf 9451
#define TOP_PM11_RST_Lf 9452
#define TOP_PM12_RST_Lf 9453
#define TOP_PM13_RST_Lf 9454
#define TOP_PM14_RST_Lf 9455
#define TOP_PM15_RST_Lf 9456
#define TOP_PM16_RST_Lf 9457
#define TOP_PM17_RST_Lf 9458
#define TOP_PM18_RST_Lf 9459
#define TOP_PM19_RST_Lf 9460
#define TOP_PM1_RST_Lf 9461
#define TOP_PM20_RST_Lf 9462
#define TOP_PM21_RST_Lf 9463
#define TOP_PM22_RST_Lf 9464
#define TOP_PM23_RST_Lf 9465
#define TOP_PM24_RST_Lf 9466
#define TOP_PM25_RST_Lf 9467
#define TOP_PM26_RST_Lf 9468
#define TOP_PM27_RST_Lf 9469
#define TOP_PM28_RST_Lf 9470
#define TOP_PM29_RST_Lf 9471
#define TOP_PM2_RST_Lf 9472
#define TOP_PM30_RST_Lf 9473
#define TOP_PM31_RST_Lf 9474
#define TOP_PM32_RST_Lf 9475
#define TOP_PM33_RST_Lf 9476
#define TOP_PM34_RST_Lf 9477
#define TOP_PM35_RST_Lf 9478
#define TOP_PM36_RST_Lf 9479
#define TOP_PM37_RST_Lf 9480
#define TOP_PM38_RST_Lf 9481
#define TOP_PM39_RST_Lf 9482
#define TOP_PM3_RST_Lf 9483
#define TOP_PM40_RST_Lf 9484
#define TOP_PM41_RST_Lf 9485
#define TOP_PM42_RST_Lf 9486
#define TOP_PM43_RST_Lf 9487
#define TOP_PM44_RST_Lf 9488
#define TOP_PM45_RST_Lf 9489
#define TOP_PM46_RST_Lf 9490
#define TOP_PM47_RST_Lf 9491
#define TOP_PM48_RST_Lf 9492
#define TOP_PM49_RST_Lf 9493
#define TOP_PM4_RST_Lf 9494
#define TOP_PM50_RST_Lf 9495
#define TOP_PM51_RST_Lf 9496
#define TOP_PM52_RST_Lf 9497
#define TOP_PM53_RST_Lf 9498
#define TOP_PM54_RST_Lf 9499
#define TOP_PM55_RST_Lf 9500
#define TOP_PM56_RST_Lf 9501
#define TOP_PM57_RST_Lf 9502
#define TOP_PM58_RST_Lf 9503
#define TOP_PM59_RST_Lf 9504
#define TOP_PM5_RST_Lf 9505
#define TOP_PM60_RST_Lf 9506
#define TOP_PM61_RST_Lf 9507
#define TOP_PM62_RST_Lf 9508
#define TOP_PM63_RST_Lf 9509
#define TOP_PM6_RST_Lf 9510
#define TOP_PM7_RST_Lf 9511
#define TOP_PM8_RST_Lf 9512
#define TOP_PM9_RST_Lf 9513
#define TOP_PM_MGMT_RST_Lf 9514
#define TOP_PP_PLL_POST_RST_Lf 9515
#define TOP_PP_PLL_RST_Lf 9516
#define TOP_TS_PLL_POST_RST_Lf 9517
#define TOP_TS_PLL_RST_Lf 9518
#define TOP_TS_RST_Lf 9519
#define TOQ_CELL_INFOf 9520
#define TOQ_CQEB_INT_ENf 9521
#define TOQ_CQEB_INT_SETf 9522
#define TOQ_CQEB_INT_STATf 9523
#define TOQ_CREDIT_OVERFLOWf 9524
#define TOQ_CREDIT_UNDERFLOWf 9525
#define TOQ_Q_INT_ENf 9526
#define TOQ_Q_INT_SETf 9527
#define TOQ_Q_INT_STATf 9528
#define TOS_FNf 9529
#define TOS_FN_ECC_ENf 9530
#define TOS_FN_SELf 9531
#define TOTALCOUNTf 9532
#define TOTALCOUNT_MONf 9533
#define TOTAL_BUFFER_COUNTf 9534
#define TOTAL_COUNTf 9535
#define TOTAL_PORT_QSIZE_THRESHOLDf 9536
#define TOTAL_PORT_QSIZE_THRESHOLD_SCALING_FACTORf 9537
#define TOTAL_QSIZE_WEIGHTf 9538
#define TPIDf 9539
#define TPID_INDEXf 9540
#define TPID_SELf 9541
#define TP_MODE_ENf 9542
#define TRACE_TYPE_INCREMENTALf 9543
#define TRACE_TYPE_INCREMENTAL_VALIDf 9544
#define TRACKING_MODEf 9545
#define TRACK_MODEf 9546
#define TRAINING_ENf 9547
#define TRANSIT_DELAY_MODEf 9548
#define TRAN_TYPEf 9549
#define TRIGGER_DATAf 9550
#define TRIGGER_DATA_CONDITION_MASKf 9551
#define TRIGGER_DATA_START_TIMEf 9552
#define TRIGGER_DATA_START_VALUEf 9553
#define TRIGGER_DATA_STOP_VALUEf 9554
#define TRIGGER_ENABLEf 9555
#define TRSTf 9556
#define TRUNCATE_CPU_COPYf 9557
#define TRUNCATE_MIRROR_COPYf 9558
#define TRUNK_BITMAPf 9559
#define TRUNK_BITMAP_TABLEf 9560
#define TRUNK_MEMBER_0f 9561
#define TRUNK_MEMBER_1f 9562
#define TRUNK_MEMBER_10f 9563
#define TRUNK_MEMBER_11f 9564
#define TRUNK_MEMBER_12f 9565
#define TRUNK_MEMBER_13f 9566
#define TRUNK_MEMBER_14f 9567
#define TRUNK_MEMBER_15f 9568
#define TRUNK_MEMBER_16f 9569
#define TRUNK_MEMBER_17f 9570
#define TRUNK_MEMBER_18f 9571
#define TRUNK_MEMBER_19f 9572
#define TRUNK_MEMBER_2f 9573
#define TRUNK_MEMBER_20f 9574
#define TRUNK_MEMBER_21f 9575
#define TRUNK_MEMBER_22f 9576
#define TRUNK_MEMBER_23f 9577
#define TRUNK_MEMBER_24f 9578
#define TRUNK_MEMBER_25f 9579
#define TRUNK_MEMBER_26f 9580
#define TRUNK_MEMBER_27f 9581
#define TRUNK_MEMBER_28f 9582
#define TRUNK_MEMBER_29f 9583
#define TRUNK_MEMBER_3f 9584
#define TRUNK_MEMBER_30f 9585
#define TRUNK_MEMBER_31f 9586
#define TRUNK_MEMBER_32f 9587
#define TRUNK_MEMBER_33f 9588
#define TRUNK_MEMBER_34f 9589
#define TRUNK_MEMBER_35f 9590
#define TRUNK_MEMBER_36f 9591
#define TRUNK_MEMBER_37f 9592
#define TRUNK_MEMBER_38f 9593
#define TRUNK_MEMBER_39f 9594
#define TRUNK_MEMBER_4f 9595
#define TRUNK_MEMBER_40f 9596
#define TRUNK_MEMBER_41f 9597
#define TRUNK_MEMBER_42f 9598
#define TRUNK_MEMBER_43f 9599
#define TRUNK_MEMBER_44f 9600
#define TRUNK_MEMBER_45f 9601
#define TRUNK_MEMBER_46f 9602
#define TRUNK_MEMBER_47f 9603
#define TRUNK_MEMBER_48f 9604
#define TRUNK_MEMBER_49f 9605
#define TRUNK_MEMBER_5f 9606
#define TRUNK_MEMBER_50f 9607
#define TRUNK_MEMBER_51f 9608
#define TRUNK_MEMBER_52f 9609
#define TRUNK_MEMBER_53f 9610
#define TRUNK_MEMBER_54f 9611
#define TRUNK_MEMBER_55f 9612
#define TRUNK_MEMBER_56f 9613
#define TRUNK_MEMBER_57f 9614
#define TRUNK_MEMBER_58f 9615
#define TRUNK_MEMBER_59f 9616
#define TRUNK_MEMBER_6f 9617
#define TRUNK_MEMBER_60f 9618
#define TRUNK_MEMBER_61f 9619
#define TRUNK_MEMBER_62f 9620
#define TRUNK_MEMBER_63f 9621
#define TRUNK_MEMBER_7f 9622
#define TRUNK_MEMBER_8f 9623
#define TRUNK_MEMBER_9f 9624
#define TRUNK_MODEf 9625
#define TRUST_DOT1Pf 9626
#define TRUST_DOT1P_PTRf 9627
#define TRUST_DSCPf 9628
#define TRUST_DSCP_PTRf 9629
#define TRUST_DSCP_V4f 9630
#define TRUST_DSCP_V6f 9631
#define TRUST_INCOMING_VIDf 9632
#define TRUST_MPLS_TCf 9633
#define TS0_Lf 9634
#define TS0_Uf 9635
#define TS1_Lf 9636
#define TS1_Mf 9637
#define TS1_Uf 9638
#define TSC_0_DISABLE_STATUSf 9639
#define TSC_0_ENABLEf 9640
#define TSC_10_DISABLE_STATUSf 9641
#define TSC_10_ENABLEf 9642
#define TSC_11_DISABLE_STATUSf 9643
#define TSC_11_ENABLEf 9644
#define TSC_12_DISABLE_STATUSf 9645
#define TSC_12_ENABLEf 9646
#define TSC_13_DISABLE_STATUSf 9647
#define TSC_13_ENABLEf 9648
#define TSC_14_DISABLE_STATUSf 9649
#define TSC_14_ENABLEf 9650
#define TSC_15_DISABLE_STATUSf 9651
#define TSC_15_ENABLEf 9652
#define TSC_16_DISABLE_STATUSf 9653
#define TSC_16_ENABLEf 9654
#define TSC_17_DISABLE_STATUSf 9655
#define TSC_17_ENABLEf 9656
#define TSC_18_DISABLE_STATUSf 9657
#define TSC_18_ENABLEf 9658
#define TSC_19_DISABLE_STATUSf 9659
#define TSC_19_ENABLEf 9660
#define TSC_1_DISABLE_STATUSf 9661
#define TSC_1_ENABLEf 9662
#define TSC_20_DISABLE_STATUSf 9663
#define TSC_20_ENABLEf 9664
#define TSC_21_DISABLE_STATUSf 9665
#define TSC_21_ENABLEf 9666
#define TSC_22_DISABLE_STATUSf 9667
#define TSC_22_ENABLEf 9668
#define TSC_23_DISABLE_STATUSf 9669
#define TSC_23_ENABLEf 9670
#define TSC_24_DISABLE_STATUSf 9671
#define TSC_24_ENABLEf 9672
#define TSC_25_DISABLE_STATUSf 9673
#define TSC_25_ENABLEf 9674
#define TSC_26_DISABLE_STATUSf 9675
#define TSC_26_ENABLEf 9676
#define TSC_27_DISABLE_STATUSf 9677
#define TSC_27_ENABLEf 9678
#define TSC_28_DISABLE_STATUSf 9679
#define TSC_28_ENABLEf 9680
#define TSC_29_DISABLE_STATUSf 9681
#define TSC_29_ENABLEf 9682
#define TSC_2_DISABLE_STATUSf 9683
#define TSC_2_ENABLEf 9684
#define TSC_30_DISABLE_STATUSf 9685
#define TSC_30_ENABLEf 9686
#define TSC_31_DISABLE_STATUSf 9687
#define TSC_31_ENABLEf 9688
#define TSC_32_DISABLE_STATUSf 9689
#define TSC_32_ENABLEf 9690
#define TSC_33_DISABLE_STATUSf 9691
#define TSC_33_ENABLEf 9692
#define TSC_34_DISABLE_STATUSf 9693
#define TSC_34_ENABLEf 9694
#define TSC_35_DISABLE_STATUSf 9695
#define TSC_35_ENABLEf 9696
#define TSC_36_DISABLE_STATUSf 9697
#define TSC_36_ENABLEf 9698
#define TSC_37_DISABLE_STATUSf 9699
#define TSC_37_ENABLEf 9700
#define TSC_38_DISABLE_STATUSf 9701
#define TSC_38_ENABLEf 9702
#define TSC_39_DISABLE_STATUSf 9703
#define TSC_39_ENABLEf 9704
#define TSC_3_DISABLE_STATUSf 9705
#define TSC_3_ENABLEf 9706
#define TSC_40_DISABLE_STATUSf 9707
#define TSC_40_ENABLEf 9708
#define TSC_41_DISABLE_STATUSf 9709
#define TSC_41_ENABLEf 9710
#define TSC_42_DISABLE_STATUSf 9711
#define TSC_42_ENABLEf 9712
#define TSC_43_DISABLE_STATUSf 9713
#define TSC_43_ENABLEf 9714
#define TSC_44_DISABLE_STATUSf 9715
#define TSC_44_ENABLEf 9716
#define TSC_45_DISABLE_STATUSf 9717
#define TSC_45_ENABLEf 9718
#define TSC_46_DISABLE_STATUSf 9719
#define TSC_46_ENABLEf 9720
#define TSC_47_DISABLE_STATUSf 9721
#define TSC_47_ENABLEf 9722
#define TSC_48_DISABLE_STATUSf 9723
#define TSC_48_ENABLEf 9724
#define TSC_49_DISABLE_STATUSf 9725
#define TSC_49_ENABLEf 9726
#define TSC_4_DISABLE_STATUSf 9727
#define TSC_4_ENABLEf 9728
#define TSC_50_DISABLE_STATUSf 9729
#define TSC_50_ENABLEf 9730
#define TSC_51_DISABLE_STATUSf 9731
#define TSC_51_ENABLEf 9732
#define TSC_52_DISABLE_STATUSf 9733
#define TSC_52_ENABLEf 9734
#define TSC_53_DISABLE_STATUSf 9735
#define TSC_53_ENABLEf 9736
#define TSC_54_DISABLE_STATUSf 9737
#define TSC_54_ENABLEf 9738
#define TSC_55_DISABLE_STATUSf 9739
#define TSC_55_ENABLEf 9740
#define TSC_56_DISABLE_STATUSf 9741
#define TSC_56_ENABLEf 9742
#define TSC_57_DISABLE_STATUSf 9743
#define TSC_57_ENABLEf 9744
#define TSC_58_DISABLE_STATUSf 9745
#define TSC_58_ENABLEf 9746
#define TSC_59_DISABLE_STATUSf 9747
#define TSC_59_ENABLEf 9748
#define TSC_5_DISABLE_STATUSf 9749
#define TSC_5_ENABLEf 9750
#define TSC_60_DISABLE_STATUSf 9751
#define TSC_60_ENABLEf 9752
#define TSC_61_DISABLE_STATUSf 9753
#define TSC_61_ENABLEf 9754
#define TSC_62_DISABLE_STATUSf 9755
#define TSC_62_ENABLEf 9756
#define TSC_63_DISABLE_STATUSf 9757
#define TSC_63_ENABLEf 9758
#define TSC_6_DISABLE_STATUSf 9759
#define TSC_6_ENABLEf 9760
#define TSC_7_DISABLE_STATUSf 9761
#define TSC_7_ENABLEf 9762
#define TSC_8_DISABLE_STATUSf 9763
#define TSC_8_ENABLEf 9764
#define TSC_9_DISABLE_STATUSf 9765
#define TSC_9_ENABLEf 9766
#define TSC_CLK_GATE_OFFf 9767
#define TSC_ECC_1B_ERRf 9768
#define TSC_ECC_2B_ERRf 9769
#define TSC_ERRf 9770
#define TSC_MGMT_ENABLEf 9771
#define TSC_PWRDWNf 9772
#define TSC_REG_ADDRf 9773
#define TSC_REG_DATAf 9774
#define TSC_REG_DATA_MASKf 9775
#define TSC_REG_WRf 9776
#define TSC_RSTBf 9777
#define TSTS_INTERRUPT_STATUSf 9778
#define TS_ECC_ERRf 9779
#define TS_ENTRY_VALIDf 9780
#define TS_ERRf 9781
#define TS_EVENT_IDf 9782
#define TS_MODEf 9783
#define TS_OSTS_ADJUSTf 9784
#define TS_OVERFLOW_INT_ENf 9785
#define TS_OVERFLOW_INT_SETf 9786
#define TS_OVERFLOW_INT_STATf 9787
#define TS_PLL_LOCKf 9788
#define TS_PORT_MAP_COR_ERR_RPTf 9789
#define TS_PORT_MAP_ECC_ENf 9790
#define TS_RX_ORIGIN_IDf 9791
#define TS_TIMER_31_0_VALUEf 9792
#define TS_TIMER_47_32_VALUEf 9793
#define TS_TIMER_OVERRIDEf 9794
#define TS_TSTS_ADJUSTf 9795
#define TS_TX_ORIGIN_IDf 9796
#define TS_UNDERFLOW_INT_ENf 9797
#define TS_UNDERFLOW_INT_SETf 9798
#define TS_UNDERFLOW_INT_STATf 9799
#define TS_USE_CS_OFFSETf 9800
#define TS_VALIDf 9801
#define TTLf 9802
#define TTL_FNf 9803
#define TTL_FN_ECC_ENf 9804
#define TTL_FN_SELf 9805
#define TTL_OVERRIDE_SETf 9806
#define TTL_OVERRIDE_SET_ENABLEf 9807
#define TTL_THRESHOLDf 9808
#define TUNNEL_1v_DATA_0f 9809
#define TUNNEL_1v_FLEX_CTR_ACTIONf 9810
#define TUNNEL_1v_FLEX_CTR_OBJECTf 9811
#define TUNNEL_1v_KEY_0f 9812
#define TUNNEL_1v_L2_TAG_SETf 9813
#define TUNNEL_1v_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 9814
#define TUNNEL_1v_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 9815
#define TUNNEL_1v_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 9816
#define TUNNEL_1v_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 9817
#define TUNNEL_1v_L2_TAG_SET_L2_TAG_REMARK_CFIf 9818
#define TUNNEL_1v_L2_TAG_SET_OCFIf 9819
#define TUNNEL_1v_L2_TAG_SET_OPRIf 9820
#define TUNNEL_1v_L2_TAG_SET_OPRI_CFI_SELf 9821
#define TUNNEL_1v_L2_TAG_SET_OPRI_MAPPING_PTRf 9822
#define TUNNEL_1v_L2_TAG_SET_OVIDf 9823
#define TUNNEL_1v_L2_TAG_SET_TPID_INDEXf 9824
#define TUNNEL_1v_RESERVED_0f 9825
#define TUNNEL_1v_VNIDf 9826
#define TUNNEL_1v_VRFf 9827
#define TUNNEL_2v_DATA_0f 9828
#define TUNNEL_2v_FLEX_CTR_ACTIONf 9829
#define TUNNEL_2v_FLEX_CTR_OBJECTf 9830
#define TUNNEL_2v_KEY_0f 9831
#define TUNNEL_2v_L2_TAG_SETf 9832
#define TUNNEL_2v_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 9833
#define TUNNEL_2v_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 9834
#define TUNNEL_2v_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 9835
#define TUNNEL_2v_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 9836
#define TUNNEL_2v_L2_TAG_SET_L2_TAG_REMARK_CFIf 9837
#define TUNNEL_2v_L2_TAG_SET_OCFIf 9838
#define TUNNEL_2v_L2_TAG_SET_OPRIf 9839
#define TUNNEL_2v_L2_TAG_SET_OPRI_CFI_SELf 9840
#define TUNNEL_2v_L2_TAG_SET_OPRI_MAPPING_PTRf 9841
#define TUNNEL_2v_L2_TAG_SET_OVIDf 9842
#define TUNNEL_2v_L2_TAG_SET_TPID_INDEXf 9843
#define TUNNEL_2v_RESERVED_0f 9844
#define TUNNEL_2v_RESERVED_KEY_PADDINGf 9845
#define TUNNEL_2v_TUNNEL_INDEXf 9846
#define TUNNEL_2v_VNIDf 9847
#define TUNNEL_2v_VRFf 9848
#define TUNNEL_CLASS_IDf 9849
#define TUNNEL_ERR_TOCPUf 9850
#define TUNNEL_INDEXf 9851
#define TUNNEL_TYPEf 9852
#define TUNNEL_TYPE_LOOPBACK_TYPEf 9853
#define TUNNEL_TYPE_LOOPBACK_TYPE_MASKf 9854
#define TURNAROUND_COPYTO_CPUf 9855
#define TXEVf 9856
#define TXRAMf 9857
#define TX_1588_LL_0f 9858
#define TX_1588_LL_1f 9859
#define TX_1588_LL_2f 9860
#define TX_1588_LL_3f 9861
#define TX_1588_RESERVED_0f 9862
#define TX_1588_RESERVED_1f 9863
#define TX_1588_RESERVED_2f 9864
#define TX_1588_RESERVED_3f 9865
#define TX_1588_STEP_BIT_COUNT_0f 9866
#define TX_1588_STEP_BIT_COUNT_1f 9867
#define TX_1588_STEP_BIT_COUNT_2f 9868
#define TX_1588_STEP_BIT_COUNT_3f 9869
#define TX_2STEP_1588_SEQIDf 9870
#define TX_2STEP_1588_TIMESTAMPf 9871
#define TX_2STEP_1588_VLDf 9872
#define TX_ANY_STARTf 9873
#define TX_CDC_DOUBLE_BIT_ERRf 9874
#define TX_CDC_ECC_CTRL_ENf 9875
#define TX_CDC_FORCE_DOUBLE_BIT_ERRf 9876
#define TX_CDC_FORCE_SINGLE_BIT_ERRf 9877
#define TX_CDC_MEM_CTRL_TMf 9878
#define TX_CDC_SINGLE_BIT_ERRf 9879
#define TX_CRC_CORRUPTION_MODEf 9880
#define TX_CRC_CORRUPT_ENf 9881
#define TX_ENf 9882
#define TX_ERR_CORRUPTS_CRCf 9883
#define TX_LLFC_ENf 9884
#define TX_LLFC_FC_OBJ_LOGICALf 9885
#define TX_LLFC_MSG_OVERFLOWf 9886
#define TX_LLFC_MSG_TYPE_LOGICALf 9887
#define TX_PAUSE_ENf 9888
#define TX_PFC_ENf 9889
#define TX_PFC_MMU_DISABLEf 9890
#define TX_PFC_OBM_DISABLEf 9891
#define TX_PKT_BUF_1BIT_ECCERRf 9892
#define TX_PKT_BUF_2BIT_ECCERRf 9893
#define TX_PKT_OVERFLOWf 9894
#define TX_PKT_UNDERFLOWf 9895
#define TX_PREAMBLE_LENGTHf 9896
#define TX_PROC_DROP_VECTOR_MASK_ENf 9897
#define TX_THRESHOLDf 9898
#define TX_TIMER_BYTE_ADJUSTf 9899
#define TX_TIMER_BYTE_ADJUST_ENf 9900
#define TX_TS_DELAY_REQf 9901
#define TX_TS_FIFO_OVERFLOWf 9902
#define TX_TS_PDELAY_REQf 9903
#define TX_TS_PDELAY_RESPf 9904
#define TX_TS_SYNCf 9905
#define T_MASKf 9906
#define T_PMA_INPUT_WIDTH_MODEf 9907
#define T_PMA_OUTPUT_WIDTH_MODEf 9908
#define T_PMA_START_MODEf 9909
#define T_PMA_WATERMARKf 9910
#define UC_COSf 9911
#define UC_COS1f 9912
#define UC_COS2f 9913
#define UC_COS_ERROR_INTR_ENf 9914
#define UC_COS_ERROR_INTR_OVRf 9915
#define UC_COS_ERROR_INTR_STATf 9916
#define UC_CQEB_FULL_THRESHOLDf 9917
#define UC_CQEB_OVERFLOWf 9918
#define UC_CQEB_OVERFLOW_STATf 9919
#define UC_CQEB_UNDERFLOWf 9920
#define UC_CQEB_UNDERFLOW_STATf 9921
#define UC_CQEB_USE_COUNTf 9922
#define UC_DATAf 9923
#define UC_DISABLE_SIP_LOOKUPf 9924
#define UC_DROPf 9925
#define UC_OVERFLOW_SIZEf 9926
#define UC_PROG_DONEf 9927
#define UC_Q_THRESH_CAPf 9928
#define UC_SAF_CELLS_IN_ITM_CNTRf 9929
#define UC_SAF_PKTS_IN_ITM_CNTRf 9930
#define UC_SW_COPY_DROPPEDf 9931
#define UDF1_BASE_OFFSET_0f 9932
#define UDF1_BASE_OFFSET_1f 9933
#define UDF1_BASE_OFFSET_2f 9934
#define UDF1_BASE_OFFSET_3f 9935
#define UDF1_BASE_OFFSET_4f 9936
#define UDF1_BASE_OFFSET_5f 9937
#define UDF1_BASE_OFFSET_6f 9938
#define UDF1_BASE_OFFSET_7f 9939
#define UDF1_FA_ADJUST_ENABLEf 9940
#define UDF1_OFFSET0f 9941
#define UDF1_OFFSET1f 9942
#define UDF1_OFFSET2f 9943
#define UDF1_OFFSET3f 9944
#define UDF1_OFFSET4f 9945
#define UDF1_OFFSET5f 9946
#define UDF1_OFFSET6f 9947
#define UDF1_OFFSET7f 9948
#define UDF2_BASE_OFFSET_0f 9949
#define UDF2_BASE_OFFSET_1f 9950
#define UDF2_BASE_OFFSET_2f 9951
#define UDF2_BASE_OFFSET_3f 9952
#define UDF2_BASE_OFFSET_4f 9953
#define UDF2_BASE_OFFSET_5f 9954
#define UDF2_BASE_OFFSET_6f 9955
#define UDF2_BASE_OFFSET_7f 9956
#define UDF2_FA_ADJUST_ENABLEf 9957
#define UDF2_OFFSET0f 9958
#define UDF2_OFFSET1f 9959
#define UDF2_OFFSET2f 9960
#define UDF2_OFFSET3f 9961
#define UDF2_OFFSET4f 9962
#define UDF2_OFFSET5f 9963
#define UDF2_OFFSET6f 9964
#define UDF2_OFFSET7f 9965
#define UDF_CHUNK_ID_1f 9966
#define UDF_CHUNK_ID_10f 9967
#define UDF_CHUNK_ID_11f 9968
#define UDF_CHUNK_ID_12f 9969
#define UDF_CHUNK_ID_13f 9970
#define UDF_CHUNK_ID_2f 9971
#define UDF_CHUNK_ID_3f 9972
#define UDF_CHUNK_ID_4f 9973
#define UDF_CHUNK_ID_5f 9974
#define UDF_CHUNK_ID_6f 9975
#define UDF_CHUNK_ID_7f 9976
#define UDF_CHUNK_ID_8f 9977
#define UDF_CHUNK_ID_9f 9978
#define UDF_CLASS_IDf 9979
#define UDF_MASKf 9980
#define UDF_OFFSET_ECC_ENf 9981
#define UDF_OFFSET_EN_COR_ERR_RPTf 9982
#define UDF_SELf 9983
#define UDF_SEL_1f 9984
#define UDF_SEL_10f 9985
#define UDF_SEL_11f 9986
#define UDF_SEL_12f 9987
#define UDF_SEL_13f 9988
#define UDF_SEL_2f 9989
#define UDF_SEL_3f 9990
#define UDF_SEL_4f 9991
#define UDF_SEL_5f 9992
#define UDF_SEL_6f 9993
#define UDF_SEL_7f 9994
#define UDF_SEL_8f 9995
#define UDF_SEL_9f 9996
#define UDP_DEST_PORTf 9997
#define UDP_DEST_PORT_VALIDf 9998
#define UDP_DST_PORT1f 9999
#define UDP_DST_PORT1_ENf 10000
#define UDP_DST_PORT2f 10001
#define UDP_DST_PORT2_ENf 10002
#define UDP_PORT_0f 10003
#define UDP_PORT_0_OFFSETf 10004
#define UDP_PORT_1f 10005
#define UDP_PORT_1_OFFSETf 10006
#define UDP_SPORT_EQ_DPORT_ENABLEf 10007
#define UINCf 10008
#define UMf 10009
#define UMC_DROPf 10010
#define UMC_IDXf 10011
#define UMC_TOCPUf 10012
#define UM_DATAf 10013
#define UM_PADf 10014
#define UM_TABLE_COUNTf 10015
#define UM_TABLE_INDEXf 10016
#define UNAVAILABLE_RESP_CONFIGf 10017
#define UNCORR_CWf 10018
#define UNDERFLOW_INTR_ENf 10019
#define UNDERFLOW_INTR_OVRf 10020
#define UNDERFLOW_INTR_STATf 10021
#define UNDF_STATUSf 10022
#define UNICAST_PKT_TYPEf 10023
#define UNICAST_PKT_VALIDf 10024
#define UNICAST_QUEUINGf 10025
#define UNKNOWN_1588_VERSION_TO_CPUf 10026
#define UNKNOWN_IPV4_MC_TOCPUf 10027
#define UNKNOWN_IPV6_MC_TOCPUf 10028
#define UNKNOWN_MCAST_BLOCK_MASKf 10029
#define UNKNOWN_MCAST_MASK_SELf 10030
#define UNKNOWN_RH_WITH_NONZERO_SL_ENf 10031
#define UNKNOWN_RH_WITH_NONZERO_SL_ERROR_TOCPUf 10032
#define UNKNOWN_TUNNEL_IPMC_DROPf 10033
#define UNKNOWN_UCAST_BLOCK_MASKf 10034
#define UNKNOWN_UCAST_MASK_SELf 10035
#define UNRESOLVEDL3SRC_TOCPUf 10036
#define UNTAGf 10037
#define UNUSED_0f 10038
#define UNUSED_1f 10039
#define UNUSED_2f 10040
#define UNUSED_3f 10041
#define UPDATE_IP_LENGTHf 10042
#define UPDATE_O_FLAGf 10043
#define UPDATE_UDP_LENGTHf 10044
#define UPHASEf 10045
#define UPI_FSM_3RD_ENB_WAITf 10046
#define UPI_FSM_4TH_ENB_WAITf 10047
#define UPI_FSM_ENB_FIRST_POS2POS_WAITf 10048
#define UPI_FSM_PCM_FIRST_WAITf 10049
#define UPI_FSM_SW_EN_WAITf 10050
#define UPI_NUM_PC_CORNER_CLKSf 10051
#define UPI_NUM_PC_DEVf 10052
#define UPI_NUM_PC_VT_CLKSf 10053
#define UPI_NUM_PC_WAIT_CLKSf 10054
#define UPPERf 10055
#define UPPER_BOUNDSf 10056
#define UPPER_REGIONf 10057
#define UPR_KEYf 10058
#define UPR_KEY0f 10059
#define UPR_KEY0_COMP_V4_KEYf 10060
#define UPR_KEY0_COMP_V4_KEY_IP_ADDRf 10061
#define UPR_KEY0_COMP_V4_KEY_IP_FLAGSf 10062
#define UPR_KEY0_COMP_V4_KEY_IP_PROTf 10063
#define UPR_KEY0_COMP_V4_KEY_IP_TCP_FLAGSf 10064
#define UPR_KEY0_COMP_V4_KEY_L4_PORTf 10065
#define UPR_KEY0_COMP_V4_KEY_MAC_LWRf 10066
#define UPR_KEY0_COMP_V4_KEY_MAC_UPRf 10067
#define UPR_KEY0_COMP_V4_KEY_RSV0f 10068
#define UPR_KEY0_COMP_V4_KEY_RSV1f 10069
#define UPR_KEY0_COMP_V4_KEY_VRF_LWRf 10070
#define UPR_KEY0_COMP_V4_KEY_VRF_UPRf 10071
#define UPR_KEY0_COMP_V6_KEYf 10072
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_0f 10073
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_1f 10074
#define UPR_KEY0_COMP_V6_KEY_IP_ADDR_2f 10075
#define UPR_KEY0_COMP_V6_KEY_IP_PROTf 10076
#define UPR_KEY0_COMP_V6_KEY_IP_TCP_FLAGSf 10077
#define UPR_KEY0_COMP_V6_KEY_L4_PORTf 10078
#define UPR_KEY0_COMP_V6_KEY_RSVf 10079
#define UPR_KEY0_COMP_V6_KEY_VRFf 10080
#define UPR_KEY0_IP_ADDRf 10081
#define UPR_KEY0_KEYf 10082
#define UPR_KEY0_KEY_MODEf 10083
#define UPR_KEY0_KEY_TYPEf 10084
#define UPR_KEY0_L3MC_V4_KEYf 10085
#define UPR_KEY0_L3MC_V4_KEY_DIPf 10086
#define UPR_KEY0_L3MC_V4_KEY_L3_IIFf 10087
#define UPR_KEY0_L3MC_V4_KEY_RSV0f 10088
#define UPR_KEY0_L3MC_V4_KEY_SIP_0f 10089
#define UPR_KEY0_L3MC_V4_KEY_SIP_1f 10090
#define UPR_KEY0_L3MC_V4_KEY_VRFf 10091
#define UPR_KEY0_L3MC_V6_KEYf 10092
#define UPR_KEY0_L3MC_V6_KEY_DIP_0f 10093
#define UPR_KEY0_L3MC_V6_KEY_DIP_1f 10094
#define UPR_KEY0_L3MC_V6_KEY_DIP_2f 10095
#define UPR_KEY0_L3MC_V6_KEY_L3_IIFf 10096
#define UPR_KEY0_L3MC_V6_KEY_RSVf 10097
#define UPR_KEY0_L3MC_V6_KEY_SIP_0f 10098
#define UPR_KEY0_L3MC_V6_KEY_SIP_1f 10099
#define UPR_KEY0_L3MC_V6_KEY_VRFf 10100
#define UPR_KEY0_LPM_V4_KEYf 10101
#define UPR_KEY0_LPM_V4_KEY_IP_ADDRf 10102
#define UPR_KEY0_LPM_V4_KEY_RSVf 10103
#define UPR_KEY0_LPM_V4_KEY_VRFf 10104
#define UPR_KEY0_LPM_V6_KEYf 10105
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_0f 10106
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_1f 10107
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_2f 10108
#define UPR_KEY0_LPM_V6_KEY_D_IP_ADDR_3f 10109
#define UPR_KEY0_LPM_V6_KEY_D_RSVf 10110
#define UPR_KEY0_LPM_V6_KEY_D_RSV_0f 10111
#define UPR_KEY0_LPM_V6_KEY_D_RSV_1f 10112
#define UPR_KEY0_LPM_V6_KEY_D_RSV_2f 10113
#define UPR_KEY0_LPM_V6_KEY_D_VRFf 10114
#define UPR_KEY0_LPM_V6_KEY_H_IP_ADDR_0f 10115
#define UPR_KEY0_LPM_V6_KEY_H_VRFf 10116
#define UPR_KEY0_LPM_V6_KEY_S_IP_ADDR_0f 10117
#define UPR_KEY0_LPM_V6_KEY_S_IP_ADDR_1f 10118
#define UPR_KEY0_LPM_V6_KEY_S_RSV_0f 10119
#define UPR_KEY0_LPM_V6_KEY_S_VRFf 10120
#define UPR_KEY0_PROTOCOLf 10121
#define UPR_KEY0_V4_DIPf 10122
#define UPR_KEY0_V4_SIPf 10123
#define UPR_KEY0_VIDf 10124
#define UPR_KEY0_VID_HALFf 10125
#define UPR_KEY1f 10126
#define UPR_KEY1_COMP_V4_KEYf 10127
#define UPR_KEY1_COMP_V4_KEY_IP_ADDRf 10128
#define UPR_KEY1_COMP_V4_KEY_IP_FLAGSf 10129
#define UPR_KEY1_COMP_V4_KEY_IP_PROTf 10130
#define UPR_KEY1_COMP_V4_KEY_IP_TCP_FLAGSf 10131
#define UPR_KEY1_COMP_V4_KEY_L4_PORTf 10132
#define UPR_KEY1_COMP_V4_KEY_MAC_LWRf 10133
#define UPR_KEY1_COMP_V4_KEY_MAC_UPRf 10134
#define UPR_KEY1_COMP_V4_KEY_RSV0f 10135
#define UPR_KEY1_COMP_V4_KEY_RSV1f 10136
#define UPR_KEY1_COMP_V4_KEY_VRF_LWRf 10137
#define UPR_KEY1_COMP_V4_KEY_VRF_UPRf 10138
#define UPR_KEY1_COMP_V6_KEYf 10139
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_0f 10140
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_1f 10141
#define UPR_KEY1_COMP_V6_KEY_IP_ADDR_2f 10142
#define UPR_KEY1_COMP_V6_KEY_IP_PROTf 10143
#define UPR_KEY1_COMP_V6_KEY_IP_TCP_FLAGSf 10144
#define UPR_KEY1_COMP_V6_KEY_L4_PORTf 10145
#define UPR_KEY1_COMP_V6_KEY_RSVf 10146
#define UPR_KEY1_COMP_V6_KEY_VRFf 10147
#define UPR_KEY1_IP_ADDRf 10148
#define UPR_KEY1_KEYf 10149
#define UPR_KEY1_KEY_MODEf 10150
#define UPR_KEY1_KEY_TYPEf 10151
#define UPR_KEY1_L3MC_V4_KEYf 10152
#define UPR_KEY1_L3MC_V4_KEY_DIPf 10153
#define UPR_KEY1_L3MC_V4_KEY_L3_IIFf 10154
#define UPR_KEY1_L3MC_V4_KEY_RSV0f 10155
#define UPR_KEY1_L3MC_V4_KEY_SIP_0f 10156
#define UPR_KEY1_L3MC_V4_KEY_SIP_1f 10157
#define UPR_KEY1_L3MC_V4_KEY_VRFf 10158
#define UPR_KEY1_L3MC_V6_KEYf 10159
#define UPR_KEY1_L3MC_V6_KEY_DIP_0f 10160
#define UPR_KEY1_L3MC_V6_KEY_DIP_1f 10161
#define UPR_KEY1_L3MC_V6_KEY_DIP_2f 10162
#define UPR_KEY1_L3MC_V6_KEY_L3_IIFf 10163
#define UPR_KEY1_L3MC_V6_KEY_RSVf 10164
#define UPR_KEY1_L3MC_V6_KEY_SIP_0f 10165
#define UPR_KEY1_L3MC_V6_KEY_SIP_1f 10166
#define UPR_KEY1_L3MC_V6_KEY_VRFf 10167
#define UPR_KEY1_LPM_V4_KEYf 10168
#define UPR_KEY1_LPM_V4_KEY_IP_ADDRf 10169
#define UPR_KEY1_LPM_V4_KEY_RSVf 10170
#define UPR_KEY1_LPM_V4_KEY_VRFf 10171
#define UPR_KEY1_LPM_V6_KEYf 10172
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_0f 10173
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_1f 10174
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_2f 10175
#define UPR_KEY1_LPM_V6_KEY_D_IP_ADDR_3f 10176
#define UPR_KEY1_LPM_V6_KEY_D_RSVf 10177
#define UPR_KEY1_LPM_V6_KEY_D_RSV_0f 10178
#define UPR_KEY1_LPM_V6_KEY_D_RSV_1f 10179
#define UPR_KEY1_LPM_V6_KEY_D_RSV_2f 10180
#define UPR_KEY1_LPM_V6_KEY_D_VRFf 10181
#define UPR_KEY1_LPM_V6_KEY_H_IP_ADDR_0f 10182
#define UPR_KEY1_LPM_V6_KEY_H_VRFf 10183
#define UPR_KEY1_LPM_V6_KEY_S_IP_ADDR_0f 10184
#define UPR_KEY1_LPM_V6_KEY_S_IP_ADDR_1f 10185
#define UPR_KEY1_LPM_V6_KEY_S_RSV_0f 10186
#define UPR_KEY1_LPM_V6_KEY_S_VRFf 10187
#define UPR_KEY1_PROTOCOLf 10188
#define UPR_KEY1_V4_DIPf 10189
#define UPR_KEY1_V4_SIPf 10190
#define UPR_KEY1_VIDf 10191
#define UPR_KEY1_VID_HALFf 10192
#define UPR_KEYSf 10193
#define UPR_MASKf 10194
#define UPR_MASK0f 10195
#define UPR_MASK0_COMP_V4_KEYf 10196
#define UPR_MASK0_COMP_V4_KEY_IP_ADDRf 10197
#define UPR_MASK0_COMP_V4_KEY_IP_FLAGSf 10198
#define UPR_MASK0_COMP_V4_KEY_IP_PROTf 10199
#define UPR_MASK0_COMP_V4_KEY_IP_TCP_FLAGSf 10200
#define UPR_MASK0_COMP_V4_KEY_L4_PORTf 10201
#define UPR_MASK0_COMP_V4_KEY_MAC_LWRf 10202
#define UPR_MASK0_COMP_V4_KEY_MAC_UPRf 10203
#define UPR_MASK0_COMP_V4_KEY_RSV0f 10204
#define UPR_MASK0_COMP_V4_KEY_RSV1f 10205
#define UPR_MASK0_COMP_V4_KEY_VRF_LWRf 10206
#define UPR_MASK0_COMP_V4_KEY_VRF_UPRf 10207
#define UPR_MASK0_COMP_V6_KEYf 10208
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_0f 10209
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_1f 10210
#define UPR_MASK0_COMP_V6_KEY_IP_ADDR_2f 10211
#define UPR_MASK0_COMP_V6_KEY_IP_PROTf 10212
#define UPR_MASK0_COMP_V6_KEY_IP_TCP_FLAGSf 10213
#define UPR_MASK0_COMP_V6_KEY_L4_PORTf 10214
#define UPR_MASK0_COMP_V6_KEY_RSVf 10215
#define UPR_MASK0_COMP_V6_KEY_VRFf 10216
#define UPR_MASK0_IP_ADDRf 10217
#define UPR_MASK0_KEYf 10218
#define UPR_MASK0_KEY_MODEf 10219
#define UPR_MASK0_KEY_TYPEf 10220
#define UPR_MASK0_L3MC_V4_KEYf 10221
#define UPR_MASK0_L3MC_V4_KEY_DIPf 10222
#define UPR_MASK0_L3MC_V4_KEY_L3_IIFf 10223
#define UPR_MASK0_L3MC_V4_KEY_RSV0f 10224
#define UPR_MASK0_L3MC_V4_KEY_SIP_0f 10225
#define UPR_MASK0_L3MC_V4_KEY_SIP_1f 10226
#define UPR_MASK0_L3MC_V4_KEY_VRFf 10227
#define UPR_MASK0_L3MC_V6_KEYf 10228
#define UPR_MASK0_L3MC_V6_KEY_DIP_0f 10229
#define UPR_MASK0_L3MC_V6_KEY_DIP_1f 10230
#define UPR_MASK0_L3MC_V6_KEY_DIP_2f 10231
#define UPR_MASK0_L3MC_V6_KEY_L3_IIFf 10232
#define UPR_MASK0_L3MC_V6_KEY_RSVf 10233
#define UPR_MASK0_L3MC_V6_KEY_SIP_0f 10234
#define UPR_MASK0_L3MC_V6_KEY_SIP_1f 10235
#define UPR_MASK0_L3MC_V6_KEY_VRFf 10236
#define UPR_MASK0_LPM_V4_KEYf 10237
#define UPR_MASK0_LPM_V4_KEY_IP_ADDRf 10238
#define UPR_MASK0_LPM_V4_KEY_RSVf 10239
#define UPR_MASK0_LPM_V4_KEY_VRFf 10240
#define UPR_MASK0_LPM_V6_KEYf 10241
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_0f 10242
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_1f 10243
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_2f 10244
#define UPR_MASK0_LPM_V6_KEY_D_IP_ADDR_3f 10245
#define UPR_MASK0_LPM_V6_KEY_D_RSVf 10246
#define UPR_MASK0_LPM_V6_KEY_D_RSV_0f 10247
#define UPR_MASK0_LPM_V6_KEY_D_RSV_1f 10248
#define UPR_MASK0_LPM_V6_KEY_D_RSV_2f 10249
#define UPR_MASK0_LPM_V6_KEY_D_VRFf 10250
#define UPR_MASK0_LPM_V6_KEY_H_IP_ADDR_0f 10251
#define UPR_MASK0_LPM_V6_KEY_H_VRFf 10252
#define UPR_MASK0_LPM_V6_KEY_S_IP_ADDR_0f 10253
#define UPR_MASK0_LPM_V6_KEY_S_IP_ADDR_1f 10254
#define UPR_MASK0_LPM_V6_KEY_S_RSV_0f 10255
#define UPR_MASK0_LPM_V6_KEY_S_VRFf 10256
#define UPR_MASK0_PROTOCOLf 10257
#define UPR_MASK0_V4_DIPf 10258
#define UPR_MASK0_V4_SIPf 10259
#define UPR_MASK0_VIDf 10260
#define UPR_MASK0_VID_HALFf 10261
#define UPR_MASK1f 10262
#define UPR_MASK1_COMP_V4_KEYf 10263
#define UPR_MASK1_COMP_V4_KEY_IP_ADDRf 10264
#define UPR_MASK1_COMP_V4_KEY_IP_FLAGSf 10265
#define UPR_MASK1_COMP_V4_KEY_IP_PROTf 10266
#define UPR_MASK1_COMP_V4_KEY_IP_TCP_FLAGSf 10267
#define UPR_MASK1_COMP_V4_KEY_L4_PORTf 10268
#define UPR_MASK1_COMP_V4_KEY_MAC_LWRf 10269
#define UPR_MASK1_COMP_V4_KEY_MAC_UPRf 10270
#define UPR_MASK1_COMP_V4_KEY_RSV0f 10271
#define UPR_MASK1_COMP_V4_KEY_RSV1f 10272
#define UPR_MASK1_COMP_V4_KEY_VRF_LWRf 10273
#define UPR_MASK1_COMP_V4_KEY_VRF_UPRf 10274
#define UPR_MASK1_COMP_V6_KEYf 10275
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_0f 10276
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_1f 10277
#define UPR_MASK1_COMP_V6_KEY_IP_ADDR_2f 10278
#define UPR_MASK1_COMP_V6_KEY_IP_PROTf 10279
#define UPR_MASK1_COMP_V6_KEY_IP_TCP_FLAGSf 10280
#define UPR_MASK1_COMP_V6_KEY_L4_PORTf 10281
#define UPR_MASK1_COMP_V6_KEY_RSVf 10282
#define UPR_MASK1_COMP_V6_KEY_VRFf 10283
#define UPR_MASK1_IP_ADDRf 10284
#define UPR_MASK1_KEYf 10285
#define UPR_MASK1_KEY_MODEf 10286
#define UPR_MASK1_KEY_TYPEf 10287
#define UPR_MASK1_L3MC_V4_KEYf 10288
#define UPR_MASK1_L3MC_V4_KEY_DIPf 10289
#define UPR_MASK1_L3MC_V4_KEY_L3_IIFf 10290
#define UPR_MASK1_L3MC_V4_KEY_RSV0f 10291
#define UPR_MASK1_L3MC_V4_KEY_SIP_0f 10292
#define UPR_MASK1_L3MC_V4_KEY_SIP_1f 10293
#define UPR_MASK1_L3MC_V4_KEY_VRFf 10294
#define UPR_MASK1_L3MC_V6_KEYf 10295
#define UPR_MASK1_L3MC_V6_KEY_DIP_0f 10296
#define UPR_MASK1_L3MC_V6_KEY_DIP_1f 10297
#define UPR_MASK1_L3MC_V6_KEY_DIP_2f 10298
#define UPR_MASK1_L3MC_V6_KEY_L3_IIFf 10299
#define UPR_MASK1_L3MC_V6_KEY_RSVf 10300
#define UPR_MASK1_L3MC_V6_KEY_SIP_0f 10301
#define UPR_MASK1_L3MC_V6_KEY_SIP_1f 10302
#define UPR_MASK1_L3MC_V6_KEY_VRFf 10303
#define UPR_MASK1_LPM_V4_KEYf 10304
#define UPR_MASK1_LPM_V4_KEY_IP_ADDRf 10305
#define UPR_MASK1_LPM_V4_KEY_RSVf 10306
#define UPR_MASK1_LPM_V4_KEY_VRFf 10307
#define UPR_MASK1_LPM_V6_KEYf 10308
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_0f 10309
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_1f 10310
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_2f 10311
#define UPR_MASK1_LPM_V6_KEY_D_IP_ADDR_3f 10312
#define UPR_MASK1_LPM_V6_KEY_D_RSVf 10313
#define UPR_MASK1_LPM_V6_KEY_D_RSV_0f 10314
#define UPR_MASK1_LPM_V6_KEY_D_RSV_1f 10315
#define UPR_MASK1_LPM_V6_KEY_D_RSV_2f 10316
#define UPR_MASK1_LPM_V6_KEY_D_VRFf 10317
#define UPR_MASK1_LPM_V6_KEY_H_IP_ADDR_0f 10318
#define UPR_MASK1_LPM_V6_KEY_H_VRFf 10319
#define UPR_MASK1_LPM_V6_KEY_S_IP_ADDR_0f 10320
#define UPR_MASK1_LPM_V6_KEY_S_IP_ADDR_1f 10321
#define UPR_MASK1_LPM_V6_KEY_S_RSV_0f 10322
#define UPR_MASK1_LPM_V6_KEY_S_VRFf 10323
#define UPR_MASK1_PROTOCOLf 10324
#define UPR_MASK1_V4_DIPf 10325
#define UPR_MASK1_V4_SIPf 10326
#define UPR_MASK1_VIDf 10327
#define UPR_MASK1_VID_HALFf 10328
#define UPR_MASKSf 10329
#define UPR_TCAM_ECCP_KEYf 10330
#define UPR_TCAM_ECCP_MASKf 10331
#define UPR_TCAM_ECC_KEYf 10332
#define UPR_TCAM_ECC_MASKf 10333
#define UPR_TCAM_PARITY_KEYf 10334
#define UPR_TCAM_PARITY_MASKf 10335
#define UPR_VALIDf 10336
#define UPR_VALID0f 10337
#define UPR_VALID1f 10338
#define UPSHIFTDCOf 10339
#define URG_PICK_100G_SPACINGf 10340
#define URG_PICK_200G_SPACINGf 10341
#define URG_PICK_400G_SPACINGf 10342
#define URG_PICK_50G_SPACINGf 10343
#define USEC_CLK_CYCLE_TICK_COUNTf 10344
#define USER_META_DATAf 10345
#define USER_META_OR_CLASS_IDf 10346
#define USE_CL49_BLOCK_SYNCf 10347
#define USE_CRCf 10348
#define USE_EXTERNAL_FAULTS_FOR_TXf 10349
#define USE_FIXEDf 10350
#define USE_FLOW_SEL_DLB_ECMPf 10351
#define USE_FLOW_SEL_ECMPf 10352
#define USE_FLOW_SEL_ENTROPY_LABELf 10353
#define USE_FLOW_SEL_HIER_ECMPf 10354
#define USE_FLOW_SEL_HIER_WECMPf 10355
#define USE_FLOW_SEL_L2_ECMPf 10356
#define USE_FLOW_SEL_L2_HIER_ECMPf 10357
#define USE_FLOW_SEL_MPLS_ECMPf 10358
#define USE_FLOW_SEL_MPLS_HIER_ECMPf 10359
#define USE_FLOW_SEL_PLFSf 10360
#define USE_FLOW_SEL_RH_ECMPf 10361
#define USE_FLOW_SEL_RH_HIER_ECMPf 10362
#define USE_FLOW_SEL_TRUNK_NONUCf 10363
#define USE_FLOW_SEL_TRUNK_UCf 10364
#define USE_FLOW_SEL_WECMPf 10365
#define USE_LEARN_VFIf 10366
#define USE_MPLS_STACK_FOR_HASHINGf 10367
#define USE_OUTER_HDR_DSCPf 10368
#define USE_OUTER_HDR_TTLf 10369
#define USE_PAYLOAD_L4_FOR_ELIGIBILITYf 10370
#define USE_PAYLOAD_L4_FOR_RESPONSIVEf 10371
#define USE_PORT_TABLE_GROUP_IDf 10372
#define USE_QGROUP_MINf 10373
#define USE_SOURCE_PORT_SELf 10374
#define USE_SW_CNFG_LINKf 10375
#define USE_TCP_UDP_PORTSf 10376
#define USE_UPPERf 10377
#define USE_VFP_CLASS_ID_Hf 10378
#define USE_VFP_CLASS_ID_Lf 10379
#define UTC_TIMESTAMP_NSECf 10380
#define UTC_TIMESTAMP_SECf 10381
#define UTSf 10382
#define UT_BITMAPf 10383
#define UT_OCFI_ACTIONf 10384
#define UT_OPRI_ACTIONf 10385
#define UT_OTAG_ACTIONf 10386
#define UT_PORT_BITMAPf 10387
#define UT_PORT_BITMAP_P0f 10388
#define UT_PORT_BITMAP_P1f 10389
#define UT_PORT_BITMAP_P2f 10390
#define UT_PORT_BITMAP_P3f 10391
#define UT_PORT_BITMAP_P4f 10392
#define UT_PORT_BITMAP_P5f 10393
#define UT_PORT_BITMAP_P6f 10394
#define UT_PORT_BITMAP_P7f 10395
#define UUCAST_TOCPUf 10396
#define UUC_DROPf 10397
#define UUC_IDXf 10398
#define UVLAN_TOCPUf 10399
#define U_INTF_NUMf 10400
#define U_INTF_NUM_VALIDf 10401
#define U_NHIf 10402
#define U_NHI_VALIDf 10403
#define U_NHOP_INDEXf 10404
#define U_NHOP_INDEX_VALIDf 10405
#define V4IPMC_ENABLEf 10406
#define V4L3DSTMISS_TOCPUf 10407
#define V4L3ERR_TOCPUf 10408
#define V4L3_ENABLEf 10409
#define V4MC_FLEX_CTR_ACTION_0f 10410
#define V4MC_FLEX_CTR_ACTION_1f 10411
#define V4SRC_FLEX_CTR_ACTION_0f 10412
#define V4SRC_FLEX_CTR_ACTION_1f 10413
#define V4UC_FLEX_CTR_ACTION_0f 10414
#define V4UC_FLEX_CTR_ACTION_1f 10415
#define V4_DIPf 10416
#define V4_SIPf 10417
#define V6IPMC_ENABLEf 10418
#define V6L3DSTMISS_TOCPUf 10419
#define V6L3ERR_TOCPUf 10420
#define V6L3_ENABLEf 10421
#define V6MC_FLEX_CTR_ACTION_0f 10422
#define V6MC_FLEX_CTR_ACTION_1f 10423
#define V6SRC_FLEX_CTR_ACTION_0f 10424
#define V6SRC_FLEX_CTR_ACTION_1f 10425
#define V6UC_FLEX_CTR_ACTION_0f 10426
#define V6UC_FLEX_CTR_ACTION_1f 10427
#define VALf 10428
#define VALIDf 10429
#define VALID0f 10430
#define VALID1f 10431
#define VALID_BANKSf 10432
#define VALID_DATAf 10433
#define VALID_EOPf 10434
#define VALID_EOP_0f 10435
#define VALID_EOP_1f 10436
#define VALID_EOP_2f 10437
#define VALID_EOP_3f 10438
#define VALID_LVT11f 10439
#define VALID_LVT8f 10440
#define VALID_SOPf 10441
#define VALID_SOP_0f 10442
#define VALID_SOP_1f 10443
#define VALID_SOP_2f 10444
#define VALID_SOP_3f 10445
#define VALID_SVT11f 10446
#define VALID_SVT8f 10447
#define VALID_ULVT11f 10448
#define VALID_ULVT8f 10449
#define VALID_VERSIONf 10450
#define VALUEf 10451
#define VDDC_MON_WARNING0_INTR_CLEARf 10452
#define VDDC_MON_WARNING0_INTR_ENABLEf 10453
#define VDDC_MON_WARNING1_INTR_CLEARf 10454
#define VDDC_MON_WARNING1_INTR_ENABLEf 10455
#define VERSIONf 10456
#define VERSION_CONTROLf 10457
#define VFIf 10458
#define VFIv_DATA_0f 10459
#define VFIv_FLEX_CTR_ACTIONf 10460
#define VFIv_FLEX_CTR_OBJECTf 10461
#define VFIv_INNER_L2_TAG_SETf 10462
#define VFIv_INNER_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 10463
#define VFIv_INNER_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 10464
#define VFIv_INNER_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 10465
#define VFIv_INNER_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 10466
#define VFIv_INNER_L2_TAG_SET_L2_TAG_REMARK_CFIf 10467
#define VFIv_INNER_L2_TAG_SET_OCFIf 10468
#define VFIv_INNER_L2_TAG_SET_OPRIf 10469
#define VFIv_INNER_L2_TAG_SET_OPRI_CFI_SELf 10470
#define VFIv_INNER_L2_TAG_SET_OPRI_MAPPING_PTRf 10471
#define VFIv_INNER_L2_TAG_SET_OVIDf 10472
#define VFIv_INNER_L2_TAG_SET_TPID_INDEXf 10473
#define VFIv_KEY_0f 10474
#define VFIv_RESERVED_0f 10475
#define VFIv_VFIf 10476
#define VFIv_VNIDf 10477
#define VFI_2_ECC_ENf 10478
#define VFI_2_EN_COR_ERR_RPTf 10479
#define VFI_ADAPT_PORT_GROUP_IDv_DATA_0f 10480
#define VFI_ADAPT_PORT_GROUP_IDv_DVPf 10481
#define VFI_ADAPT_PORT_GROUP_IDv_DVP_GROUP_IDf 10482
#define VFI_ADAPT_PORT_GROUP_IDv_FLEX_CTR_ACTIONf 10483
#define VFI_ADAPT_PORT_GROUP_IDv_FLEX_CTR_OBJECTf 10484
#define VFI_ADAPT_PORT_GROUP_IDv_KEY_0f 10485
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SETf 10486
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 10487
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 10488
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 10489
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 10490
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_L2_TAG_REMARK_CFIf 10491
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OCFIf 10492
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OPRIf 10493
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OPRI_CFI_SELf 10494
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OPRI_MAPPING_PTRf 10495
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_OVIDf 10496
#define VFI_ADAPT_PORT_GROUP_IDv_L2_TAG_SET_TPID_INDEXf 10497
#define VFI_ADAPT_PORT_GROUP_IDv_PORT_GROUP_IDf 10498
#define VFI_ADAPT_PORT_GROUP_IDv_RESERVED_0f 10499
#define VFI_ADAPT_PORT_GROUP_IDv_RESERVED_KEY_PADDINGf 10500
#define VFI_ADAPT_PORT_GROUP_IDv_VFIf 10501
#define VFI_ADAPT_PORT_GROUP_IDv_VXLAN_DECAPf 10502
#define VFI_CLASS_IDf 10503
#define VFI_DVP_GROUP_IDv_DATA_0f 10504
#define VFI_DVP_GROUP_IDv_DVP_GROUP_IDf 10505
#define VFI_DVP_GROUP_IDv_FLEX_CTR_ACTIONf 10506
#define VFI_DVP_GROUP_IDv_FLEX_CTR_OBJECTf 10507
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SETf 10508
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_NOT_PRESENTf 10509
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_OPAQUE_TAG_ACTION_IF_PRESENTf 10510
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_TAG_ACTION_IF_NOT_PRESENTf 10511
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_TAG_ACTION_IF_PRESENTf 10512
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_L2_TAG_REMARK_CFIf 10513
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OCFIf 10514
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OPRIf 10515
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OPRI_CFI_SELf 10516
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OPRI_MAPPING_PTRf 10517
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_OVIDf 10518
#define VFI_DVP_GROUP_IDv_INNER_L2_TAG_SET_TPID_INDEXf 10519
#define VFI_DVP_GROUP_IDv_KEY_0f 10520
#define VFI_DVP_GROUP_IDv_RESERVED_0f 10521
#define VFI_DVP_GROUP_IDv_RESERVED_KEY_PADDINGf 10522
#define VFI_DVP_GROUP_IDv_VFIf 10523
#define VFI_DVP_GROUP_IDv_VNIDf 10524
#define VFI_ECC_ENf 10525
#define VFI_MASKf 10526
#define VFI_MEMBERSHIP_PROFILEf 10527
#define VFI_MEMBERSHIP_PROFILE_ECC_ENf 10528
#define VFI_MEMBERSHIP_PROFILE_PTRf 10529
#define VFI_PROFILEf 10530
#define VFI_PROFILE_2f 10531
#define VFI_PROFILE_ECC_ENf 10532
#define VFI_PROFILE_PTRf 10533
#define VFI_STGf 10534
#define VFI_STG_2f 10535
#define VFI_STG_ECC_ENf 10536
#define VFP_CLASS_ID_Hf 10537
#define VFP_CLASS_ID_Lf 10538
#define VFP_ENABLEf 10539
#define VFP_MATCHED_RULEf 10540
#define VFP_POLICY_TABLE_ECC_ENf 10541
#define VFP_POLICY_TABLE_ECC_ERR_RPT_ENf 10542
#define VFP_PORT_GROUP_IDf 10543
#define VFP_PRI_ACTION_FB2_MODEf 10544
#define VFP_VRF_IDf 10545
#define VH_INIT_VAL_0f 10546
#define VH_INIT_VAL_1f 10547
#define VIDf 10548
#define VID_HALFf 10549
#define VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf 10550
#define VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf 10551
#define VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf 10552
#define VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf 10553
#define VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf 10554
#define VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf 10555
#define VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf 10556
#define VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf 10557
#define VISIBILITY_PACKETf 10558
#define VLANv_ASSOCIATED_DATAf 10559
#define VLANv_CLASS_IDf 10560
#define VLANv_CPUf 10561
#define VLANv_DATAf 10562
#define VLANv_DESTINATIONf 10563
#define VLANv_DESTINATION_1f 10564
#define VLANv_DEST_TYPEf 10565
#define VLANv_DEST_TYPE_1f 10566
#define VLANv_DST_DISCARDf 10567
#define VLANv_DVPf 10568
#define VLANv_DVP_1f 10569
#define VLANv_KEY_0f 10570
#define VLANv_MAC_BLOCK_INDEXf 10571
#define VLANv_PRIf 10572
#define VLANv_RESERVEDf 10573
#define VLANv_RESERVED_0f 10574
#define VLANv_RESERVED_1f 10575
#define VLANv_RESERVED_KEY_PADDINGf 10576
#define VLANv_RPEf 10577
#define VLANv_STATIC_BITf 10578
#define VLANv_VFIf 10579
#define VLAN_BLOCK_ENf 10580
#define VLAN_CHECK_ENf 10581
#define VLAN_IDf 10582
#define VLAN_MATCHf 10583
#define VLAN_VP_ENABLEf 10584
#define VOQ_FAIRNESS_AVG_COUNTf 10585
#define VOQ_FAIRNESS_INST_COUNTf 10586
#define VRFf 10587
#define VRF_ECC_ENf 10588
#define VRF_IDf 10589
#define VRF_LWRf 10590
#define VRF_UPRf 10591
#define VTEST_SELf 10592
#define VXLANv_G_CHANGE_DOT1Pf 10593
#define VXLANv_G_CHANGE_DSCPf 10594
#define VXLANv_G_CHANGE_ECNf 10595
#define VXLANv_G_CHANGE_OUTER_CFIf 10596
#define VXLANv_G_DROPf 10597
#define VXLANv_G_NEW_DOT1Pf 10598
#define VXLANv_G_NEW_DSCPf 10599
#define VXLANv_G_NEW_DSCP_MASKf 10600
#define VXLANv_G_NEW_ECNf 10601
#define VXLANv_G_NEW_ECN_MASKf 10602
#define VXLANv_G_NEW_OUTER_CFIf 10603
#define VXLANv_IGNORE_UDP_CHECKSUMf 10604
#define VXLANv_LB_PACKET_PROFILE_CHANGEf 10605
#define VXLANv_LB_PACKET_PROFILE_NEWf 10606
#define VXLANv_LB_PP_PORT_CHANGEf 10607
#define VXLANv_LB_PP_PORT_NEWf 10608
#define VXLANv_LB_SRC_PORT_CHANGEf 10609
#define VXLANv_LB_SRC_PORT_NEWf 10610
#define VXLANv_LB_TYPE_CHANGEf 10611
#define VXLANv_LB_TYPE_NEWf 10612
#define VXLANv_NEW_OUTER_VIDf 10613
#define VXLANv_OUTER_TPID_INDEXf 10614
#define VXLANv_PAYLOAD_IPV4f 10615
#define VXLANv_PAYLOAD_IPV6f 10616
#define VXLANv_REPLACE_OUTER_TPIDf 10617
#define VXLANv_REPLACE_OUTER_VIDf 10618
#define VXLANv_USE_OUTER_HDR_PHBf 10619
#define VXLANv_VXLAN_FLAGSf 10620
#define VXLANv_VXLAN_RESERVED_1f 10621
#define VXLANv_VXLAN_RESERVED_2f 10622
#define VXLANv_VXLAN_UPDATE_ACTIONf 10623
#define VXLAN_DECAP_ADAPT_LOOKUP_ENABLEf 10624
#define VXLAN_DECAP_ADAPT_LOOKUP_MISS_DROPf 10625
#define VXLAN_DEFAULT_SVP_ENABLEf 10626
#define VXLAN_DIP_LOOKUP_OVID_KEY_ENABLEf 10627
#define VXLAN_DIP_V4v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 10628
#define VXLAN_DIP_V4v_BFD_ENABLEf 10629
#define VXLAN_DIP_V4v_DATA_0f 10630
#define VXLAN_DIP_V4v_DONOT_CHANGE_INNER_HDR_DSCPf 10631
#define VXLAN_DIP_V4v_FLEX_CTR_ACTIONf 10632
#define VXLAN_DIP_V4v_FLEX_CTR_OBJECTf 10633
#define VXLAN_DIP_V4v_IGNORE_UDP_CHECKSUMf 10634
#define VXLAN_DIP_V4v_IINTFf 10635
#define VXLAN_DIP_V4v_KEY_0f 10636
#define VXLAN_DIP_V4v_L3_IIFf 10637
#define VXLAN_DIP_V4v_OVIDf 10638
#define VXLAN_DIP_V4v_O_DIPf 10639
#define VXLAN_DIP_V4v_PAYLOAD_IPV4f 10640
#define VXLAN_DIP_V4v_PAYLOAD_IPV6f 10641
#define VXLAN_DIP_V4v_RESERVED_0f 10642
#define VXLAN_DIP_V4v_RESERVED_KEY_PADDINGf 10643
#define VXLAN_DIP_V4v_TUNNEL_CLASS_IDf 10644
#define VXLAN_DIP_V4v_USE_OUTER_HDR_PHBf 10645
#define VXLAN_DIP_V4v_USE_OUTER_HDR_TTLf 10646
#define VXLAN_DIP_V6v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 10647
#define VXLAN_DIP_V6v_BFD_ENABLEf 10648
#define VXLAN_DIP_V6v_DATA_0f 10649
#define VXLAN_DIP_V6v_DONOT_CHANGE_INNER_HDR_DSCPf 10650
#define VXLAN_DIP_V6v_FLEX_CTR_ACTIONf 10651
#define VXLAN_DIP_V6v_FLEX_CTR_OBJECTf 10652
#define VXLAN_DIP_V6v_IGNORE_UDP_CHECKSUMf 10653
#define VXLAN_DIP_V6v_IINTFf 10654
#define VXLAN_DIP_V6v_KEY_0f 10655
#define VXLAN_DIP_V6v_KEY_1f 10656
#define VXLAN_DIP_V6v_L3_IIFf 10657
#define VXLAN_DIP_V6v_OVIDf 10658
#define VXLAN_DIP_V6v_O_DIP_LWRf 10659
#define VXLAN_DIP_V6v_O_DIP_UPRf 10660
#define VXLAN_DIP_V6v_PAYLOAD_IPV4f 10661
#define VXLAN_DIP_V6v_PAYLOAD_IPV6f 10662
#define VXLAN_DIP_V6v_RESERVED_1f 10663
#define VXLAN_DIP_V6v_RESERVED_KEY_PADDING_1f 10664
#define VXLAN_DIP_V6v_TUNNEL_CLASS_IDf 10665
#define VXLAN_DIP_V6v_USE_OUTER_HDR_PHBf 10666
#define VXLAN_DIP_V6v_USE_OUTER_HDR_TTLf 10667
#define VXLAN_FLAGSf 10668
#define VXLAN_PAYLOAD_HASH_SELECT_Af 10669
#define VXLAN_PAYLOAD_HASH_SELECT_Bf 10670
#define VXLAN_PAYLOAD_L2_BITMAP_Af 10671
#define VXLAN_PAYLOAD_L2_BITMAP_Bf 10672
#define VXLAN_PAYLOAD_L3_BITMAP_Af 10673
#define VXLAN_PAYLOAD_L3_BITMAP_Bf 10674
#define VXLAN_RESERVED_1f 10675
#define VXLAN_RESERVED_2f 10676
#define VXLAN_SIP_DIP_V4v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 10677
#define VXLAN_SIP_DIP_V4v_BFD_ENABLEf 10678
#define VXLAN_SIP_DIP_V4v_DATA_1f 10679
#define VXLAN_SIP_DIP_V4v_DONOT_CHANGE_INNER_HDR_DSCPf 10680
#define VXLAN_SIP_DIP_V4v_FLEX_CTR_ACTIONf 10681
#define VXLAN_SIP_DIP_V4v_FLEX_CTR_OBJECTf 10682
#define VXLAN_SIP_DIP_V4v_IGNORE_UDP_CHECKSUMf 10683
#define VXLAN_SIP_DIP_V4v_IINTFf 10684
#define VXLAN_SIP_DIP_V4v_KEY_0f 10685
#define VXLAN_SIP_DIP_V4v_L3_IIFf 10686
#define VXLAN_SIP_DIP_V4v_OVIDf 10687
#define VXLAN_SIP_DIP_V4v_O_DIPf 10688
#define VXLAN_SIP_DIP_V4v_O_SIPf 10689
#define VXLAN_SIP_DIP_V4v_PAYLOAD_IPV4f 10690
#define VXLAN_SIP_DIP_V4v_PAYLOAD_IPV6f 10691
#define VXLAN_SIP_DIP_V4v_RESERVED_0f 10692
#define VXLAN_SIP_DIP_V4v_RESERVED_1f 10693
#define VXLAN_SIP_DIP_V4v_RESERVED_KEY_PADDINGf 10694
#define VXLAN_SIP_DIP_V4v_TUNNEL_CLASS_IDf 10695
#define VXLAN_SIP_DIP_V4v_USE_OUTER_HDR_PHBf 10696
#define VXLAN_SIP_DIP_V4v_USE_OUTER_HDR_TTLf 10697
#define VXLAN_SIP_DIP_V6v_ALLOWED_PORT_BITMAP_PROFILE_PTRf 10698
#define VXLAN_SIP_DIP_V6v_BFD_ENABLEf 10699
#define VXLAN_SIP_DIP_V6v_DATA_0f 10700
#define VXLAN_SIP_DIP_V6v_DONOT_CHANGE_INNER_HDR_DSCPf 10701
#define VXLAN_SIP_DIP_V6v_FLEX_CTR_ACTIONf 10702
#define VXLAN_SIP_DIP_V6v_FLEX_CTR_OBJECTf 10703
#define VXLAN_SIP_DIP_V6v_IGNORE_UDP_CHECKSUMf 10704
#define VXLAN_SIP_DIP_V6v_IINTFf 10705
#define VXLAN_SIP_DIP_V6v_KEY_0f 10706
#define VXLAN_SIP_DIP_V6v_KEY_1f 10707
#define VXLAN_SIP_DIP_V6v_KEY_2f 10708
#define VXLAN_SIP_DIP_V6v_L3_IIFf 10709
#define VXLAN_SIP_DIP_V6v_OVIDf 10710
#define VXLAN_SIP_DIP_V6v_O_DIP_LWRf 10711
#define VXLAN_SIP_DIP_V6v_O_DIP_UPRf 10712
#define VXLAN_SIP_DIP_V6v_O_SIP_LWRf 10713
#define VXLAN_SIP_DIP_V6v_O_SIP_UPRf 10714
#define VXLAN_SIP_DIP_V6v_PAYLOAD_IPV4f 10715
#define VXLAN_SIP_DIP_V6v_PAYLOAD_IPV6f 10716
#define VXLAN_SIP_DIP_V6v_RESERVED_2f 10717
#define VXLAN_SIP_DIP_V6v_RESERVED_3f 10718
#define VXLAN_SIP_DIP_V6v_RESERVED_KEY_PADDING_0f 10719
#define VXLAN_SIP_DIP_V6v_RESERVED_KEY_PADDING_1f 10720
#define VXLAN_SIP_DIP_V6v_RESERVED_KEY_PADDING_2f 10721
#define VXLAN_SIP_DIP_V6v_TUNNEL_CLASS_IDf 10722
#define VXLAN_SIP_DIP_V6v_USE_OUTER_HDR_PHBf 10723
#define VXLAN_SIP_DIP_V6v_USE_OUTER_HDR_TTLf 10724
#define VXLAN_SIP_LOOKUP_MISS_TOCPUf 10725
#define VXLAN_SIP_LOOKUP_OVID_KEY_ENABLEf 10726
#define VXLAN_SIP_V4v_DATA_0f 10727
#define VXLAN_SIP_V4v_FLEX_CTR_ACTIONf 10728
#define VXLAN_SIP_V4v_FLEX_CTR_OBJECTf 10729
#define VXLAN_SIP_V4v_KEY_0f 10730
#define VXLAN_SIP_V4v_OVIDf 10731
#define VXLAN_SIP_V4v_RESERVED_0f 10732
#define VXLAN_SIP_V4v_SIP_V4f 10733
#define VXLAN_SIP_V4v_SVPf 10734
#define VXLAN_SIP_V4_VNIDv_DATA_0f 10735
#define VXLAN_SIP_V4_VNIDv_FLEX_CTR_ACTIONf 10736
#define VXLAN_SIP_V4_VNIDv_FLEX_CTR_OBJECTf 10737
#define VXLAN_SIP_V4_VNIDv_FWD_TYPEf 10738
#define VXLAN_SIP_V4_VNIDv_KEY_0f 10739
#define VXLAN_SIP_V4_VNIDv_OVIDf 10740
#define VXLAN_SIP_V4_VNIDv_O_SIPf 10741
#define VXLAN_SIP_V4_VNIDv_RESERVED_0f 10742
#define VXLAN_SIP_V4_VNIDv_VFIf 10743
#define VXLAN_SIP_V4_VNIDv_VNIDf 10744
#define VXLAN_SIP_V4_VNIDv_VRFf 10745
#define VXLAN_SIP_V6v_DATA_0f 10746
#define VXLAN_SIP_V6v_FLEX_CTR_ACTIONf 10747
#define VXLAN_SIP_V6v_FLEX_CTR_OBJECTf 10748
#define VXLAN_SIP_V6v_KEY_0f 10749
#define VXLAN_SIP_V6v_KEY_1f 10750
#define VXLAN_SIP_V6v_OVIDf 10751
#define VXLAN_SIP_V6v_RESERVED_0f 10752
#define VXLAN_SIP_V6v_RESERVED_KEY_PADDINGf 10753
#define VXLAN_SIP_V6v_SIP_V6_LWRf 10754
#define VXLAN_SIP_V6v_SIP_V6_UPRf 10755
#define VXLAN_SIP_V6v_SVPf 10756
#define VXLAN_SIP_V6_VNIDv_DATA_0f 10757
#define VXLAN_SIP_V6_VNIDv_FLEX_CTR_ACTIONf 10758
#define VXLAN_SIP_V6_VNIDv_FLEX_CTR_OBJECTf 10759
#define VXLAN_SIP_V6_VNIDv_FWD_TYPEf 10760
#define VXLAN_SIP_V6_VNIDv_KEY_0f 10761
#define VXLAN_SIP_V6_VNIDv_KEY_1f 10762
#define VXLAN_SIP_V6_VNIDv_OVIDf 10763
#define VXLAN_SIP_V6_VNIDv_O_SIP_LWRf 10764
#define VXLAN_SIP_V6_VNIDv_O_SIP_UPRf 10765
#define VXLAN_SIP_V6_VNIDv_RESERVED_0f 10766
#define VXLAN_SIP_V6_VNIDv_RESERVED_KEY_PADDINGf 10767
#define VXLAN_SIP_V6_VNIDv_RESERVED_KEY_PADDING_0f 10768
#define VXLAN_SIP_V6_VNIDv_VFIf 10769
#define VXLAN_SIP_V6_VNIDv_VNIDf 10770
#define VXLAN_SIP_V6_VNIDv_VRFf 10771
#define VXLAN_TERMINATION_ALLOWEDf 10772
#define VXLAN_TERMINATION_KEY_TYPEf 10773
#define VXLAN_VNIDv_DATA_0f 10774
#define VXLAN_VNIDv_FLEX_CTR_ACTIONf 10775
#define VXLAN_VNIDv_FLEX_CTR_OBJECTf 10776
#define VXLAN_VNIDv_FWD_TYPEf 10777
#define VXLAN_VNIDv_KEY_0f 10778
#define VXLAN_VNIDv_OVIDf 10779
#define VXLAN_VNIDv_RESERVED_0f 10780
#define VXLAN_VNIDv_VFIf 10781
#define VXLAN_VNIDv_VNIDf 10782
#define VXLAN_VNIDv_VRFf 10783
#define VXLAN_VNID_LOOKUP_OVID_KEY_ENABLEf 10784
#define VXLAN_VN_ID_LOOKUP_FAIL_COPY_TOCPUf 10785
#define VXLAN_VN_ID_LOOKUP_KEY_TYPEf 10786
#define WAKEUPf 10787
#define WARM_UP_BASE_CNTf 10788
#define WARM_UP_MULT_CNTf 10789
#define WATERMARKf 10790
#define WBFF_OVRF_INT_ENf 10791
#define WBFF_OVRF_INT_SETf 10792
#define WBFF_OVRF_INT_STATf 10793
#define WBFF_UNDF_INT_ENf 10794
#define WBFF_UNDF_INT_SETf 10795
#define WBFF_UNDF_INT_STATf 10796
#define WDRR_QUANTA_SELECTf 10797
#define WECMPv_NEXT_HOP_INDEX_Af 10798
#define WECMPv_NEXT_HOP_INDEX_Bf 10799
#define WECMPv_WEIGHTf 10800
#define WEIGHTf 10801
#define WEIGHT0f 10802
#define WEIGHT1f 10803
#define WEIGHTSf 10804
#define WEIGHTS_CLEARf 10805
#define WESP_PROTO_NUMBERf 10806
#define WESP_PROTO_NUMBER_ENABLEf 10807
#define WICENACKf 10808
#define WICENREQf 10809
#define WIDE_COUNTERf 10810
#define WINDOW_SIZEf 10811
#define WORDSWAP_IN_64BIT_SBUSDATAf 10812
#define WRAP_AROUNDf 10813
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_DROPPING_INDEXf 10814
#define WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_MARKING_INDEXf 10815
#define WRED_ELIGIBLEf 10816
#define WRED_ENf 10817
#define WRED_INT_ENf 10818
#define WRED_INT_SETf 10819
#define WRED_INT_STATf 10820
#define WRED_MARK_ELIGIBLEf 10821
#define WRED_READYf 10822
#define WRED_RESPf 10823
#define WRED_RESPONSIVEf 10824
#define WRENf 10825
#define WRITEf 10826
#define WRITELOCKf 10827
#define WRITE_DURATIONf 10828
#define WRITE_INST_SELECTf 10829
#define WRITE_STARTf 10830
#define WRT0f 10831
#define WR_CACHE_LEVELf 10832
#define WR_ENf 10833
#define WR_EP_INTF_CREDITSf 10834
#define WR_IP_INTF_CREDITSf 10835
#define WR_NUMBER_OF_ENTRIESf 10836
#define WR_POINTERf 10837
#define WR_PTRf 10838
#define XGMII_IPG_CHECK_DISABLEf 10839
#define XGXS_TEST_MODE_ENf 10840
#define XLMAC_EEE_TIMERS_HIf 10841
#define XLMAC_EEE_TIMERS_LOf 10842
#define XLMAC_PAUSE_CTRL_HIf 10843
#define XLMAC_PAUSE_CTRL_LOf 10844
#define XLMAC_TX_CRC_CORRUPT_CTRL_HIf 10845
#define XLMAC_TX_CRC_CORRUPT_CTRL_LOf 10846
#define XLMAC_TX_CTRL_HIf 10847
#define XLMAC_TX_CTRL_LOf 10848
#define XLMAC_VERSIONf 10849
#define XMAC0_BYPASS_OSTSf 10850
#define XMAC0_RESETf 10851
#define XMIT_START_COUNT_ECC_ENf 10852
#define XMIT_START_COUNT_ENf 10853
#define XOFF_DISABLEf 10854
#define XOFF_REFRESH_TIMEf 10855
#define XPORT0_CORE_PORT_MODEf 10856
#define XPORT0_PHY_PORT_MODEf 10857
#define XPORT_CORE0f 10858
#define YELLOW_RESUMEf 10859
#define YELLOW_RESUME_LIMITf 10860
#define YELLOW_SHARED_LIMITf 10861
#define YELLOW_SP0f 10862
#define YELLOW_SP1f 10863
#define YELLOW_SP2f 10864
#define YELLOW_SP3f 10865
#define ZEROBMPf 10866
#define BCM56996_A0_FIELD_COUNT 10867


#define EGR_DII_EVENT_FIFO_0h 0
#define EGR_DII_EVENT_FIFO_1h 1
#define EGR_DII_EVENT_FIFO_2h 2
#define EGR_DII_EVENT_FIFO_3h 3
#define EGR_DOI_OUTPUT_DATA_FIFO_0h 4
#define EGR_DOI_OUTPUT_DATA_FIFO_1h 5
#define EGR_DOI_OUTPUT_DATA_FIFO_2h 6
#define EGR_DOI_OUTPUT_DATA_FIFO_3h 7
#define EGR_DOI_OUTPUT_FIFO_0h 8
#define EGR_DOI_OUTPUT_FIFO_1h 9
#define EGR_DOI_OUTPUT_FIFO_2h 10
#define EGR_DOI_OUTPUT_FIFO_3h 11
#define EGR_DOI_PKT_BUFFER_0h 12
#define EGR_DOI_PKT_BUFFER_1h 13
#define EGR_DOI_PKT_BUFFER_2h 14
#define EGR_DOI_PKT_BUFFER_3h 15
#define EGR_DOI_SLOT_PIPELINE_0h 16
#define EGR_DOI_SLOT_PIPELINE_1h 17
#define EGR_DOI_SLOT_PIPELINE_2h 18
#define EGR_DOI_SLOT_PIPELINE_3h 19
#define EP_EFPBUFh 20
#define EP_MPB_BUSh 21
#define EP_PACKET_DATA_BUSh 22
#define IFWD1_PASSTHRU_BUSh 23
#define IFWD1_PASSTHRU_BUS_1h 24
#define IFWD1_PASSTHRU_BUS_2Ah 25
#define IFWD1_PASSTHRU_BUS_2Bh 26
#define ING_DII_EVENT_FIFO_0h 27
#define ING_DII_EVENT_FIFO_1h 28
#define ING_DII_EVENT_FIFO_2h 29
#define ING_DII_EVENT_FIFO_3h 30
#define ING_DOI_CELL_QUEUES_0h 31
#define ING_DOI_CELL_QUEUES_1h 32
#define ING_DOI_CELL_QUEUES_2h 33
#define ING_DOI_CELL_QUEUES_3h 34
#define ING_DOI_OUTPUT_FIFO_0h 35
#define ING_DOI_OUTPUT_FIFO_1h 36
#define ING_DOI_OUTPUT_FIFO_2h 37
#define ING_DOI_OUTPUT_FIFO_3h 38
#define ING_DOI_PKT_BUFFER_0h 39
#define ING_DOI_PKT_BUFFER_1h 40
#define ING_DOI_PKT_BUFFER_2h 41
#define ING_DOI_PKT_BUFFER_3h 42
#define ING_DOI_SLOT_PIPELINE_0h 43
#define ING_DOI_SLOT_PIPELINE_1h 44
#define ING_DOI_SLOT_PIPELINE_2h 45
#define ING_DOI_SLOT_PIPELINE_3h 46
#define PT_HWY_IADAPTh 47
#define PT_HWY_IFPh 48
#define SOP_EPARS_TO_EFPMOD_PT_HWY_FIFOh 49
#define SW_EOP_BUFFER_Bh 50
#define T0_SOP_IFP_TO_ISW_PT_HWY_FIFOh 51
#define T0_SOP_IFWD1_TO_ISW_PT_HWY_FIFOh 52
#define T0_SOP_IPARS_TO_ISW_PT_HWY_FIFOh 53
#define T1_SOP_IFP_TO_ISW_PT_HWY_FIFOh 54
#define T1_SOP_IFWD1_TO_ISW_PT_HWY_FIFOh 55
#define T1_SOP_IPARS_TO_ISW_PT_HWY_FIFOh 56
#define BCM56996_A0_RMR_COUNT 57


#endif /* BCM56996_A0_ENUM_H */
