Info: Starting: Create simulation model
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\NIOS_II\My_First_NIOS_II_Platform_Designer.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\NIOS_II\My_First_NIOS_II_Platform_Designer\simulation --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading NIOS_II/My_First_NIOS_II_Platform_Designer.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module GPIO
Progress: Adding HelloNios [altera_nios2_gen2 18.1]
Progress: Parameterizing module HelloNios
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: My_First_NIOS_II_Platform_Designer.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: My_First_NIOS_II_Platform_Designer: Generating My_First_NIOS_II_Platform_Designer "My_First_NIOS_II_Platform_Designer" for SIM_VERILOG
Info: DEBUG: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0002_DEBUG_gen//My_First_NIOS_II_Platform_Designer_DEBUG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0002_DEBUG_gen/  ]
Info: DEBUG: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_DEBUG'
Info: DEBUG: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_jtag_uart "DEBUG"
Info: GPIO: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_GPIO'
Info: GPIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0003_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0003_GPIO_gen//My_First_NIOS_II_Platform_Designer_GPIO_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0003_GPIO_gen/  ]
Info: GPIO: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_GPIO'
Info: GPIO: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_pio "GPIO"
Info: HelloNios: "My_First_NIOS_II_Platform_Designer" instantiated altera_nios2_gen2 "HelloNios"
Info: SRAM: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_SRAM'
Info: SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_SRAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0004_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0004_SRAM_gen//My_First_NIOS_II_Platform_Designer_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0004_SRAM_gen/  ]
Info: SRAM: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_SRAM'
Info: SRAM: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: TIMER: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0005_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0005_TIMER_gen//My_First_NIOS_II_Platform_Designer_TIMER_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0005_TIMER_gen/  ]
Info: TIMER: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_TIMER'
Info: TIMER: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_timer "TIMER"
Info: spi_0: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_spi_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0006_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0006_spi_0_gen//My_First_NIOS_II_Platform_Designer_spi_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0006_spi_0_gen/  ]
Info: spi_0: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_spi_0'
Info: spi_0: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_spi "spi_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "My_First_NIOS_II_Platform_Designer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "My_First_NIOS_II_Platform_Designer" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "My_First_NIOS_II_Platform_Designer" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_HelloNios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=My_First_NIOS_II_Platform_Designer_HelloNios_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0009_cpu_gen//My_First_NIOS_II_Platform_Designer_HelloNios_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0009_cpu_gen/  ]
Info: cpu: # 2024.11.20 17:27:22 (*) Starting Nios II generation
Info: cpu: # 2024.11.20 17:27:22 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.20 17:27:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.11.20 17:27:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.20 17:27:23 (*)   Plaintext license not found.
Info: cpu: # 2024.11.20 17:27:23 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.11.20 17:27:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.20 17:27:23 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.20 17:27:24 (*)   Creating 'C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0009_cpu_gen//My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_waves.do'
Info: cpu: # 2024.11.20 17:27:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.20 17:27:24 (*)   Creating plain-text RTL
Info: cpu: # 2024.11.20 17:27:24 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_HelloNios_cpu'
Info: cpu: "HelloNios" instantiated altera_nios2_gen2_unit "cpu"
Info: HelloNios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "HelloNios_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: HelloNios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "HelloNios_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: My_First_NIOS_II_Platform_Designer: Done "My_First_NIOS_II_Platform_Designer" with 29 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\NIOS_II\My_First_NIOS_II_Platform_Designer\My_First_NIOS_II_Platform_Designer.spd --output-directory=C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\NIOS_II\My_First_NIOS_II_Platform_Designer\My_First_NIOS_II_Platform_Designer.spd --output-directory=C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	28 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\NIOS_II\My_First_NIOS_II_Platform_Designer.qsys --block-symbol-file --output-directory=C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\NIOS_II\My_First_NIOS_II_Platform_Designer --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading NIOS_II/My_First_NIOS_II_Platform_Designer.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module GPIO
Progress: Adding HelloNios [altera_nios2_gen2 18.1]
Progress: Parameterizing module HelloNios
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: My_First_NIOS_II_Platform_Designer.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\NIOS_II\My_First_NIOS_II_Platform_Designer.qsys --synthesis=VERILOG --output-directory=C:\Users\guan-ming.dennis-won\Documents\Code\Workspace\Cyclone_10_LP\NIOS_II\My_First_NIOS_II_Platform_Designer\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading NIOS_II/My_First_NIOS_II_Platform_Designer.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module GPIO
Progress: Adding HelloNios [altera_nios2_gen2 18.1]
Progress: Parameterizing module HelloNios
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: My_First_NIOS_II_Platform_Designer.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: My_First_NIOS_II_Platform_Designer: Generating My_First_NIOS_II_Platform_Designer "My_First_NIOS_II_Platform_Designer" for QUARTUS_SYNTH
Info: DEBUG: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0028_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0028_DEBUG_gen//My_First_NIOS_II_Platform_Designer_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_DEBUG'
Info: DEBUG: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_jtag_uart "DEBUG"
Info: GPIO: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_GPIO'
Info: GPIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_GPIO --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0029_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0029_GPIO_gen//My_First_NIOS_II_Platform_Designer_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: GPIO: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_GPIO'
Info: GPIO: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_pio "GPIO"
Info: HelloNios: "My_First_NIOS_II_Platform_Designer" instantiated altera_nios2_gen2 "HelloNios"
Info: SRAM: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_SRAM'
Info: SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_SRAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0030_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0030_SRAM_gen//My_First_NIOS_II_Platform_Designer_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_SRAM'
Info: SRAM: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: TIMER: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_TIMER --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0031_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0031_TIMER_gen//My_First_NIOS_II_Platform_Designer_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_TIMER'
Info: TIMER: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_timer "TIMER"
Info: spi_0: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_spi_0'
Info: spi_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=My_First_NIOS_II_Platform_Designer_spi_0 --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0032_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0032_spi_0_gen//My_First_NIOS_II_Platform_Designer_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_spi_0'
Info: spi_0: "My_First_NIOS_II_Platform_Designer" instantiated altera_avalon_spi "spi_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "My_First_NIOS_II_Platform_Designer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "My_First_NIOS_II_Platform_Designer" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "My_First_NIOS_II_Platform_Designer" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'My_First_NIOS_II_Platform_Designer_HelloNios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=My_First_NIOS_II_Platform_Designer_HelloNios_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0035_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0047_3487867607940800289.dir/0035_cpu_gen//My_First_NIOS_II_Platform_Designer_HelloNios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.11.20 17:27:45 (*) Starting Nios II generation
Info: cpu: # 2024.11.20 17:27:45 (*)   Checking for plaintext license.
Info: cpu: # 2024.11.20 17:27:46 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.11.20 17:27:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.11.20 17:27:46 (*)   Plaintext license not found.
Info: cpu: # 2024.11.20 17:27:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.11.20 17:27:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.11.20 17:27:46 (*)   Creating all objects for CPU
Info: cpu: # 2024.11.20 17:27:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.11.20 17:27:47 (*)   Creating plain-text RTL
Info: cpu: # 2024.11.20 17:27:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'My_First_NIOS_II_Platform_Designer_HelloNios_cpu'
Info: cpu: "HelloNios" instantiated altera_nios2_gen2_unit "cpu"
Info: HelloNios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "HelloNios_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: HelloNios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "HelloNios_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/Code/Workspace/Cyclone_10_LP/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: My_First_NIOS_II_Platform_Designer: Done "My_First_NIOS_II_Platform_Designer" with 29 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
