# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" \
"../../../../../../Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
