{
  "module_name": "umc_6_7_0_offset.h",
  "hash_id": "10950b7b99226bcb0c3757625280c06ade72483d4bf2a97d96c50583fd779c7e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/umc/umc_6_7_0_offset.h",
  "human_readable_source": " \n#ifndef _umc_6_7_0_OFFSET_HEADER\n#define _umc_6_7_0_OFFSET_HEADER\n\n\n\n\n\n#define regMCA_UMC_UMC0_MCUMC_STATUST0                                                                  0x03c2\n#define regMCA_UMC_UMC0_MCUMC_STATUST0_BASE_IDX                                                         0\n#define regMCA_UMC_UMC0_MCUMC_ADDRT0                                                                    0x03c4\n#define regMCA_UMC_UMC0_MCUMC_ADDRT0_BASE_IDX                                                           0\n#define regMCA_UMC_UMC0_MCUMC_MISC0T0                                                                   0x03c6\n#define regMCA_UMC_UMC0_MCUMC_MISC0T0_BASE_IDX                                                          0\n#define regMCA_UMC_UMC0_MCUMC_IPIDT0                                                                    0x03ca\n#define regMCA_UMC_UMC0_MCUMC_IPIDT0_BASE_IDX                                                           0\n#define regMCA_UMC_UMC0_MCUMC_SYNDT0                                                                    0x03cc\n#define regMCA_UMC_UMC0_MCUMC_SYNDT0_BASE_IDX                                                           0\n\n\n\n\n#define regUMCCH0_0_BaseAddrCS0                                                                         0x0000\n#define regUMCCH0_0_BaseAddrCS0_BASE_IDX                                                                0\n#define regUMCCH0_0_AddrMaskCS01                                                                        0x0008\n#define regUMCCH0_0_AddrMaskCS01_BASE_IDX                                                               0\n#define regUMCCH0_0_AddrSelCS01                                                                         0x0010\n#define regUMCCH0_0_AddrSelCS01_BASE_IDX                                                                0\n#define regUMCCH0_0_AddrHashBank0                                                                       0x0032\n#define regUMCCH0_0_AddrHashBank0_BASE_IDX                                                              0\n#define regUMCCH0_0_AddrHashBank1                                                                       0x0033\n#define regUMCCH0_0_AddrHashBank1_BASE_IDX                                                              0\n#define regUMCCH0_0_AddrHashBank2                                                                       0x0034\n#define regUMCCH0_0_AddrHashBank2_BASE_IDX                                                              0\n#define regUMCCH0_0_AddrHashBank3                                                                       0x0035\n#define regUMCCH0_0_AddrHashBank3_BASE_IDX                                                              0\n#define regUMCCH0_0_AddrHashBank4                                                                       0x0036\n#define regUMCCH0_0_AddrHashBank4_BASE_IDX                                                              0\n#define regUMCCH0_0_AddrHashBank5                                                                       0x0037\n#define regUMCCH0_0_AddrHashBank5_BASE_IDX                                                              0\n#define regUMCCH0_0_UMC_CONFIG                                                                          0x0040\n#define regUMCCH0_0_UMC_CONFIG_BASE_IDX                                                                 0\n#define regUMCCH0_0_EccCtrl                                                                             0x0053\n#define regUMCCH0_0_EccCtrl_BASE_IDX                                                                    0\n#define regUMCCH0_0_UmcLocalCap                                                                         0x0306\n#define regUMCCH0_0_UmcLocalCap_BASE_IDX                                                                0\n#define regUMCCH0_0_EccErrCntSel                                                                        0x0328\n#define regUMCCH0_0_EccErrCntSel_BASE_IDX                                                               0\n#define regUMCCH0_0_EccErrCnt                                                                           0x0329\n#define regUMCCH0_0_EccErrCnt_BASE_IDX                                                                  0\n#define regUMCCH0_0_PerfMonCtlClk                                                                       0x0340\n#define regUMCCH0_0_PerfMonCtlClk_BASE_IDX                                                              0\n#define regUMCCH0_0_PerfMonCtrClk_Lo                                                                    0x0341\n#define regUMCCH0_0_PerfMonCtrClk_Lo_BASE_IDX                                                           0\n#define regUMCCH0_0_PerfMonCtrClk_Hi                                                                    0x0342\n#define regUMCCH0_0_PerfMonCtrClk_Hi_BASE_IDX                                                           0\n#define regUMCCH0_0_PerfMonCtl1                                                                         0x0344\n#define regUMCCH0_0_PerfMonCtl1_BASE_IDX                                                                0\n#define regUMCCH0_0_PerfMonCtr1_Lo                                                                      0x0345\n#define regUMCCH0_0_PerfMonCtr1_Lo_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtr1_Hi                                                                      0x0346\n#define regUMCCH0_0_PerfMonCtr1_Hi_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtl2                                                                         0x0347\n#define regUMCCH0_0_PerfMonCtl2_BASE_IDX                                                                0\n#define regUMCCH0_0_PerfMonCtr2_Lo                                                                      0x0348\n#define regUMCCH0_0_PerfMonCtr2_Lo_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtr2_Hi                                                                      0x0349\n#define regUMCCH0_0_PerfMonCtr2_Hi_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtl3                                                                         0x034a\n#define regUMCCH0_0_PerfMonCtl3_BASE_IDX                                                                0\n#define regUMCCH0_0_PerfMonCtr3_Lo                                                                      0x034b\n#define regUMCCH0_0_PerfMonCtr3_Lo_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtr3_Hi                                                                      0x034c\n#define regUMCCH0_0_PerfMonCtr3_Hi_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtl4                                                                         0x034d\n#define regUMCCH0_0_PerfMonCtl4_BASE_IDX                                                                0\n#define regUMCCH0_0_PerfMonCtr4_Lo                                                                      0x034e\n#define regUMCCH0_0_PerfMonCtr4_Lo_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtr4_Hi                                                                      0x034f\n#define regUMCCH0_0_PerfMonCtr4_Hi_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtl5                                                                         0x0350\n#define regUMCCH0_0_PerfMonCtl5_BASE_IDX                                                                0\n#define regUMCCH0_0_PerfMonCtr5_Lo                                                                      0x0351\n#define regUMCCH0_0_PerfMonCtr5_Lo_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtr5_Hi                                                                      0x0352\n#define regUMCCH0_0_PerfMonCtr5_Hi_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtl6                                                                         0x0353\n#define regUMCCH0_0_PerfMonCtl6_BASE_IDX                                                                0\n#define regUMCCH0_0_PerfMonCtr6_Lo                                                                      0x0354\n#define regUMCCH0_0_PerfMonCtr6_Lo_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtr6_Hi                                                                      0x0355\n#define regUMCCH0_0_PerfMonCtr6_Hi_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtl7                                                                         0x0356\n#define regUMCCH0_0_PerfMonCtl7_BASE_IDX                                                                0\n#define regUMCCH0_0_PerfMonCtr7_Lo                                                                      0x0357\n#define regUMCCH0_0_PerfMonCtr7_Lo_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtr7_Hi                                                                      0x0358\n#define regUMCCH0_0_PerfMonCtr7_Hi_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtl8                                                                         0x0359\n#define regUMCCH0_0_PerfMonCtl8_BASE_IDX                                                                0\n#define regUMCCH0_0_PerfMonCtr8_Lo                                                                      0x035a\n#define regUMCCH0_0_PerfMonCtr8_Lo_BASE_IDX                                                             0\n#define regUMCCH0_0_PerfMonCtr8_Hi                                                                      0x035b\n#define regUMCCH0_0_PerfMonCtr8_Hi_BASE_IDX                                                             0\n\n\n\n\n#define regUMCCH1_0_BaseAddrCS0                                                                         0x0400\n#define regUMCCH1_0_BaseAddrCS0_BASE_IDX                                                                0\n#define regUMCCH1_0_AddrMaskCS01                                                                        0x0408\n#define regUMCCH1_0_AddrMaskCS01_BASE_IDX                                                               0\n#define regUMCCH1_0_AddrSelCS01                                                                         0x0410\n#define regUMCCH1_0_AddrSelCS01_BASE_IDX                                                                0\n#define regUMCCH1_0_AddrHashBank0                                                                       0x0432\n#define regUMCCH1_0_AddrHashBank0_BASE_IDX                                                              0\n#define regUMCCH1_0_AddrHashBank1                                                                       0x0433\n#define regUMCCH1_0_AddrHashBank1_BASE_IDX                                                              0\n#define regUMCCH1_0_AddrHashBank2                                                                       0x0434\n#define regUMCCH1_0_AddrHashBank2_BASE_IDX                                                              0\n#define regUMCCH1_0_AddrHashBank3                                                                       0x0435\n#define regUMCCH1_0_AddrHashBank3_BASE_IDX                                                              0\n#define regUMCCH1_0_AddrHashBank4                                                                       0x0436\n#define regUMCCH1_0_AddrHashBank4_BASE_IDX                                                              0\n#define regUMCCH1_0_AddrHashBank5                                                                       0x0437\n#define regUMCCH1_0_AddrHashBank5_BASE_IDX                                                              0\n#define regUMCCH1_0_UMC_CONFIG                                                                          0x0440\n#define regUMCCH1_0_UMC_CONFIG_BASE_IDX                                                                 0\n#define regUMCCH1_0_EccCtrl                                                                             0x0453\n#define regUMCCH1_0_EccCtrl_BASE_IDX                                                                    0\n#define regUMCCH1_0_UmcLocalCap                                                                         0x0706\n#define regUMCCH1_0_UmcLocalCap_BASE_IDX                                                                0\n#define regUMCCH1_0_EccErrCntSel                                                                        0x0728\n#define regUMCCH1_0_EccErrCntSel_BASE_IDX                                                               0\n#define regUMCCH1_0_EccErrCnt                                                                           0x0729\n#define regUMCCH1_0_EccErrCnt_BASE_IDX                                                                  0\n#define regUMCCH1_0_PerfMonCtlClk                                                                       0x0740\n#define regUMCCH1_0_PerfMonCtlClk_BASE_IDX                                                              0\n#define regUMCCH1_0_PerfMonCtrClk_Lo                                                                    0x0741\n#define regUMCCH1_0_PerfMonCtrClk_Lo_BASE_IDX                                                           0\n#define regUMCCH1_0_PerfMonCtrClk_Hi                                                                    0x0742\n#define regUMCCH1_0_PerfMonCtrClk_Hi_BASE_IDX                                                           0\n#define regUMCCH1_0_PerfMonCtl1                                                                         0x0744\n#define regUMCCH1_0_PerfMonCtl1_BASE_IDX                                                                0\n#define regUMCCH1_0_PerfMonCtr1_Lo                                                                      0x0745\n#define regUMCCH1_0_PerfMonCtr1_Lo_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtr1_Hi                                                                      0x0746\n#define regUMCCH1_0_PerfMonCtr1_Hi_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtl2                                                                         0x0747\n#define regUMCCH1_0_PerfMonCtl2_BASE_IDX                                                                0\n#define regUMCCH1_0_PerfMonCtr2_Lo                                                                      0x0748\n#define regUMCCH1_0_PerfMonCtr2_Lo_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtr2_Hi                                                                      0x0749\n#define regUMCCH1_0_PerfMonCtr2_Hi_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtl3                                                                         0x074a\n#define regUMCCH1_0_PerfMonCtl3_BASE_IDX                                                                0\n#define regUMCCH1_0_PerfMonCtr3_Lo                                                                      0x074b\n#define regUMCCH1_0_PerfMonCtr3_Lo_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtr3_Hi                                                                      0x074c\n#define regUMCCH1_0_PerfMonCtr3_Hi_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtl4                                                                         0x074d\n#define regUMCCH1_0_PerfMonCtl4_BASE_IDX                                                                0\n#define regUMCCH1_0_PerfMonCtr4_Lo                                                                      0x074e\n#define regUMCCH1_0_PerfMonCtr4_Lo_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtr4_Hi                                                                      0x074f\n#define regUMCCH1_0_PerfMonCtr4_Hi_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtl5                                                                         0x0750\n#define regUMCCH1_0_PerfMonCtl5_BASE_IDX                                                                0\n#define regUMCCH1_0_PerfMonCtr5_Lo                                                                      0x0751\n#define regUMCCH1_0_PerfMonCtr5_Lo_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtr5_Hi                                                                      0x0752\n#define regUMCCH1_0_PerfMonCtr5_Hi_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtl6                                                                         0x0753\n#define regUMCCH1_0_PerfMonCtl6_BASE_IDX                                                                0\n#define regUMCCH1_0_PerfMonCtr6_Lo                                                                      0x0754\n#define regUMCCH1_0_PerfMonCtr6_Lo_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtr6_Hi                                                                      0x0755\n#define regUMCCH1_0_PerfMonCtr6_Hi_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtl7                                                                         0x0756\n#define regUMCCH1_0_PerfMonCtl7_BASE_IDX                                                                0\n#define regUMCCH1_0_PerfMonCtr7_Lo                                                                      0x0757\n#define regUMCCH1_0_PerfMonCtr7_Lo_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtr7_Hi                                                                      0x0758\n#define regUMCCH1_0_PerfMonCtr7_Hi_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtl8                                                                         0x0759\n#define regUMCCH1_0_PerfMonCtl8_BASE_IDX                                                                0\n#define regUMCCH1_0_PerfMonCtr8_Lo                                                                      0x075a\n#define regUMCCH1_0_PerfMonCtr8_Lo_BASE_IDX                                                             0\n#define regUMCCH1_0_PerfMonCtr8_Hi                                                                      0x075b\n#define regUMCCH1_0_PerfMonCtr8_Hi_BASE_IDX                                                             0\n\n\n\n\n#define regUMCCH2_0_BaseAddrCS0                                                                         0x0800\n#define regUMCCH2_0_BaseAddrCS0_BASE_IDX                                                                0\n#define regUMCCH2_0_AddrMaskCS01                                                                        0x0808\n#define regUMCCH2_0_AddrMaskCS01_BASE_IDX                                                               0\n#define regUMCCH2_0_AddrSelCS01                                                                         0x0810\n#define regUMCCH2_0_AddrSelCS01_BASE_IDX                                                                0\n#define regUMCCH2_0_AddrHashBank0                                                                       0x0832\n#define regUMCCH2_0_AddrHashBank0_BASE_IDX                                                              0\n#define regUMCCH2_0_AddrHashBank1                                                                       0x0833\n#define regUMCCH2_0_AddrHashBank1_BASE_IDX                                                              0\n#define regUMCCH2_0_AddrHashBank2                                                                       0x0834\n#define regUMCCH2_0_AddrHashBank2_BASE_IDX                                                              0\n#define regUMCCH2_0_AddrHashBank3                                                                       0x0835\n#define regUMCCH2_0_AddrHashBank3_BASE_IDX                                                              0\n#define regUMCCH2_0_AddrHashBank4                                                                       0x0836\n#define regUMCCH2_0_AddrHashBank4_BASE_IDX                                                              0\n#define regUMCCH2_0_AddrHashBank5                                                                       0x0837\n#define regUMCCH2_0_AddrHashBank5_BASE_IDX                                                              0\n#define regUMCCH2_0_UMC_CONFIG                                                                          0x0840\n#define regUMCCH2_0_UMC_CONFIG_BASE_IDX                                                                 0\n#define regUMCCH2_0_EccCtrl                                                                             0x0853\n#define regUMCCH2_0_EccCtrl_BASE_IDX                                                                    0\n#define regUMCCH2_0_UmcLocalCap                                                                         0x0b06\n#define regUMCCH2_0_UmcLocalCap_BASE_IDX                                                                0\n#define regUMCCH2_0_EccErrCntSel                                                                        0x0b28\n#define regUMCCH2_0_EccErrCntSel_BASE_IDX                                                               0\n#define regUMCCH2_0_EccErrCnt                                                                           0x0b29\n#define regUMCCH2_0_EccErrCnt_BASE_IDX                                                                  0\n#define regUMCCH2_0_PerfMonCtlClk                                                                       0x0b40\n#define regUMCCH2_0_PerfMonCtlClk_BASE_IDX                                                              0\n#define regUMCCH2_0_PerfMonCtrClk_Lo                                                                    0x0b41\n#define regUMCCH2_0_PerfMonCtrClk_Lo_BASE_IDX                                                           0\n#define regUMCCH2_0_PerfMonCtrClk_Hi                                                                    0x0b42\n#define regUMCCH2_0_PerfMonCtrClk_Hi_BASE_IDX                                                           0\n#define regUMCCH2_0_PerfMonCtl1                                                                         0x0b44\n#define regUMCCH2_0_PerfMonCtl1_BASE_IDX                                                                0\n#define regUMCCH2_0_PerfMonCtr1_Lo                                                                      0x0b45\n#define regUMCCH2_0_PerfMonCtr1_Lo_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtr1_Hi                                                                      0x0b46\n#define regUMCCH2_0_PerfMonCtr1_Hi_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtl2                                                                         0x0b47\n#define regUMCCH2_0_PerfMonCtl2_BASE_IDX                                                                0\n#define regUMCCH2_0_PerfMonCtr2_Lo                                                                      0x0b48\n#define regUMCCH2_0_PerfMonCtr2_Lo_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtr2_Hi                                                                      0x0b49\n#define regUMCCH2_0_PerfMonCtr2_Hi_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtl3                                                                         0x0b4a\n#define regUMCCH2_0_PerfMonCtl3_BASE_IDX                                                                0\n#define regUMCCH2_0_PerfMonCtr3_Lo                                                                      0x0b4b\n#define regUMCCH2_0_PerfMonCtr3_Lo_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtr3_Hi                                                                      0x0b4c\n#define regUMCCH2_0_PerfMonCtr3_Hi_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtl4                                                                         0x0b4d\n#define regUMCCH2_0_PerfMonCtl4_BASE_IDX                                                                0\n#define regUMCCH2_0_PerfMonCtr4_Lo                                                                      0x0b4e\n#define regUMCCH2_0_PerfMonCtr4_Lo_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtr4_Hi                                                                      0x0b4f\n#define regUMCCH2_0_PerfMonCtr4_Hi_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtl5                                                                         0x0b50\n#define regUMCCH2_0_PerfMonCtl5_BASE_IDX                                                                0\n#define regUMCCH2_0_PerfMonCtr5_Lo                                                                      0x0b51\n#define regUMCCH2_0_PerfMonCtr5_Lo_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtr5_Hi                                                                      0x0b52\n#define regUMCCH2_0_PerfMonCtr5_Hi_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtl6                                                                         0x0b53\n#define regUMCCH2_0_PerfMonCtl6_BASE_IDX                                                                0\n#define regUMCCH2_0_PerfMonCtr6_Lo                                                                      0x0b54\n#define regUMCCH2_0_PerfMonCtr6_Lo_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtr6_Hi                                                                      0x0b55\n#define regUMCCH2_0_PerfMonCtr6_Hi_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtl7                                                                         0x0b56\n#define regUMCCH2_0_PerfMonCtl7_BASE_IDX                                                                0\n#define regUMCCH2_0_PerfMonCtr7_Lo                                                                      0x0b57\n#define regUMCCH2_0_PerfMonCtr7_Lo_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtr7_Hi                                                                      0x0b58\n#define regUMCCH2_0_PerfMonCtr7_Hi_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtl8                                                                         0x0b59\n#define regUMCCH2_0_PerfMonCtl8_BASE_IDX                                                                0\n#define regUMCCH2_0_PerfMonCtr8_Lo                                                                      0x0b5a\n#define regUMCCH2_0_PerfMonCtr8_Lo_BASE_IDX                                                             0\n#define regUMCCH2_0_PerfMonCtr8_Hi                                                                      0x0b5b\n#define regUMCCH2_0_PerfMonCtr8_Hi_BASE_IDX                                                             0\n\n\n\n\n#define regUMCCH3_0_BaseAddrCS0                                                                         0x0c00\n#define regUMCCH3_0_BaseAddrCS0_BASE_IDX                                                                0\n#define regUMCCH3_0_AddrMaskCS01                                                                        0x0c08\n#define regUMCCH3_0_AddrMaskCS01_BASE_IDX                                                               0\n#define regUMCCH3_0_AddrSelCS01                                                                         0x0c10\n#define regUMCCH3_0_AddrSelCS01_BASE_IDX                                                                0\n#define regUMCCH3_0_AddrHashBank0                                                                       0x0c32\n#define regUMCCH3_0_AddrHashBank0_BASE_IDX                                                              0\n#define regUMCCH3_0_AddrHashBank1                                                                       0x0c33\n#define regUMCCH3_0_AddrHashBank1_BASE_IDX                                                              0\n#define regUMCCH3_0_AddrHashBank2                                                                       0x0c34\n#define regUMCCH3_0_AddrHashBank2_BASE_IDX                                                              0\n#define regUMCCH3_0_AddrHashBank3                                                                       0x0c35\n#define regUMCCH3_0_AddrHashBank3_BASE_IDX                                                              0\n#define regUMCCH3_0_AddrHashBank4                                                                       0x0c36\n#define regUMCCH3_0_AddrHashBank4_BASE_IDX                                                              0\n#define regUMCCH3_0_AddrHashBank5                                                                       0x0c37\n#define regUMCCH3_0_AddrHashBank5_BASE_IDX                                                              0\n#define regUMCCH3_0_UMC_CONFIG                                                                          0x0c40\n#define regUMCCH3_0_UMC_CONFIG_BASE_IDX                                                                 0\n#define regUMCCH3_0_EccCtrl                                                                             0x0c53\n#define regUMCCH3_0_EccCtrl_BASE_IDX                                                                    0\n#define regUMCCH3_0_UmcLocalCap                                                                         0x0f06\n#define regUMCCH3_0_UmcLocalCap_BASE_IDX                                                                0\n#define regUMCCH3_0_EccErrCntSel                                                                        0x0f28\n#define regUMCCH3_0_EccErrCntSel_BASE_IDX                                                               0\n#define regUMCCH3_0_EccErrCnt                                                                           0x0f29\n#define regUMCCH3_0_EccErrCnt_BASE_IDX                                                                  0\n#define regUMCCH3_0_PerfMonCtlClk                                                                       0x0f40\n#define regUMCCH3_0_PerfMonCtlClk_BASE_IDX                                                              0\n#define regUMCCH3_0_PerfMonCtrClk_Lo                                                                    0x0f41\n#define regUMCCH3_0_PerfMonCtrClk_Lo_BASE_IDX                                                           0\n#define regUMCCH3_0_PerfMonCtrClk_Hi                                                                    0x0f42\n#define regUMCCH3_0_PerfMonCtrClk_Hi_BASE_IDX                                                           0\n#define regUMCCH3_0_PerfMonCtl1                                                                         0x0f44\n#define regUMCCH3_0_PerfMonCtl1_BASE_IDX                                                                0\n#define regUMCCH3_0_PerfMonCtr1_Lo                                                                      0x0f45\n#define regUMCCH3_0_PerfMonCtr1_Lo_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtr1_Hi                                                                      0x0f46\n#define regUMCCH3_0_PerfMonCtr1_Hi_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtl2                                                                         0x0f47\n#define regUMCCH3_0_PerfMonCtl2_BASE_IDX                                                                0\n#define regUMCCH3_0_PerfMonCtr2_Lo                                                                      0x0f48\n#define regUMCCH3_0_PerfMonCtr2_Lo_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtr2_Hi                                                                      0x0f49\n#define regUMCCH3_0_PerfMonCtr2_Hi_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtl3                                                                         0x0f4a\n#define regUMCCH3_0_PerfMonCtl3_BASE_IDX                                                                0\n#define regUMCCH3_0_PerfMonCtr3_Lo                                                                      0x0f4b\n#define regUMCCH3_0_PerfMonCtr3_Lo_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtr3_Hi                                                                      0x0f4c\n#define regUMCCH3_0_PerfMonCtr3_Hi_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtl4                                                                         0x0f4d\n#define regUMCCH3_0_PerfMonCtl4_BASE_IDX                                                                0\n#define regUMCCH3_0_PerfMonCtr4_Lo                                                                      0x0f4e\n#define regUMCCH3_0_PerfMonCtr4_Lo_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtr4_Hi                                                                      0x0f4f\n#define regUMCCH3_0_PerfMonCtr4_Hi_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtl5                                                                         0x0f50\n#define regUMCCH3_0_PerfMonCtl5_BASE_IDX                                                                0\n#define regUMCCH3_0_PerfMonCtr5_Lo                                                                      0x0f51\n#define regUMCCH3_0_PerfMonCtr5_Lo_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtr5_Hi                                                                      0x0f52\n#define regUMCCH3_0_PerfMonCtr5_Hi_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtl6                                                                         0x0f53\n#define regUMCCH3_0_PerfMonCtl6_BASE_IDX                                                                0\n#define regUMCCH3_0_PerfMonCtr6_Lo                                                                      0x0f54\n#define regUMCCH3_0_PerfMonCtr6_Lo_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtr6_Hi                                                                      0x0f55\n#define regUMCCH3_0_PerfMonCtr6_Hi_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtl7                                                                         0x0f56\n#define regUMCCH3_0_PerfMonCtl7_BASE_IDX                                                                0\n#define regUMCCH3_0_PerfMonCtr7_Lo                                                                      0x0f57\n#define regUMCCH3_0_PerfMonCtr7_Lo_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtr7_Hi                                                                      0x0f58\n#define regUMCCH3_0_PerfMonCtr7_Hi_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtl8                                                                         0x0f59\n#define regUMCCH3_0_PerfMonCtl8_BASE_IDX                                                                0\n#define regUMCCH3_0_PerfMonCtr8_Lo                                                                      0x0f5a\n#define regUMCCH3_0_PerfMonCtr8_Lo_BASE_IDX                                                             0\n#define regUMCCH3_0_PerfMonCtr8_Hi                                                                      0x0f5b\n#define regUMCCH3_0_PerfMonCtr8_Hi_BASE_IDX                                                             0\n\n\n\n\n#define regUMCCH4_0_BaseAddrCS0                                                                         0x0000\n#define regUMCCH4_0_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH4_0_AddrMaskCS01                                                                        0x0008\n#define regUMCCH4_0_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH4_0_AddrSelCS01                                                                         0x0010\n#define regUMCCH4_0_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH4_0_AddrHashBank0                                                                       0x0032\n#define regUMCCH4_0_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH4_0_AddrHashBank1                                                                       0x0033\n#define regUMCCH4_0_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH4_0_AddrHashBank2                                                                       0x0034\n#define regUMCCH4_0_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH4_0_AddrHashBank3                                                                       0x0035\n#define regUMCCH4_0_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH4_0_AddrHashBank4                                                                       0x0036\n#define regUMCCH4_0_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH4_0_AddrHashBank5                                                                       0x0037\n#define regUMCCH4_0_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH4_0_EccErrCntSel                                                                        0x0328\n#define regUMCCH4_0_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH4_0_EccErrCnt                                                                           0x0329\n#define regUMCCH4_0_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH4_0_PerfMonCtlClk                                                                       0x0340\n#define regUMCCH4_0_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH4_0_PerfMonCtrClk_Lo                                                                    0x0341\n#define regUMCCH4_0_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH4_0_PerfMonCtrClk_Hi                                                                    0x0342\n#define regUMCCH4_0_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH4_0_PerfMonCtl1                                                                         0x0344\n#define regUMCCH4_0_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH4_0_PerfMonCtr1_Lo                                                                      0x0345\n#define regUMCCH4_0_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtr1_Hi                                                                      0x0346\n#define regUMCCH4_0_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtl2                                                                         0x0347\n#define regUMCCH4_0_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH4_0_PerfMonCtr2_Lo                                                                      0x0348\n#define regUMCCH4_0_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtr2_Hi                                                                      0x0349\n#define regUMCCH4_0_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtl3                                                                         0x034a\n#define regUMCCH4_0_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH4_0_PerfMonCtr3_Lo                                                                      0x034b\n#define regUMCCH4_0_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtr3_Hi                                                                      0x034c\n#define regUMCCH4_0_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtl4                                                                         0x034d\n#define regUMCCH4_0_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH4_0_PerfMonCtr4_Lo                                                                      0x034e\n#define regUMCCH4_0_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtr4_Hi                                                                      0x034f\n#define regUMCCH4_0_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtl5                                                                         0x0350\n#define regUMCCH4_0_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH4_0_PerfMonCtr5_Lo                                                                      0x0351\n#define regUMCCH4_0_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtr5_Hi                                                                      0x0352\n#define regUMCCH4_0_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtl6                                                                         0x0353\n#define regUMCCH4_0_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH4_0_PerfMonCtr6_Lo                                                                      0x0354\n#define regUMCCH4_0_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtr6_Hi                                                                      0x0355\n#define regUMCCH4_0_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtl7                                                                         0x0356\n#define regUMCCH4_0_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH4_0_PerfMonCtr7_Lo                                                                      0x0357\n#define regUMCCH4_0_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtr7_Hi                                                                      0x0358\n#define regUMCCH4_0_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtl8                                                                         0x0359\n#define regUMCCH4_0_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH4_0_PerfMonCtr8_Lo                                                                      0x035a\n#define regUMCCH4_0_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH4_0_PerfMonCtr8_Hi                                                                      0x035b\n#define regUMCCH4_0_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH5_0_BaseAddrCS0                                                                         0x0400\n#define regUMCCH5_0_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH5_0_AddrMaskCS01                                                                        0x0408\n#define regUMCCH5_0_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH5_0_AddrSelCS01                                                                         0x0410\n#define regUMCCH5_0_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH5_0_AddrHashBank0                                                                       0x0432\n#define regUMCCH5_0_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH5_0_AddrHashBank1                                                                       0x0433\n#define regUMCCH5_0_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH5_0_AddrHashBank2                                                                       0x0434\n#define regUMCCH5_0_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH5_0_AddrHashBank3                                                                       0x0435\n#define regUMCCH5_0_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH5_0_AddrHashBank4                                                                       0x0436\n#define regUMCCH5_0_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH5_0_AddrHashBank5                                                                       0x0437\n#define regUMCCH5_0_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH5_0_EccErrCntSel                                                                        0x0728\n#define regUMCCH5_0_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH5_0_EccErrCnt                                                                           0x0729\n#define regUMCCH5_0_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH5_0_PerfMonCtlClk                                                                       0x0740\n#define regUMCCH5_0_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH5_0_PerfMonCtrClk_Lo                                                                    0x0741\n#define regUMCCH5_0_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH5_0_PerfMonCtrClk_Hi                                                                    0x0742\n#define regUMCCH5_0_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH5_0_PerfMonCtl1                                                                         0x0744\n#define regUMCCH5_0_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH5_0_PerfMonCtr1_Lo                                                                      0x0745\n#define regUMCCH5_0_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtr1_Hi                                                                      0x0746\n#define regUMCCH5_0_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtl2                                                                         0x0747\n#define regUMCCH5_0_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH5_0_PerfMonCtr2_Lo                                                                      0x0748\n#define regUMCCH5_0_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtr2_Hi                                                                      0x0749\n#define regUMCCH5_0_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtl3                                                                         0x074a\n#define regUMCCH5_0_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH5_0_PerfMonCtr3_Lo                                                                      0x074b\n#define regUMCCH5_0_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtr3_Hi                                                                      0x074c\n#define regUMCCH5_0_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtl4                                                                         0x074d\n#define regUMCCH5_0_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH5_0_PerfMonCtr4_Lo                                                                      0x074e\n#define regUMCCH5_0_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtr4_Hi                                                                      0x074f\n#define regUMCCH5_0_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtl5                                                                         0x0750\n#define regUMCCH5_0_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH5_0_PerfMonCtr5_Lo                                                                      0x0751\n#define regUMCCH5_0_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtr5_Hi                                                                      0x0752\n#define regUMCCH5_0_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtl6                                                                         0x0753\n#define regUMCCH5_0_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH5_0_PerfMonCtr6_Lo                                                                      0x0754\n#define regUMCCH5_0_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtr6_Hi                                                                      0x0755\n#define regUMCCH5_0_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtl7                                                                         0x0756\n#define regUMCCH5_0_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH5_0_PerfMonCtr7_Lo                                                                      0x0757\n#define regUMCCH5_0_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtr7_Hi                                                                      0x0758\n#define regUMCCH5_0_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtl8                                                                         0x0759\n#define regUMCCH5_0_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH5_0_PerfMonCtr8_Lo                                                                      0x075a\n#define regUMCCH5_0_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH5_0_PerfMonCtr8_Hi                                                                      0x075b\n#define regUMCCH5_0_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH6_0_BaseAddrCS0                                                                         0x0800\n#define regUMCCH6_0_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH6_0_AddrMaskCS01                                                                        0x0808\n#define regUMCCH6_0_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH6_0_AddrSelCS01                                                                         0x0810\n#define regUMCCH6_0_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH6_0_AddrHashBank0                                                                       0x0832\n#define regUMCCH6_0_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH6_0_AddrHashBank1                                                                       0x0833\n#define regUMCCH6_0_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH6_0_AddrHashBank2                                                                       0x0834\n#define regUMCCH6_0_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH6_0_AddrHashBank3                                                                       0x0835\n#define regUMCCH6_0_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH6_0_AddrHashBank4                                                                       0x0836\n#define regUMCCH6_0_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH6_0_AddrHashBank5                                                                       0x0837\n#define regUMCCH6_0_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH6_0_EccErrCntSel                                                                        0x0b28\n#define regUMCCH6_0_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH6_0_EccErrCnt                                                                           0x0b29\n#define regUMCCH6_0_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH6_0_PerfMonCtlClk                                                                       0x0b40\n#define regUMCCH6_0_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH6_0_PerfMonCtrClk_Lo                                                                    0x0b41\n#define regUMCCH6_0_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH6_0_PerfMonCtrClk_Hi                                                                    0x0b42\n#define regUMCCH6_0_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH6_0_PerfMonCtl1                                                                         0x0b44\n#define regUMCCH6_0_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH6_0_PerfMonCtr1_Lo                                                                      0x0b45\n#define regUMCCH6_0_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtr1_Hi                                                                      0x0b46\n#define regUMCCH6_0_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtl2                                                                         0x0b47\n#define regUMCCH6_0_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH6_0_PerfMonCtr2_Lo                                                                      0x0b48\n#define regUMCCH6_0_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtr2_Hi                                                                      0x0b49\n#define regUMCCH6_0_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtl3                                                                         0x0b4a\n#define regUMCCH6_0_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH6_0_PerfMonCtr3_Lo                                                                      0x0b4b\n#define regUMCCH6_0_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtr3_Hi                                                                      0x0b4c\n#define regUMCCH6_0_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtl4                                                                         0x0b4d\n#define regUMCCH6_0_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH6_0_PerfMonCtr4_Lo                                                                      0x0b4e\n#define regUMCCH6_0_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtr4_Hi                                                                      0x0b4f\n#define regUMCCH6_0_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtl5                                                                         0x0b50\n#define regUMCCH6_0_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH6_0_PerfMonCtr5_Lo                                                                      0x0b51\n#define regUMCCH6_0_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtr5_Hi                                                                      0x0b52\n#define regUMCCH6_0_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtl6                                                                         0x0b53\n#define regUMCCH6_0_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH6_0_PerfMonCtr6_Lo                                                                      0x0b54\n#define regUMCCH6_0_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtr6_Hi                                                                      0x0b55\n#define regUMCCH6_0_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtl7                                                                         0x0b56\n#define regUMCCH6_0_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH6_0_PerfMonCtr7_Lo                                                                      0x0b57\n#define regUMCCH6_0_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtr7_Hi                                                                      0x0b58\n#define regUMCCH6_0_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtl8                                                                         0x0b59\n#define regUMCCH6_0_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH6_0_PerfMonCtr8_Lo                                                                      0x0b5a\n#define regUMCCH6_0_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH6_0_PerfMonCtr8_Hi                                                                      0x0b5b\n#define regUMCCH6_0_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH7_0_BaseAddrCS0                                                                         0x0c00\n#define regUMCCH7_0_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH7_0_AddrMaskCS01                                                                        0x0c08\n#define regUMCCH7_0_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH7_0_AddrSelCS01                                                                         0x0c10\n#define regUMCCH7_0_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH7_0_AddrHashBank0                                                                       0x0c32\n#define regUMCCH7_0_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH7_0_AddrHashBank1                                                                       0x0c33\n#define regUMCCH7_0_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH7_0_AddrHashBank2                                                                       0x0c34\n#define regUMCCH7_0_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH7_0_AddrHashBank3                                                                       0x0c35\n#define regUMCCH7_0_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH7_0_AddrHashBank4                                                                       0x0c36\n#define regUMCCH7_0_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH7_0_AddrHashBank5                                                                       0x0c37\n#define regUMCCH7_0_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH7_0_EccErrCntSel                                                                        0x0f28\n#define regUMCCH7_0_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH7_0_EccErrCnt                                                                           0x0f29\n#define regUMCCH7_0_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH7_0_PerfMonCtlClk                                                                       0x0f40\n#define regUMCCH7_0_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH7_0_PerfMonCtrClk_Lo                                                                    0x0f41\n#define regUMCCH7_0_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH7_0_PerfMonCtrClk_Hi                                                                    0x0f42\n#define regUMCCH7_0_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH7_0_PerfMonCtl1                                                                         0x0f44\n#define regUMCCH7_0_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH7_0_PerfMonCtr1_Lo                                                                      0x0f45\n#define regUMCCH7_0_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtr1_Hi                                                                      0x0f46\n#define regUMCCH7_0_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtl2                                                                         0x0f47\n#define regUMCCH7_0_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH7_0_PerfMonCtr2_Lo                                                                      0x0f48\n#define regUMCCH7_0_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtr2_Hi                                                                      0x0f49\n#define regUMCCH7_0_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtl3                                                                         0x0f4a\n#define regUMCCH7_0_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH7_0_PerfMonCtr3_Lo                                                                      0x0f4b\n#define regUMCCH7_0_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtr3_Hi                                                                      0x0f4c\n#define regUMCCH7_0_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtl4                                                                         0x0f4d\n#define regUMCCH7_0_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH7_0_PerfMonCtr4_Lo                                                                      0x0f4e\n#define regUMCCH7_0_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtr4_Hi                                                                      0x0f4f\n#define regUMCCH7_0_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtl5                                                                         0x0f50\n#define regUMCCH7_0_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH7_0_PerfMonCtr5_Lo                                                                      0x0f51\n#define regUMCCH7_0_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtr5_Hi                                                                      0x0f52\n#define regUMCCH7_0_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtl6                                                                         0x0f53\n#define regUMCCH7_0_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH7_0_PerfMonCtr6_Lo                                                                      0x0f54\n#define regUMCCH7_0_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtr6_Hi                                                                      0x0f55\n#define regUMCCH7_0_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtl7                                                                         0x0f56\n#define regUMCCH7_0_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH7_0_PerfMonCtr7_Lo                                                                      0x0f57\n#define regUMCCH7_0_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtr7_Hi                                                                      0x0f58\n#define regUMCCH7_0_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtl8                                                                         0x0f59\n#define regUMCCH7_0_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH7_0_PerfMonCtr8_Lo                                                                      0x0f5a\n#define regUMCCH7_0_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH7_0_PerfMonCtr8_Hi                                                                      0x0f5b\n#define regUMCCH7_0_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH0_1_BaseAddrCS0                                                                         0x40000\n#define regUMCCH0_1_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH0_1_AddrMaskCS01                                                                        0x40008\n#define regUMCCH0_1_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH0_1_AddrSelCS01                                                                         0x40010\n#define regUMCCH0_1_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH0_1_AddrHashBank0                                                                       0x40032\n#define regUMCCH0_1_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH0_1_AddrHashBank1                                                                       0x40033\n#define regUMCCH0_1_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH0_1_AddrHashBank2                                                                       0x40034\n#define regUMCCH0_1_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH0_1_AddrHashBank3                                                                       0x40035\n#define regUMCCH0_1_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH0_1_AddrHashBank4                                                                       0x40036\n#define regUMCCH0_1_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH0_1_AddrHashBank5                                                                       0x40037\n#define regUMCCH0_1_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH0_1_EccErrCntSel                                                                        0x40328\n#define regUMCCH0_1_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH0_1_EccErrCnt                                                                           0x40329\n#define regUMCCH0_1_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH0_1_PerfMonCtlClk                                                                       0x40340\n#define regUMCCH0_1_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH0_1_PerfMonCtrClk_Lo                                                                    0x40341\n#define regUMCCH0_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH0_1_PerfMonCtrClk_Hi                                                                    0x40342\n#define regUMCCH0_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH0_1_PerfMonCtl1                                                                         0x40344\n#define regUMCCH0_1_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH0_1_PerfMonCtr1_Lo                                                                      0x40345\n#define regUMCCH0_1_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtr1_Hi                                                                      0x40346\n#define regUMCCH0_1_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtl2                                                                         0x40347\n#define regUMCCH0_1_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH0_1_PerfMonCtr2_Lo                                                                      0x40348\n#define regUMCCH0_1_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtr2_Hi                                                                      0x40349\n#define regUMCCH0_1_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtl3                                                                         0x4034a\n#define regUMCCH0_1_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH0_1_PerfMonCtr3_Lo                                                                      0x4034b\n#define regUMCCH0_1_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtr3_Hi                                                                      0x4034c\n#define regUMCCH0_1_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtl4                                                                         0x4034d\n#define regUMCCH0_1_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH0_1_PerfMonCtr4_Lo                                                                      0x4034e\n#define regUMCCH0_1_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtr4_Hi                                                                      0x4034f\n#define regUMCCH0_1_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtl5                                                                         0x40350\n#define regUMCCH0_1_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH0_1_PerfMonCtr5_Lo                                                                      0x40351\n#define regUMCCH0_1_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtr5_Hi                                                                      0x40352\n#define regUMCCH0_1_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtl6                                                                         0x40353\n#define regUMCCH0_1_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH0_1_PerfMonCtr6_Lo                                                                      0x40354\n#define regUMCCH0_1_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtr6_Hi                                                                      0x40355\n#define regUMCCH0_1_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtl7                                                                         0x40356\n#define regUMCCH0_1_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH0_1_PerfMonCtr7_Lo                                                                      0x40357\n#define regUMCCH0_1_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtr7_Hi                                                                      0x40358\n#define regUMCCH0_1_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtl8                                                                         0x40359\n#define regUMCCH0_1_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH0_1_PerfMonCtr8_Lo                                                                      0x4035a\n#define regUMCCH0_1_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH0_1_PerfMonCtr8_Hi                                                                      0x4035b\n#define regUMCCH0_1_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH1_1_BaseAddrCS0                                                                         0x40400\n#define regUMCCH1_1_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH1_1_AddrMaskCS01                                                                        0x40408\n#define regUMCCH1_1_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH1_1_AddrSelCS01                                                                         0x40410\n#define regUMCCH1_1_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH1_1_AddrHashBank0                                                                       0x40432\n#define regUMCCH1_1_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH1_1_AddrHashBank1                                                                       0x40433\n#define regUMCCH1_1_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH1_1_AddrHashBank2                                                                       0x40434\n#define regUMCCH1_1_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH1_1_AddrHashBank3                                                                       0x40435\n#define regUMCCH1_1_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH1_1_AddrHashBank4                                                                       0x40436\n#define regUMCCH1_1_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH1_1_AddrHashBank5                                                                       0x40437\n#define regUMCCH1_1_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH1_1_EccErrCntSel                                                                        0x40728\n#define regUMCCH1_1_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH1_1_EccErrCnt                                                                           0x40729\n#define regUMCCH1_1_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH1_1_PerfMonCtlClk                                                                       0x40740\n#define regUMCCH1_1_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH1_1_PerfMonCtrClk_Lo                                                                    0x40741\n#define regUMCCH1_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH1_1_PerfMonCtrClk_Hi                                                                    0x40742\n#define regUMCCH1_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH1_1_PerfMonCtl1                                                                         0x40744\n#define regUMCCH1_1_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH1_1_PerfMonCtr1_Lo                                                                      0x40745\n#define regUMCCH1_1_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtr1_Hi                                                                      0x40746\n#define regUMCCH1_1_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtl2                                                                         0x40747\n#define regUMCCH1_1_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH1_1_PerfMonCtr2_Lo                                                                      0x40748\n#define regUMCCH1_1_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtr2_Hi                                                                      0x40749\n#define regUMCCH1_1_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtl3                                                                         0x4074a\n#define regUMCCH1_1_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH1_1_PerfMonCtr3_Lo                                                                      0x4074b\n#define regUMCCH1_1_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtr3_Hi                                                                      0x4074c\n#define regUMCCH1_1_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtl4                                                                         0x4074d\n#define regUMCCH1_1_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH1_1_PerfMonCtr4_Lo                                                                      0x4074e\n#define regUMCCH1_1_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtr4_Hi                                                                      0x4074f\n#define regUMCCH1_1_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtl5                                                                         0x40750\n#define regUMCCH1_1_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH1_1_PerfMonCtr5_Lo                                                                      0x40751\n#define regUMCCH1_1_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtr5_Hi                                                                      0x40752\n#define regUMCCH1_1_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtl6                                                                         0x40753\n#define regUMCCH1_1_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH1_1_PerfMonCtr6_Lo                                                                      0x40754\n#define regUMCCH1_1_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtr6_Hi                                                                      0x40755\n#define regUMCCH1_1_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtl7                                                                         0x40756\n#define regUMCCH1_1_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH1_1_PerfMonCtr7_Lo                                                                      0x40757\n#define regUMCCH1_1_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtr7_Hi                                                                      0x40758\n#define regUMCCH1_1_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtl8                                                                         0x40759\n#define regUMCCH1_1_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH1_1_PerfMonCtr8_Lo                                                                      0x4075a\n#define regUMCCH1_1_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH1_1_PerfMonCtr8_Hi                                                                      0x4075b\n#define regUMCCH1_1_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH2_1_BaseAddrCS0                                                                         0x40800\n#define regUMCCH2_1_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH2_1_AddrMaskCS01                                                                        0x40808\n#define regUMCCH2_1_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH2_1_AddrSelCS01                                                                         0x40810\n#define regUMCCH2_1_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH2_1_AddrHashBank0                                                                       0x40832\n#define regUMCCH2_1_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH2_1_AddrHashBank1                                                                       0x40833\n#define regUMCCH2_1_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH2_1_AddrHashBank2                                                                       0x40834\n#define regUMCCH2_1_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH2_1_AddrHashBank3                                                                       0x40835\n#define regUMCCH2_1_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH2_1_AddrHashBank4                                                                       0x40836\n#define regUMCCH2_1_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH2_1_AddrHashBank5                                                                       0x40837\n#define regUMCCH2_1_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH2_1_EccErrCntSel                                                                        0x40b28\n#define regUMCCH2_1_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH2_1_EccErrCnt                                                                           0x40b29\n#define regUMCCH2_1_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH2_1_PerfMonCtlClk                                                                       0x40b40\n#define regUMCCH2_1_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH2_1_PerfMonCtrClk_Lo                                                                    0x40b41\n#define regUMCCH2_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH2_1_PerfMonCtrClk_Hi                                                                    0x40b42\n#define regUMCCH2_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH2_1_PerfMonCtl1                                                                         0x40b44\n#define regUMCCH2_1_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH2_1_PerfMonCtr1_Lo                                                                      0x40b45\n#define regUMCCH2_1_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtr1_Hi                                                                      0x40b46\n#define regUMCCH2_1_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtl2                                                                         0x40b47\n#define regUMCCH2_1_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH2_1_PerfMonCtr2_Lo                                                                      0x40b48\n#define regUMCCH2_1_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtr2_Hi                                                                      0x40b49\n#define regUMCCH2_1_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtl3                                                                         0x40b4a\n#define regUMCCH2_1_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH2_1_PerfMonCtr3_Lo                                                                      0x40b4b\n#define regUMCCH2_1_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtr3_Hi                                                                      0x40b4c\n#define regUMCCH2_1_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtl4                                                                         0x40b4d\n#define regUMCCH2_1_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH2_1_PerfMonCtr4_Lo                                                                      0x40b4e\n#define regUMCCH2_1_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtr4_Hi                                                                      0x40b4f\n#define regUMCCH2_1_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtl5                                                                         0x40b50\n#define regUMCCH2_1_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH2_1_PerfMonCtr5_Lo                                                                      0x40b51\n#define regUMCCH2_1_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtr5_Hi                                                                      0x40b52\n#define regUMCCH2_1_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtl6                                                                         0x40b53\n#define regUMCCH2_1_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH2_1_PerfMonCtr6_Lo                                                                      0x40b54\n#define regUMCCH2_1_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtr6_Hi                                                                      0x40b55\n#define regUMCCH2_1_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtl7                                                                         0x40b56\n#define regUMCCH2_1_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH2_1_PerfMonCtr7_Lo                                                                      0x40b57\n#define regUMCCH2_1_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtr7_Hi                                                                      0x40b58\n#define regUMCCH2_1_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtl8                                                                         0x40b59\n#define regUMCCH2_1_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH2_1_PerfMonCtr8_Lo                                                                      0x40b5a\n#define regUMCCH2_1_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH2_1_PerfMonCtr8_Hi                                                                      0x40b5b\n#define regUMCCH2_1_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH3_1_BaseAddrCS0                                                                         0x40c00\n#define regUMCCH3_1_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH3_1_AddrMaskCS01                                                                        0x40c08\n#define regUMCCH3_1_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH3_1_AddrSelCS01                                                                         0x40c10\n#define regUMCCH3_1_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH3_1_AddrHashBank0                                                                       0x40c32\n#define regUMCCH3_1_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH3_1_AddrHashBank1                                                                       0x40c33\n#define regUMCCH3_1_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH3_1_AddrHashBank2                                                                       0x40c34\n#define regUMCCH3_1_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH3_1_AddrHashBank3                                                                       0x40c35\n#define regUMCCH3_1_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH3_1_AddrHashBank4                                                                       0x40c36\n#define regUMCCH3_1_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH3_1_AddrHashBank5                                                                       0x40c37\n#define regUMCCH3_1_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH3_1_EccErrCntSel                                                                        0x40f28\n#define regUMCCH3_1_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH3_1_EccErrCnt                                                                           0x40f29\n#define regUMCCH3_1_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH3_1_PerfMonCtlClk                                                                       0x40f40\n#define regUMCCH3_1_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH3_1_PerfMonCtrClk_Lo                                                                    0x40f41\n#define regUMCCH3_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH3_1_PerfMonCtrClk_Hi                                                                    0x40f42\n#define regUMCCH3_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH3_1_PerfMonCtl1                                                                         0x40f44\n#define regUMCCH3_1_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH3_1_PerfMonCtr1_Lo                                                                      0x40f45\n#define regUMCCH3_1_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtr1_Hi                                                                      0x40f46\n#define regUMCCH3_1_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtl2                                                                         0x40f47\n#define regUMCCH3_1_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH3_1_PerfMonCtr2_Lo                                                                      0x40f48\n#define regUMCCH3_1_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtr2_Hi                                                                      0x40f49\n#define regUMCCH3_1_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtl3                                                                         0x40f4a\n#define regUMCCH3_1_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH3_1_PerfMonCtr3_Lo                                                                      0x40f4b\n#define regUMCCH3_1_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtr3_Hi                                                                      0x40f4c\n#define regUMCCH3_1_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtl4                                                                         0x40f4d\n#define regUMCCH3_1_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH3_1_PerfMonCtr4_Lo                                                                      0x40f4e\n#define regUMCCH3_1_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtr4_Hi                                                                      0x40f4f\n#define regUMCCH3_1_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtl5                                                                         0x40f50\n#define regUMCCH3_1_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH3_1_PerfMonCtr5_Lo                                                                      0x40f51\n#define regUMCCH3_1_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtr5_Hi                                                                      0x40f52\n#define regUMCCH3_1_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtl6                                                                         0x40f53\n#define regUMCCH3_1_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH3_1_PerfMonCtr6_Lo                                                                      0x40f54\n#define regUMCCH3_1_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtr6_Hi                                                                      0x40f55\n#define regUMCCH3_1_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtl7                                                                         0x40f56\n#define regUMCCH3_1_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH3_1_PerfMonCtr7_Lo                                                                      0x40f57\n#define regUMCCH3_1_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtr7_Hi                                                                      0x40f58\n#define regUMCCH3_1_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtl8                                                                         0x40f59\n#define regUMCCH3_1_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH3_1_PerfMonCtr8_Lo                                                                      0x40f5a\n#define regUMCCH3_1_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH3_1_PerfMonCtr8_Hi                                                                      0x40f5b\n#define regUMCCH3_1_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH4_1_BaseAddrCS0                                                                         0x80000\n#define regUMCCH4_1_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH4_1_AddrMaskCS01                                                                        0x80008\n#define regUMCCH4_1_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH4_1_AddrSelCS01                                                                         0x80010\n#define regUMCCH4_1_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH4_1_AddrHashBank0                                                                       0x80032\n#define regUMCCH4_1_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH4_1_AddrHashBank1                                                                       0x80033\n#define regUMCCH4_1_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH4_1_AddrHashBank2                                                                       0x80034\n#define regUMCCH4_1_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH4_1_AddrHashBank3                                                                       0x80035\n#define regUMCCH4_1_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH4_1_AddrHashBank4                                                                       0x80036\n#define regUMCCH4_1_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH4_1_AddrHashBank5                                                                       0x80037\n#define regUMCCH4_1_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH4_1_EccErrCntSel                                                                        0x80328\n#define regUMCCH4_1_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH4_1_EccErrCnt                                                                           0x80329\n#define regUMCCH4_1_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH4_1_PerfMonCtlClk                                                                       0x80340\n#define regUMCCH4_1_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH4_1_PerfMonCtrClk_Lo                                                                    0x80341\n#define regUMCCH4_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH4_1_PerfMonCtrClk_Hi                                                                    0x80342\n#define regUMCCH4_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH4_1_PerfMonCtl1                                                                         0x80344\n#define regUMCCH4_1_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH4_1_PerfMonCtr1_Lo                                                                      0x80345\n#define regUMCCH4_1_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtr1_Hi                                                                      0x80346\n#define regUMCCH4_1_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtl2                                                                         0x80347\n#define regUMCCH4_1_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH4_1_PerfMonCtr2_Lo                                                                      0x80348\n#define regUMCCH4_1_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtr2_Hi                                                                      0x80349\n#define regUMCCH4_1_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtl3                                                                         0x8034a\n#define regUMCCH4_1_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH4_1_PerfMonCtr3_Lo                                                                      0x8034b\n#define regUMCCH4_1_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtr3_Hi                                                                      0x8034c\n#define regUMCCH4_1_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtl4                                                                         0x8034d\n#define regUMCCH4_1_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH4_1_PerfMonCtr4_Lo                                                                      0x8034e\n#define regUMCCH4_1_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtr4_Hi                                                                      0x8034f\n#define regUMCCH4_1_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtl5                                                                         0x80350\n#define regUMCCH4_1_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH4_1_PerfMonCtr5_Lo                                                                      0x80351\n#define regUMCCH4_1_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtr5_Hi                                                                      0x80352\n#define regUMCCH4_1_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtl6                                                                         0x80353\n#define regUMCCH4_1_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH4_1_PerfMonCtr6_Lo                                                                      0x80354\n#define regUMCCH4_1_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtr6_Hi                                                                      0x80355\n#define regUMCCH4_1_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtl7                                                                         0x80356\n#define regUMCCH4_1_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH4_1_PerfMonCtr7_Lo                                                                      0x80357\n#define regUMCCH4_1_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtr7_Hi                                                                      0x80358\n#define regUMCCH4_1_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtl8                                                                         0x80359\n#define regUMCCH4_1_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH4_1_PerfMonCtr8_Lo                                                                      0x8035a\n#define regUMCCH4_1_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH4_1_PerfMonCtr8_Hi                                                                      0x8035b\n#define regUMCCH4_1_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH5_1_BaseAddrCS0                                                                         0x80400\n#define regUMCCH5_1_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH5_1_AddrMaskCS01                                                                        0x80408\n#define regUMCCH5_1_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH5_1_AddrSelCS01                                                                         0x80410\n#define regUMCCH5_1_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH5_1_AddrHashBank0                                                                       0x80432\n#define regUMCCH5_1_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH5_1_AddrHashBank1                                                                       0x80433\n#define regUMCCH5_1_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH5_1_AddrHashBank2                                                                       0x80434\n#define regUMCCH5_1_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH5_1_AddrHashBank3                                                                       0x80435\n#define regUMCCH5_1_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH5_1_AddrHashBank4                                                                       0x80436\n#define regUMCCH5_1_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH5_1_AddrHashBank5                                                                       0x80437\n#define regUMCCH5_1_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH5_1_EccErrCntSel                                                                        0x80728\n#define regUMCCH5_1_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH5_1_EccErrCnt                                                                           0x80729\n#define regUMCCH5_1_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH5_1_PerfMonCtlClk                                                                       0x80740\n#define regUMCCH5_1_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH5_1_PerfMonCtrClk_Lo                                                                    0x80741\n#define regUMCCH5_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH5_1_PerfMonCtrClk_Hi                                                                    0x80742\n#define regUMCCH5_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH5_1_PerfMonCtl1                                                                         0x80744\n#define regUMCCH5_1_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH5_1_PerfMonCtr1_Lo                                                                      0x80745\n#define regUMCCH5_1_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtr1_Hi                                                                      0x80746\n#define regUMCCH5_1_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtl2                                                                         0x80747\n#define regUMCCH5_1_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH5_1_PerfMonCtr2_Lo                                                                      0x80748\n#define regUMCCH5_1_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtr2_Hi                                                                      0x80749\n#define regUMCCH5_1_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtl3                                                                         0x8074a\n#define regUMCCH5_1_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH5_1_PerfMonCtr3_Lo                                                                      0x8074b\n#define regUMCCH5_1_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtr3_Hi                                                                      0x8074c\n#define regUMCCH5_1_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtl4                                                                         0x8074d\n#define regUMCCH5_1_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH5_1_PerfMonCtr4_Lo                                                                      0x8074e\n#define regUMCCH5_1_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtr4_Hi                                                                      0x8074f\n#define regUMCCH5_1_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtl5                                                                         0x80750\n#define regUMCCH5_1_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH5_1_PerfMonCtr5_Lo                                                                      0x80751\n#define regUMCCH5_1_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtr5_Hi                                                                      0x80752\n#define regUMCCH5_1_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtl6                                                                         0x80753\n#define regUMCCH5_1_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH5_1_PerfMonCtr6_Lo                                                                      0x80754\n#define regUMCCH5_1_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtr6_Hi                                                                      0x80755\n#define regUMCCH5_1_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtl7                                                                         0x80756\n#define regUMCCH5_1_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH5_1_PerfMonCtr7_Lo                                                                      0x80757\n#define regUMCCH5_1_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtr7_Hi                                                                      0x80758\n#define regUMCCH5_1_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtl8                                                                         0x80759\n#define regUMCCH5_1_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH5_1_PerfMonCtr8_Lo                                                                      0x8075a\n#define regUMCCH5_1_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH5_1_PerfMonCtr8_Hi                                                                      0x8075b\n#define regUMCCH5_1_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH6_1_BaseAddrCS0                                                                         0x80800\n#define regUMCCH6_1_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH6_1_AddrMaskCS01                                                                        0x80808\n#define regUMCCH6_1_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH6_1_AddrSelCS01                                                                         0x80810\n#define regUMCCH6_1_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH6_1_AddrHashBank0                                                                       0x80832\n#define regUMCCH6_1_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH6_1_AddrHashBank1                                                                       0x80833\n#define regUMCCH6_1_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH6_1_AddrHashBank2                                                                       0x80834\n#define regUMCCH6_1_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH6_1_AddrHashBank3                                                                       0x80835\n#define regUMCCH6_1_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH6_1_AddrHashBank4                                                                       0x80836\n#define regUMCCH6_1_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH6_1_AddrHashBank5                                                                       0x80837\n#define regUMCCH6_1_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH6_1_EccErrCntSel                                                                        0x80b28\n#define regUMCCH6_1_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH6_1_EccErrCnt                                                                           0x80b29\n#define regUMCCH6_1_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH6_1_PerfMonCtlClk                                                                       0x80b40\n#define regUMCCH6_1_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH6_1_PerfMonCtrClk_Lo                                                                    0x80b41\n#define regUMCCH6_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH6_1_PerfMonCtrClk_Hi                                                                    0x80b42\n#define regUMCCH6_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH6_1_PerfMonCtl1                                                                         0x80b44\n#define regUMCCH6_1_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH6_1_PerfMonCtr1_Lo                                                                      0x80b45\n#define regUMCCH6_1_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtr1_Hi                                                                      0x80b46\n#define regUMCCH6_1_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtl2                                                                         0x80b47\n#define regUMCCH6_1_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH6_1_PerfMonCtr2_Lo                                                                      0x80b48\n#define regUMCCH6_1_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtr2_Hi                                                                      0x80b49\n#define regUMCCH6_1_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtl3                                                                         0x80b4a\n#define regUMCCH6_1_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH6_1_PerfMonCtr3_Lo                                                                      0x80b4b\n#define regUMCCH6_1_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtr3_Hi                                                                      0x80b4c\n#define regUMCCH6_1_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtl4                                                                         0x80b4d\n#define regUMCCH6_1_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH6_1_PerfMonCtr4_Lo                                                                      0x80b4e\n#define regUMCCH6_1_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtr4_Hi                                                                      0x80b4f\n#define regUMCCH6_1_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtl5                                                                         0x80b50\n#define regUMCCH6_1_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH6_1_PerfMonCtr5_Lo                                                                      0x80b51\n#define regUMCCH6_1_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtr5_Hi                                                                      0x80b52\n#define regUMCCH6_1_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtl6                                                                         0x80b53\n#define regUMCCH6_1_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH6_1_PerfMonCtr6_Lo                                                                      0x80b54\n#define regUMCCH6_1_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtr6_Hi                                                                      0x80b55\n#define regUMCCH6_1_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtl7                                                                         0x80b56\n#define regUMCCH6_1_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH6_1_PerfMonCtr7_Lo                                                                      0x80b57\n#define regUMCCH6_1_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtr7_Hi                                                                      0x80b58\n#define regUMCCH6_1_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtl8                                                                         0x80b59\n#define regUMCCH6_1_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH6_1_PerfMonCtr8_Lo                                                                      0x80b5a\n#define regUMCCH6_1_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH6_1_PerfMonCtr8_Hi                                                                      0x80b5b\n#define regUMCCH6_1_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH7_1_BaseAddrCS0                                                                         0x80c00\n#define regUMCCH7_1_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH7_1_AddrMaskCS01                                                                        0x80c08\n#define regUMCCH7_1_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH7_1_AddrSelCS01                                                                         0x80c10\n#define regUMCCH7_1_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH7_1_AddrHashBank0                                                                       0x80c32\n#define regUMCCH7_1_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH7_1_AddrHashBank1                                                                       0x80c33\n#define regUMCCH7_1_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH7_1_AddrHashBank2                                                                       0x80c34\n#define regUMCCH7_1_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH7_1_AddrHashBank3                                                                       0x80c35\n#define regUMCCH7_1_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH7_1_AddrHashBank4                                                                       0x80c36\n#define regUMCCH7_1_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH7_1_AddrHashBank5                                                                       0x80c37\n#define regUMCCH7_1_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH7_1_EccErrCntSel                                                                        0x80f28\n#define regUMCCH7_1_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH7_1_EccErrCnt                                                                           0x80f29\n#define regUMCCH7_1_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH7_1_PerfMonCtlClk                                                                       0x80f40\n#define regUMCCH7_1_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH7_1_PerfMonCtrClk_Lo                                                                    0x80f41\n#define regUMCCH7_1_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH7_1_PerfMonCtrClk_Hi                                                                    0x80f42\n#define regUMCCH7_1_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH7_1_PerfMonCtl1                                                                         0x80f44\n#define regUMCCH7_1_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH7_1_PerfMonCtr1_Lo                                                                      0x80f45\n#define regUMCCH7_1_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtr1_Hi                                                                      0x80f46\n#define regUMCCH7_1_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtl2                                                                         0x80f47\n#define regUMCCH7_1_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH7_1_PerfMonCtr2_Lo                                                                      0x80f48\n#define regUMCCH7_1_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtr2_Hi                                                                      0x80f49\n#define regUMCCH7_1_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtl3                                                                         0x80f4a\n#define regUMCCH7_1_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH7_1_PerfMonCtr3_Lo                                                                      0x80f4b\n#define regUMCCH7_1_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtr3_Hi                                                                      0x80f4c\n#define regUMCCH7_1_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtl4                                                                         0x80f4d\n#define regUMCCH7_1_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH7_1_PerfMonCtr4_Lo                                                                      0x80f4e\n#define regUMCCH7_1_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtr4_Hi                                                                      0x80f4f\n#define regUMCCH7_1_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtl5                                                                         0x80f50\n#define regUMCCH7_1_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH7_1_PerfMonCtr5_Lo                                                                      0x80f51\n#define regUMCCH7_1_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtr5_Hi                                                                      0x80f52\n#define regUMCCH7_1_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtl6                                                                         0x80f53\n#define regUMCCH7_1_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH7_1_PerfMonCtr6_Lo                                                                      0x80f54\n#define regUMCCH7_1_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtr6_Hi                                                                      0x80f55\n#define regUMCCH7_1_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtl7                                                                         0x80f56\n#define regUMCCH7_1_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH7_1_PerfMonCtr7_Lo                                                                      0x80f57\n#define regUMCCH7_1_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtr7_Hi                                                                      0x80f58\n#define regUMCCH7_1_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtl8                                                                         0x80f59\n#define regUMCCH7_1_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH7_1_PerfMonCtr8_Lo                                                                      0x80f5a\n#define regUMCCH7_1_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH7_1_PerfMonCtr8_Hi                                                                      0x80f5b\n#define regUMCCH7_1_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH0_2_BaseAddrCS0                                                                         0xc0000\n#define regUMCCH0_2_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH0_2_AddrMaskCS01                                                                        0xc0008\n#define regUMCCH0_2_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH0_2_AddrSelCS01                                                                         0xc0010\n#define regUMCCH0_2_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH0_2_AddrHashBank0                                                                       0xc0032\n#define regUMCCH0_2_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH0_2_AddrHashBank1                                                                       0xc0033\n#define regUMCCH0_2_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH0_2_AddrHashBank2                                                                       0xc0034\n#define regUMCCH0_2_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH0_2_AddrHashBank3                                                                       0xc0035\n#define regUMCCH0_2_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH0_2_AddrHashBank4                                                                       0xc0036\n#define regUMCCH0_2_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH0_2_AddrHashBank5                                                                       0xc0037\n#define regUMCCH0_2_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH0_2_EccErrCntSel                                                                        0xc0328\n#define regUMCCH0_2_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH0_2_EccErrCnt                                                                           0xc0329\n#define regUMCCH0_2_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH0_2_PerfMonCtlClk                                                                       0xc0340\n#define regUMCCH0_2_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH0_2_PerfMonCtrClk_Lo                                                                    0xc0341\n#define regUMCCH0_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH0_2_PerfMonCtrClk_Hi                                                                    0xc0342\n#define regUMCCH0_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH0_2_PerfMonCtl1                                                                         0xc0344\n#define regUMCCH0_2_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH0_2_PerfMonCtr1_Lo                                                                      0xc0345\n#define regUMCCH0_2_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtr1_Hi                                                                      0xc0346\n#define regUMCCH0_2_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtl2                                                                         0xc0347\n#define regUMCCH0_2_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH0_2_PerfMonCtr2_Lo                                                                      0xc0348\n#define regUMCCH0_2_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtr2_Hi                                                                      0xc0349\n#define regUMCCH0_2_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtl3                                                                         0xc034a\n#define regUMCCH0_2_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH0_2_PerfMonCtr3_Lo                                                                      0xc034b\n#define regUMCCH0_2_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtr3_Hi                                                                      0xc034c\n#define regUMCCH0_2_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtl4                                                                         0xc034d\n#define regUMCCH0_2_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH0_2_PerfMonCtr4_Lo                                                                      0xc034e\n#define regUMCCH0_2_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtr4_Hi                                                                      0xc034f\n#define regUMCCH0_2_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtl5                                                                         0xc0350\n#define regUMCCH0_2_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH0_2_PerfMonCtr5_Lo                                                                      0xc0351\n#define regUMCCH0_2_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtr5_Hi                                                                      0xc0352\n#define regUMCCH0_2_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtl6                                                                         0xc0353\n#define regUMCCH0_2_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH0_2_PerfMonCtr6_Lo                                                                      0xc0354\n#define regUMCCH0_2_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtr6_Hi                                                                      0xc0355\n#define regUMCCH0_2_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtl7                                                                         0xc0356\n#define regUMCCH0_2_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH0_2_PerfMonCtr7_Lo                                                                      0xc0357\n#define regUMCCH0_2_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtr7_Hi                                                                      0xc0358\n#define regUMCCH0_2_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtl8                                                                         0xc0359\n#define regUMCCH0_2_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH0_2_PerfMonCtr8_Lo                                                                      0xc035a\n#define regUMCCH0_2_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH0_2_PerfMonCtr8_Hi                                                                      0xc035b\n#define regUMCCH0_2_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH1_2_BaseAddrCS0                                                                         0xc0400\n#define regUMCCH1_2_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH1_2_AddrMaskCS01                                                                        0xc0408\n#define regUMCCH1_2_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH1_2_AddrSelCS01                                                                         0xc0410\n#define regUMCCH1_2_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH1_2_AddrHashBank0                                                                       0xc0432\n#define regUMCCH1_2_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH1_2_AddrHashBank1                                                                       0xc0433\n#define regUMCCH1_2_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH1_2_AddrHashBank2                                                                       0xc0434\n#define regUMCCH1_2_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH1_2_AddrHashBank3                                                                       0xc0435\n#define regUMCCH1_2_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH1_2_AddrHashBank4                                                                       0xc0436\n#define regUMCCH1_2_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH1_2_AddrHashBank5                                                                       0xc0437\n#define regUMCCH1_2_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH1_2_EccErrCntSel                                                                        0xc0728\n#define regUMCCH1_2_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH1_2_EccErrCnt                                                                           0xc0729\n#define regUMCCH1_2_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH1_2_PerfMonCtlClk                                                                       0xc0740\n#define regUMCCH1_2_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH1_2_PerfMonCtrClk_Lo                                                                    0xc0741\n#define regUMCCH1_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH1_2_PerfMonCtrClk_Hi                                                                    0xc0742\n#define regUMCCH1_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH1_2_PerfMonCtl1                                                                         0xc0744\n#define regUMCCH1_2_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH1_2_PerfMonCtr1_Lo                                                                      0xc0745\n#define regUMCCH1_2_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtr1_Hi                                                                      0xc0746\n#define regUMCCH1_2_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtl2                                                                         0xc0747\n#define regUMCCH1_2_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH1_2_PerfMonCtr2_Lo                                                                      0xc0748\n#define regUMCCH1_2_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtr2_Hi                                                                      0xc0749\n#define regUMCCH1_2_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtl3                                                                         0xc074a\n#define regUMCCH1_2_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH1_2_PerfMonCtr3_Lo                                                                      0xc074b\n#define regUMCCH1_2_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtr3_Hi                                                                      0xc074c\n#define regUMCCH1_2_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtl4                                                                         0xc074d\n#define regUMCCH1_2_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH1_2_PerfMonCtr4_Lo                                                                      0xc074e\n#define regUMCCH1_2_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtr4_Hi                                                                      0xc074f\n#define regUMCCH1_2_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtl5                                                                         0xc0750\n#define regUMCCH1_2_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH1_2_PerfMonCtr5_Lo                                                                      0xc0751\n#define regUMCCH1_2_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtr5_Hi                                                                      0xc0752\n#define regUMCCH1_2_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtl6                                                                         0xc0753\n#define regUMCCH1_2_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH1_2_PerfMonCtr6_Lo                                                                      0xc0754\n#define regUMCCH1_2_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtr6_Hi                                                                      0xc0755\n#define regUMCCH1_2_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtl7                                                                         0xc0756\n#define regUMCCH1_2_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH1_2_PerfMonCtr7_Lo                                                                      0xc0757\n#define regUMCCH1_2_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtr7_Hi                                                                      0xc0758\n#define regUMCCH1_2_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtl8                                                                         0xc0759\n#define regUMCCH1_2_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH1_2_PerfMonCtr8_Lo                                                                      0xc075a\n#define regUMCCH1_2_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH1_2_PerfMonCtr8_Hi                                                                      0xc075b\n#define regUMCCH1_2_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH2_2_BaseAddrCS0                                                                         0xc0800\n#define regUMCCH2_2_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH2_2_AddrMaskCS01                                                                        0xc0808\n#define regUMCCH2_2_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH2_2_AddrSelCS01                                                                         0xc0810\n#define regUMCCH2_2_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH2_2_AddrHashBank0                                                                       0xc0832\n#define regUMCCH2_2_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH2_2_AddrHashBank1                                                                       0xc0833\n#define regUMCCH2_2_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH2_2_AddrHashBank2                                                                       0xc0834\n#define regUMCCH2_2_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH2_2_AddrHashBank3                                                                       0xc0835\n#define regUMCCH2_2_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH2_2_AddrHashBank4                                                                       0xc0836\n#define regUMCCH2_2_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH2_2_AddrHashBank5                                                                       0xc0837\n#define regUMCCH2_2_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH2_2_EccErrCntSel                                                                        0xc0b28\n#define regUMCCH2_2_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH2_2_EccErrCnt                                                                           0xc0b29\n#define regUMCCH2_2_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH2_2_PerfMonCtlClk                                                                       0xc0b40\n#define regUMCCH2_2_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH2_2_PerfMonCtrClk_Lo                                                                    0xc0b41\n#define regUMCCH2_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH2_2_PerfMonCtrClk_Hi                                                                    0xc0b42\n#define regUMCCH2_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH2_2_PerfMonCtl1                                                                         0xc0b44\n#define regUMCCH2_2_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH2_2_PerfMonCtr1_Lo                                                                      0xc0b45\n#define regUMCCH2_2_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtr1_Hi                                                                      0xc0b46\n#define regUMCCH2_2_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtl2                                                                         0xc0b47\n#define regUMCCH2_2_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH2_2_PerfMonCtr2_Lo                                                                      0xc0b48\n#define regUMCCH2_2_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtr2_Hi                                                                      0xc0b49\n#define regUMCCH2_2_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtl3                                                                         0xc0b4a\n#define regUMCCH2_2_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH2_2_PerfMonCtr3_Lo                                                                      0xc0b4b\n#define regUMCCH2_2_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtr3_Hi                                                                      0xc0b4c\n#define regUMCCH2_2_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtl4                                                                         0xc0b4d\n#define regUMCCH2_2_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH2_2_PerfMonCtr4_Lo                                                                      0xc0b4e\n#define regUMCCH2_2_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtr4_Hi                                                                      0xc0b4f\n#define regUMCCH2_2_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtl5                                                                         0xc0b50\n#define regUMCCH2_2_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH2_2_PerfMonCtr5_Lo                                                                      0xc0b51\n#define regUMCCH2_2_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtr5_Hi                                                                      0xc0b52\n#define regUMCCH2_2_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtl6                                                                         0xc0b53\n#define regUMCCH2_2_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH2_2_PerfMonCtr6_Lo                                                                      0xc0b54\n#define regUMCCH2_2_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtr6_Hi                                                                      0xc0b55\n#define regUMCCH2_2_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtl7                                                                         0xc0b56\n#define regUMCCH2_2_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH2_2_PerfMonCtr7_Lo                                                                      0xc0b57\n#define regUMCCH2_2_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtr7_Hi                                                                      0xc0b58\n#define regUMCCH2_2_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtl8                                                                         0xc0b59\n#define regUMCCH2_2_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH2_2_PerfMonCtr8_Lo                                                                      0xc0b5a\n#define regUMCCH2_2_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH2_2_PerfMonCtr8_Hi                                                                      0xc0b5b\n#define regUMCCH2_2_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH3_2_BaseAddrCS0                                                                         0xc0c00\n#define regUMCCH3_2_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH3_2_AddrMaskCS01                                                                        0xc0c08\n#define regUMCCH3_2_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH3_2_AddrSelCS01                                                                         0xc0c10\n#define regUMCCH3_2_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH3_2_AddrHashBank0                                                                       0xc0c32\n#define regUMCCH3_2_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH3_2_AddrHashBank1                                                                       0xc0c33\n#define regUMCCH3_2_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH3_2_AddrHashBank2                                                                       0xc0c34\n#define regUMCCH3_2_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH3_2_AddrHashBank3                                                                       0xc0c35\n#define regUMCCH3_2_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH3_2_AddrHashBank4                                                                       0xc0c36\n#define regUMCCH3_2_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH3_2_AddrHashBank5                                                                       0xc0c37\n#define regUMCCH3_2_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH3_2_EccErrCntSel                                                                        0xc0f28\n#define regUMCCH3_2_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH3_2_EccErrCnt                                                                           0xc0f29\n#define regUMCCH3_2_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH3_2_PerfMonCtlClk                                                                       0xc0f40\n#define regUMCCH3_2_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH3_2_PerfMonCtrClk_Lo                                                                    0xc0f41\n#define regUMCCH3_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH3_2_PerfMonCtrClk_Hi                                                                    0xc0f42\n#define regUMCCH3_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH3_2_PerfMonCtl1                                                                         0xc0f44\n#define regUMCCH3_2_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH3_2_PerfMonCtr1_Lo                                                                      0xc0f45\n#define regUMCCH3_2_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtr1_Hi                                                                      0xc0f46\n#define regUMCCH3_2_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtl2                                                                         0xc0f47\n#define regUMCCH3_2_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH3_2_PerfMonCtr2_Lo                                                                      0xc0f48\n#define regUMCCH3_2_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtr2_Hi                                                                      0xc0f49\n#define regUMCCH3_2_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtl3                                                                         0xc0f4a\n#define regUMCCH3_2_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH3_2_PerfMonCtr3_Lo                                                                      0xc0f4b\n#define regUMCCH3_2_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtr3_Hi                                                                      0xc0f4c\n#define regUMCCH3_2_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtl4                                                                         0xc0f4d\n#define regUMCCH3_2_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH3_2_PerfMonCtr4_Lo                                                                      0xc0f4e\n#define regUMCCH3_2_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtr4_Hi                                                                      0xc0f4f\n#define regUMCCH3_2_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtl5                                                                         0xc0f50\n#define regUMCCH3_2_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH3_2_PerfMonCtr5_Lo                                                                      0xc0f51\n#define regUMCCH3_2_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtr5_Hi                                                                      0xc0f52\n#define regUMCCH3_2_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtl6                                                                         0xc0f53\n#define regUMCCH3_2_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH3_2_PerfMonCtr6_Lo                                                                      0xc0f54\n#define regUMCCH3_2_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtr6_Hi                                                                      0xc0f55\n#define regUMCCH3_2_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtl7                                                                         0xc0f56\n#define regUMCCH3_2_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH3_2_PerfMonCtr7_Lo                                                                      0xc0f57\n#define regUMCCH3_2_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtr7_Hi                                                                      0xc0f58\n#define regUMCCH3_2_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtl8                                                                         0xc0f59\n#define regUMCCH3_2_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH3_2_PerfMonCtr8_Lo                                                                      0xc0f5a\n#define regUMCCH3_2_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH3_2_PerfMonCtr8_Hi                                                                      0xc0f5b\n#define regUMCCH3_2_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH4_2_BaseAddrCS0                                                                         0x100000\n#define regUMCCH4_2_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH4_2_AddrMaskCS01                                                                        0x100008\n#define regUMCCH4_2_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH4_2_AddrSelCS01                                                                         0x100010\n#define regUMCCH4_2_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH4_2_AddrHashBank0                                                                       0x100032\n#define regUMCCH4_2_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH4_2_AddrHashBank1                                                                       0x100033\n#define regUMCCH4_2_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH4_2_AddrHashBank2                                                                       0x100034\n#define regUMCCH4_2_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH4_2_AddrHashBank3                                                                       0x100035\n#define regUMCCH4_2_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH4_2_AddrHashBank4                                                                       0x100036\n#define regUMCCH4_2_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH4_2_AddrHashBank5                                                                       0x100037\n#define regUMCCH4_2_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH4_2_EccErrCntSel                                                                        0x100328\n#define regUMCCH4_2_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH4_2_EccErrCnt                                                                           0x100329\n#define regUMCCH4_2_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH4_2_PerfMonCtlClk                                                                       0x100340\n#define regUMCCH4_2_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH4_2_PerfMonCtrClk_Lo                                                                    0x100341\n#define regUMCCH4_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH4_2_PerfMonCtrClk_Hi                                                                    0x100342\n#define regUMCCH4_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH4_2_PerfMonCtl1                                                                         0x100344\n#define regUMCCH4_2_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH4_2_PerfMonCtr1_Lo                                                                      0x100345\n#define regUMCCH4_2_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtr1_Hi                                                                      0x100346\n#define regUMCCH4_2_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtl2                                                                         0x100347\n#define regUMCCH4_2_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH4_2_PerfMonCtr2_Lo                                                                      0x100348\n#define regUMCCH4_2_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtr2_Hi                                                                      0x100349\n#define regUMCCH4_2_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtl3                                                                         0x10034a\n#define regUMCCH4_2_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH4_2_PerfMonCtr3_Lo                                                                      0x10034b\n#define regUMCCH4_2_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtr3_Hi                                                                      0x10034c\n#define regUMCCH4_2_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtl4                                                                         0x10034d\n#define regUMCCH4_2_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH4_2_PerfMonCtr4_Lo                                                                      0x10034e\n#define regUMCCH4_2_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtr4_Hi                                                                      0x10034f\n#define regUMCCH4_2_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtl5                                                                         0x100350\n#define regUMCCH4_2_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH4_2_PerfMonCtr5_Lo                                                                      0x100351\n#define regUMCCH4_2_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtr5_Hi                                                                      0x100352\n#define regUMCCH4_2_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtl6                                                                         0x100353\n#define regUMCCH4_2_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH4_2_PerfMonCtr6_Lo                                                                      0x100354\n#define regUMCCH4_2_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtr6_Hi                                                                      0x100355\n#define regUMCCH4_2_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtl7                                                                         0x100356\n#define regUMCCH4_2_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH4_2_PerfMonCtr7_Lo                                                                      0x100357\n#define regUMCCH4_2_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtr7_Hi                                                                      0x100358\n#define regUMCCH4_2_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtl8                                                                         0x100359\n#define regUMCCH4_2_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH4_2_PerfMonCtr8_Lo                                                                      0x10035a\n#define regUMCCH4_2_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH4_2_PerfMonCtr8_Hi                                                                      0x10035b\n#define regUMCCH4_2_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH5_2_BaseAddrCS0                                                                         0x100400\n#define regUMCCH5_2_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH5_2_AddrMaskCS01                                                                        0x100408\n#define regUMCCH5_2_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH5_2_AddrSelCS01                                                                         0x100410\n#define regUMCCH5_2_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH5_2_AddrHashBank0                                                                       0x100432\n#define regUMCCH5_2_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH5_2_AddrHashBank1                                                                       0x100433\n#define regUMCCH5_2_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH5_2_AddrHashBank2                                                                       0x100434\n#define regUMCCH5_2_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH5_2_AddrHashBank3                                                                       0x100435\n#define regUMCCH5_2_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH5_2_AddrHashBank4                                                                       0x100436\n#define regUMCCH5_2_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH5_2_AddrHashBank5                                                                       0x100437\n#define regUMCCH5_2_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH5_2_EccErrCntSel                                                                        0x100728\n#define regUMCCH5_2_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH5_2_EccErrCnt                                                                           0x100729\n#define regUMCCH5_2_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH5_2_PerfMonCtlClk                                                                       0x100740\n#define regUMCCH5_2_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH5_2_PerfMonCtrClk_Lo                                                                    0x100741\n#define regUMCCH5_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH5_2_PerfMonCtrClk_Hi                                                                    0x100742\n#define regUMCCH5_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH5_2_PerfMonCtl1                                                                         0x100744\n#define regUMCCH5_2_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH5_2_PerfMonCtr1_Lo                                                                      0x100745\n#define regUMCCH5_2_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtr1_Hi                                                                      0x100746\n#define regUMCCH5_2_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtl2                                                                         0x100747\n#define regUMCCH5_2_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH5_2_PerfMonCtr2_Lo                                                                      0x100748\n#define regUMCCH5_2_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtr2_Hi                                                                      0x100749\n#define regUMCCH5_2_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtl3                                                                         0x10074a\n#define regUMCCH5_2_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH5_2_PerfMonCtr3_Lo                                                                      0x10074b\n#define regUMCCH5_2_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtr3_Hi                                                                      0x10074c\n#define regUMCCH5_2_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtl4                                                                         0x10074d\n#define regUMCCH5_2_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH5_2_PerfMonCtr4_Lo                                                                      0x10074e\n#define regUMCCH5_2_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtr4_Hi                                                                      0x10074f\n#define regUMCCH5_2_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtl5                                                                         0x100750\n#define regUMCCH5_2_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH5_2_PerfMonCtr5_Lo                                                                      0x100751\n#define regUMCCH5_2_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtr5_Hi                                                                      0x100752\n#define regUMCCH5_2_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtl6                                                                         0x100753\n#define regUMCCH5_2_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH5_2_PerfMonCtr6_Lo                                                                      0x100754\n#define regUMCCH5_2_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtr6_Hi                                                                      0x100755\n#define regUMCCH5_2_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtl7                                                                         0x100756\n#define regUMCCH5_2_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH5_2_PerfMonCtr7_Lo                                                                      0x100757\n#define regUMCCH5_2_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtr7_Hi                                                                      0x100758\n#define regUMCCH5_2_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtl8                                                                         0x100759\n#define regUMCCH5_2_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH5_2_PerfMonCtr8_Lo                                                                      0x10075a\n#define regUMCCH5_2_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH5_2_PerfMonCtr8_Hi                                                                      0x10075b\n#define regUMCCH5_2_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH6_2_BaseAddrCS0                                                                         0x100800\n#define regUMCCH6_2_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH6_2_AddrMaskCS01                                                                        0x100808\n#define regUMCCH6_2_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH6_2_AddrSelCS01                                                                         0x100810\n#define regUMCCH6_2_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH6_2_AddrHashBank0                                                                       0x100832\n#define regUMCCH6_2_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH6_2_AddrHashBank1                                                                       0x100833\n#define regUMCCH6_2_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH6_2_AddrHashBank2                                                                       0x100834\n#define regUMCCH6_2_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH6_2_AddrHashBank3                                                                       0x100835\n#define regUMCCH6_2_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH6_2_AddrHashBank4                                                                       0x100836\n#define regUMCCH6_2_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH6_2_AddrHashBank5                                                                       0x100837\n#define regUMCCH6_2_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH6_2_EccErrCntSel                                                                        0x100b28\n#define regUMCCH6_2_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH6_2_EccErrCnt                                                                           0x100b29\n#define regUMCCH6_2_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH6_2_PerfMonCtlClk                                                                       0x100b40\n#define regUMCCH6_2_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH6_2_PerfMonCtrClk_Lo                                                                    0x100b41\n#define regUMCCH6_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH6_2_PerfMonCtrClk_Hi                                                                    0x100b42\n#define regUMCCH6_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH6_2_PerfMonCtl1                                                                         0x100b44\n#define regUMCCH6_2_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH6_2_PerfMonCtr1_Lo                                                                      0x100b45\n#define regUMCCH6_2_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtr1_Hi                                                                      0x100b46\n#define regUMCCH6_2_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtl2                                                                         0x100b47\n#define regUMCCH6_2_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH6_2_PerfMonCtr2_Lo                                                                      0x100b48\n#define regUMCCH6_2_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtr2_Hi                                                                      0x100b49\n#define regUMCCH6_2_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtl3                                                                         0x100b4a\n#define regUMCCH6_2_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH6_2_PerfMonCtr3_Lo                                                                      0x100b4b\n#define regUMCCH6_2_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtr3_Hi                                                                      0x100b4c\n#define regUMCCH6_2_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtl4                                                                         0x100b4d\n#define regUMCCH6_2_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH6_2_PerfMonCtr4_Lo                                                                      0x100b4e\n#define regUMCCH6_2_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtr4_Hi                                                                      0x100b4f\n#define regUMCCH6_2_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtl5                                                                         0x100b50\n#define regUMCCH6_2_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH6_2_PerfMonCtr5_Lo                                                                      0x100b51\n#define regUMCCH6_2_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtr5_Hi                                                                      0x100b52\n#define regUMCCH6_2_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtl6                                                                         0x100b53\n#define regUMCCH6_2_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH6_2_PerfMonCtr6_Lo                                                                      0x100b54\n#define regUMCCH6_2_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtr6_Hi                                                                      0x100b55\n#define regUMCCH6_2_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtl7                                                                         0x100b56\n#define regUMCCH6_2_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH6_2_PerfMonCtr7_Lo                                                                      0x100b57\n#define regUMCCH6_2_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtr7_Hi                                                                      0x100b58\n#define regUMCCH6_2_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtl8                                                                         0x100b59\n#define regUMCCH6_2_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH6_2_PerfMonCtr8_Lo                                                                      0x100b5a\n#define regUMCCH6_2_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH6_2_PerfMonCtr8_Hi                                                                      0x100b5b\n#define regUMCCH6_2_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH7_2_BaseAddrCS0                                                                         0x100c00\n#define regUMCCH7_2_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH7_2_AddrMaskCS01                                                                        0x100c08\n#define regUMCCH7_2_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH7_2_AddrSelCS01                                                                         0x100c10\n#define regUMCCH7_2_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH7_2_AddrHashBank0                                                                       0x100c32\n#define regUMCCH7_2_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH7_2_AddrHashBank1                                                                       0x100c33\n#define regUMCCH7_2_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH7_2_AddrHashBank2                                                                       0x100c34\n#define regUMCCH7_2_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH7_2_AddrHashBank3                                                                       0x100c35\n#define regUMCCH7_2_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH7_2_AddrHashBank4                                                                       0x100c36\n#define regUMCCH7_2_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH7_2_AddrHashBank5                                                                       0x100c37\n#define regUMCCH7_2_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH7_2_EccErrCntSel                                                                        0x100f28\n#define regUMCCH7_2_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH7_2_EccErrCnt                                                                           0x100f29\n#define regUMCCH7_2_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH7_2_PerfMonCtlClk                                                                       0x100f40\n#define regUMCCH7_2_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH7_2_PerfMonCtrClk_Lo                                                                    0x100f41\n#define regUMCCH7_2_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH7_2_PerfMonCtrClk_Hi                                                                    0x100f42\n#define regUMCCH7_2_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH7_2_PerfMonCtl1                                                                         0x100f44\n#define regUMCCH7_2_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH7_2_PerfMonCtr1_Lo                                                                      0x100f45\n#define regUMCCH7_2_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtr1_Hi                                                                      0x100f46\n#define regUMCCH7_2_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtl2                                                                         0x100f47\n#define regUMCCH7_2_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH7_2_PerfMonCtr2_Lo                                                                      0x100f48\n#define regUMCCH7_2_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtr2_Hi                                                                      0x100f49\n#define regUMCCH7_2_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtl3                                                                         0x100f4a\n#define regUMCCH7_2_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH7_2_PerfMonCtr3_Lo                                                                      0x100f4b\n#define regUMCCH7_2_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtr3_Hi                                                                      0x100f4c\n#define regUMCCH7_2_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtl4                                                                         0x100f4d\n#define regUMCCH7_2_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH7_2_PerfMonCtr4_Lo                                                                      0x100f4e\n#define regUMCCH7_2_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtr4_Hi                                                                      0x100f4f\n#define regUMCCH7_2_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtl5                                                                         0x100f50\n#define regUMCCH7_2_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH7_2_PerfMonCtr5_Lo                                                                      0x100f51\n#define regUMCCH7_2_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtr5_Hi                                                                      0x100f52\n#define regUMCCH7_2_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtl6                                                                         0x100f53\n#define regUMCCH7_2_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH7_2_PerfMonCtr6_Lo                                                                      0x100f54\n#define regUMCCH7_2_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtr6_Hi                                                                      0x100f55\n#define regUMCCH7_2_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtl7                                                                         0x100f56\n#define regUMCCH7_2_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH7_2_PerfMonCtr7_Lo                                                                      0x100f57\n#define regUMCCH7_2_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtr7_Hi                                                                      0x100f58\n#define regUMCCH7_2_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtl8                                                                         0x100f59\n#define regUMCCH7_2_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH7_2_PerfMonCtr8_Lo                                                                      0x100f5a\n#define regUMCCH7_2_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH7_2_PerfMonCtr8_Hi                                                                      0x100f5b\n#define regUMCCH7_2_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH0_3_BaseAddrCS0                                                                         0x140000\n#define regUMCCH0_3_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH0_3_AddrMaskCS01                                                                        0x140008\n#define regUMCCH0_3_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH0_3_AddrSelCS01                                                                         0x140010\n#define regUMCCH0_3_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH0_3_AddrHashBank0                                                                       0x140032\n#define regUMCCH0_3_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH0_3_AddrHashBank1                                                                       0x140033\n#define regUMCCH0_3_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH0_3_AddrHashBank2                                                                       0x140034\n#define regUMCCH0_3_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH0_3_AddrHashBank3                                                                       0x140035\n#define regUMCCH0_3_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH0_3_AddrHashBank4                                                                       0x140036\n#define regUMCCH0_3_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH0_3_AddrHashBank5                                                                       0x140037\n#define regUMCCH0_3_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH0_3_EccErrCntSel                                                                        0x140328\n#define regUMCCH0_3_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH0_3_EccErrCnt                                                                           0x140329\n#define regUMCCH0_3_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH0_3_PerfMonCtlClk                                                                       0x140340\n#define regUMCCH0_3_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH0_3_PerfMonCtrClk_Lo                                                                    0x140341\n#define regUMCCH0_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH0_3_PerfMonCtrClk_Hi                                                                    0x140342\n#define regUMCCH0_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH0_3_PerfMonCtl1                                                                         0x140344\n#define regUMCCH0_3_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH0_3_PerfMonCtr1_Lo                                                                      0x140345\n#define regUMCCH0_3_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtr1_Hi                                                                      0x140346\n#define regUMCCH0_3_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtl2                                                                         0x140347\n#define regUMCCH0_3_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH0_3_PerfMonCtr2_Lo                                                                      0x140348\n#define regUMCCH0_3_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtr2_Hi                                                                      0x140349\n#define regUMCCH0_3_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtl3                                                                         0x14034a\n#define regUMCCH0_3_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH0_3_PerfMonCtr3_Lo                                                                      0x14034b\n#define regUMCCH0_3_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtr3_Hi                                                                      0x14034c\n#define regUMCCH0_3_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtl4                                                                         0x14034d\n#define regUMCCH0_3_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH0_3_PerfMonCtr4_Lo                                                                      0x14034e\n#define regUMCCH0_3_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtr4_Hi                                                                      0x14034f\n#define regUMCCH0_3_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtl5                                                                         0x140350\n#define regUMCCH0_3_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH0_3_PerfMonCtr5_Lo                                                                      0x140351\n#define regUMCCH0_3_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtr5_Hi                                                                      0x140352\n#define regUMCCH0_3_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtl6                                                                         0x140353\n#define regUMCCH0_3_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH0_3_PerfMonCtr6_Lo                                                                      0x140354\n#define regUMCCH0_3_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtr6_Hi                                                                      0x140355\n#define regUMCCH0_3_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtl7                                                                         0x140356\n#define regUMCCH0_3_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH0_3_PerfMonCtr7_Lo                                                                      0x140357\n#define regUMCCH0_3_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtr7_Hi                                                                      0x140358\n#define regUMCCH0_3_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtl8                                                                         0x140359\n#define regUMCCH0_3_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH0_3_PerfMonCtr8_Lo                                                                      0x14035a\n#define regUMCCH0_3_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH0_3_PerfMonCtr8_Hi                                                                      0x14035b\n#define regUMCCH0_3_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH1_3_BaseAddrCS0                                                                         0x140400\n#define regUMCCH1_3_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH1_3_AddrMaskCS01                                                                        0x140408\n#define regUMCCH1_3_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH1_3_AddrSelCS01                                                                         0x140410\n#define regUMCCH1_3_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH1_3_AddrHashBank0                                                                       0x140432\n#define regUMCCH1_3_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH1_3_AddrHashBank1                                                                       0x140433\n#define regUMCCH1_3_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH1_3_AddrHashBank2                                                                       0x140434\n#define regUMCCH1_3_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH1_3_AddrHashBank3                                                                       0x140435\n#define regUMCCH1_3_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH1_3_AddrHashBank4                                                                       0x140436\n#define regUMCCH1_3_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH1_3_AddrHashBank5                                                                       0x140437\n#define regUMCCH1_3_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH1_3_EccErrCntSel                                                                        0x140728\n#define regUMCCH1_3_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH1_3_EccErrCnt                                                                           0x140729\n#define regUMCCH1_3_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH1_3_PerfMonCtlClk                                                                       0x140740\n#define regUMCCH1_3_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH1_3_PerfMonCtrClk_Lo                                                                    0x140741\n#define regUMCCH1_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH1_3_PerfMonCtrClk_Hi                                                                    0x140742\n#define regUMCCH1_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH1_3_PerfMonCtl1                                                                         0x140744\n#define regUMCCH1_3_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH1_3_PerfMonCtr1_Lo                                                                      0x140745\n#define regUMCCH1_3_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtr1_Hi                                                                      0x140746\n#define regUMCCH1_3_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtl2                                                                         0x140747\n#define regUMCCH1_3_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH1_3_PerfMonCtr2_Lo                                                                      0x140748\n#define regUMCCH1_3_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtr2_Hi                                                                      0x140749\n#define regUMCCH1_3_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtl3                                                                         0x14074a\n#define regUMCCH1_3_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH1_3_PerfMonCtr3_Lo                                                                      0x14074b\n#define regUMCCH1_3_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtr3_Hi                                                                      0x14074c\n#define regUMCCH1_3_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtl4                                                                         0x14074d\n#define regUMCCH1_3_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH1_3_PerfMonCtr4_Lo                                                                      0x14074e\n#define regUMCCH1_3_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtr4_Hi                                                                      0x14074f\n#define regUMCCH1_3_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtl5                                                                         0x140750\n#define regUMCCH1_3_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH1_3_PerfMonCtr5_Lo                                                                      0x140751\n#define regUMCCH1_3_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtr5_Hi                                                                      0x140752\n#define regUMCCH1_3_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtl6                                                                         0x140753\n#define regUMCCH1_3_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH1_3_PerfMonCtr6_Lo                                                                      0x140754\n#define regUMCCH1_3_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtr6_Hi                                                                      0x140755\n#define regUMCCH1_3_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtl7                                                                         0x140756\n#define regUMCCH1_3_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH1_3_PerfMonCtr7_Lo                                                                      0x140757\n#define regUMCCH1_3_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtr7_Hi                                                                      0x140758\n#define regUMCCH1_3_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtl8                                                                         0x140759\n#define regUMCCH1_3_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH1_3_PerfMonCtr8_Lo                                                                      0x14075a\n#define regUMCCH1_3_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH1_3_PerfMonCtr8_Hi                                                                      0x14075b\n#define regUMCCH1_3_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH2_3_BaseAddrCS0                                                                         0x140800\n#define regUMCCH2_3_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH2_3_AddrMaskCS01                                                                        0x140808\n#define regUMCCH2_3_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH2_3_AddrSelCS01                                                                         0x140810\n#define regUMCCH2_3_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH2_3_AddrHashBank0                                                                       0x140832\n#define regUMCCH2_3_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH2_3_AddrHashBank1                                                                       0x140833\n#define regUMCCH2_3_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH2_3_AddrHashBank2                                                                       0x140834\n#define regUMCCH2_3_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH2_3_AddrHashBank3                                                                       0x140835\n#define regUMCCH2_3_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH2_3_AddrHashBank4                                                                       0x140836\n#define regUMCCH2_3_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH2_3_AddrHashBank5                                                                       0x140837\n#define regUMCCH2_3_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH2_3_EccErrCntSel                                                                        0x140b28\n#define regUMCCH2_3_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH2_3_EccErrCnt                                                                           0x140b29\n#define regUMCCH2_3_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH2_3_PerfMonCtlClk                                                                       0x140b40\n#define regUMCCH2_3_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH2_3_PerfMonCtrClk_Lo                                                                    0x140b41\n#define regUMCCH2_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH2_3_PerfMonCtrClk_Hi                                                                    0x140b42\n#define regUMCCH2_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH2_3_PerfMonCtl1                                                                         0x140b44\n#define regUMCCH2_3_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH2_3_PerfMonCtr1_Lo                                                                      0x140b45\n#define regUMCCH2_3_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtr1_Hi                                                                      0x140b46\n#define regUMCCH2_3_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtl2                                                                         0x140b47\n#define regUMCCH2_3_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH2_3_PerfMonCtr2_Lo                                                                      0x140b48\n#define regUMCCH2_3_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtr2_Hi                                                                      0x140b49\n#define regUMCCH2_3_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtl3                                                                         0x140b4a\n#define regUMCCH2_3_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH2_3_PerfMonCtr3_Lo                                                                      0x140b4b\n#define regUMCCH2_3_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtr3_Hi                                                                      0x140b4c\n#define regUMCCH2_3_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtl4                                                                         0x140b4d\n#define regUMCCH2_3_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH2_3_PerfMonCtr4_Lo                                                                      0x140b4e\n#define regUMCCH2_3_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtr4_Hi                                                                      0x140b4f\n#define regUMCCH2_3_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtl5                                                                         0x140b50\n#define regUMCCH2_3_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH2_3_PerfMonCtr5_Lo                                                                      0x140b51\n#define regUMCCH2_3_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtr5_Hi                                                                      0x140b52\n#define regUMCCH2_3_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtl6                                                                         0x140b53\n#define regUMCCH2_3_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH2_3_PerfMonCtr6_Lo                                                                      0x140b54\n#define regUMCCH2_3_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtr6_Hi                                                                      0x140b55\n#define regUMCCH2_3_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtl7                                                                         0x140b56\n#define regUMCCH2_3_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH2_3_PerfMonCtr7_Lo                                                                      0x140b57\n#define regUMCCH2_3_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtr7_Hi                                                                      0x140b58\n#define regUMCCH2_3_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtl8                                                                         0x140b59\n#define regUMCCH2_3_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH2_3_PerfMonCtr8_Lo                                                                      0x140b5a\n#define regUMCCH2_3_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH2_3_PerfMonCtr8_Hi                                                                      0x140b5b\n#define regUMCCH2_3_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH3_3_BaseAddrCS0                                                                         0x140c00\n#define regUMCCH3_3_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH3_3_AddrMaskCS01                                                                        0x140c08\n#define regUMCCH3_3_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH3_3_AddrSelCS01                                                                         0x140c10\n#define regUMCCH3_3_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH3_3_AddrHashBank0                                                                       0x140c32\n#define regUMCCH3_3_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH3_3_AddrHashBank1                                                                       0x140c33\n#define regUMCCH3_3_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH3_3_AddrHashBank2                                                                       0x140c34\n#define regUMCCH3_3_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH3_3_AddrHashBank3                                                                       0x140c35\n#define regUMCCH3_3_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH3_3_AddrHashBank4                                                                       0x140c36\n#define regUMCCH3_3_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH3_3_AddrHashBank5                                                                       0x140c37\n#define regUMCCH3_3_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH3_3_EccErrCntSel                                                                        0x140f28\n#define regUMCCH3_3_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH3_3_EccErrCnt                                                                           0x140f29\n#define regUMCCH3_3_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH3_3_PerfMonCtlClk                                                                       0x140f40\n#define regUMCCH3_3_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH3_3_PerfMonCtrClk_Lo                                                                    0x140f41\n#define regUMCCH3_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH3_3_PerfMonCtrClk_Hi                                                                    0x140f42\n#define regUMCCH3_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH3_3_PerfMonCtl1                                                                         0x140f44\n#define regUMCCH3_3_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH3_3_PerfMonCtr1_Lo                                                                      0x140f45\n#define regUMCCH3_3_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtr1_Hi                                                                      0x140f46\n#define regUMCCH3_3_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtl2                                                                         0x140f47\n#define regUMCCH3_3_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH3_3_PerfMonCtr2_Lo                                                                      0x140f48\n#define regUMCCH3_3_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtr2_Hi                                                                      0x140f49\n#define regUMCCH3_3_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtl3                                                                         0x140f4a\n#define regUMCCH3_3_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH3_3_PerfMonCtr3_Lo                                                                      0x140f4b\n#define regUMCCH3_3_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtr3_Hi                                                                      0x140f4c\n#define regUMCCH3_3_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtl4                                                                         0x140f4d\n#define regUMCCH3_3_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH3_3_PerfMonCtr4_Lo                                                                      0x140f4e\n#define regUMCCH3_3_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtr4_Hi                                                                      0x140f4f\n#define regUMCCH3_3_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtl5                                                                         0x140f50\n#define regUMCCH3_3_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH3_3_PerfMonCtr5_Lo                                                                      0x140f51\n#define regUMCCH3_3_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtr5_Hi                                                                      0x140f52\n#define regUMCCH3_3_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtl6                                                                         0x140f53\n#define regUMCCH3_3_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH3_3_PerfMonCtr6_Lo                                                                      0x140f54\n#define regUMCCH3_3_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtr6_Hi                                                                      0x140f55\n#define regUMCCH3_3_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtl7                                                                         0x140f56\n#define regUMCCH3_3_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH3_3_PerfMonCtr7_Lo                                                                      0x140f57\n#define regUMCCH3_3_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtr7_Hi                                                                      0x140f58\n#define regUMCCH3_3_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtl8                                                                         0x140f59\n#define regUMCCH3_3_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH3_3_PerfMonCtr8_Lo                                                                      0x140f5a\n#define regUMCCH3_3_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH3_3_PerfMonCtr8_Hi                                                                      0x140f5b\n#define regUMCCH3_3_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH4_3_BaseAddrCS0                                                                         0x180000\n#define regUMCCH4_3_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH4_3_AddrMaskCS01                                                                        0x180008\n#define regUMCCH4_3_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH4_3_AddrSelCS01                                                                         0x180010\n#define regUMCCH4_3_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH4_3_AddrHashBank0                                                                       0x180032\n#define regUMCCH4_3_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH4_3_AddrHashBank1                                                                       0x180033\n#define regUMCCH4_3_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH4_3_AddrHashBank2                                                                       0x180034\n#define regUMCCH4_3_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH4_3_AddrHashBank3                                                                       0x180035\n#define regUMCCH4_3_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH4_3_AddrHashBank4                                                                       0x180036\n#define regUMCCH4_3_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH4_3_AddrHashBank5                                                                       0x180037\n#define regUMCCH4_3_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH4_3_EccErrCntSel                                                                        0x180328\n#define regUMCCH4_3_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH4_3_EccErrCnt                                                                           0x180329\n#define regUMCCH4_3_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH4_3_PerfMonCtlClk                                                                       0x180340\n#define regUMCCH4_3_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH4_3_PerfMonCtrClk_Lo                                                                    0x180341\n#define regUMCCH4_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH4_3_PerfMonCtrClk_Hi                                                                    0x180342\n#define regUMCCH4_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH4_3_PerfMonCtl1                                                                         0x180344\n#define regUMCCH4_3_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH4_3_PerfMonCtr1_Lo                                                                      0x180345\n#define regUMCCH4_3_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtr1_Hi                                                                      0x180346\n#define regUMCCH4_3_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtl2                                                                         0x180347\n#define regUMCCH4_3_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH4_3_PerfMonCtr2_Lo                                                                      0x180348\n#define regUMCCH4_3_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtr2_Hi                                                                      0x180349\n#define regUMCCH4_3_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtl3                                                                         0x18034a\n#define regUMCCH4_3_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH4_3_PerfMonCtr3_Lo                                                                      0x18034b\n#define regUMCCH4_3_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtr3_Hi                                                                      0x18034c\n#define regUMCCH4_3_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtl4                                                                         0x18034d\n#define regUMCCH4_3_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH4_3_PerfMonCtr4_Lo                                                                      0x18034e\n#define regUMCCH4_3_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtr4_Hi                                                                      0x18034f\n#define regUMCCH4_3_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtl5                                                                         0x180350\n#define regUMCCH4_3_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH4_3_PerfMonCtr5_Lo                                                                      0x180351\n#define regUMCCH4_3_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtr5_Hi                                                                      0x180352\n#define regUMCCH4_3_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtl6                                                                         0x180353\n#define regUMCCH4_3_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH4_3_PerfMonCtr6_Lo                                                                      0x180354\n#define regUMCCH4_3_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtr6_Hi                                                                      0x180355\n#define regUMCCH4_3_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtl7                                                                         0x180356\n#define regUMCCH4_3_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH4_3_PerfMonCtr7_Lo                                                                      0x180357\n#define regUMCCH4_3_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtr7_Hi                                                                      0x180358\n#define regUMCCH4_3_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtl8                                                                         0x180359\n#define regUMCCH4_3_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH4_3_PerfMonCtr8_Lo                                                                      0x18035a\n#define regUMCCH4_3_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH4_3_PerfMonCtr8_Hi                                                                      0x18035b\n#define regUMCCH4_3_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH5_3_BaseAddrCS0                                                                         0x180400\n#define regUMCCH5_3_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH5_3_AddrMaskCS01                                                                        0x180408\n#define regUMCCH5_3_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH5_3_AddrSelCS01                                                                         0x180410\n#define regUMCCH5_3_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH5_3_AddrHashBank0                                                                       0x180432\n#define regUMCCH5_3_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH5_3_AddrHashBank1                                                                       0x180433\n#define regUMCCH5_3_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH5_3_AddrHashBank2                                                                       0x180434\n#define regUMCCH5_3_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH5_3_AddrHashBank3                                                                       0x180435\n#define regUMCCH5_3_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH5_3_AddrHashBank4                                                                       0x180436\n#define regUMCCH5_3_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH5_3_AddrHashBank5                                                                       0x180437\n#define regUMCCH5_3_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH5_3_EccErrCntSel                                                                        0x180728\n#define regUMCCH5_3_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH5_3_EccErrCnt                                                                           0x180729\n#define regUMCCH5_3_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH5_3_PerfMonCtlClk                                                                       0x180740\n#define regUMCCH5_3_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH5_3_PerfMonCtrClk_Lo                                                                    0x180741\n#define regUMCCH5_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH5_3_PerfMonCtrClk_Hi                                                                    0x180742\n#define regUMCCH5_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH5_3_PerfMonCtl1                                                                         0x180744\n#define regUMCCH5_3_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH5_3_PerfMonCtr1_Lo                                                                      0x180745\n#define regUMCCH5_3_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtr1_Hi                                                                      0x180746\n#define regUMCCH5_3_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtl2                                                                         0x180747\n#define regUMCCH5_3_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH5_3_PerfMonCtr2_Lo                                                                      0x180748\n#define regUMCCH5_3_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtr2_Hi                                                                      0x180749\n#define regUMCCH5_3_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtl3                                                                         0x18074a\n#define regUMCCH5_3_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH5_3_PerfMonCtr3_Lo                                                                      0x18074b\n#define regUMCCH5_3_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtr3_Hi                                                                      0x18074c\n#define regUMCCH5_3_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtl4                                                                         0x18074d\n#define regUMCCH5_3_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH5_3_PerfMonCtr4_Lo                                                                      0x18074e\n#define regUMCCH5_3_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtr4_Hi                                                                      0x18074f\n#define regUMCCH5_3_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtl5                                                                         0x180750\n#define regUMCCH5_3_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH5_3_PerfMonCtr5_Lo                                                                      0x180751\n#define regUMCCH5_3_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtr5_Hi                                                                      0x180752\n#define regUMCCH5_3_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtl6                                                                         0x180753\n#define regUMCCH5_3_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH5_3_PerfMonCtr6_Lo                                                                      0x180754\n#define regUMCCH5_3_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtr6_Hi                                                                      0x180755\n#define regUMCCH5_3_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtl7                                                                         0x180756\n#define regUMCCH5_3_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH5_3_PerfMonCtr7_Lo                                                                      0x180757\n#define regUMCCH5_3_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtr7_Hi                                                                      0x180758\n#define regUMCCH5_3_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtl8                                                                         0x180759\n#define regUMCCH5_3_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH5_3_PerfMonCtr8_Lo                                                                      0x18075a\n#define regUMCCH5_3_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH5_3_PerfMonCtr8_Hi                                                                      0x18075b\n#define regUMCCH5_3_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH6_3_BaseAddrCS0                                                                         0x180800\n#define regUMCCH6_3_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH6_3_AddrMaskCS01                                                                        0x180808\n#define regUMCCH6_3_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH6_3_AddrSelCS01                                                                         0x180810\n#define regUMCCH6_3_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH6_3_AddrHashBank0                                                                       0x180832\n#define regUMCCH6_3_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH6_3_AddrHashBank1                                                                       0x180833\n#define regUMCCH6_3_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH6_3_AddrHashBank2                                                                       0x180834\n#define regUMCCH6_3_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH6_3_AddrHashBank3                                                                       0x180835\n#define regUMCCH6_3_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH6_3_AddrHashBank4                                                                       0x180836\n#define regUMCCH6_3_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH6_3_AddrHashBank5                                                                       0x180837\n#define regUMCCH6_3_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH6_3_EccErrCntSel                                                                        0x180b28\n#define regUMCCH6_3_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH6_3_EccErrCnt                                                                           0x180b29\n#define regUMCCH6_3_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH6_3_PerfMonCtlClk                                                                       0x180b40\n#define regUMCCH6_3_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH6_3_PerfMonCtrClk_Lo                                                                    0x180b41\n#define regUMCCH6_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH6_3_PerfMonCtrClk_Hi                                                                    0x180b42\n#define regUMCCH6_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH6_3_PerfMonCtl1                                                                         0x180b44\n#define regUMCCH6_3_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH6_3_PerfMonCtr1_Lo                                                                      0x180b45\n#define regUMCCH6_3_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtr1_Hi                                                                      0x180b46\n#define regUMCCH6_3_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtl2                                                                         0x180b47\n#define regUMCCH6_3_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH6_3_PerfMonCtr2_Lo                                                                      0x180b48\n#define regUMCCH6_3_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtr2_Hi                                                                      0x180b49\n#define regUMCCH6_3_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtl3                                                                         0x180b4a\n#define regUMCCH6_3_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH6_3_PerfMonCtr3_Lo                                                                      0x180b4b\n#define regUMCCH6_3_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtr3_Hi                                                                      0x180b4c\n#define regUMCCH6_3_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtl4                                                                         0x180b4d\n#define regUMCCH6_3_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH6_3_PerfMonCtr4_Lo                                                                      0x180b4e\n#define regUMCCH6_3_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtr4_Hi                                                                      0x180b4f\n#define regUMCCH6_3_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtl5                                                                         0x180b50\n#define regUMCCH6_3_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH6_3_PerfMonCtr5_Lo                                                                      0x180b51\n#define regUMCCH6_3_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtr5_Hi                                                                      0x180b52\n#define regUMCCH6_3_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtl6                                                                         0x180b53\n#define regUMCCH6_3_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH6_3_PerfMonCtr6_Lo                                                                      0x180b54\n#define regUMCCH6_3_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtr6_Hi                                                                      0x180b55\n#define regUMCCH6_3_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtl7                                                                         0x180b56\n#define regUMCCH6_3_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH6_3_PerfMonCtr7_Lo                                                                      0x180b57\n#define regUMCCH6_3_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtr7_Hi                                                                      0x180b58\n#define regUMCCH6_3_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtl8                                                                         0x180b59\n#define regUMCCH6_3_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH6_3_PerfMonCtr8_Lo                                                                      0x180b5a\n#define regUMCCH6_3_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH6_3_PerfMonCtr8_Hi                                                                      0x180b5b\n#define regUMCCH6_3_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n\n\n#define regUMCCH7_3_BaseAddrCS0                                                                         0x180c00\n#define regUMCCH7_3_BaseAddrCS0_BASE_IDX                                                                1\n#define regUMCCH7_3_AddrMaskCS01                                                                        0x180c08\n#define regUMCCH7_3_AddrMaskCS01_BASE_IDX                                                               1\n#define regUMCCH7_3_AddrSelCS01                                                                         0x180c10\n#define regUMCCH7_3_AddrSelCS01_BASE_IDX                                                                1\n#define regUMCCH7_3_AddrHashBank0                                                                       0x180c32\n#define regUMCCH7_3_AddrHashBank0_BASE_IDX                                                              1\n#define regUMCCH7_3_AddrHashBank1                                                                       0x180c33\n#define regUMCCH7_3_AddrHashBank1_BASE_IDX                                                              1\n#define regUMCCH7_3_AddrHashBank2                                                                       0x180c34\n#define regUMCCH7_3_AddrHashBank2_BASE_IDX                                                              1\n#define regUMCCH7_3_AddrHashBank3                                                                       0x180c35\n#define regUMCCH7_3_AddrHashBank3_BASE_IDX                                                              1\n#define regUMCCH7_3_AddrHashBank4                                                                       0x180c36\n#define regUMCCH7_3_AddrHashBank4_BASE_IDX                                                              1\n#define regUMCCH7_3_AddrHashBank5                                                                       0x180c37\n#define regUMCCH7_3_AddrHashBank5_BASE_IDX                                                              1\n#define regUMCCH7_3_EccErrCntSel                                                                        0x180f28\n#define regUMCCH7_3_EccErrCntSel_BASE_IDX                                                               1\n#define regUMCCH7_3_EccErrCnt                                                                           0x180f29\n#define regUMCCH7_3_EccErrCnt_BASE_IDX                                                                  1\n#define regUMCCH7_3_PerfMonCtlClk                                                                       0x180f40\n#define regUMCCH7_3_PerfMonCtlClk_BASE_IDX                                                              1\n#define regUMCCH7_3_PerfMonCtrClk_Lo                                                                    0x180f41\n#define regUMCCH7_3_PerfMonCtrClk_Lo_BASE_IDX                                                           1\n#define regUMCCH7_3_PerfMonCtrClk_Hi                                                                    0x180f42\n#define regUMCCH7_3_PerfMonCtrClk_Hi_BASE_IDX                                                           1\n#define regUMCCH7_3_PerfMonCtl1                                                                         0x180f44\n#define regUMCCH7_3_PerfMonCtl1_BASE_IDX                                                                1\n#define regUMCCH7_3_PerfMonCtr1_Lo                                                                      0x180f45\n#define regUMCCH7_3_PerfMonCtr1_Lo_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtr1_Hi                                                                      0x180f46\n#define regUMCCH7_3_PerfMonCtr1_Hi_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtl2                                                                         0x180f47\n#define regUMCCH7_3_PerfMonCtl2_BASE_IDX                                                                1\n#define regUMCCH7_3_PerfMonCtr2_Lo                                                                      0x180f48\n#define regUMCCH7_3_PerfMonCtr2_Lo_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtr2_Hi                                                                      0x180f49\n#define regUMCCH7_3_PerfMonCtr2_Hi_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtl3                                                                         0x180f4a\n#define regUMCCH7_3_PerfMonCtl3_BASE_IDX                                                                1\n#define regUMCCH7_3_PerfMonCtr3_Lo                                                                      0x180f4b\n#define regUMCCH7_3_PerfMonCtr3_Lo_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtr3_Hi                                                                      0x180f4c\n#define regUMCCH7_3_PerfMonCtr3_Hi_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtl4                                                                         0x180f4d\n#define regUMCCH7_3_PerfMonCtl4_BASE_IDX                                                                1\n#define regUMCCH7_3_PerfMonCtr4_Lo                                                                      0x180f4e\n#define regUMCCH7_3_PerfMonCtr4_Lo_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtr4_Hi                                                                      0x180f4f\n#define regUMCCH7_3_PerfMonCtr4_Hi_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtl5                                                                         0x180f50\n#define regUMCCH7_3_PerfMonCtl5_BASE_IDX                                                                1\n#define regUMCCH7_3_PerfMonCtr5_Lo                                                                      0x180f51\n#define regUMCCH7_3_PerfMonCtr5_Lo_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtr5_Hi                                                                      0x180f52\n#define regUMCCH7_3_PerfMonCtr5_Hi_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtl6                                                                         0x180f53\n#define regUMCCH7_3_PerfMonCtl6_BASE_IDX                                                                1\n#define regUMCCH7_3_PerfMonCtr6_Lo                                                                      0x180f54\n#define regUMCCH7_3_PerfMonCtr6_Lo_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtr6_Hi                                                                      0x180f55\n#define regUMCCH7_3_PerfMonCtr6_Hi_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtl7                                                                         0x180f56\n#define regUMCCH7_3_PerfMonCtl7_BASE_IDX                                                                1\n#define regUMCCH7_3_PerfMonCtr7_Lo                                                                      0x180f57\n#define regUMCCH7_3_PerfMonCtr7_Lo_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtr7_Hi                                                                      0x180f58\n#define regUMCCH7_3_PerfMonCtr7_Hi_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtl8                                                                         0x180f59\n#define regUMCCH7_3_PerfMonCtl8_BASE_IDX                                                                1\n#define regUMCCH7_3_PerfMonCtr8_Lo                                                                      0x180f5a\n#define regUMCCH7_3_PerfMonCtr8_Lo_BASE_IDX                                                             1\n#define regUMCCH7_3_PerfMonCtr8_Hi                                                                      0x180f5b\n#define regUMCCH7_3_PerfMonCtr8_Hi_BASE_IDX                                                             1\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}