#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  4 16:49:02 2025
# Process ID: 23028
# Current directory: D:/yubdirectory/fft_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23160 D:\yubdirectory\fft_project\fft_project.xpr
# Log file: D:/yubdirectory/fft_project/vivado.log
# Journal file: D:/yubdirectory/fft_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/yubdirectory/fft_project/fft_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.121 ; gain = 0.000
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-i
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 2138.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.617 ; gain = 122.418
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3082.617 ; gain = 122.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3538.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 199 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 192 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 4073.965 ; gain = 2967.844
open_report: Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 4996.230 ; gain = 382.965
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -slack_lesser_than 0 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 5587.781 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -slack_lesser_than 0 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'step2_mul_en' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:427]
WARNING: [VRFC 10-3823] variable 'step2_mul_en' might have multiple concurrent drivers [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:404]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'step2_mul_en' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:427]
WARNING: [VRFC 10-3823] variable 'step2_mul_en' might have multiple concurrent drivers [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:404]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'step2_mul_en' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:427]
WARNING: [VRFC 10-3823] variable 'step2_mul_en' might have multiple concurrent drivers [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:404]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5587.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 5587.781 ; gain = 0.000
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5605.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5605.395 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 5605.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5606.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 5606.996 ; gain = 0.566
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 5606.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 5606.996 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 5645.215 ; gain = 38.219
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5696.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5696.625 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 5775.438 ; gain = 78.812
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug  4 17:19:50 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 17:19:50 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Mon Aug  4 17:50:41 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Mon Aug  4 17:51:16 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 8
[Mon Aug  4 17:51:22 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.657 . Memory (MB): peak = 5851.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5851.375 ; gain = 0.000
Restored from archive | CPU: 6.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5851.375 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 5851.375 ; gain = 46.078
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6106.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 6106.090 ; gain = 0.000
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 6106.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 6106.090 ; gain = 0.000
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug  4 18:27:20 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 18:27:20 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -slack_lesser_than 0 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 6106.090 ; gain = 0.000
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.654 . Memory (MB): peak = 6106.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6106.090 ; gain = 0.000
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6106.090 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 6106.090 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 6106.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 6106.090 ; gain = 0.000
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6106.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 6106.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 6106.090 ; gain = 0.000
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug  4 19:21:47 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 19:21:47 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6106.090 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug  4 19:26:46 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 19:26:46 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 6135.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6135.000 ; gain = 0.000
Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6135.000 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 6135.000 ; gain = 28.910
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-fbvb900-1-i
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 6401.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4037 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6549.336 ; gain = 314.117
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6549.336 ; gain = 314.117
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6549.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 6549.336 ; gain = 0.000
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug  4 20:08:24 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 20:08:24 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.698 . Memory (MB): peak = 6559.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6559.832 ; gain = 0.000
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6559.832 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 6559.832 ; gain = 10.496
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {1}] [get_ips vio_fft]
generate_target all [get_files  D:/yubdirectory/fft_project/fft_project.srcs/sources_1/ip/vio_fft/vio_fft.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_fft'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_fft'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_fft'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_fft'...
catch { config_ip_cache -export [get_ips -all vio_fft] }
export_ip_user_files -of_objects [get_files D:/yubdirectory/fft_project/fft_project.srcs/sources_1/ip/vio_fft/vio_fft.xci] -no_script -sync -force -quiet
reset_run vio_fft_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/vio_fft_synth_1

launch_runs vio_fft_synth_1 -jobs 8
[Mon Aug  4 20:55:37 2025] Launched vio_fft_synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/vio_fft_synth_1/runme.log
export_simulation -of_objects [get_files D:/yubdirectory/fft_project/fft_project.srcs/sources_1/ip/vio_fft/vio_fft.xci] -directory D:/yubdirectory/fft_project/fft_project.ip_user_files/sim_scripts -ip_user_files_dir D:/yubdirectory/fft_project/fft_project.ip_user_files -ipstatic_source_dir D:/yubdirectory/fft_project/fft_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yubdirectory/fft_project/fft_project.cache/compile_simlib/modelsim} {questa=D:/yubdirectory/fft_project/fft_project.cache/compile_simlib/questa} {riviera=D:/yubdirectory/fft_project/fft_project.cache/compile_simlib/riviera} {activehdl=D:/yubdirectory/fft_project/fft_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property strategy Performance_NetDelay_low [get_runs impl_1]
set_property STEPS.INIT_DESIGN.TCL.PRE {} [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sources_1\imports\8.3 src\module0.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sim_1\imports\8.3 src\tb_cos_gen.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sources_1\imports\8.3 src\module2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sources_1\imports\8.3 src\module0.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sim_1\imports\8.3 src\tb_cos_gen.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sources_1\imports\8.3 src\module2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug  4 21:09:50 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 21:09:50 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.785 . Memory (MB): peak = 6653.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6653.527 ; gain = 0.000
Restored from archive | CPU: 15.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6653.527 ; gain = 0.000
refresh_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:38 . Memory (MB): peak = 6653.527 ; gain = 47.266
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sources_1\imports\8.3 src\module0.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sim_1\imports\8.3 src\tb_cos_gen.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\yubdirectory\fft_project\fft_project.srcs\sources_1\imports\8.3 src\module2.sv:]
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -jobs 8
[Mon Aug  4 22:00:01 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 22:00:01 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property strategy Performance_NetDelay_high [get_runs impl_1]
launch_runs impl_1 -jobs 8
[Mon Aug  4 22:00:30 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 22:00:30 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.809 . Memory (MB): peak = 6828.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6828.125 ; gain = 0.000
Restored from archive | CPU: 17.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6828.125 ; gain = 0.000
refresh_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:40 . Memory (MB): peak = 6828.125 ; gain = 83.641
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
WARNING: [VRFC 10-3705] select index 511 into 'din_im' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:229]
WARNING: [VRFC 10-3705] select index 511 into 'din_re' is out of bounds [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:228]
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 6828.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 6828.125 ; gain = 0.000
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Aug  4 23:25:51 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Mon Aug  4 23:25:51 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.770 . Memory (MB): peak = 6906.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 6906.898 ; gain = 0.000
Restored from archive | CPU: 17.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 6906.898 ; gain = 0.000
refresh_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:36 . Memory (MB): peak = 6916.062 ; gain = 87.938
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yubdirectory/fft_project/fft_project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Aug  5 00:07:14 2025] Launched synth_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/synth_1/runme.log
[Tue Aug  5 00:07:15 2025] Launched impl_1...
Run output will be captured here: D:/yubdirectory/fft_project/fft_project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 7161.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7161.496 ; gain = 0.000
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7161.496 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 7161.496 ; gain = 103.691
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -slack_lesser_than 0 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 7378.031 ; gain = 122.355
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-fbvb900-1-i
INFO: [Project 1-454] Reading design checkpoint 'd:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK_GEN_100'
INFO: [Project 1-454] Reading design checkpoint 'd:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/vio_fft/vio_fft.dcp' for cell 'VIO_FFT'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.856 . Memory (MB): peak = 7418.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: VIO_FFT UUID: d4b2186e-1948-5754-9641-2b54c37f0fa4 
Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/vio_fft/vio_fft.xdc] for cell 'VIO_FFT'
Finished Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/vio_fft/vio_fft.xdc] for cell 'VIO_FFT'
Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK_GEN_100/inst'
Finished Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK_GEN_100/inst'
Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK_GEN_100/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK_GEN_100/inst'
Parsing XDC File [D:/yubdirectory/fft_project/fft_project.srcs/constrs_1/new/fft_top.xdc]
Finished Parsing XDC File [D:/yubdirectory/fft_project/fft_project.srcs/constrs_1/new/fft_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 7418.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 192 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 7418.473 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xczu7ev-fbvb900-1-i
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7418.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/new/top_module.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/yubdirectory/fft_project/.Xil/Vivado-23028-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/yubdirectory/fft_project/.Xil/Vivado-23028-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cos_gen' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:3]
INFO: [Synth 8-226] default block is never used [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'cos_gen' (2#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fft_top' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'step0_0' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
	Parameter N bound to: 32'sb00000000000000000000000100000000 
	Parameter FIX bound to: 32'sb00000000000000000000000000001001 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (3#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
INFO: [Synth 8-6157] synthesizing module 'step0_num_counter' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:29]
	Parameter NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'step0_num_counter' (4#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'step0_0' (5#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:3]
INFO: [Synth 8-6157] synthesizing module 'step0_1' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:125]
INFO: [Synth 8-6157] synthesizing module 'step_num_counter' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:185]
	Parameter NUM bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:214]
INFO: [Synth 8-6155] done synthesizing module 'step_num_counter' (6#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:185]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized0' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
	Parameter N bound to: 32'sb00000000000000000000000010000000 
	Parameter FIX bound to: 32'sb00000000000000000000000000001010 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized0' (6#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized1' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
	Parameter N bound to: 32'sb00000000000000000000000100000000 
	Parameter FIX bound to: 32'sb00000000000000000000000000001010 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized1' (6#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'step0_1' (7#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:125]
INFO: [Synth 8-6157] synthesizing module 'step0_2' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:297]
INFO: [Synth 8-6157] synthesizing module 'step_num_counter__parameterized0' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:185]
	Parameter NUM bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:214]
INFO: [Synth 8-6155] done synthesizing module 'step_num_counter__parameterized0' (7#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:185]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized2' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
	Parameter N bound to: 32'sb00000000000000000000000001000000 
	Parameter FIX bound to: 32'sb00000000000000000000000000001100 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized2' (7#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized3' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
	Parameter N bound to: 32'sb00000000000000000000000010000000 
	Parameter FIX bound to: 32'sb00000000000000000000000000001100 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized3' (7#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
INFO: [Synth 8-6157] synthesizing module 'twf512' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'twf512' (8#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'step0_2' (9#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv:297]
INFO: [Synth 8-6157] synthesizing module 'module0_cbfp' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv:3]
	Parameter cnt_size bound to: 5 - type: integer 
	Parameter array_size bound to: 16 - type: integer 
	Parameter array_num bound to: 4 - type: integer 
	Parameter din_size bound to: 23 - type: integer 
	Parameter dout_size bound to: 11 - type: integer 
	Parameter buffer_depth bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cbfp_sr' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:78]
	Parameter array_size bound to: 16 - type: integer 
	Parameter din_size bound to: 23 - type: integer 
	Parameter buffer_depth bound to: 64 - type: integer 
	Parameter clk_cnt bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cbfp_sr' (10#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:78]
INFO: [Synth 8-6157] synthesizing module 'fft_cbfp_cal_zero' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv:3]
	Parameter cnt_size bound to: 5 - type: integer 
	Parameter array_size bound to: 16 - type: integer 
	Parameter array_num bound to: 4 - type: integer 
	Parameter din_size bound to: 23 - type: integer 
	Parameter buffer_depth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fft_cbfp_cal_zero' (11#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fft_output_shift' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv:111]
	Parameter cnt_size bound to: 5 - type: integer 
	Parameter din_size bound to: 23 - type: integer 
	Parameter dout_size bound to: 11 - type: integer 
	Parameter array_num bound to: 4 - type: integer 
	Parameter array_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fft_output_shift' (12#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv:111]
INFO: [Synth 8-6157] synthesizing module 'cbfp_sr_output' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:128]
	Parameter array_size bound to: 16 - type: integer 
	Parameter din_size bound to: 11 - type: integer 
	Parameter buffer_depth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cbfp_sr_output' (13#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:128]
INFO: [Synth 8-6157] synthesizing module 'min_val' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv:386]
INFO: [Synth 8-6155] done synthesizing module 'min_val' (14#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv:386]
INFO: [Synth 8-6155] done synthesizing module 'module0_cbfp' (15#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv:3]
INFO: [Synth 8-6157] synthesizing module 'step1_0' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized4' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
	Parameter N bound to: 32'sb00000000000000000000000000100000 
	Parameter FIX bound to: 32'sb00000000000000000000000000001011 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized4' (15#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
INFO: [Synth 8-6157] synthesizing module 'step10_num_counter' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:383]
	Parameter NUM bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'step10_num_counter' (16#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:383]
INFO: [Synth 8-6155] done synthesizing module 'step1_0' (17#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'step1_1' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv:148]
INFO: [Synth 8-6157] synthesizing module 'step_num_counter__parameterized1' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:185]
	Parameter NUM bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:214]
INFO: [Synth 8-6155] done synthesizing module 'step_num_counter__parameterized1' (17#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv:185]
INFO: [Synth 8-6157] synthesizing module 'shift11_reg' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:186]
	Parameter FIX bound to: 32'sb00000000000000000000000000001100 
INFO: [Synth 8-6155] done synthesizing module 'shift11_reg' (18#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:186]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized5' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
	Parameter N bound to: 32'sb00000000000000000000000000100000 
	Parameter FIX bound to: 32'sb00000000000000000000000000001100 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized5' (18#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'step1_1' (19#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv:148]
INFO: [Synth 8-6157] synthesizing module 'step1_2' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv:315]
INFO: [Synth 8-6157] synthesizing module 'twf64' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv:3]
INFO: [Synth 8-226] default block is never used [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'twf64' (20#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'step1_2' (21#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv:315]
INFO: [Synth 8-6157] synthesizing module 'module1_cbfp' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv:3]
	Parameter cnt_size bound to: 5 - type: integer 
	Parameter array_size bound to: 16 - type: integer 
	Parameter array_num bound to: 4 - type: integer 
	Parameter din_size bound to: 25 - type: integer 
	Parameter dout_size bound to: 12 - type: integer 
	Parameter buffer_depth bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_cbfp_cal_zero_m1' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv:167]
	Parameter cnt_size bound to: 5 - type: integer 
	Parameter array_size bound to: 8 - type: integer 
	Parameter din_size bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fft_cbfp_cal_zero_m1' (22#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv:167]
INFO: [Synth 8-6157] synthesizing module 'fft_output_shift_m1' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv:265]
	Parameter cnt_size bound to: 5 - type: integer 
	Parameter din_size bound to: 25 - type: integer 
	Parameter dout_size bound to: 12 - type: integer 
	Parameter array_size bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fft_output_shift_m1' (23#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv:265]
INFO: [Synth 8-6155] done synthesizing module 'module1_cbfp' (24#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv:3]
INFO: [Synth 8-6157] synthesizing module 'index_sum' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:4]
INFO: [Synth 8-226] default block is never used [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:41]
INFO: [Synth 8-226] default block is never used [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:189]
INFO: [Synth 8-6155] done synthesizing module 'index_sum' (25#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'step2_0' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'step2_0' (26#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:329]
INFO: [Synth 8-6157] synthesizing module 'step2_1' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:403]
INFO: [Synth 8-6155] done synthesizing module 'step2_1' (27#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:403]
INFO: [Synth 8-6157] synthesizing module 'step2_2' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:496]
INFO: [Synth 8-6155] done synthesizing module 'step2_2' (28#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:496]
INFO: [Synth 8-6157] synthesizing module 'index_reorder' [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:602]
INFO: [Synth 8-226] default block is never used [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:713]
INFO: [Synth 8-6155] done synthesizing module 'index_reorder' (29#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv:602]
INFO: [Synth 8-6155] done synthesizing module 'fft_top' (30#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'vio_fft' [D:/yubdirectory/fft_project/.Xil/Vivado-23028-DESKTOP-7CFQ9ND/realtime/vio_fft_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_fft' (31#1) [D:/yubdirectory/fft_project/.Xil/Vivado-23028-DESKTOP-7CFQ9ND/realtime/vio_fft_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FFT_TOP'. This will prevent further optimization [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/new/top_module.sv:44]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VIO_FFT'. This will prevent further optimization [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/new/top_module.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (32#1) [D:/yubdirectory/fft_project/fft_project.srcs/sources_1/new/top_module.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 7418.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 7418.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 7418.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK_GEN_100'
INFO: [Project 1-454] Reading design checkpoint 'd:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/vio_fft/vio_fft.dcp' for cell 'VIO_FFT'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 7418.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/vio_fft/vio_fft.xdc] for cell 'VIO_FFT'
Finished Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/vio_fft/vio_fft.xdc] for cell 'VIO_FFT'
Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK_GEN_100/inst'
Finished Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK_GEN_100/inst'
Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK_GEN_100/inst'
Finished Parsing XDC File [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK_GEN_100/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/yubdirectory/fft_project/fft_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/yubdirectory/fft_project/fft_project.srcs/constrs_1/new/fft_top.xdc]
Finished Parsing XDC File [D:/yubdirectory/fft_project/fft_project.srcs/constrs_1/new/fft_top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 7494.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 7632.129 ; gain = 213.656
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 7632.129 ; gain = 213.656
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.709 . Memory (MB): peak = 7724.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7724.824 ; gain = 0.000
Restored from archive | CPU: 12.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7724.824 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 7724.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 199 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 192 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 7730.633 ; gain = 5.809
open_report: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 7969.055 ; gain = 7.738
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cbfp_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero
INFO: [VRFC 10-311] analyzing module fft_output_shift
INFO: [VRFC 10-311] analyzing module fft_cbfp_cal_zero_m1
INFO: [VRFC 10-311] analyzing module fft_output_shift_m1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_counter
INFO: [VRFC 10-311] analyzing module step0_num_counter
INFO: [VRFC 10-311] analyzing module step1_num_counter
INFO: [VRFC 10-311] analyzing module step_num_counter
INFO: [VRFC 10-311] analyzing module cbfp_num_counter
INFO: [VRFC 10-311] analyzing module step10_num_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/fft_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_0
INFO: [VRFC 10-311] analyzing module step0_1
INFO: [VRFC 10-311] analyzing module step0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module0_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module0_cbfp
INFO: [VRFC 10-311] analyzing module min_val
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step1_0
INFO: [VRFC 10-311] analyzing module step1_1
INFO: [VRFC 10-311] analyzing module step1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module1_cbfp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module1_cbfp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/module2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module index_sum
INFO: [VRFC 10-311] analyzing module step2_0
INFO: [VRFC 10-311] analyzing module step2_1
INFO: [VRFC 10-311] analyzing module step2_2
INFO: [VRFC 10-311] analyzing module index_reorder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step0_shift_reg
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-311] analyzing module cbfp_sr
INFO: [VRFC 10-311] analyzing module cbfp_sr_output
INFO: [VRFC 10-311] analyzing module shift11_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf512
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sources_1/imports/8.3 src/twf_m1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twf64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
"xelab -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9789f67fd00c44928a14d4ba2429a591 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cos_gen
Compiling module xil_defaultlib.shift_reg(FIX=9)
Compiling module xil_defaultlib.step0_num_counter
Compiling module xil_defaultlib.step0_0
Compiling module xil_defaultlib.step_num_counter(NUM=8)
Compiling module xil_defaultlib.shift_reg(N=128)
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.step0_1
Compiling module xil_defaultlib.step_num_counter
Compiling module xil_defaultlib.shift_reg(N=64,FIX=12)
Compiling module xil_defaultlib.shift_reg(N=128,FIX=12)
Compiling module xil_defaultlib.twf512
Compiling module xil_defaultlib.step0_2
Compiling module xil_defaultlib.cbfp_sr
Compiling module xil_defaultlib.fft_cbfp_cal_zero
Compiling module xil_defaultlib.fft_output_shift
Compiling module xil_defaultlib.cbfp_sr_output
Compiling module xil_defaultlib.min_val
Compiling module xil_defaultlib.module0_cbfp
Compiling module xil_defaultlib.shift_reg(N=32,FIX=11)
Compiling module xil_defaultlib.step10_num_counter(NUM=2)
Compiling module xil_defaultlib.step1_0
Compiling module xil_defaultlib.step_num_counter(NUM=1)
Compiling module xil_defaultlib.shift11_reg(FIX=12)
Compiling module xil_defaultlib.shift_reg(N=32,FIX=12)
Compiling module xil_defaultlib.step1_1
Compiling module xil_defaultlib.twf64
Compiling module xil_defaultlib.step1_2
Compiling module xil_defaultlib.fft_cbfp_cal_zero_m1
Compiling module xil_defaultlib.fft_output_shift_m1
Compiling module xil_defaultlib.module1_cbfp_default
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.step2_0
Compiling module xil_defaultlib.step2_1
Compiling module xil_defaultlib.step2_2
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 8044.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yubdirectory/fft_project/fft_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/yubdirectory/fft_project/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/yubdirectory/fft_project/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/step01_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step02_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp0_valid was not found in the design.
WARNING: Simulation object /tb_top/m1_valid was not found in the design.
WARNING: Simulation object /tb_top/step11_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step12_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp1_valid was not found in the design.
WARNING: Simulation object /tb_top/m2_valid was not found in the design.
WARNING: Simulation object /tb_top/f_out was not found in the design.
WARNING: Simulation object /tb_top/step21_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/step22_cnt_valid was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var_en was not found in the design.
WARNING: Simulation object /tb_top/bitget_valid was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly00_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly01_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly02_im_n was not found in the design.
WARNING: Simulation object /tb_top/min_val0 was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_re was not found in the design.
WARNING: Simulation object /tb_top/dout_mux_im was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly10_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_re_n was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_p was not found in the design.
WARNING: Simulation object /tb_top/bfly11_im_n was not found in the design.
WARNING: Simulation object /tb_top/bfly12_re was not found in the design.
WARNING: Simulation object /tb_top/bfly12_im was not found in the design.
WARNING: Simulation object /tb_top/min_val1 was not found in the design.
WARNING: Simulation object /tb_top/m1_out_re was not found in the design.
WARNING: Simulation object /tb_top/m1_out_im was not found in the design.
WARNING: Simulation object /tb_top/bfly20_re was not found in the design.
WARNING: Simulation object /tb_top/bfly20_im was not found in the design.
WARNING: Simulation object /tb_top/bfly21_re was not found in the design.
WARNING: Simulation object /tb_top/bfly21_im was not found in the design.
WARNING: Simulation object /tb_top/bfly22_re was not found in the design.
WARNING: Simulation object /tb_top/bfly22_im was not found in the design.
WARNING: Simulation object /tb_top/cbfp_min_var was not found in the design.
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 8069.070 ; gain = 24.547
run all
Simulation finished.
$finish called at time : 5020 ns : File "D:/yubdirectory/fft_project/fft_project.srcs/sim_1/imports/8.3 src/tb_cos_gen.sv" Line 62
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 8094.918 ; gain = 25.473
save_wave_config {D:/yubdirectory/fft_project/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 09:40:02 2025...
