{"vcs1":{"timestamp_begin":1684247331.185714336, "rt":1.39, "ut":0.36, "st":0.23}}
{"vcselab":{"timestamp_begin":1684247332.666303120, "rt":1.28, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684247334.021692766, "rt":0.45, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684247330.533105360}
{"VCS_COMP_START_TIME": 1684247330.533105360}
{"VCS_COMP_END_TIME": 1684247336.058234738}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330548}}
{"stitch_vcselab": {"peak_mem": 211880}}
