{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696574810319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696574810319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 13:46:50 2023 " "Processing started: Fri Oct 06 13:46:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696574810319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574810319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Circle -c VGA_Circle " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Circle -c VGA_Circle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574810319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696574810543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696574810543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgapll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgapll-SYN " "Found design unit 1: vgapll-SYN" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGAPLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574817534 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL " "Found entity 1: VGAPLL" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGAPLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574817534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574817534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_circle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_circle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Circle-MAX_10 " "Found design unit 1: VGA_Circle-MAX_10" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574817535 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Circle " "Found entity 1: VGA_Circle" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574817535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574817535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Circle " "Elaborating entity \"VGA_Circle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696574817576 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count_1 VGA_Circle.vhd(221) " "VHDL Process Statement warning at VGA_Circle.vhd(221): signal \"Count_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696574817579 "|VGA_Circle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count_2 VGA_Circle.vhd(236) " "VHDL Process Statement warning at VGA_Circle.vhd(236): signal \"Count_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696574817579 "|VGA_Circle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count_3 VGA_Circle.vhd(236) " "VHDL Process Statement warning at VGA_Circle.vhd(236): signal \"Count_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696574817579 "|VGA_Circle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL VGAPLL:pll " "Elaborating entity \"VGAPLL\" for hierarchy \"VGAPLL:pll\"" {  } { { "VGA_Circle.vhd" "pll" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696574817613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGAPLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "altpll_component" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGAPLL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696574817634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAPLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGAPLL:pll\|altpll:altpll_component\"" {  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGAPLL.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696574817635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAPLL:pll\|altpll:altpll_component " "Instantiated megafunction \"VGAPLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGAPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGAPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574817636 ""}  } { { "VGAPLL.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGAPLL.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696574817636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgapll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgapll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL_altpll " "Found entity 1: VGAPLL_altpll" {  } { { "db/vgapll_altpll.v" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/vgapll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574817669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574817669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAPLL_altpll VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated " "Elaborating entity \"VGAPLL_altpll\" for hierarchy \"VGAPLL:pll\|altpll:altpll_component\|VGAPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696574817670 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "VGA_Circle.vhd" "Mult0" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "VGA_Circle.vhd" "Mult2" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "VGA_Circle.vhd" "Mult3" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 209 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "VGA_Circle.vhd" "Mult4" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 209 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "VGA_Circle.vhd" "Mult1" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "VGA_Circle.vhd" "Mult7" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "VGA_Circle.vhd" "Mult8" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "VGA_Circle.vhd" "Mult5" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 221 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "VGA_Circle.vhd" "Mult6" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 221 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818182 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696574818182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 200 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696574818205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818205 ""}  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 200 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696574818205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_fgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574818236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574818236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696574818240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818240 ""}  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696574818240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bgs " "Found entity 1: mult_bgs" {  } { { "db/mult_bgs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_bgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574818271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574818271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696574818280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696574818281 ""}  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696574818281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_egs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_egs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_egs " "Found entity 1: mult_egs" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_egs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696574818312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574818312 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult5\|mult_egs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult5\|mult_egs:auto_generated\|mac_mult7\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_egs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 221 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818347 "|VGA_Circle|lpm_mult:Mult5|mult_egs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult5\|mult_egs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult5\|mult_egs:auto_generated\|mac_out8\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_egs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 221 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818347 "|VGA_Circle|lpm_mult:Mult5|mult_egs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult8\|mult_egs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult8\|mult_egs:auto_generated\|mac_mult7\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_egs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818347 "|VGA_Circle|lpm_mult:Mult8|mult_egs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult8\|mult_egs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult8\|mult_egs:auto_generated\|mac_out8\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_egs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818347 "|VGA_Circle|lpm_mult:Mult8|mult_egs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult7\|mult_egs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult7\|mult_egs:auto_generated\|mac_mult7\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_egs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818347 "|VGA_Circle|lpm_mult:Mult7|mult_egs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult7\|mult_egs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult7\|mult_egs:auto_generated\|mac_out8\"" {  } { { "db/mult_egs.tdf" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/db/mult_egs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 236 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696574818347 "|VGA_Circle|lpm_mult:Mult7|mult_egs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1696574818347 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1696574818347 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "252 " "Ignored 252 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "252 " "Ignored 252 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1696574818523 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1696574818523 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 11 -1 0 } } { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 14 -1 0 } } { "VGA_Circle.vhd" "" { Text "D:/all/3rdyear/term1/High level Design/VHDL_Code/VGA_Circle/VGA_Circle.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1696574818528 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1696574818528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696574818714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696574819250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696574819250 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "758 " "Implemented 758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696574819294 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696574819294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "706 " "Implemented 706 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696574819294 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1696574819294 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1696574819294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696574819294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696574819309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 13:46:59 2023 " "Processing ended: Fri Oct 06 13:46:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696574819309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696574819309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696574819309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696574819309 ""}
