$date
	Sun Nov 24 15:26:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Verilog1_tb $end
$scope module Verilog1 $end
$var wire 1 ! CLK $end
$var wire 1 " J $end
$var wire 1 # K $end
$var reg 1 $ Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1!
#150
1"
#200
1$
0!
#210
0"
#250
1#
1"
#300
1!
#400
0$
0!
#500
1!
#550
0#
#600
1$
0!
#650
0"
#670
1#
#700
1!
#750
0#
#800
0!
#850
1#
#900
1!
#930
1"
#950
0"
#1000
0$
0!
#1090
0#
#1100
1!
#1110
1#
#1130
0#
#1200
0!
#1230
