#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bf66c46d80 .scope module, "test_bloco_logico" "test_bloco_logico" 2 3;
 .timescale -9 -9;
v000001bf66cabc50_0 .var "clearn", 0 0;
v000001bf66caba70_0 .var "door_closed", 0 0;
v000001bf66cabe30_0 .net "reset", 0 0, L_000001bf66caca50;  1 drivers
v000001bf66cabb10_0 .net "set", 0 0, L_000001bf66cacdd0;  1 drivers
v000001bf66cabbb0_0 .var "startn", 0 0;
v000001bf66cab890_0 .var "stopn", 0 0;
v000001bf66cabf70_0 .var "timer_done", 0 0;
S_000001bf66c5afb0 .scope module, "dut" "controle" 2 8, 3 1 0, S_000001bf66c46d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "startn";
    .port_info 1 /INPUT 1 "stopn";
    .port_info 2 /INPUT 1 "clearn";
    .port_info 3 /INPUT 1 "door_closed";
    .port_info 4 /INPUT 1 "timer_done";
    .port_info 5 /OUTPUT 1 "set";
    .port_info 6 /OUTPUT 1 "reset";
L_000001bf66cac970 .functor NOT 1, v000001bf66cabbb0_0, C4<0>, C4<0>, C4<0>;
L_000001bf66cacac0 .functor AND 1, L_000001bf66cac970, v000001bf66caba70_0, C4<1>, C4<1>;
L_000001bf66cacc80 .functor NOT 1, v000001bf66cabf70_0, C4<0>, C4<0>, C4<0>;
L_000001bf66cacdd0 .functor AND 1, L_000001bf66cacac0, L_000001bf66cacc80, C4<1>, C4<1>;
L_000001bf66cacf90 .functor NOT 1, v000001bf66caba70_0, C4<0>, C4<0>, C4<0>;
L_000001bf66cace40 .functor NOT 1, v000001bf66cabc50_0, C4<0>, C4<0>, C4<0>;
L_000001bf66cac9e0 .functor OR 1, L_000001bf66cacf90, L_000001bf66cace40, C4<0>, C4<0>;
L_000001bf66caccf0 .functor NOT 1, v000001bf66cab890_0, C4<0>, C4<0>, C4<0>;
L_000001bf66caceb0 .functor OR 1, L_000001bf66cac9e0, L_000001bf66caccf0, C4<0>, C4<0>;
L_000001bf66caca50 .functor OR 1, L_000001bf66caceb0, v000001bf66cabf70_0, C4<0>, C4<0>;
v000001bf66c46f10_0 .net *"_ivl_0", 0 0, L_000001bf66cac970;  1 drivers
v000001bf66c22f00_0 .net *"_ivl_10", 0 0, L_000001bf66cace40;  1 drivers
v000001bf66c0ae90_0 .net *"_ivl_12", 0 0, L_000001bf66cac9e0;  1 drivers
v000001bf66c0af30_0 .net *"_ivl_14", 0 0, L_000001bf66caccf0;  1 drivers
v000001bf66c5b140_0 .net *"_ivl_16", 0 0, L_000001bf66caceb0;  1 drivers
v000001bf66c5b1e0_0 .net *"_ivl_2", 0 0, L_000001bf66cacac0;  1 drivers
v000001bf66c5b280_0 .net *"_ivl_4", 0 0, L_000001bf66cacc80;  1 drivers
v000001bf66cab9d0_0 .net *"_ivl_8", 0 0, L_000001bf66cacf90;  1 drivers
v000001bf66cab930_0 .net "clearn", 0 0, v000001bf66cabc50_0;  1 drivers
v000001bf66cab6b0_0 .net "door_closed", 0 0, v000001bf66caba70_0;  1 drivers
v000001bf66cabcf0_0 .net "reset", 0 0, L_000001bf66caca50;  alias, 1 drivers
v000001bf66cab7f0_0 .net "set", 0 0, L_000001bf66cacdd0;  alias, 1 drivers
v000001bf66cab070_0 .net "startn", 0 0, v000001bf66cabbb0_0;  1 drivers
v000001bf66cabd90_0 .net "stopn", 0 0, v000001bf66cab890_0;  1 drivers
v000001bf66cab4d0_0 .net "timer_done", 0 0, v000001bf66cabf70_0;  1 drivers
    .scope S_000001bf66c46d80;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "test_bloco_logico.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001bf66c46d80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cab890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66caba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bf66cabf70_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bloco_logico.tb.v";
    "bloco_logico.v";
