<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Design of Binary Counter</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part92.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part94.htm">Далее &gt;</a></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;"><a href="#bookmark91" name="bookmark813">Design of Binary Counter</a><a name="bookmark908">&zwnj;</a><a name="bookmark909">&zwnj;</a></p><p style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;">For simplicity, we first design a sequential circuit for a two-bit binary counter. Such a counter goes through a sequence of (2 <span class="s22">2 </span>= 4) binary states 00, 01, 10, 11. After 11, the counter repeats counting from 00. The counter changes state only when an external input <i>x </i>is equal to 1. It remains in the same state when <i>x </i>= 0. Hence, <i>x </i>serves as count enable input.</p><p style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">From the above specifications of the 2-bit binary counter, we draw its state diagram [see </a><a href="part93.htm#bookmark910" class="s3">Figure</a><a href="part93.htm#bookmark910" class="s24"> </a><a href="part93.htm#bookmark910" class="s3">3.32</a><a href="part93.htm#bookmark910" class="s23">(a)]. The counter needs two flip-flops and four states to represent the two bits. We label </a>the edges of the state diagram with input values only because this sequential circuit has no external outputs. The state of the flip-flops is the outputs of the counter.</p><p class="s46" style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">We then convert the state diagram of </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<a href="part93.htm#bookmark910" class="s23">(a) into the state table (first five columns) of </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<a href="part93.htm#bookmark910" class="s23">(b). </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<span class="p">(b) is actually the excitation table (state table plus flip-flop inputs) obtained by extending the state table with the choice of two JK flip-flops for the design. The two flip-flops are named ‘a’ and ‘b’. Accordingly, their inputs are (Ja, Ka) and (Jb, Kb) respectively, while their outputs are represented by ‘A’ and ‘B’.</span></p><p class="s46" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a href="part93.htm#bookmark910" class="s23">We extend the state table (first five columns) of </a>Figure 3.32<span class="p">(b) to excitation table by adding the last four columns in the following manner:</span></p><p class="s46" style="padding-top: 9pt;padding-left: 38pt;text-indent: -15pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">1. In rows 1, 2 and 3 of excitation table of </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<a href="part84.htm#bookmark893" class="s23">(b), we have a transition for flip-flop ‘a’ from 0 in the present state (column 1) to 0 in the next state (column 4). In </a><a href="part84.htm#bookmark893" class="s3">Figure </a>3.28<a href="part93.htm#bookmark910" class="s23">, we find that a transition of states from Q(t) = 0 to Q(t+1) = 0 in a JK flip-flop requires that input J = 0 and input K = X. Hence, 0 and X are entered in columns 6 (Ja) and 7 (Ka) respectively of rows 1, 2 and 3 in excitation table of </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<span class="p">(b).</span></p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: justify;">Due to same reason, for flip-flop ‘b’, 0 and X are entered in columns 8 (J<span class="s27">b</span>) and 9 (K<span class="s27">b</span>) respectively of rows 1 and 5.</p><p class="s46" style="padding-top: 4pt;padding-left: 39pt;text-indent: -15pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">2. In row 4 of excitation table of </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<a href="part84.htm#bookmark893" class="s23">(b), we have a transition for flip-flop ‘a’ from 0 in the present state (column 1) to 1 in the next state (column 4). In </a><a href="part84.htm#bookmark893" class="s3">Figure </a>3.28<span class="p">, we find that a transition of states from Q(t) = 0 to Q(t+1) = 1 in a JK flip-flop requires that input J</span></p><p style="text-indent: 0pt;text-align: left;"><span><img width="73" height="1" alt="image" src="Image_273.png"/></span></p><p class="s10" style="padding-left: 39pt;text-indent: 0pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">= 1 and input K = X. Hence, 1 and X are entered in columns 6 (Ja) and 7 (Ka) respectively of row 4 in excitation table of </a>Figure 3.32<span style=" color: #000;">(b).</span></p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: justify;">Due to same reason, for flip-flop ‘b’, 1 and X are entered in columns 8 (J<span class="s27">b</span>) and 9 (K<span class="s27">b</span>) respectively of rows 2 and 6.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="74" height="1" alt="image" src="Image_274.png"/></span></p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: -15pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">3. In rows 5, 6 and 7 of excitation table of </a><a href="part93.htm#bookmark910" class="s24">Figure </a><span style=" color: #0000ED;">3.32</span><a href="part84.htm#bookmark893" class="s23">(b), we have a transition for flip-flop ‘a’ from 1 in the present state (column 1) to 1 in the next state (column 4). In </a><a href="part84.htm#bookmark893" class="s3">Figure </a><span class="s46">3.28</span>, we find that a transition of states from Q(t) = 1 to Q(t+1) = 1 in a JK flip-flop requires that input J = X and input K = 0. Hence, X and 0 are entered in columns 6 (J<span class="s27">a</span>) and 7 (K<span class="s27">a</span><a href="part93.htm#bookmark910" class="s23">) respectively of rows 5, 6 and 7 in excitation table of </a><a href="part93.htm#bookmark910" class="s3">Figure </a><span class="s46">3.32</span>(b).</p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: justify;">Due to same reason, for flip-flop ‘b’, X and 0 are entered in columns 8 (J<span class="s27">b</span>) and 9 (K<span class="s27">b</span>) respectively of rows 3 and 7.</p><p class="s46" style="padding-top: 4pt;padding-left: 38pt;text-indent: -15pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">4. In rows 5, 6 and 7 of excitation table of </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<a href="part84.htm#bookmark893" class="s23">(b), we have a transition for flip-flop ‘a’ from 1 in the present state (column 1) to 1 in the next state (column 4). In </a><a href="part84.htm#bookmark893" class="s3">Figure </a>3.28<span class="s10"> </span><span class="p">we find that a transition of states from Q(t) = 1 to Q(t+1) = 1 in a JK flip-flop requires that input J = X and input K = 0. Hence, X and 0 are entered in columns 6 (J</span><span class="s27">a</span><span class="p">) and 7 (K</span><span class="s27">a</span><a href="part93.htm#bookmark910" class="s23">) respectively of rows 5, 6 and 7 in excitation table of </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<span class="p">(b).</span></p><p style="padding-top: 4pt;padding-left: 38pt;text-indent: 0pt;text-align: justify;">Due to same reason, for flip-flop ‘b’, X and 0 are entered in columns 8 (J<span class="s27">b</span>) and 9 (K<span class="s27">b</span>) respectively of rows 3 and 7.</p><p class="s46" style="padding-top: 4pt;padding-left: 39pt;text-indent: -15pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">5. In row 8 of excitation table of </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<a href="part84.htm#bookmark893" class="s23">(b), we have a transition for flip-flop ‘a’ from 1 in the present state (column 1) to 0 in the next state (column 4). In </a><a href="part84.htm#bookmark893" class="s3">Figure </a>3.28<span class="p">, we find that a transition of states from Q(t) = 1 to Q(t+1) = 0 in a JK flip-flop requires that input J</span></p><p style="padding-left: 38pt;text-indent: 0pt;text-align: justify;">= X and input K = 1. Hence, X and 1 are entered in columns 6 (J<span class="s27">a</span>) and 7 (K<span class="s27">a</span><a href="part93.htm#bookmark910" class="s23">) respectively of row 8 in excitation table of </a><span class="s46">Figure 3.32</span>(b).</p><p style="padding-top: 4pt;padding-left: 39pt;text-indent: 0pt;text-align: justify;">Due to same reason, for flip-flop ‘b’, X and 1 are entered in columns 8 (J<span class="s27">b</span>) and 9 (K<span class="s27">b</span><a href="part93.htm#bookmark910" class="s23">) respectively of rows 4 and 8 in excitation table of </a><span class="s46">Figure 3.32</span>(b).</p><p style="padding-left: 66pt;text-indent: 0pt;text-align: left;"><span><img width="464" height="742" alt="image" src="Image_275.jpg"/></span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s20" style="padding-top: 4pt;padding-left: 8pt;text-indent: 0pt;text-align: center;"><a name="bookmark910">Figure 3.32. </a><span class="s21">Design of a 2-bit binary counter.</span></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">The excitation table of </a><a href="part93.htm#bookmark910" class="s3">Figure </a><span class="s46">3.32</span>(b) obtained in this manner provides the truth table for the combinational circuit part of the sequential circuit for 2-bit binary counter. The present state and input columns (columns 1, 2 and 3) constitute the inputs in the truth table, while the flip-flop input conditions (columns labeled J<span class="s27">a</span>, K<span class="s27">a</span>, J<span class="s27">b </span>and K<span class="s27">b</span>) constitute the outputs. Using this</p><p class="s46" style="padding-top: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">information, we now draw four 3-variable K-maps in </a><a href="part93.htm#bookmark910" class="s3">Figure </a>3.32<span class="p">(c) and obtain the four simplified flip-flop input equations as:</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 184pt;text-indent: 0pt;text-align: left;"><span><img width="149" height="30" alt="image" src="Image_276.jpg"/></span></p><p class="s46" style="padding-top: 8pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">We now convert each of these flip-flop input equation into an equivalent logic diagram, whose output is connected to one of the flip-flop inputs. </a>Figure 3.32<span class="p">(d) shows the combinational circuit so obtained, together with the flip-flops. This is the sequential circuit for the 2-bit binary counter.</span></p><p style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">Note that inputs J and K determine the next state of the counter when a clock pulse occurs. If both J and K are equal to 0, a clock pulse will not have any effect (the state of flip-flops will not change). Hence, where <i>x = 0</i>, all four inputs to the flip-flops are equal to 0 and the state of the flip-flops do not change even if clock pulses are applied continuously.</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: justify;"><a href="part93.htm#bookmark910" class="s23">Synchronous binary counters have a regular pattern. Hence, the sequential circuit diagram of </a><a href="part93.htm#bookmark910" class="s3">Figure </a><span class="s46">3.32</span>(d) can be extended to design a <i>n</i>-bit binary counter with <i>n </i>JK flip-flops and <i>n-1 </i>AND gates. The chain of AND gates generates the required logic for the <i>J </i>and <i>K </i><a href="part93.htm#bookmark911" class="s23">inputs. Based on this idea, </a><a href="part93.htm#bookmark911" class="s3">Figure </a><span class="s46">3.33</span> shows the sequential circuit diagram of a 4-bit binary counter, which can count from 0000 to 1111 in binary number system. It goes through a sequence of (2<span class="s22">4 </span>= 16) binary states 0000, 0001, 0010, …, 1111. After 1111, the counter repeats counting from 0000. The counter changes state only when the count-enable input ( <i>x</i>) is equal to 1. It remains in the same state when x = 0.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 60pt;text-indent: 0pt;text-align: left;"><span><img width="480" height="144" alt="image" src="Image_277.jpg"/></span></p><p class="s20" style="padding-top: 9pt;padding-left: 8pt;text-indent: 0pt;text-align: center;"><a name="bookmark911">Figure 3.33. </a><span class="s21">Sequential circuit of a 4-bit binary counter.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part92.htm">&lt; Назад</a><span> | </span><a href="../index.html">Содержимое</a><span> | </span><a href="part94.htm">Далее &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
