{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 13:55:10 2015 " "Info: Processing started: Wed Mar 25 13:55:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Info: Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov7670_vga EP4CE6F17C8 " "Info: Selected device EP4CE6F17C8 for design \"sdram_ov7670_vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 13 50 0 0 " "Info: Implementing clock multiplication of 13, clock division of 50, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 50 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 50 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 50 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 50 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 92 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Info: Device EP4CE10F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "S_CLK system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Critical Warning: Output pin \"S_CLK\" (external output clock of PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 70 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 894 5593 6598 0} { 0 { 0 ""} 0 143 5593 6598 0}  }  } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 24 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_CLK } "NODE_NAME" } } { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_CLK } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Info: Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Info: Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{CMOS_PCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -rise_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CMOS_PCLK\}\] -fall_to \[get_clocks \{u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 3035 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 894 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 894 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 894 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 894 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CMOS_PCLK~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node CMOS_PCLK~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 3036 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Info: Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0" {  } { { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 1314 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 50 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 1489 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 330 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 333 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 335 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 321 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 326 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 324 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 334 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010 " "Info: Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 315 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/system_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 87 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 939 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "Warning: PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_pll.v" 116 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 69 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 70 0 0 } }  } 0 0 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[0\] CMOS_XCLK~output " "Warning: PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CMOS_XCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_pll.v" 116 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 69 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 70 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 46 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUZZER " "Warning: Node \"BUZZER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUZZER" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Warning: Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Warning: Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[0\] " "Warning: Node \"DIG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[1\] " "Warning: Node \"DIG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[2\] " "Warning: Node \"DIG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[3\] " "Warning: Node \"DIG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[4\] " "Warning: Node \"DIG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[5\] " "Warning: Node \"DIG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[6\] " "Warning: Node \"DIG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[7\] " "Warning: Node \"DIG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO10 " "Warning: Node \"IO10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO10" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO11 " "Warning: Node \"IO11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO11" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO12 " "Warning: Node \"IO12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO12" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO13 " "Warning: Node \"IO13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO13" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO14 " "Warning: Node \"IO14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO14" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO15 " "Warning: Node \"IO15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO15" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO16 " "Warning: Node \"IO16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO16" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO17 " "Warning: Node \"IO17\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO17" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO18 " "Warning: Node \"IO18\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO18" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO19 " "Warning: Node \"IO19\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO19" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO20 " "Warning: Node \"IO20\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO20" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO21 " "Warning: Node \"IO21\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO21" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO22 " "Warning: Node \"IO22\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO22" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO23 " "Warning: Node \"IO23\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO23" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO24 " "Warning: Node \"IO24\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO24" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO25 " "Warning: Node \"IO25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO26 " "Warning: Node \"IO26\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO26" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO27 " "Warning: Node \"IO27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO28 " "Warning: Node \"IO28\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO28" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO29 " "Warning: Node \"IO29\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO29" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO3 " "Warning: Node \"IO3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO30 " "Warning: Node \"IO30\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO30" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO31 " "Warning: Node \"IO31\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO31" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO32 " "Warning: Node \"IO32\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO32" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO33 " "Warning: Node \"IO33\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO33" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO34 " "Warning: Node \"IO34\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO34" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO35 " "Warning: Node \"IO35\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO35" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO36 " "Warning: Node \"IO36\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO36" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO4 " "Warning: Node \"IO4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO5 " "Warning: Node \"IO5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO6 " "Warning: Node \"IO6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO7 " "Warning: Node \"IO7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO8 " "Warning: Node \"IO8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO9 " "Warning: Node \"IO9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO9" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Warning: Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Warning: Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY3 " "Warning: Node \"KEY3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY4 " "Warning: Node \"KEY4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Warning: Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_DATA " "Warning: Node \"RTC_DATA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_DATA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_NRST " "Warning: Node \"RTC_NRST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_NRST" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCLK " "Warning: Node \"RTC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Warning: Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCE " "Warning: Node \"SCE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Warning: Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Warning: Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDO " "Warning: Node \"SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DI " "Warning: Node \"SD_DI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DOUT " "Warning: Node \"SD_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_NCS " "Warning: Node \"SD_NCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_NCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[0\] " "Warning: Node \"SEL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[1\] " "Warning: Node \"SEL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[2\] " "Warning: Node \"SEL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[3\] " "Warning: Node \"SEL\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[4\] " "Warning: Node \"SEL\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[5\] " "Warning: Node \"SEL\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD " "Warning: Node \"TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_lr " "Warning: Node \"lcd_lr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_lr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_mode " "Warning: Node \"lcd_mode\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_mode" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_clk " "Warning: Node \"lcd_out_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_de " "Warning: Node \"lcd_out_de\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_de" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_hs " "Warning: Node \"lcd_out_hs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_hs" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[0\] " "Warning: Node \"lcd_out_rgb_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[1\] " "Warning: Node \"lcd_out_rgb_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[2\] " "Warning: Node \"lcd_out_rgb_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[3\] " "Warning: Node \"lcd_out_rgb_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[4\] " "Warning: Node \"lcd_out_rgb_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[5\] " "Warning: Node \"lcd_out_rgb_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[0\] " "Warning: Node \"lcd_out_rgb_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[1\] " "Warning: Node \"lcd_out_rgb_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[2\] " "Warning: Node \"lcd_out_rgb_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[3\] " "Warning: Node \"lcd_out_rgb_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[4\] " "Warning: Node \"lcd_out_rgb_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[5\] " "Warning: Node \"lcd_out_rgb_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[0\] " "Warning: Node \"lcd_out_rgb_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[1\] " "Warning: Node \"lcd_out_rgb_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[2\] " "Warning: Node \"lcd_out_rgb_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[3\] " "Warning: Node \"lcd_out_rgb_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[4\] " "Warning: Node \"lcd_out_rgb_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[5\] " "Warning: Node \"lcd_out_rgb_r\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_vs " "Warning: Node \"lcd_out_vs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_vs" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_pwm " "Warning: Node \"lcd_pwm\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_pwm" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_ud " "Warning: Node \"lcd_ud\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_ud" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Info: Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "29 Cyclone IV E " "Warning: 29 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS R5 " "Info: Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 98 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS T4 " "Info: Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 99 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS T3 " "Info: Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at T3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 100 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS R3 " "Info: Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at R3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 101 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS T2 " "Info: Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at T2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 102 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS R1 " "Info: Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at R1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 103 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS P2 " "Info: Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at P2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 104 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS P1 " "Info: Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at P1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 105 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS R13 " "Info: Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 106 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS T13 " "Info: Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at T13" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 107 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS R12 " "Info: Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 108 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS T12 " "Info: Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 109 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS T10 " "Info: Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 110 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS R10 " "Info: Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 111 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS T11 " "Info: Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 112 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS R11 " "Info: Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 113 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS D6 " "Info: Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 42 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 152 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS E1 " "Info: Pin CLOCK uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 142 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS M1 " "Info: Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 155 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS G5 " "Info: Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at G5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 130 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS F6 " "Info: Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at F6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 44 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 154 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS D5 " "Info: Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at D5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 43 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS F2 " "Info: Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 131 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS F3 " "Info: Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at F3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 132 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS F5 " "Info: Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at F5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 133 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS D1 " "Info: Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at D1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 134 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS D3 " "Info: Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 135 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS E5 " "Info: Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at E5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 136 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS C3 " "Info: Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/" { { 0 { 0 ""} 0 137 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_ov7670_vga.fit.smsg " "Info: Generated suppressed messages file E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_ov7670_vga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 105 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Info: Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 13:55:24 2015 " "Info: Processing ended: Wed Mar 25 13:55:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
