<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : dmagrp_receive_descriptor_list_address</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : dmagrp_receive_descriptor_list_address</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_m_a_c.html">Component : ALT_EMAC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register 3 (Receive Descriptor List Address Register) </b></p>
<p>The Receive Descriptor List Address register points to the start of the Receive Descriptor List. The descriptor lists reside in the host's physical memory space and must be Word, Dword, or Lword-aligned (for 32-bit, 64-bit, or 128-bit data bus). The DMA internally converts it to bus width aligned address by making the corresponding LS bits low. Writing to this register is permitted only when reception is stopped. When stopped, this register must be written to before the receive Start command is given.</p>
<p>You can write to this register only when Rx DMA has stopped, that is, Bit 1 (SR) is set to zero in Register 6 (Operation Mode Register). When stopped, this register can be written with a new descriptor list address. When you set the SR bit to 1, the DMA takes the newly programmed descriptor base address.</p>
<p>If this register is not changed when the SR bit is set to 0, then the DMA takes the descriptor address where it was stopped earlier.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[1:0] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[31:2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">Start of Receive List</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Start of Receive List - rdesla_32bit </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5f44b3d8bdbb923abeb2c194a588ecc2"></a><a class="anchor" id="ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT"></a></p>
<p>This field contains the base address of the first descriptor in the Receive Descriptor list. The LSB bits (1:0) are ignored (32-bit wide bus) and internally taken as all-zero by the DMA. Therefore, these LSB bits are read-only (RO).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1a51f59d0ebb66fe3756bbdc06db31c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ga1a51f59d0ebb66fe3756bbdc06db31c0">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga1a51f59d0ebb66fe3756bbdc06db31c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d611587187b2877c7711b31273de61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#gac7d611587187b2877c7711b31273de61">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gac7d611587187b2877c7711b31273de61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8841bf7a9591d3224efcef10a869f428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ga8841bf7a9591d3224efcef10a869f428">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_WIDTH</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga8841bf7a9591d3224efcef10a869f428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a4a17e126ad24a85e48c5cf27ace64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ga44a4a17e126ad24a85e48c5cf27ace64">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_SET_MSK</a>&#160;&#160;&#160;0xfffffffc</td></tr>
<tr class="separator:ga44a4a17e126ad24a85e48c5cf27ace64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d18cb33978fd25e688e8e7c6b9dc0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ga7d18cb33978fd25e688e8e7c6b9dc0c7">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_CLR_MSK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr class="separator:ga7d18cb33978fd25e688e8e7c6b9dc0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de77ec79283db9cc298b736548f2ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ga4de77ec79283db9cc298b736548f2ad1">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4de77ec79283db9cc298b736548f2ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540c3a7bf5354f8119567f645e946bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ga540c3a7bf5354f8119567f645e946bbc">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xfffffffc) &gt;&gt; 2)</td></tr>
<tr class="separator:ga540c3a7bf5354f8119567f645e946bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25c876c6768c63aa24c1066dcf3f1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#gac25c876c6768c63aa24c1066dcf3f1df">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0xfffffffc)</td></tr>
<tr class="separator:gac25c876c6768c63aa24c1066dcf3f1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#struct_a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r__s">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga175332ac3f3678ec933b53cb8b928559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ga175332ac3f3678ec933b53cb8b928559">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga175332ac3f3678ec933b53cb8b928559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3b13999981641b230824766a4d85e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#gadc3b13999981641b230824766a4d85e5">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_OFST</a>&#160;&#160;&#160;0x100c</td></tr>
<tr class="separator:gadc3b13999981641b230824766a4d85e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdfc15df00129c14f2d9fa160e588bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#gabdfc15df00129c14f2d9fa160e588bce">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#gadc3b13999981641b230824766a4d85e5">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_OFST</a>))</td></tr>
<tr class="separator:gabdfc15df00129c14f2d9fa160e588bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gafc06498ee005b71663dcbc4dcfdd9b7e"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#struct_a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r__s">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#gafc06498ee005b71663dcbc4dcfdd9b7e">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_t</a></td></tr>
<tr class="separator:gafc06498ee005b71663dcbc4dcfdd9b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r__s" id="struct_a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_EMAC_DMA_RX_DESC_LIST_ADDR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html">ALT_EMAC_DMA_RX_DESC_LIST_ADDR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeb8ec238682efe1ae5c0ecf03a186382"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3144f8905cd2643f573a6544b1b4bb89"></a>uint32_t</td>
<td class="fieldname">
rdesla_32bit: 30</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">Start of Receive List</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1a51f59d0ebb66fe3756bbdc06db31c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac7d611587187b2877c7711b31273de61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8841bf7a9591d3224efcef10a869f428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_WIDTH&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga44a4a17e126ad24a85e48c5cf27ace64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_SET_MSK&#160;&#160;&#160;0xfffffffc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7d18cb33978fd25e688e8e7c6b9dc0c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_CLR_MSK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4de77ec79283db9cc298b736548f2ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga540c3a7bf5354f8119567f645e946bbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xfffffffc) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac25c876c6768c63aa24c1066dcf3f1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0xfffffffc)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RDESLA_32BIT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga175332ac3f3678ec933b53cb8b928559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html">ALT_EMAC_DMA_RX_DESC_LIST_ADDR</a> register. </p>

</div>
</div>
<a class="anchor" id="gadc3b13999981641b230824766a4d85e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_OFST&#160;&#160;&#160;0x100c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html">ALT_EMAC_DMA_RX_DESC_LIST_ADDR</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="gabdfc15df00129c14f2d9fa160e588bce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_EMAC_DMA_RX_DESC_LIST_ADDR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#gadc3b13999981641b230824766a4d85e5">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html">ALT_EMAC_DMA_RX_DESC_LIST_ADDR</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gafc06498ee005b71663dcbc4dcfdd9b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#struct_a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r__s">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_s</a> <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html#gafc06498ee005b71663dcbc4dcfdd9b7e">ALT_EMAC_DMA_RX_DESC_LIST_ADDR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_m_a_c___d_m_a___r_x___d_e_s_c___l_i_s_t___a_d_d_r.html">ALT_EMAC_DMA_RX_DESC_LIST_ADDR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:42 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
