============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     sean
   Run Date =   Wed Oct 29 21:42:08 2025

   Run on =     LAPTOP-18IJM237
============================================================
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
PRJ-5306 WARNING: Failed to reset phy_1: some files cannot be removed in D:/TD/prj/imx_isp/imx_isp_Runs/phy_1
PRJ-8816 ERROR: Step opt_gate is already run.
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-8007 ERROR: syntax error near '+' in uisrc/01_rtl/image_skin_select.v(124)
HDL-8007 ERROR: syntax error near '+' in uisrc/01_rtl/image_skin_select.v(145)
HDL-8007 ERROR: syntax error near '+' in uisrc/01_rtl/image_skin_select.v(166)
HDL-8007 ERROR: syntax error near '+' in uisrc/01_rtl/image_skin_select.v(187)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(102)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-8007 ERROR: ignore module module due to previous errors in uisrc/01_rtl/image_skin_select.v(1)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(95)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(96)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(97)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(97)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(97)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(97)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(97)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(97)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(97)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-8007 ERROR: 'is_real_skin' is not declared in uisrc/01_rtl/image_skin_select.v(190)
HDL-8007 ERROR: ignore module module due to previous errors in uisrc/01_rtl/image_skin_select.v(1)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(97)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8001 ERROR: Downloading failed!
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(98)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(100)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(99)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(100)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(101)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(102)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(64)
PRJ-5306 WARNING: Failed to reset syn_1: some files cannot be removed in D:/TD/prj/imx_isp/imx_isp_Runs/syn_1
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-8007 ERROR: 'y_d0' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(117)
HDL-8007 ERROR: 'cb_d0' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(118)
HDL-8007 ERROR: 'cr_d0' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(119)
HDL-8007 ERROR: ignore module module due to previous errors in uisrc/01_rtl/skin_color_algorithm.v(1)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(23)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(24)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(25)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(26)
HDL-5370 WARNING: parameter 'Y_MIN' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(27)
HDL-5370 WARNING: parameter 'Y_MAX' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(60)
HDL-8007 ERROR: 'y_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(123)
HDL-8007 ERROR: 'y_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(124)
HDL-8007 ERROR: 'y_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(124)
HDL-8007 ERROR: 'cb_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(125)
HDL-8007 ERROR: 'cb_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(126)
HDL-8007 ERROR: 'cb_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(126)
HDL-8007 ERROR: 'cr_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(127)
HDL-8007 ERROR: 'cr_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(128)
HDL-8007 ERROR: 'cr_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(128)
HDL-8007 ERROR: ignore module module due to previous errors in uisrc/01_rtl/skin_color_algorithm.v(1)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-8007 ERROR: syntax error near '[' in uisrc/01_rtl/skin_color_algorithm.v(123)
HDL-8007 ERROR: syntax error near '[' in uisrc/01_rtl/skin_color_algorithm.v(124)
HDL-8007 ERROR: syntax error near '[' in uisrc/01_rtl/skin_color_algorithm.v(125)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(23)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(24)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(25)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(26)
HDL-5370 WARNING: parameter 'Y_MIN' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(27)
HDL-5370 WARNING: parameter 'Y_MAX' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(60)
HDL-8007 ERROR: 'y_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(127)
HDL-8007 ERROR: 'y_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(127)
HDL-8007 ERROR: 'cb_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(128)
HDL-8007 ERROR: 'cb_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(128)
HDL-8007 ERROR: 'cr_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(129)
HDL-8007 ERROR: 'cr_mid' is not a memory in uisrc/01_rtl/skin_color_algorithm.v(129)
HDL-8007 ERROR: 'y_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(131)
HDL-8007 ERROR: 'y_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(132)
HDL-8007 ERROR: 'y_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(132)
HDL-8007 ERROR: 'cb_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(133)
HDL-8007 ERROR: 'cb_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(134)
HDL-8007 ERROR: 'cb_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(134)
HDL-8007 ERROR: 'cr_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(135)
HDL-8007 ERROR: 'cr_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(136)
HDL-8007 ERROR: 'cr_tmp' is not declared in uisrc/01_rtl/skin_color_algorithm.v(136)
HDL-8007 ERROR: ignore module module due to previous errors in uisrc/01_rtl/skin_color_algorithm.v(1)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-8007 ERROR: syntax error near ';' in uisrc/01_rtl/image_skin_select.v(265)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-8007 ERROR: 'is_real_skin' is an unknown type in uisrc/01_rtl/image_skin_select.v(263)
HDL-8007 ERROR: 'is_real_skin' is not declared in uisrc/01_rtl/image_skin_select.v(263)
HDL-8007 ERROR: ignore module module due to previous errors in uisrc/01_rtl/image_skin_select.v(1)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[1]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[3]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[0]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[55]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[55]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[31]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[31]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[79]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[79]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[71]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[71]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[58]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[59]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[72]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[75]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/valid_r1_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/valid_r0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/valid_r1_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/valid_r0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[67]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[69]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[88]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[88]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/valid_r1_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/valid_r0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: dia) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d0_reg[93]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[94]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/valid_r1_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/valid_r0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[48]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: dia_extra) come from ASYNC reset registers u_isp_top/u_bilinear_interpolation/I_tvalid_r_reg[0]_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[38]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[26]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/skin_h_max_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/o_r_data_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/skin_h_max_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/skin_h_max_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_523, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo[0]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_523, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_assemble/S_island_packet_cnt_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_460, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo[0]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_460, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_assemble/S_island_packet_cnt_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: addra) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[0]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_source/O_video_period_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: dia) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: wea) come from ASYNC reset registers u_hdmi_tx/I_video_in_valid_r2_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: addra) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[0]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_source/O_video_period_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: dia) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: dia_extra) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[22]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: wea) come from ASYNC reset registers u_hdmi_tx/I_video_in_valid_r2_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/O_tuser_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/matrix_last_line_buffer_reg[40]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/matrix_last_line_buffer_reg[61]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(109)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(110)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
PRJ-5303 WARNING: Run phy_1 failed.
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[3]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[0]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[1]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/overflow_reg_syn_12, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/overflow_reg_syn_12, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/overflow_reg_syn_12, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/overflow_reg_syn_12, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/overflow_reg_syn_12, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/overflow_reg_syn_12, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_next1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: csa) come from ASYNC reset registers uidbuf_u0/wfifo_rst_done_reg_syn_7, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/o_r_data_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers u_isp_top/u_contrast_adj/I_tvalid_r_reg[1]_syn_8, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: addra) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[1]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_source/O_video_period_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: dia) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: wea) come from ASYNC reset registers u_hdmi_tx/I_video_in_valid_r2_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: addra) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[1]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_source/O_video_period_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: dia) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[17]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: dia_extra) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: wea) come from ASYNC reset registers u_hdmi_tx/I_video_in_valid_r2_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_460, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo[0]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_460, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/S_packet_cnt_reg[3]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[79]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[79]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[31]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[31]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[1]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[58]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[59]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[27]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[38]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[22]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[27]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[77]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[74]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers u_isp_top/u_contrast_adj/I_tvalid_r_reg[2]_syn_8, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/mipi_to_raw_converter_r0/raw_data_r0_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[26]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[11]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[31]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[22]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/tuser_d2_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[22]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[21]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d0_d_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[22]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_523, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo[0]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_523, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/S_packet_cnt_reg[3]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[55]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[55]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[89]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[89]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: dia) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[68]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[69]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[71]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[71]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[11]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(88)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tlast_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(141)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tuser_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(142)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tvalid_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(143)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tlast_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(148)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tuser_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(149)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tvalid_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(150)
HDL-8007 ERROR: ignore module module due to previous errors in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(18)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(88)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tlast_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(141)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tuser_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(142)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tvalid_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(143)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tlast_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(148)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tuser_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(149)
HDL-8007 ERROR: cannot index into non-array type reg for 'I_tvalid_r' in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(150)
HDL-8007 ERROR: ignore module module due to previous errors in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(18)
PRJ-5303 WARNING: Run syn_1 failed.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(88)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(114)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(115)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/dilate_or_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers u_isp_top/u_Brightness_adjustment/I_tvalid_r_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/o_r_data_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[3]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[0]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[1]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/o_r_data_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: csa) come from ASYNC reset registers uidbuf_u0/wrst_cnt_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/wr_addr_next2_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[48]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[49]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[63]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[63]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[88]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: dia_extra) come from ASYNC reset registers u_isp_top/u_image_cut/I_tdata_r_reg[67]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/v_cnt_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[58]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[51]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: dia) come from ASYNC reset registers u_isp_top/u_awb/data_d1_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[64]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: dia) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[78]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[20]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/flag_valid_d0_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[79]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[79]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[17]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[26]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/flag_valid_d0_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[38]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[71]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[71]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[25]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/flag_valid_d0_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[66]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[31]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[31]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[55]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[55]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_460, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo[1]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_460, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/S_packet_cnt_reg[3]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_523, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo[1]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/u_w64_d1024_fifo/logic_ramfifo_syn_523, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/S_packet_cnt_reg[3]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: addra) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[0]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_source/O_video_period_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: dia) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_401, port: wea) come from ASYNC reset registers u_hdmi_tx/I_video_in_valid_r2_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: addra) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: addrb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo[0]__2_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: csb) come from ASYNC reset registers u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_source/O_video_period_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: dia) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[17]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: dia_extra) come from ASYNC reset registers u_hdmi_tx/I_video_in_data_r2_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_video_axi_stream_receiver/u_w24_d1024_fifo/logic_ramfifo_syn_380, port: wea) come from ASYNC reset registers u_hdmi_tx/I_video_in_valid_r2_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/data_d1_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_awb/sum_g_d_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/flag_valid_d0_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(88)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(114)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(115)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(88)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(114)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(115)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(114)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(115)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(248)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(728)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(728)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(729)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(729)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(730)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(730)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(731)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(731)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 771 in uisrc/01_rtl/system_top.v(776)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 772 in uisrc/01_rtl/system_top.v(777)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 773 in uisrc/01_rtl/system_top.v(778)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 774 in uisrc/01_rtl/system_top.v(779)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(220)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(700)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(700)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(701)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(701)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(702)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(702)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(703)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(703)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 743 in uisrc/01_rtl/system_top.v(748)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 744 in uisrc/01_rtl/system_top.v(749)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 745 in uisrc/01_rtl/system_top.v(750)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 746 in uisrc/01_rtl/system_top.v(751)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(220)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(700)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(700)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(701)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(701)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(702)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(702)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(703)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(703)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 743 in uisrc/01_rtl/system_top.v(748)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 744 in uisrc/01_rtl/system_top.v(749)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 745 in uisrc/01_rtl/system_top.v(750)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 746 in uisrc/01_rtl/system_top.v(751)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(220)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(700)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(700)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(701)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(701)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(702)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(702)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(703)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(703)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 743 in uisrc/01_rtl/system_top.v(748)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 744 in uisrc/01_rtl/system_top.v(749)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 745 in uisrc/01_rtl/system_top.v(750)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 746 in uisrc/01_rtl/system_top.v(751)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(220)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(700)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(700)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(701)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(701)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(702)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(702)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(703)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(703)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 743 in uisrc/01_rtl/system_top.v(748)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 744 in uisrc/01_rtl/system_top.v(749)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 745 in uisrc/01_rtl/system_top.v(750)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 746 in uisrc/01_rtl/system_top.v(751)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(220)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(700)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(700)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(701)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(701)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(702)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(702)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(703)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(703)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 743 in uisrc/01_rtl/system_top.v(748)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 744 in uisrc/01_rtl/system_top.v(749)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 745 in uisrc/01_rtl/system_top.v(750)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 746 in uisrc/01_rtl/system_top.v(751)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(50)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(54)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(58)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(220)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(700)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(700)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(701)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(701)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(702)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(702)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(703)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(703)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 743 in uisrc/01_rtl/system_top.v(748)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 744 in uisrc/01_rtl/system_top.v(749)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 745 in uisrc/01_rtl/system_top.v(750)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 746 in uisrc/01_rtl/system_top.v(751)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(38)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(43)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(220)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(700)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(700)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(701)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(701)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(702)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(702)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(703)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(703)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 743 in uisrc/01_rtl/system_top.v(748)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 744 in uisrc/01_rtl/system_top.v(749)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 745 in uisrc/01_rtl/system_top.v(750)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 746 in uisrc/01_rtl/system_top.v(751)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(38)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(43)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
HDL-5007 WARNING: block identifier is required on this block in al_ip/Soft_FIFO_0/RTL/soft_fifo_3decfaec05bd.v(509)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(2)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(3)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(4)
HDL-5370 WARNING: parameter '**' becomes localparam in '**' with formal parameter declaration list in uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(5)
HDL-7001 CRITICAL-WARNING: check keyowner failed
HDL-7001 CRITICAL-WARNING: store key failed
HDL-7001 CRITICAL-WARNING: unidentified key owner
HDL-5007 WARNING: /* is inside a comment in uisrc/01_rtl/system_top.v(220)
HDL-5333 WARNING: data object 'o_face_last' is already declared in uisrc/01_rtl/system_top.v(700)
HDL-5007 WARNING: second declaration of 'o_face_last' is ignored in uisrc/01_rtl/system_top.v(700)
HDL-5333 WARNING: data object 'o_face_user' is already declared in uisrc/01_rtl/system_top.v(701)
HDL-5007 WARNING: second declaration of 'o_face_user' is ignored in uisrc/01_rtl/system_top.v(701)
HDL-5333 WARNING: data object 'o_face_valid' is already declared in uisrc/01_rtl/system_top.v(702)
HDL-5007 WARNING: second declaration of 'o_face_valid' is ignored in uisrc/01_rtl/system_top.v(702)
HDL-5333 WARNING: data object 'o_face_data' is already declared in uisrc/01_rtl/system_top.v(703)
HDL-5007 WARNING: second declaration of 'o_face_data' is ignored in uisrc/01_rtl/system_top.v(703)
HDL-7225 CRITICAL-WARNING: 'I_video_in_user' is already implicitly declared on line 743 in uisrc/01_rtl/system_top.v(748)
HDL-7225 CRITICAL-WARNING: 'I_video_in_valid' is already implicitly declared on line 744 in uisrc/01_rtl/system_top.v(749)
HDL-7225 CRITICAL-WARNING: 'I_video_in_last' is already implicitly declared on line 745 in uisrc/01_rtl/system_top.v(750)
HDL-7225 CRITICAL-WARNING: 'I_video_in_data' is already implicitly declared on line 746 in uisrc/01_rtl/system_top.v(751)
HDL-5370 WARNING: parameter 'T10MS' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(43)
HDL-5370 WARNING: parameter 'KEY_S0' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(44)
HDL-5370 WARNING: parameter 'KEY_S1' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(45)
HDL-5370 WARNING: parameter 'KEY_S2' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(46)
HDL-5370 WARNING: parameter 'KEY_S3' becomes localparam in 'key' with formal parameter declaration list in uisrc/03_ip/ae_set/key.v(47)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Brightness_adjustment/uisrc/01_rtl/Brightness_adjustment.v(83)
HDL-5007 WARNING: block identifier is required on this block in uisrc/03_ip/isp/Contrast_adjustment/uisrc/01_rtl/contrast_adj.v(95)
HDL-5370 WARNING: parameter 'C0' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(125)
HDL-5370 WARNING: parameter 'C1' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(126)
HDL-5370 WARNING: parameter 'C2' becomes localparam in 'Saturation_adj' with formal parameter declaration list in uisrc/03_ip/isp/Saturation_adj/uisrc/01_rtl/Saturation_adj.v(127)
HDL-5370 WARNING: parameter 'TOTAL_R_WIDTH' becomes localparam in 'face_recognition' with formal parameter declaration list in uisrc/01_rtl/face_recognition.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(66)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(67)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(145)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(146)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/face_recognition.v(147)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(28)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(29)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(30)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(31)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(32)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(33)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(34)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_dilate_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(35)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(37)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(38)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(42)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_erode_filtering.v(43)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(25)
HDL-7187 CRITICAL-WARNING: attribute 'MARK_DEBUG' is already specified; last one will take precedence in uisrc/01_rtl/image_skin_select.v(30)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(34)
HDL-5370 WARNING: parameter 'SKIN_AREA_THRESH_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(35)
HDL-5370 WARNING: parameter 'BORDER_WIDTH' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(36)
HDL-5370 WARNING: parameter 'MAX_BORDER_STEP' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(37)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MIN' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(38)
HDL-5370 WARNING: parameter 'FACE_ASPECT_RATIO_MAX' becomes localparam in 'image_skin_select' with formal parameter declaration list in uisrc/01_rtl/image_skin_select.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(103)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_skin_select.v(104)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(65)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(68)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(71)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/image_template.v(74)
HDL-5370 WARNING: parameter 'CB_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(33)
HDL-5370 WARNING: parameter 'CB_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(34)
HDL-5370 WARNING: parameter 'CR_LOW' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(35)
HDL-5370 WARNING: parameter 'CR_HIGH' becomes localparam in 'skin_color_algorithm' with formal parameter declaration list in uisrc/01_rtl/skin_color_algorithm.v(36)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(39)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(40)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(41)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(43)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(44)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(45)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(47)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(48)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(49)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(51)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(52)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(53)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(55)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(56)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(57)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(61)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(62)
HDL-7259 CRITICAL-WARNING: multiple packed dimensions are not allowed in this mode of Verilog in uisrc/01_rtl/skin_color_algorithm.v(63)
PRJ-5303 WARNING: Run phy_1 failed.
PRJ-8001 ERROR: phy_1 exit with code 1073807364. Check the corresponding run log or contact technical support.
