
examples/c/td3/tp_rtos/rtos_01/out/rtos_01.elf:     file format elf32-littlearm
examples/c/td3/tp_rtos/rtos_01/out/rtos_01.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000381

Program Header:
0x70000001 off    0x00014fac vaddr 0x1a004fac paddr 0x1a004fac align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a4 vaddr 0x100000a4 paddr 0x100000a4 align 2**16
         filesz 0x00000000 memsz 0x00002b6c flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00004fb4 memsz 0x00004fb4 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a004fb4 align 2**16
         filesz 0x000000a4 memsz 0x000000a4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004fa8  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a4  10000000  1a004fb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
  6 .bss          00002b6c  100000a4  100000a4  000100a4  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 11 .init_array   00000004  1a004fa8  1a004fa8  00014fa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a004fac  1a004fac  00014fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 18 .noinit       00000000  10002c10  10002c10  000200a4  2**2
                  CONTENTS
 19 .debug_info   00032423  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 0000757a  00000000  00000000  000524c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000dec6  00000000  00000000  00059a41  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00001120  00000000  00000000  00067908  2**3
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001310  00000000  00000000  00068a28  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000e4e7  00000000  00000000  00069d38  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00011a66  00000000  00000000  0007821f  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00030299  00000000  00000000  00089c85  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000031  00000000  00000000  000b9f1e  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  000b9f4f  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002ae4  00000000  00000000  000b9f88  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a4 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a004fa8 l    d  .init_array	00000000 .init_array
1a004fac l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002c10 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 main.c
1a000300 l     F .text	00000010 vTarea1
1a000310 l     F .text	0000002c vTarea2
00000000 l    df *ABS*	00000000 system.c
100000a4 l     O .bss	00000004 heap_end.5622
00000000 l    df *ABS*	00000000 heap_4.c
1a0004d4 l     F .text	00000064 prvHeapInit
1a000538 l     F .text	00000058 prvInsertBlockIntoFreeList
100000a8 l     O .bss	00000004 pxEnd
100000ac l     O .bss	00002000 ucHeap
100020ac l     O .bss	00000004 xBlockAllocatedBit
100020b0 l     O .bss	00000004 xFreeBytesRemaining
100020b4 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
100020b8 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 queue.c
1a000710 l     F .text	0000001e prvIsQueueFull
1a00072e l     F .text	0000001a prvIsQueueEmpty
1a000748 l     F .text	00000076 prvCopyDataToQueue
1a0007be l     F .text	00000024 prvCopyDataFromQueue
1a0007e2 l     F .text	0000006e prvUnlockQueue
1a0008d0 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
100020c0 l     O .bss	00000190 uxIdleTaskStack.10588
10002250 l     O .bss	00000640 uxTimerTaskStack.10595
10002890 l     O .bss	00000060 xIdleTaskTCB.10587
100028f0 l     O .bss	00000060 xTimerTaskTCB.10594
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a000ef8 l     F .text	00000034 prvResetNextTaskUnblockTime
1a000f2c l     F .text	00000092 prvInitialiseNewTask
1a000fc0 l     F .text	00000068 prvInitialiseTaskLists
1a001028 l     F .text	000000ac prvAddNewTaskToReadyList
1a0010d4 l     F .text	0000003a prvDeleteTCB
1a001110 l     F .text	0000004c prvCheckTasksWaitingTermination
1a00115c l     F .text	00000028 prvIdleTask
1a001184 l     F .text	00000098 prvAddCurrentTaskToDelayedList
10002954 l     O .bss	00000004 pxDelayedTaskList
10002958 l     O .bss	00000004 pxOverflowDelayedTaskList
1000295c l     O .bss	0000008c pxReadyTasksLists
100029e8 l     O .bss	00000004 uxCurrentNumberOfTasks
100029ec l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100029f0 l     O .bss	00000004 uxPendedTicks
100029f4 l     O .bss	00000004 uxSchedulerSuspended
100029f8 l     O .bss	00000004 uxTaskNumber
100029fc l     O .bss	00000004 uxTopReadyPriority
10002a00 l     O .bss	00000014 xDelayedTaskList1
10002a14 l     O .bss	00000014 xDelayedTaskList2
10002a28 l     O .bss	00000004 xNextTaskUnblockTime
10002a2c l     O .bss	00000004 xNumOfOverflows
10002a30 l     O .bss	00000014 xPendingReadyList
10002a44 l     O .bss	00000004 xSchedulerRunning
10002a48 l     O .bss	00000014 xSuspendedTaskList
10002a5c l     O .bss	00000014 xTasksWaitingTermination
10002a70 l     O .bss	00000004 xTickCount
10002a74 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a0019d0 l     F .text	00000020 prvGetNextExpireTime
1a0019f0 l     F .text	00000048 prvInsertTimerInActiveList
1a001a38 l     F .text	00000070 prvCheckForValidListAndQueue
1a001df8 l     F .text	00000016 prvTimerTask
1a001b84 l     F .text	00000078 prvSwitchTimerLists
1a001bfc l     F .text	0000002c prvSampleTimeNow
1a001c28 l     F .text	00000060 prvProcessExpiredTimer
1a001c88 l     F .text	00000074 prvProcessTimerOrBlockTask
1a001cfc l     F .text	000000fc prvProcessReceivedCommands
10002a78 l     O .bss	00000004 pxCurrentTimerList
10002a7c l     O .bss	00000004 pxOverflowTimerList
10002a80 l     O .bss	000000a0 ucStaticTimerQueueStorage.11667
10002b20 l     O .bss	00000014 xActiveTimerList1
10002b34 l     O .bss	00000014 xActiveTimerList2
10002b48 l     O .bss	00000004 xLastTime.11616
10002b4c l     O .bss	00000050 xStaticTimerQueue.11666
10002b9c l     O .bss	00000004 xTimerQueue
10002ba0 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a001e10 l     F .text	00000040 prvTaskExitError
1a001e50 l     F .text	00000022 prvPortStartFirstTask
1a001e78 l     F .text	0000000e vPortEnableVFP
1a001ee0 l       .text	00000000 pxCurrentTCBConst2
1a001fe0 l       .text	00000000 pxCurrentTCBConst
10002ba4 l     O .bss	00000001 ucMaxSysCallPriority
10002ba8 l     O .bss	00000004 ulMaxPRIGROUPValue
10000000 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 conio.c
10002bac l     O .bss	00000004 keyIdx
1a004c9c l     O .text	00000004 keys
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 supporting_functions.c
00000000 l    df *ABS*	00000000 board.c
1a002248 l     F .text	00000044 Board_LED_Init
1a00228c l     F .text	00000040 Board_TEC_Init
1a0022cc l     F .text	00000040 Board_GPIO_Init
1a00230c l     F .text	00000030 Board_ADC_Init
1a00233c l     F .text	00000038 Board_SPI_Init
1a002374 l     F .text	00000024 Board_I2C_Init
1a004ca8 l     O .text	00000008 GpioButtons
1a004cb0 l     O .text	0000000c GpioLeds
1a004cbc l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a004cd4 l     O .text	00000004 InitClkStates
1a004cd8 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002550 l     F .text	0000002c Chip_UART_GetIndex
1a004d4c l     O .text	00000008 UART_BClock
1a004d54 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0026b8 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0026cc l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002794 l     F .text	000000a0 pll_calc_divs
1a002834 l     F .text	0000010c pll_get_frac
1a002940 l     F .text	0000004c Chip_Clock_FindBaseClock
1a002bb4 l     F .text	00000022 Chip_Clock_GetDivRate
10002bb4 l     O .bss	00000008 audio_usb_pll_freq
1a004d68 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a004dd4 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000008 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002ef4 l     F .text	00000014 Chip_SSP_GetClockIndex
1a002f08 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a002fe8 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002bbc l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a003560 l     F .text	00000004 __fp_unlock
1a003570 l     F .text	00000004 __fp_lock
1a00362c l     F .text	00000110 __sinit.part.1
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a003b9c l     F .text	00000032 __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 impure.c
10000044 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a004fac l       .init_array	00000000 __init_array_end
1a004fa8 l       .bss_RAM5	00000000 __preinit_array_end
1a004fa8 l       .init_array	00000000 __init_array_start
1a004fa8 l       .bss_RAM5	00000000 __preinit_array_start
1a004b88 g     F .text	00000012 _malloc_usable_size_r
1a0029d8 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000420 g     F .text	00000012 _isatty_r
1a0042c8 g     F .text	000000e0 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a000432 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a001f4c g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a004294 g     F .text	00000034 printf
1a002496 g     F .text	00000008 __stdio_init
1a00441c g     F .text	00000020 __sseek
1a003750 g     F .text	00000008 __sinit
10000004 g     O .data	00000004 xKeyPressesStopApplication
1a004444 g     F .text	000000b4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a000d80 g     F .text	00000052 vQueueWaitForMessageRestricted
1a003574 g     F .text	0000002e __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a002772 g     F .text	0000000c Chip_ADC_SetResolution
1a001fe4 g     F .text	0000002c SysTick_Handler
1a00037c  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0023d0 g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a004a70 g     F .text	000000c6 memmove
1a00373c g     F .text	00000014 _cleanup
1a001f80 g     F .text	00000064 PendSV_Handler
1a000b1c g     F .text	000000de xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a004fb4 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10002950 g     O .bss	00000004 pxCurrentTCB
1a000416 g     F .text	0000000a _fstat_r
53ff750e g       *ABS*	00000000 __valid_user_code_checksum
1a0043dc g     F .text	00000004 __seofread
1a004fb4 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a001858 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a002c56 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a002048 g     F .text	00000110 xPortStartScheduler
1a001390 g     F .text	00000024 vTaskEndScheduler
1a003880 g     F .text	00000134 memcpy
1a001764 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a003564 g     F .text	0000000c _cleanup_r
1a002010  w    F .text	00000038 vPortSetupTimerInterrupt
1a0030a0 g     F .text	00000000 .hidden __aeabi_uldivmod
10002c10 g       .noinit	00000000 _noinit
1a0043a8 g     F .text	00000010 puts
1a0006a0 g     F .text	00000070 vPortFree
10002c08 g     O .bss	00000004 SystemCoreClock
1a00257c g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002158 g     F .text	0000005c vPortValidateInterruptPriority
1a004268 g     F .text	0000002c _printf_r
1a000180  w    F .text	00000002 UsageFault_Handler
1a002cd4 g     F .text	0000004c Chip_Clock_GetRate
1a000dee g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0024d8 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0045fc g     F .text	000002f0 __sfvwrite_r
1a0030d0 g     F .text	000002dc .hidden __udivmoddi4
1a0004b4 g     F .text	00000020 _sbrk_r
1a004ca4 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00043c g     F .text	00000050 _read_r
1a000de8 g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000bfc g     F .text	0000015c xQueueReceive
10002bc8 g     O .bss	00000040 xQueueRegistry
1a00353c g     F .text	00000024 fflush
1a000e7c g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a004fac g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a004f64 g     O .text	00000004 _global_impure_ptr
1a004b38 g     F .text	00000050 _realloc_r
1a003830 g     F .text	00000050 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000590 g     F .text	00000110 pvPortMalloc
1a003768 g     F .text	00000014 __fp_lock_all
1a002454 g     F .text	00000030 Board_Init
1a00040a  w    F .text	00000002 _init
1a001ee4 g     F .text	00000024 vPortEndScheduler
1a000dd2 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a0013c4 g     F .text	0000000c xTaskGetTickCount
1a000994 g     F .text	00000188 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002c10 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000380 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a002ebc g     F .text	00000038 Chip_I2C_SetClockRate
1a00191c g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a00298c g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0017cc g     F .text	0000008c xTaskRemoveFromEventList
1a000ec0  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a004f04 g     O .text	00000020 __sf_fake_stderr
1a002e98 g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002b48 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a004e1c g     O .text	000000e6 gpioPinsInit
1a000e94  w    F .text	0000002c vAssertCalled
1a002f20 g     F .text	00000012 Chip_SSP_SetClockRate
1a003bd0 g     F .text	0000002c __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a002200 g     F .text	00000048 vPrintString
1a003758 g     F .text	00000002 __sfp_lock_acquire
1a0049d0 g     F .text	00000000 memchr
1a001870 g     F .text	00000080 xTaskCheckForTimeOut
1a003a50 g     F .text	00000090 _free_r
1a002c30 g     F .text	00000026 Chip_Clock_GetBaseClock
100000a4 g       .bss	00000000 _bss
1a002740 g     F .text	00000032 Chip_ADC_SetSampleRate
10002bb0 g     O .bss	00000004 freeRtosInterruptCallback
1a0013b4 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a002f32 g     F .text	0000003e Chip_SSP_SetBitRate
1a000e3a g     F .text	00000028 uxListRemove
1a002e74 g     F .text	00000002 Chip_GPIO_Init
1a004cd0 g     O .text	00000004 OscRateIn
1a00121c g     F .text	00000072 xTaskCreateStatic
10002c10 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001698 g     F .text	000000cc vTaskSwitchContext
1a004268 g     F .text	0000002c _iprintf_r
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a0008f2 g     F .text	000000a0 xQueueGenericCreateStatic
1a001794 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a00040c g     F .text	0000000a _close_r
1a000e64 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a001b18 g     F .text	0000006c xTimerGenericCommand
1a004508 g     F .text	000000f4 __swsetup_r
1a000edc  w    F .text	0000001c vApplicationStackOverflowHook
1a0033ac  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0035a4 g     F .text	00000088 __sfp
1a003764 g     F .text	00000002 __sinit_lock_release
1a0021b4 g     F .text	0000002c _kbhit
1a0043b8 g     F .text	00000022 __sread
1a003084 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0023bc g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a0034d8 g     F .text	00000064 _fflush_r
1a004f44 g     O .text	00000020 __sf_fake_stdin
1a0029f4 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0039b4 g     F .text	0000009a memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a00033c g     F .text	00000040 main
1a0044f8 g     F .text	00000010 __swbuf
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a000e06 g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a001ec0 g     F .text	00000024 SVC_Handler
1a00443c g     F .text	00000008 __sclose
1a001aa8 g     F .text	00000070 xTimerCreateTimerTask
1a00243c g     F .text	00000016 Board_LED_Toggle
1a003ae0 g     F .text	000000bc _malloc_r
1a0015ec g     F .text	000000ac vTaskDelayUntil
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002c64 g     F .text	0000003c Chip_Clock_EnableOpts
1a00248e g     F .text	00000008 __stdio_getchar
1a003790 g     F .text	0000004a _fwalk
1a002a10 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002410 g     F .text	0000002c Board_LED_Test
1a002ac8 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a003e7c g     F .text	00000018 vfiprintf
1a002fa8 g     F .text	00000040 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000408  w    F .text	00000002 _fini
1a004294 g     F .text	00000034 iprintf
1a0014f0 g     F .text	000000fc xTaskResumeAll
1a0012f4 g     F .text	0000009c vTaskStartScheduler
1a002700 g     F .text	00000040 Chip_ADC_Init
10002c0c g     O .bss	00000004 g_pUsbApi
1a0024a0 g     F .text	00000038 Board_SetupMuxing
1a0025d0 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a00048c g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a003e94 g     F .text	00000132 _printf_common
10000040 g     O .data	00000004 _impure_ptr
1a0033b0 g     F .text	00000128 __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a00377c g     F .text	00000014 __fp_unlock_all
1a0018f0 g     F .text	0000000c vTaskMissedYield
10002c10 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a002f70 g     F .text	00000038 Chip_SSP_Init
1a000d58 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0013d0 g     F .text	00000120 xTaskIncrementTick
1a0048ec g     F .text	0000005a __swhatbuf_r
1a0021e0 g     F .text	00000020 DAC_IRQHandler
1a002398 g     F .text	00000024 Board_Debug_Init
1a002484 g     F .text	0000000a __stdio_putchar
1a000850 g     F .text	00000080 xQueueGenericReset
100000a4 g       .data	00000000 _edata
1a002e78 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a00128e g     F .text	00000066 xTaskCreate
1a002d20 g     F .text	00000154 Chip_SetupCoreClock
1a0043e0 g     F .text	0000003c __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a003c18 g     F .text	00000264 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a0037dc g     F .text	00000052 _fwalk_reent
1a002780 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a00375c g     F .text	00000002 __sfp_lock_release
1a004f24 g     O .text	00000020 __sf_fake_stdout
1a0018fc g     F .text	00000020 xTaskGetSchedulerState
1a0033ac  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a004948 g     F .text	00000088 __smakebuf_r
1a001e8c g     F .text	0000002c pxPortInitialiseStack
1a003fc8 g     F .text	000002a0 _printf_i
1a002ca0 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002bc4 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a003bfc g     F .text	0000001a __sprint_r
1a0023ec g     F .text	00000024 Board_LED_Set
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a00301c g     F .text	00000068 gpioRead
1a001f08 g     F .text	00000044 vPortEnterCritical
10002bc0 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a003c18 g     F .text	00000264 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a002bd8 g     F .text	00000058 Chip_Clock_SetBaseClock
1a003e7c g     F .text	00000018 vfprintf
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a003760 g     F .text	00000002 __sinit_lock_acquire
1a002544 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 81 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 0e 75 ff 53     }............u.S
	...
1a00002c:	c1 1e 00 1a 85 01 00 1a 00 00 00 00 81 1f 00 1a     ................
1a00003c:	e5 1f 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	e1 21 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .!..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	85 30 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .0..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a004fb4 	.word	0x1a004fb4
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a4 	.word	0x000000a4
1a000120:	1a004fb4 	.word	0x1a004fb4
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a004fb4 	.word	0x1a004fb4
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a004fb4 	.word	0x1a004fb4
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a004fb4 	.word	0x1a004fb4
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a4 	.word	0x100000a4
1a000154:	00002b6c 	.word	0x00002b6c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:


}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <vTarea1>:
/*==================[external data definition]===============================*/

/*==================[internal functions definition]==========================*/

static void vTarea1(void *pvParameters)
{
1a000300:	b508      	push	{r3, lr}
   /* As per most tasks, this task is implemented in an infinite loop. */
   for( ;; ) {
      vPrintString( "Tarea1 running\r\n" );
1a000302:	4802      	ldr	r0, [pc, #8]	; (1a00030c <vTarea1+0xc>)
1a000304:	f001 ff7c 	bl	1a002200 <vPrintString>
1a000308:	e7fb      	b.n	1a000302 <vTarea1+0x2>
1a00030a:	bf00      	nop
1a00030c:	1a004bac 	.word	0x1a004bac

1a000310 <vTarea2>:
   }
}

static void vTarea2(void *pvParameters)
{
1a000310:	b510      	push	{r4, lr}
1a000312:	b082      	sub	sp, #8
  TickType_t xLastWakeTime;
  const TickType_t xDelay1000ms = pdMS_TO_TICKS( 1000UL ); //1 seg

  xLastWakeTime = xTaskGetTickCount(); /* se inicializa la variable con la
1a000314:	f001 f856 	bl	1a0013c4 <xTaskGetTickCount>
1a000318:	9001      	str	r0, [sp, #4]
  actual cantidad de ticks. Luego es manejada por la API de vTaskDelayUntil()*/

  for( ;; ) {
     vPrintString( "Ticks = %d\r\n", xLastWakeTime);
1a00031a:	ac02      	add	r4, sp, #8
1a00031c:	f854 1d04 	ldr.w	r1, [r4, #-4]!
1a000320:	4805      	ldr	r0, [pc, #20]	; (1a000338 <vTarea2+0x28>)
1a000322:	f001 ff6d 	bl	1a002200 <vPrintString>
     Board_LED_Toggle(5); //titila "LED 3" ( verde )
1a000326:	2005      	movs	r0, #5
1a000328:	f002 f888 	bl	1a00243c <Board_LED_Toggle>

     /* pasa a READY cada 1 seg. */
     vTaskDelayUntil( &xLastWakeTime, xDelay1000ms );
1a00032c:	2164      	movs	r1, #100	; 0x64
1a00032e:	4620      	mov	r0, r4
1a000330:	f001 f95c 	bl	1a0015ec <vTaskDelayUntil>
1a000334:	e7f1      	b.n	1a00031a <vTarea2+0xa>
1a000336:	bf00      	nop
1a000338:	1a004bc0 	.word	0x1a004bc0

1a00033c <main>:
}

/*==================[external functions definition]==========================*/

int main(void)
{
1a00033c:	b500      	push	{lr}
1a00033e:	b083      	sub	sp, #12
    //Se inicializa HW
	/* Se crean las tareas */
	xTaskCreate(vTarea1, (const char *)"Tarea1", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL );
1a000340:	2400      	movs	r4, #0
1a000342:	9401      	str	r4, [sp, #4]
1a000344:	2301      	movs	r3, #1
1a000346:	9300      	str	r3, [sp, #0]
1a000348:	4623      	mov	r3, r4
1a00034a:	2264      	movs	r2, #100	; 0x64
1a00034c:	4907      	ldr	r1, [pc, #28]	; (1a00036c <main+0x30>)
1a00034e:	4808      	ldr	r0, [pc, #32]	; (1a000370 <main+0x34>)
1a000350:	f000 ff9d 	bl	1a00128e <xTaskCreate>
	xTaskCreate(vTarea2, (const char *)"Tarea2", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+2, NULL );
1a000354:	9401      	str	r4, [sp, #4]
1a000356:	2302      	movs	r3, #2
1a000358:	9300      	str	r3, [sp, #0]
1a00035a:	4623      	mov	r3, r4
1a00035c:	2264      	movs	r2, #100	; 0x64
1a00035e:	4905      	ldr	r1, [pc, #20]	; (1a000374 <main+0x38>)
1a000360:	4805      	ldr	r0, [pc, #20]	; (1a000378 <main+0x3c>)
1a000362:	f000 ff94 	bl	1a00128e <xTaskCreate>

	vTaskStartScheduler(); /* y por Ãºltimo se arranca el planificador . */
1a000366:	f000 ffc5 	bl	1a0012f4 <vTaskStartScheduler>
1a00036a:	e7fe      	b.n	1a00036a <main+0x2e>
1a00036c:	1a004b9c 	.word	0x1a004b9c
1a000370:	1a000301 	.word	0x1a000301
1a000374:	1a004ba4 	.word	0x1a004ba4
1a000378:	1a000311 	.word	0x1a000311

1a00037c <initialise_monitor_handles>:
{
1a00037c:	4770      	bx	lr
1a00037e:	Address 0x000000001a00037e is out of bounds.


1a000380 <Reset_Handler>:
void Reset_Handler(void) {
1a000380:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000382:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000384:	4a19      	ldr	r2, [pc, #100]	; (1a0003ec <Reset_Handler+0x6c>)
1a000386:	4b1a      	ldr	r3, [pc, #104]	; (1a0003f0 <Reset_Handler+0x70>)
1a000388:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a00038a:	4a1a      	ldr	r2, [pc, #104]	; (1a0003f4 <Reset_Handler+0x74>)
1a00038c:	3304      	adds	r3, #4
1a00038e:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000390:	2300      	movs	r3, #0
1a000392:	e005      	b.n	1a0003a0 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000394:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000398:	4a17      	ldr	r2, [pc, #92]	; (1a0003f8 <Reset_Handler+0x78>)
1a00039a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a00039e:	3301      	adds	r3, #1
1a0003a0:	2b07      	cmp	r3, #7
1a0003a2:	d9f7      	bls.n	1a000394 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0003a4:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0003a6:	4b15      	ldr	r3, [pc, #84]	; (1a0003fc <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0003a8:	e007      	b.n	1a0003ba <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0003aa:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0003ae:	689a      	ldr	r2, [r3, #8]
1a0003b0:	6859      	ldr	r1, [r3, #4]
1a0003b2:	6818      	ldr	r0, [r3, #0]
1a0003b4:	f7ff fee9 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0003b8:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0003ba:	4a11      	ldr	r2, [pc, #68]	; (1a000400 <Reset_Handler+0x80>)
1a0003bc:	4293      	cmp	r3, r2
1a0003be:	d3f4      	bcc.n	1a0003aa <Reset_Handler+0x2a>
1a0003c0:	e006      	b.n	1a0003d0 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0003c2:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0003c4:	6859      	ldr	r1, [r3, #4]
1a0003c6:	f854 0b08 	ldr.w	r0, [r4], #8
1a0003ca:	f7ff feed 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0003ce:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0003d0:	4a0c      	ldr	r2, [pc, #48]	; (1a000404 <Reset_Handler+0x84>)
1a0003d2:	4293      	cmp	r3, r2
1a0003d4:	d3f5      	bcc.n	1a0003c2 <Reset_Handler+0x42>
    SystemInit();
1a0003d6:	f002 fde7 	bl	1a002fa8 <SystemInit>
    __libc_init_array();
1a0003da:	f003 fa29 	bl	1a003830 <__libc_init_array>
    initialise_monitor_handles();
1a0003de:	f7ff ffcd 	bl	1a00037c <initialise_monitor_handles>
    main();
1a0003e2:	f7ff ffab 	bl	1a00033c <main>
        __asm__ volatile("wfi");
1a0003e6:	bf30      	wfi
1a0003e8:	e7fd      	b.n	1a0003e6 <Reset_Handler+0x66>
1a0003ea:	bf00      	nop
1a0003ec:	10df1000 	.word	0x10df1000
1a0003f0:	40053100 	.word	0x40053100
1a0003f4:	01dff7ff 	.word	0x01dff7ff
1a0003f8:	e000e280 	.word	0xe000e280
1a0003fc:	1a000114 	.word	0x1a000114
1a000400:	1a000150 	.word	0x1a000150
1a000404:	1a000178 	.word	0x1a000178

1a000408 <_fini>:
void _fini(void) {}
1a000408:	4770      	bx	lr

1a00040a <_init>:
void _init(void) {}
1a00040a:	4770      	bx	lr

1a00040c <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a00040c:	2309      	movs	r3, #9
1a00040e:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000410:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000414:	4770      	bx	lr

1a000416 <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000416:	2358      	movs	r3, #88	; 0x58
1a000418:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00041a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00041e:	4770      	bx	lr

1a000420 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000420:	2902      	cmp	r1, #2
1a000422:	d801      	bhi.n	1a000428 <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a000424:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a000426:	4770      	bx	lr
       SET_ERR(EBADF);
1a000428:	2309      	movs	r3, #9
1a00042a:	6003      	str	r3, [r0, #0]
       return -1;
1a00042c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000430:	4770      	bx	lr

1a000432 <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000432:	2358      	movs	r3, #88	; 0x58
1a000434:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000436:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00043a:	4770      	bx	lr

1a00043c <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a00043c:	2902      	cmp	r1, #2
1a00043e:	d820      	bhi.n	1a000482 <_read_r+0x46>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000444:	461d      	mov	r5, r3
1a000446:	4617      	mov	r7, r2
1a000448:	4606      	mov	r6, r0
  switch (fd) {
1a00044a:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a00044c:	42ac      	cmp	r4, r5
1a00044e:	d212      	bcs.n	1a000476 <_read_r+0x3a>
         int c = __stdio_getchar();
1a000450:	f002 f81d 	bl	1a00248e <__stdio_getchar>
         if( c != -1 ){
1a000454:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a000458:	d0f8      	beq.n	1a00044c <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a00045a:	f104 0801 	add.w	r8, r4, #1
1a00045e:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000460:	280d      	cmp	r0, #13
1a000462:	d003      	beq.n	1a00046c <_read_r+0x30>
1a000464:	280a      	cmp	r0, #10
1a000466:	d001      	beq.n	1a00046c <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000468:	4644      	mov	r4, r8
1a00046a:	e7ef      	b.n	1a00044c <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a00046c:	f002 f80f 	bl	1a00248e <__stdio_getchar>
               return i;
1a000470:	4640      	mov	r0, r8
1a000472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            }
         }
      }
      SET_ERR(ENODEV);
1a000476:	2313      	movs	r3, #19
1a000478:	6033      	str	r3, [r6, #0]
      return -1;
1a00047a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00047e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  default:
      SET_ERR(ENODEV);
1a000482:	2313      	movs	r3, #19
1a000484:	6003      	str	r3, [r0, #0]
      return -1;
1a000486:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00048a:	4770      	bx	lr

1a00048c <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a00048c:	2902      	cmp	r1, #2
1a00048e:	d80c      	bhi.n	1a0004aa <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000490:	b570      	push	{r4, r5, r6, lr}
1a000492:	461d      	mov	r5, r3
1a000494:	4616      	mov	r6, r2
   switch (fd) {
1a000496:	2400      	movs	r4, #0
1a000498:	e003      	b.n	1a0004a2 <_write_r+0x16>
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
           __stdio_putchar(((char*) b)[i]);
1a00049a:	5d30      	ldrb	r0, [r6, r4]
1a00049c:	f001 fff2 	bl	1a002484 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0004a0:	3401      	adds	r4, #1
1a0004a2:	42ac      	cmp	r4, r5
1a0004a4:	d3f9      	bcc.n	1a00049a <_write_r+0xe>
       return n;
1a0004a6:	4628      	mov	r0, r5
1a0004a8:	bd70      	pop	{r4, r5, r6, pc}
   default:
       SET_ERR(ENODEV);
1a0004aa:	2313      	movs	r3, #19
1a0004ac:	6003      	str	r3, [r0, #0]
       return -1;
1a0004ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0004b2:	4770      	bx	lr

1a0004b4 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0004b4:	4b05      	ldr	r3, [pc, #20]	; (1a0004cc <_sbrk_r+0x18>)
1a0004b6:	681b      	ldr	r3, [r3, #0]
1a0004b8:	b123      	cbz	r3, 1a0004c4 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0004ba:	4b04      	ldr	r3, [pc, #16]	; (1a0004cc <_sbrk_r+0x18>)
1a0004bc:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0004be:	4401      	add	r1, r0
1a0004c0:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0004c2:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a0004c4:	4a02      	ldr	r2, [pc, #8]	; (1a0004d0 <_sbrk_r+0x1c>)
1a0004c6:	4b01      	ldr	r3, [pc, #4]	; (1a0004cc <_sbrk_r+0x18>)
1a0004c8:	601a      	str	r2, [r3, #0]
1a0004ca:	e7f6      	b.n	1a0004ba <_sbrk_r+0x6>
1a0004cc:	100000a4 	.word	0x100000a4
1a0004d0:	10002c10 	.word	0x10002c10

1a0004d4 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a0004d4:	4a12      	ldr	r2, [pc, #72]	; (1a000520 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a0004d6:	f012 0f07 	tst.w	r2, #7
1a0004da:	d01e      	beq.n	1a00051a <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a0004dc:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0004de:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a0004e2:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a0004e6:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0004e8:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a0004ea:	480e      	ldr	r0, [pc, #56]	; (1a000524 <prvHeapInit+0x50>)
1a0004ec:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a0004ee:	2100      	movs	r1, #0
1a0004f0:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a0004f2:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a0004f4:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a0004f6:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a0004fa:	480b      	ldr	r0, [pc, #44]	; (1a000528 <prvHeapInit+0x54>)
1a0004fc:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a0004fe:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000500:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a000502:	1a99      	subs	r1, r3, r2
1a000504:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a000506:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000508:	4b08      	ldr	r3, [pc, #32]	; (1a00052c <prvHeapInit+0x58>)
1a00050a:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a00050c:	4b08      	ldr	r3, [pc, #32]	; (1a000530 <prvHeapInit+0x5c>)
1a00050e:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000510:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a000514:	4b07      	ldr	r3, [pc, #28]	; (1a000534 <prvHeapInit+0x60>)
1a000516:	601a      	str	r2, [r3, #0]
1a000518:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a00051a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a00051e:	e7e4      	b.n	1a0004ea <prvHeapInit+0x16>
1a000520:	100000ac 	.word	0x100000ac
1a000524:	100020b8 	.word	0x100020b8
1a000528:	100000a8 	.word	0x100000a8
1a00052c:	100020b4 	.word	0x100020b4
1a000530:	100020b0 	.word	0x100020b0
1a000534:	100020ac 	.word	0x100020ac

1a000538 <prvInsertBlockIntoFreeList>:
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a000538:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00053a:	4b13      	ldr	r3, [pc, #76]	; (1a000588 <prvInsertBlockIntoFreeList+0x50>)
1a00053c:	681a      	ldr	r2, [r3, #0]
1a00053e:	4282      	cmp	r2, r0
1a000540:	d31b      	bcc.n	1a00057a <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a000542:	6859      	ldr	r1, [r3, #4]
1a000544:	185c      	adds	r4, r3, r1
1a000546:	42a0      	cmp	r0, r4
1a000548:	d103      	bne.n	1a000552 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a00054a:	6840      	ldr	r0, [r0, #4]
1a00054c:	4401      	add	r1, r0
1a00054e:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
1a000550:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000552:	6841      	ldr	r1, [r0, #4]
1a000554:	1844      	adds	r4, r0, r1
1a000556:	42a2      	cmp	r2, r4
1a000558:	d113      	bne.n	1a000582 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a00055a:	4c0c      	ldr	r4, [pc, #48]	; (1a00058c <prvInsertBlockIntoFreeList+0x54>)
1a00055c:	6824      	ldr	r4, [r4, #0]
1a00055e:	42a2      	cmp	r2, r4
1a000560:	d00d      	beq.n	1a00057e <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a000562:	6852      	ldr	r2, [r2, #4]
1a000564:	4411      	add	r1, r2
1a000566:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a000568:	681a      	ldr	r2, [r3, #0]
1a00056a:	6812      	ldr	r2, [r2, #0]
1a00056c:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a00056e:	4298      	cmp	r0, r3
1a000570:	d000      	beq.n	1a000574 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a000572:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a000574:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000578:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a00057a:	4613      	mov	r3, r2
1a00057c:	e7de      	b.n	1a00053c <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a00057e:	6004      	str	r4, [r0, #0]
1a000580:	e7f5      	b.n	1a00056e <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a000582:	6002      	str	r2, [r0, #0]
1a000584:	e7f3      	b.n	1a00056e <prvInsertBlockIntoFreeList+0x36>
1a000586:	bf00      	nop
1a000588:	100020b8 	.word	0x100020b8
1a00058c:	100000a8 	.word	0x100000a8

1a000590 <pvPortMalloc>:
{
1a000590:	b570      	push	{r4, r5, r6, lr}
1a000592:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a000594:	f000 ff0e 	bl	1a0013b4 <vTaskSuspendAll>
		if( pxEnd == NULL )
1a000598:	4b3c      	ldr	r3, [pc, #240]	; (1a00068c <pvPortMalloc+0xfc>)
1a00059a:	681b      	ldr	r3, [r3, #0]
1a00059c:	b1bb      	cbz	r3, 1a0005ce <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a00059e:	4b3c      	ldr	r3, [pc, #240]	; (1a000690 <pvPortMalloc+0x100>)
1a0005a0:	681b      	ldr	r3, [r3, #0]
1a0005a2:	421c      	tst	r4, r3
1a0005a4:	d164      	bne.n	1a000670 <pvPortMalloc+0xe0>
			if( xWantedSize > 0 )
1a0005a6:	b1ac      	cbz	r4, 1a0005d4 <pvPortMalloc+0x44>
				xWantedSize += xHeapStructSize;
1a0005a8:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a0005aa:	f014 0f07 	tst.w	r4, #7
1a0005ae:	d011      	beq.n	1a0005d4 <pvPortMalloc+0x44>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a0005b0:	f024 0407 	bic.w	r4, r4, #7
1a0005b4:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a0005b6:	f004 0307 	and.w	r3, r4, #7
1a0005ba:	b15b      	cbz	r3, 1a0005d4 <pvPortMalloc+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a0005bc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0005c0:	f383 8811 	msr	BASEPRI, r3
1a0005c4:	f3bf 8f6f 	isb	sy
1a0005c8:	f3bf 8f4f 	dsb	sy
1a0005cc:	e7fe      	b.n	1a0005cc <pvPortMalloc+0x3c>
			prvHeapInit();
1a0005ce:	f7ff ff81 	bl	1a0004d4 <prvHeapInit>
1a0005d2:	e7e4      	b.n	1a00059e <pvPortMalloc+0xe>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a0005d4:	2c00      	cmp	r4, #0
1a0005d6:	d04d      	beq.n	1a000674 <pvPortMalloc+0xe4>
1a0005d8:	4b2e      	ldr	r3, [pc, #184]	; (1a000694 <pvPortMalloc+0x104>)
1a0005da:	681b      	ldr	r3, [r3, #0]
1a0005dc:	429c      	cmp	r4, r3
1a0005de:	d84b      	bhi.n	1a000678 <pvPortMalloc+0xe8>
				pxBlock = xStart.pxNextFreeBlock;
1a0005e0:	4b2d      	ldr	r3, [pc, #180]	; (1a000698 <pvPortMalloc+0x108>)
1a0005e2:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a0005e4:	e001      	b.n	1a0005ea <pvPortMalloc+0x5a>
					pxPreviousBlock = pxBlock;
1a0005e6:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a0005e8:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a0005ea:	686a      	ldr	r2, [r5, #4]
1a0005ec:	4294      	cmp	r4, r2
1a0005ee:	d902      	bls.n	1a0005f6 <pvPortMalloc+0x66>
1a0005f0:	682a      	ldr	r2, [r5, #0]
1a0005f2:	2a00      	cmp	r2, #0
1a0005f4:	d1f7      	bne.n	1a0005e6 <pvPortMalloc+0x56>
				if( pxBlock != pxEnd )
1a0005f6:	4a25      	ldr	r2, [pc, #148]	; (1a00068c <pvPortMalloc+0xfc>)
1a0005f8:	6812      	ldr	r2, [r2, #0]
1a0005fa:	4295      	cmp	r5, r2
1a0005fc:	d03e      	beq.n	1a00067c <pvPortMalloc+0xec>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a0005fe:	681e      	ldr	r6, [r3, #0]
1a000600:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000602:	682a      	ldr	r2, [r5, #0]
1a000604:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a000606:	686b      	ldr	r3, [r5, #4]
1a000608:	1b1b      	subs	r3, r3, r4
1a00060a:	2b10      	cmp	r3, #16
1a00060c:	d910      	bls.n	1a000630 <pvPortMalloc+0xa0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a00060e:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000610:	f010 0f07 	tst.w	r0, #7
1a000614:	d008      	beq.n	1a000628 <pvPortMalloc+0x98>
1a000616:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00061a:	f383 8811 	msr	BASEPRI, r3
1a00061e:	f3bf 8f6f 	isb	sy
1a000622:	f3bf 8f4f 	dsb	sy
1a000626:	e7fe      	b.n	1a000626 <pvPortMalloc+0x96>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000628:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a00062a:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a00062c:	f7ff ff84 	bl	1a000538 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000630:	686a      	ldr	r2, [r5, #4]
1a000632:	4918      	ldr	r1, [pc, #96]	; (1a000694 <pvPortMalloc+0x104>)
1a000634:	680b      	ldr	r3, [r1, #0]
1a000636:	1a9b      	subs	r3, r3, r2
1a000638:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a00063a:	4918      	ldr	r1, [pc, #96]	; (1a00069c <pvPortMalloc+0x10c>)
1a00063c:	6809      	ldr	r1, [r1, #0]
1a00063e:	428b      	cmp	r3, r1
1a000640:	d201      	bcs.n	1a000646 <pvPortMalloc+0xb6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a000642:	4916      	ldr	r1, [pc, #88]	; (1a00069c <pvPortMalloc+0x10c>)
1a000644:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a000646:	4b12      	ldr	r3, [pc, #72]	; (1a000690 <pvPortMalloc+0x100>)
1a000648:	681b      	ldr	r3, [r3, #0]
1a00064a:	4313      	orrs	r3, r2
1a00064c:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a00064e:	2300      	movs	r3, #0
1a000650:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a000652:	f000 ff4d 	bl	1a0014f0 <xTaskResumeAll>
		if( pvReturn == NULL )
1a000656:	b19e      	cbz	r6, 1a000680 <pvPortMalloc+0xf0>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a000658:	f016 0f07 	tst.w	r6, #7
1a00065c:	d013      	beq.n	1a000686 <pvPortMalloc+0xf6>
1a00065e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000662:	f383 8811 	msr	BASEPRI, r3
1a000666:	f3bf 8f6f 	isb	sy
1a00066a:	f3bf 8f4f 	dsb	sy
1a00066e:	e7fe      	b.n	1a00066e <pvPortMalloc+0xde>
void *pvReturn = NULL;
1a000670:	2600      	movs	r6, #0
1a000672:	e7ee      	b.n	1a000652 <pvPortMalloc+0xc2>
1a000674:	2600      	movs	r6, #0
1a000676:	e7ec      	b.n	1a000652 <pvPortMalloc+0xc2>
1a000678:	2600      	movs	r6, #0
1a00067a:	e7ea      	b.n	1a000652 <pvPortMalloc+0xc2>
1a00067c:	2600      	movs	r6, #0
1a00067e:	e7e8      	b.n	1a000652 <pvPortMalloc+0xc2>
			vApplicationMallocFailedHook();
1a000680:	f000 fc1e 	bl	1a000ec0 <vApplicationMallocFailedHook>
1a000684:	e7e8      	b.n	1a000658 <pvPortMalloc+0xc8>
}
1a000686:	4630      	mov	r0, r6
1a000688:	bd70      	pop	{r4, r5, r6, pc}
1a00068a:	bf00      	nop
1a00068c:	100000a8 	.word	0x100000a8
1a000690:	100020ac 	.word	0x100020ac
1a000694:	100020b0 	.word	0x100020b0
1a000698:	100020b8 	.word	0x100020b8
1a00069c:	100020b4 	.word	0x100020b4

1a0006a0 <vPortFree>:
	if( pv != NULL )
1a0006a0:	b380      	cbz	r0, 1a000704 <vPortFree+0x64>
{
1a0006a2:	b538      	push	{r3, r4, r5, lr}
1a0006a4:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a0006a6:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a0006aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a0006ae:	4916      	ldr	r1, [pc, #88]	; (1a000708 <vPortFree+0x68>)
1a0006b0:	6809      	ldr	r1, [r1, #0]
1a0006b2:	420a      	tst	r2, r1
1a0006b4:	d108      	bne.n	1a0006c8 <vPortFree+0x28>
1a0006b6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006ba:	f383 8811 	msr	BASEPRI, r3
1a0006be:	f3bf 8f6f 	isb	sy
1a0006c2:	f3bf 8f4f 	dsb	sy
1a0006c6:	e7fe      	b.n	1a0006c6 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a0006c8:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a0006cc:	b140      	cbz	r0, 1a0006e0 <vPortFree+0x40>
1a0006ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006d2:	f383 8811 	msr	BASEPRI, r3
1a0006d6:	f3bf 8f6f 	isb	sy
1a0006da:	f3bf 8f4f 	dsb	sy
1a0006de:	e7fe      	b.n	1a0006de <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a0006e0:	ea22 0201 	bic.w	r2, r2, r1
1a0006e4:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
1a0006e8:	f000 fe64 	bl	1a0013b4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a0006ec:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a0006f0:	4a06      	ldr	r2, [pc, #24]	; (1a00070c <vPortFree+0x6c>)
1a0006f2:	6813      	ldr	r3, [r2, #0]
1a0006f4:	440b      	add	r3, r1
1a0006f6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a0006f8:	4628      	mov	r0, r5
1a0006fa:	f7ff ff1d 	bl	1a000538 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a0006fe:	f000 fef7 	bl	1a0014f0 <xTaskResumeAll>
1a000702:	bd38      	pop	{r3, r4, r5, pc}
1a000704:	4770      	bx	lr
1a000706:	bf00      	nop
1a000708:	100020ac 	.word	0x100020ac
1a00070c:	100020b0 	.word	0x100020b0

1a000710 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000710:	b510      	push	{r4, lr}
1a000712:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000714:	f001 fbf8 	bl	1a001f08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a000718:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00071a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00071c:	429a      	cmp	r2, r3
1a00071e:	d004      	beq.n	1a00072a <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000720:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000722:	f001 fc13 	bl	1a001f4c <vPortExitCritical>

	return xReturn;
}
1a000726:	4620      	mov	r0, r4
1a000728:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a00072a:	2401      	movs	r4, #1
1a00072c:	e7f9      	b.n	1a000722 <prvIsQueueFull+0x12>

1a00072e <prvIsQueueEmpty>:
{
1a00072e:	b510      	push	{r4, lr}
1a000730:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000732:	f001 fbe9 	bl	1a001f08 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a000736:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000738:	b123      	cbz	r3, 1a000744 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
1a00073a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a00073c:	f001 fc06 	bl	1a001f4c <vPortExitCritical>
}
1a000740:	4620      	mov	r0, r4
1a000742:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000744:	2401      	movs	r4, #1
1a000746:	e7f9      	b.n	1a00073c <prvIsQueueEmpty+0xe>

1a000748 <prvCopyDataToQueue>:
{
1a000748:	b570      	push	{r4, r5, r6, lr}
1a00074a:	4604      	mov	r4, r0
1a00074c:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a00074e:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000750:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000752:	b94a      	cbnz	r2, 1a000768 <prvCopyDataToQueue+0x20>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000754:	6803      	ldr	r3, [r0, #0]
1a000756:	bb53      	cbnz	r3, 1a0007ae <prvCopyDataToQueue+0x66>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000758:	6840      	ldr	r0, [r0, #4]
1a00075a:	f001 f8df 	bl	1a00191c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a00075e:	2300      	movs	r3, #0
1a000760:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000762:	3501      	adds	r5, #1
1a000764:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a000766:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
1a000768:	b96e      	cbnz	r6, 1a000786 <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a00076a:	6880      	ldr	r0, [r0, #8]
1a00076c:	f003 f888 	bl	1a003880 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000770:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000772:	68a3      	ldr	r3, [r4, #8]
1a000774:	4413      	add	r3, r2
1a000776:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000778:	6862      	ldr	r2, [r4, #4]
1a00077a:	4293      	cmp	r3, r2
1a00077c:	d319      	bcc.n	1a0007b2 <prvCopyDataToQueue+0x6a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a00077e:	6823      	ldr	r3, [r4, #0]
1a000780:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a000782:	2000      	movs	r0, #0
1a000784:	e7ed      	b.n	1a000762 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000786:	68c0      	ldr	r0, [r0, #12]
1a000788:	f003 f87a 	bl	1a003880 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a00078c:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00078e:	425b      	negs	r3, r3
1a000790:	68e2      	ldr	r2, [r4, #12]
1a000792:	441a      	add	r2, r3
1a000794:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000796:	6821      	ldr	r1, [r4, #0]
1a000798:	428a      	cmp	r2, r1
1a00079a:	d202      	bcs.n	1a0007a2 <prvCopyDataToQueue+0x5a>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a00079c:	6862      	ldr	r2, [r4, #4]
1a00079e:	4413      	add	r3, r2
1a0007a0:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a0007a2:	2e02      	cmp	r6, #2
1a0007a4:	d107      	bne.n	1a0007b6 <prvCopyDataToQueue+0x6e>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0007a6:	b145      	cbz	r5, 1a0007ba <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a0007a8:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a0007aa:	2000      	movs	r0, #0
1a0007ac:	e7d9      	b.n	1a000762 <prvCopyDataToQueue+0x1a>
1a0007ae:	2000      	movs	r0, #0
1a0007b0:	e7d7      	b.n	1a000762 <prvCopyDataToQueue+0x1a>
1a0007b2:	2000      	movs	r0, #0
1a0007b4:	e7d5      	b.n	1a000762 <prvCopyDataToQueue+0x1a>
1a0007b6:	2000      	movs	r0, #0
1a0007b8:	e7d3      	b.n	1a000762 <prvCopyDataToQueue+0x1a>
1a0007ba:	2000      	movs	r0, #0
1a0007bc:	e7d1      	b.n	1a000762 <prvCopyDataToQueue+0x1a>

1a0007be <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a0007be:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0007c0:	b172      	cbz	r2, 1a0007e0 <prvCopyDataFromQueue+0x22>
{
1a0007c2:	b510      	push	{r4, lr}
1a0007c4:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a0007c6:	68c4      	ldr	r4, [r0, #12]
1a0007c8:	4414      	add	r4, r2
1a0007ca:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a0007cc:	6840      	ldr	r0, [r0, #4]
1a0007ce:	4284      	cmp	r4, r0
1a0007d0:	d301      	bcc.n	1a0007d6 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a0007d2:	6818      	ldr	r0, [r3, #0]
1a0007d4:	60d8      	str	r0, [r3, #12]
1a0007d6:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a0007d8:	68d9      	ldr	r1, [r3, #12]
1a0007da:	f003 f851 	bl	1a003880 <memcpy>
1a0007de:	bd10      	pop	{r4, pc}
1a0007e0:	4770      	bx	lr

1a0007e2 <prvUnlockQueue>:
{
1a0007e2:	b538      	push	{r3, r4, r5, lr}
1a0007e4:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a0007e6:	f001 fb8f 	bl	1a001f08 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a0007ea:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a0007ee:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a0007f0:	e001      	b.n	1a0007f6 <prvUnlockQueue+0x14>
			--cTxLock;
1a0007f2:	3c01      	subs	r4, #1
1a0007f4:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a0007f6:	2c00      	cmp	r4, #0
1a0007f8:	dd0a      	ble.n	1a000810 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0007fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a0007fc:	b143      	cbz	r3, 1a000810 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0007fe:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000802:	f000 ffe3 	bl	1a0017cc <xTaskRemoveFromEventList>
1a000806:	2800      	cmp	r0, #0
1a000808:	d0f3      	beq.n	1a0007f2 <prvUnlockQueue+0x10>
						vTaskMissedYield();
1a00080a:	f001 f871 	bl	1a0018f0 <vTaskMissedYield>
1a00080e:	e7f0      	b.n	1a0007f2 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a000810:	23ff      	movs	r3, #255	; 0xff
1a000812:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a000816:	f001 fb99 	bl	1a001f4c <vPortExitCritical>
	taskENTER_CRITICAL();
1a00081a:	f001 fb75 	bl	1a001f08 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a00081e:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000822:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000824:	e001      	b.n	1a00082a <prvUnlockQueue+0x48>
				--cRxLock;
1a000826:	3c01      	subs	r4, #1
1a000828:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a00082a:	2c00      	cmp	r4, #0
1a00082c:	dd0a      	ble.n	1a000844 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a00082e:	692b      	ldr	r3, [r5, #16]
1a000830:	b143      	cbz	r3, 1a000844 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000832:	f105 0010 	add.w	r0, r5, #16
1a000836:	f000 ffc9 	bl	1a0017cc <xTaskRemoveFromEventList>
1a00083a:	2800      	cmp	r0, #0
1a00083c:	d0f3      	beq.n	1a000826 <prvUnlockQueue+0x44>
					vTaskMissedYield();
1a00083e:	f001 f857 	bl	1a0018f0 <vTaskMissedYield>
1a000842:	e7f0      	b.n	1a000826 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a000844:	23ff      	movs	r3, #255	; 0xff
1a000846:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a00084a:	f001 fb7f 	bl	1a001f4c <vPortExitCritical>
1a00084e:	bd38      	pop	{r3, r4, r5, pc}

1a000850 <xQueueGenericReset>:
{
1a000850:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a000852:	b330      	cbz	r0, 1a0008a2 <xQueueGenericReset+0x52>
1a000854:	4604      	mov	r4, r0
1a000856:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a000858:	f001 fb56 	bl	1a001f08 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a00085c:	6821      	ldr	r1, [r4, #0]
1a00085e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000860:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000862:	fb03 1002 	mla	r0, r3, r2, r1
1a000866:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000868:	2000      	movs	r0, #0
1a00086a:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a00086c:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a00086e:	3a01      	subs	r2, #1
1a000870:	fb02 1303 	mla	r3, r2, r3, r1
1a000874:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000876:	23ff      	movs	r3, #255	; 0xff
1a000878:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a00087c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a000880:	b9c5      	cbnz	r5, 1a0008b4 <xQueueGenericReset+0x64>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000882:	6923      	ldr	r3, [r4, #16]
1a000884:	b1f3      	cbz	r3, 1a0008c4 <xQueueGenericReset+0x74>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000886:	f104 0010 	add.w	r0, r4, #16
1a00088a:	f000 ff9f 	bl	1a0017cc <xTaskRemoveFromEventList>
1a00088e:	b1c8      	cbz	r0, 1a0008c4 <xQueueGenericReset+0x74>
					queueYIELD_IF_USING_PREEMPTION();
1a000890:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000894:	4b0d      	ldr	r3, [pc, #52]	; (1a0008cc <xQueueGenericReset+0x7c>)
1a000896:	601a      	str	r2, [r3, #0]
1a000898:	f3bf 8f4f 	dsb	sy
1a00089c:	f3bf 8f6f 	isb	sy
1a0008a0:	e010      	b.n	1a0008c4 <xQueueGenericReset+0x74>
1a0008a2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008a6:	f383 8811 	msr	BASEPRI, r3
1a0008aa:	f3bf 8f6f 	isb	sy
1a0008ae:	f3bf 8f4f 	dsb	sy
1a0008b2:	e7fe      	b.n	1a0008b2 <xQueueGenericReset+0x62>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a0008b4:	f104 0010 	add.w	r0, r4, #16
1a0008b8:	f000 fa8b 	bl	1a000dd2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a0008bc:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0008c0:	f000 fa87 	bl	1a000dd2 <vListInitialise>
	taskEXIT_CRITICAL();
1a0008c4:	f001 fb42 	bl	1a001f4c <vPortExitCritical>
}
1a0008c8:	2001      	movs	r0, #1
1a0008ca:	bd38      	pop	{r3, r4, r5, pc}
1a0008cc:	e000ed04 	.word	0xe000ed04

1a0008d0 <prvInitialiseNewQueue>:
{
1a0008d0:	b538      	push	{r3, r4, r5, lr}
1a0008d2:	461d      	mov	r5, r3
1a0008d4:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a0008d6:	460b      	mov	r3, r1
1a0008d8:	b149      	cbz	r1, 1a0008ee <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a0008da:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a0008dc:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a0008de:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a0008e0:	2101      	movs	r1, #1
1a0008e2:	4620      	mov	r0, r4
1a0008e4:	f7ff ffb4 	bl	1a000850 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a0008e8:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
1a0008ec:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a0008ee:	6024      	str	r4, [r4, #0]
1a0008f0:	e7f4      	b.n	1a0008dc <prvInitialiseNewQueue+0xc>

1a0008f2 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a0008f2:	b940      	cbnz	r0, 1a000906 <xQueueGenericCreateStatic+0x14>
1a0008f4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008f8:	f383 8811 	msr	BASEPRI, r3
1a0008fc:	f3bf 8f6f 	isb	sy
1a000900:	f3bf 8f4f 	dsb	sy
1a000904:	e7fe      	b.n	1a000904 <xQueueGenericCreateStatic+0x12>
	{
1a000906:	b510      	push	{r4, lr}
1a000908:	b084      	sub	sp, #16
1a00090a:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a00090c:	b163      	cbz	r3, 1a000928 <xQueueGenericCreateStatic+0x36>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a00090e:	b1a2      	cbz	r2, 1a00093a <xQueueGenericCreateStatic+0x48>
1a000910:	b1a9      	cbz	r1, 1a00093e <xQueueGenericCreateStatic+0x4c>
1a000912:	2001      	movs	r0, #1
1a000914:	b9a8      	cbnz	r0, 1a000942 <xQueueGenericCreateStatic+0x50>
1a000916:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00091a:	f383 8811 	msr	BASEPRI, r3
1a00091e:	f3bf 8f6f 	isb	sy
1a000922:	f3bf 8f4f 	dsb	sy
1a000926:	e7fe      	b.n	1a000926 <xQueueGenericCreateStatic+0x34>
1a000928:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00092c:	f383 8811 	msr	BASEPRI, r3
1a000930:	f3bf 8f6f 	isb	sy
1a000934:	f3bf 8f4f 	dsb	sy
1a000938:	e7fe      	b.n	1a000938 <xQueueGenericCreateStatic+0x46>
1a00093a:	2001      	movs	r0, #1
1a00093c:	e7ea      	b.n	1a000914 <xQueueGenericCreateStatic+0x22>
1a00093e:	2000      	movs	r0, #0
1a000940:	e7e8      	b.n	1a000914 <xQueueGenericCreateStatic+0x22>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000942:	b90a      	cbnz	r2, 1a000948 <xQueueGenericCreateStatic+0x56>
1a000944:	b101      	cbz	r1, 1a000948 <xQueueGenericCreateStatic+0x56>
1a000946:	2000      	movs	r0, #0
1a000948:	b940      	cbnz	r0, 1a00095c <xQueueGenericCreateStatic+0x6a>
1a00094a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00094e:	f383 8811 	msr	BASEPRI, r3
1a000952:	f3bf 8f6f 	isb	sy
1a000956:	f3bf 8f4f 	dsb	sy
1a00095a:	e7fe      	b.n	1a00095a <xQueueGenericCreateStatic+0x68>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a00095c:	2050      	movs	r0, #80	; 0x50
1a00095e:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a000960:	9803      	ldr	r0, [sp, #12]
1a000962:	2850      	cmp	r0, #80	; 0x50
1a000964:	d008      	beq.n	1a000978 <xQueueGenericCreateStatic+0x86>
1a000966:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00096a:	f383 8811 	msr	BASEPRI, r3
1a00096e:	f3bf 8f6f 	isb	sy
1a000972:	f3bf 8f4f 	dsb	sy
1a000976:	e7fe      	b.n	1a000976 <xQueueGenericCreateStatic+0x84>
1a000978:	4620      	mov	r0, r4
1a00097a:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a00097c:	2301      	movs	r3, #1
1a00097e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000982:	9400      	str	r4, [sp, #0]
1a000984:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000988:	f7ff ffa2 	bl	1a0008d0 <prvInitialiseNewQueue>
	}
1a00098c:	4620      	mov	r0, r4
1a00098e:	b004      	add	sp, #16
1a000990:	bd10      	pop	{r4, pc}
1a000992:	Address 0x000000001a000992 is out of bounds.


1a000994 <xQueueGenericSend>:
{
1a000994:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000996:	b085      	sub	sp, #20
1a000998:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a00099a:	b160      	cbz	r0, 1a0009b6 <xQueueGenericSend+0x22>
1a00099c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a00099e:	b199      	cbz	r1, 1a0009c8 <xQueueGenericSend+0x34>
1a0009a0:	2501      	movs	r5, #1
1a0009a2:	b9bd      	cbnz	r5, 1a0009d4 <xQueueGenericSend+0x40>
1a0009a4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009a8:	f383 8811 	msr	BASEPRI, r3
1a0009ac:	f3bf 8f6f 	isb	sy
1a0009b0:	f3bf 8f4f 	dsb	sy
1a0009b4:	e7fe      	b.n	1a0009b4 <xQueueGenericSend+0x20>
1a0009b6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009ba:	f383 8811 	msr	BASEPRI, r3
1a0009be:	f3bf 8f6f 	isb	sy
1a0009c2:	f3bf 8f4f 	dsb	sy
1a0009c6:	e7fe      	b.n	1a0009c6 <xQueueGenericSend+0x32>
1a0009c8:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0009ca:	b90a      	cbnz	r2, 1a0009d0 <xQueueGenericSend+0x3c>
1a0009cc:	2501      	movs	r5, #1
1a0009ce:	e7e8      	b.n	1a0009a2 <xQueueGenericSend+0xe>
1a0009d0:	2500      	movs	r5, #0
1a0009d2:	e7e6      	b.n	1a0009a2 <xQueueGenericSend+0xe>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0009d4:	2b02      	cmp	r3, #2
1a0009d6:	d009      	beq.n	1a0009ec <xQueueGenericSend+0x58>
1a0009d8:	b96d      	cbnz	r5, 1a0009f6 <xQueueGenericSend+0x62>
1a0009da:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009de:	f383 8811 	msr	BASEPRI, r3
1a0009e2:	f3bf 8f6f 	isb	sy
1a0009e6:	f3bf 8f4f 	dsb	sy
1a0009ea:	e7fe      	b.n	1a0009ea <xQueueGenericSend+0x56>
1a0009ec:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a0009ee:	2a01      	cmp	r2, #1
1a0009f0:	d0f2      	beq.n	1a0009d8 <xQueueGenericSend+0x44>
1a0009f2:	2500      	movs	r5, #0
1a0009f4:	e7f0      	b.n	1a0009d8 <xQueueGenericSend+0x44>
1a0009f6:	461e      	mov	r6, r3
1a0009f8:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0009fa:	f000 ff7f 	bl	1a0018fc <xTaskGetSchedulerState>
1a0009fe:	b910      	cbnz	r0, 1a000a06 <xQueueGenericSend+0x72>
1a000a00:	9b01      	ldr	r3, [sp, #4]
1a000a02:	b103      	cbz	r3, 1a000a06 <xQueueGenericSend+0x72>
1a000a04:	2500      	movs	r5, #0
1a000a06:	b945      	cbnz	r5, 1a000a1a <xQueueGenericSend+0x86>
1a000a08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a0c:	f383 8811 	msr	BASEPRI, r3
1a000a10:	f3bf 8f6f 	isb	sy
1a000a14:	f3bf 8f4f 	dsb	sy
1a000a18:	e7fe      	b.n	1a000a18 <xQueueGenericSend+0x84>
1a000a1a:	2500      	movs	r5, #0
1a000a1c:	e02c      	b.n	1a000a78 <xQueueGenericSend+0xe4>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000a1e:	4632      	mov	r2, r6
1a000a20:	4639      	mov	r1, r7
1a000a22:	4620      	mov	r0, r4
1a000a24:	f7ff fe90 	bl	1a000748 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000a28:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000a2a:	b18b      	cbz	r3, 1a000a50 <xQueueGenericSend+0xbc>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000a2c:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000a30:	f000 fecc 	bl	1a0017cc <xTaskRemoveFromEventList>
1a000a34:	b138      	cbz	r0, 1a000a46 <xQueueGenericSend+0xb2>
							queueYIELD_IF_USING_PREEMPTION();
1a000a36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000a3a:	4b37      	ldr	r3, [pc, #220]	; (1a000b18 <xQueueGenericSend+0x184>)
1a000a3c:	601a      	str	r2, [r3, #0]
1a000a3e:	f3bf 8f4f 	dsb	sy
1a000a42:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000a46:	f001 fa81 	bl	1a001f4c <vPortExitCritical>
				return pdPASS;
1a000a4a:	2001      	movs	r0, #1
}
1a000a4c:	b005      	add	sp, #20
1a000a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
					else if( xYieldRequired != pdFALSE )
1a000a50:	2800      	cmp	r0, #0
1a000a52:	d0f8      	beq.n	1a000a46 <xQueueGenericSend+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
1a000a54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000a58:	4b2f      	ldr	r3, [pc, #188]	; (1a000b18 <xQueueGenericSend+0x184>)
1a000a5a:	601a      	str	r2, [r3, #0]
1a000a5c:	f3bf 8f4f 	dsb	sy
1a000a60:	f3bf 8f6f 	isb	sy
1a000a64:	e7ef      	b.n	1a000a46 <xQueueGenericSend+0xb2>
					taskEXIT_CRITICAL();
1a000a66:	f001 fa71 	bl	1a001f4c <vPortExitCritical>
					return errQUEUE_FULL;
1a000a6a:	2000      	movs	r0, #0
1a000a6c:	e7ee      	b.n	1a000a4c <xQueueGenericSend+0xb8>
				prvUnlockQueue( pxQueue );
1a000a6e:	4620      	mov	r0, r4
1a000a70:	f7ff feb7 	bl	1a0007e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000a74:	f000 fd3c 	bl	1a0014f0 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000a78:	f001 fa46 	bl	1a001f08 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000a7c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000a7e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000a80:	429a      	cmp	r2, r3
1a000a82:	d3cc      	bcc.n	1a000a1e <xQueueGenericSend+0x8a>
1a000a84:	2e02      	cmp	r6, #2
1a000a86:	d0ca      	beq.n	1a000a1e <xQueueGenericSend+0x8a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000a88:	9b01      	ldr	r3, [sp, #4]
1a000a8a:	2b00      	cmp	r3, #0
1a000a8c:	d0eb      	beq.n	1a000a66 <xQueueGenericSend+0xd2>
				else if( xEntryTimeSet == pdFALSE )
1a000a8e:	b91d      	cbnz	r5, 1a000a98 <xQueueGenericSend+0x104>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000a90:	a802      	add	r0, sp, #8
1a000a92:	f000 fee1 	bl	1a001858 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000a96:	2501      	movs	r5, #1
		taskEXIT_CRITICAL();
1a000a98:	f001 fa58 	bl	1a001f4c <vPortExitCritical>
		vTaskSuspendAll();
1a000a9c:	f000 fc8a 	bl	1a0013b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000aa0:	f001 fa32 	bl	1a001f08 <vPortEnterCritical>
1a000aa4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000aa8:	b25b      	sxtb	r3, r3
1a000aaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000aae:	d102      	bne.n	1a000ab6 <xQueueGenericSend+0x122>
1a000ab0:	2300      	movs	r3, #0
1a000ab2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000ab6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000aba:	b25b      	sxtb	r3, r3
1a000abc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000ac0:	d102      	bne.n	1a000ac8 <xQueueGenericSend+0x134>
1a000ac2:	2300      	movs	r3, #0
1a000ac4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000ac8:	f001 fa40 	bl	1a001f4c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000acc:	a901      	add	r1, sp, #4
1a000ace:	a802      	add	r0, sp, #8
1a000ad0:	f000 fece 	bl	1a001870 <xTaskCheckForTimeOut>
1a000ad4:	b9c8      	cbnz	r0, 1a000b0a <xQueueGenericSend+0x176>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a000ad6:	4620      	mov	r0, r4
1a000ad8:	f7ff fe1a 	bl	1a000710 <prvIsQueueFull>
1a000adc:	2800      	cmp	r0, #0
1a000ade:	d0c6      	beq.n	1a000a6e <xQueueGenericSend+0xda>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a000ae0:	9901      	ldr	r1, [sp, #4]
1a000ae2:	f104 0010 	add.w	r0, r4, #16
1a000ae6:	f000 fe3d 	bl	1a001764 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000aea:	4620      	mov	r0, r4
1a000aec:	f7ff fe79 	bl	1a0007e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000af0:	f000 fcfe 	bl	1a0014f0 <xTaskResumeAll>
1a000af4:	2800      	cmp	r0, #0
1a000af6:	d1bf      	bne.n	1a000a78 <xQueueGenericSend+0xe4>
					portYIELD_WITHIN_API();
1a000af8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000afc:	4b06      	ldr	r3, [pc, #24]	; (1a000b18 <xQueueGenericSend+0x184>)
1a000afe:	601a      	str	r2, [r3, #0]
1a000b00:	f3bf 8f4f 	dsb	sy
1a000b04:	f3bf 8f6f 	isb	sy
1a000b08:	e7b6      	b.n	1a000a78 <xQueueGenericSend+0xe4>
			prvUnlockQueue( pxQueue );
1a000b0a:	4620      	mov	r0, r4
1a000b0c:	f7ff fe69 	bl	1a0007e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000b10:	f000 fcee 	bl	1a0014f0 <xTaskResumeAll>
			return errQUEUE_FULL;
1a000b14:	2000      	movs	r0, #0
1a000b16:	e799      	b.n	1a000a4c <xQueueGenericSend+0xb8>
1a000b18:	e000ed04 	.word	0xe000ed04

1a000b1c <xQueueGenericSendFromISR>:
{
1a000b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a000b20:	b160      	cbz	r0, 1a000b3c <xQueueGenericSendFromISR+0x20>
1a000b22:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000b24:	b199      	cbz	r1, 1a000b4e <xQueueGenericSendFromISR+0x32>
1a000b26:	2001      	movs	r0, #1
1a000b28:	b9b8      	cbnz	r0, 1a000b5a <xQueueGenericSendFromISR+0x3e>
1a000b2a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b2e:	f383 8811 	msr	BASEPRI, r3
1a000b32:	f3bf 8f6f 	isb	sy
1a000b36:	f3bf 8f4f 	dsb	sy
1a000b3a:	e7fe      	b.n	1a000b3a <xQueueGenericSendFromISR+0x1e>
1a000b3c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b40:	f383 8811 	msr	BASEPRI, r3
1a000b44:	f3bf 8f6f 	isb	sy
1a000b48:	f3bf 8f4f 	dsb	sy
1a000b4c:	e7fe      	b.n	1a000b4c <xQueueGenericSendFromISR+0x30>
1a000b4e:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a000b50:	b908      	cbnz	r0, 1a000b56 <xQueueGenericSendFromISR+0x3a>
1a000b52:	2001      	movs	r0, #1
1a000b54:	e7e8      	b.n	1a000b28 <xQueueGenericSendFromISR+0xc>
1a000b56:	2000      	movs	r0, #0
1a000b58:	e7e6      	b.n	1a000b28 <xQueueGenericSendFromISR+0xc>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000b5a:	2b02      	cmp	r3, #2
1a000b5c:	d009      	beq.n	1a000b72 <xQueueGenericSendFromISR+0x56>
1a000b5e:	b968      	cbnz	r0, 1a000b7c <xQueueGenericSendFromISR+0x60>
1a000b60:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b64:	f383 8811 	msr	BASEPRI, r3
1a000b68:	f3bf 8f6f 	isb	sy
1a000b6c:	f3bf 8f4f 	dsb	sy
1a000b70:	e7fe      	b.n	1a000b70 <xQueueGenericSendFromISR+0x54>
1a000b72:	6be5      	ldr	r5, [r4, #60]	; 0x3c
1a000b74:	2d01      	cmp	r5, #1
1a000b76:	d0f2      	beq.n	1a000b5e <xQueueGenericSendFromISR+0x42>
1a000b78:	2000      	movs	r0, #0
1a000b7a:	e7f0      	b.n	1a000b5e <xQueueGenericSendFromISR+0x42>
1a000b7c:	461f      	mov	r7, r3
1a000b7e:	4690      	mov	r8, r2
1a000b80:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000b82:	f001 fae9 	bl	1a002158 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000b86:	f3ef 8611 	mrs	r6, BASEPRI
1a000b8a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b8e:	f383 8811 	msr	BASEPRI, r3
1a000b92:	f3bf 8f6f 	isb	sy
1a000b96:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000b9a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000b9c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000b9e:	429a      	cmp	r2, r3
1a000ba0:	d301      	bcc.n	1a000ba6 <xQueueGenericSendFromISR+0x8a>
1a000ba2:	2f02      	cmp	r7, #2
1a000ba4:	d121      	bne.n	1a000bea <xQueueGenericSendFromISR+0xce>
			const int8_t cTxLock = pxQueue->cTxLock;
1a000ba6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a000baa:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000bac:	463a      	mov	r2, r7
1a000bae:	4649      	mov	r1, r9
1a000bb0:	4620      	mov	r0, r4
1a000bb2:	f7ff fdc9 	bl	1a000748 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a000bb6:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000bba:	d110      	bne.n	1a000bde <xQueueGenericSendFromISR+0xc2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000bbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000bbe:	b1b3      	cbz	r3, 1a000bee <xQueueGenericSendFromISR+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000bc0:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000bc4:	f000 fe02 	bl	1a0017cc <xTaskRemoveFromEventList>
1a000bc8:	b198      	cbz	r0, 1a000bf2 <xQueueGenericSendFromISR+0xd6>
							if( pxHigherPriorityTaskWoken != NULL )
1a000bca:	f1b8 0f00 	cmp.w	r8, #0
1a000bce:	d012      	beq.n	1a000bf6 <xQueueGenericSendFromISR+0xda>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000bd0:	2001      	movs	r0, #1
1a000bd2:	f8c8 0000 	str.w	r0, [r8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000bd6:	f386 8811 	msr	BASEPRI, r6
}
1a000bda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000bde:	1c6b      	adds	r3, r5, #1
1a000be0:	b25b      	sxtb	r3, r3
1a000be2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a000be6:	2001      	movs	r0, #1
1a000be8:	e7f5      	b.n	1a000bd6 <xQueueGenericSendFromISR+0xba>
			xReturn = errQUEUE_FULL;
1a000bea:	2000      	movs	r0, #0
1a000bec:	e7f3      	b.n	1a000bd6 <xQueueGenericSendFromISR+0xba>
			xReturn = pdPASS;
1a000bee:	2001      	movs	r0, #1
1a000bf0:	e7f1      	b.n	1a000bd6 <xQueueGenericSendFromISR+0xba>
1a000bf2:	2001      	movs	r0, #1
1a000bf4:	e7ef      	b.n	1a000bd6 <xQueueGenericSendFromISR+0xba>
1a000bf6:	2001      	movs	r0, #1
1a000bf8:	e7ed      	b.n	1a000bd6 <xQueueGenericSendFromISR+0xba>
1a000bfa:	Address 0x000000001a000bfa is out of bounds.


1a000bfc <xQueueReceive>:
{
1a000bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000bfe:	b085      	sub	sp, #20
1a000c00:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000c02:	b160      	cbz	r0, 1a000c1e <xQueueReceive+0x22>
1a000c04:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000c06:	b199      	cbz	r1, 1a000c30 <xQueueReceive+0x34>
1a000c08:	2501      	movs	r5, #1
1a000c0a:	b9bd      	cbnz	r5, 1a000c3c <xQueueReceive+0x40>
	__asm volatile
1a000c0c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c10:	f383 8811 	msr	BASEPRI, r3
1a000c14:	f3bf 8f6f 	isb	sy
1a000c18:	f3bf 8f4f 	dsb	sy
1a000c1c:	e7fe      	b.n	1a000c1c <xQueueReceive+0x20>
1a000c1e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c22:	f383 8811 	msr	BASEPRI, r3
1a000c26:	f3bf 8f6f 	isb	sy
1a000c2a:	f3bf 8f4f 	dsb	sy
1a000c2e:	e7fe      	b.n	1a000c2e <xQueueReceive+0x32>
1a000c30:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000c32:	b90b      	cbnz	r3, 1a000c38 <xQueueReceive+0x3c>
1a000c34:	2501      	movs	r5, #1
1a000c36:	e7e8      	b.n	1a000c0a <xQueueReceive+0xe>
1a000c38:	2500      	movs	r5, #0
1a000c3a:	e7e6      	b.n	1a000c0a <xQueueReceive+0xe>
1a000c3c:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000c3e:	f000 fe5d 	bl	1a0018fc <xTaskGetSchedulerState>
1a000c42:	b910      	cbnz	r0, 1a000c4a <xQueueReceive+0x4e>
1a000c44:	9b01      	ldr	r3, [sp, #4]
1a000c46:	b103      	cbz	r3, 1a000c4a <xQueueReceive+0x4e>
1a000c48:	2500      	movs	r5, #0
1a000c4a:	b945      	cbnz	r5, 1a000c5e <xQueueReceive+0x62>
1a000c4c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c50:	f383 8811 	msr	BASEPRI, r3
1a000c54:	f3bf 8f6f 	isb	sy
1a000c58:	f3bf 8f4f 	dsb	sy
1a000c5c:	e7fe      	b.n	1a000c5c <xQueueReceive+0x60>
1a000c5e:	2700      	movs	r7, #0
1a000c60:	e02f      	b.n	1a000cc2 <xQueueReceive+0xc6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000c62:	4631      	mov	r1, r6
1a000c64:	4620      	mov	r0, r4
1a000c66:	f7ff fdaa 	bl	1a0007be <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000c6a:	3d01      	subs	r5, #1
1a000c6c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000c6e:	6923      	ldr	r3, [r4, #16]
1a000c70:	b163      	cbz	r3, 1a000c8c <xQueueReceive+0x90>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000c72:	f104 0010 	add.w	r0, r4, #16
1a000c76:	f000 fda9 	bl	1a0017cc <xTaskRemoveFromEventList>
1a000c7a:	b138      	cbz	r0, 1a000c8c <xQueueReceive+0x90>
						queueYIELD_IF_USING_PREEMPTION();
1a000c7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000c80:	4b34      	ldr	r3, [pc, #208]	; (1a000d54 <xQueueReceive+0x158>)
1a000c82:	601a      	str	r2, [r3, #0]
1a000c84:	f3bf 8f4f 	dsb	sy
1a000c88:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000c8c:	f001 f95e 	bl	1a001f4c <vPortExitCritical>
				return pdPASS;
1a000c90:	2001      	movs	r0, #1
}
1a000c92:	b005      	add	sp, #20
1a000c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
1a000c96:	f001 f959 	bl	1a001f4c <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000c9a:	2000      	movs	r0, #0
1a000c9c:	e7f9      	b.n	1a000c92 <xQueueReceive+0x96>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000c9e:	a802      	add	r0, sp, #8
1a000ca0:	f000 fdda 	bl	1a001858 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000ca4:	2701      	movs	r7, #1
1a000ca6:	e016      	b.n	1a000cd6 <xQueueReceive+0xda>
		prvLockQueue( pxQueue );
1a000ca8:	2300      	movs	r3, #0
1a000caa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000cae:	e01e      	b.n	1a000cee <xQueueReceive+0xf2>
1a000cb0:	2300      	movs	r3, #0
1a000cb2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000cb6:	e020      	b.n	1a000cfa <xQueueReceive+0xfe>
				prvUnlockQueue( pxQueue );
1a000cb8:	4620      	mov	r0, r4
1a000cba:	f7ff fd92 	bl	1a0007e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000cbe:	f000 fc17 	bl	1a0014f0 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000cc2:	f001 f921 	bl	1a001f08 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000cc6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000cc8:	2d00      	cmp	r5, #0
1a000cca:	d1ca      	bne.n	1a000c62 <xQueueReceive+0x66>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000ccc:	9b01      	ldr	r3, [sp, #4]
1a000cce:	2b00      	cmp	r3, #0
1a000cd0:	d0e1      	beq.n	1a000c96 <xQueueReceive+0x9a>
				else if( xEntryTimeSet == pdFALSE )
1a000cd2:	2f00      	cmp	r7, #0
1a000cd4:	d0e3      	beq.n	1a000c9e <xQueueReceive+0xa2>
		taskEXIT_CRITICAL();
1a000cd6:	f001 f939 	bl	1a001f4c <vPortExitCritical>
		vTaskSuspendAll();
1a000cda:	f000 fb6b 	bl	1a0013b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000cde:	f001 f913 	bl	1a001f08 <vPortEnterCritical>
1a000ce2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000ce6:	b25b      	sxtb	r3, r3
1a000ce8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000cec:	d0dc      	beq.n	1a000ca8 <xQueueReceive+0xac>
1a000cee:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000cf2:	b25b      	sxtb	r3, r3
1a000cf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000cf8:	d0da      	beq.n	1a000cb0 <xQueueReceive+0xb4>
1a000cfa:	f001 f927 	bl	1a001f4c <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000cfe:	a901      	add	r1, sp, #4
1a000d00:	a802      	add	r0, sp, #8
1a000d02:	f000 fdb5 	bl	1a001870 <xTaskCheckForTimeOut>
1a000d06:	b9c8      	cbnz	r0, 1a000d3c <xQueueReceive+0x140>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000d08:	4620      	mov	r0, r4
1a000d0a:	f7ff fd10 	bl	1a00072e <prvIsQueueEmpty>
1a000d0e:	2800      	cmp	r0, #0
1a000d10:	d0d2      	beq.n	1a000cb8 <xQueueReceive+0xbc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a000d12:	9901      	ldr	r1, [sp, #4]
1a000d14:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000d18:	f000 fd24 	bl	1a001764 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000d1c:	4620      	mov	r0, r4
1a000d1e:	f7ff fd60 	bl	1a0007e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000d22:	f000 fbe5 	bl	1a0014f0 <xTaskResumeAll>
1a000d26:	2800      	cmp	r0, #0
1a000d28:	d1cb      	bne.n	1a000cc2 <xQueueReceive+0xc6>
					portYIELD_WITHIN_API();
1a000d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000d2e:	4b09      	ldr	r3, [pc, #36]	; (1a000d54 <xQueueReceive+0x158>)
1a000d30:	601a      	str	r2, [r3, #0]
1a000d32:	f3bf 8f4f 	dsb	sy
1a000d36:	f3bf 8f6f 	isb	sy
1a000d3a:	e7c2      	b.n	1a000cc2 <xQueueReceive+0xc6>
			prvUnlockQueue( pxQueue );
1a000d3c:	4620      	mov	r0, r4
1a000d3e:	f7ff fd50 	bl	1a0007e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000d42:	f000 fbd5 	bl	1a0014f0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000d46:	4620      	mov	r0, r4
1a000d48:	f7ff fcf1 	bl	1a00072e <prvIsQueueEmpty>
1a000d4c:	2800      	cmp	r0, #0
1a000d4e:	d0b8      	beq.n	1a000cc2 <xQueueReceive+0xc6>
				return errQUEUE_EMPTY;
1a000d50:	2000      	movs	r0, #0
1a000d52:	e79e      	b.n	1a000c92 <xQueueReceive+0x96>
1a000d54:	e000ed04 	.word	0xe000ed04

1a000d58 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a000d58:	2300      	movs	r3, #0
1a000d5a:	2b07      	cmp	r3, #7
1a000d5c:	d80c      	bhi.n	1a000d78 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a000d5e:	4a07      	ldr	r2, [pc, #28]	; (1a000d7c <vQueueAddToRegistry+0x24>)
1a000d60:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a000d64:	b10a      	cbz	r2, 1a000d6a <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a000d66:	3301      	adds	r3, #1
1a000d68:	e7f7      	b.n	1a000d5a <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a000d6a:	4a04      	ldr	r2, [pc, #16]	; (1a000d7c <vQueueAddToRegistry+0x24>)
1a000d6c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a000d70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a000d74:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a000d76:	4770      	bx	lr
1a000d78:	4770      	bx	lr
1a000d7a:	bf00      	nop
1a000d7c:	10002bc8 	.word	0x10002bc8

1a000d80 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a000d80:	b570      	push	{r4, r5, r6, lr}
1a000d82:	4604      	mov	r4, r0
1a000d84:	460d      	mov	r5, r1
1a000d86:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a000d88:	f001 f8be 	bl	1a001f08 <vPortEnterCritical>
1a000d8c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000d90:	b25b      	sxtb	r3, r3
1a000d92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000d96:	d00d      	beq.n	1a000db4 <vQueueWaitForMessageRestricted+0x34>
1a000d98:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000d9c:	b25b      	sxtb	r3, r3
1a000d9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000da2:	d00b      	beq.n	1a000dbc <vQueueWaitForMessageRestricted+0x3c>
1a000da4:	f001 f8d2 	bl	1a001f4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a000da8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000daa:	b15b      	cbz	r3, 1a000dc4 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a000dac:	4620      	mov	r0, r4
1a000dae:	f7ff fd18 	bl	1a0007e2 <prvUnlockQueue>
1a000db2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a000db4:	2300      	movs	r3, #0
1a000db6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000dba:	e7ed      	b.n	1a000d98 <vQueueWaitForMessageRestricted+0x18>
1a000dbc:	2300      	movs	r3, #0
1a000dbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000dc2:	e7ef      	b.n	1a000da4 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a000dc4:	4632      	mov	r2, r6
1a000dc6:	4629      	mov	r1, r5
1a000dc8:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000dcc:	f000 fce2 	bl	1a001794 <vTaskPlaceOnEventListRestricted>
1a000dd0:	e7ec      	b.n	1a000dac <vQueueWaitForMessageRestricted+0x2c>

1a000dd2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dd2:	f100 0308 	add.w	r3, r0, #8
1a000dd6:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a000dd8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000ddc:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dde:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000de0:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a000de2:	2300      	movs	r3, #0
1a000de4:	6003      	str	r3, [r0, #0]
1a000de6:	4770      	bx	lr

1a000de8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a000de8:	2300      	movs	r3, #0
1a000dea:	6103      	str	r3, [r0, #16]
1a000dec:	4770      	bx	lr

1a000dee <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a000dee:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a000df0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a000df2:	689a      	ldr	r2, [r3, #8]
1a000df4:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a000df6:	689a      	ldr	r2, [r3, #8]
1a000df8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a000dfa:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000dfc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000dfe:	6803      	ldr	r3, [r0, #0]
1a000e00:	3301      	adds	r3, #1
1a000e02:	6003      	str	r3, [r0, #0]
1a000e04:	4770      	bx	lr

1a000e06 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a000e06:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a000e08:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a000e0a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000e0e:	d002      	beq.n	1a000e16 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000e10:	f100 0208 	add.w	r2, r0, #8
1a000e14:	e002      	b.n	1a000e1c <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a000e16:	6902      	ldr	r2, [r0, #16]
1a000e18:	e004      	b.n	1a000e24 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000e1a:	461a      	mov	r2, r3
1a000e1c:	6853      	ldr	r3, [r2, #4]
1a000e1e:	681c      	ldr	r4, [r3, #0]
1a000e20:	42a5      	cmp	r5, r4
1a000e22:	d2fa      	bcs.n	1a000e1a <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a000e24:	6853      	ldr	r3, [r2, #4]
1a000e26:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a000e28:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a000e2a:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a000e2c:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000e2e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000e30:	6803      	ldr	r3, [r0, #0]
1a000e32:	3301      	adds	r3, #1
1a000e34:	6003      	str	r3, [r0, #0]
}
1a000e36:	bc30      	pop	{r4, r5}
1a000e38:	4770      	bx	lr

1a000e3a <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a000e3a:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a000e3c:	6842      	ldr	r2, [r0, #4]
1a000e3e:	6881      	ldr	r1, [r0, #8]
1a000e40:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a000e42:	6882      	ldr	r2, [r0, #8]
1a000e44:	6841      	ldr	r1, [r0, #4]
1a000e46:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a000e48:	685a      	ldr	r2, [r3, #4]
1a000e4a:	4290      	cmp	r0, r2
1a000e4c:	d006      	beq.n	1a000e5c <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a000e4e:	2200      	movs	r2, #0
1a000e50:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a000e52:	681a      	ldr	r2, [r3, #0]
1a000e54:	3a01      	subs	r2, #1
1a000e56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a000e58:	6818      	ldr	r0, [r3, #0]
}
1a000e5a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a000e5c:	6882      	ldr	r2, [r0, #8]
1a000e5e:	605a      	str	r2, [r3, #4]
1a000e60:	e7f5      	b.n	1a000e4e <uxListRemove+0x14>
1a000e62:	Address 0x000000001a000e62 is out of bounds.


1a000e64 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a000e64:	4b03      	ldr	r3, [pc, #12]	; (1a000e74 <vApplicationGetIdleTaskMemory+0x10>)
1a000e66:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a000e68:	4b03      	ldr	r3, [pc, #12]	; (1a000e78 <vApplicationGetIdleTaskMemory+0x14>)
1a000e6a:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a000e6c:	2364      	movs	r3, #100	; 0x64
1a000e6e:	6013      	str	r3, [r2, #0]
1a000e70:	4770      	bx	lr
1a000e72:	bf00      	nop
1a000e74:	10002890 	.word	0x10002890
1a000e78:	100020c0 	.word	0x100020c0

1a000e7c <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a000e7c:	4b03      	ldr	r3, [pc, #12]	; (1a000e8c <vApplicationGetTimerTaskMemory+0x10>)
1a000e7e:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a000e80:	4b03      	ldr	r3, [pc, #12]	; (1a000e90 <vApplicationGetTimerTaskMemory+0x14>)
1a000e82:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a000e84:	f44f 73c8 	mov.w	r3, #400	; 0x190
1a000e88:	6013      	str	r3, [r2, #0]
1a000e8a:	4770      	bx	lr
1a000e8c:	100028f0 	.word	0x100028f0
1a000e90:	10002250 	.word	0x10002250

1a000e94 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a000e94:	b510      	push	{r4, lr}
1a000e96:	b082      	sub	sp, #8
1a000e98:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a000e9a:	9001      	str	r0, [sp, #4]
1a000e9c:	2300      	movs	r3, #0
1a000e9e:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a000ea0:	f001 f832 	bl	1a001f08 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a000ea4:	9901      	ldr	r1, [sp, #4]
1a000ea6:	4622      	mov	r2, r4
1a000ea8:	4804      	ldr	r0, [pc, #16]	; (1a000ebc <vAssertCalled+0x28>)
1a000eaa:	f003 f9f3 	bl	1a004294 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a000eae:	9b00      	ldr	r3, [sp, #0]
1a000eb0:	2b00      	cmp	r3, #0
1a000eb2:	d0fc      	beq.n	1a000eae <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a000eb4:	f001 f84a 	bl	1a001f4c <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a000eb8:	b002      	add	sp, #8
1a000eba:	bd10      	pop	{r4, pc}
1a000ebc:	1a004c44 	.word	0x1a004c44

1a000ec0 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a000ec0:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a000ec2:	4804      	ldr	r0, [pc, #16]	; (1a000ed4 <vApplicationMallocFailedHook+0x14>)
1a000ec4:	f003 fa70 	bl	1a0043a8 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a000ec8:	4903      	ldr	r1, [pc, #12]	; (1a000ed8 <vApplicationMallocFailedHook+0x18>)
1a000eca:	202c      	movs	r0, #44	; 0x2c
1a000ecc:	f7ff ffe2 	bl	1a000e94 <vAssertCalled>
1a000ed0:	bd08      	pop	{r3, pc}
1a000ed2:	bf00      	nop
1a000ed4:	1a004bd0 	.word	0x1a004bd0
1a000ed8:	1a004bf4 	.word	0x1a004bf4

1a000edc <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a000edc:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a000ede:	4804      	ldr	r0, [pc, #16]	; (1a000ef0 <vApplicationStackOverflowHook+0x14>)
1a000ee0:	f003 f9d8 	bl	1a004294 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a000ee4:	4903      	ldr	r1, [pc, #12]	; (1a000ef4 <vApplicationStackOverflowHook+0x18>)
1a000ee6:	2050      	movs	r0, #80	; 0x50
1a000ee8:	f7ff ffd4 	bl	1a000e94 <vAssertCalled>
1a000eec:	bd08      	pop	{r3, pc}
1a000eee:	bf00      	nop
1a000ef0:	1a004c14 	.word	0x1a004c14
1a000ef4:	1a004bf4 	.word	0x1a004bf4

1a000ef8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000ef8:	4b0a      	ldr	r3, [pc, #40]	; (1a000f24 <prvResetNextTaskUnblockTime+0x2c>)
1a000efa:	681b      	ldr	r3, [r3, #0]
1a000efc:	681b      	ldr	r3, [r3, #0]
1a000efe:	b94b      	cbnz	r3, 1a000f14 <prvResetNextTaskUnblockTime+0x1c>
1a000f00:	2301      	movs	r3, #1
1a000f02:	b94b      	cbnz	r3, 1a000f18 <prvResetNextTaskUnblockTime+0x20>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000f04:	4b07      	ldr	r3, [pc, #28]	; (1a000f24 <prvResetNextTaskUnblockTime+0x2c>)
1a000f06:	681b      	ldr	r3, [r3, #0]
1a000f08:	68db      	ldr	r3, [r3, #12]
1a000f0a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a000f0c:	685a      	ldr	r2, [r3, #4]
1a000f0e:	4b06      	ldr	r3, [pc, #24]	; (1a000f28 <prvResetNextTaskUnblockTime+0x30>)
1a000f10:	601a      	str	r2, [r3, #0]
1a000f12:	4770      	bx	lr
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000f14:	2300      	movs	r3, #0
1a000f16:	e7f4      	b.n	1a000f02 <prvResetNextTaskUnblockTime+0xa>
		xNextTaskUnblockTime = portMAX_DELAY;
1a000f18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000f1c:	4b02      	ldr	r3, [pc, #8]	; (1a000f28 <prvResetNextTaskUnblockTime+0x30>)
1a000f1e:	601a      	str	r2, [r3, #0]
1a000f20:	4770      	bx	lr
1a000f22:	bf00      	nop
1a000f24:	10002954 	.word	0x10002954
1a000f28:	10002a28 	.word	0x10002a28

1a000f2c <prvInitialiseNewTask>:
{
1a000f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a000f30:	4681      	mov	r9, r0
1a000f32:	460d      	mov	r5, r1
1a000f34:	4617      	mov	r7, r2
1a000f36:	469a      	mov	sl, r3
1a000f38:	9e08      	ldr	r6, [sp, #32]
1a000f3a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a000f3e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a000f40:	0092      	lsls	r2, r2, #2
1a000f42:	21a5      	movs	r1, #165	; 0xa5
1a000f44:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a000f46:	f002 fd35 	bl	1a0039b4 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a000f4a:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a000f4c:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a000f50:	3a01      	subs	r2, #1
1a000f52:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a000f56:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a000f5a:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000f5c:	2300      	movs	r3, #0
1a000f5e:	2b0f      	cmp	r3, #15
1a000f60:	d807      	bhi.n	1a000f72 <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a000f62:	5ce9      	ldrb	r1, [r5, r3]
1a000f64:	18e2      	adds	r2, r4, r3
1a000f66:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a000f6a:	5cea      	ldrb	r2, [r5, r3]
1a000f6c:	b10a      	cbz	r2, 1a000f72 <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000f6e:	3301      	adds	r3, #1
1a000f70:	e7f5      	b.n	1a000f5e <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a000f72:	2300      	movs	r3, #0
1a000f74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a000f78:	2e06      	cmp	r6, #6
1a000f7a:	d900      	bls.n	1a000f7e <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a000f7c:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a000f7e:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a000f80:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a000f82:	2500      	movs	r5, #0
1a000f84:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a000f86:	1d20      	adds	r0, r4, #4
1a000f88:	f7ff ff2e 	bl	1a000de8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a000f8c:	f104 0018 	add.w	r0, r4, #24
1a000f90:	f7ff ff2a 	bl	1a000de8 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a000f94:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000f96:	f1c6 0607 	rsb	r6, r6, #7
1a000f9a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a000f9c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a000f9e:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a000fa0:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a000fa4:	4652      	mov	r2, sl
1a000fa6:	4649      	mov	r1, r9
1a000fa8:	4638      	mov	r0, r7
1a000faa:	f000 ff6f 	bl	1a001e8c <pxPortInitialiseStack>
1a000fae:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a000fb0:	f1b8 0f00 	cmp.w	r8, #0
1a000fb4:	d001      	beq.n	1a000fba <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a000fb6:	f8c8 4000 	str.w	r4, [r8]
1a000fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a000fbe:	Address 0x000000001a000fbe is out of bounds.


1a000fc0 <prvInitialiseTaskLists>:
{
1a000fc0:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000fc2:	2400      	movs	r4, #0
1a000fc4:	e007      	b.n	1a000fd6 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a000fc6:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a000fca:	0093      	lsls	r3, r2, #2
1a000fcc:	480e      	ldr	r0, [pc, #56]	; (1a001008 <prvInitialiseTaskLists+0x48>)
1a000fce:	4418      	add	r0, r3
1a000fd0:	f7ff feff 	bl	1a000dd2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000fd4:	3401      	adds	r4, #1
1a000fd6:	2c06      	cmp	r4, #6
1a000fd8:	d9f5      	bls.n	1a000fc6 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a000fda:	4d0c      	ldr	r5, [pc, #48]	; (1a00100c <prvInitialiseTaskLists+0x4c>)
1a000fdc:	4628      	mov	r0, r5
1a000fde:	f7ff fef8 	bl	1a000dd2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a000fe2:	4c0b      	ldr	r4, [pc, #44]	; (1a001010 <prvInitialiseTaskLists+0x50>)
1a000fe4:	4620      	mov	r0, r4
1a000fe6:	f7ff fef4 	bl	1a000dd2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a000fea:	480a      	ldr	r0, [pc, #40]	; (1a001014 <prvInitialiseTaskLists+0x54>)
1a000fec:	f7ff fef1 	bl	1a000dd2 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a000ff0:	4809      	ldr	r0, [pc, #36]	; (1a001018 <prvInitialiseTaskLists+0x58>)
1a000ff2:	f7ff feee 	bl	1a000dd2 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a000ff6:	4809      	ldr	r0, [pc, #36]	; (1a00101c <prvInitialiseTaskLists+0x5c>)
1a000ff8:	f7ff feeb 	bl	1a000dd2 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a000ffc:	4b08      	ldr	r3, [pc, #32]	; (1a001020 <prvInitialiseTaskLists+0x60>)
1a000ffe:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a001000:	4b08      	ldr	r3, [pc, #32]	; (1a001024 <prvInitialiseTaskLists+0x64>)
1a001002:	601c      	str	r4, [r3, #0]
1a001004:	bd38      	pop	{r3, r4, r5, pc}
1a001006:	bf00      	nop
1a001008:	1000295c 	.word	0x1000295c
1a00100c:	10002a00 	.word	0x10002a00
1a001010:	10002a14 	.word	0x10002a14
1a001014:	10002a30 	.word	0x10002a30
1a001018:	10002a5c 	.word	0x10002a5c
1a00101c:	10002a48 	.word	0x10002a48
1a001020:	10002954 	.word	0x10002954
1a001024:	10002958 	.word	0x10002958

1a001028 <prvAddNewTaskToReadyList>:
{
1a001028:	b510      	push	{r4, lr}
1a00102a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a00102c:	f000 ff6c 	bl	1a001f08 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a001030:	4a21      	ldr	r2, [pc, #132]	; (1a0010b8 <prvAddNewTaskToReadyList+0x90>)
1a001032:	6813      	ldr	r3, [r2, #0]
1a001034:	3301      	adds	r3, #1
1a001036:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a001038:	4b20      	ldr	r3, [pc, #128]	; (1a0010bc <prvAddNewTaskToReadyList+0x94>)
1a00103a:	681b      	ldr	r3, [r3, #0]
1a00103c:	2b00      	cmp	r3, #0
1a00103e:	d032      	beq.n	1a0010a6 <prvAddNewTaskToReadyList+0x7e>
			if( xSchedulerRunning == pdFALSE )
1a001040:	4b1f      	ldr	r3, [pc, #124]	; (1a0010c0 <prvAddNewTaskToReadyList+0x98>)
1a001042:	681b      	ldr	r3, [r3, #0]
1a001044:	b93b      	cbnz	r3, 1a001056 <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a001046:	4b1d      	ldr	r3, [pc, #116]	; (1a0010bc <prvAddNewTaskToReadyList+0x94>)
1a001048:	681b      	ldr	r3, [r3, #0]
1a00104a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00104c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00104e:	429a      	cmp	r2, r3
1a001050:	d801      	bhi.n	1a001056 <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
1a001052:	4b1a      	ldr	r3, [pc, #104]	; (1a0010bc <prvAddNewTaskToReadyList+0x94>)
1a001054:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
1a001056:	4a1b      	ldr	r2, [pc, #108]	; (1a0010c4 <prvAddNewTaskToReadyList+0x9c>)
1a001058:	6813      	ldr	r3, [r2, #0]
1a00105a:	3301      	adds	r3, #1
1a00105c:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a00105e:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a001060:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001062:	2201      	movs	r2, #1
1a001064:	409a      	lsls	r2, r3
1a001066:	4918      	ldr	r1, [pc, #96]	; (1a0010c8 <prvAddNewTaskToReadyList+0xa0>)
1a001068:	6808      	ldr	r0, [r1, #0]
1a00106a:	4302      	orrs	r2, r0
1a00106c:	600a      	str	r2, [r1, #0]
1a00106e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001072:	009a      	lsls	r2, r3, #2
1a001074:	1d21      	adds	r1, r4, #4
1a001076:	4815      	ldr	r0, [pc, #84]	; (1a0010cc <prvAddNewTaskToReadyList+0xa4>)
1a001078:	4410      	add	r0, r2
1a00107a:	f7ff feb8 	bl	1a000dee <vListInsertEnd>
	taskEXIT_CRITICAL();
1a00107e:	f000 ff65 	bl	1a001f4c <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a001082:	4b0f      	ldr	r3, [pc, #60]	; (1a0010c0 <prvAddNewTaskToReadyList+0x98>)
1a001084:	681b      	ldr	r3, [r3, #0]
1a001086:	b16b      	cbz	r3, 1a0010a4 <prvAddNewTaskToReadyList+0x7c>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a001088:	4b0c      	ldr	r3, [pc, #48]	; (1a0010bc <prvAddNewTaskToReadyList+0x94>)
1a00108a:	681b      	ldr	r3, [r3, #0]
1a00108c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a00108e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001090:	429a      	cmp	r2, r3
1a001092:	d207      	bcs.n	1a0010a4 <prvAddNewTaskToReadyList+0x7c>
			taskYIELD_IF_USING_PREEMPTION();
1a001094:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001098:	4b0d      	ldr	r3, [pc, #52]	; (1a0010d0 <prvAddNewTaskToReadyList+0xa8>)
1a00109a:	601a      	str	r2, [r3, #0]
1a00109c:	f3bf 8f4f 	dsb	sy
1a0010a0:	f3bf 8f6f 	isb	sy
1a0010a4:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
1a0010a6:	4b05      	ldr	r3, [pc, #20]	; (1a0010bc <prvAddNewTaskToReadyList+0x94>)
1a0010a8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a0010aa:	6813      	ldr	r3, [r2, #0]
1a0010ac:	2b01      	cmp	r3, #1
1a0010ae:	d1d2      	bne.n	1a001056 <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
1a0010b0:	f7ff ff86 	bl	1a000fc0 <prvInitialiseTaskLists>
1a0010b4:	e7cf      	b.n	1a001056 <prvAddNewTaskToReadyList+0x2e>
1a0010b6:	bf00      	nop
1a0010b8:	100029e8 	.word	0x100029e8
1a0010bc:	10002950 	.word	0x10002950
1a0010c0:	10002a44 	.word	0x10002a44
1a0010c4:	100029f8 	.word	0x100029f8
1a0010c8:	100029fc 	.word	0x100029fc
1a0010cc:	1000295c 	.word	0x1000295c
1a0010d0:	e000ed04 	.word	0xe000ed04

1a0010d4 <prvDeleteTCB>:
	{
1a0010d4:	b510      	push	{r4, lr}
1a0010d6:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a0010d8:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a0010dc:	b163      	cbz	r3, 1a0010f8 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a0010de:	2b01      	cmp	r3, #1
1a0010e0:	d011      	beq.n	1a001106 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a0010e2:	2b02      	cmp	r3, #2
1a0010e4:	d012      	beq.n	1a00110c <prvDeleteTCB+0x38>
1a0010e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010ea:	f383 8811 	msr	BASEPRI, r3
1a0010ee:	f3bf 8f6f 	isb	sy
1a0010f2:	f3bf 8f4f 	dsb	sy
1a0010f6:	e7fe      	b.n	1a0010f6 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
1a0010f8:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0010fa:	f7ff fad1 	bl	1a0006a0 <vPortFree>
				vPortFree( pxTCB );
1a0010fe:	4620      	mov	r0, r4
1a001100:	f7ff face 	bl	1a0006a0 <vPortFree>
1a001104:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
1a001106:	f7ff facb 	bl	1a0006a0 <vPortFree>
1a00110a:	bd10      	pop	{r4, pc}
1a00110c:	bd10      	pop	{r4, pc}
1a00110e:	Address 0x000000001a00110e is out of bounds.


1a001110 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001110:	4b0f      	ldr	r3, [pc, #60]	; (1a001150 <prvCheckTasksWaitingTermination+0x40>)
1a001112:	681b      	ldr	r3, [r3, #0]
1a001114:	b1d3      	cbz	r3, 1a00114c <prvCheckTasksWaitingTermination+0x3c>
{
1a001116:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a001118:	f000 fef6 	bl	1a001f08 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a00111c:	4b0d      	ldr	r3, [pc, #52]	; (1a001154 <prvCheckTasksWaitingTermination+0x44>)
1a00111e:	68db      	ldr	r3, [r3, #12]
1a001120:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001122:	1d20      	adds	r0, r4, #4
1a001124:	f7ff fe89 	bl	1a000e3a <uxListRemove>
				--uxCurrentNumberOfTasks;
1a001128:	4a0b      	ldr	r2, [pc, #44]	; (1a001158 <prvCheckTasksWaitingTermination+0x48>)
1a00112a:	6813      	ldr	r3, [r2, #0]
1a00112c:	3b01      	subs	r3, #1
1a00112e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a001130:	4a07      	ldr	r2, [pc, #28]	; (1a001150 <prvCheckTasksWaitingTermination+0x40>)
1a001132:	6813      	ldr	r3, [r2, #0]
1a001134:	3b01      	subs	r3, #1
1a001136:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a001138:	f000 ff08 	bl	1a001f4c <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a00113c:	4620      	mov	r0, r4
1a00113e:	f7ff ffc9 	bl	1a0010d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001142:	4b03      	ldr	r3, [pc, #12]	; (1a001150 <prvCheckTasksWaitingTermination+0x40>)
1a001144:	681b      	ldr	r3, [r3, #0]
1a001146:	2b00      	cmp	r3, #0
1a001148:	d1e6      	bne.n	1a001118 <prvCheckTasksWaitingTermination+0x8>
}
1a00114a:	bd10      	pop	{r4, pc}
1a00114c:	4770      	bx	lr
1a00114e:	bf00      	nop
1a001150:	100029ec 	.word	0x100029ec
1a001154:	10002a5c 	.word	0x10002a5c
1a001158:	100029e8 	.word	0x100029e8

1a00115c <prvIdleTask>:
{
1a00115c:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a00115e:	f7ff ffd7 	bl	1a001110 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a001162:	4b06      	ldr	r3, [pc, #24]	; (1a00117c <prvIdleTask+0x20>)
1a001164:	681b      	ldr	r3, [r3, #0]
1a001166:	2b01      	cmp	r3, #1
1a001168:	d9f9      	bls.n	1a00115e <prvIdleTask+0x2>
				taskYIELD();
1a00116a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00116e:	4b04      	ldr	r3, [pc, #16]	; (1a001180 <prvIdleTask+0x24>)
1a001170:	601a      	str	r2, [r3, #0]
1a001172:	f3bf 8f4f 	dsb	sy
1a001176:	f3bf 8f6f 	isb	sy
1a00117a:	e7f0      	b.n	1a00115e <prvIdleTask+0x2>
1a00117c:	1000295c 	.word	0x1000295c
1a001180:	e000ed04 	.word	0xe000ed04

1a001184 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a001184:	b570      	push	{r4, r5, r6, lr}
1a001186:	4604      	mov	r4, r0
1a001188:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a00118a:	4b1d      	ldr	r3, [pc, #116]	; (1a001200 <prvAddCurrentTaskToDelayedList+0x7c>)
1a00118c:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a00118e:	4b1d      	ldr	r3, [pc, #116]	; (1a001204 <prvAddCurrentTaskToDelayedList+0x80>)
1a001190:	6818      	ldr	r0, [r3, #0]
1a001192:	3004      	adds	r0, #4
1a001194:	f7ff fe51 	bl	1a000e3a <uxListRemove>
1a001198:	b950      	cbnz	r0, 1a0011b0 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a00119a:	4b1a      	ldr	r3, [pc, #104]	; (1a001204 <prvAddCurrentTaskToDelayedList+0x80>)
1a00119c:	681b      	ldr	r3, [r3, #0]
1a00119e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0011a0:	2301      	movs	r3, #1
1a0011a2:	fa03 f202 	lsl.w	r2, r3, r2
1a0011a6:	4918      	ldr	r1, [pc, #96]	; (1a001208 <prvAddCurrentTaskToDelayedList+0x84>)
1a0011a8:	680b      	ldr	r3, [r1, #0]
1a0011aa:	ea23 0302 	bic.w	r3, r3, r2
1a0011ae:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0011b0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a0011b4:	d013      	beq.n	1a0011de <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a0011b6:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a0011b8:	4b12      	ldr	r3, [pc, #72]	; (1a001204 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011ba:	681b      	ldr	r3, [r3, #0]
1a0011bc:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a0011be:	42a5      	cmp	r5, r4
1a0011c0:	d816      	bhi.n	1a0011f0 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0011c2:	4b12      	ldr	r3, [pc, #72]	; (1a00120c <prvAddCurrentTaskToDelayedList+0x88>)
1a0011c4:	6818      	ldr	r0, [r3, #0]
1a0011c6:	4b0f      	ldr	r3, [pc, #60]	; (1a001204 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011c8:	6819      	ldr	r1, [r3, #0]
1a0011ca:	3104      	adds	r1, #4
1a0011cc:	f7ff fe1b 	bl	1a000e06 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a0011d0:	4b0f      	ldr	r3, [pc, #60]	; (1a001210 <prvAddCurrentTaskToDelayedList+0x8c>)
1a0011d2:	681b      	ldr	r3, [r3, #0]
1a0011d4:	429c      	cmp	r4, r3
1a0011d6:	d201      	bcs.n	1a0011dc <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a0011d8:	4b0d      	ldr	r3, [pc, #52]	; (1a001210 <prvAddCurrentTaskToDelayedList+0x8c>)
1a0011da:	601c      	str	r4, [r3, #0]
1a0011dc:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0011de:	2e00      	cmp	r6, #0
1a0011e0:	d0e9      	beq.n	1a0011b6 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0011e2:	4b08      	ldr	r3, [pc, #32]	; (1a001204 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011e4:	6819      	ldr	r1, [r3, #0]
1a0011e6:	3104      	adds	r1, #4
1a0011e8:	480a      	ldr	r0, [pc, #40]	; (1a001214 <prvAddCurrentTaskToDelayedList+0x90>)
1a0011ea:	f7ff fe00 	bl	1a000dee <vListInsertEnd>
1a0011ee:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0011f0:	4b09      	ldr	r3, [pc, #36]	; (1a001218 <prvAddCurrentTaskToDelayedList+0x94>)
1a0011f2:	6818      	ldr	r0, [r3, #0]
1a0011f4:	4b03      	ldr	r3, [pc, #12]	; (1a001204 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011f6:	6819      	ldr	r1, [r3, #0]
1a0011f8:	3104      	adds	r1, #4
1a0011fa:	f7ff fe04 	bl	1a000e06 <vListInsert>
1a0011fe:	bd70      	pop	{r4, r5, r6, pc}
1a001200:	10002a70 	.word	0x10002a70
1a001204:	10002950 	.word	0x10002950
1a001208:	100029fc 	.word	0x100029fc
1a00120c:	10002954 	.word	0x10002954
1a001210:	10002a28 	.word	0x10002a28
1a001214:	10002a48 	.word	0x10002a48
1a001218:	10002958 	.word	0x10002958

1a00121c <xTaskCreateStatic>:
	{
1a00121c:	b570      	push	{r4, r5, r6, lr}
1a00121e:	b086      	sub	sp, #24
1a001220:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a001222:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001224:	b175      	cbz	r5, 1a001244 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
1a001226:	b1b4      	cbz	r4, 1a001256 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
1a001228:	2660      	movs	r6, #96	; 0x60
1a00122a:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a00122c:	9e04      	ldr	r6, [sp, #16]
1a00122e:	2e60      	cmp	r6, #96	; 0x60
1a001230:	d01a      	beq.n	1a001268 <xTaskCreateStatic+0x4c>
1a001232:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001236:	f383 8811 	msr	BASEPRI, r3
1a00123a:	f3bf 8f6f 	isb	sy
1a00123e:	f3bf 8f4f 	dsb	sy
1a001242:	e7fe      	b.n	1a001242 <xTaskCreateStatic+0x26>
1a001244:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001248:	f383 8811 	msr	BASEPRI, r3
1a00124c:	f3bf 8f6f 	isb	sy
1a001250:	f3bf 8f4f 	dsb	sy
1a001254:	e7fe      	b.n	1a001254 <xTaskCreateStatic+0x38>
1a001256:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00125a:	f383 8811 	msr	BASEPRI, r3
1a00125e:	f3bf 8f6f 	isb	sy
1a001262:	f3bf 8f4f 	dsb	sy
1a001266:	e7fe      	b.n	1a001266 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a001268:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a00126a:	2502      	movs	r5, #2
1a00126c:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a001270:	2500      	movs	r5, #0
1a001272:	9503      	str	r5, [sp, #12]
1a001274:	9402      	str	r4, [sp, #8]
1a001276:	ad05      	add	r5, sp, #20
1a001278:	9501      	str	r5, [sp, #4]
1a00127a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a00127c:	9500      	str	r5, [sp, #0]
1a00127e:	f7ff fe55 	bl	1a000f2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001282:	4620      	mov	r0, r4
1a001284:	f7ff fed0 	bl	1a001028 <prvAddNewTaskToReadyList>
	}
1a001288:	9805      	ldr	r0, [sp, #20]
1a00128a:	b006      	add	sp, #24
1a00128c:	bd70      	pop	{r4, r5, r6, pc}

1a00128e <xTaskCreate>:
	{
1a00128e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a001292:	b085      	sub	sp, #20
1a001294:	4606      	mov	r6, r0
1a001296:	460f      	mov	r7, r1
1a001298:	4615      	mov	r5, r2
1a00129a:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00129c:	0090      	lsls	r0, r2, #2
1a00129e:	f7ff f977 	bl	1a000590 <pvPortMalloc>
			if( pxStack != NULL )
1a0012a2:	b310      	cbz	r0, 1a0012ea <xTaskCreate+0x5c>
1a0012a4:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a0012a6:	2060      	movs	r0, #96	; 0x60
1a0012a8:	f7ff f972 	bl	1a000590 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a0012ac:	4604      	mov	r4, r0
1a0012ae:	b1c0      	cbz	r0, 1a0012e2 <xTaskCreate+0x54>
					pxNewTCB->pxStack = pxStack;
1a0012b0:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a0012b4:	b1dc      	cbz	r4, 1a0012ee <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a0012b6:	2300      	movs	r3, #0
1a0012b8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a0012bc:	9303      	str	r3, [sp, #12]
1a0012be:	9402      	str	r4, [sp, #8]
1a0012c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a0012c2:	9301      	str	r3, [sp, #4]
1a0012c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a0012c6:	9300      	str	r3, [sp, #0]
1a0012c8:	4643      	mov	r3, r8
1a0012ca:	462a      	mov	r2, r5
1a0012cc:	4639      	mov	r1, r7
1a0012ce:	4630      	mov	r0, r6
1a0012d0:	f7ff fe2c 	bl	1a000f2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0012d4:	4620      	mov	r0, r4
1a0012d6:	f7ff fea7 	bl	1a001028 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a0012da:	2001      	movs	r0, #1
	}
1a0012dc:	b005      	add	sp, #20
1a0012de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
1a0012e2:	4648      	mov	r0, r9
1a0012e4:	f7ff f9dc 	bl	1a0006a0 <vPortFree>
1a0012e8:	e7e4      	b.n	1a0012b4 <xTaskCreate+0x26>
				pxNewTCB = NULL;
1a0012ea:	2400      	movs	r4, #0
1a0012ec:	e7e2      	b.n	1a0012b4 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0012ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a0012f2:	e7f3      	b.n	1a0012dc <xTaskCreate+0x4e>

1a0012f4 <vTaskStartScheduler>:
{
1a0012f4:	b510      	push	{r4, lr}
1a0012f6:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a0012f8:	2400      	movs	r4, #0
1a0012fa:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a0012fc:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a0012fe:	aa07      	add	r2, sp, #28
1a001300:	a906      	add	r1, sp, #24
1a001302:	a805      	add	r0, sp, #20
1a001304:	f7ff fdae 	bl	1a000e64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a001308:	9b05      	ldr	r3, [sp, #20]
1a00130a:	9302      	str	r3, [sp, #8]
1a00130c:	9b06      	ldr	r3, [sp, #24]
1a00130e:	9301      	str	r3, [sp, #4]
1a001310:	9400      	str	r4, [sp, #0]
1a001312:	4623      	mov	r3, r4
1a001314:	9a07      	ldr	r2, [sp, #28]
1a001316:	4919      	ldr	r1, [pc, #100]	; (1a00137c <vTaskStartScheduler+0x88>)
1a001318:	4819      	ldr	r0, [pc, #100]	; (1a001380 <vTaskStartScheduler+0x8c>)
1a00131a:	f7ff ff7f 	bl	1a00121c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a00131e:	b148      	cbz	r0, 1a001334 <vTaskStartScheduler+0x40>
			xReturn = pdPASS;
1a001320:	2001      	movs	r0, #1
		if( xReturn == pdPASS )
1a001322:	2801      	cmp	r0, #1
1a001324:	d008      	beq.n	1a001338 <vTaskStartScheduler+0x44>
	if( xReturn == pdPASS )
1a001326:	2801      	cmp	r0, #1
1a001328:	d009      	beq.n	1a00133e <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a00132a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00132e:	d01b      	beq.n	1a001368 <vTaskStartScheduler+0x74>
}
1a001330:	b008      	add	sp, #32
1a001332:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a001334:	2000      	movs	r0, #0
1a001336:	e7f4      	b.n	1a001322 <vTaskStartScheduler+0x2e>
			xReturn = xTimerCreateTimerTask();
1a001338:	f000 fbb6 	bl	1a001aa8 <xTimerCreateTimerTask>
1a00133c:	e7f3      	b.n	1a001326 <vTaskStartScheduler+0x32>
1a00133e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001342:	f383 8811 	msr	BASEPRI, r3
1a001346:	f3bf 8f6f 	isb	sy
1a00134a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a00134e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001352:	4b0c      	ldr	r3, [pc, #48]	; (1a001384 <vTaskStartScheduler+0x90>)
1a001354:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a001356:	2201      	movs	r2, #1
1a001358:	4b0b      	ldr	r3, [pc, #44]	; (1a001388 <vTaskStartScheduler+0x94>)
1a00135a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a00135c:	2200      	movs	r2, #0
1a00135e:	4b0b      	ldr	r3, [pc, #44]	; (1a00138c <vTaskStartScheduler+0x98>)
1a001360:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a001362:	f000 fe71 	bl	1a002048 <xPortStartScheduler>
1a001366:	e7e3      	b.n	1a001330 <vTaskStartScheduler+0x3c>
1a001368:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00136c:	f383 8811 	msr	BASEPRI, r3
1a001370:	f3bf 8f6f 	isb	sy
1a001374:	f3bf 8f4f 	dsb	sy
1a001378:	e7fe      	b.n	1a001378 <vTaskStartScheduler+0x84>
1a00137a:	bf00      	nop
1a00137c:	1a004c84 	.word	0x1a004c84
1a001380:	1a00115d 	.word	0x1a00115d
1a001384:	10002a28 	.word	0x10002a28
1a001388:	10002a44 	.word	0x10002a44
1a00138c:	10002a70 	.word	0x10002a70

1a001390 <vTaskEndScheduler>:
{
1a001390:	b508      	push	{r3, lr}
1a001392:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001396:	f383 8811 	msr	BASEPRI, r3
1a00139a:	f3bf 8f6f 	isb	sy
1a00139e:	f3bf 8f4f 	dsb	sy
	xSchedulerRunning = pdFALSE;
1a0013a2:	2200      	movs	r2, #0
1a0013a4:	4b02      	ldr	r3, [pc, #8]	; (1a0013b0 <vTaskEndScheduler+0x20>)
1a0013a6:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
1a0013a8:	f000 fd9c 	bl	1a001ee4 <vPortEndScheduler>
1a0013ac:	bd08      	pop	{r3, pc}
1a0013ae:	bf00      	nop
1a0013b0:	10002a44 	.word	0x10002a44

1a0013b4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a0013b4:	4a02      	ldr	r2, [pc, #8]	; (1a0013c0 <vTaskSuspendAll+0xc>)
1a0013b6:	6813      	ldr	r3, [r2, #0]
1a0013b8:	3301      	adds	r3, #1
1a0013ba:	6013      	str	r3, [r2, #0]
1a0013bc:	4770      	bx	lr
1a0013be:	bf00      	nop
1a0013c0:	100029f4 	.word	0x100029f4

1a0013c4 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a0013c4:	4b01      	ldr	r3, [pc, #4]	; (1a0013cc <xTaskGetTickCount+0x8>)
1a0013c6:	6818      	ldr	r0, [r3, #0]
}
1a0013c8:	4770      	bx	lr
1a0013ca:	bf00      	nop
1a0013cc:	10002a70 	.word	0x10002a70

1a0013d0 <xTaskIncrementTick>:
{
1a0013d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0013d2:	4b3c      	ldr	r3, [pc, #240]	; (1a0014c4 <xTaskIncrementTick+0xf4>)
1a0013d4:	681b      	ldr	r3, [r3, #0]
1a0013d6:	2b00      	cmp	r3, #0
1a0013d8:	d168      	bne.n	1a0014ac <xTaskIncrementTick+0xdc>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a0013da:	4b3b      	ldr	r3, [pc, #236]	; (1a0014c8 <xTaskIncrementTick+0xf8>)
1a0013dc:	681d      	ldr	r5, [r3, #0]
1a0013de:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a0013e0:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a0013e2:	b9c5      	cbnz	r5, 1a001416 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a0013e4:	4b39      	ldr	r3, [pc, #228]	; (1a0014cc <xTaskIncrementTick+0xfc>)
1a0013e6:	681b      	ldr	r3, [r3, #0]
1a0013e8:	681b      	ldr	r3, [r3, #0]
1a0013ea:	b143      	cbz	r3, 1a0013fe <xTaskIncrementTick+0x2e>
1a0013ec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0013f0:	f383 8811 	msr	BASEPRI, r3
1a0013f4:	f3bf 8f6f 	isb	sy
1a0013f8:	f3bf 8f4f 	dsb	sy
1a0013fc:	e7fe      	b.n	1a0013fc <xTaskIncrementTick+0x2c>
1a0013fe:	4a33      	ldr	r2, [pc, #204]	; (1a0014cc <xTaskIncrementTick+0xfc>)
1a001400:	6811      	ldr	r1, [r2, #0]
1a001402:	4b33      	ldr	r3, [pc, #204]	; (1a0014d0 <xTaskIncrementTick+0x100>)
1a001404:	6818      	ldr	r0, [r3, #0]
1a001406:	6010      	str	r0, [r2, #0]
1a001408:	6019      	str	r1, [r3, #0]
1a00140a:	4a32      	ldr	r2, [pc, #200]	; (1a0014d4 <xTaskIncrementTick+0x104>)
1a00140c:	6813      	ldr	r3, [r2, #0]
1a00140e:	3301      	adds	r3, #1
1a001410:	6013      	str	r3, [r2, #0]
1a001412:	f7ff fd71 	bl	1a000ef8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a001416:	4b30      	ldr	r3, [pc, #192]	; (1a0014d8 <xTaskIncrementTick+0x108>)
1a001418:	681b      	ldr	r3, [r3, #0]
1a00141a:	429d      	cmp	r5, r3
1a00141c:	d23a      	bcs.n	1a001494 <xTaskIncrementTick+0xc4>
BaseType_t xSwitchRequired = pdFALSE;
1a00141e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001420:	4b2e      	ldr	r3, [pc, #184]	; (1a0014dc <xTaskIncrementTick+0x10c>)
1a001422:	681b      	ldr	r3, [r3, #0]
1a001424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001426:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00142a:	009a      	lsls	r2, r3, #2
1a00142c:	4b2c      	ldr	r3, [pc, #176]	; (1a0014e0 <xTaskIncrementTick+0x110>)
1a00142e:	589b      	ldr	r3, [r3, r2]
1a001430:	2b01      	cmp	r3, #1
1a001432:	d940      	bls.n	1a0014b6 <xTaskIncrementTick+0xe6>
				xSwitchRequired = pdTRUE;
1a001434:	2401      	movs	r4, #1
1a001436:	e03e      	b.n	1a0014b6 <xTaskIncrementTick+0xe6>
							xSwitchRequired = pdTRUE;
1a001438:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00143a:	4b24      	ldr	r3, [pc, #144]	; (1a0014cc <xTaskIncrementTick+0xfc>)
1a00143c:	681b      	ldr	r3, [r3, #0]
1a00143e:	681b      	ldr	r3, [r3, #0]
1a001440:	b353      	cbz	r3, 1a001498 <xTaskIncrementTick+0xc8>
1a001442:	2300      	movs	r3, #0
1a001444:	bb53      	cbnz	r3, 1a00149c <xTaskIncrementTick+0xcc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001446:	4b21      	ldr	r3, [pc, #132]	; (1a0014cc <xTaskIncrementTick+0xfc>)
1a001448:	681b      	ldr	r3, [r3, #0]
1a00144a:	68db      	ldr	r3, [r3, #12]
1a00144c:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a00144e:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001450:	429d      	cmp	r5, r3
1a001452:	d328      	bcc.n	1a0014a6 <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001454:	1d37      	adds	r7, r6, #4
1a001456:	4638      	mov	r0, r7
1a001458:	f7ff fcef 	bl	1a000e3a <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a00145c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a00145e:	b11b      	cbz	r3, 1a001468 <xTaskIncrementTick+0x98>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001460:	f106 0018 	add.w	r0, r6, #24
1a001464:	f7ff fce9 	bl	1a000e3a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001468:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00146a:	2201      	movs	r2, #1
1a00146c:	409a      	lsls	r2, r3
1a00146e:	491d      	ldr	r1, [pc, #116]	; (1a0014e4 <xTaskIncrementTick+0x114>)
1a001470:	6808      	ldr	r0, [r1, #0]
1a001472:	4302      	orrs	r2, r0
1a001474:	600a      	str	r2, [r1, #0]
1a001476:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00147a:	009a      	lsls	r2, r3, #2
1a00147c:	4639      	mov	r1, r7
1a00147e:	4818      	ldr	r0, [pc, #96]	; (1a0014e0 <xTaskIncrementTick+0x110>)
1a001480:	4410      	add	r0, r2
1a001482:	f7ff fcb4 	bl	1a000dee <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001486:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001488:	4b14      	ldr	r3, [pc, #80]	; (1a0014dc <xTaskIncrementTick+0x10c>)
1a00148a:	681b      	ldr	r3, [r3, #0]
1a00148c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00148e:	429a      	cmp	r2, r3
1a001490:	d2d2      	bcs.n	1a001438 <xTaskIncrementTick+0x68>
1a001492:	e7d2      	b.n	1a00143a <xTaskIncrementTick+0x6a>
1a001494:	2400      	movs	r4, #0
1a001496:	e7d0      	b.n	1a00143a <xTaskIncrementTick+0x6a>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001498:	2301      	movs	r3, #1
1a00149a:	e7d3      	b.n	1a001444 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00149c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0014a0:	4b0d      	ldr	r3, [pc, #52]	; (1a0014d8 <xTaskIncrementTick+0x108>)
1a0014a2:	601a      	str	r2, [r3, #0]
					break;
1a0014a4:	e7bc      	b.n	1a001420 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a0014a6:	4a0c      	ldr	r2, [pc, #48]	; (1a0014d8 <xTaskIncrementTick+0x108>)
1a0014a8:	6013      	str	r3, [r2, #0]
						break;
1a0014aa:	e7b9      	b.n	1a001420 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a0014ac:	4a0e      	ldr	r2, [pc, #56]	; (1a0014e8 <xTaskIncrementTick+0x118>)
1a0014ae:	6813      	ldr	r3, [r2, #0]
1a0014b0:	3301      	adds	r3, #1
1a0014b2:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a0014b4:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a0014b6:	4b0d      	ldr	r3, [pc, #52]	; (1a0014ec <xTaskIncrementTick+0x11c>)
1a0014b8:	681b      	ldr	r3, [r3, #0]
1a0014ba:	b103      	cbz	r3, 1a0014be <xTaskIncrementTick+0xee>
			xSwitchRequired = pdTRUE;
1a0014bc:	2401      	movs	r4, #1
}
1a0014be:	4620      	mov	r0, r4
1a0014c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0014c2:	bf00      	nop
1a0014c4:	100029f4 	.word	0x100029f4
1a0014c8:	10002a70 	.word	0x10002a70
1a0014cc:	10002954 	.word	0x10002954
1a0014d0:	10002958 	.word	0x10002958
1a0014d4:	10002a2c 	.word	0x10002a2c
1a0014d8:	10002a28 	.word	0x10002a28
1a0014dc:	10002950 	.word	0x10002950
1a0014e0:	1000295c 	.word	0x1000295c
1a0014e4:	100029fc 	.word	0x100029fc
1a0014e8:	100029f0 	.word	0x100029f0
1a0014ec:	10002a74 	.word	0x10002a74

1a0014f0 <xTaskResumeAll>:
{
1a0014f0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a0014f2:	4b35      	ldr	r3, [pc, #212]	; (1a0015c8 <xTaskResumeAll+0xd8>)
1a0014f4:	681b      	ldr	r3, [r3, #0]
1a0014f6:	b943      	cbnz	r3, 1a00150a <xTaskResumeAll+0x1a>
1a0014f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014fc:	f383 8811 	msr	BASEPRI, r3
1a001500:	f3bf 8f6f 	isb	sy
1a001504:	f3bf 8f4f 	dsb	sy
1a001508:	e7fe      	b.n	1a001508 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a00150a:	f000 fcfd 	bl	1a001f08 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a00150e:	4b2e      	ldr	r3, [pc, #184]	; (1a0015c8 <xTaskResumeAll+0xd8>)
1a001510:	681a      	ldr	r2, [r3, #0]
1a001512:	3a01      	subs	r2, #1
1a001514:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001516:	681b      	ldr	r3, [r3, #0]
1a001518:	2b00      	cmp	r3, #0
1a00151a:	d150      	bne.n	1a0015be <xTaskResumeAll+0xce>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a00151c:	4b2b      	ldr	r3, [pc, #172]	; (1a0015cc <xTaskResumeAll+0xdc>)
1a00151e:	681b      	ldr	r3, [r3, #0]
1a001520:	b923      	cbnz	r3, 1a00152c <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
1a001522:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001524:	f000 fd12 	bl	1a001f4c <vPortExitCritical>
}
1a001528:	4620      	mov	r0, r4
1a00152a:	bd38      	pop	{r3, r4, r5, pc}
1a00152c:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a00152e:	4b28      	ldr	r3, [pc, #160]	; (1a0015d0 <xTaskResumeAll+0xe0>)
1a001530:	681b      	ldr	r3, [r3, #0]
1a001532:	b31b      	cbz	r3, 1a00157c <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a001534:	4b26      	ldr	r3, [pc, #152]	; (1a0015d0 <xTaskResumeAll+0xe0>)
1a001536:	68db      	ldr	r3, [r3, #12]
1a001538:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a00153a:	f104 0018 	add.w	r0, r4, #24
1a00153e:	f7ff fc7c 	bl	1a000e3a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001542:	1d25      	adds	r5, r4, #4
1a001544:	4628      	mov	r0, r5
1a001546:	f7ff fc78 	bl	1a000e3a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a00154a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00154c:	2201      	movs	r2, #1
1a00154e:	409a      	lsls	r2, r3
1a001550:	4920      	ldr	r1, [pc, #128]	; (1a0015d4 <xTaskResumeAll+0xe4>)
1a001552:	6808      	ldr	r0, [r1, #0]
1a001554:	4302      	orrs	r2, r0
1a001556:	600a      	str	r2, [r1, #0]
1a001558:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00155c:	009a      	lsls	r2, r3, #2
1a00155e:	4629      	mov	r1, r5
1a001560:	481d      	ldr	r0, [pc, #116]	; (1a0015d8 <xTaskResumeAll+0xe8>)
1a001562:	4410      	add	r0, r2
1a001564:	f7ff fc43 	bl	1a000dee <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001568:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00156a:	4b1c      	ldr	r3, [pc, #112]	; (1a0015dc <xTaskResumeAll+0xec>)
1a00156c:	681b      	ldr	r3, [r3, #0]
1a00156e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001570:	429a      	cmp	r2, r3
1a001572:	d3dc      	bcc.n	1a00152e <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
1a001574:	2201      	movs	r2, #1
1a001576:	4b1a      	ldr	r3, [pc, #104]	; (1a0015e0 <xTaskResumeAll+0xf0>)
1a001578:	601a      	str	r2, [r3, #0]
1a00157a:	e7d8      	b.n	1a00152e <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
1a00157c:	b10c      	cbz	r4, 1a001582 <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
1a00157e:	f7ff fcbb 	bl	1a000ef8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001582:	4b18      	ldr	r3, [pc, #96]	; (1a0015e4 <xTaskResumeAll+0xf4>)
1a001584:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a001586:	b974      	cbnz	r4, 1a0015a6 <xTaskResumeAll+0xb6>
				if( xYieldPending != pdFALSE )
1a001588:	4b15      	ldr	r3, [pc, #84]	; (1a0015e0 <xTaskResumeAll+0xf0>)
1a00158a:	681b      	ldr	r3, [r3, #0]
1a00158c:	b1cb      	cbz	r3, 1a0015c2 <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
1a00158e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001592:	4b15      	ldr	r3, [pc, #84]	; (1a0015e8 <xTaskResumeAll+0xf8>)
1a001594:	601a      	str	r2, [r3, #0]
1a001596:	f3bf 8f4f 	dsb	sy
1a00159a:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a00159e:	2401      	movs	r4, #1
1a0015a0:	e7c0      	b.n	1a001524 <xTaskResumeAll+0x34>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a0015a2:	3c01      	subs	r4, #1
1a0015a4:	d007      	beq.n	1a0015b6 <xTaskResumeAll+0xc6>
							if( xTaskIncrementTick() != pdFALSE )
1a0015a6:	f7ff ff13 	bl	1a0013d0 <xTaskIncrementTick>
1a0015aa:	2800      	cmp	r0, #0
1a0015ac:	d0f9      	beq.n	1a0015a2 <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
1a0015ae:	2201      	movs	r2, #1
1a0015b0:	4b0b      	ldr	r3, [pc, #44]	; (1a0015e0 <xTaskResumeAll+0xf0>)
1a0015b2:	601a      	str	r2, [r3, #0]
1a0015b4:	e7f5      	b.n	1a0015a2 <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
1a0015b6:	2200      	movs	r2, #0
1a0015b8:	4b0a      	ldr	r3, [pc, #40]	; (1a0015e4 <xTaskResumeAll+0xf4>)
1a0015ba:	601a      	str	r2, [r3, #0]
1a0015bc:	e7e4      	b.n	1a001588 <xTaskResumeAll+0x98>
BaseType_t xAlreadyYielded = pdFALSE;
1a0015be:	2400      	movs	r4, #0
1a0015c0:	e7b0      	b.n	1a001524 <xTaskResumeAll+0x34>
1a0015c2:	2400      	movs	r4, #0
1a0015c4:	e7ae      	b.n	1a001524 <xTaskResumeAll+0x34>
1a0015c6:	bf00      	nop
1a0015c8:	100029f4 	.word	0x100029f4
1a0015cc:	100029e8 	.word	0x100029e8
1a0015d0:	10002a30 	.word	0x10002a30
1a0015d4:	100029fc 	.word	0x100029fc
1a0015d8:	1000295c 	.word	0x1000295c
1a0015dc:	10002950 	.word	0x10002950
1a0015e0:	10002a74 	.word	0x10002a74
1a0015e4:	100029f0 	.word	0x100029f0
1a0015e8:	e000ed04 	.word	0xe000ed04

1a0015ec <vTaskDelayUntil>:
	{
1a0015ec:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
1a0015ee:	b150      	cbz	r0, 1a001606 <vTaskDelayUntil+0x1a>
1a0015f0:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
1a0015f2:	b989      	cbnz	r1, 1a001618 <vTaskDelayUntil+0x2c>
1a0015f4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015f8:	f383 8811 	msr	BASEPRI, r3
1a0015fc:	f3bf 8f6f 	isb	sy
1a001600:	f3bf 8f4f 	dsb	sy
1a001604:	e7fe      	b.n	1a001604 <vTaskDelayUntil+0x18>
1a001606:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00160a:	f383 8811 	msr	BASEPRI, r3
1a00160e:	f3bf 8f6f 	isb	sy
1a001612:	f3bf 8f4f 	dsb	sy
1a001616:	e7fe      	b.n	1a001616 <vTaskDelayUntil+0x2a>
		configASSERT( uxSchedulerSuspended == 0 );
1a001618:	4b1c      	ldr	r3, [pc, #112]	; (1a00168c <vTaskDelayUntil+0xa0>)
1a00161a:	681b      	ldr	r3, [r3, #0]
1a00161c:	b143      	cbz	r3, 1a001630 <vTaskDelayUntil+0x44>
1a00161e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001622:	f383 8811 	msr	BASEPRI, r3
1a001626:	f3bf 8f6f 	isb	sy
1a00162a:	f3bf 8f4f 	dsb	sy
1a00162e:	e7fe      	b.n	1a00162e <vTaskDelayUntil+0x42>
1a001630:	460c      	mov	r4, r1
		vTaskSuspendAll();
1a001632:	f7ff febf 	bl	1a0013b4 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
1a001636:	4b16      	ldr	r3, [pc, #88]	; (1a001690 <vTaskDelayUntil+0xa4>)
1a001638:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
1a00163a:	682a      	ldr	r2, [r5, #0]
1a00163c:	4414      	add	r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
1a00163e:	4290      	cmp	r0, r2
1a001640:	d216      	bcs.n	1a001670 <vTaskDelayUntil+0x84>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a001642:	42a2      	cmp	r2, r4
1a001644:	d91a      	bls.n	1a00167c <vTaskDelayUntil+0x90>
1a001646:	42a0      	cmp	r0, r4
1a001648:	d31a      	bcc.n	1a001680 <vTaskDelayUntil+0x94>
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
1a00164a:	2200      	movs	r2, #0
			*pxPreviousWakeTime = xTimeToWake;
1a00164c:	602c      	str	r4, [r5, #0]
			if( xShouldDelay != pdFALSE )
1a00164e:	b11a      	cbz	r2, 1a001658 <vTaskDelayUntil+0x6c>
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
1a001650:	2100      	movs	r1, #0
1a001652:	1a20      	subs	r0, r4, r0
1a001654:	f7ff fd96 	bl	1a001184 <prvAddCurrentTaskToDelayedList>
		xAlreadyYielded = xTaskResumeAll();
1a001658:	f7ff ff4a 	bl	1a0014f0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a00165c:	b938      	cbnz	r0, 1a00166e <vTaskDelayUntil+0x82>
			portYIELD_WITHIN_API();
1a00165e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001662:	4b0c      	ldr	r3, [pc, #48]	; (1a001694 <vTaskDelayUntil+0xa8>)
1a001664:	601a      	str	r2, [r3, #0]
1a001666:	f3bf 8f4f 	dsb	sy
1a00166a:	f3bf 8f6f 	isb	sy
1a00166e:	bd38      	pop	{r3, r4, r5, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
1a001670:	42a2      	cmp	r2, r4
1a001672:	d807      	bhi.n	1a001684 <vTaskDelayUntil+0x98>
1a001674:	42a0      	cmp	r0, r4
1a001676:	d307      	bcc.n	1a001688 <vTaskDelayUntil+0x9c>
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
1a001678:	2200      	movs	r2, #0
1a00167a:	e7e7      	b.n	1a00164c <vTaskDelayUntil+0x60>
1a00167c:	2200      	movs	r2, #0
1a00167e:	e7e5      	b.n	1a00164c <vTaskDelayUntil+0x60>
					xShouldDelay = pdTRUE;
1a001680:	2201      	movs	r2, #1
1a001682:	e7e3      	b.n	1a00164c <vTaskDelayUntil+0x60>
					xShouldDelay = pdTRUE;
1a001684:	2201      	movs	r2, #1
1a001686:	e7e1      	b.n	1a00164c <vTaskDelayUntil+0x60>
1a001688:	2201      	movs	r2, #1
1a00168a:	e7df      	b.n	1a00164c <vTaskDelayUntil+0x60>
1a00168c:	100029f4 	.word	0x100029f4
1a001690:	10002a70 	.word	0x10002a70
1a001694:	e000ed04 	.word	0xe000ed04

1a001698 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001698:	4b2d      	ldr	r3, [pc, #180]	; (1a001750 <vTaskSwitchContext+0xb8>)
1a00169a:	681b      	ldr	r3, [r3, #0]
1a00169c:	bb53      	cbnz	r3, 1a0016f4 <vTaskSwitchContext+0x5c>
{
1a00169e:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a0016a0:	2200      	movs	r2, #0
1a0016a2:	4b2c      	ldr	r3, [pc, #176]	; (1a001754 <vTaskSwitchContext+0xbc>)
1a0016a4:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a0016a6:	4b2c      	ldr	r3, [pc, #176]	; (1a001758 <vTaskSwitchContext+0xc0>)
1a0016a8:	681b      	ldr	r3, [r3, #0]
1a0016aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a0016ac:	681a      	ldr	r2, [r3, #0]
1a0016ae:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0016b2:	d103      	bne.n	1a0016bc <vTaskSwitchContext+0x24>
1a0016b4:	685a      	ldr	r2, [r3, #4]
1a0016b6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0016ba:	d01f      	beq.n	1a0016fc <vTaskSwitchContext+0x64>
1a0016bc:	4b26      	ldr	r3, [pc, #152]	; (1a001758 <vTaskSwitchContext+0xc0>)
1a0016be:	6818      	ldr	r0, [r3, #0]
1a0016c0:	6819      	ldr	r1, [r3, #0]
1a0016c2:	3134      	adds	r1, #52	; 0x34
1a0016c4:	f7ff fc0a 	bl	1a000edc <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0016c8:	4b24      	ldr	r3, [pc, #144]	; (1a00175c <vTaskSwitchContext+0xc4>)
1a0016ca:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a0016cc:	fab3 f383 	clz	r3, r3
1a0016d0:	b2db      	uxtb	r3, r3
1a0016d2:	f1c3 031f 	rsb	r3, r3, #31
1a0016d6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a0016da:	008a      	lsls	r2, r1, #2
1a0016dc:	4920      	ldr	r1, [pc, #128]	; (1a001760 <vTaskSwitchContext+0xc8>)
1a0016de:	588a      	ldr	r2, [r1, r2]
1a0016e0:	b9aa      	cbnz	r2, 1a00170e <vTaskSwitchContext+0x76>
	__asm volatile
1a0016e2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016e6:	f383 8811 	msr	BASEPRI, r3
1a0016ea:	f3bf 8f6f 	isb	sy
1a0016ee:	f3bf 8f4f 	dsb	sy
1a0016f2:	e7fe      	b.n	1a0016f2 <vTaskSwitchContext+0x5a>
		xYieldPending = pdTRUE;
1a0016f4:	2201      	movs	r2, #1
1a0016f6:	4b17      	ldr	r3, [pc, #92]	; (1a001754 <vTaskSwitchContext+0xbc>)
1a0016f8:	601a      	str	r2, [r3, #0]
1a0016fa:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
1a0016fc:	689a      	ldr	r2, [r3, #8]
1a0016fe:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001702:	d1db      	bne.n	1a0016bc <vTaskSwitchContext+0x24>
1a001704:	68db      	ldr	r3, [r3, #12]
1a001706:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a00170a:	d1d7      	bne.n	1a0016bc <vTaskSwitchContext+0x24>
1a00170c:	e7dc      	b.n	1a0016c8 <vTaskSwitchContext+0x30>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00170e:	4814      	ldr	r0, [pc, #80]	; (1a001760 <vTaskSwitchContext+0xc8>)
1a001710:	009a      	lsls	r2, r3, #2
1a001712:	18d4      	adds	r4, r2, r3
1a001714:	00a1      	lsls	r1, r4, #2
1a001716:	4401      	add	r1, r0
1a001718:	684c      	ldr	r4, [r1, #4]
1a00171a:	6864      	ldr	r4, [r4, #4]
1a00171c:	604c      	str	r4, [r1, #4]
1a00171e:	441a      	add	r2, r3
1a001720:	0091      	lsls	r1, r2, #2
1a001722:	3108      	adds	r1, #8
1a001724:	4408      	add	r0, r1
1a001726:	4284      	cmp	r4, r0
1a001728:	d009      	beq.n	1a00173e <vTaskSwitchContext+0xa6>
1a00172a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00172e:	009a      	lsls	r2, r3, #2
1a001730:	4b0b      	ldr	r3, [pc, #44]	; (1a001760 <vTaskSwitchContext+0xc8>)
1a001732:	4413      	add	r3, r2
1a001734:	685b      	ldr	r3, [r3, #4]
1a001736:	68da      	ldr	r2, [r3, #12]
1a001738:	4b07      	ldr	r3, [pc, #28]	; (1a001758 <vTaskSwitchContext+0xc0>)
1a00173a:	601a      	str	r2, [r3, #0]
1a00173c:	bd10      	pop	{r4, pc}
1a00173e:	6860      	ldr	r0, [r4, #4]
1a001740:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a001744:	0091      	lsls	r1, r2, #2
1a001746:	4a06      	ldr	r2, [pc, #24]	; (1a001760 <vTaskSwitchContext+0xc8>)
1a001748:	440a      	add	r2, r1
1a00174a:	6050      	str	r0, [r2, #4]
1a00174c:	e7ed      	b.n	1a00172a <vTaskSwitchContext+0x92>
1a00174e:	bf00      	nop
1a001750:	100029f4 	.word	0x100029f4
1a001754:	10002a74 	.word	0x10002a74
1a001758:	10002950 	.word	0x10002950
1a00175c:	100029fc 	.word	0x100029fc
1a001760:	1000295c 	.word	0x1000295c

1a001764 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a001764:	b940      	cbnz	r0, 1a001778 <vTaskPlaceOnEventList+0x14>
1a001766:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00176a:	f383 8811 	msr	BASEPRI, r3
1a00176e:	f3bf 8f6f 	isb	sy
1a001772:	f3bf 8f4f 	dsb	sy
1a001776:	e7fe      	b.n	1a001776 <vTaskPlaceOnEventList+0x12>
{
1a001778:	b510      	push	{r4, lr}
1a00177a:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a00177c:	4b04      	ldr	r3, [pc, #16]	; (1a001790 <vTaskPlaceOnEventList+0x2c>)
1a00177e:	6819      	ldr	r1, [r3, #0]
1a001780:	3118      	adds	r1, #24
1a001782:	f7ff fb40 	bl	1a000e06 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001786:	2101      	movs	r1, #1
1a001788:	4620      	mov	r0, r4
1a00178a:	f7ff fcfb 	bl	1a001184 <prvAddCurrentTaskToDelayedList>
1a00178e:	bd10      	pop	{r4, pc}
1a001790:	10002950 	.word	0x10002950

1a001794 <vTaskPlaceOnEventListRestricted>:
	{
1a001794:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001796:	b170      	cbz	r0, 1a0017b6 <vTaskPlaceOnEventListRestricted+0x22>
1a001798:	460c      	mov	r4, r1
1a00179a:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a00179c:	4a0a      	ldr	r2, [pc, #40]	; (1a0017c8 <vTaskPlaceOnEventListRestricted+0x34>)
1a00179e:	6811      	ldr	r1, [r2, #0]
1a0017a0:	3118      	adds	r1, #24
1a0017a2:	f7ff fb24 	bl	1a000dee <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a0017a6:	b10d      	cbz	r5, 1a0017ac <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a0017a8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a0017ac:	4629      	mov	r1, r5
1a0017ae:	4620      	mov	r0, r4
1a0017b0:	f7ff fce8 	bl	1a001184 <prvAddCurrentTaskToDelayedList>
1a0017b4:	bd38      	pop	{r3, r4, r5, pc}
1a0017b6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017ba:	f383 8811 	msr	BASEPRI, r3
1a0017be:	f3bf 8f6f 	isb	sy
1a0017c2:	f3bf 8f4f 	dsb	sy
1a0017c6:	e7fe      	b.n	1a0017c6 <vTaskPlaceOnEventListRestricted+0x32>
1a0017c8:	10002950 	.word	0x10002950

1a0017cc <xTaskRemoveFromEventList>:
{
1a0017cc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a0017ce:	68c3      	ldr	r3, [r0, #12]
1a0017d0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a0017d2:	b324      	cbz	r4, 1a00181e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a0017d4:	f104 0518 	add.w	r5, r4, #24
1a0017d8:	4628      	mov	r0, r5
1a0017da:	f7ff fb2e 	bl	1a000e3a <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0017de:	4b18      	ldr	r3, [pc, #96]	; (1a001840 <xTaskRemoveFromEventList+0x74>)
1a0017e0:	681b      	ldr	r3, [r3, #0]
1a0017e2:	bb2b      	cbnz	r3, 1a001830 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a0017e4:	1d25      	adds	r5, r4, #4
1a0017e6:	4628      	mov	r0, r5
1a0017e8:	f7ff fb27 	bl	1a000e3a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0017ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0017ee:	2201      	movs	r2, #1
1a0017f0:	409a      	lsls	r2, r3
1a0017f2:	4914      	ldr	r1, [pc, #80]	; (1a001844 <xTaskRemoveFromEventList+0x78>)
1a0017f4:	6808      	ldr	r0, [r1, #0]
1a0017f6:	4302      	orrs	r2, r0
1a0017f8:	600a      	str	r2, [r1, #0]
1a0017fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0017fe:	009a      	lsls	r2, r3, #2
1a001800:	4629      	mov	r1, r5
1a001802:	4811      	ldr	r0, [pc, #68]	; (1a001848 <xTaskRemoveFromEventList+0x7c>)
1a001804:	4410      	add	r0, r2
1a001806:	f7ff faf2 	bl	1a000dee <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a00180a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00180c:	4b0f      	ldr	r3, [pc, #60]	; (1a00184c <xTaskRemoveFromEventList+0x80>)
1a00180e:	681b      	ldr	r3, [r3, #0]
1a001810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001812:	429a      	cmp	r2, r3
1a001814:	d911      	bls.n	1a00183a <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a001816:	2001      	movs	r0, #1
1a001818:	4b0d      	ldr	r3, [pc, #52]	; (1a001850 <xTaskRemoveFromEventList+0x84>)
1a00181a:	6018      	str	r0, [r3, #0]
1a00181c:	bd38      	pop	{r3, r4, r5, pc}
1a00181e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001822:	f383 8811 	msr	BASEPRI, r3
1a001826:	f3bf 8f6f 	isb	sy
1a00182a:	f3bf 8f4f 	dsb	sy
1a00182e:	e7fe      	b.n	1a00182e <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001830:	4629      	mov	r1, r5
1a001832:	4808      	ldr	r0, [pc, #32]	; (1a001854 <xTaskRemoveFromEventList+0x88>)
1a001834:	f7ff fadb 	bl	1a000dee <vListInsertEnd>
1a001838:	e7e7      	b.n	1a00180a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a00183a:	2000      	movs	r0, #0
}
1a00183c:	bd38      	pop	{r3, r4, r5, pc}
1a00183e:	bf00      	nop
1a001840:	100029f4 	.word	0x100029f4
1a001844:	100029fc 	.word	0x100029fc
1a001848:	1000295c 	.word	0x1000295c
1a00184c:	10002950 	.word	0x10002950
1a001850:	10002a74 	.word	0x10002a74
1a001854:	10002a30 	.word	0x10002a30

1a001858 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001858:	4b03      	ldr	r3, [pc, #12]	; (1a001868 <vTaskInternalSetTimeOutState+0x10>)
1a00185a:	681b      	ldr	r3, [r3, #0]
1a00185c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a00185e:	4b03      	ldr	r3, [pc, #12]	; (1a00186c <vTaskInternalSetTimeOutState+0x14>)
1a001860:	681b      	ldr	r3, [r3, #0]
1a001862:	6043      	str	r3, [r0, #4]
1a001864:	4770      	bx	lr
1a001866:	bf00      	nop
1a001868:	10002a2c 	.word	0x10002a2c
1a00186c:	10002a70 	.word	0x10002a70

1a001870 <xTaskCheckForTimeOut>:
{
1a001870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a001872:	b1e0      	cbz	r0, 1a0018ae <xTaskCheckForTimeOut+0x3e>
1a001874:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001876:	b319      	cbz	r1, 1a0018c0 <xTaskCheckForTimeOut+0x50>
1a001878:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a00187a:	f000 fb45 	bl	1a001f08 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a00187e:	4b1a      	ldr	r3, [pc, #104]	; (1a0018e8 <xTaskCheckForTimeOut+0x78>)
1a001880:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001882:	6869      	ldr	r1, [r5, #4]
1a001884:	1a42      	subs	r2, r0, r1
			if( *pxTicksToWait == portMAX_DELAY )
1a001886:	6823      	ldr	r3, [r4, #0]
1a001888:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00188c:	d028      	beq.n	1a0018e0 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a00188e:	682f      	ldr	r7, [r5, #0]
1a001890:	4e16      	ldr	r6, [pc, #88]	; (1a0018ec <xTaskCheckForTimeOut+0x7c>)
1a001892:	6836      	ldr	r6, [r6, #0]
1a001894:	42b7      	cmp	r7, r6
1a001896:	d001      	beq.n	1a00189c <xTaskCheckForTimeOut+0x2c>
1a001898:	4288      	cmp	r0, r1
1a00189a:	d223      	bcs.n	1a0018e4 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a00189c:	429a      	cmp	r2, r3
1a00189e:	d318      	bcc.n	1a0018d2 <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait = 0;
1a0018a0:	2300      	movs	r3, #0
1a0018a2:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a0018a4:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a0018a6:	f000 fb51 	bl	1a001f4c <vPortExitCritical>
}
1a0018aa:	4620      	mov	r0, r4
1a0018ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0018ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018b2:	f383 8811 	msr	BASEPRI, r3
1a0018b6:	f3bf 8f6f 	isb	sy
1a0018ba:	f3bf 8f4f 	dsb	sy
1a0018be:	e7fe      	b.n	1a0018be <xTaskCheckForTimeOut+0x4e>
1a0018c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018c4:	f383 8811 	msr	BASEPRI, r3
1a0018c8:	f3bf 8f6f 	isb	sy
1a0018cc:	f3bf 8f4f 	dsb	sy
1a0018d0:	e7fe      	b.n	1a0018d0 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= xElapsedTime;
1a0018d2:	1a9b      	subs	r3, r3, r2
1a0018d4:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a0018d6:	4628      	mov	r0, r5
1a0018d8:	f7ff ffbe 	bl	1a001858 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a0018dc:	2400      	movs	r4, #0
1a0018de:	e7e2      	b.n	1a0018a6 <xTaskCheckForTimeOut+0x36>
				xReturn = pdFALSE;
1a0018e0:	2400      	movs	r4, #0
1a0018e2:	e7e0      	b.n	1a0018a6 <xTaskCheckForTimeOut+0x36>
			xReturn = pdTRUE;
1a0018e4:	2401      	movs	r4, #1
1a0018e6:	e7de      	b.n	1a0018a6 <xTaskCheckForTimeOut+0x36>
1a0018e8:	10002a70 	.word	0x10002a70
1a0018ec:	10002a2c 	.word	0x10002a2c

1a0018f0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a0018f0:	2201      	movs	r2, #1
1a0018f2:	4b01      	ldr	r3, [pc, #4]	; (1a0018f8 <vTaskMissedYield+0x8>)
1a0018f4:	601a      	str	r2, [r3, #0]
1a0018f6:	4770      	bx	lr
1a0018f8:	10002a74 	.word	0x10002a74

1a0018fc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a0018fc:	4b05      	ldr	r3, [pc, #20]	; (1a001914 <xTaskGetSchedulerState+0x18>)
1a0018fe:	681b      	ldr	r3, [r3, #0]
1a001900:	b123      	cbz	r3, 1a00190c <xTaskGetSchedulerState+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001902:	4b05      	ldr	r3, [pc, #20]	; (1a001918 <xTaskGetSchedulerState+0x1c>)
1a001904:	681b      	ldr	r3, [r3, #0]
1a001906:	b91b      	cbnz	r3, 1a001910 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_RUNNING;
1a001908:	2002      	movs	r0, #2
1a00190a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a00190c:	2001      	movs	r0, #1
1a00190e:	4770      	bx	lr
				xReturn = taskSCHEDULER_SUSPENDED;
1a001910:	2000      	movs	r0, #0
	}
1a001912:	4770      	bx	lr
1a001914:	10002a44 	.word	0x10002a44
1a001918:	100029f4 	.word	0x100029f4

1a00191c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a00191c:	2800      	cmp	r0, #0
1a00191e:	d04a      	beq.n	1a0019b6 <xTaskPriorityDisinherit+0x9a>
	{
1a001920:	b538      	push	{r3, r4, r5, lr}
1a001922:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001924:	4a27      	ldr	r2, [pc, #156]	; (1a0019c4 <xTaskPriorityDisinherit+0xa8>)
1a001926:	6812      	ldr	r2, [r2, #0]
1a001928:	4290      	cmp	r0, r2
1a00192a:	d008      	beq.n	1a00193e <xTaskPriorityDisinherit+0x22>
1a00192c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001930:	f383 8811 	msr	BASEPRI, r3
1a001934:	f3bf 8f6f 	isb	sy
1a001938:	f3bf 8f4f 	dsb	sy
1a00193c:	e7fe      	b.n	1a00193c <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a00193e:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001940:	b942      	cbnz	r2, 1a001954 <xTaskPriorityDisinherit+0x38>
1a001942:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001946:	f383 8811 	msr	BASEPRI, r3
1a00194a:	f3bf 8f6f 	isb	sy
1a00194e:	f3bf 8f4f 	dsb	sy
1a001952:	e7fe      	b.n	1a001952 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001954:	3a01      	subs	r2, #1
1a001956:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001958:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a00195a:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a00195c:	4288      	cmp	r0, r1
1a00195e:	d02c      	beq.n	1a0019ba <xTaskPriorityDisinherit+0x9e>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001960:	bb6a      	cbnz	r2, 1a0019be <xTaskPriorityDisinherit+0xa2>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001962:	1d25      	adds	r5, r4, #4
1a001964:	4628      	mov	r0, r5
1a001966:	f7ff fa68 	bl	1a000e3a <uxListRemove>
1a00196a:	b970      	cbnz	r0, 1a00198a <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a00196c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00196e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a001972:	008b      	lsls	r3, r1, #2
1a001974:	4914      	ldr	r1, [pc, #80]	; (1a0019c8 <xTaskPriorityDisinherit+0xac>)
1a001976:	58cb      	ldr	r3, [r1, r3]
1a001978:	b93b      	cbnz	r3, 1a00198a <xTaskPriorityDisinherit+0x6e>
1a00197a:	2301      	movs	r3, #1
1a00197c:	fa03 f202 	lsl.w	r2, r3, r2
1a001980:	4912      	ldr	r1, [pc, #72]	; (1a0019cc <xTaskPriorityDisinherit+0xb0>)
1a001982:	680b      	ldr	r3, [r1, #0]
1a001984:	ea23 0302 	bic.w	r3, r3, r2
1a001988:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a00198a:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a00198c:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00198e:	f1c3 0207 	rsb	r2, r3, #7
1a001992:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001994:	2401      	movs	r4, #1
1a001996:	fa04 f203 	lsl.w	r2, r4, r3
1a00199a:	490c      	ldr	r1, [pc, #48]	; (1a0019cc <xTaskPriorityDisinherit+0xb0>)
1a00199c:	6808      	ldr	r0, [r1, #0]
1a00199e:	4302      	orrs	r2, r0
1a0019a0:	600a      	str	r2, [r1, #0]
1a0019a2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0019a6:	009a      	lsls	r2, r3, #2
1a0019a8:	4629      	mov	r1, r5
1a0019aa:	4807      	ldr	r0, [pc, #28]	; (1a0019c8 <xTaskPriorityDisinherit+0xac>)
1a0019ac:	4410      	add	r0, r2
1a0019ae:	f7ff fa1e 	bl	1a000dee <vListInsertEnd>
					xReturn = pdTRUE;
1a0019b2:	4620      	mov	r0, r4
1a0019b4:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a0019b6:	2000      	movs	r0, #0
1a0019b8:	4770      	bx	lr
1a0019ba:	2000      	movs	r0, #0
1a0019bc:	bd38      	pop	{r3, r4, r5, pc}
1a0019be:	2000      	movs	r0, #0
	}
1a0019c0:	bd38      	pop	{r3, r4, r5, pc}
1a0019c2:	bf00      	nop
1a0019c4:	10002950 	.word	0x10002950
1a0019c8:	1000295c 	.word	0x1000295c
1a0019cc:	100029fc 	.word	0x100029fc

1a0019d0 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a0019d0:	4b06      	ldr	r3, [pc, #24]	; (1a0019ec <prvGetNextExpireTime+0x1c>)
1a0019d2:	681a      	ldr	r2, [r3, #0]
1a0019d4:	6813      	ldr	r3, [r2, #0]
1a0019d6:	fab3 f383 	clz	r3, r3
1a0019da:	095b      	lsrs	r3, r3, #5
1a0019dc:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a0019de:	b913      	cbnz	r3, 1a0019e6 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0019e0:	68d3      	ldr	r3, [r2, #12]
1a0019e2:	6818      	ldr	r0, [r3, #0]
1a0019e4:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a0019e6:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a0019e8:	4770      	bx	lr
1a0019ea:	bf00      	nop
1a0019ec:	10002a78 	.word	0x10002a78

1a0019f0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a0019f0:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a0019f2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a0019f4:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a0019f6:	4291      	cmp	r1, r2
1a0019f8:	d80c      	bhi.n	1a001a14 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0019fa:	1ad2      	subs	r2, r2, r3
1a0019fc:	6983      	ldr	r3, [r0, #24]
1a0019fe:	429a      	cmp	r2, r3
1a001a00:	d301      	bcc.n	1a001a06 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001a02:	2001      	movs	r0, #1
1a001a04:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001a06:	1d01      	adds	r1, r0, #4
1a001a08:	4b09      	ldr	r3, [pc, #36]	; (1a001a30 <prvInsertTimerInActiveList+0x40>)
1a001a0a:	6818      	ldr	r0, [r3, #0]
1a001a0c:	f7ff f9fb 	bl	1a000e06 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001a10:	2000      	movs	r0, #0
1a001a12:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001a14:	429a      	cmp	r2, r3
1a001a16:	d201      	bcs.n	1a001a1c <prvInsertTimerInActiveList+0x2c>
1a001a18:	4299      	cmp	r1, r3
1a001a1a:	d206      	bcs.n	1a001a2a <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001a1c:	1d01      	adds	r1, r0, #4
1a001a1e:	4b05      	ldr	r3, [pc, #20]	; (1a001a34 <prvInsertTimerInActiveList+0x44>)
1a001a20:	6818      	ldr	r0, [r3, #0]
1a001a22:	f7ff f9f0 	bl	1a000e06 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001a26:	2000      	movs	r0, #0
1a001a28:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
1a001a2a:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
1a001a2c:	bd08      	pop	{r3, pc}
1a001a2e:	bf00      	nop
1a001a30:	10002a7c 	.word	0x10002a7c
1a001a34:	10002a78 	.word	0x10002a78

1a001a38 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001a38:	b530      	push	{r4, r5, lr}
1a001a3a:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001a3c:	f000 fa64 	bl	1a001f08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001a40:	4b11      	ldr	r3, [pc, #68]	; (1a001a88 <prvCheckForValidListAndQueue+0x50>)
1a001a42:	681b      	ldr	r3, [r3, #0]
1a001a44:	b11b      	cbz	r3, 1a001a4e <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001a46:	f000 fa81 	bl	1a001f4c <vPortExitCritical>
}
1a001a4a:	b003      	add	sp, #12
1a001a4c:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a001a4e:	4d0f      	ldr	r5, [pc, #60]	; (1a001a8c <prvCheckForValidListAndQueue+0x54>)
1a001a50:	4628      	mov	r0, r5
1a001a52:	f7ff f9be 	bl	1a000dd2 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001a56:	4c0e      	ldr	r4, [pc, #56]	; (1a001a90 <prvCheckForValidListAndQueue+0x58>)
1a001a58:	4620      	mov	r0, r4
1a001a5a:	f7ff f9ba 	bl	1a000dd2 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a001a5e:	4b0d      	ldr	r3, [pc, #52]	; (1a001a94 <prvCheckForValidListAndQueue+0x5c>)
1a001a60:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001a62:	4b0d      	ldr	r3, [pc, #52]	; (1a001a98 <prvCheckForValidListAndQueue+0x60>)
1a001a64:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001a66:	2300      	movs	r3, #0
1a001a68:	9300      	str	r3, [sp, #0]
1a001a6a:	4b0c      	ldr	r3, [pc, #48]	; (1a001a9c <prvCheckForValidListAndQueue+0x64>)
1a001a6c:	4a0c      	ldr	r2, [pc, #48]	; (1a001aa0 <prvCheckForValidListAndQueue+0x68>)
1a001a6e:	2110      	movs	r1, #16
1a001a70:	200a      	movs	r0, #10
1a001a72:	f7fe ff3e 	bl	1a0008f2 <xQueueGenericCreateStatic>
1a001a76:	4b04      	ldr	r3, [pc, #16]	; (1a001a88 <prvCheckForValidListAndQueue+0x50>)
1a001a78:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a001a7a:	2800      	cmp	r0, #0
1a001a7c:	d0e3      	beq.n	1a001a46 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001a7e:	4909      	ldr	r1, [pc, #36]	; (1a001aa4 <prvCheckForValidListAndQueue+0x6c>)
1a001a80:	f7ff f96a 	bl	1a000d58 <vQueueAddToRegistry>
1a001a84:	e7df      	b.n	1a001a46 <prvCheckForValidListAndQueue+0xe>
1a001a86:	bf00      	nop
1a001a88:	10002b9c 	.word	0x10002b9c
1a001a8c:	10002b20 	.word	0x10002b20
1a001a90:	10002b34 	.word	0x10002b34
1a001a94:	10002a78 	.word	0x10002a78
1a001a98:	10002a7c 	.word	0x10002a7c
1a001a9c:	10002b4c 	.word	0x10002b4c
1a001aa0:	10002a80 	.word	0x10002a80
1a001aa4:	1a004c8c 	.word	0x1a004c8c

1a001aa8 <xTimerCreateTimerTask>:
{
1a001aa8:	b510      	push	{r4, lr}
1a001aaa:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a001aac:	f7ff ffc4 	bl	1a001a38 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a001ab0:	4b15      	ldr	r3, [pc, #84]	; (1a001b08 <xTimerCreateTimerTask+0x60>)
1a001ab2:	681b      	ldr	r3, [r3, #0]
1a001ab4:	b31b      	cbz	r3, 1a001afe <xTimerCreateTimerTask+0x56>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a001ab6:	2400      	movs	r4, #0
1a001ab8:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a001aba:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a001abc:	aa07      	add	r2, sp, #28
1a001abe:	a906      	add	r1, sp, #24
1a001ac0:	a805      	add	r0, sp, #20
1a001ac2:	f7ff f9db 	bl	1a000e7c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a001ac6:	9b05      	ldr	r3, [sp, #20]
1a001ac8:	9302      	str	r3, [sp, #8]
1a001aca:	9b06      	ldr	r3, [sp, #24]
1a001acc:	9301      	str	r3, [sp, #4]
1a001ace:	2304      	movs	r3, #4
1a001ad0:	9300      	str	r3, [sp, #0]
1a001ad2:	4623      	mov	r3, r4
1a001ad4:	9a07      	ldr	r2, [sp, #28]
1a001ad6:	490d      	ldr	r1, [pc, #52]	; (1a001b0c <xTimerCreateTimerTask+0x64>)
1a001ad8:	480d      	ldr	r0, [pc, #52]	; (1a001b10 <xTimerCreateTimerTask+0x68>)
1a001ada:	f7ff fb9f 	bl	1a00121c <xTaskCreateStatic>
1a001ade:	4b0d      	ldr	r3, [pc, #52]	; (1a001b14 <xTimerCreateTimerTask+0x6c>)
1a001ae0:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a001ae2:	b150      	cbz	r0, 1a001afa <xTimerCreateTimerTask+0x52>
				xReturn = pdPASS;
1a001ae4:	2001      	movs	r0, #1
	configASSERT( xReturn );
1a001ae6:	b960      	cbnz	r0, 1a001b02 <xTimerCreateTimerTask+0x5a>
1a001ae8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001aec:	f383 8811 	msr	BASEPRI, r3
1a001af0:	f3bf 8f6f 	isb	sy
1a001af4:	f3bf 8f4f 	dsb	sy
1a001af8:	e7fe      	b.n	1a001af8 <xTimerCreateTimerTask+0x50>
BaseType_t xReturn = pdFAIL;
1a001afa:	4620      	mov	r0, r4
1a001afc:	e7f3      	b.n	1a001ae6 <xTimerCreateTimerTask+0x3e>
1a001afe:	2000      	movs	r0, #0
1a001b00:	e7f1      	b.n	1a001ae6 <xTimerCreateTimerTask+0x3e>
}
1a001b02:	b008      	add	sp, #32
1a001b04:	bd10      	pop	{r4, pc}
1a001b06:	bf00      	nop
1a001b08:	10002b9c 	.word	0x10002b9c
1a001b0c:	1a004c94 	.word	0x1a004c94
1a001b10:	1a001df9 	.word	0x1a001df9
1a001b14:	10002ba0 	.word	0x10002ba0

1a001b18 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a001b18:	b1c0      	cbz	r0, 1a001b4c <xTimerGenericCommand+0x34>
{
1a001b1a:	b530      	push	{r4, r5, lr}
1a001b1c:	b085      	sub	sp, #20
1a001b1e:	4615      	mov	r5, r2
1a001b20:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a001b22:	4a17      	ldr	r2, [pc, #92]	; (1a001b80 <xTimerGenericCommand+0x68>)
1a001b24:	6810      	ldr	r0, [r2, #0]
1a001b26:	b340      	cbz	r0, 1a001b7a <xTimerGenericCommand+0x62>
1a001b28:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a001b2a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a001b2c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a001b2e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a001b30:	2905      	cmp	r1, #5
1a001b32:	dc1c      	bgt.n	1a001b6e <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a001b34:	f7ff fee2 	bl	1a0018fc <xTaskGetSchedulerState>
1a001b38:	2802      	cmp	r0, #2
1a001b3a:	d010      	beq.n	1a001b5e <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a001b3c:	2300      	movs	r3, #0
1a001b3e:	461a      	mov	r2, r3
1a001b40:	4669      	mov	r1, sp
1a001b42:	480f      	ldr	r0, [pc, #60]	; (1a001b80 <xTimerGenericCommand+0x68>)
1a001b44:	6800      	ldr	r0, [r0, #0]
1a001b46:	f7fe ff25 	bl	1a000994 <xQueueGenericSend>
1a001b4a:	e014      	b.n	1a001b76 <xTimerGenericCommand+0x5e>
1a001b4c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b50:	f383 8811 	msr	BASEPRI, r3
1a001b54:	f3bf 8f6f 	isb	sy
1a001b58:	f3bf 8f4f 	dsb	sy
1a001b5c:	e7fe      	b.n	1a001b5c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a001b5e:	2300      	movs	r3, #0
1a001b60:	9a08      	ldr	r2, [sp, #32]
1a001b62:	4669      	mov	r1, sp
1a001b64:	4806      	ldr	r0, [pc, #24]	; (1a001b80 <xTimerGenericCommand+0x68>)
1a001b66:	6800      	ldr	r0, [r0, #0]
1a001b68:	f7fe ff14 	bl	1a000994 <xQueueGenericSend>
1a001b6c:	e003      	b.n	1a001b76 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a001b6e:	2300      	movs	r3, #0
1a001b70:	4669      	mov	r1, sp
1a001b72:	f7fe ffd3 	bl	1a000b1c <xQueueGenericSendFromISR>
}
1a001b76:	b005      	add	sp, #20
1a001b78:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
1a001b7a:	2000      	movs	r0, #0
	return xReturn;
1a001b7c:	e7fb      	b.n	1a001b76 <xTimerGenericCommand+0x5e>
1a001b7e:	bf00      	nop
1a001b80:	10002b9c 	.word	0x10002b9c

1a001b84 <prvSwitchTimerLists>:
{
1a001b84:	b570      	push	{r4, r5, r6, lr}
1a001b86:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001b88:	4b1a      	ldr	r3, [pc, #104]	; (1a001bf4 <prvSwitchTimerLists+0x70>)
1a001b8a:	681b      	ldr	r3, [r3, #0]
1a001b8c:	681a      	ldr	r2, [r3, #0]
1a001b8e:	b352      	cbz	r2, 1a001be6 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001b90:	68db      	ldr	r3, [r3, #12]
1a001b92:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001b94:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001b96:	1d25      	adds	r5, r4, #4
1a001b98:	4628      	mov	r0, r5
1a001b9a:	f7ff f94e 	bl	1a000e3a <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001b9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001ba0:	4620      	mov	r0, r4
1a001ba2:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001ba4:	69e3      	ldr	r3, [r4, #28]
1a001ba6:	2b01      	cmp	r3, #1
1a001ba8:	d1ee      	bne.n	1a001b88 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a001baa:	69a3      	ldr	r3, [r4, #24]
1a001bac:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a001bae:	429e      	cmp	r6, r3
1a001bb0:	d207      	bcs.n	1a001bc2 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a001bb2:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001bb4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001bb6:	4629      	mov	r1, r5
1a001bb8:	4b0e      	ldr	r3, [pc, #56]	; (1a001bf4 <prvSwitchTimerLists+0x70>)
1a001bba:	6818      	ldr	r0, [r3, #0]
1a001bbc:	f7ff f923 	bl	1a000e06 <vListInsert>
1a001bc0:	e7e2      	b.n	1a001b88 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001bc2:	2100      	movs	r1, #0
1a001bc4:	9100      	str	r1, [sp, #0]
1a001bc6:	460b      	mov	r3, r1
1a001bc8:	4632      	mov	r2, r6
1a001bca:	4620      	mov	r0, r4
1a001bcc:	f7ff ffa4 	bl	1a001b18 <xTimerGenericCommand>
				configASSERT( xResult );
1a001bd0:	2800      	cmp	r0, #0
1a001bd2:	d1d9      	bne.n	1a001b88 <prvSwitchTimerLists+0x4>
1a001bd4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bd8:	f383 8811 	msr	BASEPRI, r3
1a001bdc:	f3bf 8f6f 	isb	sy
1a001be0:	f3bf 8f4f 	dsb	sy
1a001be4:	e7fe      	b.n	1a001be4 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a001be6:	4a04      	ldr	r2, [pc, #16]	; (1a001bf8 <prvSwitchTimerLists+0x74>)
1a001be8:	6810      	ldr	r0, [r2, #0]
1a001bea:	4902      	ldr	r1, [pc, #8]	; (1a001bf4 <prvSwitchTimerLists+0x70>)
1a001bec:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a001bee:	6013      	str	r3, [r2, #0]
}
1a001bf0:	b002      	add	sp, #8
1a001bf2:	bd70      	pop	{r4, r5, r6, pc}
1a001bf4:	10002a78 	.word	0x10002a78
1a001bf8:	10002a7c 	.word	0x10002a7c

1a001bfc <prvSampleTimeNow>:
{
1a001bfc:	b538      	push	{r3, r4, r5, lr}
1a001bfe:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a001c00:	f7ff fbe0 	bl	1a0013c4 <xTaskGetTickCount>
1a001c04:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a001c06:	4b07      	ldr	r3, [pc, #28]	; (1a001c24 <prvSampleTimeNow+0x28>)
1a001c08:	681b      	ldr	r3, [r3, #0]
1a001c0a:	4298      	cmp	r0, r3
1a001c0c:	d305      	bcc.n	1a001c1a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a001c0e:	2300      	movs	r3, #0
1a001c10:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a001c12:	4b04      	ldr	r3, [pc, #16]	; (1a001c24 <prvSampleTimeNow+0x28>)
1a001c14:	601c      	str	r4, [r3, #0]
}
1a001c16:	4620      	mov	r0, r4
1a001c18:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a001c1a:	f7ff ffb3 	bl	1a001b84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a001c1e:	2301      	movs	r3, #1
1a001c20:	602b      	str	r3, [r5, #0]
1a001c22:	e7f6      	b.n	1a001c12 <prvSampleTimeNow+0x16>
1a001c24:	10002b48 	.word	0x10002b48

1a001c28 <prvProcessExpiredTimer>:
{
1a001c28:	b570      	push	{r4, r5, r6, lr}
1a001c2a:	b082      	sub	sp, #8
1a001c2c:	4605      	mov	r5, r0
1a001c2e:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001c30:	4b14      	ldr	r3, [pc, #80]	; (1a001c84 <prvProcessExpiredTimer+0x5c>)
1a001c32:	681b      	ldr	r3, [r3, #0]
1a001c34:	68db      	ldr	r3, [r3, #12]
1a001c36:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001c38:	1d20      	adds	r0, r4, #4
1a001c3a:	f7ff f8fe 	bl	1a000e3a <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001c3e:	69e3      	ldr	r3, [r4, #28]
1a001c40:	2b01      	cmp	r3, #1
1a001c42:	d004      	beq.n	1a001c4e <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001c44:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001c46:	4620      	mov	r0, r4
1a001c48:	4798      	blx	r3
}
1a001c4a:	b002      	add	sp, #8
1a001c4c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a001c4e:	69a1      	ldr	r1, [r4, #24]
1a001c50:	462b      	mov	r3, r5
1a001c52:	4632      	mov	r2, r6
1a001c54:	4429      	add	r1, r5
1a001c56:	4620      	mov	r0, r4
1a001c58:	f7ff feca 	bl	1a0019f0 <prvInsertTimerInActiveList>
1a001c5c:	2800      	cmp	r0, #0
1a001c5e:	d0f1      	beq.n	1a001c44 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001c60:	2100      	movs	r1, #0
1a001c62:	9100      	str	r1, [sp, #0]
1a001c64:	460b      	mov	r3, r1
1a001c66:	462a      	mov	r2, r5
1a001c68:	4620      	mov	r0, r4
1a001c6a:	f7ff ff55 	bl	1a001b18 <xTimerGenericCommand>
			configASSERT( xResult );
1a001c6e:	2800      	cmp	r0, #0
1a001c70:	d1e8      	bne.n	1a001c44 <prvProcessExpiredTimer+0x1c>
1a001c72:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c76:	f383 8811 	msr	BASEPRI, r3
1a001c7a:	f3bf 8f6f 	isb	sy
1a001c7e:	f3bf 8f4f 	dsb	sy
1a001c82:	e7fe      	b.n	1a001c82 <prvProcessExpiredTimer+0x5a>
1a001c84:	10002a78 	.word	0x10002a78

1a001c88 <prvProcessTimerOrBlockTask>:
{
1a001c88:	b570      	push	{r4, r5, r6, lr}
1a001c8a:	b082      	sub	sp, #8
1a001c8c:	4606      	mov	r6, r0
1a001c8e:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a001c90:	f7ff fb90 	bl	1a0013b4 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001c94:	a801      	add	r0, sp, #4
1a001c96:	f7ff ffb1 	bl	1a001bfc <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a001c9a:	9b01      	ldr	r3, [sp, #4]
1a001c9c:	bb23      	cbnz	r3, 1a001ce8 <prvProcessTimerOrBlockTask+0x60>
1a001c9e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a001ca0:	b90c      	cbnz	r4, 1a001ca6 <prvProcessTimerOrBlockTask+0x1e>
1a001ca2:	42b0      	cmp	r0, r6
1a001ca4:	d219      	bcs.n	1a001cda <prvProcessTimerOrBlockTask+0x52>
				if( xListWasEmpty != pdFALSE )
1a001ca6:	b12c      	cbz	r4, 1a001cb4 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a001ca8:	4b11      	ldr	r3, [pc, #68]	; (1a001cf0 <prvProcessTimerOrBlockTask+0x68>)
1a001caa:	681b      	ldr	r3, [r3, #0]
1a001cac:	681c      	ldr	r4, [r3, #0]
1a001cae:	fab4 f484 	clz	r4, r4
1a001cb2:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a001cb4:	4622      	mov	r2, r4
1a001cb6:	1b71      	subs	r1, r6, r5
1a001cb8:	4b0e      	ldr	r3, [pc, #56]	; (1a001cf4 <prvProcessTimerOrBlockTask+0x6c>)
1a001cba:	6818      	ldr	r0, [r3, #0]
1a001cbc:	f7ff f860 	bl	1a000d80 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a001cc0:	f7ff fc16 	bl	1a0014f0 <xTaskResumeAll>
1a001cc4:	b938      	cbnz	r0, 1a001cd6 <prvProcessTimerOrBlockTask+0x4e>
					portYIELD_WITHIN_API();
1a001cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001cca:	4b0b      	ldr	r3, [pc, #44]	; (1a001cf8 <prvProcessTimerOrBlockTask+0x70>)
1a001ccc:	601a      	str	r2, [r3, #0]
1a001cce:	f3bf 8f4f 	dsb	sy
1a001cd2:	f3bf 8f6f 	isb	sy
}
1a001cd6:	b002      	add	sp, #8
1a001cd8:	bd70      	pop	{r4, r5, r6, pc}
				( void ) xTaskResumeAll();
1a001cda:	f7ff fc09 	bl	1a0014f0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a001cde:	4629      	mov	r1, r5
1a001ce0:	4630      	mov	r0, r6
1a001ce2:	f7ff ffa1 	bl	1a001c28 <prvProcessExpiredTimer>
1a001ce6:	e7f6      	b.n	1a001cd6 <prvProcessTimerOrBlockTask+0x4e>
			( void ) xTaskResumeAll();
1a001ce8:	f7ff fc02 	bl	1a0014f0 <xTaskResumeAll>
}
1a001cec:	e7f3      	b.n	1a001cd6 <prvProcessTimerOrBlockTask+0x4e>
1a001cee:	bf00      	nop
1a001cf0:	10002a7c 	.word	0x10002a7c
1a001cf4:	10002b9c 	.word	0x10002b9c
1a001cf8:	e000ed04 	.word	0xe000ed04

1a001cfc <prvProcessReceivedCommands>:
{
1a001cfc:	b530      	push	{r4, r5, lr}
1a001cfe:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001d00:	e002      	b.n	1a001d08 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a001d02:	9b04      	ldr	r3, [sp, #16]
1a001d04:	2b00      	cmp	r3, #0
1a001d06:	da0f      	bge.n	1a001d28 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001d08:	2200      	movs	r2, #0
1a001d0a:	a904      	add	r1, sp, #16
1a001d0c:	4b39      	ldr	r3, [pc, #228]	; (1a001df4 <prvProcessReceivedCommands+0xf8>)
1a001d0e:	6818      	ldr	r0, [r3, #0]
1a001d10:	f7fe ff74 	bl	1a000bfc <xQueueReceive>
1a001d14:	2800      	cmp	r0, #0
1a001d16:	d06a      	beq.n	1a001dee <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a001d18:	9b04      	ldr	r3, [sp, #16]
1a001d1a:	2b00      	cmp	r3, #0
1a001d1c:	daf1      	bge.n	1a001d02 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a001d1e:	9907      	ldr	r1, [sp, #28]
1a001d20:	9806      	ldr	r0, [sp, #24]
1a001d22:	9b05      	ldr	r3, [sp, #20]
1a001d24:	4798      	blx	r3
1a001d26:	e7ec      	b.n	1a001d02 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a001d28:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a001d2a:	6963      	ldr	r3, [r4, #20]
1a001d2c:	b113      	cbz	r3, 1a001d34 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001d2e:	1d20      	adds	r0, r4, #4
1a001d30:	f7ff f883 	bl	1a000e3a <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001d34:	a803      	add	r0, sp, #12
1a001d36:	f7ff ff61 	bl	1a001bfc <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a001d3a:	9b04      	ldr	r3, [sp, #16]
1a001d3c:	2b09      	cmp	r3, #9
1a001d3e:	d8e3      	bhi.n	1a001d08 <prvProcessReceivedCommands+0xc>
1a001d40:	a201      	add	r2, pc, #4	; (adr r2, 1a001d48 <prvProcessReceivedCommands+0x4c>)
1a001d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a001d46:	bf00      	nop
1a001d48:	1a001d71 	.word	0x1a001d71
1a001d4c:	1a001d71 	.word	0x1a001d71
1a001d50:	1a001d71 	.word	0x1a001d71
1a001d54:	1a001d09 	.word	0x1a001d09
1a001d58:	1a001db9 	.word	0x1a001db9
1a001d5c:	1a001ddf 	.word	0x1a001ddf
1a001d60:	1a001d71 	.word	0x1a001d71
1a001d64:	1a001d71 	.word	0x1a001d71
1a001d68:	1a001d09 	.word	0x1a001d09
1a001d6c:	1a001db9 	.word	0x1a001db9
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a001d70:	9905      	ldr	r1, [sp, #20]
1a001d72:	69a5      	ldr	r5, [r4, #24]
1a001d74:	460b      	mov	r3, r1
1a001d76:	4602      	mov	r2, r0
1a001d78:	4429      	add	r1, r5
1a001d7a:	4620      	mov	r0, r4
1a001d7c:	f7ff fe38 	bl	1a0019f0 <prvInsertTimerInActiveList>
1a001d80:	2800      	cmp	r0, #0
1a001d82:	d0c1      	beq.n	1a001d08 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001d84:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001d86:	4620      	mov	r0, r4
1a001d88:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001d8a:	69e3      	ldr	r3, [r4, #28]
1a001d8c:	2b01      	cmp	r3, #1
1a001d8e:	d1bb      	bne.n	1a001d08 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a001d90:	69a2      	ldr	r2, [r4, #24]
1a001d92:	2100      	movs	r1, #0
1a001d94:	9100      	str	r1, [sp, #0]
1a001d96:	460b      	mov	r3, r1
1a001d98:	9805      	ldr	r0, [sp, #20]
1a001d9a:	4402      	add	r2, r0
1a001d9c:	4620      	mov	r0, r4
1a001d9e:	f7ff febb 	bl	1a001b18 <xTimerGenericCommand>
							configASSERT( xResult );
1a001da2:	2800      	cmp	r0, #0
1a001da4:	d1b0      	bne.n	1a001d08 <prvProcessReceivedCommands+0xc>
1a001da6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001daa:	f383 8811 	msr	BASEPRI, r3
1a001dae:	f3bf 8f6f 	isb	sy
1a001db2:	f3bf 8f4f 	dsb	sy
1a001db6:	e7fe      	b.n	1a001db6 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a001db8:	9905      	ldr	r1, [sp, #20]
1a001dba:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001dbc:	b131      	cbz	r1, 1a001dcc <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a001dbe:	4603      	mov	r3, r0
1a001dc0:	4602      	mov	r2, r0
1a001dc2:	4401      	add	r1, r0
1a001dc4:	4620      	mov	r0, r4
1a001dc6:	f7ff fe13 	bl	1a0019f0 <prvInsertTimerInActiveList>
					break;
1a001dca:	e79d      	b.n	1a001d08 <prvProcessReceivedCommands+0xc>
1a001dcc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001dd0:	f383 8811 	msr	BASEPRI, r3
1a001dd4:	f3bf 8f6f 	isb	sy
1a001dd8:	f3bf 8f4f 	dsb	sy
1a001ddc:	e7fe      	b.n	1a001ddc <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a001dde:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a001de2:	2b00      	cmp	r3, #0
1a001de4:	d190      	bne.n	1a001d08 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
1a001de6:	4620      	mov	r0, r4
1a001de8:	f7fe fc5a 	bl	1a0006a0 <vPortFree>
1a001dec:	e78c      	b.n	1a001d08 <prvProcessReceivedCommands+0xc>
}
1a001dee:	b009      	add	sp, #36	; 0x24
1a001df0:	bd30      	pop	{r4, r5, pc}
1a001df2:	bf00      	nop
1a001df4:	10002b9c 	.word	0x10002b9c

1a001df8 <prvTimerTask>:
{
1a001df8:	b500      	push	{lr}
1a001dfa:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a001dfc:	a801      	add	r0, sp, #4
1a001dfe:	f7ff fde7 	bl	1a0019d0 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a001e02:	9901      	ldr	r1, [sp, #4]
1a001e04:	f7ff ff40 	bl	1a001c88 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a001e08:	f7ff ff78 	bl	1a001cfc <prvProcessReceivedCommands>
1a001e0c:	e7f6      	b.n	1a001dfc <prvTimerTask+0x4>
1a001e0e:	Address 0x000000001a001e0e is out of bounds.


1a001e10 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a001e10:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a001e12:	2300      	movs	r3, #0
1a001e14:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a001e16:	4b0d      	ldr	r3, [pc, #52]	; (1a001e4c <prvTaskExitError+0x3c>)
1a001e18:	681b      	ldr	r3, [r3, #0]
1a001e1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001e1e:	d008      	beq.n	1a001e32 <prvTaskExitError+0x22>
1a001e20:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e24:	f383 8811 	msr	BASEPRI, r3
1a001e28:	f3bf 8f6f 	isb	sy
1a001e2c:	f3bf 8f4f 	dsb	sy
1a001e30:	e7fe      	b.n	1a001e30 <prvTaskExitError+0x20>
1a001e32:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e36:	f383 8811 	msr	BASEPRI, r3
1a001e3a:	f3bf 8f6f 	isb	sy
1a001e3e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a001e42:	9b01      	ldr	r3, [sp, #4]
1a001e44:	2b00      	cmp	r3, #0
1a001e46:	d0fc      	beq.n	1a001e42 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a001e48:	b002      	add	sp, #8
1a001e4a:	4770      	bx	lr
1a001e4c:	10000000 	.word	0x10000000

1a001e50 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a001e50:	4808      	ldr	r0, [pc, #32]	; (1a001e74 <prvPortStartFirstTask+0x24>)
1a001e52:	6800      	ldr	r0, [r0, #0]
1a001e54:	6800      	ldr	r0, [r0, #0]
1a001e56:	f380 8808 	msr	MSP, r0
1a001e5a:	f04f 0000 	mov.w	r0, #0
1a001e5e:	f380 8814 	msr	CONTROL, r0
1a001e62:	b662      	cpsie	i
1a001e64:	b661      	cpsie	f
1a001e66:	f3bf 8f4f 	dsb	sy
1a001e6a:	f3bf 8f6f 	isb	sy
1a001e6e:	df00      	svc	0
1a001e70:	bf00      	nop
1a001e72:	0000      	.short	0x0000
1a001e74:	e000ed08 	.word	0xe000ed08

1a001e78 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a001e78:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a001e88 <vPortEnableVFP+0x10>
1a001e7c:	6801      	ldr	r1, [r0, #0]
1a001e7e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a001e82:	6001      	str	r1, [r0, #0]
1a001e84:	4770      	bx	lr
1a001e86:	0000      	.short	0x0000
1a001e88:	e000ed88 	.word	0xe000ed88

1a001e8c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a001e8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a001e90:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a001e94:	f021 0101 	bic.w	r1, r1, #1
1a001e98:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a001e9c:	4b05      	ldr	r3, [pc, #20]	; (1a001eb4 <pxPortInitialiseStack+0x28>)
1a001e9e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a001ea2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a001ea6:	f06f 0302 	mvn.w	r3, #2
1a001eaa:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a001eae:	3844      	subs	r0, #68	; 0x44
1a001eb0:	4770      	bx	lr
1a001eb2:	bf00      	nop
1a001eb4:	1a001e11 	.word	0x1a001e11
1a001eb8:	ffffffff 	.word	0xffffffff
1a001ebc:	ffffffff 	.word	0xffffffff

1a001ec0 <SVC_Handler>:
	__asm volatile (
1a001ec0:	4b07      	ldr	r3, [pc, #28]	; (1a001ee0 <pxCurrentTCBConst2>)
1a001ec2:	6819      	ldr	r1, [r3, #0]
1a001ec4:	6808      	ldr	r0, [r1, #0]
1a001ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001eca:	f380 8809 	msr	PSP, r0
1a001ece:	f3bf 8f6f 	isb	sy
1a001ed2:	f04f 0000 	mov.w	r0, #0
1a001ed6:	f380 8811 	msr	BASEPRI, r0
1a001eda:	4770      	bx	lr
1a001edc:	f3af 8000 	nop.w

1a001ee0 <pxCurrentTCBConst2>:
1a001ee0:	10002950 	.word	0x10002950

1a001ee4 <vPortEndScheduler>:
	configASSERT( uxCriticalNesting == 1000UL );
1a001ee4:	4b07      	ldr	r3, [pc, #28]	; (1a001f04 <vPortEndScheduler+0x20>)
1a001ee6:	681b      	ldr	r3, [r3, #0]
1a001ee8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
1a001eec:	d008      	beq.n	1a001f00 <vPortEndScheduler+0x1c>
1a001eee:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ef2:	f383 8811 	msr	BASEPRI, r3
1a001ef6:	f3bf 8f6f 	isb	sy
1a001efa:	f3bf 8f4f 	dsb	sy
1a001efe:	e7fe      	b.n	1a001efe <vPortEndScheduler+0x1a>
1a001f00:	4770      	bx	lr
1a001f02:	bf00      	nop
1a001f04:	10000000 	.word	0x10000000

1a001f08 <vPortEnterCritical>:
1a001f08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f0c:	f383 8811 	msr	BASEPRI, r3
1a001f10:	f3bf 8f6f 	isb	sy
1a001f14:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a001f18:	4a0a      	ldr	r2, [pc, #40]	; (1a001f44 <vPortEnterCritical+0x3c>)
1a001f1a:	6813      	ldr	r3, [r2, #0]
1a001f1c:	3301      	adds	r3, #1
1a001f1e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a001f20:	2b01      	cmp	r3, #1
1a001f22:	d10d      	bne.n	1a001f40 <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a001f24:	4b08      	ldr	r3, [pc, #32]	; (1a001f48 <vPortEnterCritical+0x40>)
1a001f26:	681b      	ldr	r3, [r3, #0]
1a001f28:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001f2c:	d008      	beq.n	1a001f40 <vPortEnterCritical+0x38>
1a001f2e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f32:	f383 8811 	msr	BASEPRI, r3
1a001f36:	f3bf 8f6f 	isb	sy
1a001f3a:	f3bf 8f4f 	dsb	sy
1a001f3e:	e7fe      	b.n	1a001f3e <vPortEnterCritical+0x36>
1a001f40:	4770      	bx	lr
1a001f42:	bf00      	nop
1a001f44:	10000000 	.word	0x10000000
1a001f48:	e000ed04 	.word	0xe000ed04

1a001f4c <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a001f4c:	4b09      	ldr	r3, [pc, #36]	; (1a001f74 <vPortExitCritical+0x28>)
1a001f4e:	681b      	ldr	r3, [r3, #0]
1a001f50:	b943      	cbnz	r3, 1a001f64 <vPortExitCritical+0x18>
1a001f52:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f56:	f383 8811 	msr	BASEPRI, r3
1a001f5a:	f3bf 8f6f 	isb	sy
1a001f5e:	f3bf 8f4f 	dsb	sy
1a001f62:	e7fe      	b.n	1a001f62 <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a001f64:	3b01      	subs	r3, #1
1a001f66:	4a03      	ldr	r2, [pc, #12]	; (1a001f74 <vPortExitCritical+0x28>)
1a001f68:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a001f6a:	b90b      	cbnz	r3, 1a001f70 <vPortExitCritical+0x24>
	__asm volatile
1a001f6c:	f383 8811 	msr	BASEPRI, r3
1a001f70:	4770      	bx	lr
1a001f72:	bf00      	nop
1a001f74:	10000000 	.word	0x10000000
1a001f78:	ffffffff 	.word	0xffffffff
1a001f7c:	ffffffff 	.word	0xffffffff

1a001f80 <PendSV_Handler>:
	__asm volatile
1a001f80:	f3ef 8009 	mrs	r0, PSP
1a001f84:	f3bf 8f6f 	isb	sy
1a001f88:	4b15      	ldr	r3, [pc, #84]	; (1a001fe0 <pxCurrentTCBConst>)
1a001f8a:	681a      	ldr	r2, [r3, #0]
1a001f8c:	f01e 0f10 	tst.w	lr, #16
1a001f90:	bf08      	it	eq
1a001f92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a001f96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001f9a:	6010      	str	r0, [r2, #0]
1a001f9c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a001fa0:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a001fa4:	f380 8811 	msr	BASEPRI, r0
1a001fa8:	f3bf 8f4f 	dsb	sy
1a001fac:	f3bf 8f6f 	isb	sy
1a001fb0:	f7ff fb72 	bl	1a001698 <vTaskSwitchContext>
1a001fb4:	f04f 0000 	mov.w	r0, #0
1a001fb8:	f380 8811 	msr	BASEPRI, r0
1a001fbc:	bc09      	pop	{r0, r3}
1a001fbe:	6819      	ldr	r1, [r3, #0]
1a001fc0:	6808      	ldr	r0, [r1, #0]
1a001fc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001fc6:	f01e 0f10 	tst.w	lr, #16
1a001fca:	bf08      	it	eq
1a001fcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a001fd0:	f380 8809 	msr	PSP, r0
1a001fd4:	f3bf 8f6f 	isb	sy
1a001fd8:	4770      	bx	lr
1a001fda:	bf00      	nop
1a001fdc:	f3af 8000 	nop.w

1a001fe0 <pxCurrentTCBConst>:
1a001fe0:	10002950 	.word	0x10002950

1a001fe4 <SysTick_Handler>:
{
1a001fe4:	b508      	push	{r3, lr}
	__asm volatile
1a001fe6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001fea:	f383 8811 	msr	BASEPRI, r3
1a001fee:	f3bf 8f6f 	isb	sy
1a001ff2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a001ff6:	f7ff f9eb 	bl	1a0013d0 <xTaskIncrementTick>
1a001ffa:	b118      	cbz	r0, 1a002004 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a001ffc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002000:	4b02      	ldr	r3, [pc, #8]	; (1a00200c <SysTick_Handler+0x28>)
1a002002:	601a      	str	r2, [r3, #0]
	__asm volatile
1a002004:	2300      	movs	r3, #0
1a002006:	f383 8811 	msr	BASEPRI, r3
1a00200a:	bd08      	pop	{r3, pc}
1a00200c:	e000ed04 	.word	0xe000ed04

1a002010 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002010:	4a08      	ldr	r2, [pc, #32]	; (1a002034 <vPortSetupTimerInterrupt+0x24>)
1a002012:	2300      	movs	r3, #0
1a002014:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002016:	4908      	ldr	r1, [pc, #32]	; (1a002038 <vPortSetupTimerInterrupt+0x28>)
1a002018:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00201a:	4b08      	ldr	r3, [pc, #32]	; (1a00203c <vPortSetupTimerInterrupt+0x2c>)
1a00201c:	681b      	ldr	r3, [r3, #0]
1a00201e:	4908      	ldr	r1, [pc, #32]	; (1a002040 <vPortSetupTimerInterrupt+0x30>)
1a002020:	fba1 1303 	umull	r1, r3, r1, r3
1a002024:	095b      	lsrs	r3, r3, #5
1a002026:	3b01      	subs	r3, #1
1a002028:	4906      	ldr	r1, [pc, #24]	; (1a002044 <vPortSetupTimerInterrupt+0x34>)
1a00202a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00202c:	2307      	movs	r3, #7
1a00202e:	6013      	str	r3, [r2, #0]
1a002030:	4770      	bx	lr
1a002032:	bf00      	nop
1a002034:	e000e010 	.word	0xe000e010
1a002038:	e000e018 	.word	0xe000e018
1a00203c:	10002c08 	.word	0x10002c08
1a002040:	51eb851f 	.word	0x51eb851f
1a002044:	e000e014 	.word	0xe000e014

1a002048 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002048:	4b3a      	ldr	r3, [pc, #232]	; (1a002134 <xPortStartScheduler+0xec>)
1a00204a:	681a      	ldr	r2, [r3, #0]
1a00204c:	4b3a      	ldr	r3, [pc, #232]	; (1a002138 <xPortStartScheduler+0xf0>)
1a00204e:	429a      	cmp	r2, r3
1a002050:	d108      	bne.n	1a002064 <xPortStartScheduler+0x1c>
	__asm volatile
1a002052:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002056:	f383 8811 	msr	BASEPRI, r3
1a00205a:	f3bf 8f6f 	isb	sy
1a00205e:	f3bf 8f4f 	dsb	sy
1a002062:	e7fe      	b.n	1a002062 <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002064:	4b33      	ldr	r3, [pc, #204]	; (1a002134 <xPortStartScheduler+0xec>)
1a002066:	681a      	ldr	r2, [r3, #0]
1a002068:	4b34      	ldr	r3, [pc, #208]	; (1a00213c <xPortStartScheduler+0xf4>)
1a00206a:	429a      	cmp	r2, r3
1a00206c:	d108      	bne.n	1a002080 <xPortStartScheduler+0x38>
1a00206e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002072:	f383 8811 	msr	BASEPRI, r3
1a002076:	f3bf 8f6f 	isb	sy
1a00207a:	f3bf 8f4f 	dsb	sy
1a00207e:	e7fe      	b.n	1a00207e <xPortStartScheduler+0x36>
{
1a002080:	b510      	push	{r4, lr}
1a002082:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002084:	4b2e      	ldr	r3, [pc, #184]	; (1a002140 <xPortStartScheduler+0xf8>)
1a002086:	781a      	ldrb	r2, [r3, #0]
1a002088:	b2d2      	uxtb	r2, r2
1a00208a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a00208c:	22ff      	movs	r2, #255	; 0xff
1a00208e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a002090:	781b      	ldrb	r3, [r3, #0]
1a002092:	b2db      	uxtb	r3, r3
1a002094:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002098:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00209c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a0020a0:	4a28      	ldr	r2, [pc, #160]	; (1a002144 <xPortStartScheduler+0xfc>)
1a0020a2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a0020a4:	2207      	movs	r2, #7
1a0020a6:	4b28      	ldr	r3, [pc, #160]	; (1a002148 <xPortStartScheduler+0x100>)
1a0020a8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0020aa:	e009      	b.n	1a0020c0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
1a0020ac:	4a26      	ldr	r2, [pc, #152]	; (1a002148 <xPortStartScheduler+0x100>)
1a0020ae:	6813      	ldr	r3, [r2, #0]
1a0020b0:	3b01      	subs	r3, #1
1a0020b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a0020b4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0020b8:	005b      	lsls	r3, r3, #1
1a0020ba:	b2db      	uxtb	r3, r3
1a0020bc:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0020c0:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0020c4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0020c8:	d1f0      	bne.n	1a0020ac <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0020ca:	4b1f      	ldr	r3, [pc, #124]	; (1a002148 <xPortStartScheduler+0x100>)
1a0020cc:	681b      	ldr	r3, [r3, #0]
1a0020ce:	2b04      	cmp	r3, #4
1a0020d0:	d008      	beq.n	1a0020e4 <xPortStartScheduler+0x9c>
1a0020d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020d6:	f383 8811 	msr	BASEPRI, r3
1a0020da:	f3bf 8f6f 	isb	sy
1a0020de:	f3bf 8f4f 	dsb	sy
1a0020e2:	e7fe      	b.n	1a0020e2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a0020e4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a0020e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0020ea:	4a17      	ldr	r2, [pc, #92]	; (1a002148 <xPortStartScheduler+0x100>)
1a0020ec:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a0020ee:	9b01      	ldr	r3, [sp, #4]
1a0020f0:	b2db      	uxtb	r3, r3
1a0020f2:	4a13      	ldr	r2, [pc, #76]	; (1a002140 <xPortStartScheduler+0xf8>)
1a0020f4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a0020f6:	4b15      	ldr	r3, [pc, #84]	; (1a00214c <xPortStartScheduler+0x104>)
1a0020f8:	681a      	ldr	r2, [r3, #0]
1a0020fa:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a0020fe:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002100:	681a      	ldr	r2, [r3, #0]
1a002102:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002106:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a002108:	f7ff ff82 	bl	1a002010 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a00210c:	2400      	movs	r4, #0
1a00210e:	4b10      	ldr	r3, [pc, #64]	; (1a002150 <xPortStartScheduler+0x108>)
1a002110:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002112:	f7ff feb1 	bl	1a001e78 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002116:	4a0f      	ldr	r2, [pc, #60]	; (1a002154 <xPortStartScheduler+0x10c>)
1a002118:	6813      	ldr	r3, [r2, #0]
1a00211a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00211e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002120:	f7ff fe96 	bl	1a001e50 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002124:	f7ff fab8 	bl	1a001698 <vTaskSwitchContext>
	prvTaskExitError();
1a002128:	f7ff fe72 	bl	1a001e10 <prvTaskExitError>
}
1a00212c:	4620      	mov	r0, r4
1a00212e:	b002      	add	sp, #8
1a002130:	bd10      	pop	{r4, pc}
1a002132:	bf00      	nop
1a002134:	e000ed00 	.word	0xe000ed00
1a002138:	410fc271 	.word	0x410fc271
1a00213c:	410fc270 	.word	0x410fc270
1a002140:	e000e400 	.word	0xe000e400
1a002144:	10002ba4 	.word	0x10002ba4
1a002148:	10002ba8 	.word	0x10002ba8
1a00214c:	e000ed20 	.word	0xe000ed20
1a002150:	10000000 	.word	0x10000000
1a002154:	e000ef34 	.word	0xe000ef34

1a002158 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002158:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00215c:	2b0f      	cmp	r3, #15
1a00215e:	d90f      	bls.n	1a002180 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002160:	4a10      	ldr	r2, [pc, #64]	; (1a0021a4 <vPortValidateInterruptPriority+0x4c>)
1a002162:	5c9b      	ldrb	r3, [r3, r2]
1a002164:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002166:	4a10      	ldr	r2, [pc, #64]	; (1a0021a8 <vPortValidateInterruptPriority+0x50>)
1a002168:	7812      	ldrb	r2, [r2, #0]
1a00216a:	4293      	cmp	r3, r2
1a00216c:	d208      	bcs.n	1a002180 <vPortValidateInterruptPriority+0x28>
1a00216e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002172:	f383 8811 	msr	BASEPRI, r3
1a002176:	f3bf 8f6f 	isb	sy
1a00217a:	f3bf 8f4f 	dsb	sy
1a00217e:	e7fe      	b.n	1a00217e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002180:	4b0a      	ldr	r3, [pc, #40]	; (1a0021ac <vPortValidateInterruptPriority+0x54>)
1a002182:	681b      	ldr	r3, [r3, #0]
1a002184:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002188:	4a09      	ldr	r2, [pc, #36]	; (1a0021b0 <vPortValidateInterruptPriority+0x58>)
1a00218a:	6812      	ldr	r2, [r2, #0]
1a00218c:	4293      	cmp	r3, r2
1a00218e:	d908      	bls.n	1a0021a2 <vPortValidateInterruptPriority+0x4a>
1a002190:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002194:	f383 8811 	msr	BASEPRI, r3
1a002198:	f3bf 8f6f 	isb	sy
1a00219c:	f3bf 8f4f 	dsb	sy
1a0021a0:	e7fe      	b.n	1a0021a0 <vPortValidateInterruptPriority+0x48>
1a0021a2:	4770      	bx	lr
1a0021a4:	e000e3f0 	.word	0xe000e3f0
1a0021a8:	10002ba4 	.word	0x10002ba4
1a0021ac:	e000ed0c 	.word	0xe000ed0c
1a0021b0:	10002ba8 	.word	0x10002ba8

1a0021b4 <_kbhit>:
#endif

static int keyIdx;

int _kbhit()
{
1a0021b4:	b510      	push	{r4, lr}
   for ( int i=0; i<CONIO_KEYS; i++ )
1a0021b6:	2400      	movs	r4, #0
1a0021b8:	2c03      	cmp	r4, #3
1a0021ba:	dc0a      	bgt.n	1a0021d2 <_kbhit+0x1e>
      if ( gpioRead(keys[i]) == 0 ) {
1a0021bc:	4b06      	ldr	r3, [pc, #24]	; (1a0021d8 <_kbhit+0x24>)
1a0021be:	5718      	ldrsb	r0, [r3, r4]
1a0021c0:	f000 ff2c 	bl	1a00301c <gpioRead>
1a0021c4:	b108      	cbz	r0, 1a0021ca <_kbhit+0x16>
   for ( int i=0; i<CONIO_KEYS; i++ )
1a0021c6:	3401      	adds	r4, #1
1a0021c8:	e7f6      	b.n	1a0021b8 <_kbhit+0x4>
         keyIdx = i;
1a0021ca:	4b04      	ldr	r3, [pc, #16]	; (1a0021dc <_kbhit+0x28>)
1a0021cc:	601c      	str	r4, [r3, #0]
         return 1;
1a0021ce:	2001      	movs	r0, #1
1a0021d0:	bd10      	pop	{r4, pc}
      }
   return 0;
1a0021d2:	2000      	movs	r0, #0
}
1a0021d4:	bd10      	pop	{r4, pc}
1a0021d6:	bf00      	nop
1a0021d8:	1a004c9c 	.word	0x1a004c9c
1a0021dc:	10002bac 	.word	0x10002bac

1a0021e0 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a0021e0:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0021e2:	2201      	movs	r2, #1
1a0021e4:	4b04      	ldr	r3, [pc, #16]	; (1a0021f8 <DAC_IRQHandler+0x18>)
1a0021e6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a0021ea:	4b04      	ldr	r3, [pc, #16]	; (1a0021fc <DAC_IRQHandler+0x1c>)
1a0021ec:	681b      	ldr	r3, [r3, #0]
1a0021ee:	b113      	cbz	r3, 1a0021f6 <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a0021f0:	4b02      	ldr	r3, [pc, #8]	; (1a0021fc <DAC_IRQHandler+0x1c>)
1a0021f2:	681b      	ldr	r3, [r3, #0]
1a0021f4:	4798      	blx	r3
1a0021f6:	bd08      	pop	{r3, pc}
1a0021f8:	e000e100 	.word	0xe000e100
1a0021fc:	10002bb0 	.word	0x10002bb0

1a002200 <vPrintString>:
BaseType_t xKeyPressesStopApplication = pdTRUE;

/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
1a002200:	b510      	push	{r4, lr}
1a002202:	4604      	mov	r4, r0
   BaseType_t xKeyHit = pdFALSE;

   // Print the string, using a critical section as a crude method of mutual
   // exclusion.
   taskENTER_CRITICAL();
1a002204:	f7ff fe80 	bl	1a001f08 <vPortEnterCritical>
   {
      printf( "%s", pcString );
1a002208:	4621      	mov	r1, r4
1a00220a:	480c      	ldr	r0, [pc, #48]	; (1a00223c <vPrintString+0x3c>)
1a00220c:	f002 f842 	bl	1a004294 <iprintf>
      fflush( stdout );
1a002210:	4b0b      	ldr	r3, [pc, #44]	; (1a002240 <vPrintString+0x40>)
1a002212:	681b      	ldr	r3, [r3, #0]
1a002214:	6898      	ldr	r0, [r3, #8]
1a002216:	f001 f991 	bl	1a00353c <fflush>

      // Allow any key to stop the application.
      if( xKeyPressesStopApplication == pdTRUE ) {
1a00221a:	4b0a      	ldr	r3, [pc, #40]	; (1a002244 <vPrintString+0x44>)
1a00221c:	681b      	ldr	r3, [r3, #0]
1a00221e:	2b01      	cmp	r3, #1
1a002220:	d004      	beq.n	1a00222c <vPrintString+0x2c>
   BaseType_t xKeyHit = pdFALSE;
1a002222:	2400      	movs	r4, #0
         xKeyHit = _kbhit();
      }
   }
   taskEXIT_CRITICAL();
1a002224:	f7ff fe92 	bl	1a001f4c <vPortExitCritical>

   // Allow any key to stop the application running. A real application that
   // actually used the key value should protect access to the keyboard too.
   if( xKeyHit != pdFALSE ) {
1a002228:	b924      	cbnz	r4, 1a002234 <vPrintString+0x34>
1a00222a:	bd10      	pop	{r4, pc}
         xKeyHit = _kbhit();
1a00222c:	f7ff ffc2 	bl	1a0021b4 <_kbhit>
1a002230:	4604      	mov	r4, r0
1a002232:	e7f7      	b.n	1a002224 <vPrintString+0x24>
      vTaskEndScheduler();
1a002234:	f7ff f8ac 	bl	1a001390 <vTaskEndScheduler>
   }
}
1a002238:	e7f7      	b.n	1a00222a <vPrintString+0x2a>
1a00223a:	bf00      	nop
1a00223c:	1a004ca0 	.word	0x1a004ca0
1a002240:	10000040 	.word	0x10000040
1a002244:	10000004 	.word	0x10000004

1a002248 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002248:	2200      	movs	r2, #0
1a00224a:	2a05      	cmp	r2, #5
1a00224c:	d819      	bhi.n	1a002282 <Board_LED_Init+0x3a>
{
1a00224e:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a002250:	490c      	ldr	r1, [pc, #48]	; (1a002284 <Board_LED_Init+0x3c>)
1a002252:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002256:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00225a:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a00225c:	4b0a      	ldr	r3, [pc, #40]	; (1a002288 <Board_LED_Init+0x40>)
1a00225e:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a002262:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002266:	2001      	movs	r0, #1
1a002268:	40a0      	lsls	r0, r4
1a00226a:	4301      	orrs	r1, r0
1a00226c:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a002270:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002274:	2100      	movs	r1, #0
1a002276:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002278:	3201      	adds	r2, #1
1a00227a:	2a05      	cmp	r2, #5
1a00227c:	d9e8      	bls.n	1a002250 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00227e:	bc70      	pop	{r4, r5, r6}
1a002280:	4770      	bx	lr
1a002282:	4770      	bx	lr
1a002284:	1a004cb0 	.word	0x1a004cb0
1a002288:	400f4000 	.word	0x400f4000

1a00228c <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00228c:	2300      	movs	r3, #0
1a00228e:	2b03      	cmp	r3, #3
1a002290:	d816      	bhi.n	1a0022c0 <Board_TEC_Init+0x34>
{
1a002292:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002294:	490b      	ldr	r1, [pc, #44]	; (1a0022c4 <Board_TEC_Init+0x38>)
1a002296:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00229a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00229e:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0022a0:	4c09      	ldr	r4, [pc, #36]	; (1a0022c8 <Board_TEC_Init+0x3c>)
1a0022a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0022a6:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0022aa:	2001      	movs	r0, #1
1a0022ac:	40a8      	lsls	r0, r5
1a0022ae:	ea21 0100 	bic.w	r1, r1, r0
1a0022b2:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0022b6:	3301      	adds	r3, #1
1a0022b8:	2b03      	cmp	r3, #3
1a0022ba:	d9eb      	bls.n	1a002294 <Board_TEC_Init+0x8>
   }
}
1a0022bc:	bc30      	pop	{r4, r5}
1a0022be:	4770      	bx	lr
1a0022c0:	4770      	bx	lr
1a0022c2:	bf00      	nop
1a0022c4:	1a004ca8 	.word	0x1a004ca8
1a0022c8:	400f4000 	.word	0x400f4000

1a0022cc <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0022cc:	2300      	movs	r3, #0
1a0022ce:	2b08      	cmp	r3, #8
1a0022d0:	d816      	bhi.n	1a002300 <Board_GPIO_Init+0x34>
{
1a0022d2:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0022d4:	490b      	ldr	r1, [pc, #44]	; (1a002304 <Board_GPIO_Init+0x38>)
1a0022d6:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0022da:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0022de:	784d      	ldrb	r5, [r1, #1]
1a0022e0:	4c09      	ldr	r4, [pc, #36]	; (1a002308 <Board_GPIO_Init+0x3c>)
1a0022e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0022e6:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0022ea:	2001      	movs	r0, #1
1a0022ec:	40a8      	lsls	r0, r5
1a0022ee:	ea21 0100 	bic.w	r1, r1, r0
1a0022f2:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0022f6:	3301      	adds	r3, #1
1a0022f8:	2b08      	cmp	r3, #8
1a0022fa:	d9eb      	bls.n	1a0022d4 <Board_GPIO_Init+0x8>
   }
}
1a0022fc:	bc30      	pop	{r4, r5}
1a0022fe:	4770      	bx	lr
1a002300:	4770      	bx	lr
1a002302:	bf00      	nop
1a002304:	1a004cbc 	.word	0x1a004cbc
1a002308:	400f4000 	.word	0x400f4000

1a00230c <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a00230c:	b510      	push	{r4, lr}
1a00230e:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a002310:	4c08      	ldr	r4, [pc, #32]	; (1a002334 <Board_ADC_Init+0x28>)
1a002312:	4669      	mov	r1, sp
1a002314:	4620      	mov	r0, r4
1a002316:	f000 f9f3 	bl	1a002700 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00231a:	4a07      	ldr	r2, [pc, #28]	; (1a002338 <Board_ADC_Init+0x2c>)
1a00231c:	4669      	mov	r1, sp
1a00231e:	4620      	mov	r0, r4
1a002320:	f000 fa0e 	bl	1a002740 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002324:	2200      	movs	r2, #0
1a002326:	4669      	mov	r1, sp
1a002328:	4620      	mov	r0, r4
1a00232a:	f000 fa22 	bl	1a002772 <Chip_ADC_SetResolution>
}
1a00232e:	b002      	add	sp, #8
1a002330:	bd10      	pop	{r4, pc}
1a002332:	bf00      	nop
1a002334:	400e3000 	.word	0x400e3000
1a002338:	00061a80 	.word	0x00061a80

1a00233c <Board_SPI_Init>:
{
1a00233c:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00233e:	4c0b      	ldr	r4, [pc, #44]	; (1a00236c <Board_SPI_Init+0x30>)
1a002340:	4620      	mov	r0, r4
1a002342:	f000 fe15 	bl	1a002f70 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002346:	6863      	ldr	r3, [r4, #4]
1a002348:	f023 0304 	bic.w	r3, r3, #4
1a00234c:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00234e:	6823      	ldr	r3, [r4, #0]
1a002350:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002354:	f043 0307 	orr.w	r3, r3, #7
1a002358:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a00235a:	4905      	ldr	r1, [pc, #20]	; (1a002370 <Board_SPI_Init+0x34>)
1a00235c:	4620      	mov	r0, r4
1a00235e:	f000 fde8 	bl	1a002f32 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a002362:	6863      	ldr	r3, [r4, #4]
1a002364:	f043 0302 	orr.w	r3, r3, #2
1a002368:	6063      	str	r3, [r4, #4]
1a00236a:	bd10      	pop	{r4, pc}
1a00236c:	400c5000 	.word	0x400c5000
1a002370:	000186a0 	.word	0x000186a0

1a002374 <Board_I2C_Init>:
{
1a002374:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a002376:	2000      	movs	r0, #0
1a002378:	f000 fd8e 	bl	1a002e98 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a00237c:	f640 0208 	movw	r2, #2056	; 0x808
1a002380:	4b03      	ldr	r3, [pc, #12]	; (1a002390 <Board_I2C_Init+0x1c>)
1a002382:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002386:	4903      	ldr	r1, [pc, #12]	; (1a002394 <Board_I2C_Init+0x20>)
1a002388:	2000      	movs	r0, #0
1a00238a:	f000 fd97 	bl	1a002ebc <Chip_I2C_SetClockRate>
1a00238e:	bd08      	pop	{r3, pc}
1a002390:	40086000 	.word	0x40086000
1a002394:	000f4240 	.word	0x000f4240

1a002398 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002398:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a00239a:	4c07      	ldr	r4, [pc, #28]	; (1a0023b8 <Board_Debug_Init+0x20>)
1a00239c:	4620      	mov	r0, r4
1a00239e:	f000 f8ed 	bl	1a00257c <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0023a2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0023a6:	4620      	mov	r0, r4
1a0023a8:	f000 f912 	bl	1a0025d0 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0023ac:	2303      	movs	r3, #3
1a0023ae:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0023b0:	2301      	movs	r3, #1
1a0023b2:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0023b4:	bd10      	pop	{r4, pc}
1a0023b6:	bf00      	nop
1a0023b8:	400c1000 	.word	0x400c1000

1a0023bc <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0023bc:	4b03      	ldr	r3, [pc, #12]	; (1a0023cc <Board_UARTPutChar+0x10>)
1a0023be:	695b      	ldr	r3, [r3, #20]
}


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a0023c0:	f013 0f20 	tst.w	r3, #32
1a0023c4:	d0fa      	beq.n	1a0023bc <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a0023c6:	4b01      	ldr	r3, [pc, #4]	; (1a0023cc <Board_UARTPutChar+0x10>)
1a0023c8:	6018      	str	r0, [r3, #0]
1a0023ca:	4770      	bx	lr
1a0023cc:	400c1000 	.word	0x400c1000

1a0023d0 <Board_UARTGetChar>:
	return pUART->LSR;
1a0023d0:	4b05      	ldr	r3, [pc, #20]	; (1a0023e8 <Board_UARTGetChar+0x18>)
1a0023d2:	695b      	ldr	r3, [r3, #20]
}


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a0023d4:	f013 0f01 	tst.w	r3, #1
1a0023d8:	d003      	beq.n	1a0023e2 <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0023da:	4b03      	ldr	r3, [pc, #12]	; (1a0023e8 <Board_UARTGetChar+0x18>)
1a0023dc:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a0023de:	b2c0      	uxtb	r0, r0
1a0023e0:	4770      	bx	lr
   }
   return EOF;
1a0023e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0023e6:	4770      	bx	lr
1a0023e8:	400c1000 	.word	0x400c1000

1a0023ec <Board_LED_Set>:
}


void Board_LED_Set(uint8_t LEDNumber, bool On)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a0023ec:	2805      	cmp	r0, #5
1a0023ee:	d80b      	bhi.n	1a002408 <Board_LED_Set+0x1c>
      return;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, On);
1a0023f0:	4a06      	ldr	r2, [pc, #24]	; (1a00240c <Board_LED_Set+0x20>)
1a0023f2:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a0023f6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a0023fa:	7842      	ldrb	r2, [r0, #1]
	pGPIO->B[port][pin] = setting;
1a0023fc:	015b      	lsls	r3, r3, #5
1a0023fe:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a002402:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a002406:	5499      	strb	r1, [r3, r2]
1a002408:	4770      	bx	lr
1a00240a:	bf00      	nop
1a00240c:	1a004cb0 	.word	0x1a004cb0

1a002410 <Board_LED_Test>:
}


bool Board_LED_Test(uint8_t LEDNumber)
{
   if (LEDNumber >= GPIO_LEDS_SIZE) {
1a002410:	2805      	cmp	r0, #5
1a002412:	d80f      	bhi.n	1a002434 <Board_LED_Test+0x24>
      return false;
   }

   const struct gpio_t *io = &GpioLeds[LEDNumber];
   return Chip_GPIO_GetPinState(LPC_GPIO_PORT, io->port, io->pin);
1a002414:	4a08      	ldr	r2, [pc, #32]	; (1a002438 <Board_LED_Test+0x28>)
1a002416:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
1a00241a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
1a00241e:	7842      	ldrb	r2, [r0, #1]
	return (bool) pGPIO->B[port][pin];
1a002420:	015b      	lsls	r3, r3, #5
1a002422:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a002426:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00242a:	5c98      	ldrb	r0, [r3, r2]
1a00242c:	3000      	adds	r0, #0
1a00242e:	bf18      	it	ne
1a002430:	2001      	movne	r0, #1
1a002432:	4770      	bx	lr
      return false;
1a002434:	2000      	movs	r0, #0
}
1a002436:	4770      	bx	lr
1a002438:	1a004cb0 	.word	0x1a004cb0

1a00243c <Board_LED_Toggle>:


void Board_LED_Toggle(uint8_t LEDNumber)
{
1a00243c:	b510      	push	{r4, lr}
1a00243e:	4604      	mov	r4, r0
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
1a002440:	f7ff ffe6 	bl	1a002410 <Board_LED_Test>
1a002444:	f080 0101 	eor.w	r1, r0, #1
1a002448:	b2c9      	uxtb	r1, r1
1a00244a:	4620      	mov	r0, r4
1a00244c:	f7ff ffce 	bl	1a0023ec <Board_LED_Set>
1a002450:	bd10      	pop	{r4, pc}
1a002452:	Address 0x000000001a002452 is out of bounds.


1a002454 <Board_Init>:
}


void Board_Init(void)
{
1a002454:	b508      	push	{r3, lr}
   DEBUGINIT();
1a002456:	f7ff ff9f 	bl	1a002398 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00245a:	4809      	ldr	r0, [pc, #36]	; (1a002480 <Board_Init+0x2c>)
1a00245c:	f000 fd0a 	bl	1a002e74 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002460:	f7ff ff34 	bl	1a0022cc <Board_GPIO_Init>
   Board_ADC_Init();
1a002464:	f7ff ff52 	bl	1a00230c <Board_ADC_Init>
   Board_SPI_Init();
1a002468:	f7ff ff68 	bl	1a00233c <Board_SPI_Init>
   Board_I2C_Init();
1a00246c:	f7ff ff82 	bl	1a002374 <Board_I2C_Init>

   Board_LED_Init();
1a002470:	f7ff feea 	bl	1a002248 <Board_LED_Init>
   Board_TEC_Init();
1a002474:	f7ff ff0a 	bl	1a00228c <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a002478:	f000 f982 	bl	1a002780 <SystemCoreClockUpdate>
1a00247c:	bd08      	pop	{r3, pc}
1a00247e:	bf00      	nop
1a002480:	400f4000 	.word	0x400f4000

1a002484 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002484:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a002486:	b2c0      	uxtb	r0, r0
1a002488:	f7ff ff98 	bl	1a0023bc <Board_UARTPutChar>
1a00248c:	bd08      	pop	{r3, pc}

1a00248e <__stdio_getchar>:
}

int __stdio_getchar()
{
1a00248e:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002490:	f7ff ff9e 	bl	1a0023d0 <Board_UARTGetChar>
}
1a002494:	bd08      	pop	{r3, pc}

1a002496 <__stdio_init>:

void __stdio_init()
{
1a002496:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a002498:	f7ff ff7e 	bl	1a002398 <Board_Debug_Init>
1a00249c:	bd08      	pop	{r3, pc}
1a00249e:	Address 0x000000001a00249e is out of bounds.


1a0024a0 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0024a0:	2300      	movs	r3, #0
1a0024a2:	2b1c      	cmp	r3, #28
1a0024a4:	d812      	bhi.n	1a0024cc <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0024a6:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0024a8:	4a09      	ldr	r2, [pc, #36]	; (1a0024d0 <Board_SetupMuxing+0x30>)
1a0024aa:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0024ae:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0024b2:	784a      	ldrb	r2, [r1, #1]
1a0024b4:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0024b6:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0024ba:	4906      	ldr	r1, [pc, #24]	; (1a0024d4 <Board_SetupMuxing+0x34>)
1a0024bc:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0024c0:	3301      	adds	r3, #1
1a0024c2:	2b1c      	cmp	r3, #28
1a0024c4:	d9f0      	bls.n	1a0024a8 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0024c6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0024ca:	4770      	bx	lr
1a0024cc:	4770      	bx	lr
1a0024ce:	bf00      	nop
1a0024d0:	1a004cd8 	.word	0x1a004cd8
1a0024d4:	40086000 	.word	0x40086000

1a0024d8 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0024d8:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0024da:	4a17      	ldr	r2, [pc, #92]	; (1a002538 <Board_SetupClocking+0x60>)
1a0024dc:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0024e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0024e4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0024e8:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0024ec:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0024f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0024f4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0024f8:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a0024fc:	2201      	movs	r2, #1
1a0024fe:	490f      	ldr	r1, [pc, #60]	; (1a00253c <Board_SetupClocking+0x64>)
1a002500:	2006      	movs	r0, #6
1a002502:	f000 fc0d 	bl	1a002d20 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002506:	2400      	movs	r4, #0
1a002508:	b14c      	cbz	r4, 1a00251e <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00250a:	4b0b      	ldr	r3, [pc, #44]	; (1a002538 <Board_SetupClocking+0x60>)
1a00250c:	685a      	ldr	r2, [r3, #4]
1a00250e:	f022 020c 	bic.w	r2, r2, #12
1a002512:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002514:	685a      	ldr	r2, [r3, #4]
1a002516:	f042 0203 	orr.w	r2, r2, #3
1a00251a:	605a      	str	r2, [r3, #4]
1a00251c:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00251e:	4808      	ldr	r0, [pc, #32]	; (1a002540 <Board_SetupClocking+0x68>)
1a002520:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002524:	2301      	movs	r3, #1
1a002526:	788a      	ldrb	r2, [r1, #2]
1a002528:	7849      	ldrb	r1, [r1, #1]
1a00252a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00252e:	f000 fb53 	bl	1a002bd8 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002532:	3401      	adds	r4, #1
1a002534:	e7e8      	b.n	1a002508 <Board_SetupClocking+0x30>
1a002536:	bf00      	nop
1a002538:	40043000 	.word	0x40043000
1a00253c:	0c28cb00 	.word	0x0c28cb00
1a002540:	1a004cd4 	.word	0x1a004cd4

1a002544 <Board_SystemInit>:
}


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002544:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a002546:	f7ff ffab 	bl	1a0024a0 <Board_SetupMuxing>
    Board_SetupClocking();
1a00254a:	f7ff ffc5 	bl	1a0024d8 <Board_SetupClocking>
1a00254e:	bd08      	pop	{r3, pc}

1a002550 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002550:	4b09      	ldr	r3, [pc, #36]	; (1a002578 <Chip_UART_GetIndex+0x28>)
1a002552:	4298      	cmp	r0, r3
1a002554:	d009      	beq.n	1a00256a <Chip_UART_GetIndex+0x1a>
1a002556:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00255a:	4298      	cmp	r0, r3
1a00255c:	d007      	beq.n	1a00256e <Chip_UART_GetIndex+0x1e>
1a00255e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002562:	4298      	cmp	r0, r3
1a002564:	d005      	beq.n	1a002572 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a002566:	2000      	movs	r0, #0
1a002568:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00256a:	2002      	movs	r0, #2
1a00256c:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a00256e:	2003      	movs	r0, #3
1a002570:	4770      	bx	lr
			return 1;
1a002572:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a002574:	4770      	bx	lr
1a002576:	bf00      	nop
1a002578:	400c1000 	.word	0x400c1000

1a00257c <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a00257c:	b530      	push	{r4, r5, lr}
1a00257e:	b083      	sub	sp, #12
1a002580:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002582:	f7ff ffe5 	bl	1a002550 <Chip_UART_GetIndex>
1a002586:	2301      	movs	r3, #1
1a002588:	461a      	mov	r2, r3
1a00258a:	4619      	mov	r1, r3
1a00258c:	4d0e      	ldr	r5, [pc, #56]	; (1a0025c8 <Chip_UART_Init+0x4c>)
1a00258e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a002592:	f000 fb67 	bl	1a002c64 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a002596:	2307      	movs	r3, #7
1a002598:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00259a:	2300      	movs	r3, #0
1a00259c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a00259e:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0025a0:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0025a2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0025a4:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0025a6:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0025a8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0025aa:	4b08      	ldr	r3, [pc, #32]	; (1a0025cc <Chip_UART_Init+0x50>)
1a0025ac:	429c      	cmp	r4, r3
1a0025ae:	d006      	beq.n	1a0025be <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0025b0:	2303      	movs	r3, #3
1a0025b2:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0025b4:	2310      	movs	r3, #16
1a0025b6:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0025b8:	9b01      	ldr	r3, [sp, #4]
}
1a0025ba:	b003      	add	sp, #12
1a0025bc:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0025be:	2300      	movs	r3, #0
1a0025c0:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0025c2:	69a3      	ldr	r3, [r4, #24]
1a0025c4:	9301      	str	r3, [sp, #4]
1a0025c6:	e7f3      	b.n	1a0025b0 <Chip_UART_Init+0x34>
1a0025c8:	1a004d54 	.word	0x1a004d54
1a0025cc:	40082000 	.word	0x40082000

1a0025d0 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0025d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0025d4:	b083      	sub	sp, #12
1a0025d6:	4683      	mov	fp, r0
1a0025d8:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0025da:	f7ff ffb9 	bl	1a002550 <Chip_UART_GetIndex>
1a0025de:	4b35      	ldr	r3, [pc, #212]	; (1a0026b4 <Chip_UART_SetBaudFDR+0xe4>)
1a0025e0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0025e4:	f000 fb76 	bl	1a002cd4 <Chip_Clock_GetRate>
1a0025e8:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0025ea:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0025ee:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0025f0:	2300      	movs	r3, #0
1a0025f2:	9301      	str	r3, [sp, #4]
1a0025f4:	46a2      	mov	sl, r4
1a0025f6:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0025f8:	e02a      	b.n	1a002650 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0025fa:	4243      	negs	r3, r0
				div ++;
1a0025fc:	1c4a      	adds	r2, r1, #1
1a0025fe:	e017      	b.n	1a002630 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002600:	b30b      	cbz	r3, 1a002646 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a002602:	461f      	mov	r7, r3
			sd = d;
1a002604:	9501      	str	r5, [sp, #4]
			sm = m;
1a002606:	46a2      	mov	sl, r4
			sdiv = div;
1a002608:	4691      	mov	r9, r2
		for (d = 0; d < m; d++) {
1a00260a:	3501      	adds	r5, #1
1a00260c:	42ac      	cmp	r4, r5
1a00260e:	d91e      	bls.n	1a00264e <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002610:	0933      	lsrs	r3, r6, #4
1a002612:	0730      	lsls	r0, r6, #28
1a002614:	fba4 0100 	umull	r0, r1, r4, r0
1a002618:	fb04 1103 	mla	r1, r4, r3, r1
1a00261c:	1962      	adds	r2, r4, r5
1a00261e:	fb08 f202 	mul.w	r2, r8, r2
1a002622:	2300      	movs	r3, #0
1a002624:	f000 fd3c 	bl	1a0030a0 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a002628:	4603      	mov	r3, r0
			div = (uint32_t) (dval >> 32);
1a00262a:	460a      	mov	r2, r1
			if ((int)diff < 0) {
1a00262c:	2800      	cmp	r0, #0
1a00262e:	dbe4      	blt.n	1a0025fa <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002630:	429f      	cmp	r7, r3
1a002632:	d3ea      	bcc.n	1a00260a <Chip_UART_SetBaudFDR+0x3a>
1a002634:	2a00      	cmp	r2, #0
1a002636:	d0e8      	beq.n	1a00260a <Chip_UART_SetBaudFDR+0x3a>
1a002638:	0c11      	lsrs	r1, r2, #16
1a00263a:	d1e6      	bne.n	1a00260a <Chip_UART_SetBaudFDR+0x3a>
1a00263c:	2a02      	cmp	r2, #2
1a00263e:	d8df      	bhi.n	1a002600 <Chip_UART_SetBaudFDR+0x30>
1a002640:	2d00      	cmp	r5, #0
1a002642:	d1e2      	bne.n	1a00260a <Chip_UART_SetBaudFDR+0x3a>
1a002644:	e7dc      	b.n	1a002600 <Chip_UART_SetBaudFDR+0x30>
			odiff = diff;
1a002646:	461f      	mov	r7, r3
			sd = d;
1a002648:	9501      	str	r5, [sp, #4]
			sm = m;
1a00264a:	46a2      	mov	sl, r4
			sdiv = div;
1a00264c:	4691      	mov	r9, r2
	for (m = 1; odiff && m < 16; m++) {
1a00264e:	3401      	adds	r4, #1
1a002650:	b11f      	cbz	r7, 1a00265a <Chip_UART_SetBaudFDR+0x8a>
1a002652:	2c0f      	cmp	r4, #15
1a002654:	d801      	bhi.n	1a00265a <Chip_UART_SetBaudFDR+0x8a>
1a002656:	2500      	movs	r5, #0
1a002658:	e7d8      	b.n	1a00260c <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00265a:	f1b9 0f00 	cmp.w	r9, #0
1a00265e:	d024      	beq.n	1a0026aa <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002660:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002668:	f8cb 300c 	str.w	r3, [fp, #12]
1a00266c:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a002670:	f8cb 3000 	str.w	r3, [fp]
1a002674:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002678:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00267c:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002680:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002684:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002688:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a00268c:	b2db      	uxtb	r3, r3
1a00268e:	9901      	ldr	r1, [sp, #4]
1a002690:	f001 020f 	and.w	r2, r1, #15
1a002694:	4313      	orrs	r3, r2
1a002696:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00269a:	0933      	lsrs	r3, r6, #4
1a00269c:	fb03 f30a 	mul.w	r3, r3, sl
1a0026a0:	448a      	add	sl, r1
1a0026a2:	fb0a f909 	mul.w	r9, sl, r9
1a0026a6:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0026aa:	4648      	mov	r0, r9
1a0026ac:	b003      	add	sp, #12
1a0026ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0026b2:	bf00      	nop
1a0026b4:	1a004d4c 	.word	0x1a004d4c

1a0026b8 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0026b8:	4b03      	ldr	r3, [pc, #12]	; (1a0026c8 <Chip_ADC_GetClockIndex+0x10>)
1a0026ba:	4298      	cmp	r0, r3
1a0026bc:	d001      	beq.n	1a0026c2 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0026be:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0026c0:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0026c2:	2004      	movs	r0, #4
1a0026c4:	4770      	bx	lr
1a0026c6:	bf00      	nop
1a0026c8:	400e4000 	.word	0x400e4000

1a0026cc <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0026cc:	b570      	push	{r4, r5, r6, lr}
1a0026ce:	460d      	mov	r5, r1
1a0026d0:	4614      	mov	r4, r2
1a0026d2:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0026d4:	f7ff fff0 	bl	1a0026b8 <Chip_ADC_GetClockIndex>
1a0026d8:	f000 fafc 	bl	1a002cd4 <Chip_Clock_GetRate>
	if (burstMode) {
1a0026dc:	b965      	cbnz	r5, 1a0026f8 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a0026de:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0026e2:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0026e6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0026ea:	0064      	lsls	r4, r4, #1
1a0026ec:	fbb0 f0f4 	udiv	r0, r0, r4
1a0026f0:	b2c0      	uxtb	r0, r0
1a0026f2:	3801      	subs	r0, #1
	return div;
}
1a0026f4:	b2c0      	uxtb	r0, r0
1a0026f6:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a0026f8:	fb04 f406 	mul.w	r4, r4, r6
1a0026fc:	e7f3      	b.n	1a0026e6 <getClkDiv+0x1a>
1a0026fe:	Address 0x000000001a0026fe is out of bounds.


1a002700 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002700:	b538      	push	{r3, r4, r5, lr}
1a002702:	4605      	mov	r5, r0
1a002704:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a002706:	f7ff ffd7 	bl	1a0026b8 <Chip_ADC_GetClockIndex>
1a00270a:	2301      	movs	r3, #1
1a00270c:	461a      	mov	r2, r3
1a00270e:	4619      	mov	r1, r3
1a002710:	f000 faa8 	bl	1a002c64 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002714:	2100      	movs	r1, #0
1a002716:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002718:	4a08      	ldr	r2, [pc, #32]	; (1a00273c <Chip_ADC_Init+0x3c>)
1a00271a:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a00271c:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a00271e:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002720:	230b      	movs	r3, #11
1a002722:	4628      	mov	r0, r5
1a002724:	f7ff ffd2 	bl	1a0026cc <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002728:	0200      	lsls	r0, r0, #8
1a00272a:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00272e:	7923      	ldrb	r3, [r4, #4]
1a002730:	045b      	lsls	r3, r3, #17
1a002732:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a002736:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a002738:	6028      	str	r0, [r5, #0]
1a00273a:	bd38      	pop	{r3, r4, r5, pc}
1a00273c:	00061a80 	.word	0x00061a80

1a002740 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002740:	b570      	push	{r4, r5, r6, lr}
1a002742:	4605      	mov	r5, r0
1a002744:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002746:	6804      	ldr	r4, [r0, #0]
1a002748:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00274c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002750:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002752:	790b      	ldrb	r3, [r1, #4]
1a002754:	f1c3 030b 	rsb	r3, r3, #11
1a002758:	b2db      	uxtb	r3, r3
1a00275a:	7949      	ldrb	r1, [r1, #5]
1a00275c:	f7ff ffb6 	bl	1a0026cc <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002760:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002764:	7934      	ldrb	r4, [r6, #4]
1a002766:	0464      	lsls	r4, r4, #17
1a002768:	f404 2460 	and.w	r4, r4, #917504	; 0xe0000
1a00276c:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a00276e:	6028      	str	r0, [r5, #0]
1a002770:	bd70      	pop	{r4, r5, r6, pc}

1a002772 <Chip_ADC_SetResolution>:
}

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002772:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002774:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002776:	680a      	ldr	r2, [r1, #0]
1a002778:	f7ff ffe2 	bl	1a002740 <Chip_ADC_SetSampleRate>
1a00277c:	bd08      	pop	{r3, pc}
1a00277e:	Address 0x000000001a00277e is out of bounds.


1a002780 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002780:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002782:	2069      	movs	r0, #105	; 0x69
1a002784:	f000 faa6 	bl	1a002cd4 <Chip_Clock_GetRate>
1a002788:	4b01      	ldr	r3, [pc, #4]	; (1a002790 <SystemCoreClockUpdate+0x10>)
1a00278a:	6018      	str	r0, [r3, #0]
1a00278c:	bd08      	pop	{r3, pc}
1a00278e:	bf00      	nop
1a002790:	10002c08 	.word	0x10002c08

1a002794 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002794:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002796:	680b      	ldr	r3, [r1, #0]
1a002798:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00279c:	d002      	beq.n	1a0027a4 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a00279e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0027a2:	600b      	str	r3, [r1, #0]
1a0027a4:	4607      	mov	r7, r0
1a0027a6:	2501      	movs	r5, #1
1a0027a8:	e03b      	b.n	1a002822 <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0027aa:	694b      	ldr	r3, [r1, #20]
1a0027ac:	fb03 f302 	mul.w	r3, r3, r2
1a0027b0:	fbb3 f3f5 	udiv	r3, r3, r5
1a0027b4:	e014      	b.n	1a0027e0 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0027b6:	461c      	mov	r4, r3
1a0027b8:	e020      	b.n	1a0027fc <pll_calc_divs+0x68>
		return -val;
1a0027ba:	f1ce 0e00 	rsb	lr, lr, #0
1a0027be:	e020      	b.n	1a002802 <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a0027c0:	3201      	adds	r2, #1
1a0027c2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0027c6:	dc26      	bgt.n	1a002816 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a0027c8:	680c      	ldr	r4, [r1, #0]
1a0027ca:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0027ce:	d0ec      	beq.n	1a0027aa <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0027d0:	1c73      	adds	r3, r6, #1
1a0027d2:	fa02 fe03 	lsl.w	lr, r2, r3
1a0027d6:	694b      	ldr	r3, [r1, #20]
1a0027d8:	fb03 f30e 	mul.w	r3, r3, lr
1a0027dc:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0027e0:	f8df e048 	ldr.w	lr, [pc, #72]	; 1a00282c <pll_calc_divs+0x98>
1a0027e4:	4573      	cmp	r3, lr
1a0027e6:	d9eb      	bls.n	1a0027c0 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0027e8:	f8df e044 	ldr.w	lr, [pc, #68]	; 1a002830 <pll_calc_divs+0x9c>
1a0027ec:	4573      	cmp	r3, lr
1a0027ee:	d812      	bhi.n	1a002816 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a0027f0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0027f4:	d1df      	bne.n	1a0027b6 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a0027f6:	1c74      	adds	r4, r6, #1
1a0027f8:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a0027fc:	ebb0 0e04 	subs.w	lr, r0, r4
1a002800:	d4db      	bmi.n	1a0027ba <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a002802:	4577      	cmp	r7, lr
1a002804:	d9dc      	bls.n	1a0027c0 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a002806:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002808:	1c77      	adds	r7, r6, #1
1a00280a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a00280c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a00280e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002810:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002812:	4677      	mov	r7, lr
1a002814:	e7d4      	b.n	1a0027c0 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a002816:	3601      	adds	r6, #1
1a002818:	2e03      	cmp	r6, #3
1a00281a:	dc01      	bgt.n	1a002820 <pll_calc_divs+0x8c>
1a00281c:	2201      	movs	r2, #1
1a00281e:	e7d0      	b.n	1a0027c2 <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a002820:	3501      	adds	r5, #1
1a002822:	2d04      	cmp	r5, #4
1a002824:	dc01      	bgt.n	1a00282a <pll_calc_divs+0x96>
1a002826:	2600      	movs	r6, #0
1a002828:	e7f6      	b.n	1a002818 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a00282a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00282c:	094c5eff 	.word	0x094c5eff
1a002830:	1312d000 	.word	0x1312d000

1a002834 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002834:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002836:	b099      	sub	sp, #100	; 0x64
1a002838:	4605      	mov	r5, r0
1a00283a:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a00283c:	2260      	movs	r2, #96	; 0x60
1a00283e:	2100      	movs	r1, #0
1a002840:	4668      	mov	r0, sp
1a002842:	f001 f8b7 	bl	1a0039b4 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002846:	2380      	movs	r3, #128	; 0x80
1a002848:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00284a:	6963      	ldr	r3, [r4, #20]
1a00284c:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a00284e:	7923      	ldrb	r3, [r4, #4]
1a002850:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002854:	4669      	mov	r1, sp
1a002856:	4628      	mov	r0, r5
1a002858:	f7ff ff9c 	bl	1a002794 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a00285c:	9b06      	ldr	r3, [sp, #24]
1a00285e:	429d      	cmp	r5, r3
1a002860:	d027      	beq.n	1a0028b2 <pll_get_frac+0x7e>
	if (val < 0)
1a002862:	1aeb      	subs	r3, r5, r3
1a002864:	d42e      	bmi.n	1a0028c4 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002866:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002868:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00286a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00286e:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002870:	6963      	ldr	r3, [r4, #20]
1a002872:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002874:	7923      	ldrb	r3, [r4, #4]
1a002876:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00287a:	a910      	add	r1, sp, #64	; 0x40
1a00287c:	4628      	mov	r0, r5
1a00287e:	f7ff ff89 	bl	1a002794 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002882:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002884:	429d      	cmp	r5, r3
1a002886:	d01f      	beq.n	1a0028c8 <pll_get_frac+0x94>
	if (val < 0)
1a002888:	1aeb      	subs	r3, r5, r3
1a00288a:	d425      	bmi.n	1a0028d8 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a00288c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a00288e:	4b2b      	ldr	r3, [pc, #172]	; (1a00293c <pll_get_frac+0x108>)
1a002890:	429d      	cmp	r5, r3
1a002892:	d923      	bls.n	1a0028dc <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002894:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a002896:	1aed      	subs	r5, r5, r3
1a002898:	d433      	bmi.n	1a002902 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00289a:	42ae      	cmp	r6, r5
1a00289c:	dc3b      	bgt.n	1a002916 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a00289e:	42be      	cmp	r6, r7
1a0028a0:	dc31      	bgt.n	1a002906 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0028a2:	466d      	mov	r5, sp
1a0028a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028a8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0028b0:	e006      	b.n	1a0028c0 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0028b2:	466d      	mov	r5, sp
1a0028b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028b8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0028c0:	b019      	add	sp, #100	; 0x64
1a0028c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0028c4:	425b      	negs	r3, r3
1a0028c6:	e7ce      	b.n	1a002866 <pll_get_frac+0x32>
		*ppll = pll[2];
1a0028c8:	ad10      	add	r5, sp, #64	; 0x40
1a0028ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028ce:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0028d6:	e7f3      	b.n	1a0028c0 <pll_get_frac+0x8c>
		return -val;
1a0028d8:	425b      	negs	r3, r3
1a0028da:	e7d7      	b.n	1a00288c <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a0028dc:	2340      	movs	r3, #64	; 0x40
1a0028de:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0028e0:	6963      	ldr	r3, [r4, #20]
1a0028e2:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0028e4:	a908      	add	r1, sp, #32
1a0028e6:	4628      	mov	r0, r5
1a0028e8:	f7ff ff54 	bl	1a002794 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a0028ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0028ee:	429d      	cmp	r5, r3
1a0028f0:	d1d0      	bne.n	1a002894 <pll_get_frac+0x60>
			*ppll = pll[1];
1a0028f2:	ad08      	add	r5, sp, #32
1a0028f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0028f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0028f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0028fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002900:	e7de      	b.n	1a0028c0 <pll_get_frac+0x8c>
		return -val;
1a002902:	426d      	negs	r5, r5
1a002904:	e7c9      	b.n	1a00289a <pll_get_frac+0x66>
			*ppll = pll[2];
1a002906:	ad10      	add	r5, sp, #64	; 0x40
1a002908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00290a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00290c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002910:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002914:	e7d4      	b.n	1a0028c0 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a002916:	42af      	cmp	r7, r5
1a002918:	db07      	blt.n	1a00292a <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00291a:	ad08      	add	r5, sp, #32
1a00291c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00291e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002920:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002924:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002928:	e7ca      	b.n	1a0028c0 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00292a:	ad10      	add	r5, sp, #64	; 0x40
1a00292c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00292e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002930:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002934:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002938:	e7c2      	b.n	1a0028c0 <pll_get_frac+0x8c>
1a00293a:	bf00      	nop
1a00293c:	068e7780 	.word	0x068e7780

1a002940 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002940:	b430      	push	{r4, r5}
1a002942:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002944:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002946:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002948:	e000      	b.n	1a00294c <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00294a:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00294c:	281c      	cmp	r0, #28
1a00294e:	d118      	bne.n	1a002982 <Chip_Clock_FindBaseClock+0x42>
1a002950:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002954:	0051      	lsls	r1, r2, #1
1a002956:	4a0c      	ldr	r2, [pc, #48]	; (1a002988 <Chip_Clock_FindBaseClock+0x48>)
1a002958:	440a      	add	r2, r1
1a00295a:	7914      	ldrb	r4, [r2, #4]
1a00295c:	42a0      	cmp	r0, r4
1a00295e:	d010      	beq.n	1a002982 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002960:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002964:	004a      	lsls	r2, r1, #1
1a002966:	4908      	ldr	r1, [pc, #32]	; (1a002988 <Chip_Clock_FindBaseClock+0x48>)
1a002968:	5a8a      	ldrh	r2, [r1, r2]
1a00296a:	42aa      	cmp	r2, r5
1a00296c:	d8ed      	bhi.n	1a00294a <Chip_Clock_FindBaseClock+0xa>
1a00296e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002972:	0051      	lsls	r1, r2, #1
1a002974:	4a04      	ldr	r2, [pc, #16]	; (1a002988 <Chip_Clock_FindBaseClock+0x48>)
1a002976:	440a      	add	r2, r1
1a002978:	8852      	ldrh	r2, [r2, #2]
1a00297a:	4295      	cmp	r5, r2
1a00297c:	d8e5      	bhi.n	1a00294a <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a00297e:	4620      	mov	r0, r4
1a002980:	e7e4      	b.n	1a00294c <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002982:	bc30      	pop	{r4, r5}
1a002984:	4770      	bx	lr
1a002986:	bf00      	nop
1a002988:	1a004d68 	.word	0x1a004d68

1a00298c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a00298c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00298e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002992:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002994:	4a0d      	ldr	r2, [pc, #52]	; (1a0029cc <Chip_Clock_EnableCrystal+0x40>)
1a002996:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002998:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a00299c:	6992      	ldr	r2, [r2, #24]
1a00299e:	4291      	cmp	r1, r2
1a0029a0:	d001      	beq.n	1a0029a6 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0029a2:	4a0a      	ldr	r2, [pc, #40]	; (1a0029cc <Chip_Clock_EnableCrystal+0x40>)
1a0029a4:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0029a6:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0029aa:	4a09      	ldr	r2, [pc, #36]	; (1a0029d0 <Chip_Clock_EnableCrystal+0x44>)
1a0029ac:	6811      	ldr	r1, [r2, #0]
1a0029ae:	4a09      	ldr	r2, [pc, #36]	; (1a0029d4 <Chip_Clock_EnableCrystal+0x48>)
1a0029b0:	4291      	cmp	r1, r2
1a0029b2:	d901      	bls.n	1a0029b8 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0029b4:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0029b8:	4a04      	ldr	r2, [pc, #16]	; (1a0029cc <Chip_Clock_EnableCrystal+0x40>)
1a0029ba:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0029bc:	9b01      	ldr	r3, [sp, #4]
1a0029be:	1e5a      	subs	r2, r3, #1
1a0029c0:	9201      	str	r2, [sp, #4]
1a0029c2:	2b00      	cmp	r3, #0
1a0029c4:	d1fa      	bne.n	1a0029bc <Chip_Clock_EnableCrystal+0x30>
}
1a0029c6:	b002      	add	sp, #8
1a0029c8:	4770      	bx	lr
1a0029ca:	bf00      	nop
1a0029cc:	40050000 	.word	0x40050000
1a0029d0:	1a004cd0 	.word	0x1a004cd0
1a0029d4:	01312cff 	.word	0x01312cff

1a0029d8 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0029d8:	3012      	adds	r0, #18
1a0029da:	4b05      	ldr	r3, [pc, #20]	; (1a0029f0 <Chip_Clock_GetDividerSource+0x18>)
1a0029dc:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0029e0:	f010 0f01 	tst.w	r0, #1
1a0029e4:	d001      	beq.n	1a0029ea <Chip_Clock_GetDividerSource+0x12>
		return CLKINPUT_PD;
1a0029e6:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a0029e8:	4770      	bx	lr
	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0029ea:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0029ee:	4770      	bx	lr
1a0029f0:	40050000 	.word	0x40050000

1a0029f4 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0029f4:	f100 0212 	add.w	r2, r0, #18
1a0029f8:	4b03      	ldr	r3, [pc, #12]	; (1a002a08 <Chip_Clock_GetDividerDivisor+0x14>)
1a0029fa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0029fe:	4b03      	ldr	r3, [pc, #12]	; (1a002a0c <Chip_Clock_GetDividerDivisor+0x18>)
1a002a00:	5c18      	ldrb	r0, [r3, r0]
}
1a002a02:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002a06:	4770      	bx	lr
1a002a08:	40050000 	.word	0x40050000
1a002a0c:	1a004d60 	.word	0x1a004d60

1a002a10 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002a10:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002a12:	2810      	cmp	r0, #16
1a002a14:	d80a      	bhi.n	1a002a2c <Chip_Clock_GetClockInputHz+0x1c>
1a002a16:	e8df f000 	tbb	[pc, r0]
1a002a1a:	0b44      	.short	0x0b44
1a002a1c:	0921180d 	.word	0x0921180d
1a002a20:	2d2a2724 	.word	0x2d2a2724
1a002a24:	34300909 	.word	0x34300909
1a002a28:	3c38      	.short	0x3c38
1a002a2a:	40          	.byte	0x40
1a002a2b:	00          	.byte	0x00
	uint32_t rate = 0;
1a002a2c:	2000      	movs	r0, #0
1a002a2e:	bd08      	pop	{r3, pc}
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002a30:	481e      	ldr	r0, [pc, #120]	; (1a002aac <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002a32:	bd08      	pop	{r3, pc}

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002a34:	4b1e      	ldr	r3, [pc, #120]	; (1a002ab0 <Chip_Clock_GetClockInputHz+0xa0>)
1a002a36:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002a3a:	f003 0307 	and.w	r3, r3, #7
1a002a3e:	2b04      	cmp	r3, #4
1a002a40:	d001      	beq.n	1a002a46 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a002a42:	481c      	ldr	r0, [pc, #112]	; (1a002ab4 <Chip_Clock_GetClockInputHz+0xa4>)
1a002a44:	bd08      	pop	{r3, pc}
	uint32_t rate = 0;
1a002a46:	2000      	movs	r0, #0
1a002a48:	bd08      	pop	{r3, pc}
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002a4a:	4b19      	ldr	r3, [pc, #100]	; (1a002ab0 <Chip_Clock_GetClockInputHz+0xa0>)
1a002a4c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002a50:	f003 0307 	and.w	r3, r3, #7
1a002a54:	2b04      	cmp	r3, #4
1a002a56:	d027      	beq.n	1a002aa8 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002a58:	4816      	ldr	r0, [pc, #88]	; (1a002ab4 <Chip_Clock_GetClockInputHz+0xa4>)
1a002a5a:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002a5c:	4b16      	ldr	r3, [pc, #88]	; (1a002ab8 <Chip_Clock_GetClockInputHz+0xa8>)
1a002a5e:	6818      	ldr	r0, [r3, #0]
		break;
1a002a60:	bd08      	pop	{r3, pc}

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002a62:	4b16      	ldr	r3, [pc, #88]	; (1a002abc <Chip_Clock_GetClockInputHz+0xac>)
1a002a64:	6818      	ldr	r0, [r3, #0]
		break;
1a002a66:	bd08      	pop	{r3, pc}

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002a68:	4b15      	ldr	r3, [pc, #84]	; (1a002ac0 <Chip_Clock_GetClockInputHz+0xb0>)
1a002a6a:	6818      	ldr	r0, [r3, #0]
		break;
1a002a6c:	bd08      	pop	{r3, pc}

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002a6e:	4b14      	ldr	r3, [pc, #80]	; (1a002ac0 <Chip_Clock_GetClockInputHz+0xb0>)
1a002a70:	6858      	ldr	r0, [r3, #4]
		break;
1a002a72:	bd08      	pop	{r3, pc}

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002a74:	f000 f868 	bl	1a002b48 <Chip_Clock_GetMainPLLHz>
		break;
1a002a78:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002a7a:	2100      	movs	r1, #0
1a002a7c:	f000 f89a 	bl	1a002bb4 <Chip_Clock_GetDivRate>
		break;
1a002a80:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002a82:	2101      	movs	r1, #1
1a002a84:	f000 f896 	bl	1a002bb4 <Chip_Clock_GetDivRate>
		break;
1a002a88:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002a8a:	2102      	movs	r1, #2
1a002a8c:	f000 f892 	bl	1a002bb4 <Chip_Clock_GetDivRate>
		break;
1a002a90:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002a92:	2103      	movs	r1, #3
1a002a94:	f000 f88e 	bl	1a002bb4 <Chip_Clock_GetDivRate>
		break;
1a002a98:	bd08      	pop	{r3, pc}

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002a9a:	2104      	movs	r1, #4
1a002a9c:	f000 f88a 	bl	1a002bb4 <Chip_Clock_GetDivRate>
		break;
1a002aa0:	bd08      	pop	{r3, pc}
		rate = CRYSTAL_32K_FREQ_IN;
1a002aa2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a002aa6:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a002aa8:	4806      	ldr	r0, [pc, #24]	; (1a002ac4 <Chip_Clock_GetClockInputHz+0xb4>)
	default:
		break;
	}

	return rate;
}
1a002aaa:	bd08      	pop	{r3, pc}
1a002aac:	00b71b00 	.word	0x00b71b00
1a002ab0:	40043000 	.word	0x40043000
1a002ab4:	017d7840 	.word	0x017d7840
1a002ab8:	1a004ca4 	.word	0x1a004ca4
1a002abc:	1a004cd0 	.word	0x1a004cd0
1a002ac0:	10002bb4 	.word	0x10002bb4
1a002ac4:	02faf080 	.word	0x02faf080

1a002ac8 <Chip_Clock_CalcMainPLLValue>:
{
1a002ac8:	b538      	push	{r3, r4, r5, lr}
1a002aca:	4605      	mov	r5, r0
1a002acc:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002ace:	7908      	ldrb	r0, [r1, #4]
1a002ad0:	f7ff ff9e 	bl	1a002a10 <Chip_Clock_GetClockInputHz>
1a002ad4:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002ad6:	4b19      	ldr	r3, [pc, #100]	; (1a002b3c <Chip_Clock_CalcMainPLLValue+0x74>)
1a002ad8:	442b      	add	r3, r5
1a002ada:	4a19      	ldr	r2, [pc, #100]	; (1a002b40 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002adc:	4293      	cmp	r3, r2
1a002ade:	d821      	bhi.n	1a002b24 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002ae0:	b318      	cbz	r0, 1a002b2a <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002ae2:	2380      	movs	r3, #128	; 0x80
1a002ae4:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002ae6:	2300      	movs	r3, #0
1a002ae8:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002aea:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002aec:	fbb5 f3f0 	udiv	r3, r5, r0
1a002af0:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002af2:	4a14      	ldr	r2, [pc, #80]	; (1a002b44 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002af4:	4295      	cmp	r5, r2
1a002af6:	d903      	bls.n	1a002b00 <Chip_Clock_CalcMainPLLValue+0x38>
1a002af8:	fb03 f000 	mul.w	r0, r3, r0
1a002afc:	4285      	cmp	r5, r0
1a002afe:	d007      	beq.n	1a002b10 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002b00:	4621      	mov	r1, r4
1a002b02:	4628      	mov	r0, r5
1a002b04:	f7ff fe96 	bl	1a002834 <pll_get_frac>
		if (!ppll->nsel) {
1a002b08:	68a3      	ldr	r3, [r4, #8]
1a002b0a:	b18b      	cbz	r3, 1a002b30 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002b0c:	3b01      	subs	r3, #1
1a002b0e:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002b10:	6923      	ldr	r3, [r4, #16]
1a002b12:	b183      	cbz	r3, 1a002b36 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002b14:	68e2      	ldr	r2, [r4, #12]
1a002b16:	b10a      	cbz	r2, 1a002b1c <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002b18:	3a01      	subs	r2, #1
1a002b1a:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002b1c:	3b01      	subs	r3, #1
1a002b1e:	6123      	str	r3, [r4, #16]
	return 0;
1a002b20:	2000      	movs	r0, #0
1a002b22:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002b24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002b28:	bd38      	pop	{r3, r4, r5, pc}
1a002b2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002b2e:	bd38      	pop	{r3, r4, r5, pc}
			return -1;
1a002b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002b34:	bd38      	pop	{r3, r4, r5, pc}
		return - 1;
1a002b36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a002b3a:	bd38      	pop	{r3, r4, r5, pc}
1a002b3c:	ff6b3a10 	.word	0xff6b3a10
1a002b40:	0b940510 	.word	0x0b940510
1a002b44:	094c5eff 	.word	0x094c5eff

1a002b48 <Chip_Clock_GetMainPLLHz>:
{
1a002b48:	b530      	push	{r4, r5, lr}
1a002b4a:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002b4c:	4d17      	ldr	r5, [pc, #92]	; (1a002bac <Chip_Clock_GetMainPLLHz+0x64>)
1a002b4e:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002b50:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002b54:	f7ff ff5c 	bl	1a002a10 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002b58:	4b15      	ldr	r3, [pc, #84]	; (1a002bb0 <Chip_Clock_GetMainPLLHz+0x68>)
1a002b5a:	681b      	ldr	r3, [r3, #0]
1a002b5c:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002b5e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002b60:	f013 0f01 	tst.w	r3, #1
1a002b64:	d01f      	beq.n	1a002ba6 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a002b66:	f3c4 4207 	ubfx	r2, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002b6a:	f3c4 3301 	ubfx	r3, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002b6e:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002b72:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a002b76:	3201      	adds	r2, #1
	n = nsel + 1;
1a002b78:	3301      	adds	r3, #1
	p = ptab[psel];
1a002b7a:	f10d 0e08 	add.w	lr, sp, #8
1a002b7e:	4471      	add	r1, lr
1a002b80:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002b84:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002b88:	d108      	bne.n	1a002b9c <Chip_Clock_GetMainPLLHz+0x54>
1a002b8a:	b93d      	cbnz	r5, 1a002b9c <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002b8c:	0049      	lsls	r1, r1, #1
1a002b8e:	fbb2 f2f1 	udiv	r2, r2, r1
1a002b92:	fbb0 f0f3 	udiv	r0, r0, r3
1a002b96:	fb00 f002 	mul.w	r0, r0, r2
1a002b9a:	e005      	b.n	1a002ba8 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a002b9c:	fbb0 f0f3 	udiv	r0, r0, r3
1a002ba0:	fb00 f002 	mul.w	r0, r0, r2
1a002ba4:	e000      	b.n	1a002ba8 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a002ba6:	2000      	movs	r0, #0
}
1a002ba8:	b003      	add	sp, #12
1a002baa:	bd30      	pop	{r4, r5, pc}
1a002bac:	40050000 	.word	0x40050000
1a002bb0:	1a004d5c 	.word	0x1a004d5c

1a002bb4 <Chip_Clock_GetDivRate>:
{
1a002bb4:	b538      	push	{r3, r4, r5, lr}
1a002bb6:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002bb8:	4608      	mov	r0, r1
1a002bba:	f7ff ff0d 	bl	1a0029d8 <Chip_Clock_GetDividerSource>
1a002bbe:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002bc0:	4620      	mov	r0, r4
1a002bc2:	f7ff ff17 	bl	1a0029f4 <Chip_Clock_GetDividerDivisor>
1a002bc6:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002bc8:	4628      	mov	r0, r5
1a002bca:	f7ff ff21 	bl	1a002a10 <Chip_Clock_GetClockInputHz>
1a002bce:	3401      	adds	r4, #1
}
1a002bd0:	fbb0 f0f4 	udiv	r0, r0, r4
1a002bd4:	bd38      	pop	{r3, r4, r5, pc}
1a002bd6:	Address 0x000000001a002bd6 is out of bounds.


1a002bd8 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a002bd8:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a002bda:	f100 0416 	add.w	r4, r0, #22
1a002bde:	00a4      	lsls	r4, r4, #2
1a002be0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002be4:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a002be8:	6865      	ldr	r5, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a002bea:	281b      	cmp	r0, #27
1a002bec:	d813      	bhi.n	1a002c16 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002bee:	2911      	cmp	r1, #17
1a002bf0:	d01a      	beq.n	1a002c28 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002bf2:	4c0e      	ldr	r4, [pc, #56]	; (1a002c2c <Chip_Clock_SetBaseClock+0x54>)
1a002bf4:	402c      	ands	r4, r5

			if (autoblocken) {
1a002bf6:	b10a      	cbz	r2, 1a002bfc <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a002bf8:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
			}
			if (powerdn) {
1a002bfc:	b10b      	cbz	r3, 1a002c02 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002bfe:	f044 0401 	orr.w	r4, r4, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002c02:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a002c06:	3016      	adds	r0, #22
1a002c08:	0080      	lsls	r0, r0, #2
1a002c0a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c0e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c12:	6044      	str	r4, [r0, #4]
1a002c14:	e008      	b.n	1a002c28 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a002c16:	f045 0501 	orr.w	r5, r5, #1
1a002c1a:	3016      	adds	r0, #22
1a002c1c:	0080      	lsls	r0, r0, #2
1a002c1e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c22:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c26:	6045      	str	r5, [r0, #4]
	}
}
1a002c28:	bc30      	pop	{r4, r5}
1a002c2a:	4770      	bx	lr
1a002c2c:	e0fff7fe 	.word	0xe0fff7fe

1a002c30 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a002c30:	281b      	cmp	r0, #27
1a002c32:	d901      	bls.n	1a002c38 <Chip_Clock_GetBaseClock+0x8>
		return CLKINPUT_PD;
1a002c34:	2011      	movs	r0, #17
1a002c36:	4770      	bx	lr
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a002c38:	3016      	adds	r0, #22
1a002c3a:	0080      	lsls	r0, r0, #2
1a002c3c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002c40:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002c44:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a002c46:	f010 0f01 	tst.w	r0, #1
1a002c4a:	d001      	beq.n	1a002c50 <Chip_Clock_GetBaseClock+0x20>
		return CLKINPUT_PD;
1a002c4c:	2011      	movs	r0, #17
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a002c4e:	4770      	bx	lr
	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002c50:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002c54:	4770      	bx	lr

1a002c56 <Chip_Clock_GetBaseClocktHz>:
{
1a002c56:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a002c58:	f7ff ffea 	bl	1a002c30 <Chip_Clock_GetBaseClock>
1a002c5c:	f7ff fed8 	bl	1a002a10 <Chip_Clock_GetClockInputHz>
}
1a002c60:	bd08      	pop	{r3, pc}
1a002c62:	Address 0x000000001a002c62 is out of bounds.


1a002c64 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002c64:	b969      	cbnz	r1, 1a002c82 <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a002c66:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a002c68:	b10a      	cbz	r2, 1a002c6e <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a002c6a:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a002c6e:	2b02      	cmp	r3, #2
1a002c70:	d009      	beq.n	1a002c86 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a002c72:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002c76:	d209      	bcs.n	1a002c8c <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a002c78:	3020      	adds	r0, #32
1a002c7a:	4b07      	ldr	r3, [pc, #28]	; (1a002c98 <Chip_Clock_EnableOpts+0x34>)
1a002c7c:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002c80:	4770      	bx	lr
		reg |= (1 << 1);
1a002c82:	2103      	movs	r1, #3
1a002c84:	e7f0      	b.n	1a002c68 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a002c86:	f041 0120 	orr.w	r1, r1, #32
1a002c8a:	e7f2      	b.n	1a002c72 <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002c8c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002c90:	4b02      	ldr	r3, [pc, #8]	; (1a002c9c <Chip_Clock_EnableOpts+0x38>)
1a002c92:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002c96:	4770      	bx	lr
1a002c98:	40051000 	.word	0x40051000
1a002c9c:	40052000 	.word	0x40052000

1a002ca0 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a002ca0:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002ca4:	d208      	bcs.n	1a002cb8 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a002ca6:	4a09      	ldr	r2, [pc, #36]	; (1a002ccc <Chip_Clock_Enable+0x2c>)
1a002ca8:	3020      	adds	r0, #32
1a002caa:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002cae:	f043 0301 	orr.w	r3, r3, #1
1a002cb2:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002cb6:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a002cb8:	4a05      	ldr	r2, [pc, #20]	; (1a002cd0 <Chip_Clock_Enable+0x30>)
1a002cba:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002cbe:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002cc2:	f043 0301 	orr.w	r3, r3, #1
1a002cc6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002cca:	4770      	bx	lr
1a002ccc:	40051000 	.word	0x40051000
1a002cd0:	40052000 	.word	0x40052000

1a002cd4 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002cd4:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a002cd6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002cda:	d309      	bcc.n	1a002cf0 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002cdc:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a002ce0:	4a0d      	ldr	r2, [pc, #52]	; (1a002d18 <Chip_Clock_GetRate+0x44>)
1a002ce2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a002ce6:	f014 0f01 	tst.w	r4, #1
1a002cea:	d107      	bne.n	1a002cfc <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a002cec:	2000      	movs	r0, #0
	}

	return rate;
}
1a002cee:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a002cf0:	f100 0320 	add.w	r3, r0, #32
1a002cf4:	4a09      	ldr	r2, [pc, #36]	; (1a002d1c <Chip_Clock_GetRate+0x48>)
1a002cf6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a002cfa:	e7f4      	b.n	1a002ce6 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002cfc:	f7ff fe20 	bl	1a002940 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a002d00:	f7ff ffa9 	bl	1a002c56 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a002d04:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a002d08:	d103      	bne.n	1a002d12 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a002d0a:	2301      	movs	r3, #1
		rate = rate / div;
1a002d0c:	fbb0 f0f3 	udiv	r0, r0, r3
1a002d10:	bd10      	pop	{r4, pc}
			div = 2;/* No other dividers supported */
1a002d12:	2302      	movs	r3, #2
1a002d14:	e7fa      	b.n	1a002d0c <Chip_Clock_GetRate+0x38>
1a002d16:	bf00      	nop
1a002d18:	40052000 	.word	0x40052000
1a002d1c:	40051000 	.word	0x40051000

1a002d20 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a002d20:	b570      	push	{r4, r5, r6, lr}
1a002d22:	b08a      	sub	sp, #40	; 0x28
1a002d24:	4605      	mov	r5, r0
1a002d26:	460e      	mov	r6, r1
1a002d28:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a002d2a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002d2e:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a002d30:	2806      	cmp	r0, #6
1a002d32:	d018      	beq.n	1a002d66 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a002d34:	2300      	movs	r3, #0
1a002d36:	2201      	movs	r2, #1
1a002d38:	4629      	mov	r1, r5
1a002d3a:	2004      	movs	r0, #4
1a002d3c:	f7ff ff4c 	bl	1a002bd8 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a002d40:	4a49      	ldr	r2, [pc, #292]	; (1a002e68 <Chip_SetupCoreClock+0x148>)
1a002d42:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a002d44:	f043 0301 	orr.w	r3, r3, #1
1a002d48:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a002d4a:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a002d4e:	a901      	add	r1, sp, #4
1a002d50:	4630      	mov	r0, r6
1a002d52:	f7ff feb9 	bl	1a002ac8 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a002d56:	4b45      	ldr	r3, [pc, #276]	; (1a002e6c <Chip_SetupCoreClock+0x14c>)
1a002d58:	429e      	cmp	r6, r3
1a002d5a:	d916      	bls.n	1a002d8a <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a002d5c:	9b01      	ldr	r3, [sp, #4]
1a002d5e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a002d62:	d003      	beq.n	1a002d6c <Chip_SetupCoreClock+0x4c>
1a002d64:	e7fe      	b.n	1a002d64 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a002d66:	f7ff fe11 	bl	1a00298c <Chip_Clock_EnableCrystal>
1a002d6a:	e7e3      	b.n	1a002d34 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a002d6c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002d70:	d005      	beq.n	1a002d7e <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a002d72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002d76:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a002d78:	2500      	movs	r5, #0
			direct = 1;
1a002d7a:	2601      	movs	r6, #1
1a002d7c:	e007      	b.n	1a002d8e <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002d7e:	9b04      	ldr	r3, [sp, #16]
1a002d80:	3301      	adds	r3, #1
1a002d82:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a002d84:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a002d86:	2600      	movs	r6, #0
1a002d88:	e001      	b.n	1a002d8e <Chip_SetupCoreClock+0x6e>
1a002d8a:	2500      	movs	r5, #0
1a002d8c:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002d8e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002d92:	9b01      	ldr	r3, [sp, #4]
1a002d94:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002d98:	9a05      	ldr	r2, [sp, #20]
1a002d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002d9e:	9a03      	ldr	r2, [sp, #12]
1a002da0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002da4:	9a04      	ldr	r2, [sp, #16]
1a002da6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002daa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002dae:	4a2e      	ldr	r2, [pc, #184]	; (1a002e68 <Chip_SetupCoreClock+0x148>)
1a002db0:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a002db2:	4b2d      	ldr	r3, [pc, #180]	; (1a002e68 <Chip_SetupCoreClock+0x148>)
1a002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a002db6:	f013 0f01 	tst.w	r3, #1
1a002dba:	d0fa      	beq.n	1a002db2 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002dbc:	2300      	movs	r3, #0
1a002dbe:	2201      	movs	r2, #1
1a002dc0:	2109      	movs	r1, #9
1a002dc2:	2004      	movs	r0, #4
1a002dc4:	f7ff ff08 	bl	1a002bd8 <Chip_Clock_SetBaseClock>

	if (direct) {
1a002dc8:	b1fe      	cbz	r6, 1a002e0a <Chip_SetupCoreClock+0xea>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002dca:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002dce:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002dd2:	1e5a      	subs	r2, r3, #1
1a002dd4:	9209      	str	r2, [sp, #36]	; 0x24
1a002dd6:	2b00      	cmp	r3, #0
1a002dd8:	d1fa      	bne.n	1a002dd0 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002dda:	9b01      	ldr	r3, [sp, #4]
1a002ddc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002de0:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002de2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002de6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002dea:	9a05      	ldr	r2, [sp, #20]
1a002dec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002df0:	9a03      	ldr	r2, [sp, #12]
1a002df2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002df6:	9a04      	ldr	r2, [sp, #16]
1a002df8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002dfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002e00:	4a19      	ldr	r2, [pc, #100]	; (1a002e68 <Chip_SetupCoreClock+0x148>)
1a002e02:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a002e04:	b36c      	cbz	r4, 1a002e62 <Chip_SetupCoreClock+0x142>
1a002e06:	2400      	movs	r4, #0
1a002e08:	e029      	b.n	1a002e5e <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a002e0a:	2d00      	cmp	r5, #0
1a002e0c:	d0fa      	beq.n	1a002e04 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002e0e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002e12:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a002e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002e16:	1e5a      	subs	r2, r3, #1
1a002e18:	9209      	str	r2, [sp, #36]	; 0x24
1a002e1a:	2b00      	cmp	r3, #0
1a002e1c:	d1fa      	bne.n	1a002e14 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a002e1e:	9b04      	ldr	r3, [sp, #16]
1a002e20:	1e5a      	subs	r2, r3, #1
1a002e22:	9204      	str	r2, [sp, #16]
1a002e24:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002e28:	9b01      	ldr	r3, [sp, #4]
1a002e2a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002e2e:	9905      	ldr	r1, [sp, #20]
1a002e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002e34:	9903      	ldr	r1, [sp, #12]
1a002e36:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002e3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002e3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002e42:	4a09      	ldr	r2, [pc, #36]	; (1a002e68 <Chip_SetupCoreClock+0x148>)
1a002e44:	6453      	str	r3, [r2, #68]	; 0x44
1a002e46:	e7dd      	b.n	1a002e04 <Chip_SetupCoreClock+0xe4>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002e48:	4809      	ldr	r0, [pc, #36]	; (1a002e70 <Chip_SetupCoreClock+0x150>)
1a002e4a:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002e4e:	78cb      	ldrb	r3, [r1, #3]
1a002e50:	788a      	ldrb	r2, [r1, #2]
1a002e52:	7849      	ldrb	r1, [r1, #1]
1a002e54:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002e58:	f7ff febe 	bl	1a002bd8 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002e5c:	3401      	adds	r4, #1
1a002e5e:	2c11      	cmp	r4, #17
1a002e60:	d9f2      	bls.n	1a002e48 <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002e62:	b00a      	add	sp, #40	; 0x28
1a002e64:	bd70      	pop	{r4, r5, r6, pc}
1a002e66:	bf00      	nop
1a002e68:	40050000 	.word	0x40050000
1a002e6c:	068e7780 	.word	0x068e7780
1a002e70:	1a004dd4 	.word	0x1a004dd4

1a002e74 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a002e74:	4770      	bx	lr
1a002e76:	Address 0x000000001a002e76 is out of bounds.


1a002e78 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a002e78:	2901      	cmp	r1, #1
1a002e7a:	d000      	beq.n	1a002e7e <Chip_I2C_EventHandler+0x6>
1a002e7c:	4770      	bx	lr
		return;
	}

	stat = &iic->mXfer->status;
1a002e7e:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a002e82:	0082      	lsls	r2, r0, #2
1a002e84:	4b03      	ldr	r3, [pc, #12]	; (1a002e94 <Chip_I2C_EventHandler+0x1c>)
1a002e86:	4413      	add	r3, r2
1a002e88:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a002e8a:	7d13      	ldrb	r3, [r2, #20]
1a002e8c:	b2db      	uxtb	r3, r3
1a002e8e:	2b04      	cmp	r3, #4
1a002e90:	d0fb      	beq.n	1a002e8a <Chip_I2C_EventHandler+0x12>
1a002e92:	e7f3      	b.n	1a002e7c <Chip_I2C_EventHandler+0x4>
1a002e94:	10000008 	.word	0x10000008

1a002e98 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002e98:	b570      	push	{r4, r5, r6, lr}
1a002e9a:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002e9c:	4e06      	ldr	r6, [pc, #24]	; (1a002eb8 <Chip_I2C_Init+0x20>)
1a002e9e:	00c4      	lsls	r4, r0, #3
1a002ea0:	1a22      	subs	r2, r4, r0
1a002ea2:	0093      	lsls	r3, r2, #2
1a002ea4:	4433      	add	r3, r6
1a002ea6:	8898      	ldrh	r0, [r3, #4]
1a002ea8:	f7ff fefa 	bl	1a002ca0 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002eac:	1b64      	subs	r4, r4, r5
1a002eae:	00a3      	lsls	r3, r4, #2
1a002eb0:	58f3      	ldr	r3, [r6, r3]
1a002eb2:	226c      	movs	r2, #108	; 0x6c
1a002eb4:	619a      	str	r2, [r3, #24]
1a002eb6:	bd70      	pop	{r4, r5, r6, pc}
1a002eb8:	10000008 	.word	0x10000008

1a002ebc <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002ec0:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a002ec2:	4e0b      	ldr	r6, [pc, #44]	; (1a002ef0 <Chip_I2C_SetClockRate+0x34>)
1a002ec4:	00c5      	lsls	r5, r0, #3
1a002ec6:	1a2b      	subs	r3, r5, r0
1a002ec8:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a002ecc:	eb06 0308 	add.w	r3, r6, r8
1a002ed0:	8898      	ldrh	r0, [r3, #4]
1a002ed2:	f7ff feff 	bl	1a002cd4 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002ed6:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a002eda:	f856 3008 	ldr.w	r3, [r6, r8]
1a002ede:	0842      	lsrs	r2, r0, #1
1a002ee0:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a002ee2:	f856 3008 	ldr.w	r3, [r6, r8]
1a002ee6:	691a      	ldr	r2, [r3, #16]
1a002ee8:	1a80      	subs	r0, r0, r2
1a002eea:	6158      	str	r0, [r3, #20]
1a002eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002ef0:	10000008 	.word	0x10000008

1a002ef4 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002ef4:	4b03      	ldr	r3, [pc, #12]	; (1a002f04 <Chip_SSP_GetClockIndex+0x10>)
1a002ef6:	4298      	cmp	r0, r3
1a002ef8:	d001      	beq.n	1a002efe <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a002efa:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a002efc:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a002efe:	20a5      	movs	r0, #165	; 0xa5
1a002f00:	4770      	bx	lr
1a002f02:	bf00      	nop
1a002f04:	400c5000 	.word	0x400c5000

1a002f08 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002f08:	4b04      	ldr	r3, [pc, #16]	; (1a002f1c <Chip_SSP_GetPeriphClockIndex+0x14>)
1a002f0a:	4298      	cmp	r0, r3
1a002f0c:	d002      	beq.n	1a002f14 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a002f0e:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002f12:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a002f14:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a002f18:	4770      	bx	lr
1a002f1a:	bf00      	nop
1a002f1c:	400c5000 	.word	0x400c5000

1a002f20 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a002f20:	6803      	ldr	r3, [r0, #0]
1a002f22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002f26:	0209      	lsls	r1, r1, #8
1a002f28:	b289      	uxth	r1, r1
1a002f2a:	430b      	orrs	r3, r1
1a002f2c:	6003      	str	r3, [r0, #0]
	pSSP->CPSR = prescale;
1a002f2e:	6102      	str	r2, [r0, #16]
1a002f30:	4770      	bx	lr

1a002f32 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a002f32:	b570      	push	{r4, r5, r6, lr}
1a002f34:	4606      	mov	r6, r0
1a002f36:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002f38:	f7ff ffe6 	bl	1a002f08 <Chip_SSP_GetPeriphClockIndex>
1a002f3c:	f7ff feca 	bl	1a002cd4 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a002f40:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a002f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a002f46:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002f48:	e000      	b.n	1a002f4c <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a002f4a:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a002f4c:	42ab      	cmp	r3, r5
1a002f4e:	d90b      	bls.n	1a002f68 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002f50:	1c4c      	adds	r4, r1, #1
1a002f52:	fb04 f302 	mul.w	r3, r4, r2
1a002f56:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a002f5a:	429d      	cmp	r5, r3
1a002f5c:	d2f6      	bcs.n	1a002f4c <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a002f5e:	2cff      	cmp	r4, #255	; 0xff
1a002f60:	d9f3      	bls.n	1a002f4a <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002f62:	3202      	adds	r2, #2
				cr0_div = 0;
1a002f64:	2100      	movs	r1, #0
1a002f66:	e7f1      	b.n	1a002f4c <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002f68:	4630      	mov	r0, r6
1a002f6a:	f7ff ffd9 	bl	1a002f20 <Chip_SSP_SetClockRate>
1a002f6e:	bd70      	pop	{r4, r5, r6, pc}

1a002f70 <Chip_SSP_Init>:
}

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a002f70:	b510      	push	{r4, lr}
1a002f72:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a002f74:	f7ff ffbe 	bl	1a002ef4 <Chip_SSP_GetClockIndex>
1a002f78:	f7ff fe92 	bl	1a002ca0 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002f7c:	4620      	mov	r0, r4
1a002f7e:	f7ff ffc3 	bl	1a002f08 <Chip_SSP_GetPeriphClockIndex>
1a002f82:	f7ff fe8d 	bl	1a002ca0 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002f86:	6863      	ldr	r3, [r4, #4]
1a002f88:	f023 0304 	bic.w	r3, r3, #4
1a002f8c:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002f8e:	6823      	ldr	r3, [r4, #0]
1a002f90:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002f94:	f043 0307 	orr.w	r3, r3, #7
1a002f98:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a002f9a:	4902      	ldr	r1, [pc, #8]	; (1a002fa4 <Chip_SSP_Init+0x34>)
1a002f9c:	4620      	mov	r0, r4
1a002f9e:	f7ff ffc8 	bl	1a002f32 <Chip_SSP_SetBitRate>
1a002fa2:	bd10      	pop	{r4, pc}
1a002fa4:	000186a0 	.word	0x000186a0

1a002fa8 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a002fa8:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a002faa:	4b0d      	ldr	r3, [pc, #52]	; (1a002fe0 <SystemInit+0x38>)
1a002fac:	4a0d      	ldr	r2, [pc, #52]	; (1a002fe4 <SystemInit+0x3c>)
1a002fae:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a002fb0:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a002fb4:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a002fb6:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a002fba:	2b20      	cmp	r3, #32
1a002fbc:	d00d      	beq.n	1a002fda <SystemInit+0x32>
  {
    return 1U;           /* Single precision FPU */
  }
  else
  {
    return 0U;           /* No FPU */
1a002fbe:	2300      	movs	r3, #0

   if (SCB_GetFPUType() > 0)
1a002fc0:	b133      	cbz	r3, 1a002fd0 <SystemInit+0x28>
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a002fc2:	4a07      	ldr	r2, [pc, #28]	; (1a002fe0 <SystemInit+0x38>)
1a002fc4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a002fc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a002fcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

   /* Board specific SystemInit */
   Board_SystemInit();
1a002fd0:	f7ff fab8 	bl	1a002544 <Board_SystemInit>
   Board_Init();
1a002fd4:	f7ff fa3e 	bl	1a002454 <Board_Init>
1a002fd8:	bd08      	pop	{r3, pc}
    return 1U;           /* Single precision FPU */
1a002fda:	2301      	movs	r3, #1
1a002fdc:	e7f0      	b.n	1a002fc0 <SystemInit+0x18>
1a002fde:	bf00      	nop
1a002fe0:	e000ed00 	.word	0xe000ed00
1a002fe4:	1a000000 	.word	0x1a000000

1a002fe8 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a002fe8:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a002fea:	4d0b      	ldr	r5, [pc, #44]	; (1a003018 <gpioObtainPinInit+0x30>)
1a002fec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a002ff0:	182c      	adds	r4, r5, r0
1a002ff2:	5628      	ldrsb	r0, [r5, r0]
1a002ff4:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a002ff6:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a002ffa:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a002ffc:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a003000:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a003002:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a003006:	9b02      	ldr	r3, [sp, #8]
1a003008:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00300a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00300e:	9b03      	ldr	r3, [sp, #12]
1a003010:	701a      	strb	r2, [r3, #0]
}
1a003012:	bc30      	pop	{r4, r5}
1a003014:	4770      	bx	lr
1a003016:	bf00      	nop
1a003018:	1a004e1c 	.word	0x1a004e1c

1a00301c <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a00301c:	f110 0f02 	cmn.w	r0, #2
1a003020:	d02c      	beq.n	1a00307c <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a003022:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a003026:	d02b      	beq.n	1a003080 <gpioRead+0x64>
{
1a003028:	b500      	push	{lr}
1a00302a:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a00302c:	2300      	movs	r3, #0
1a00302e:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003032:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003036:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00303a:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a00303e:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003042:	f10d 030b 	add.w	r3, sp, #11
1a003046:	9301      	str	r3, [sp, #4]
1a003048:	ab03      	add	r3, sp, #12
1a00304a:	9300      	str	r3, [sp, #0]
1a00304c:	f10d 030d 	add.w	r3, sp, #13
1a003050:	f10d 020e 	add.w	r2, sp, #14
1a003054:	f10d 010f 	add.w	r1, sp, #15
1a003058:	f7ff ffc6 	bl	1a002fe8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a00305c:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a003060:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a003064:	015b      	lsls	r3, r3, #5
1a003066:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00306a:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00306e:	5c98      	ldrb	r0, [r3, r2]
1a003070:	3000      	adds	r0, #0
1a003072:	bf18      	it	ne
1a003074:	2001      	movne	r0, #1

   return ret_val;
}
1a003076:	b005      	add	sp, #20
1a003078:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a00307c:	2001      	movs	r0, #1
1a00307e:	4770      	bx	lr
      return FALSE;
1a003080:	2000      	movs	r0, #0
1a003082:	4770      	bx	lr

1a003084 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a003084:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a003086:	4b04      	ldr	r3, [pc, #16]	; (1a003098 <USB0_IRQHandler+0x14>)
1a003088:	681b      	ldr	r3, [r3, #0]
1a00308a:	681b      	ldr	r3, [r3, #0]
1a00308c:	68db      	ldr	r3, [r3, #12]
1a00308e:	4a03      	ldr	r2, [pc, #12]	; (1a00309c <USB0_IRQHandler+0x18>)
1a003090:	6810      	ldr	r0, [r2, #0]
1a003092:	4798      	blx	r3
1a003094:	bd08      	pop	{r3, pc}
1a003096:	bf00      	nop
1a003098:	10002c0c 	.word	0x10002c0c
1a00309c:	10002bbc 	.word	0x10002bbc

1a0030a0 <__aeabi_uldivmod>:
1a0030a0:	b953      	cbnz	r3, 1a0030b8 <__aeabi_uldivmod+0x18>
1a0030a2:	b94a      	cbnz	r2, 1a0030b8 <__aeabi_uldivmod+0x18>
1a0030a4:	2900      	cmp	r1, #0
1a0030a6:	bf08      	it	eq
1a0030a8:	2800      	cmpeq	r0, #0
1a0030aa:	bf1c      	itt	ne
1a0030ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0030b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0030b4:	f000 b97a 	b.w	1a0033ac <__aeabi_idiv0>
1a0030b8:	f1ad 0c08 	sub.w	ip, sp, #8
1a0030bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0030c0:	f000 f806 	bl	1a0030d0 <__udivmoddi4>
1a0030c4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0030c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0030cc:	b004      	add	sp, #16
1a0030ce:	4770      	bx	lr

1a0030d0 <__udivmoddi4>:
1a0030d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0030d4:	468c      	mov	ip, r1
1a0030d6:	460d      	mov	r5, r1
1a0030d8:	4604      	mov	r4, r0
1a0030da:	9e08      	ldr	r6, [sp, #32]
1a0030dc:	2b00      	cmp	r3, #0
1a0030de:	d151      	bne.n	1a003184 <__udivmoddi4+0xb4>
1a0030e0:	428a      	cmp	r2, r1
1a0030e2:	4617      	mov	r7, r2
1a0030e4:	d96d      	bls.n	1a0031c2 <__udivmoddi4+0xf2>
1a0030e6:	fab2 fe82 	clz	lr, r2
1a0030ea:	f1be 0f00 	cmp.w	lr, #0
1a0030ee:	d00b      	beq.n	1a003108 <__udivmoddi4+0x38>
1a0030f0:	f1ce 0c20 	rsb	ip, lr, #32
1a0030f4:	fa01 f50e 	lsl.w	r5, r1, lr
1a0030f8:	fa20 fc0c 	lsr.w	ip, r0, ip
1a0030fc:	fa02 f70e 	lsl.w	r7, r2, lr
1a003100:	ea4c 0c05 	orr.w	ip, ip, r5
1a003104:	fa00 f40e 	lsl.w	r4, r0, lr
1a003108:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a00310c:	0c25      	lsrs	r5, r4, #16
1a00310e:	fbbc f8fa 	udiv	r8, ip, sl
1a003112:	fa1f f987 	uxth.w	r9, r7
1a003116:	fb0a cc18 	mls	ip, sl, r8, ip
1a00311a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
1a00311e:	fb08 f309 	mul.w	r3, r8, r9
1a003122:	42ab      	cmp	r3, r5
1a003124:	d90a      	bls.n	1a00313c <__udivmoddi4+0x6c>
1a003126:	19ed      	adds	r5, r5, r7
1a003128:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
1a00312c:	f080 8123 	bcs.w	1a003376 <__udivmoddi4+0x2a6>
1a003130:	42ab      	cmp	r3, r5
1a003132:	f240 8120 	bls.w	1a003376 <__udivmoddi4+0x2a6>
1a003136:	f1a8 0802 	sub.w	r8, r8, #2
1a00313a:	443d      	add	r5, r7
1a00313c:	1aed      	subs	r5, r5, r3
1a00313e:	b2a4      	uxth	r4, r4
1a003140:	fbb5 f0fa 	udiv	r0, r5, sl
1a003144:	fb0a 5510 	mls	r5, sl, r0, r5
1a003148:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
1a00314c:	fb00 f909 	mul.w	r9, r0, r9
1a003150:	45a1      	cmp	r9, r4
1a003152:	d909      	bls.n	1a003168 <__udivmoddi4+0x98>
1a003154:	19e4      	adds	r4, r4, r7
1a003156:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00315a:	f080 810a 	bcs.w	1a003372 <__udivmoddi4+0x2a2>
1a00315e:	45a1      	cmp	r9, r4
1a003160:	f240 8107 	bls.w	1a003372 <__udivmoddi4+0x2a2>
1a003164:	3802      	subs	r0, #2
1a003166:	443c      	add	r4, r7
1a003168:	eba4 0409 	sub.w	r4, r4, r9
1a00316c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a003170:	2100      	movs	r1, #0
1a003172:	2e00      	cmp	r6, #0
1a003174:	d061      	beq.n	1a00323a <__udivmoddi4+0x16a>
1a003176:	fa24 f40e 	lsr.w	r4, r4, lr
1a00317a:	2300      	movs	r3, #0
1a00317c:	6034      	str	r4, [r6, #0]
1a00317e:	6073      	str	r3, [r6, #4]
1a003180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003184:	428b      	cmp	r3, r1
1a003186:	d907      	bls.n	1a003198 <__udivmoddi4+0xc8>
1a003188:	2e00      	cmp	r6, #0
1a00318a:	d054      	beq.n	1a003236 <__udivmoddi4+0x166>
1a00318c:	2100      	movs	r1, #0
1a00318e:	e886 0021 	stmia.w	r6, {r0, r5}
1a003192:	4608      	mov	r0, r1
1a003194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003198:	fab3 f183 	clz	r1, r3
1a00319c:	2900      	cmp	r1, #0
1a00319e:	f040 808e 	bne.w	1a0032be <__udivmoddi4+0x1ee>
1a0031a2:	42ab      	cmp	r3, r5
1a0031a4:	d302      	bcc.n	1a0031ac <__udivmoddi4+0xdc>
1a0031a6:	4282      	cmp	r2, r0
1a0031a8:	f200 80fa 	bhi.w	1a0033a0 <__udivmoddi4+0x2d0>
1a0031ac:	1a84      	subs	r4, r0, r2
1a0031ae:	eb65 0503 	sbc.w	r5, r5, r3
1a0031b2:	2001      	movs	r0, #1
1a0031b4:	46ac      	mov	ip, r5
1a0031b6:	2e00      	cmp	r6, #0
1a0031b8:	d03f      	beq.n	1a00323a <__udivmoddi4+0x16a>
1a0031ba:	e886 1010 	stmia.w	r6, {r4, ip}
1a0031be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0031c2:	b912      	cbnz	r2, 1a0031ca <__udivmoddi4+0xfa>
1a0031c4:	2701      	movs	r7, #1
1a0031c6:	fbb7 f7f2 	udiv	r7, r7, r2
1a0031ca:	fab7 fe87 	clz	lr, r7
1a0031ce:	f1be 0f00 	cmp.w	lr, #0
1a0031d2:	d134      	bne.n	1a00323e <__udivmoddi4+0x16e>
1a0031d4:	1beb      	subs	r3, r5, r7
1a0031d6:	0c3a      	lsrs	r2, r7, #16
1a0031d8:	fa1f fc87 	uxth.w	ip, r7
1a0031dc:	2101      	movs	r1, #1
1a0031de:	fbb3 f8f2 	udiv	r8, r3, r2
1a0031e2:	0c25      	lsrs	r5, r4, #16
1a0031e4:	fb02 3318 	mls	r3, r2, r8, r3
1a0031e8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a0031ec:	fb0c f308 	mul.w	r3, ip, r8
1a0031f0:	42ab      	cmp	r3, r5
1a0031f2:	d907      	bls.n	1a003204 <__udivmoddi4+0x134>
1a0031f4:	19ed      	adds	r5, r5, r7
1a0031f6:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
1a0031fa:	d202      	bcs.n	1a003202 <__udivmoddi4+0x132>
1a0031fc:	42ab      	cmp	r3, r5
1a0031fe:	f200 80d1 	bhi.w	1a0033a4 <__udivmoddi4+0x2d4>
1a003202:	4680      	mov	r8, r0
1a003204:	1aed      	subs	r5, r5, r3
1a003206:	b2a3      	uxth	r3, r4
1a003208:	fbb5 f0f2 	udiv	r0, r5, r2
1a00320c:	fb02 5510 	mls	r5, r2, r0, r5
1a003210:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
1a003214:	fb0c fc00 	mul.w	ip, ip, r0
1a003218:	45a4      	cmp	ip, r4
1a00321a:	d907      	bls.n	1a00322c <__udivmoddi4+0x15c>
1a00321c:	19e4      	adds	r4, r4, r7
1a00321e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003222:	d202      	bcs.n	1a00322a <__udivmoddi4+0x15a>
1a003224:	45a4      	cmp	ip, r4
1a003226:	f200 80b8 	bhi.w	1a00339a <__udivmoddi4+0x2ca>
1a00322a:	4618      	mov	r0, r3
1a00322c:	eba4 040c 	sub.w	r4, r4, ip
1a003230:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a003234:	e79d      	b.n	1a003172 <__udivmoddi4+0xa2>
1a003236:	4631      	mov	r1, r6
1a003238:	4630      	mov	r0, r6
1a00323a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00323e:	f1ce 0420 	rsb	r4, lr, #32
1a003242:	fa05 f30e 	lsl.w	r3, r5, lr
1a003246:	fa07 f70e 	lsl.w	r7, r7, lr
1a00324a:	fa20 f804 	lsr.w	r8, r0, r4
1a00324e:	0c3a      	lsrs	r2, r7, #16
1a003250:	fa25 f404 	lsr.w	r4, r5, r4
1a003254:	ea48 0803 	orr.w	r8, r8, r3
1a003258:	fbb4 f1f2 	udiv	r1, r4, r2
1a00325c:	ea4f 4518 	mov.w	r5, r8, lsr #16
1a003260:	fb02 4411 	mls	r4, r2, r1, r4
1a003264:	fa1f fc87 	uxth.w	ip, r7
1a003268:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
1a00326c:	fb01 f30c 	mul.w	r3, r1, ip
1a003270:	42ab      	cmp	r3, r5
1a003272:	fa00 f40e 	lsl.w	r4, r0, lr
1a003276:	d909      	bls.n	1a00328c <__udivmoddi4+0x1bc>
1a003278:	19ed      	adds	r5, r5, r7
1a00327a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
1a00327e:	f080 808a 	bcs.w	1a003396 <__udivmoddi4+0x2c6>
1a003282:	42ab      	cmp	r3, r5
1a003284:	f240 8087 	bls.w	1a003396 <__udivmoddi4+0x2c6>
1a003288:	3902      	subs	r1, #2
1a00328a:	443d      	add	r5, r7
1a00328c:	1aeb      	subs	r3, r5, r3
1a00328e:	fa1f f588 	uxth.w	r5, r8
1a003292:	fbb3 f0f2 	udiv	r0, r3, r2
1a003296:	fb02 3310 	mls	r3, r2, r0, r3
1a00329a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a00329e:	fb00 f30c 	mul.w	r3, r0, ip
1a0032a2:	42ab      	cmp	r3, r5
1a0032a4:	d907      	bls.n	1a0032b6 <__udivmoddi4+0x1e6>
1a0032a6:	19ed      	adds	r5, r5, r7
1a0032a8:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
1a0032ac:	d26f      	bcs.n	1a00338e <__udivmoddi4+0x2be>
1a0032ae:	42ab      	cmp	r3, r5
1a0032b0:	d96d      	bls.n	1a00338e <__udivmoddi4+0x2be>
1a0032b2:	3802      	subs	r0, #2
1a0032b4:	443d      	add	r5, r7
1a0032b6:	1aeb      	subs	r3, r5, r3
1a0032b8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a0032bc:	e78f      	b.n	1a0031de <__udivmoddi4+0x10e>
1a0032be:	f1c1 0720 	rsb	r7, r1, #32
1a0032c2:	fa22 f807 	lsr.w	r8, r2, r7
1a0032c6:	408b      	lsls	r3, r1
1a0032c8:	fa05 f401 	lsl.w	r4, r5, r1
1a0032cc:	ea48 0303 	orr.w	r3, r8, r3
1a0032d0:	fa20 fe07 	lsr.w	lr, r0, r7
1a0032d4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a0032d8:	40fd      	lsrs	r5, r7
1a0032da:	ea4e 0e04 	orr.w	lr, lr, r4
1a0032de:	fbb5 f9fc 	udiv	r9, r5, ip
1a0032e2:	ea4f 441e 	mov.w	r4, lr, lsr #16
1a0032e6:	fb0c 5519 	mls	r5, ip, r9, r5
1a0032ea:	fa1f f883 	uxth.w	r8, r3
1a0032ee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
1a0032f2:	fb09 f408 	mul.w	r4, r9, r8
1a0032f6:	42ac      	cmp	r4, r5
1a0032f8:	fa02 f201 	lsl.w	r2, r2, r1
1a0032fc:	fa00 fa01 	lsl.w	sl, r0, r1
1a003300:	d908      	bls.n	1a003314 <__udivmoddi4+0x244>
1a003302:	18ed      	adds	r5, r5, r3
1a003304:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a003308:	d243      	bcs.n	1a003392 <__udivmoddi4+0x2c2>
1a00330a:	42ac      	cmp	r4, r5
1a00330c:	d941      	bls.n	1a003392 <__udivmoddi4+0x2c2>
1a00330e:	f1a9 0902 	sub.w	r9, r9, #2
1a003312:	441d      	add	r5, r3
1a003314:	1b2d      	subs	r5, r5, r4
1a003316:	fa1f fe8e 	uxth.w	lr, lr
1a00331a:	fbb5 f0fc 	udiv	r0, r5, ip
1a00331e:	fb0c 5510 	mls	r5, ip, r0, r5
1a003322:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
1a003326:	fb00 f808 	mul.w	r8, r0, r8
1a00332a:	45a0      	cmp	r8, r4
1a00332c:	d907      	bls.n	1a00333e <__udivmoddi4+0x26e>
1a00332e:	18e4      	adds	r4, r4, r3
1a003330:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
1a003334:	d229      	bcs.n	1a00338a <__udivmoddi4+0x2ba>
1a003336:	45a0      	cmp	r8, r4
1a003338:	d927      	bls.n	1a00338a <__udivmoddi4+0x2ba>
1a00333a:	3802      	subs	r0, #2
1a00333c:	441c      	add	r4, r3
1a00333e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a003342:	eba4 0408 	sub.w	r4, r4, r8
1a003346:	fba0 8902 	umull	r8, r9, r0, r2
1a00334a:	454c      	cmp	r4, r9
1a00334c:	46c6      	mov	lr, r8
1a00334e:	464d      	mov	r5, r9
1a003350:	d315      	bcc.n	1a00337e <__udivmoddi4+0x2ae>
1a003352:	d012      	beq.n	1a00337a <__udivmoddi4+0x2aa>
1a003354:	b156      	cbz	r6, 1a00336c <__udivmoddi4+0x29c>
1a003356:	ebba 030e 	subs.w	r3, sl, lr
1a00335a:	eb64 0405 	sbc.w	r4, r4, r5
1a00335e:	fa04 f707 	lsl.w	r7, r4, r7
1a003362:	40cb      	lsrs	r3, r1
1a003364:	431f      	orrs	r7, r3
1a003366:	40cc      	lsrs	r4, r1
1a003368:	6037      	str	r7, [r6, #0]
1a00336a:	6074      	str	r4, [r6, #4]
1a00336c:	2100      	movs	r1, #0
1a00336e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003372:	4618      	mov	r0, r3
1a003374:	e6f8      	b.n	1a003168 <__udivmoddi4+0x98>
1a003376:	4690      	mov	r8, r2
1a003378:	e6e0      	b.n	1a00313c <__udivmoddi4+0x6c>
1a00337a:	45c2      	cmp	sl, r8
1a00337c:	d2ea      	bcs.n	1a003354 <__udivmoddi4+0x284>
1a00337e:	ebb8 0e02 	subs.w	lr, r8, r2
1a003382:	eb69 0503 	sbc.w	r5, r9, r3
1a003386:	3801      	subs	r0, #1
1a003388:	e7e4      	b.n	1a003354 <__udivmoddi4+0x284>
1a00338a:	4628      	mov	r0, r5
1a00338c:	e7d7      	b.n	1a00333e <__udivmoddi4+0x26e>
1a00338e:	4640      	mov	r0, r8
1a003390:	e791      	b.n	1a0032b6 <__udivmoddi4+0x1e6>
1a003392:	4681      	mov	r9, r0
1a003394:	e7be      	b.n	1a003314 <__udivmoddi4+0x244>
1a003396:	4601      	mov	r1, r0
1a003398:	e778      	b.n	1a00328c <__udivmoddi4+0x1bc>
1a00339a:	3802      	subs	r0, #2
1a00339c:	443c      	add	r4, r7
1a00339e:	e745      	b.n	1a00322c <__udivmoddi4+0x15c>
1a0033a0:	4608      	mov	r0, r1
1a0033a2:	e708      	b.n	1a0031b6 <__udivmoddi4+0xe6>
1a0033a4:	f1a8 0802 	sub.w	r8, r8, #2
1a0033a8:	443d      	add	r5, r7
1a0033aa:	e72b      	b.n	1a003204 <__udivmoddi4+0x134>

1a0033ac <__aeabi_idiv0>:
1a0033ac:	4770      	bx	lr
1a0033ae:	bf00      	nop

1a0033b0 <__sflush_r>:
1a0033b0:	898b      	ldrh	r3, [r1, #12]
1a0033b2:	071a      	lsls	r2, r3, #28
1a0033b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0033b8:	460d      	mov	r5, r1
1a0033ba:	4680      	mov	r8, r0
1a0033bc:	d433      	bmi.n	1a003426 <__sflush_r+0x76>
1a0033be:	684a      	ldr	r2, [r1, #4]
1a0033c0:	2a00      	cmp	r2, #0
1a0033c2:	dd67      	ble.n	1a003494 <__sflush_r+0xe4>
1a0033c4:	6aec      	ldr	r4, [r5, #44]	; 0x2c
1a0033c6:	2c00      	cmp	r4, #0
1a0033c8:	d045      	beq.n	1a003456 <__sflush_r+0xa6>
1a0033ca:	2200      	movs	r2, #0
1a0033cc:	f8d8 6000 	ldr.w	r6, [r8]
1a0033d0:	f8c8 2000 	str.w	r2, [r8]
1a0033d4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
1a0033d8:	d060      	beq.n	1a00349c <__sflush_r+0xec>
1a0033da:	6d6a      	ldr	r2, [r5, #84]	; 0x54
1a0033dc:	075f      	lsls	r7, r3, #29
1a0033de:	d505      	bpl.n	1a0033ec <__sflush_r+0x3c>
1a0033e0:	6869      	ldr	r1, [r5, #4]
1a0033e2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
1a0033e4:	1a52      	subs	r2, r2, r1
1a0033e6:	b10b      	cbz	r3, 1a0033ec <__sflush_r+0x3c>
1a0033e8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0033ea:	1ad2      	subs	r2, r2, r3
1a0033ec:	2300      	movs	r3, #0
1a0033ee:	6a29      	ldr	r1, [r5, #32]
1a0033f0:	4640      	mov	r0, r8
1a0033f2:	47a0      	blx	r4
1a0033f4:	1c44      	adds	r4, r0, #1
1a0033f6:	d039      	beq.n	1a00346c <__sflush_r+0xbc>
1a0033f8:	89ab      	ldrh	r3, [r5, #12]
1a0033fa:	692a      	ldr	r2, [r5, #16]
1a0033fc:	602a      	str	r2, [r5, #0]
1a0033fe:	04db      	lsls	r3, r3, #19
1a003400:	f04f 0200 	mov.w	r2, #0
1a003404:	606a      	str	r2, [r5, #4]
1a003406:	d443      	bmi.n	1a003490 <__sflush_r+0xe0>
1a003408:	6b69      	ldr	r1, [r5, #52]	; 0x34
1a00340a:	f8c8 6000 	str.w	r6, [r8]
1a00340e:	b311      	cbz	r1, 1a003456 <__sflush_r+0xa6>
1a003410:	f105 0344 	add.w	r3, r5, #68	; 0x44
1a003414:	4299      	cmp	r1, r3
1a003416:	d002      	beq.n	1a00341e <__sflush_r+0x6e>
1a003418:	4640      	mov	r0, r8
1a00341a:	f000 fb19 	bl	1a003a50 <_free_r>
1a00341e:	2000      	movs	r0, #0
1a003420:	6368      	str	r0, [r5, #52]	; 0x34
1a003422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003426:	690e      	ldr	r6, [r1, #16]
1a003428:	b1ae      	cbz	r6, 1a003456 <__sflush_r+0xa6>
1a00342a:	680c      	ldr	r4, [r1, #0]
1a00342c:	600e      	str	r6, [r1, #0]
1a00342e:	0798      	lsls	r0, r3, #30
1a003430:	bf0c      	ite	eq
1a003432:	694b      	ldreq	r3, [r1, #20]
1a003434:	2300      	movne	r3, #0
1a003436:	1ba4      	subs	r4, r4, r6
1a003438:	608b      	str	r3, [r1, #8]
1a00343a:	e00a      	b.n	1a003452 <__sflush_r+0xa2>
1a00343c:	4623      	mov	r3, r4
1a00343e:	4632      	mov	r2, r6
1a003440:	6aaf      	ldr	r7, [r5, #40]	; 0x28
1a003442:	6a29      	ldr	r1, [r5, #32]
1a003444:	4640      	mov	r0, r8
1a003446:	47b8      	blx	r7
1a003448:	2800      	cmp	r0, #0
1a00344a:	eba4 0400 	sub.w	r4, r4, r0
1a00344e:	4406      	add	r6, r0
1a003450:	dd04      	ble.n	1a00345c <__sflush_r+0xac>
1a003452:	2c00      	cmp	r4, #0
1a003454:	dcf2      	bgt.n	1a00343c <__sflush_r+0x8c>
1a003456:	2000      	movs	r0, #0
1a003458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00345c:	89ab      	ldrh	r3, [r5, #12]
1a00345e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003462:	81ab      	strh	r3, [r5, #12]
1a003464:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00346c:	f8d8 2000 	ldr.w	r2, [r8]
1a003470:	2a1d      	cmp	r2, #29
1a003472:	d8f3      	bhi.n	1a00345c <__sflush_r+0xac>
1a003474:	4b17      	ldr	r3, [pc, #92]	; (1a0034d4 <__sflush_r+0x124>)
1a003476:	40d3      	lsrs	r3, r2
1a003478:	43db      	mvns	r3, r3
1a00347a:	f013 0301 	ands.w	r3, r3, #1
1a00347e:	d1ed      	bne.n	1a00345c <__sflush_r+0xac>
1a003480:	89a9      	ldrh	r1, [r5, #12]
1a003482:	692c      	ldr	r4, [r5, #16]
1a003484:	606b      	str	r3, [r5, #4]
1a003486:	04c9      	lsls	r1, r1, #19
1a003488:	602c      	str	r4, [r5, #0]
1a00348a:	d5bd      	bpl.n	1a003408 <__sflush_r+0x58>
1a00348c:	2a00      	cmp	r2, #0
1a00348e:	d1bb      	bne.n	1a003408 <__sflush_r+0x58>
1a003490:	6568      	str	r0, [r5, #84]	; 0x54
1a003492:	e7b9      	b.n	1a003408 <__sflush_r+0x58>
1a003494:	6c0a      	ldr	r2, [r1, #64]	; 0x40
1a003496:	2a00      	cmp	r2, #0
1a003498:	dc94      	bgt.n	1a0033c4 <__sflush_r+0x14>
1a00349a:	e7dc      	b.n	1a003456 <__sflush_r+0xa6>
1a00349c:	2301      	movs	r3, #1
1a00349e:	6a29      	ldr	r1, [r5, #32]
1a0034a0:	4640      	mov	r0, r8
1a0034a2:	47a0      	blx	r4
1a0034a4:	1c43      	adds	r3, r0, #1
1a0034a6:	4602      	mov	r2, r0
1a0034a8:	d002      	beq.n	1a0034b0 <__sflush_r+0x100>
1a0034aa:	89ab      	ldrh	r3, [r5, #12]
1a0034ac:	6aec      	ldr	r4, [r5, #44]	; 0x2c
1a0034ae:	e795      	b.n	1a0033dc <__sflush_r+0x2c>
1a0034b0:	f8d8 3000 	ldr.w	r3, [r8]
1a0034b4:	2b00      	cmp	r3, #0
1a0034b6:	d0f8      	beq.n	1a0034aa <__sflush_r+0xfa>
1a0034b8:	2b1d      	cmp	r3, #29
1a0034ba:	d001      	beq.n	1a0034c0 <__sflush_r+0x110>
1a0034bc:	2b16      	cmp	r3, #22
1a0034be:	d102      	bne.n	1a0034c6 <__sflush_r+0x116>
1a0034c0:	f8c8 6000 	str.w	r6, [r8]
1a0034c4:	e7c7      	b.n	1a003456 <__sflush_r+0xa6>
1a0034c6:	89ab      	ldrh	r3, [r5, #12]
1a0034c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0034cc:	81ab      	strh	r3, [r5, #12]
1a0034ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0034d2:	bf00      	nop
1a0034d4:	20400001 	.word	0x20400001

1a0034d8 <_fflush_r>:
1a0034d8:	690b      	ldr	r3, [r1, #16]
1a0034da:	b333      	cbz	r3, 1a00352a <_fflush_r+0x52>
1a0034dc:	b510      	push	{r4, lr}
1a0034de:	4604      	mov	r4, r0
1a0034e0:	b082      	sub	sp, #8
1a0034e2:	b108      	cbz	r0, 1a0034e8 <_fflush_r+0x10>
1a0034e4:	6983      	ldr	r3, [r0, #24]
1a0034e6:	b1ab      	cbz	r3, 1a003514 <_fflush_r+0x3c>
1a0034e8:	4b11      	ldr	r3, [pc, #68]	; (1a003530 <_fflush_r+0x58>)
1a0034ea:	4299      	cmp	r1, r3
1a0034ec:	d019      	beq.n	1a003522 <_fflush_r+0x4a>
1a0034ee:	4b11      	ldr	r3, [pc, #68]	; (1a003534 <_fflush_r+0x5c>)
1a0034f0:	4299      	cmp	r1, r3
1a0034f2:	d018      	beq.n	1a003526 <_fflush_r+0x4e>
1a0034f4:	4b10      	ldr	r3, [pc, #64]	; (1a003538 <_fflush_r+0x60>)
1a0034f6:	4299      	cmp	r1, r3
1a0034f8:	bf08      	it	eq
1a0034fa:	68e1      	ldreq	r1, [r4, #12]
1a0034fc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
1a003500:	b913      	cbnz	r3, 1a003508 <_fflush_r+0x30>
1a003502:	2000      	movs	r0, #0
1a003504:	b002      	add	sp, #8
1a003506:	bd10      	pop	{r4, pc}
1a003508:	4620      	mov	r0, r4
1a00350a:	b002      	add	sp, #8
1a00350c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a003510:	f7ff bf4e 	b.w	1a0033b0 <__sflush_r>
1a003514:	9101      	str	r1, [sp, #4]
1a003516:	f000 f91b 	bl	1a003750 <__sinit>
1a00351a:	9901      	ldr	r1, [sp, #4]
1a00351c:	4b04      	ldr	r3, [pc, #16]	; (1a003530 <_fflush_r+0x58>)
1a00351e:	4299      	cmp	r1, r3
1a003520:	d1e5      	bne.n	1a0034ee <_fflush_r+0x16>
1a003522:	6861      	ldr	r1, [r4, #4]
1a003524:	e7ea      	b.n	1a0034fc <_fflush_r+0x24>
1a003526:	68a1      	ldr	r1, [r4, #8]
1a003528:	e7e8      	b.n	1a0034fc <_fflush_r+0x24>
1a00352a:	2000      	movs	r0, #0
1a00352c:	4770      	bx	lr
1a00352e:	bf00      	nop
1a003530:	1a004f44 	.word	0x1a004f44
1a003534:	1a004f24 	.word	0x1a004f24
1a003538:	1a004f04 	.word	0x1a004f04

1a00353c <fflush>:
1a00353c:	b120      	cbz	r0, 1a003548 <fflush+0xc>
1a00353e:	4b05      	ldr	r3, [pc, #20]	; (1a003554 <fflush+0x18>)
1a003540:	4601      	mov	r1, r0
1a003542:	6818      	ldr	r0, [r3, #0]
1a003544:	f7ff bfc8 	b.w	1a0034d8 <_fflush_r>
1a003548:	4b03      	ldr	r3, [pc, #12]	; (1a003558 <fflush+0x1c>)
1a00354a:	4904      	ldr	r1, [pc, #16]	; (1a00355c <fflush+0x20>)
1a00354c:	6818      	ldr	r0, [r3, #0]
1a00354e:	f000 b945 	b.w	1a0037dc <_fwalk_reent>
1a003552:	bf00      	nop
1a003554:	10000040 	.word	0x10000040
1a003558:	1a004f64 	.word	0x1a004f64
1a00355c:	1a0034d9 	.word	0x1a0034d9

1a003560 <__fp_unlock>:
1a003560:	2000      	movs	r0, #0
1a003562:	4770      	bx	lr

1a003564 <_cleanup_r>:
1a003564:	4901      	ldr	r1, [pc, #4]	; (1a00356c <_cleanup_r+0x8>)
1a003566:	f000 b939 	b.w	1a0037dc <_fwalk_reent>
1a00356a:	bf00      	nop
1a00356c:	1a0034d9 	.word	0x1a0034d9

1a003570 <__fp_lock>:
1a003570:	2000      	movs	r0, #0
1a003572:	4770      	bx	lr

1a003574 <__sfmoreglue>:
1a003574:	b570      	push	{r4, r5, r6, lr}
1a003576:	1e4a      	subs	r2, r1, #1
1a003578:	2568      	movs	r5, #104	; 0x68
1a00357a:	fb05 f502 	mul.w	r5, r5, r2
1a00357e:	460e      	mov	r6, r1
1a003580:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a003584:	f000 faac 	bl	1a003ae0 <_malloc_r>
1a003588:	4604      	mov	r4, r0
1a00358a:	b140      	cbz	r0, 1a00359e <__sfmoreglue+0x2a>
1a00358c:	2100      	movs	r1, #0
1a00358e:	300c      	adds	r0, #12
1a003590:	6066      	str	r6, [r4, #4]
1a003592:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a003596:	6021      	str	r1, [r4, #0]
1a003598:	60a0      	str	r0, [r4, #8]
1a00359a:	f000 fa0b 	bl	1a0039b4 <memset>
1a00359e:	4620      	mov	r0, r4
1a0035a0:	bd70      	pop	{r4, r5, r6, pc}
1a0035a2:	bf00      	nop

1a0035a4 <__sfp>:
1a0035a4:	4b20      	ldr	r3, [pc, #128]	; (1a003628 <__sfp+0x84>)
1a0035a6:	b570      	push	{r4, r5, r6, lr}
1a0035a8:	681d      	ldr	r5, [r3, #0]
1a0035aa:	69ab      	ldr	r3, [r5, #24]
1a0035ac:	4606      	mov	r6, r0
1a0035ae:	b35b      	cbz	r3, 1a003608 <__sfp+0x64>
1a0035b0:	3548      	adds	r5, #72	; 0x48
1a0035b2:	686b      	ldr	r3, [r5, #4]
1a0035b4:	68ac      	ldr	r4, [r5, #8]
1a0035b6:	3b01      	subs	r3, #1
1a0035b8:	d505      	bpl.n	1a0035c6 <__sfp+0x22>
1a0035ba:	e021      	b.n	1a003600 <__sfp+0x5c>
1a0035bc:	3b01      	subs	r3, #1
1a0035be:	1c5a      	adds	r2, r3, #1
1a0035c0:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a0035c4:	d01c      	beq.n	1a003600 <__sfp+0x5c>
1a0035c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a0035ca:	2a00      	cmp	r2, #0
1a0035cc:	d1f6      	bne.n	1a0035bc <__sfp+0x18>
1a0035ce:	2500      	movs	r5, #0
1a0035d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
1a0035d4:	2301      	movs	r3, #1
1a0035d6:	81e2      	strh	r2, [r4, #14]
1a0035d8:	81a3      	strh	r3, [r4, #12]
1a0035da:	6665      	str	r5, [r4, #100]	; 0x64
1a0035dc:	6025      	str	r5, [r4, #0]
1a0035de:	60a5      	str	r5, [r4, #8]
1a0035e0:	6065      	str	r5, [r4, #4]
1a0035e2:	6125      	str	r5, [r4, #16]
1a0035e4:	6165      	str	r5, [r4, #20]
1a0035e6:	61a5      	str	r5, [r4, #24]
1a0035e8:	4629      	mov	r1, r5
1a0035ea:	2208      	movs	r2, #8
1a0035ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a0035f0:	f000 f9e0 	bl	1a0039b4 <memset>
1a0035f4:	6365      	str	r5, [r4, #52]	; 0x34
1a0035f6:	63a5      	str	r5, [r4, #56]	; 0x38
1a0035f8:	64a5      	str	r5, [r4, #72]	; 0x48
1a0035fa:	64e5      	str	r5, [r4, #76]	; 0x4c
1a0035fc:	4620      	mov	r0, r4
1a0035fe:	bd70      	pop	{r4, r5, r6, pc}
1a003600:	6828      	ldr	r0, [r5, #0]
1a003602:	b128      	cbz	r0, 1a003610 <__sfp+0x6c>
1a003604:	4605      	mov	r5, r0
1a003606:	e7d4      	b.n	1a0035b2 <__sfp+0xe>
1a003608:	4628      	mov	r0, r5
1a00360a:	f000 f80f 	bl	1a00362c <__sinit.part.1>
1a00360e:	e7cf      	b.n	1a0035b0 <__sfp+0xc>
1a003610:	2104      	movs	r1, #4
1a003612:	4630      	mov	r0, r6
1a003614:	f7ff ffae 	bl	1a003574 <__sfmoreglue>
1a003618:	6028      	str	r0, [r5, #0]
1a00361a:	2800      	cmp	r0, #0
1a00361c:	d1f2      	bne.n	1a003604 <__sfp+0x60>
1a00361e:	230c      	movs	r3, #12
1a003620:	4604      	mov	r4, r0
1a003622:	6033      	str	r3, [r6, #0]
1a003624:	e7ea      	b.n	1a0035fc <__sfp+0x58>
1a003626:	bf00      	nop
1a003628:	1a004f64 	.word	0x1a004f64

1a00362c <__sinit.part.1>:
1a00362c:	4b3d      	ldr	r3, [pc, #244]	; (1a003724 <__sinit.part.1+0xf8>)
1a00362e:	493e      	ldr	r1, [pc, #248]	; (1a003728 <__sinit.part.1+0xfc>)
1a003630:	681a      	ldr	r2, [r3, #0]
1a003632:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003636:	4290      	cmp	r0, r2
1a003638:	f04f 0300 	mov.w	r3, #0
1a00363c:	6483      	str	r3, [r0, #72]	; 0x48
1a00363e:	64c3      	str	r3, [r0, #76]	; 0x4c
1a003640:	6503      	str	r3, [r0, #80]	; 0x50
1a003642:	bf08      	it	eq
1a003644:	2301      	moveq	r3, #1
1a003646:	b083      	sub	sp, #12
1a003648:	bf08      	it	eq
1a00364a:	6183      	streq	r3, [r0, #24]
1a00364c:	6281      	str	r1, [r0, #40]	; 0x28
1a00364e:	4607      	mov	r7, r0
1a003650:	f7ff ffa8 	bl	1a0035a4 <__sfp>
1a003654:	6078      	str	r0, [r7, #4]
1a003656:	4638      	mov	r0, r7
1a003658:	f7ff ffa4 	bl	1a0035a4 <__sfp>
1a00365c:	60b8      	str	r0, [r7, #8]
1a00365e:	4638      	mov	r0, r7
1a003660:	f7ff ffa0 	bl	1a0035a4 <__sfp>
1a003664:	687d      	ldr	r5, [r7, #4]
1a003666:	60f8      	str	r0, [r7, #12]
1a003668:	2400      	movs	r4, #0
1a00366a:	2304      	movs	r3, #4
1a00366c:	81ab      	strh	r3, [r5, #12]
1a00366e:	602c      	str	r4, [r5, #0]
1a003670:	606c      	str	r4, [r5, #4]
1a003672:	60ac      	str	r4, [r5, #8]
1a003674:	666c      	str	r4, [r5, #100]	; 0x64
1a003676:	81ec      	strh	r4, [r5, #14]
1a003678:	612c      	str	r4, [r5, #16]
1a00367a:	616c      	str	r4, [r5, #20]
1a00367c:	61ac      	str	r4, [r5, #24]
1a00367e:	4621      	mov	r1, r4
1a003680:	f105 005c 	add.w	r0, r5, #92	; 0x5c
1a003684:	2208      	movs	r2, #8
1a003686:	f000 f995 	bl	1a0039b4 <memset>
1a00368a:	68be      	ldr	r6, [r7, #8]
1a00368c:	f8df b09c 	ldr.w	fp, [pc, #156]	; 1a00372c <__sinit.part.1+0x100>
1a003690:	f8df a09c 	ldr.w	sl, [pc, #156]	; 1a003730 <__sinit.part.1+0x104>
1a003694:	f8df 909c 	ldr.w	r9, [pc, #156]	; 1a003734 <__sinit.part.1+0x108>
1a003698:	f8df 809c 	ldr.w	r8, [pc, #156]	; 1a003738 <__sinit.part.1+0x10c>
1a00369c:	f8c5 b024 	str.w	fp, [r5, #36]	; 0x24
1a0036a0:	2301      	movs	r3, #1
1a0036a2:	2209      	movs	r2, #9
1a0036a4:	f8c5 a028 	str.w	sl, [r5, #40]	; 0x28
1a0036a8:	f8c5 902c 	str.w	r9, [r5, #44]	; 0x2c
1a0036ac:	f8c5 8030 	str.w	r8, [r5, #48]	; 0x30
1a0036b0:	622d      	str	r5, [r5, #32]
1a0036b2:	4621      	mov	r1, r4
1a0036b4:	81f3      	strh	r3, [r6, #14]
1a0036b6:	81b2      	strh	r2, [r6, #12]
1a0036b8:	6034      	str	r4, [r6, #0]
1a0036ba:	6074      	str	r4, [r6, #4]
1a0036bc:	60b4      	str	r4, [r6, #8]
1a0036be:	6674      	str	r4, [r6, #100]	; 0x64
1a0036c0:	6134      	str	r4, [r6, #16]
1a0036c2:	6174      	str	r4, [r6, #20]
1a0036c4:	61b4      	str	r4, [r6, #24]
1a0036c6:	f106 005c 	add.w	r0, r6, #92	; 0x5c
1a0036ca:	2208      	movs	r2, #8
1a0036cc:	9301      	str	r3, [sp, #4]
1a0036ce:	f000 f971 	bl	1a0039b4 <memset>
1a0036d2:	68fd      	ldr	r5, [r7, #12]
1a0036d4:	6236      	str	r6, [r6, #32]
1a0036d6:	2012      	movs	r0, #18
1a0036d8:	2202      	movs	r2, #2
1a0036da:	f8c6 b024 	str.w	fp, [r6, #36]	; 0x24
1a0036de:	f8c6 a028 	str.w	sl, [r6, #40]	; 0x28
1a0036e2:	f8c6 902c 	str.w	r9, [r6, #44]	; 0x2c
1a0036e6:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
1a0036ea:	4621      	mov	r1, r4
1a0036ec:	81a8      	strh	r0, [r5, #12]
1a0036ee:	81ea      	strh	r2, [r5, #14]
1a0036f0:	602c      	str	r4, [r5, #0]
1a0036f2:	606c      	str	r4, [r5, #4]
1a0036f4:	60ac      	str	r4, [r5, #8]
1a0036f6:	666c      	str	r4, [r5, #100]	; 0x64
1a0036f8:	612c      	str	r4, [r5, #16]
1a0036fa:	616c      	str	r4, [r5, #20]
1a0036fc:	61ac      	str	r4, [r5, #24]
1a0036fe:	f105 005c 	add.w	r0, r5, #92	; 0x5c
1a003702:	2208      	movs	r2, #8
1a003704:	f000 f956 	bl	1a0039b4 <memset>
1a003708:	9b01      	ldr	r3, [sp, #4]
1a00370a:	622d      	str	r5, [r5, #32]
1a00370c:	f8c5 b024 	str.w	fp, [r5, #36]	; 0x24
1a003710:	f8c5 a028 	str.w	sl, [r5, #40]	; 0x28
1a003714:	f8c5 902c 	str.w	r9, [r5, #44]	; 0x2c
1a003718:	f8c5 8030 	str.w	r8, [r5, #48]	; 0x30
1a00371c:	61bb      	str	r3, [r7, #24]
1a00371e:	b003      	add	sp, #12
1a003720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003724:	1a004f64 	.word	0x1a004f64
1a003728:	1a003565 	.word	0x1a003565
1a00372c:	1a0043b9 	.word	0x1a0043b9
1a003730:	1a0043e1 	.word	0x1a0043e1
1a003734:	1a00441d 	.word	0x1a00441d
1a003738:	1a00443d 	.word	0x1a00443d

1a00373c <_cleanup>:
1a00373c:	4b02      	ldr	r3, [pc, #8]	; (1a003748 <_cleanup+0xc>)
1a00373e:	4903      	ldr	r1, [pc, #12]	; (1a00374c <_cleanup+0x10>)
1a003740:	6818      	ldr	r0, [r3, #0]
1a003742:	f000 b84b 	b.w	1a0037dc <_fwalk_reent>
1a003746:	bf00      	nop
1a003748:	1a004f64 	.word	0x1a004f64
1a00374c:	1a0034d9 	.word	0x1a0034d9

1a003750 <__sinit>:
1a003750:	6983      	ldr	r3, [r0, #24]
1a003752:	b903      	cbnz	r3, 1a003756 <__sinit+0x6>
1a003754:	e76a      	b.n	1a00362c <__sinit.part.1>
1a003756:	4770      	bx	lr

1a003758 <__sfp_lock_acquire>:
1a003758:	4770      	bx	lr
1a00375a:	bf00      	nop

1a00375c <__sfp_lock_release>:
1a00375c:	4770      	bx	lr
1a00375e:	bf00      	nop

1a003760 <__sinit_lock_acquire>:
1a003760:	4770      	bx	lr
1a003762:	bf00      	nop

1a003764 <__sinit_lock_release>:
1a003764:	4770      	bx	lr
1a003766:	bf00      	nop

1a003768 <__fp_lock_all>:
1a003768:	4b02      	ldr	r3, [pc, #8]	; (1a003774 <__fp_lock_all+0xc>)
1a00376a:	4903      	ldr	r1, [pc, #12]	; (1a003778 <__fp_lock_all+0x10>)
1a00376c:	6818      	ldr	r0, [r3, #0]
1a00376e:	f000 b80f 	b.w	1a003790 <_fwalk>
1a003772:	bf00      	nop
1a003774:	10000040 	.word	0x10000040
1a003778:	1a003571 	.word	0x1a003571

1a00377c <__fp_unlock_all>:
1a00377c:	4b02      	ldr	r3, [pc, #8]	; (1a003788 <__fp_unlock_all+0xc>)
1a00377e:	4903      	ldr	r1, [pc, #12]	; (1a00378c <__fp_unlock_all+0x10>)
1a003780:	6818      	ldr	r0, [r3, #0]
1a003782:	f000 b805 	b.w	1a003790 <_fwalk>
1a003786:	bf00      	nop
1a003788:	10000040 	.word	0x10000040
1a00378c:	1a003561 	.word	0x1a003561

1a003790 <_fwalk>:
1a003790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003794:	f110 0748 	adds.w	r7, r0, #72	; 0x48
1a003798:	d01b      	beq.n	1a0037d2 <_fwalk+0x42>
1a00379a:	4688      	mov	r8, r1
1a00379c:	2600      	movs	r6, #0
1a00379e:	687d      	ldr	r5, [r7, #4]
1a0037a0:	68bc      	ldr	r4, [r7, #8]
1a0037a2:	3d01      	subs	r5, #1
1a0037a4:	d40f      	bmi.n	1a0037c6 <_fwalk+0x36>
1a0037a6:	89a3      	ldrh	r3, [r4, #12]
1a0037a8:	2b01      	cmp	r3, #1
1a0037aa:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
1a0037ae:	d906      	bls.n	1a0037be <_fwalk+0x2e>
1a0037b0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
1a0037b4:	3301      	adds	r3, #1
1a0037b6:	4620      	mov	r0, r4
1a0037b8:	d001      	beq.n	1a0037be <_fwalk+0x2e>
1a0037ba:	47c0      	blx	r8
1a0037bc:	4306      	orrs	r6, r0
1a0037be:	1c6b      	adds	r3, r5, #1
1a0037c0:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a0037c4:	d1ef      	bne.n	1a0037a6 <_fwalk+0x16>
1a0037c6:	683f      	ldr	r7, [r7, #0]
1a0037c8:	2f00      	cmp	r7, #0
1a0037ca:	d1e8      	bne.n	1a00379e <_fwalk+0xe>
1a0037cc:	4630      	mov	r0, r6
1a0037ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0037d2:	463e      	mov	r6, r7
1a0037d4:	4630      	mov	r0, r6
1a0037d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0037da:	bf00      	nop

1a0037dc <_fwalk_reent>:
1a0037dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0037e0:	f110 0748 	adds.w	r7, r0, #72	; 0x48
1a0037e4:	d01f      	beq.n	1a003826 <_fwalk_reent+0x4a>
1a0037e6:	4688      	mov	r8, r1
1a0037e8:	4606      	mov	r6, r0
1a0037ea:	f04f 0900 	mov.w	r9, #0
1a0037ee:	687d      	ldr	r5, [r7, #4]
1a0037f0:	68bc      	ldr	r4, [r7, #8]
1a0037f2:	3d01      	subs	r5, #1
1a0037f4:	d411      	bmi.n	1a00381a <_fwalk_reent+0x3e>
1a0037f6:	89a3      	ldrh	r3, [r4, #12]
1a0037f8:	2b01      	cmp	r3, #1
1a0037fa:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
1a0037fe:	d908      	bls.n	1a003812 <_fwalk_reent+0x36>
1a003800:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
1a003804:	3301      	adds	r3, #1
1a003806:	4621      	mov	r1, r4
1a003808:	4630      	mov	r0, r6
1a00380a:	d002      	beq.n	1a003812 <_fwalk_reent+0x36>
1a00380c:	47c0      	blx	r8
1a00380e:	ea49 0900 	orr.w	r9, r9, r0
1a003812:	1c6b      	adds	r3, r5, #1
1a003814:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a003818:	d1ed      	bne.n	1a0037f6 <_fwalk_reent+0x1a>
1a00381a:	683f      	ldr	r7, [r7, #0]
1a00381c:	2f00      	cmp	r7, #0
1a00381e:	d1e6      	bne.n	1a0037ee <_fwalk_reent+0x12>
1a003820:	4648      	mov	r0, r9
1a003822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003826:	46b9      	mov	r9, r7
1a003828:	4648      	mov	r0, r9
1a00382a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00382e:	bf00      	nop

1a003830 <__libc_init_array>:
1a003830:	b570      	push	{r4, r5, r6, lr}
1a003832:	4e0f      	ldr	r6, [pc, #60]	; (1a003870 <__libc_init_array+0x40>)
1a003834:	4d0f      	ldr	r5, [pc, #60]	; (1a003874 <__libc_init_array+0x44>)
1a003836:	1b76      	subs	r6, r6, r5
1a003838:	10b6      	asrs	r6, r6, #2
1a00383a:	bf18      	it	ne
1a00383c:	2400      	movne	r4, #0
1a00383e:	d005      	beq.n	1a00384c <__libc_init_array+0x1c>
1a003840:	3401      	adds	r4, #1
1a003842:	f855 3b04 	ldr.w	r3, [r5], #4
1a003846:	4798      	blx	r3
1a003848:	42a6      	cmp	r6, r4
1a00384a:	d1f9      	bne.n	1a003840 <__libc_init_array+0x10>
1a00384c:	4e0a      	ldr	r6, [pc, #40]	; (1a003878 <__libc_init_array+0x48>)
1a00384e:	4d0b      	ldr	r5, [pc, #44]	; (1a00387c <__libc_init_array+0x4c>)
1a003850:	1b76      	subs	r6, r6, r5
1a003852:	f7fc fdda 	bl	1a00040a <_init>
1a003856:	10b6      	asrs	r6, r6, #2
1a003858:	bf18      	it	ne
1a00385a:	2400      	movne	r4, #0
1a00385c:	d006      	beq.n	1a00386c <__libc_init_array+0x3c>
1a00385e:	3401      	adds	r4, #1
1a003860:	f855 3b04 	ldr.w	r3, [r5], #4
1a003864:	4798      	blx	r3
1a003866:	42a6      	cmp	r6, r4
1a003868:	d1f9      	bne.n	1a00385e <__libc_init_array+0x2e>
1a00386a:	bd70      	pop	{r4, r5, r6, pc}
1a00386c:	bd70      	pop	{r4, r5, r6, pc}
1a00386e:	bf00      	nop
1a003870:	1a004fa8 	.word	0x1a004fa8
1a003874:	1a004fa8 	.word	0x1a004fa8
1a003878:	1a004fac 	.word	0x1a004fac
1a00387c:	1a004fa8 	.word	0x1a004fa8

1a003880 <memcpy>:
1a003880:	4684      	mov	ip, r0
1a003882:	ea41 0300 	orr.w	r3, r1, r0
1a003886:	f013 0303 	ands.w	r3, r3, #3
1a00388a:	d16d      	bne.n	1a003968 <memcpy+0xe8>
1a00388c:	3a40      	subs	r2, #64	; 0x40
1a00388e:	d341      	bcc.n	1a003914 <memcpy+0x94>
1a003890:	f851 3b04 	ldr.w	r3, [r1], #4
1a003894:	f840 3b04 	str.w	r3, [r0], #4
1a003898:	f851 3b04 	ldr.w	r3, [r1], #4
1a00389c:	f840 3b04 	str.w	r3, [r0], #4
1a0038a0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038a4:	f840 3b04 	str.w	r3, [r0], #4
1a0038a8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038ac:	f840 3b04 	str.w	r3, [r0], #4
1a0038b0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038b4:	f840 3b04 	str.w	r3, [r0], #4
1a0038b8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038bc:	f840 3b04 	str.w	r3, [r0], #4
1a0038c0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038c4:	f840 3b04 	str.w	r3, [r0], #4
1a0038c8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038cc:	f840 3b04 	str.w	r3, [r0], #4
1a0038d0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038d4:	f840 3b04 	str.w	r3, [r0], #4
1a0038d8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038dc:	f840 3b04 	str.w	r3, [r0], #4
1a0038e0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038e4:	f840 3b04 	str.w	r3, [r0], #4
1a0038e8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038ec:	f840 3b04 	str.w	r3, [r0], #4
1a0038f0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038f4:	f840 3b04 	str.w	r3, [r0], #4
1a0038f8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0038fc:	f840 3b04 	str.w	r3, [r0], #4
1a003900:	f851 3b04 	ldr.w	r3, [r1], #4
1a003904:	f840 3b04 	str.w	r3, [r0], #4
1a003908:	f851 3b04 	ldr.w	r3, [r1], #4
1a00390c:	f840 3b04 	str.w	r3, [r0], #4
1a003910:	3a40      	subs	r2, #64	; 0x40
1a003912:	d2bd      	bcs.n	1a003890 <memcpy+0x10>
1a003914:	3230      	adds	r2, #48	; 0x30
1a003916:	d311      	bcc.n	1a00393c <memcpy+0xbc>
1a003918:	f851 3b04 	ldr.w	r3, [r1], #4
1a00391c:	f840 3b04 	str.w	r3, [r0], #4
1a003920:	f851 3b04 	ldr.w	r3, [r1], #4
1a003924:	f840 3b04 	str.w	r3, [r0], #4
1a003928:	f851 3b04 	ldr.w	r3, [r1], #4
1a00392c:	f840 3b04 	str.w	r3, [r0], #4
1a003930:	f851 3b04 	ldr.w	r3, [r1], #4
1a003934:	f840 3b04 	str.w	r3, [r0], #4
1a003938:	3a10      	subs	r2, #16
1a00393a:	d2ed      	bcs.n	1a003918 <memcpy+0x98>
1a00393c:	320c      	adds	r2, #12
1a00393e:	d305      	bcc.n	1a00394c <memcpy+0xcc>
1a003940:	f851 3b04 	ldr.w	r3, [r1], #4
1a003944:	f840 3b04 	str.w	r3, [r0], #4
1a003948:	3a04      	subs	r2, #4
1a00394a:	d2f9      	bcs.n	1a003940 <memcpy+0xc0>
1a00394c:	3204      	adds	r2, #4
1a00394e:	d008      	beq.n	1a003962 <memcpy+0xe2>
1a003950:	07d2      	lsls	r2, r2, #31
1a003952:	bf1c      	itt	ne
1a003954:	f811 3b01 	ldrbne.w	r3, [r1], #1
1a003958:	f800 3b01 	strbne.w	r3, [r0], #1
1a00395c:	d301      	bcc.n	1a003962 <memcpy+0xe2>
1a00395e:	880b      	ldrh	r3, [r1, #0]
1a003960:	8003      	strh	r3, [r0, #0]
1a003962:	4660      	mov	r0, ip
1a003964:	4770      	bx	lr
1a003966:	bf00      	nop
1a003968:	2a08      	cmp	r2, #8
1a00396a:	d313      	bcc.n	1a003994 <memcpy+0x114>
1a00396c:	078b      	lsls	r3, r1, #30
1a00396e:	d08d      	beq.n	1a00388c <memcpy+0xc>
1a003970:	f010 0303 	ands.w	r3, r0, #3
1a003974:	d08a      	beq.n	1a00388c <memcpy+0xc>
1a003976:	f1c3 0304 	rsb	r3, r3, #4
1a00397a:	1ad2      	subs	r2, r2, r3
1a00397c:	07db      	lsls	r3, r3, #31
1a00397e:	bf1c      	itt	ne
1a003980:	f811 3b01 	ldrbne.w	r3, [r1], #1
1a003984:	f800 3b01 	strbne.w	r3, [r0], #1
1a003988:	d380      	bcc.n	1a00388c <memcpy+0xc>
1a00398a:	f831 3b02 	ldrh.w	r3, [r1], #2
1a00398e:	f820 3b02 	strh.w	r3, [r0], #2
1a003992:	e77b      	b.n	1a00388c <memcpy+0xc>
1a003994:	3a04      	subs	r2, #4
1a003996:	d3d9      	bcc.n	1a00394c <memcpy+0xcc>
1a003998:	3a01      	subs	r2, #1
1a00399a:	f811 3b01 	ldrb.w	r3, [r1], #1
1a00399e:	f800 3b01 	strb.w	r3, [r0], #1
1a0039a2:	d2f9      	bcs.n	1a003998 <memcpy+0x118>
1a0039a4:	780b      	ldrb	r3, [r1, #0]
1a0039a6:	7003      	strb	r3, [r0, #0]
1a0039a8:	784b      	ldrb	r3, [r1, #1]
1a0039aa:	7043      	strb	r3, [r0, #1]
1a0039ac:	788b      	ldrb	r3, [r1, #2]
1a0039ae:	7083      	strb	r3, [r0, #2]
1a0039b0:	4660      	mov	r0, ip
1a0039b2:	4770      	bx	lr

1a0039b4 <memset>:
1a0039b4:	b470      	push	{r4, r5, r6}
1a0039b6:	0786      	lsls	r6, r0, #30
1a0039b8:	d046      	beq.n	1a003a48 <memset+0x94>
1a0039ba:	1e54      	subs	r4, r2, #1
1a0039bc:	2a00      	cmp	r2, #0
1a0039be:	d041      	beq.n	1a003a44 <memset+0x90>
1a0039c0:	b2ca      	uxtb	r2, r1
1a0039c2:	4603      	mov	r3, r0
1a0039c4:	e002      	b.n	1a0039cc <memset+0x18>
1a0039c6:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
1a0039ca:	d33b      	bcc.n	1a003a44 <memset+0x90>
1a0039cc:	f803 2b01 	strb.w	r2, [r3], #1
1a0039d0:	079d      	lsls	r5, r3, #30
1a0039d2:	d1f8      	bne.n	1a0039c6 <memset+0x12>
1a0039d4:	2c03      	cmp	r4, #3
1a0039d6:	d92e      	bls.n	1a003a36 <memset+0x82>
1a0039d8:	b2cd      	uxtb	r5, r1
1a0039da:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a0039de:	2c0f      	cmp	r4, #15
1a0039e0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a0039e4:	d919      	bls.n	1a003a1a <memset+0x66>
1a0039e6:	f103 0210 	add.w	r2, r3, #16
1a0039ea:	4626      	mov	r6, r4
1a0039ec:	3e10      	subs	r6, #16
1a0039ee:	2e0f      	cmp	r6, #15
1a0039f0:	f842 5c10 	str.w	r5, [r2, #-16]
1a0039f4:	f842 5c0c 	str.w	r5, [r2, #-12]
1a0039f8:	f842 5c08 	str.w	r5, [r2, #-8]
1a0039fc:	f842 5c04 	str.w	r5, [r2, #-4]
1a003a00:	f102 0210 	add.w	r2, r2, #16
1a003a04:	d8f2      	bhi.n	1a0039ec <memset+0x38>
1a003a06:	f1a4 0210 	sub.w	r2, r4, #16
1a003a0a:	f022 020f 	bic.w	r2, r2, #15
1a003a0e:	f004 040f 	and.w	r4, r4, #15
1a003a12:	3210      	adds	r2, #16
1a003a14:	2c03      	cmp	r4, #3
1a003a16:	4413      	add	r3, r2
1a003a18:	d90d      	bls.n	1a003a36 <memset+0x82>
1a003a1a:	461e      	mov	r6, r3
1a003a1c:	4622      	mov	r2, r4
1a003a1e:	3a04      	subs	r2, #4
1a003a20:	2a03      	cmp	r2, #3
1a003a22:	f846 5b04 	str.w	r5, [r6], #4
1a003a26:	d8fa      	bhi.n	1a003a1e <memset+0x6a>
1a003a28:	1f22      	subs	r2, r4, #4
1a003a2a:	f022 0203 	bic.w	r2, r2, #3
1a003a2e:	3204      	adds	r2, #4
1a003a30:	4413      	add	r3, r2
1a003a32:	f004 0403 	and.w	r4, r4, #3
1a003a36:	b12c      	cbz	r4, 1a003a44 <memset+0x90>
1a003a38:	b2c9      	uxtb	r1, r1
1a003a3a:	441c      	add	r4, r3
1a003a3c:	f803 1b01 	strb.w	r1, [r3], #1
1a003a40:	429c      	cmp	r4, r3
1a003a42:	d1fb      	bne.n	1a003a3c <memset+0x88>
1a003a44:	bc70      	pop	{r4, r5, r6}
1a003a46:	4770      	bx	lr
1a003a48:	4614      	mov	r4, r2
1a003a4a:	4603      	mov	r3, r0
1a003a4c:	e7c2      	b.n	1a0039d4 <memset+0x20>
1a003a4e:	bf00      	nop

1a003a50 <_free_r>:
1a003a50:	b191      	cbz	r1, 1a003a78 <_free_r+0x28>
1a003a52:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a003a56:	3904      	subs	r1, #4
1a003a58:	2b00      	cmp	r3, #0
1a003a5a:	bfb8      	it	lt
1a003a5c:	18c9      	addlt	r1, r1, r3
1a003a5e:	4b1f      	ldr	r3, [pc, #124]	; (1a003adc <_free_r+0x8c>)
1a003a60:	681a      	ldr	r2, [r3, #0]
1a003a62:	b1fa      	cbz	r2, 1a003aa4 <_free_r+0x54>
1a003a64:	428a      	cmp	r2, r1
1a003a66:	b430      	push	{r4, r5}
1a003a68:	d90a      	bls.n	1a003a80 <_free_r+0x30>
1a003a6a:	6808      	ldr	r0, [r1, #0]
1a003a6c:	180c      	adds	r4, r1, r0
1a003a6e:	42a2      	cmp	r2, r4
1a003a70:	d026      	beq.n	1a003ac0 <_free_r+0x70>
1a003a72:	604a      	str	r2, [r1, #4]
1a003a74:	6019      	str	r1, [r3, #0]
1a003a76:	bc30      	pop	{r4, r5}
1a003a78:	4770      	bx	lr
1a003a7a:	428b      	cmp	r3, r1
1a003a7c:	d803      	bhi.n	1a003a86 <_free_r+0x36>
1a003a7e:	461a      	mov	r2, r3
1a003a80:	6853      	ldr	r3, [r2, #4]
1a003a82:	2b00      	cmp	r3, #0
1a003a84:	d1f9      	bne.n	1a003a7a <_free_r+0x2a>
1a003a86:	6814      	ldr	r4, [r2, #0]
1a003a88:	1915      	adds	r5, r2, r4
1a003a8a:	428d      	cmp	r5, r1
1a003a8c:	d00d      	beq.n	1a003aaa <_free_r+0x5a>
1a003a8e:	d806      	bhi.n	1a003a9e <_free_r+0x4e>
1a003a90:	6808      	ldr	r0, [r1, #0]
1a003a92:	180c      	adds	r4, r1, r0
1a003a94:	429c      	cmp	r4, r3
1a003a96:	d019      	beq.n	1a003acc <_free_r+0x7c>
1a003a98:	604b      	str	r3, [r1, #4]
1a003a9a:	6051      	str	r1, [r2, #4]
1a003a9c:	e7eb      	b.n	1a003a76 <_free_r+0x26>
1a003a9e:	230c      	movs	r3, #12
1a003aa0:	6003      	str	r3, [r0, #0]
1a003aa2:	e7e8      	b.n	1a003a76 <_free_r+0x26>
1a003aa4:	604a      	str	r2, [r1, #4]
1a003aa6:	6019      	str	r1, [r3, #0]
1a003aa8:	4770      	bx	lr
1a003aaa:	6809      	ldr	r1, [r1, #0]
1a003aac:	440c      	add	r4, r1
1a003aae:	1911      	adds	r1, r2, r4
1a003ab0:	4299      	cmp	r1, r3
1a003ab2:	6014      	str	r4, [r2, #0]
1a003ab4:	d1df      	bne.n	1a003a76 <_free_r+0x26>
1a003ab6:	cb0a      	ldmia	r3, {r1, r3}
1a003ab8:	440c      	add	r4, r1
1a003aba:	6053      	str	r3, [r2, #4]
1a003abc:	6014      	str	r4, [r2, #0]
1a003abe:	e7da      	b.n	1a003a76 <_free_r+0x26>
1a003ac0:	6814      	ldr	r4, [r2, #0]
1a003ac2:	6852      	ldr	r2, [r2, #4]
1a003ac4:	604a      	str	r2, [r1, #4]
1a003ac6:	4420      	add	r0, r4
1a003ac8:	6008      	str	r0, [r1, #0]
1a003aca:	e7d3      	b.n	1a003a74 <_free_r+0x24>
1a003acc:	681c      	ldr	r4, [r3, #0]
1a003ace:	685b      	ldr	r3, [r3, #4]
1a003ad0:	604b      	str	r3, [r1, #4]
1a003ad2:	4420      	add	r0, r4
1a003ad4:	6008      	str	r0, [r1, #0]
1a003ad6:	6051      	str	r1, [r2, #4]
1a003ad8:	e7cd      	b.n	1a003a76 <_free_r+0x26>
1a003ada:	bf00      	nop
1a003adc:	10002bc0 	.word	0x10002bc0

1a003ae0 <_malloc_r>:
1a003ae0:	b570      	push	{r4, r5, r6, lr}
1a003ae2:	1ccc      	adds	r4, r1, #3
1a003ae4:	f024 0403 	bic.w	r4, r4, #3
1a003ae8:	3408      	adds	r4, #8
1a003aea:	2c0c      	cmp	r4, #12
1a003aec:	bf38      	it	cc
1a003aee:	240c      	movcc	r4, #12
1a003af0:	2c00      	cmp	r4, #0
1a003af2:	4606      	mov	r6, r0
1a003af4:	db3b      	blt.n	1a003b6e <_malloc_r+0x8e>
1a003af6:	42a1      	cmp	r1, r4
1a003af8:	d839      	bhi.n	1a003b6e <_malloc_r+0x8e>
1a003afa:	4d27      	ldr	r5, [pc, #156]	; (1a003b98 <_malloc_r+0xb8>)
1a003afc:	6829      	ldr	r1, [r5, #0]
1a003afe:	b151      	cbz	r1, 1a003b16 <_malloc_r+0x36>
1a003b00:	680a      	ldr	r2, [r1, #0]
1a003b02:	1b12      	subs	r2, r2, r4
1a003b04:	d404      	bmi.n	1a003b10 <_malloc_r+0x30>
1a003b06:	e036      	b.n	1a003b76 <_malloc_r+0x96>
1a003b08:	681a      	ldr	r2, [r3, #0]
1a003b0a:	1b12      	subs	r2, r2, r4
1a003b0c:	d51a      	bpl.n	1a003b44 <_malloc_r+0x64>
1a003b0e:	4619      	mov	r1, r3
1a003b10:	684b      	ldr	r3, [r1, #4]
1a003b12:	2b00      	cmp	r3, #0
1a003b14:	d1f8      	bne.n	1a003b08 <_malloc_r+0x28>
1a003b16:	6869      	ldr	r1, [r5, #4]
1a003b18:	2900      	cmp	r1, #0
1a003b1a:	d037      	beq.n	1a003b8c <_malloc_r+0xac>
1a003b1c:	4621      	mov	r1, r4
1a003b1e:	4630      	mov	r0, r6
1a003b20:	f7fc fcc8 	bl	1a0004b4 <_sbrk_r>
1a003b24:	1c43      	adds	r3, r0, #1
1a003b26:	d022      	beq.n	1a003b6e <_malloc_r+0x8e>
1a003b28:	1cc3      	adds	r3, r0, #3
1a003b2a:	f023 0503 	bic.w	r5, r3, #3
1a003b2e:	42a8      	cmp	r0, r5
1a003b30:	d005      	beq.n	1a003b3e <_malloc_r+0x5e>
1a003b32:	1a29      	subs	r1, r5, r0
1a003b34:	4630      	mov	r0, r6
1a003b36:	f7fc fcbd 	bl	1a0004b4 <_sbrk_r>
1a003b3a:	3001      	adds	r0, #1
1a003b3c:	d017      	beq.n	1a003b6e <_malloc_r+0x8e>
1a003b3e:	602c      	str	r4, [r5, #0]
1a003b40:	462b      	mov	r3, r5
1a003b42:	e004      	b.n	1a003b4e <_malloc_r+0x6e>
1a003b44:	2a0b      	cmp	r2, #11
1a003b46:	d90d      	bls.n	1a003b64 <_malloc_r+0x84>
1a003b48:	601a      	str	r2, [r3, #0]
1a003b4a:	4413      	add	r3, r2
1a003b4c:	601c      	str	r4, [r3, #0]
1a003b4e:	f103 000b 	add.w	r0, r3, #11
1a003b52:	f020 0007 	bic.w	r0, r0, #7
1a003b56:	1d1a      	adds	r2, r3, #4
1a003b58:	1a82      	subs	r2, r0, r2
1a003b5a:	d002      	beq.n	1a003b62 <_malloc_r+0x82>
1a003b5c:	4251      	negs	r1, r2
1a003b5e:	5099      	str	r1, [r3, r2]
1a003b60:	bd70      	pop	{r4, r5, r6, pc}
1a003b62:	bd70      	pop	{r4, r5, r6, pc}
1a003b64:	428b      	cmp	r3, r1
1a003b66:	d00e      	beq.n	1a003b86 <_malloc_r+0xa6>
1a003b68:	685a      	ldr	r2, [r3, #4]
1a003b6a:	604a      	str	r2, [r1, #4]
1a003b6c:	e7ef      	b.n	1a003b4e <_malloc_r+0x6e>
1a003b6e:	230c      	movs	r3, #12
1a003b70:	6033      	str	r3, [r6, #0]
1a003b72:	2000      	movs	r0, #0
1a003b74:	bd70      	pop	{r4, r5, r6, pc}
1a003b76:	2a0b      	cmp	r2, #11
1a003b78:	d803      	bhi.n	1a003b82 <_malloc_r+0xa2>
1a003b7a:	684a      	ldr	r2, [r1, #4]
1a003b7c:	460b      	mov	r3, r1
1a003b7e:	602a      	str	r2, [r5, #0]
1a003b80:	e7e5      	b.n	1a003b4e <_malloc_r+0x6e>
1a003b82:	460b      	mov	r3, r1
1a003b84:	e7e0      	b.n	1a003b48 <_malloc_r+0x68>
1a003b86:	460a      	mov	r2, r1
1a003b88:	460b      	mov	r3, r1
1a003b8a:	e7f8      	b.n	1a003b7e <_malloc_r+0x9e>
1a003b8c:	4630      	mov	r0, r6
1a003b8e:	f7fc fc91 	bl	1a0004b4 <_sbrk_r>
1a003b92:	6068      	str	r0, [r5, #4]
1a003b94:	e7c2      	b.n	1a003b1c <_malloc_r+0x3c>
1a003b96:	bf00      	nop
1a003b98:	10002bc0 	.word	0x10002bc0

1a003b9c <__sfputc_r>:
1a003b9c:	6893      	ldr	r3, [r2, #8]
1a003b9e:	3b01      	subs	r3, #1
1a003ba0:	2b00      	cmp	r3, #0
1a003ba2:	b410      	push	{r4}
1a003ba4:	6093      	str	r3, [r2, #8]
1a003ba6:	db08      	blt.n	1a003bba <__sfputc_r+0x1e>
1a003ba8:	b2cc      	uxtb	r4, r1
1a003baa:	6813      	ldr	r3, [r2, #0]
1a003bac:	1c58      	adds	r0, r3, #1
1a003bae:	6010      	str	r0, [r2, #0]
1a003bb0:	7019      	strb	r1, [r3, #0]
1a003bb2:	4620      	mov	r0, r4
1a003bb4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003bb8:	4770      	bx	lr
1a003bba:	6994      	ldr	r4, [r2, #24]
1a003bbc:	42a3      	cmp	r3, r4
1a003bbe:	db02      	blt.n	1a003bc6 <__sfputc_r+0x2a>
1a003bc0:	b2cc      	uxtb	r4, r1
1a003bc2:	2c0a      	cmp	r4, #10
1a003bc4:	d1f1      	bne.n	1a003baa <__sfputc_r+0xe>
1a003bc6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003bca:	f000 bc3b 	b.w	1a004444 <__swbuf_r>
1a003bce:	bf00      	nop

1a003bd0 <__sfputs_r>:
1a003bd0:	b193      	cbz	r3, 1a003bf8 <__sfputs_r+0x28>
1a003bd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003bd4:	4614      	mov	r4, r2
1a003bd6:	460f      	mov	r7, r1
1a003bd8:	4606      	mov	r6, r0
1a003bda:	18d5      	adds	r5, r2, r3
1a003bdc:	e001      	b.n	1a003be2 <__sfputs_r+0x12>
1a003bde:	42ac      	cmp	r4, r5
1a003be0:	d008      	beq.n	1a003bf4 <__sfputs_r+0x24>
1a003be2:	463a      	mov	r2, r7
1a003be4:	f814 1b01 	ldrb.w	r1, [r4], #1
1a003be8:	4630      	mov	r0, r6
1a003bea:	f7ff ffd7 	bl	1a003b9c <__sfputc_r>
1a003bee:	1c43      	adds	r3, r0, #1
1a003bf0:	d1f5      	bne.n	1a003bde <__sfputs_r+0xe>
1a003bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003bf4:	2000      	movs	r0, #0
1a003bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003bf8:	2000      	movs	r0, #0
1a003bfa:	4770      	bx	lr

1a003bfc <__sprint_r>:
1a003bfc:	6893      	ldr	r3, [r2, #8]
1a003bfe:	b510      	push	{r4, lr}
1a003c00:	4614      	mov	r4, r2
1a003c02:	b913      	cbnz	r3, 1a003c0a <__sprint_r+0xe>
1a003c04:	6053      	str	r3, [r2, #4]
1a003c06:	4618      	mov	r0, r3
1a003c08:	bd10      	pop	{r4, pc}
1a003c0a:	f000 fcf7 	bl	1a0045fc <__sfvwrite_r>
1a003c0e:	2300      	movs	r3, #0
1a003c10:	60a3      	str	r3, [r4, #8]
1a003c12:	6063      	str	r3, [r4, #4]
1a003c14:	bd10      	pop	{r4, pc}
1a003c16:	bf00      	nop

1a003c18 <_vfiprintf_r>:
1a003c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003c1c:	b09d      	sub	sp, #116	; 0x74
1a003c1e:	4689      	mov	r9, r1
1a003c20:	4614      	mov	r4, r2
1a003c22:	9303      	str	r3, [sp, #12]
1a003c24:	4682      	mov	sl, r0
1a003c26:	b118      	cbz	r0, 1a003c30 <_vfiprintf_r+0x18>
1a003c28:	6983      	ldr	r3, [r0, #24]
1a003c2a:	2b00      	cmp	r3, #0
1a003c2c:	f000 810a 	beq.w	1a003e44 <_vfiprintf_r+0x22c>
1a003c30:	4b8a      	ldr	r3, [pc, #552]	; (1a003e5c <_vfiprintf_r+0x244>)
1a003c32:	4599      	cmp	r9, r3
1a003c34:	f000 810c 	beq.w	1a003e50 <_vfiprintf_r+0x238>
1a003c38:	4b89      	ldr	r3, [pc, #548]	; (1a003e60 <_vfiprintf_r+0x248>)
1a003c3a:	4599      	cmp	r9, r3
1a003c3c:	f000 810b 	beq.w	1a003e56 <_vfiprintf_r+0x23e>
1a003c40:	4b88      	ldr	r3, [pc, #544]	; (1a003e64 <_vfiprintf_r+0x24c>)
1a003c42:	4599      	cmp	r9, r3
1a003c44:	bf08      	it	eq
1a003c46:	f8da 900c 	ldreq.w	r9, [sl, #12]
1a003c4a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a003c4e:	0718      	lsls	r0, r3, #28
1a003c50:	f140 80ee 	bpl.w	1a003e30 <_vfiprintf_r+0x218>
1a003c54:	f8d9 3010 	ldr.w	r3, [r9, #16]
1a003c58:	2b00      	cmp	r3, #0
1a003c5a:	f000 80e9 	beq.w	1a003e30 <_vfiprintf_r+0x218>
1a003c5e:	2330      	movs	r3, #48	; 0x30
1a003c60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a003c64:	7823      	ldrb	r3, [r4, #0]
1a003c66:	4e80      	ldr	r6, [pc, #512]	; (1a003e68 <_vfiprintf_r+0x250>)
1a003c68:	2100      	movs	r1, #0
1a003c6a:	2220      	movs	r2, #32
1a003c6c:	9109      	str	r1, [sp, #36]	; 0x24
1a003c6e:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
1a003c72:	2701      	movs	r7, #1
1a003c74:	2b00      	cmp	r3, #0
1a003c76:	f000 8084 	beq.w	1a003d82 <_vfiprintf_r+0x16a>
1a003c7a:	2b25      	cmp	r3, #37	; 0x25
1a003c7c:	4625      	mov	r5, r4
1a003c7e:	d103      	bne.n	1a003c88 <_vfiprintf_r+0x70>
1a003c80:	e017      	b.n	1a003cb2 <_vfiprintf_r+0x9a>
1a003c82:	2b25      	cmp	r3, #37	; 0x25
1a003c84:	f000 8085 	beq.w	1a003d92 <_vfiprintf_r+0x17a>
1a003c88:	f815 3f01 	ldrb.w	r3, [r5, #1]!
1a003c8c:	2b00      	cmp	r3, #0
1a003c8e:	d1f8      	bne.n	1a003c82 <_vfiprintf_r+0x6a>
1a003c90:	ebb5 0b04 	subs.w	fp, r5, r4
1a003c94:	d075      	beq.n	1a003d82 <_vfiprintf_r+0x16a>
1a003c96:	4622      	mov	r2, r4
1a003c98:	465b      	mov	r3, fp
1a003c9a:	4649      	mov	r1, r9
1a003c9c:	4650      	mov	r0, sl
1a003c9e:	f7ff ff97 	bl	1a003bd0 <__sfputs_r>
1a003ca2:	3001      	adds	r0, #1
1a003ca4:	d06d      	beq.n	1a003d82 <_vfiprintf_r+0x16a>
1a003ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003ca8:	782a      	ldrb	r2, [r5, #0]
1a003caa:	445b      	add	r3, fp
1a003cac:	9309      	str	r3, [sp, #36]	; 0x24
1a003cae:	2a00      	cmp	r2, #0
1a003cb0:	d067      	beq.n	1a003d82 <_vfiprintf_r+0x16a>
1a003cb2:	2300      	movs	r3, #0
1a003cb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a003cb8:	3501      	adds	r5, #1
1a003cba:	9304      	str	r3, [sp, #16]
1a003cbc:	9307      	str	r3, [sp, #28]
1a003cbe:	9306      	str	r3, [sp, #24]
1a003cc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a003cc4:	931a      	str	r3, [sp, #104]	; 0x68
1a003cc6:	9205      	str	r2, [sp, #20]
1a003cc8:	e004      	b.n	1a003cd4 <_vfiprintf_r+0xbc>
1a003cca:	9a04      	ldr	r2, [sp, #16]
1a003ccc:	fa07 f303 	lsl.w	r3, r7, r3
1a003cd0:	4313      	orrs	r3, r2
1a003cd2:	9304      	str	r3, [sp, #16]
1a003cd4:	7829      	ldrb	r1, [r5, #0]
1a003cd6:	2205      	movs	r2, #5
1a003cd8:	4630      	mov	r0, r6
1a003cda:	f000 fe79 	bl	1a0049d0 <memchr>
1a003cde:	462c      	mov	r4, r5
1a003ce0:	1b83      	subs	r3, r0, r6
1a003ce2:	3501      	adds	r5, #1
1a003ce4:	2800      	cmp	r0, #0
1a003ce6:	d1f0      	bne.n	1a003cca <_vfiprintf_r+0xb2>
1a003ce8:	9b04      	ldr	r3, [sp, #16]
1a003cea:	06d9      	lsls	r1, r3, #27
1a003cec:	bf44      	itt	mi
1a003cee:	2220      	movmi	r2, #32
1a003cf0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a003cf4:	7821      	ldrb	r1, [r4, #0]
1a003cf6:	071a      	lsls	r2, r3, #28
1a003cf8:	bf44      	itt	mi
1a003cfa:	222b      	movmi	r2, #43	; 0x2b
1a003cfc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a003d00:	292a      	cmp	r1, #42	; 0x2a
1a003d02:	d069      	beq.n	1a003dd8 <_vfiprintf_r+0x1c0>
1a003d04:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a003d08:	2a09      	cmp	r2, #9
1a003d0a:	d80b      	bhi.n	1a003d24 <_vfiprintf_r+0x10c>
1a003d0c:	9b07      	ldr	r3, [sp, #28]
1a003d0e:	f814 1f01 	ldrb.w	r1, [r4, #1]!
1a003d12:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a003d16:	eb02 0343 	add.w	r3, r2, r3, lsl #1
1a003d1a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a003d1e:	2a09      	cmp	r2, #9
1a003d20:	d9f5      	bls.n	1a003d0e <_vfiprintf_r+0xf6>
1a003d22:	9307      	str	r3, [sp, #28]
1a003d24:	292e      	cmp	r1, #46	; 0x2e
1a003d26:	d03f      	beq.n	1a003da8 <_vfiprintf_r+0x190>
1a003d28:	4d50      	ldr	r5, [pc, #320]	; (1a003e6c <_vfiprintf_r+0x254>)
1a003d2a:	2203      	movs	r2, #3
1a003d2c:	4628      	mov	r0, r5
1a003d2e:	f000 fe4f 	bl	1a0049d0 <memchr>
1a003d32:	b138      	cbz	r0, 1a003d44 <_vfiprintf_r+0x12c>
1a003d34:	9b04      	ldr	r3, [sp, #16]
1a003d36:	1b40      	subs	r0, r0, r5
1a003d38:	2240      	movs	r2, #64	; 0x40
1a003d3a:	fa02 f000 	lsl.w	r0, r2, r0
1a003d3e:	4303      	orrs	r3, r0
1a003d40:	3401      	adds	r4, #1
1a003d42:	9304      	str	r3, [sp, #16]
1a003d44:	7821      	ldrb	r1, [r4, #0]
1a003d46:	484a      	ldr	r0, [pc, #296]	; (1a003e70 <_vfiprintf_r+0x258>)
1a003d48:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a003d4c:	2206      	movs	r2, #6
1a003d4e:	3401      	adds	r4, #1
1a003d50:	f000 fe3e 	bl	1a0049d0 <memchr>
1a003d54:	2800      	cmp	r0, #0
1a003d56:	d049      	beq.n	1a003dec <_vfiprintf_r+0x1d4>
1a003d58:	4b46      	ldr	r3, [pc, #280]	; (1a003e74 <_vfiprintf_r+0x25c>)
1a003d5a:	b1f3      	cbz	r3, 1a003d9a <_vfiprintf_r+0x182>
1a003d5c:	ab03      	add	r3, sp, #12
1a003d5e:	9300      	str	r3, [sp, #0]
1a003d60:	464a      	mov	r2, r9
1a003d62:	4b45      	ldr	r3, [pc, #276]	; (1a003e78 <_vfiprintf_r+0x260>)
1a003d64:	a904      	add	r1, sp, #16
1a003d66:	4650      	mov	r0, sl
1a003d68:	f3af 8000 	nop.w
1a003d6c:	4680      	mov	r8, r0
1a003d6e:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
1a003d72:	d006      	beq.n	1a003d82 <_vfiprintf_r+0x16a>
1a003d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003d76:	4443      	add	r3, r8
1a003d78:	9309      	str	r3, [sp, #36]	; 0x24
1a003d7a:	7823      	ldrb	r3, [r4, #0]
1a003d7c:	2b00      	cmp	r3, #0
1a003d7e:	f47f af7c 	bne.w	1a003c7a <_vfiprintf_r+0x62>
1a003d82:	f8b9 300c 	ldrh.w	r3, [r9, #12]
1a003d86:	065b      	lsls	r3, r3, #25
1a003d88:	d459      	bmi.n	1a003e3e <_vfiprintf_r+0x226>
1a003d8a:	9809      	ldr	r0, [sp, #36]	; 0x24
1a003d8c:	b01d      	add	sp, #116	; 0x74
1a003d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003d92:	ebb5 0b04 	subs.w	fp, r5, r4
1a003d96:	d08c      	beq.n	1a003cb2 <_vfiprintf_r+0x9a>
1a003d98:	e77d      	b.n	1a003c96 <_vfiprintf_r+0x7e>
1a003d9a:	9b03      	ldr	r3, [sp, #12]
1a003d9c:	3307      	adds	r3, #7
1a003d9e:	f023 0307 	bic.w	r3, r3, #7
1a003da2:	3308      	adds	r3, #8
1a003da4:	9303      	str	r3, [sp, #12]
1a003da6:	e7e5      	b.n	1a003d74 <_vfiprintf_r+0x15c>
1a003da8:	7861      	ldrb	r1, [r4, #1]
1a003daa:	292a      	cmp	r1, #42	; 0x2a
1a003dac:	f104 0001 	add.w	r0, r4, #1
1a003db0:	d026      	beq.n	1a003e00 <_vfiprintf_r+0x1e8>
1a003db2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a003db6:	2300      	movs	r3, #0
1a003db8:	2a09      	cmp	r2, #9
1a003dba:	9305      	str	r3, [sp, #20]
1a003dbc:	4604      	mov	r4, r0
1a003dbe:	d8b3      	bhi.n	1a003d28 <_vfiprintf_r+0x110>
1a003dc0:	f814 1f01 	ldrb.w	r1, [r4, #1]!
1a003dc4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a003dc8:	eb02 0343 	add.w	r3, r2, r3, lsl #1
1a003dcc:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a003dd0:	2a09      	cmp	r2, #9
1a003dd2:	d9f5      	bls.n	1a003dc0 <_vfiprintf_r+0x1a8>
1a003dd4:	9305      	str	r3, [sp, #20]
1a003dd6:	e7a7      	b.n	1a003d28 <_vfiprintf_r+0x110>
1a003dd8:	9a03      	ldr	r2, [sp, #12]
1a003dda:	6811      	ldr	r1, [r2, #0]
1a003ddc:	3204      	adds	r2, #4
1a003dde:	2900      	cmp	r1, #0
1a003de0:	9203      	str	r2, [sp, #12]
1a003de2:	db1f      	blt.n	1a003e24 <_vfiprintf_r+0x20c>
1a003de4:	9107      	str	r1, [sp, #28]
1a003de6:	7861      	ldrb	r1, [r4, #1]
1a003de8:	3401      	adds	r4, #1
1a003dea:	e79b      	b.n	1a003d24 <_vfiprintf_r+0x10c>
1a003dec:	ab03      	add	r3, sp, #12
1a003dee:	9300      	str	r3, [sp, #0]
1a003df0:	464a      	mov	r2, r9
1a003df2:	4b21      	ldr	r3, [pc, #132]	; (1a003e78 <_vfiprintf_r+0x260>)
1a003df4:	a904      	add	r1, sp, #16
1a003df6:	4650      	mov	r0, sl
1a003df8:	f000 f8e6 	bl	1a003fc8 <_printf_i>
1a003dfc:	4680      	mov	r8, r0
1a003dfe:	e7b6      	b.n	1a003d6e <_vfiprintf_r+0x156>
1a003e00:	9b03      	ldr	r3, [sp, #12]
1a003e02:	681a      	ldr	r2, [r3, #0]
1a003e04:	9205      	str	r2, [sp, #20]
1a003e06:	2a00      	cmp	r2, #0
1a003e08:	f103 0304 	add.w	r3, r3, #4
1a003e0c:	9303      	str	r3, [sp, #12]
1a003e0e:	bfb8      	it	lt
1a003e10:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
1a003e14:	f104 0302 	add.w	r3, r4, #2
1a003e18:	bfae      	itee	ge
1a003e1a:	78a1      	ldrbge	r1, [r4, #2]
1a003e1c:	78a1      	ldrblt	r1, [r4, #2]
1a003e1e:	9205      	strlt	r2, [sp, #20]
1a003e20:	461c      	mov	r4, r3
1a003e22:	e781      	b.n	1a003d28 <_vfiprintf_r+0x110>
1a003e24:	4249      	negs	r1, r1
1a003e26:	f043 0302 	orr.w	r3, r3, #2
1a003e2a:	9107      	str	r1, [sp, #28]
1a003e2c:	9304      	str	r3, [sp, #16]
1a003e2e:	e7da      	b.n	1a003de6 <_vfiprintf_r+0x1ce>
1a003e30:	4649      	mov	r1, r9
1a003e32:	4650      	mov	r0, sl
1a003e34:	f000 fb68 	bl	1a004508 <__swsetup_r>
1a003e38:	2800      	cmp	r0, #0
1a003e3a:	f43f af10 	beq.w	1a003c5e <_vfiprintf_r+0x46>
1a003e3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003e42:	e7a3      	b.n	1a003d8c <_vfiprintf_r+0x174>
1a003e44:	f7ff fc84 	bl	1a003750 <__sinit>
1a003e48:	4b04      	ldr	r3, [pc, #16]	; (1a003e5c <_vfiprintf_r+0x244>)
1a003e4a:	4599      	cmp	r9, r3
1a003e4c:	f47f aef4 	bne.w	1a003c38 <_vfiprintf_r+0x20>
1a003e50:	f8da 9004 	ldr.w	r9, [sl, #4]
1a003e54:	e6f9      	b.n	1a003c4a <_vfiprintf_r+0x32>
1a003e56:	f8da 9008 	ldr.w	r9, [sl, #8]
1a003e5a:	e6f6      	b.n	1a003c4a <_vfiprintf_r+0x32>
1a003e5c:	1a004f44 	.word	0x1a004f44
1a003e60:	1a004f24 	.word	0x1a004f24
1a003e64:	1a004f04 	.word	0x1a004f04
1a003e68:	1a004f6c 	.word	0x1a004f6c
1a003e6c:	1a004f74 	.word	0x1a004f74
1a003e70:	1a004f78 	.word	0x1a004f78
1a003e74:	00000000 	.word	0x00000000
1a003e78:	1a003bd1 	.word	0x1a003bd1

1a003e7c <vfiprintf>:
1a003e7c:	b410      	push	{r4}
1a003e7e:	4c04      	ldr	r4, [pc, #16]	; (1a003e90 <vfiprintf+0x14>)
1a003e80:	4613      	mov	r3, r2
1a003e82:	460a      	mov	r2, r1
1a003e84:	4601      	mov	r1, r0
1a003e86:	6820      	ldr	r0, [r4, #0]
1a003e88:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003e8c:	f7ff bec4 	b.w	1a003c18 <_vfiprintf_r>
1a003e90:	10000040 	.word	0x10000040

1a003e94 <_printf_common>:
1a003e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003e98:	460c      	mov	r4, r1
1a003e9a:	4691      	mov	r9, r2
1a003e9c:	690a      	ldr	r2, [r1, #16]
1a003e9e:	6889      	ldr	r1, [r1, #8]
1a003ea0:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a003ea4:	428a      	cmp	r2, r1
1a003ea6:	bfb8      	it	lt
1a003ea8:	460a      	movlt	r2, r1
1a003eaa:	f8c9 2000 	str.w	r2, [r9]
1a003eae:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
1a003eb2:	4606      	mov	r6, r0
1a003eb4:	461f      	mov	r7, r3
1a003eb6:	b111      	cbz	r1, 1a003ebe <_printf_common+0x2a>
1a003eb8:	3201      	adds	r2, #1
1a003eba:	f8c9 2000 	str.w	r2, [r9]
1a003ebe:	6823      	ldr	r3, [r4, #0]
1a003ec0:	0699      	lsls	r1, r3, #26
1a003ec2:	d55d      	bpl.n	1a003f80 <_printf_common+0xec>
1a003ec4:	f8d9 2000 	ldr.w	r2, [r9]
1a003ec8:	3202      	adds	r2, #2
1a003eca:	f8c9 2000 	str.w	r2, [r9]
1a003ece:	6823      	ldr	r3, [r4, #0]
1a003ed0:	f013 0f06 	tst.w	r3, #6
1a003ed4:	4619      	mov	r1, r3
1a003ed6:	d11d      	bne.n	1a003f14 <_printf_common+0x80>
1a003ed8:	68e1      	ldr	r1, [r4, #12]
1a003eda:	1a8a      	subs	r2, r1, r2
1a003edc:	2a00      	cmp	r2, #0
1a003ede:	bfd8      	it	le
1a003ee0:	4619      	movle	r1, r3
1a003ee2:	dd17      	ble.n	1a003f14 <_printf_common+0x80>
1a003ee4:	f104 0a19 	add.w	sl, r4, #25
1a003ee8:	2500      	movs	r5, #0
1a003eea:	e005      	b.n	1a003ef8 <_printf_common+0x64>
1a003eec:	68e3      	ldr	r3, [r4, #12]
1a003eee:	f8d9 2000 	ldr.w	r2, [r9]
1a003ef2:	1a9b      	subs	r3, r3, r2
1a003ef4:	42ab      	cmp	r3, r5
1a003ef6:	dd0c      	ble.n	1a003f12 <_printf_common+0x7e>
1a003ef8:	2301      	movs	r3, #1
1a003efa:	4652      	mov	r2, sl
1a003efc:	4639      	mov	r1, r7
1a003efe:	4630      	mov	r0, r6
1a003f00:	47c0      	blx	r8
1a003f02:	3001      	adds	r0, #1
1a003f04:	f105 0501 	add.w	r5, r5, #1
1a003f08:	d1f0      	bne.n	1a003eec <_printf_common+0x58>
1a003f0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003f12:	6821      	ldr	r1, [r4, #0]
1a003f14:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a003f18:	3300      	adds	r3, #0
1a003f1a:	bf18      	it	ne
1a003f1c:	2301      	movne	r3, #1
1a003f1e:	068a      	lsls	r2, r1, #26
1a003f20:	d50a      	bpl.n	1a003f38 <_printf_common+0xa4>
1a003f22:	18e1      	adds	r1, r4, r3
1a003f24:	1c5a      	adds	r2, r3, #1
1a003f26:	2030      	movs	r0, #48	; 0x30
1a003f28:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a003f2c:	4422      	add	r2, r4
1a003f2e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a003f32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a003f36:	3302      	adds	r3, #2
1a003f38:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a003f3c:	4639      	mov	r1, r7
1a003f3e:	4630      	mov	r0, r6
1a003f40:	47c0      	blx	r8
1a003f42:	3001      	adds	r0, #1
1a003f44:	d0e1      	beq.n	1a003f0a <_printf_common+0x76>
1a003f46:	6823      	ldr	r3, [r4, #0]
1a003f48:	f003 0306 	and.w	r3, r3, #6
1a003f4c:	2b04      	cmp	r3, #4
1a003f4e:	d029      	beq.n	1a003fa4 <_printf_common+0x110>
1a003f50:	68a3      	ldr	r3, [r4, #8]
1a003f52:	6922      	ldr	r2, [r4, #16]
1a003f54:	4293      	cmp	r3, r2
1a003f56:	bfc8      	it	gt
1a003f58:	f04f 0900 	movgt.w	r9, #0
1a003f5c:	dd30      	ble.n	1a003fc0 <_printf_common+0x12c>
1a003f5e:	1a9b      	subs	r3, r3, r2
1a003f60:	4499      	add	r9, r3
1a003f62:	341a      	adds	r4, #26
1a003f64:	2500      	movs	r5, #0
1a003f66:	e001      	b.n	1a003f6c <_printf_common+0xd8>
1a003f68:	454d      	cmp	r5, r9
1a003f6a:	d029      	beq.n	1a003fc0 <_printf_common+0x12c>
1a003f6c:	2301      	movs	r3, #1
1a003f6e:	4622      	mov	r2, r4
1a003f70:	4639      	mov	r1, r7
1a003f72:	4630      	mov	r0, r6
1a003f74:	47c0      	blx	r8
1a003f76:	3001      	adds	r0, #1
1a003f78:	f105 0501 	add.w	r5, r5, #1
1a003f7c:	d1f4      	bne.n	1a003f68 <_printf_common+0xd4>
1a003f7e:	e7c4      	b.n	1a003f0a <_printf_common+0x76>
1a003f80:	f013 0f06 	tst.w	r3, #6
1a003f84:	d108      	bne.n	1a003f98 <_printf_common+0x104>
1a003f86:	68e1      	ldr	r1, [r4, #12]
1a003f88:	f8d9 2000 	ldr.w	r2, [r9]
1a003f8c:	1a8a      	subs	r2, r1, r2
1a003f8e:	2a00      	cmp	r2, #0
1a003f90:	bfd8      	it	le
1a003f92:	4619      	movle	r1, r3
1a003f94:	dca6      	bgt.n	1a003ee4 <_printf_common+0x50>
1a003f96:	e7bd      	b.n	1a003f14 <_printf_common+0x80>
1a003f98:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a003f9c:	3300      	adds	r3, #0
1a003f9e:	bf18      	it	ne
1a003fa0:	2301      	movne	r3, #1
1a003fa2:	e7c9      	b.n	1a003f38 <_printf_common+0xa4>
1a003fa4:	f8d9 1000 	ldr.w	r1, [r9]
1a003fa8:	68e0      	ldr	r0, [r4, #12]
1a003faa:	68a3      	ldr	r3, [r4, #8]
1a003fac:	6922      	ldr	r2, [r4, #16]
1a003fae:	eba0 0901 	sub.w	r9, r0, r1
1a003fb2:	4293      	cmp	r3, r2
1a003fb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
1a003fb8:	dcd1      	bgt.n	1a003f5e <_printf_common+0xca>
1a003fba:	f1b9 0f00 	cmp.w	r9, #0
1a003fbe:	d1d0      	bne.n	1a003f62 <_printf_common+0xce>
1a003fc0:	2000      	movs	r0, #0
1a003fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003fc6:	bf00      	nop

1a003fc8 <_printf_i>:
1a003fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a003fcc:	460c      	mov	r4, r1
1a003fce:	7e09      	ldrb	r1, [r1, #24]
1a003fd0:	b085      	sub	sp, #20
1a003fd2:	296e      	cmp	r1, #110	; 0x6e
1a003fd4:	4606      	mov	r6, r0
1a003fd6:	4617      	mov	r7, r2
1a003fd8:	980c      	ldr	r0, [sp, #48]	; 0x30
1a003fda:	4698      	mov	r8, r3
1a003fdc:	f104 0c43 	add.w	ip, r4, #67	; 0x43
1a003fe0:	d055      	beq.n	1a00408e <_printf_i+0xc6>
1a003fe2:	d80f      	bhi.n	1a004004 <_printf_i+0x3c>
1a003fe4:	2963      	cmp	r1, #99	; 0x63
1a003fe6:	f000 811b 	beq.w	1a004220 <_printf_i+0x258>
1a003fea:	f200 80d6 	bhi.w	1a00419a <_printf_i+0x1d2>
1a003fee:	2900      	cmp	r1, #0
1a003ff0:	d05c      	beq.n	1a0040ac <_printf_i+0xe4>
1a003ff2:	2958      	cmp	r1, #88	; 0x58
1a003ff4:	f040 80e8 	bne.w	1a0041c8 <_printf_i+0x200>
1a003ff8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a003ffc:	6822      	ldr	r2, [r4, #0]
1a003ffe:	f8df e260 	ldr.w	lr, [pc, #608]	; 1a004260 <_printf_i+0x298>
1a004002:	e013      	b.n	1a00402c <_printf_i+0x64>
1a004004:	2973      	cmp	r1, #115	; 0x73
1a004006:	f000 80fd 	beq.w	1a004204 <_printf_i+0x23c>
1a00400a:	f200 8089 	bhi.w	1a004120 <_printf_i+0x158>
1a00400e:	296f      	cmp	r1, #111	; 0x6f
1a004010:	f000 80e4 	beq.w	1a0041dc <_printf_i+0x214>
1a004014:	2970      	cmp	r1, #112	; 0x70
1a004016:	f040 80d7 	bne.w	1a0041c8 <_printf_i+0x200>
1a00401a:	6822      	ldr	r2, [r4, #0]
1a00401c:	f042 0220 	orr.w	r2, r2, #32
1a004020:	6022      	str	r2, [r4, #0]
1a004022:	2378      	movs	r3, #120	; 0x78
1a004024:	f8df e23c 	ldr.w	lr, [pc, #572]	; 1a004264 <_printf_i+0x29c>
1a004028:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00402c:	6803      	ldr	r3, [r0, #0]
1a00402e:	0615      	lsls	r5, r2, #24
1a004030:	f103 0104 	add.w	r1, r3, #4
1a004034:	f100 80ff 	bmi.w	1a004236 <_printf_i+0x26e>
1a004038:	0655      	lsls	r5, r2, #25
1a00403a:	bf4b      	itete	mi
1a00403c:	881b      	ldrhmi	r3, [r3, #0]
1a00403e:	681b      	ldrpl	r3, [r3, #0]
1a004040:	6001      	strmi	r1, [r0, #0]
1a004042:	6001      	strpl	r1, [r0, #0]
1a004044:	07d0      	lsls	r0, r2, #31
1a004046:	bf44      	itt	mi
1a004048:	f042 0220 	orrmi.w	r2, r2, #32
1a00404c:	6022      	strmi	r2, [r4, #0]
1a00404e:	2b00      	cmp	r3, #0
1a004050:	f040 8095 	bne.w	1a00417e <_printf_i+0x1b6>
1a004054:	6822      	ldr	r2, [r4, #0]
1a004056:	f022 0220 	bic.w	r2, r2, #32
1a00405a:	6022      	str	r2, [r4, #0]
1a00405c:	2110      	movs	r1, #16
1a00405e:	2200      	movs	r2, #0
1a004060:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a004064:	6860      	ldr	r0, [r4, #4]
1a004066:	60a0      	str	r0, [r4, #8]
1a004068:	2800      	cmp	r0, #0
1a00406a:	f2c0 808d 	blt.w	1a004188 <_printf_i+0x1c0>
1a00406e:	6822      	ldr	r2, [r4, #0]
1a004070:	f022 0204 	bic.w	r2, r2, #4
1a004074:	6022      	str	r2, [r4, #0]
1a004076:	2b00      	cmp	r3, #0
1a004078:	d167      	bne.n	1a00414a <_printf_i+0x182>
1a00407a:	2800      	cmp	r0, #0
1a00407c:	f040 8086 	bne.w	1a00418c <_printf_i+0x1c4>
1a004080:	4665      	mov	r5, ip
1a004082:	2908      	cmp	r1, #8
1a004084:	d06f      	beq.n	1a004166 <_printf_i+0x19e>
1a004086:	ebac 0305 	sub.w	r3, ip, r5
1a00408a:	6123      	str	r3, [r4, #16]
1a00408c:	e011      	b.n	1a0040b2 <_printf_i+0xea>
1a00408e:	6823      	ldr	r3, [r4, #0]
1a004090:	061a      	lsls	r2, r3, #24
1a004092:	f100 80d3 	bmi.w	1a00423c <_printf_i+0x274>
1a004096:	f013 0f40 	tst.w	r3, #64	; 0x40
1a00409a:	6803      	ldr	r3, [r0, #0]
1a00409c:	6962      	ldr	r2, [r4, #20]
1a00409e:	f103 0104 	add.w	r1, r3, #4
1a0040a2:	6001      	str	r1, [r0, #0]
1a0040a4:	681b      	ldr	r3, [r3, #0]
1a0040a6:	bf14      	ite	ne
1a0040a8:	801a      	strhne	r2, [r3, #0]
1a0040aa:	601a      	streq	r2, [r3, #0]
1a0040ac:	2300      	movs	r3, #0
1a0040ae:	4665      	mov	r5, ip
1a0040b0:	6123      	str	r3, [r4, #16]
1a0040b2:	f8cd 8000 	str.w	r8, [sp]
1a0040b6:	463b      	mov	r3, r7
1a0040b8:	aa03      	add	r2, sp, #12
1a0040ba:	4621      	mov	r1, r4
1a0040bc:	4630      	mov	r0, r6
1a0040be:	f7ff fee9 	bl	1a003e94 <_printf_common>
1a0040c2:	3001      	adds	r0, #1
1a0040c4:	d021      	beq.n	1a00410a <_printf_i+0x142>
1a0040c6:	462a      	mov	r2, r5
1a0040c8:	6923      	ldr	r3, [r4, #16]
1a0040ca:	4639      	mov	r1, r7
1a0040cc:	4630      	mov	r0, r6
1a0040ce:	47c0      	blx	r8
1a0040d0:	3001      	adds	r0, #1
1a0040d2:	d01a      	beq.n	1a00410a <_printf_i+0x142>
1a0040d4:	6823      	ldr	r3, [r4, #0]
1a0040d6:	68e0      	ldr	r0, [r4, #12]
1a0040d8:	f013 0f02 	tst.w	r3, #2
1a0040dc:	9b03      	ldr	r3, [sp, #12]
1a0040de:	d019      	beq.n	1a004114 <_printf_i+0x14c>
1a0040e0:	1ac2      	subs	r2, r0, r3
1a0040e2:	2a00      	cmp	r2, #0
1a0040e4:	dd16      	ble.n	1a004114 <_printf_i+0x14c>
1a0040e6:	f104 0919 	add.w	r9, r4, #25
1a0040ea:	2500      	movs	r5, #0
1a0040ec:	e004      	b.n	1a0040f8 <_printf_i+0x130>
1a0040ee:	68e0      	ldr	r0, [r4, #12]
1a0040f0:	9b03      	ldr	r3, [sp, #12]
1a0040f2:	1ac2      	subs	r2, r0, r3
1a0040f4:	42aa      	cmp	r2, r5
1a0040f6:	dd0d      	ble.n	1a004114 <_printf_i+0x14c>
1a0040f8:	2301      	movs	r3, #1
1a0040fa:	464a      	mov	r2, r9
1a0040fc:	4639      	mov	r1, r7
1a0040fe:	4630      	mov	r0, r6
1a004100:	47c0      	blx	r8
1a004102:	3001      	adds	r0, #1
1a004104:	f105 0501 	add.w	r5, r5, #1
1a004108:	d1f1      	bne.n	1a0040ee <_printf_i+0x126>
1a00410a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00410e:	b005      	add	sp, #20
1a004110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a004114:	4298      	cmp	r0, r3
1a004116:	bfb8      	it	lt
1a004118:	4618      	movlt	r0, r3
1a00411a:	b005      	add	sp, #20
1a00411c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a004120:	2975      	cmp	r1, #117	; 0x75
1a004122:	d05b      	beq.n	1a0041dc <_printf_i+0x214>
1a004124:	2978      	cmp	r1, #120	; 0x78
1a004126:	d14f      	bne.n	1a0041c8 <_printf_i+0x200>
1a004128:	6822      	ldr	r2, [r4, #0]
1a00412a:	e77a      	b.n	1a004022 <_printf_i+0x5a>
1a00412c:	6861      	ldr	r1, [r4, #4]
1a00412e:	60a1      	str	r1, [r4, #8]
1a004130:	202d      	movs	r0, #45	; 0x2d
1a004132:	2900      	cmp	r1, #0
1a004134:	f1c3 0300 	rsb	r3, r3, #0
1a004138:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
1a00413c:	db21      	blt.n	1a004182 <_printf_i+0x1ba>
1a00413e:	f022 0204 	bic.w	r2, r2, #4
1a004142:	f8df e11c 	ldr.w	lr, [pc, #284]	; 1a004260 <_printf_i+0x298>
1a004146:	6022      	str	r2, [r4, #0]
1a004148:	210a      	movs	r1, #10
1a00414a:	4665      	mov	r5, ip
1a00414c:	fbb3 f2f1 	udiv	r2, r3, r1
1a004150:	fb01 3012 	mls	r0, r1, r2, r3
1a004154:	4613      	mov	r3, r2
1a004156:	f81e 2000 	ldrb.w	r2, [lr, r0]
1a00415a:	f805 2d01 	strb.w	r2, [r5, #-1]!
1a00415e:	2b00      	cmp	r3, #0
1a004160:	d1f4      	bne.n	1a00414c <_printf_i+0x184>
1a004162:	2908      	cmp	r1, #8
1a004164:	d18f      	bne.n	1a004086 <_printf_i+0xbe>
1a004166:	6823      	ldr	r3, [r4, #0]
1a004168:	07d9      	lsls	r1, r3, #31
1a00416a:	d58c      	bpl.n	1a004086 <_printf_i+0xbe>
1a00416c:	6862      	ldr	r2, [r4, #4]
1a00416e:	6923      	ldr	r3, [r4, #16]
1a004170:	429a      	cmp	r2, r3
1a004172:	dc88      	bgt.n	1a004086 <_printf_i+0xbe>
1a004174:	2330      	movs	r3, #48	; 0x30
1a004176:	f805 3c01 	strb.w	r3, [r5, #-1]
1a00417a:	3d01      	subs	r5, #1
1a00417c:	e783      	b.n	1a004086 <_printf_i+0xbe>
1a00417e:	2110      	movs	r1, #16
1a004180:	e76d      	b.n	1a00405e <_printf_i+0x96>
1a004182:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 1a004260 <_printf_i+0x298>
1a004186:	210a      	movs	r1, #10
1a004188:	2b00      	cmp	r3, #0
1a00418a:	d1de      	bne.n	1a00414a <_printf_i+0x182>
1a00418c:	f89e 3000 	ldrb.w	r3, [lr]
1a004190:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004194:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004198:	e773      	b.n	1a004082 <_printf_i+0xba>
1a00419a:	2964      	cmp	r1, #100	; 0x64
1a00419c:	d001      	beq.n	1a0041a2 <_printf_i+0x1da>
1a00419e:	2969      	cmp	r1, #105	; 0x69
1a0041a0:	d112      	bne.n	1a0041c8 <_printf_i+0x200>
1a0041a2:	6822      	ldr	r2, [r4, #0]
1a0041a4:	6803      	ldr	r3, [r0, #0]
1a0041a6:	0615      	lsls	r5, r2, #24
1a0041a8:	f103 0104 	add.w	r1, r3, #4
1a0041ac:	d452      	bmi.n	1a004254 <_printf_i+0x28c>
1a0041ae:	0655      	lsls	r5, r2, #25
1a0041b0:	bf4b      	itete	mi
1a0041b2:	f9b3 3000 	ldrshmi.w	r3, [r3]
1a0041b6:	681b      	ldrpl	r3, [r3, #0]
1a0041b8:	6001      	strmi	r1, [r0, #0]
1a0041ba:	6001      	strpl	r1, [r0, #0]
1a0041bc:	2b00      	cmp	r3, #0
1a0041be:	dbb5      	blt.n	1a00412c <_printf_i+0x164>
1a0041c0:	f8df e09c 	ldr.w	lr, [pc, #156]	; 1a004260 <_printf_i+0x298>
1a0041c4:	210a      	movs	r1, #10
1a0041c6:	e74d      	b.n	1a004064 <_printf_i+0x9c>
1a0041c8:	2301      	movs	r3, #1
1a0041ca:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a0041ce:	6123      	str	r3, [r4, #16]
1a0041d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0041d4:	2300      	movs	r3, #0
1a0041d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a0041da:	e76a      	b.n	1a0040b2 <_printf_i+0xea>
1a0041dc:	6823      	ldr	r3, [r4, #0]
1a0041de:	061a      	lsls	r2, r3, #24
1a0041e0:	d433      	bmi.n	1a00424a <_printf_i+0x282>
1a0041e2:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0041e6:	6803      	ldr	r3, [r0, #0]
1a0041e8:	f103 0204 	add.w	r2, r3, #4
1a0041ec:	bf15      	itete	ne
1a0041ee:	881b      	ldrhne	r3, [r3, #0]
1a0041f0:	681b      	ldreq	r3, [r3, #0]
1a0041f2:	6002      	strne	r2, [r0, #0]
1a0041f4:	6002      	streq	r2, [r0, #0]
1a0041f6:	296f      	cmp	r1, #111	; 0x6f
1a0041f8:	bf14      	ite	ne
1a0041fa:	210a      	movne	r1, #10
1a0041fc:	2108      	moveq	r1, #8
1a0041fe:	f8df e060 	ldr.w	lr, [pc, #96]	; 1a004260 <_printf_i+0x298>
1a004202:	e72c      	b.n	1a00405e <_printf_i+0x96>
1a004204:	6803      	ldr	r3, [r0, #0]
1a004206:	6862      	ldr	r2, [r4, #4]
1a004208:	1d19      	adds	r1, r3, #4
1a00420a:	6001      	str	r1, [r0, #0]
1a00420c:	681d      	ldr	r5, [r3, #0]
1a00420e:	2100      	movs	r1, #0
1a004210:	4628      	mov	r0, r5
1a004212:	f000 fbdd 	bl	1a0049d0 <memchr>
1a004216:	b300      	cbz	r0, 1a00425a <_printf_i+0x292>
1a004218:	1b40      	subs	r0, r0, r5
1a00421a:	6060      	str	r0, [r4, #4]
1a00421c:	6120      	str	r0, [r4, #16]
1a00421e:	e7d9      	b.n	1a0041d4 <_printf_i+0x20c>
1a004220:	6803      	ldr	r3, [r0, #0]
1a004222:	681a      	ldr	r2, [r3, #0]
1a004224:	1d19      	adds	r1, r3, #4
1a004226:	2301      	movs	r3, #1
1a004228:	6001      	str	r1, [r0, #0]
1a00422a:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a00422e:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
1a004232:	6123      	str	r3, [r4, #16]
1a004234:	e7ce      	b.n	1a0041d4 <_printf_i+0x20c>
1a004236:	6001      	str	r1, [r0, #0]
1a004238:	681b      	ldr	r3, [r3, #0]
1a00423a:	e703      	b.n	1a004044 <_printf_i+0x7c>
1a00423c:	6803      	ldr	r3, [r0, #0]
1a00423e:	6962      	ldr	r2, [r4, #20]
1a004240:	1d19      	adds	r1, r3, #4
1a004242:	6001      	str	r1, [r0, #0]
1a004244:	681b      	ldr	r3, [r3, #0]
1a004246:	601a      	str	r2, [r3, #0]
1a004248:	e730      	b.n	1a0040ac <_printf_i+0xe4>
1a00424a:	6803      	ldr	r3, [r0, #0]
1a00424c:	1d1a      	adds	r2, r3, #4
1a00424e:	6002      	str	r2, [r0, #0]
1a004250:	681b      	ldr	r3, [r3, #0]
1a004252:	e7d0      	b.n	1a0041f6 <_printf_i+0x22e>
1a004254:	6001      	str	r1, [r0, #0]
1a004256:	681b      	ldr	r3, [r3, #0]
1a004258:	e7b0      	b.n	1a0041bc <_printf_i+0x1f4>
1a00425a:	6860      	ldr	r0, [r4, #4]
1a00425c:	e7de      	b.n	1a00421c <_printf_i+0x254>
1a00425e:	bf00      	nop
1a004260:	1a004f80 	.word	0x1a004f80
1a004264:	1a004f94 	.word	0x1a004f94

1a004268 <_iprintf_r>:
1a004268:	b40e      	push	{r1, r2, r3}
1a00426a:	b510      	push	{r4, lr}
1a00426c:	4604      	mov	r4, r0
1a00426e:	b083      	sub	sp, #12
1a004270:	b118      	cbz	r0, 1a00427a <_iprintf_r+0x12>
1a004272:	6983      	ldr	r3, [r0, #24]
1a004274:	b90b      	cbnz	r3, 1a00427a <_iprintf_r+0x12>
1a004276:	f7ff fa6b 	bl	1a003750 <__sinit>
1a00427a:	a806      	add	r0, sp, #24
1a00427c:	4603      	mov	r3, r0
1a00427e:	9001      	str	r0, [sp, #4]
1a004280:	9a05      	ldr	r2, [sp, #20]
1a004282:	68a1      	ldr	r1, [r4, #8]
1a004284:	4620      	mov	r0, r4
1a004286:	f7ff fcc7 	bl	1a003c18 <_vfiprintf_r>
1a00428a:	b003      	add	sp, #12
1a00428c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a004290:	b003      	add	sp, #12
1a004292:	4770      	bx	lr

1a004294 <iprintf>:
1a004294:	b40f      	push	{r0, r1, r2, r3}
1a004296:	b510      	push	{r4, lr}
1a004298:	4b0a      	ldr	r3, [pc, #40]	; (1a0042c4 <iprintf+0x30>)
1a00429a:	681c      	ldr	r4, [r3, #0]
1a00429c:	b082      	sub	sp, #8
1a00429e:	b124      	cbz	r4, 1a0042aa <iprintf+0x16>
1a0042a0:	69a3      	ldr	r3, [r4, #24]
1a0042a2:	b913      	cbnz	r3, 1a0042aa <iprintf+0x16>
1a0042a4:	4620      	mov	r0, r4
1a0042a6:	f7ff fa53 	bl	1a003750 <__sinit>
1a0042aa:	a805      	add	r0, sp, #20
1a0042ac:	4603      	mov	r3, r0
1a0042ae:	9001      	str	r0, [sp, #4]
1a0042b0:	9a04      	ldr	r2, [sp, #16]
1a0042b2:	68a1      	ldr	r1, [r4, #8]
1a0042b4:	4620      	mov	r0, r4
1a0042b6:	f7ff fcaf 	bl	1a003c18 <_vfiprintf_r>
1a0042ba:	b002      	add	sp, #8
1a0042bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a0042c0:	b004      	add	sp, #16
1a0042c2:	4770      	bx	lr
1a0042c4:	10000040 	.word	0x10000040

1a0042c8 <_puts_r>:
1a0042c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0042cc:	460e      	mov	r6, r1
1a0042ce:	4680      	mov	r8, r0
1a0042d0:	2800      	cmp	r0, #0
1a0042d2:	d03e      	beq.n	1a004352 <_puts_r+0x8a>
1a0042d4:	6983      	ldr	r3, [r0, #24]
1a0042d6:	2b00      	cmp	r3, #0
1a0042d8:	d039      	beq.n	1a00434e <_puts_r+0x86>
1a0042da:	6884      	ldr	r4, [r0, #8]
1a0042dc:	4b2f      	ldr	r3, [pc, #188]	; (1a00439c <_puts_r+0xd4>)
1a0042de:	429c      	cmp	r4, r3
1a0042e0:	d043      	beq.n	1a00436a <_puts_r+0xa2>
1a0042e2:	4b2f      	ldr	r3, [pc, #188]	; (1a0043a0 <_puts_r+0xd8>)
1a0042e4:	429c      	cmp	r4, r3
1a0042e6:	d056      	beq.n	1a004396 <_puts_r+0xce>
1a0042e8:	4b2e      	ldr	r3, [pc, #184]	; (1a0043a4 <_puts_r+0xdc>)
1a0042ea:	429c      	cmp	r4, r3
1a0042ec:	bf08      	it	eq
1a0042ee:	f8d8 400c 	ldreq.w	r4, [r8, #12]
1a0042f2:	89a3      	ldrh	r3, [r4, #12]
1a0042f4:	071b      	lsls	r3, r3, #28
1a0042f6:	d53d      	bpl.n	1a004374 <_puts_r+0xac>
1a0042f8:	6923      	ldr	r3, [r4, #16]
1a0042fa:	2b00      	cmp	r3, #0
1a0042fc:	d03a      	beq.n	1a004374 <_puts_r+0xac>
1a0042fe:	3e01      	subs	r6, #1
1a004300:	68a3      	ldr	r3, [r4, #8]
1a004302:	f816 5f01 	ldrb.w	r5, [r6, #1]!
1a004306:	3b01      	subs	r3, #1
1a004308:	60a3      	str	r3, [r4, #8]
1a00430a:	b1b5      	cbz	r5, 1a00433a <_puts_r+0x72>
1a00430c:	2b00      	cmp	r3, #0
1a00430e:	db04      	blt.n	1a00431a <_puts_r+0x52>
1a004310:	6823      	ldr	r3, [r4, #0]
1a004312:	1c5a      	adds	r2, r3, #1
1a004314:	6022      	str	r2, [r4, #0]
1a004316:	701d      	strb	r5, [r3, #0]
1a004318:	e7f2      	b.n	1a004300 <_puts_r+0x38>
1a00431a:	69a7      	ldr	r7, [r4, #24]
1a00431c:	42bb      	cmp	r3, r7
1a00431e:	4622      	mov	r2, r4
1a004320:	4629      	mov	r1, r5
1a004322:	4640      	mov	r0, r8
1a004324:	db01      	blt.n	1a00432a <_puts_r+0x62>
1a004326:	2d0a      	cmp	r5, #10
1a004328:	d1f2      	bne.n	1a004310 <_puts_r+0x48>
1a00432a:	f000 f88b 	bl	1a004444 <__swbuf_r>
1a00432e:	3001      	adds	r0, #1
1a004330:	d1e6      	bne.n	1a004300 <_puts_r+0x38>
1a004332:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00433a:	2b00      	cmp	r3, #0
1a00433c:	db21      	blt.n	1a004382 <_puts_r+0xba>
1a00433e:	6823      	ldr	r3, [r4, #0]
1a004340:	220a      	movs	r2, #10
1a004342:	1c59      	adds	r1, r3, #1
1a004344:	6021      	str	r1, [r4, #0]
1a004346:	701a      	strb	r2, [r3, #0]
1a004348:	4610      	mov	r0, r2
1a00434a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00434e:	f7ff f9ff 	bl	1a003750 <__sinit>
1a004352:	f8d8 3018 	ldr.w	r3, [r8, #24]
1a004356:	f8d8 4008 	ldr.w	r4, [r8, #8]
1a00435a:	2b00      	cmp	r3, #0
1a00435c:	d1be      	bne.n	1a0042dc <_puts_r+0x14>
1a00435e:	4640      	mov	r0, r8
1a004360:	f7ff f9f6 	bl	1a003750 <__sinit>
1a004364:	4b0d      	ldr	r3, [pc, #52]	; (1a00439c <_puts_r+0xd4>)
1a004366:	429c      	cmp	r4, r3
1a004368:	d1bb      	bne.n	1a0042e2 <_puts_r+0x1a>
1a00436a:	f8d8 4004 	ldr.w	r4, [r8, #4]
1a00436e:	89a3      	ldrh	r3, [r4, #12]
1a004370:	071b      	lsls	r3, r3, #28
1a004372:	d4c1      	bmi.n	1a0042f8 <_puts_r+0x30>
1a004374:	4621      	mov	r1, r4
1a004376:	4640      	mov	r0, r8
1a004378:	f000 f8c6 	bl	1a004508 <__swsetup_r>
1a00437c:	2800      	cmp	r0, #0
1a00437e:	d0be      	beq.n	1a0042fe <_puts_r+0x36>
1a004380:	e7d7      	b.n	1a004332 <_puts_r+0x6a>
1a004382:	4622      	mov	r2, r4
1a004384:	4640      	mov	r0, r8
1a004386:	210a      	movs	r1, #10
1a004388:	f000 f85c 	bl	1a004444 <__swbuf_r>
1a00438c:	3001      	adds	r0, #1
1a00438e:	d0d0      	beq.n	1a004332 <_puts_r+0x6a>
1a004390:	200a      	movs	r0, #10
1a004392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004396:	f8d8 4008 	ldr.w	r4, [r8, #8]
1a00439a:	e7aa      	b.n	1a0042f2 <_puts_r+0x2a>
1a00439c:	1a004f44 	.word	0x1a004f44
1a0043a0:	1a004f24 	.word	0x1a004f24
1a0043a4:	1a004f04 	.word	0x1a004f04

1a0043a8 <puts>:
1a0043a8:	4b02      	ldr	r3, [pc, #8]	; (1a0043b4 <puts+0xc>)
1a0043aa:	4601      	mov	r1, r0
1a0043ac:	6818      	ldr	r0, [r3, #0]
1a0043ae:	f7ff bf8b 	b.w	1a0042c8 <_puts_r>
1a0043b2:	bf00      	nop
1a0043b4:	10000040 	.word	0x10000040

1a0043b8 <__sread>:
1a0043b8:	b510      	push	{r4, lr}
1a0043ba:	460c      	mov	r4, r1
1a0043bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0043c0:	f7fc f83c 	bl	1a00043c <_read_r>
1a0043c4:	2800      	cmp	r0, #0
1a0043c6:	db03      	blt.n	1a0043d0 <__sread+0x18>
1a0043c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
1a0043ca:	4403      	add	r3, r0
1a0043cc:	6563      	str	r3, [r4, #84]	; 0x54
1a0043ce:	bd10      	pop	{r4, pc}
1a0043d0:	89a3      	ldrh	r3, [r4, #12]
1a0043d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a0043d6:	81a3      	strh	r3, [r4, #12]
1a0043d8:	bd10      	pop	{r4, pc}
1a0043da:	bf00      	nop

1a0043dc <__seofread>:
1a0043dc:	2000      	movs	r0, #0
1a0043de:	4770      	bx	lr

1a0043e0 <__swrite>:
1a0043e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0043e4:	4616      	mov	r6, r2
1a0043e6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
1a0043ea:	461f      	mov	r7, r3
1a0043ec:	05d3      	lsls	r3, r2, #23
1a0043ee:	460c      	mov	r4, r1
1a0043f0:	4605      	mov	r5, r0
1a0043f2:	d507      	bpl.n	1a004404 <__swrite+0x24>
1a0043f4:	2200      	movs	r2, #0
1a0043f6:	2302      	movs	r3, #2
1a0043f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0043fc:	f7fc f819 	bl	1a000432 <_lseek_r>
1a004400:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a004404:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004408:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
1a00440c:	81a2      	strh	r2, [r4, #12]
1a00440e:	463b      	mov	r3, r7
1a004410:	4632      	mov	r2, r6
1a004412:	4628      	mov	r0, r5
1a004414:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a004418:	f7fc b838 	b.w	1a00048c <_write_r>

1a00441c <__sseek>:
1a00441c:	b510      	push	{r4, lr}
1a00441e:	460c      	mov	r4, r1
1a004420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004424:	f7fc f805 	bl	1a000432 <_lseek_r>
1a004428:	89a3      	ldrh	r3, [r4, #12]
1a00442a:	1c42      	adds	r2, r0, #1
1a00442c:	bf0e      	itee	eq
1a00442e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a004432:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a004436:	6560      	strne	r0, [r4, #84]	; 0x54
1a004438:	81a3      	strh	r3, [r4, #12]
1a00443a:	bd10      	pop	{r4, pc}

1a00443c <__sclose>:
1a00443c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004440:	f7fb bfe4 	b.w	1a00040c <_close_r>

1a004444 <__swbuf_r>:
1a004444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004446:	460d      	mov	r5, r1
1a004448:	4614      	mov	r4, r2
1a00444a:	4606      	mov	r6, r0
1a00444c:	b110      	cbz	r0, 1a004454 <__swbuf_r+0x10>
1a00444e:	6983      	ldr	r3, [r0, #24]
1a004450:	2b00      	cmp	r3, #0
1a004452:	d042      	beq.n	1a0044da <__swbuf_r+0x96>
1a004454:	4b25      	ldr	r3, [pc, #148]	; (1a0044ec <__swbuf_r+0xa8>)
1a004456:	429c      	cmp	r4, r3
1a004458:	d044      	beq.n	1a0044e4 <__swbuf_r+0xa0>
1a00445a:	4b25      	ldr	r3, [pc, #148]	; (1a0044f0 <__swbuf_r+0xac>)
1a00445c:	429c      	cmp	r4, r3
1a00445e:	d043      	beq.n	1a0044e8 <__swbuf_r+0xa4>
1a004460:	4b24      	ldr	r3, [pc, #144]	; (1a0044f4 <__swbuf_r+0xb0>)
1a004462:	429c      	cmp	r4, r3
1a004464:	bf08      	it	eq
1a004466:	68f4      	ldreq	r4, [r6, #12]
1a004468:	89a3      	ldrh	r3, [r4, #12]
1a00446a:	69a2      	ldr	r2, [r4, #24]
1a00446c:	60a2      	str	r2, [r4, #8]
1a00446e:	071a      	lsls	r2, r3, #28
1a004470:	d522      	bpl.n	1a0044b8 <__swbuf_r+0x74>
1a004472:	6923      	ldr	r3, [r4, #16]
1a004474:	b303      	cbz	r3, 1a0044b8 <__swbuf_r+0x74>
1a004476:	6822      	ldr	r2, [r4, #0]
1a004478:	6961      	ldr	r1, [r4, #20]
1a00447a:	1ad3      	subs	r3, r2, r3
1a00447c:	b2ed      	uxtb	r5, r5
1a00447e:	428b      	cmp	r3, r1
1a004480:	462f      	mov	r7, r5
1a004482:	da21      	bge.n	1a0044c8 <__swbuf_r+0x84>
1a004484:	3301      	adds	r3, #1
1a004486:	68a1      	ldr	r1, [r4, #8]
1a004488:	1c50      	adds	r0, r2, #1
1a00448a:	3901      	subs	r1, #1
1a00448c:	60a1      	str	r1, [r4, #8]
1a00448e:	6020      	str	r0, [r4, #0]
1a004490:	7015      	strb	r5, [r2, #0]
1a004492:	6962      	ldr	r2, [r4, #20]
1a004494:	429a      	cmp	r2, r3
1a004496:	d006      	beq.n	1a0044a6 <__swbuf_r+0x62>
1a004498:	89a3      	ldrh	r3, [r4, #12]
1a00449a:	07db      	lsls	r3, r3, #31
1a00449c:	d501      	bpl.n	1a0044a2 <__swbuf_r+0x5e>
1a00449e:	2d0a      	cmp	r5, #10
1a0044a0:	d001      	beq.n	1a0044a6 <__swbuf_r+0x62>
1a0044a2:	4638      	mov	r0, r7
1a0044a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0044a6:	4621      	mov	r1, r4
1a0044a8:	4630      	mov	r0, r6
1a0044aa:	f7ff f815 	bl	1a0034d8 <_fflush_r>
1a0044ae:	2800      	cmp	r0, #0
1a0044b0:	d0f7      	beq.n	1a0044a2 <__swbuf_r+0x5e>
1a0044b2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a0044b6:	e7f4      	b.n	1a0044a2 <__swbuf_r+0x5e>
1a0044b8:	4621      	mov	r1, r4
1a0044ba:	4630      	mov	r0, r6
1a0044bc:	f000 f824 	bl	1a004508 <__swsetup_r>
1a0044c0:	2800      	cmp	r0, #0
1a0044c2:	d1f6      	bne.n	1a0044b2 <__swbuf_r+0x6e>
1a0044c4:	6923      	ldr	r3, [r4, #16]
1a0044c6:	e7d6      	b.n	1a004476 <__swbuf_r+0x32>
1a0044c8:	4621      	mov	r1, r4
1a0044ca:	4630      	mov	r0, r6
1a0044cc:	f7ff f804 	bl	1a0034d8 <_fflush_r>
1a0044d0:	2800      	cmp	r0, #0
1a0044d2:	d1ee      	bne.n	1a0044b2 <__swbuf_r+0x6e>
1a0044d4:	6822      	ldr	r2, [r4, #0]
1a0044d6:	2301      	movs	r3, #1
1a0044d8:	e7d5      	b.n	1a004486 <__swbuf_r+0x42>
1a0044da:	f7ff f939 	bl	1a003750 <__sinit>
1a0044de:	4b03      	ldr	r3, [pc, #12]	; (1a0044ec <__swbuf_r+0xa8>)
1a0044e0:	429c      	cmp	r4, r3
1a0044e2:	d1ba      	bne.n	1a00445a <__swbuf_r+0x16>
1a0044e4:	6874      	ldr	r4, [r6, #4]
1a0044e6:	e7bf      	b.n	1a004468 <__swbuf_r+0x24>
1a0044e8:	68b4      	ldr	r4, [r6, #8]
1a0044ea:	e7bd      	b.n	1a004468 <__swbuf_r+0x24>
1a0044ec:	1a004f44 	.word	0x1a004f44
1a0044f0:	1a004f24 	.word	0x1a004f24
1a0044f4:	1a004f04 	.word	0x1a004f04

1a0044f8 <__swbuf>:
1a0044f8:	4b02      	ldr	r3, [pc, #8]	; (1a004504 <__swbuf+0xc>)
1a0044fa:	460a      	mov	r2, r1
1a0044fc:	4601      	mov	r1, r0
1a0044fe:	6818      	ldr	r0, [r3, #0]
1a004500:	f7ff bfa0 	b.w	1a004444 <__swbuf_r>
1a004504:	10000040 	.word	0x10000040

1a004508 <__swsetup_r>:
1a004508:	4b38      	ldr	r3, [pc, #224]	; (1a0045ec <__swsetup_r+0xe4>)
1a00450a:	b570      	push	{r4, r5, r6, lr}
1a00450c:	681d      	ldr	r5, [r3, #0]
1a00450e:	4606      	mov	r6, r0
1a004510:	460c      	mov	r4, r1
1a004512:	b115      	cbz	r5, 1a00451a <__swsetup_r+0x12>
1a004514:	69ab      	ldr	r3, [r5, #24]
1a004516:	2b00      	cmp	r3, #0
1a004518:	d042      	beq.n	1a0045a0 <__swsetup_r+0x98>
1a00451a:	4b35      	ldr	r3, [pc, #212]	; (1a0045f0 <__swsetup_r+0xe8>)
1a00451c:	429c      	cmp	r4, r3
1a00451e:	d045      	beq.n	1a0045ac <__swsetup_r+0xa4>
1a004520:	4b34      	ldr	r3, [pc, #208]	; (1a0045f4 <__swsetup_r+0xec>)
1a004522:	429c      	cmp	r4, r3
1a004524:	d058      	beq.n	1a0045d8 <__swsetup_r+0xd0>
1a004526:	4b34      	ldr	r3, [pc, #208]	; (1a0045f8 <__swsetup_r+0xf0>)
1a004528:	429c      	cmp	r4, r3
1a00452a:	bf08      	it	eq
1a00452c:	68ec      	ldreq	r4, [r5, #12]
1a00452e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a004532:	b293      	uxth	r3, r2
1a004534:	0719      	lsls	r1, r3, #28
1a004536:	d50c      	bpl.n	1a004552 <__swsetup_r+0x4a>
1a004538:	6920      	ldr	r0, [r4, #16]
1a00453a:	b1a8      	cbz	r0, 1a004568 <__swsetup_r+0x60>
1a00453c:	f013 0201 	ands.w	r2, r3, #1
1a004540:	d01e      	beq.n	1a004580 <__swsetup_r+0x78>
1a004542:	6963      	ldr	r3, [r4, #20]
1a004544:	2200      	movs	r2, #0
1a004546:	425b      	negs	r3, r3
1a004548:	61a3      	str	r3, [r4, #24]
1a00454a:	60a2      	str	r2, [r4, #8]
1a00454c:	b1f0      	cbz	r0, 1a00458c <__swsetup_r+0x84>
1a00454e:	2000      	movs	r0, #0
1a004550:	bd70      	pop	{r4, r5, r6, pc}
1a004552:	06dd      	lsls	r5, r3, #27
1a004554:	d542      	bpl.n	1a0045dc <__swsetup_r+0xd4>
1a004556:	0758      	lsls	r0, r3, #29
1a004558:	d42a      	bmi.n	1a0045b0 <__swsetup_r+0xa8>
1a00455a:	6920      	ldr	r0, [r4, #16]
1a00455c:	f042 0308 	orr.w	r3, r2, #8
1a004560:	81a3      	strh	r3, [r4, #12]
1a004562:	b29b      	uxth	r3, r3
1a004564:	2800      	cmp	r0, #0
1a004566:	d1e9      	bne.n	1a00453c <__swsetup_r+0x34>
1a004568:	f403 7220 	and.w	r2, r3, #640	; 0x280
1a00456c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
1a004570:	d0e4      	beq.n	1a00453c <__swsetup_r+0x34>
1a004572:	4630      	mov	r0, r6
1a004574:	4621      	mov	r1, r4
1a004576:	f000 f9e7 	bl	1a004948 <__smakebuf_r>
1a00457a:	89a3      	ldrh	r3, [r4, #12]
1a00457c:	6920      	ldr	r0, [r4, #16]
1a00457e:	e7dd      	b.n	1a00453c <__swsetup_r+0x34>
1a004580:	0799      	lsls	r1, r3, #30
1a004582:	bf58      	it	pl
1a004584:	6962      	ldrpl	r2, [r4, #20]
1a004586:	60a2      	str	r2, [r4, #8]
1a004588:	2800      	cmp	r0, #0
1a00458a:	d1e0      	bne.n	1a00454e <__swsetup_r+0x46>
1a00458c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004590:	061a      	lsls	r2, r3, #24
1a004592:	d5dd      	bpl.n	1a004550 <__swsetup_r+0x48>
1a004594:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004598:	81a3      	strh	r3, [r4, #12]
1a00459a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00459e:	bd70      	pop	{r4, r5, r6, pc}
1a0045a0:	4628      	mov	r0, r5
1a0045a2:	f7ff f8d5 	bl	1a003750 <__sinit>
1a0045a6:	4b12      	ldr	r3, [pc, #72]	; (1a0045f0 <__swsetup_r+0xe8>)
1a0045a8:	429c      	cmp	r4, r3
1a0045aa:	d1b9      	bne.n	1a004520 <__swsetup_r+0x18>
1a0045ac:	686c      	ldr	r4, [r5, #4]
1a0045ae:	e7be      	b.n	1a00452e <__swsetup_r+0x26>
1a0045b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0045b2:	b151      	cbz	r1, 1a0045ca <__swsetup_r+0xc2>
1a0045b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0045b8:	4299      	cmp	r1, r3
1a0045ba:	d004      	beq.n	1a0045c6 <__swsetup_r+0xbe>
1a0045bc:	4630      	mov	r0, r6
1a0045be:	f7ff fa47 	bl	1a003a50 <_free_r>
1a0045c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a0045c6:	2300      	movs	r3, #0
1a0045c8:	6363      	str	r3, [r4, #52]	; 0x34
1a0045ca:	2300      	movs	r3, #0
1a0045cc:	6920      	ldr	r0, [r4, #16]
1a0045ce:	6063      	str	r3, [r4, #4]
1a0045d0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
1a0045d4:	6020      	str	r0, [r4, #0]
1a0045d6:	e7c1      	b.n	1a00455c <__swsetup_r+0x54>
1a0045d8:	68ac      	ldr	r4, [r5, #8]
1a0045da:	e7a8      	b.n	1a00452e <__swsetup_r+0x26>
1a0045dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
1a0045e0:	2309      	movs	r3, #9
1a0045e2:	6033      	str	r3, [r6, #0]
1a0045e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0045e8:	81a2      	strh	r2, [r4, #12]
1a0045ea:	bd70      	pop	{r4, r5, r6, pc}
1a0045ec:	10000040 	.word	0x10000040
1a0045f0:	1a004f44 	.word	0x1a004f44
1a0045f4:	1a004f24 	.word	0x1a004f24
1a0045f8:	1a004f04 	.word	0x1a004f04

1a0045fc <__sfvwrite_r>:
1a0045fc:	6893      	ldr	r3, [r2, #8]
1a0045fe:	2b00      	cmp	r3, #0
1a004600:	d073      	beq.n	1a0046ea <__sfvwrite_r+0xee>
1a004602:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004606:	898b      	ldrh	r3, [r1, #12]
1a004608:	b083      	sub	sp, #12
1a00460a:	460c      	mov	r4, r1
1a00460c:	0719      	lsls	r1, r3, #28
1a00460e:	9000      	str	r0, [sp, #0]
1a004610:	4616      	mov	r6, r2
1a004612:	d526      	bpl.n	1a004662 <__sfvwrite_r+0x66>
1a004614:	6922      	ldr	r2, [r4, #16]
1a004616:	b322      	cbz	r2, 1a004662 <__sfvwrite_r+0x66>
1a004618:	f013 0002 	ands.w	r0, r3, #2
1a00461c:	6835      	ldr	r5, [r6, #0]
1a00461e:	d02c      	beq.n	1a00467a <__sfvwrite_r+0x7e>
1a004620:	f04f 0900 	mov.w	r9, #0
1a004624:	4fb0      	ldr	r7, [pc, #704]	; (1a0048e8 <__sfvwrite_r+0x2ec>)
1a004626:	46c8      	mov	r8, r9
1a004628:	46b2      	mov	sl, r6
1a00462a:	45b8      	cmp	r8, r7
1a00462c:	4643      	mov	r3, r8
1a00462e:	464a      	mov	r2, r9
1a004630:	bf28      	it	cs
1a004632:	463b      	movcs	r3, r7
1a004634:	9800      	ldr	r0, [sp, #0]
1a004636:	f1b8 0f00 	cmp.w	r8, #0
1a00463a:	d050      	beq.n	1a0046de <__sfvwrite_r+0xe2>
1a00463c:	6a21      	ldr	r1, [r4, #32]
1a00463e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a004640:	47b0      	blx	r6
1a004642:	2800      	cmp	r0, #0
1a004644:	dd58      	ble.n	1a0046f8 <__sfvwrite_r+0xfc>
1a004646:	f8da 3008 	ldr.w	r3, [sl, #8]
1a00464a:	1a1b      	subs	r3, r3, r0
1a00464c:	4481      	add	r9, r0
1a00464e:	eba8 0800 	sub.w	r8, r8, r0
1a004652:	f8ca 3008 	str.w	r3, [sl, #8]
1a004656:	2b00      	cmp	r3, #0
1a004658:	d1e7      	bne.n	1a00462a <__sfvwrite_r+0x2e>
1a00465a:	2000      	movs	r0, #0
1a00465c:	b003      	add	sp, #12
1a00465e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004662:	4621      	mov	r1, r4
1a004664:	9800      	ldr	r0, [sp, #0]
1a004666:	f7ff ff4f 	bl	1a004508 <__swsetup_r>
1a00466a:	2800      	cmp	r0, #0
1a00466c:	f040 8133 	bne.w	1a0048d6 <__sfvwrite_r+0x2da>
1a004670:	89a3      	ldrh	r3, [r4, #12]
1a004672:	6835      	ldr	r5, [r6, #0]
1a004674:	f013 0002 	ands.w	r0, r3, #2
1a004678:	d1d2      	bne.n	1a004620 <__sfvwrite_r+0x24>
1a00467a:	f013 0901 	ands.w	r9, r3, #1
1a00467e:	d145      	bne.n	1a00470c <__sfvwrite_r+0x110>
1a004680:	464f      	mov	r7, r9
1a004682:	9601      	str	r6, [sp, #4]
1a004684:	b337      	cbz	r7, 1a0046d4 <__sfvwrite_r+0xd8>
1a004686:	059a      	lsls	r2, r3, #22
1a004688:	f8d4 8008 	ldr.w	r8, [r4, #8]
1a00468c:	f140 8083 	bpl.w	1a004796 <__sfvwrite_r+0x19a>
1a004690:	4547      	cmp	r7, r8
1a004692:	46c3      	mov	fp, r8
1a004694:	f0c0 80ab 	bcc.w	1a0047ee <__sfvwrite_r+0x1f2>
1a004698:	f413 6f90 	tst.w	r3, #1152	; 0x480
1a00469c:	f040 80ac 	bne.w	1a0047f8 <__sfvwrite_r+0x1fc>
1a0046a0:	6820      	ldr	r0, [r4, #0]
1a0046a2:	46ba      	mov	sl, r7
1a0046a4:	465a      	mov	r2, fp
1a0046a6:	4649      	mov	r1, r9
1a0046a8:	f000 f9e2 	bl	1a004a70 <memmove>
1a0046ac:	68a2      	ldr	r2, [r4, #8]
1a0046ae:	6823      	ldr	r3, [r4, #0]
1a0046b0:	eba2 0208 	sub.w	r2, r2, r8
1a0046b4:	445b      	add	r3, fp
1a0046b6:	60a2      	str	r2, [r4, #8]
1a0046b8:	6023      	str	r3, [r4, #0]
1a0046ba:	9a01      	ldr	r2, [sp, #4]
1a0046bc:	6893      	ldr	r3, [r2, #8]
1a0046be:	eba3 030a 	sub.w	r3, r3, sl
1a0046c2:	44d1      	add	r9, sl
1a0046c4:	eba7 070a 	sub.w	r7, r7, sl
1a0046c8:	6093      	str	r3, [r2, #8]
1a0046ca:	2b00      	cmp	r3, #0
1a0046cc:	d0c5      	beq.n	1a00465a <__sfvwrite_r+0x5e>
1a0046ce:	89a3      	ldrh	r3, [r4, #12]
1a0046d0:	2f00      	cmp	r7, #0
1a0046d2:	d1d8      	bne.n	1a004686 <__sfvwrite_r+0x8a>
1a0046d4:	f8d5 9000 	ldr.w	r9, [r5]
1a0046d8:	686f      	ldr	r7, [r5, #4]
1a0046da:	3508      	adds	r5, #8
1a0046dc:	e7d2      	b.n	1a004684 <__sfvwrite_r+0x88>
1a0046de:	f8d5 9000 	ldr.w	r9, [r5]
1a0046e2:	f8d5 8004 	ldr.w	r8, [r5, #4]
1a0046e6:	3508      	adds	r5, #8
1a0046e8:	e79f      	b.n	1a00462a <__sfvwrite_r+0x2e>
1a0046ea:	2000      	movs	r0, #0
1a0046ec:	4770      	bx	lr
1a0046ee:	4621      	mov	r1, r4
1a0046f0:	9800      	ldr	r0, [sp, #0]
1a0046f2:	f7fe fef1 	bl	1a0034d8 <_fflush_r>
1a0046f6:	b370      	cbz	r0, 1a004756 <__sfvwrite_r+0x15a>
1a0046f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0046fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004700:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004704:	81a3      	strh	r3, [r4, #12]
1a004706:	b003      	add	sp, #12
1a004708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00470c:	4681      	mov	r9, r0
1a00470e:	4633      	mov	r3, r6
1a004710:	464e      	mov	r6, r9
1a004712:	46a8      	mov	r8, r5
1a004714:	469a      	mov	sl, r3
1a004716:	464d      	mov	r5, r9
1a004718:	b34e      	cbz	r6, 1a00476e <__sfvwrite_r+0x172>
1a00471a:	b380      	cbz	r0, 1a00477e <__sfvwrite_r+0x182>
1a00471c:	6820      	ldr	r0, [r4, #0]
1a00471e:	6923      	ldr	r3, [r4, #16]
1a004720:	6962      	ldr	r2, [r4, #20]
1a004722:	45b1      	cmp	r9, r6
1a004724:	46cb      	mov	fp, r9
1a004726:	bf28      	it	cs
1a004728:	46b3      	movcs	fp, r6
1a00472a:	4298      	cmp	r0, r3
1a00472c:	465f      	mov	r7, fp
1a00472e:	d904      	bls.n	1a00473a <__sfvwrite_r+0x13e>
1a004730:	68a3      	ldr	r3, [r4, #8]
1a004732:	4413      	add	r3, r2
1a004734:	459b      	cmp	fp, r3
1a004736:	f300 80a6 	bgt.w	1a004886 <__sfvwrite_r+0x28a>
1a00473a:	4593      	cmp	fp, r2
1a00473c:	db4b      	blt.n	1a0047d6 <__sfvwrite_r+0x1da>
1a00473e:	4613      	mov	r3, r2
1a004740:	6aa7      	ldr	r7, [r4, #40]	; 0x28
1a004742:	6a21      	ldr	r1, [r4, #32]
1a004744:	9800      	ldr	r0, [sp, #0]
1a004746:	462a      	mov	r2, r5
1a004748:	47b8      	blx	r7
1a00474a:	1e07      	subs	r7, r0, #0
1a00474c:	ddd4      	ble.n	1a0046f8 <__sfvwrite_r+0xfc>
1a00474e:	ebb9 0907 	subs.w	r9, r9, r7
1a004752:	d0cc      	beq.n	1a0046ee <__sfvwrite_r+0xf2>
1a004754:	2001      	movs	r0, #1
1a004756:	f8da 3008 	ldr.w	r3, [sl, #8]
1a00475a:	1bdb      	subs	r3, r3, r7
1a00475c:	443d      	add	r5, r7
1a00475e:	1bf6      	subs	r6, r6, r7
1a004760:	f8ca 3008 	str.w	r3, [sl, #8]
1a004764:	2b00      	cmp	r3, #0
1a004766:	f43f af78 	beq.w	1a00465a <__sfvwrite_r+0x5e>
1a00476a:	2e00      	cmp	r6, #0
1a00476c:	d1d5      	bne.n	1a00471a <__sfvwrite_r+0x11e>
1a00476e:	f108 0308 	add.w	r3, r8, #8
1a004772:	e913 0060 	ldmdb	r3, {r5, r6}
1a004776:	4698      	mov	r8, r3
1a004778:	3308      	adds	r3, #8
1a00477a:	2e00      	cmp	r6, #0
1a00477c:	d0f9      	beq.n	1a004772 <__sfvwrite_r+0x176>
1a00477e:	4632      	mov	r2, r6
1a004780:	210a      	movs	r1, #10
1a004782:	4628      	mov	r0, r5
1a004784:	f000 f924 	bl	1a0049d0 <memchr>
1a004788:	2800      	cmp	r0, #0
1a00478a:	f000 80a1 	beq.w	1a0048d0 <__sfvwrite_r+0x2d4>
1a00478e:	3001      	adds	r0, #1
1a004790:	eba0 0905 	sub.w	r9, r0, r5
1a004794:	e7c2      	b.n	1a00471c <__sfvwrite_r+0x120>
1a004796:	6820      	ldr	r0, [r4, #0]
1a004798:	6923      	ldr	r3, [r4, #16]
1a00479a:	4298      	cmp	r0, r3
1a00479c:	d802      	bhi.n	1a0047a4 <__sfvwrite_r+0x1a8>
1a00479e:	6963      	ldr	r3, [r4, #20]
1a0047a0:	429f      	cmp	r7, r3
1a0047a2:	d25d      	bcs.n	1a004860 <__sfvwrite_r+0x264>
1a0047a4:	45b8      	cmp	r8, r7
1a0047a6:	bf28      	it	cs
1a0047a8:	46b8      	movcs	r8, r7
1a0047aa:	4642      	mov	r2, r8
1a0047ac:	4649      	mov	r1, r9
1a0047ae:	f000 f95f 	bl	1a004a70 <memmove>
1a0047b2:	68a3      	ldr	r3, [r4, #8]
1a0047b4:	6822      	ldr	r2, [r4, #0]
1a0047b6:	eba3 0308 	sub.w	r3, r3, r8
1a0047ba:	4442      	add	r2, r8
1a0047bc:	60a3      	str	r3, [r4, #8]
1a0047be:	6022      	str	r2, [r4, #0]
1a0047c0:	b10b      	cbz	r3, 1a0047c6 <__sfvwrite_r+0x1ca>
1a0047c2:	46c2      	mov	sl, r8
1a0047c4:	e779      	b.n	1a0046ba <__sfvwrite_r+0xbe>
1a0047c6:	4621      	mov	r1, r4
1a0047c8:	9800      	ldr	r0, [sp, #0]
1a0047ca:	f7fe fe85 	bl	1a0034d8 <_fflush_r>
1a0047ce:	2800      	cmp	r0, #0
1a0047d0:	d192      	bne.n	1a0046f8 <__sfvwrite_r+0xfc>
1a0047d2:	46c2      	mov	sl, r8
1a0047d4:	e771      	b.n	1a0046ba <__sfvwrite_r+0xbe>
1a0047d6:	465a      	mov	r2, fp
1a0047d8:	4629      	mov	r1, r5
1a0047da:	f000 f949 	bl	1a004a70 <memmove>
1a0047de:	68a2      	ldr	r2, [r4, #8]
1a0047e0:	6823      	ldr	r3, [r4, #0]
1a0047e2:	eba2 020b 	sub.w	r2, r2, fp
1a0047e6:	445b      	add	r3, fp
1a0047e8:	60a2      	str	r2, [r4, #8]
1a0047ea:	6023      	str	r3, [r4, #0]
1a0047ec:	e7af      	b.n	1a00474e <__sfvwrite_r+0x152>
1a0047ee:	6820      	ldr	r0, [r4, #0]
1a0047f0:	46b8      	mov	r8, r7
1a0047f2:	46ba      	mov	sl, r7
1a0047f4:	46bb      	mov	fp, r7
1a0047f6:	e755      	b.n	1a0046a4 <__sfvwrite_r+0xa8>
1a0047f8:	6962      	ldr	r2, [r4, #20]
1a0047fa:	6820      	ldr	r0, [r4, #0]
1a0047fc:	6921      	ldr	r1, [r4, #16]
1a0047fe:	eb02 0842 	add.w	r8, r2, r2, lsl #1
1a004802:	eba0 0a01 	sub.w	sl, r0, r1
1a004806:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
1a00480a:	f10a 0001 	add.w	r0, sl, #1
1a00480e:	ea4f 0868 	mov.w	r8, r8, asr #1
1a004812:	4438      	add	r0, r7
1a004814:	4540      	cmp	r0, r8
1a004816:	4642      	mov	r2, r8
1a004818:	bf84      	itt	hi
1a00481a:	4680      	movhi	r8, r0
1a00481c:	4642      	movhi	r2, r8
1a00481e:	055b      	lsls	r3, r3, #21
1a004820:	d544      	bpl.n	1a0048ac <__sfvwrite_r+0x2b0>
1a004822:	4611      	mov	r1, r2
1a004824:	9800      	ldr	r0, [sp, #0]
1a004826:	f7ff f95b 	bl	1a003ae0 <_malloc_r>
1a00482a:	4683      	mov	fp, r0
1a00482c:	2800      	cmp	r0, #0
1a00482e:	d055      	beq.n	1a0048dc <__sfvwrite_r+0x2e0>
1a004830:	4652      	mov	r2, sl
1a004832:	6921      	ldr	r1, [r4, #16]
1a004834:	f7ff f824 	bl	1a003880 <memcpy>
1a004838:	89a3      	ldrh	r3, [r4, #12]
1a00483a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a00483e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004842:	81a3      	strh	r3, [r4, #12]
1a004844:	eb0b 000a 	add.w	r0, fp, sl
1a004848:	eba8 030a 	sub.w	r3, r8, sl
1a00484c:	f8c4 b010 	str.w	fp, [r4, #16]
1a004850:	f8c4 8014 	str.w	r8, [r4, #20]
1a004854:	6020      	str	r0, [r4, #0]
1a004856:	60a3      	str	r3, [r4, #8]
1a004858:	46b8      	mov	r8, r7
1a00485a:	46ba      	mov	sl, r7
1a00485c:	46bb      	mov	fp, r7
1a00485e:	e721      	b.n	1a0046a4 <__sfvwrite_r+0xa8>
1a004860:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1a004864:	42b9      	cmp	r1, r7
1a004866:	bf28      	it	cs
1a004868:	4639      	movcs	r1, r7
1a00486a:	464a      	mov	r2, r9
1a00486c:	fb91 f1f3 	sdiv	r1, r1, r3
1a004870:	9800      	ldr	r0, [sp, #0]
1a004872:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a004874:	fb03 f301 	mul.w	r3, r3, r1
1a004878:	6a21      	ldr	r1, [r4, #32]
1a00487a:	47b0      	blx	r6
1a00487c:	f1b0 0a00 	subs.w	sl, r0, #0
1a004880:	f73f af1b 	bgt.w	1a0046ba <__sfvwrite_r+0xbe>
1a004884:	e738      	b.n	1a0046f8 <__sfvwrite_r+0xfc>
1a004886:	461a      	mov	r2, r3
1a004888:	4629      	mov	r1, r5
1a00488a:	9301      	str	r3, [sp, #4]
1a00488c:	f000 f8f0 	bl	1a004a70 <memmove>
1a004890:	6822      	ldr	r2, [r4, #0]
1a004892:	9b01      	ldr	r3, [sp, #4]
1a004894:	9800      	ldr	r0, [sp, #0]
1a004896:	441a      	add	r2, r3
1a004898:	6022      	str	r2, [r4, #0]
1a00489a:	4621      	mov	r1, r4
1a00489c:	f7fe fe1c 	bl	1a0034d8 <_fflush_r>
1a0048a0:	9b01      	ldr	r3, [sp, #4]
1a0048a2:	2800      	cmp	r0, #0
1a0048a4:	f47f af28 	bne.w	1a0046f8 <__sfvwrite_r+0xfc>
1a0048a8:	461f      	mov	r7, r3
1a0048aa:	e750      	b.n	1a00474e <__sfvwrite_r+0x152>
1a0048ac:	9800      	ldr	r0, [sp, #0]
1a0048ae:	f000 f943 	bl	1a004b38 <_realloc_r>
1a0048b2:	4683      	mov	fp, r0
1a0048b4:	2800      	cmp	r0, #0
1a0048b6:	d1c5      	bne.n	1a004844 <__sfvwrite_r+0x248>
1a0048b8:	9d00      	ldr	r5, [sp, #0]
1a0048ba:	6921      	ldr	r1, [r4, #16]
1a0048bc:	4628      	mov	r0, r5
1a0048be:	f7ff f8c7 	bl	1a003a50 <_free_r>
1a0048c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0048c6:	220c      	movs	r2, #12
1a0048c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0048cc:	602a      	str	r2, [r5, #0]
1a0048ce:	e715      	b.n	1a0046fc <__sfvwrite_r+0x100>
1a0048d0:	f106 0901 	add.w	r9, r6, #1
1a0048d4:	e722      	b.n	1a00471c <__sfvwrite_r+0x120>
1a0048d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0048da:	e6bf      	b.n	1a00465c <__sfvwrite_r+0x60>
1a0048dc:	9a00      	ldr	r2, [sp, #0]
1a0048de:	230c      	movs	r3, #12
1a0048e0:	6013      	str	r3, [r2, #0]
1a0048e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0048e6:	e709      	b.n	1a0046fc <__sfvwrite_r+0x100>
1a0048e8:	7ffffc00 	.word	0x7ffffc00

1a0048ec <__swhatbuf_r>:
1a0048ec:	b570      	push	{r4, r5, r6, lr}
1a0048ee:	460c      	mov	r4, r1
1a0048f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0048f4:	2900      	cmp	r1, #0
1a0048f6:	b090      	sub	sp, #64	; 0x40
1a0048f8:	4615      	mov	r5, r2
1a0048fa:	461e      	mov	r6, r3
1a0048fc:	db13      	blt.n	1a004926 <__swhatbuf_r+0x3a>
1a0048fe:	aa01      	add	r2, sp, #4
1a004900:	f7fb fd89 	bl	1a000416 <_fstat_r>
1a004904:	2800      	cmp	r0, #0
1a004906:	db0e      	blt.n	1a004926 <__swhatbuf_r+0x3a>
1a004908:	9a02      	ldr	r2, [sp, #8]
1a00490a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a00490e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
1a004912:	fab2 f282 	clz	r2, r2
1a004916:	0952      	lsrs	r2, r2, #5
1a004918:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a00491c:	2000      	movs	r0, #0
1a00491e:	6032      	str	r2, [r6, #0]
1a004920:	602b      	str	r3, [r5, #0]
1a004922:	b010      	add	sp, #64	; 0x40
1a004924:	bd70      	pop	{r4, r5, r6, pc}
1a004926:	89a3      	ldrh	r3, [r4, #12]
1a004928:	2200      	movs	r2, #0
1a00492a:	061b      	lsls	r3, r3, #24
1a00492c:	6032      	str	r2, [r6, #0]
1a00492e:	d504      	bpl.n	1a00493a <__swhatbuf_r+0x4e>
1a004930:	2340      	movs	r3, #64	; 0x40
1a004932:	2000      	movs	r0, #0
1a004934:	602b      	str	r3, [r5, #0]
1a004936:	b010      	add	sp, #64	; 0x40
1a004938:	bd70      	pop	{r4, r5, r6, pc}
1a00493a:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a00493e:	2000      	movs	r0, #0
1a004940:	602b      	str	r3, [r5, #0]
1a004942:	b010      	add	sp, #64	; 0x40
1a004944:	bd70      	pop	{r4, r5, r6, pc}
1a004946:	bf00      	nop

1a004948 <__smakebuf_r>:
1a004948:	898a      	ldrh	r2, [r1, #12]
1a00494a:	0792      	lsls	r2, r2, #30
1a00494c:	460b      	mov	r3, r1
1a00494e:	d506      	bpl.n	1a00495e <__smakebuf_r+0x16>
1a004950:	f101 0247 	add.w	r2, r1, #71	; 0x47
1a004954:	2101      	movs	r1, #1
1a004956:	601a      	str	r2, [r3, #0]
1a004958:	611a      	str	r2, [r3, #16]
1a00495a:	6159      	str	r1, [r3, #20]
1a00495c:	4770      	bx	lr
1a00495e:	b5f0      	push	{r4, r5, r6, r7, lr}
1a004960:	b083      	sub	sp, #12
1a004962:	ab01      	add	r3, sp, #4
1a004964:	466a      	mov	r2, sp
1a004966:	460c      	mov	r4, r1
1a004968:	4605      	mov	r5, r0
1a00496a:	f7ff ffbf 	bl	1a0048ec <__swhatbuf_r>
1a00496e:	9900      	ldr	r1, [sp, #0]
1a004970:	4606      	mov	r6, r0
1a004972:	4628      	mov	r0, r5
1a004974:	f7ff f8b4 	bl	1a003ae0 <_malloc_r>
1a004978:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00497c:	b1d0      	cbz	r0, 1a0049b4 <__smakebuf_r+0x6c>
1a00497e:	9a01      	ldr	r2, [sp, #4]
1a004980:	4f12      	ldr	r7, [pc, #72]	; (1a0049cc <__smakebuf_r+0x84>)
1a004982:	9900      	ldr	r1, [sp, #0]
1a004984:	62af      	str	r7, [r5, #40]	; 0x28
1a004986:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00498a:	81a3      	strh	r3, [r4, #12]
1a00498c:	6020      	str	r0, [r4, #0]
1a00498e:	6120      	str	r0, [r4, #16]
1a004990:	6161      	str	r1, [r4, #20]
1a004992:	b91a      	cbnz	r2, 1a00499c <__smakebuf_r+0x54>
1a004994:	4333      	orrs	r3, r6
1a004996:	81a3      	strh	r3, [r4, #12]
1a004998:	b003      	add	sp, #12
1a00499a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00499c:	4628      	mov	r0, r5
1a00499e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0049a2:	f7fb fd3d 	bl	1a000420 <_isatty_r>
1a0049a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0049aa:	2800      	cmp	r0, #0
1a0049ac:	d0f2      	beq.n	1a004994 <__smakebuf_r+0x4c>
1a0049ae:	f043 0301 	orr.w	r3, r3, #1
1a0049b2:	e7ef      	b.n	1a004994 <__smakebuf_r+0x4c>
1a0049b4:	059a      	lsls	r2, r3, #22
1a0049b6:	d4ef      	bmi.n	1a004998 <__smakebuf_r+0x50>
1a0049b8:	f104 0247 	add.w	r2, r4, #71	; 0x47
1a0049bc:	f043 0302 	orr.w	r3, r3, #2
1a0049c0:	2101      	movs	r1, #1
1a0049c2:	81a3      	strh	r3, [r4, #12]
1a0049c4:	6022      	str	r2, [r4, #0]
1a0049c6:	6122      	str	r2, [r4, #16]
1a0049c8:	6161      	str	r1, [r4, #20]
1a0049ca:	e7e5      	b.n	1a004998 <__smakebuf_r+0x50>
1a0049cc:	1a003565 	.word	0x1a003565

1a0049d0 <memchr>:
1a0049d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0049d4:	2a10      	cmp	r2, #16
1a0049d6:	db2b      	blt.n	1a004a30 <memchr+0x60>
1a0049d8:	f010 0f07 	tst.w	r0, #7
1a0049dc:	d008      	beq.n	1a0049f0 <memchr+0x20>
1a0049de:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0049e2:	3a01      	subs	r2, #1
1a0049e4:	428b      	cmp	r3, r1
1a0049e6:	d02d      	beq.n	1a004a44 <memchr+0x74>
1a0049e8:	f010 0f07 	tst.w	r0, #7
1a0049ec:	b342      	cbz	r2, 1a004a40 <memchr+0x70>
1a0049ee:	d1f6      	bne.n	1a0049de <memchr+0xe>
1a0049f0:	b4f0      	push	{r4, r5, r6, r7}
1a0049f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a0049f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a0049fa:	f022 0407 	bic.w	r4, r2, #7
1a0049fe:	f07f 0700 	mvns.w	r7, #0
1a004a02:	2300      	movs	r3, #0
1a004a04:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a004a08:	3c08      	subs	r4, #8
1a004a0a:	ea85 0501 	eor.w	r5, r5, r1
1a004a0e:	ea86 0601 	eor.w	r6, r6, r1
1a004a12:	fa85 f547 	uadd8	r5, r5, r7
1a004a16:	faa3 f587 	sel	r5, r3, r7
1a004a1a:	fa86 f647 	uadd8	r6, r6, r7
1a004a1e:	faa5 f687 	sel	r6, r5, r7
1a004a22:	b98e      	cbnz	r6, 1a004a48 <memchr+0x78>
1a004a24:	d1ee      	bne.n	1a004a04 <memchr+0x34>
1a004a26:	bcf0      	pop	{r4, r5, r6, r7}
1a004a28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a004a2c:	f002 0207 	and.w	r2, r2, #7
1a004a30:	b132      	cbz	r2, 1a004a40 <memchr+0x70>
1a004a32:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004a36:	3a01      	subs	r2, #1
1a004a38:	ea83 0301 	eor.w	r3, r3, r1
1a004a3c:	b113      	cbz	r3, 1a004a44 <memchr+0x74>
1a004a3e:	d1f8      	bne.n	1a004a32 <memchr+0x62>
1a004a40:	2000      	movs	r0, #0
1a004a42:	4770      	bx	lr
1a004a44:	3801      	subs	r0, #1
1a004a46:	4770      	bx	lr
1a004a48:	2d00      	cmp	r5, #0
1a004a4a:	bf06      	itte	eq
1a004a4c:	4635      	moveq	r5, r6
1a004a4e:	3803      	subeq	r0, #3
1a004a50:	3807      	subne	r0, #7
1a004a52:	f015 0f01 	tst.w	r5, #1
1a004a56:	d107      	bne.n	1a004a68 <memchr+0x98>
1a004a58:	3001      	adds	r0, #1
1a004a5a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a004a5e:	bf02      	ittt	eq
1a004a60:	3001      	addeq	r0, #1
1a004a62:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a004a66:	3001      	addeq	r0, #1
1a004a68:	bcf0      	pop	{r4, r5, r6, r7}
1a004a6a:	3801      	subs	r0, #1
1a004a6c:	4770      	bx	lr
1a004a6e:	bf00      	nop

1a004a70 <memmove>:
1a004a70:	4288      	cmp	r0, r1
1a004a72:	b5f0      	push	{r4, r5, r6, r7, lr}
1a004a74:	d90d      	bls.n	1a004a92 <memmove+0x22>
1a004a76:	188b      	adds	r3, r1, r2
1a004a78:	4298      	cmp	r0, r3
1a004a7a:	d20a      	bcs.n	1a004a92 <memmove+0x22>
1a004a7c:	1884      	adds	r4, r0, r2
1a004a7e:	2a00      	cmp	r2, #0
1a004a80:	d051      	beq.n	1a004b26 <memmove+0xb6>
1a004a82:	4622      	mov	r2, r4
1a004a84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1a004a88:	f802 4d01 	strb.w	r4, [r2, #-1]!
1a004a8c:	4299      	cmp	r1, r3
1a004a8e:	d1f9      	bne.n	1a004a84 <memmove+0x14>
1a004a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a004a92:	2a0f      	cmp	r2, #15
1a004a94:	d948      	bls.n	1a004b28 <memmove+0xb8>
1a004a96:	ea41 0300 	orr.w	r3, r1, r0
1a004a9a:	079b      	lsls	r3, r3, #30
1a004a9c:	d146      	bne.n	1a004b2c <memmove+0xbc>
1a004a9e:	f100 0410 	add.w	r4, r0, #16
1a004aa2:	f101 0310 	add.w	r3, r1, #16
1a004aa6:	4615      	mov	r5, r2
1a004aa8:	f853 6c10 	ldr.w	r6, [r3, #-16]
1a004aac:	f844 6c10 	str.w	r6, [r4, #-16]
1a004ab0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
1a004ab4:	f844 6c0c 	str.w	r6, [r4, #-12]
1a004ab8:	f853 6c08 	ldr.w	r6, [r3, #-8]
1a004abc:	f844 6c08 	str.w	r6, [r4, #-8]
1a004ac0:	3d10      	subs	r5, #16
1a004ac2:	f853 6c04 	ldr.w	r6, [r3, #-4]
1a004ac6:	f844 6c04 	str.w	r6, [r4, #-4]
1a004aca:	2d0f      	cmp	r5, #15
1a004acc:	f103 0310 	add.w	r3, r3, #16
1a004ad0:	f104 0410 	add.w	r4, r4, #16
1a004ad4:	d8e8      	bhi.n	1a004aa8 <memmove+0x38>
1a004ad6:	f1a2 0310 	sub.w	r3, r2, #16
1a004ada:	f023 030f 	bic.w	r3, r3, #15
1a004ade:	f002 0e0f 	and.w	lr, r2, #15
1a004ae2:	3310      	adds	r3, #16
1a004ae4:	f1be 0f03 	cmp.w	lr, #3
1a004ae8:	4419      	add	r1, r3
1a004aea:	4403      	add	r3, r0
1a004aec:	d921      	bls.n	1a004b32 <memmove+0xc2>
1a004aee:	1f1e      	subs	r6, r3, #4
1a004af0:	460d      	mov	r5, r1
1a004af2:	4674      	mov	r4, lr
1a004af4:	3c04      	subs	r4, #4
1a004af6:	f855 7b04 	ldr.w	r7, [r5], #4
1a004afa:	f846 7f04 	str.w	r7, [r6, #4]!
1a004afe:	2c03      	cmp	r4, #3
1a004b00:	d8f8      	bhi.n	1a004af4 <memmove+0x84>
1a004b02:	f1ae 0404 	sub.w	r4, lr, #4
1a004b06:	f024 0403 	bic.w	r4, r4, #3
1a004b0a:	3404      	adds	r4, #4
1a004b0c:	4421      	add	r1, r4
1a004b0e:	4423      	add	r3, r4
1a004b10:	f002 0203 	and.w	r2, r2, #3
1a004b14:	b162      	cbz	r2, 1a004b30 <memmove+0xc0>
1a004b16:	3b01      	subs	r3, #1
1a004b18:	440a      	add	r2, r1
1a004b1a:	f811 4b01 	ldrb.w	r4, [r1], #1
1a004b1e:	f803 4f01 	strb.w	r4, [r3, #1]!
1a004b22:	428a      	cmp	r2, r1
1a004b24:	d1f9      	bne.n	1a004b1a <memmove+0xaa>
1a004b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a004b28:	4603      	mov	r3, r0
1a004b2a:	e7f3      	b.n	1a004b14 <memmove+0xa4>
1a004b2c:	4603      	mov	r3, r0
1a004b2e:	e7f2      	b.n	1a004b16 <memmove+0xa6>
1a004b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a004b32:	4672      	mov	r2, lr
1a004b34:	e7ee      	b.n	1a004b14 <memmove+0xa4>
1a004b36:	bf00      	nop

1a004b38 <_realloc_r>:
1a004b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004b3a:	4614      	mov	r4, r2
1a004b3c:	b1f9      	cbz	r1, 1a004b7e <_realloc_r+0x46>
1a004b3e:	b1c2      	cbz	r2, 1a004b72 <_realloc_r+0x3a>
1a004b40:	4606      	mov	r6, r0
1a004b42:	460d      	mov	r5, r1
1a004b44:	f000 f820 	bl	1a004b88 <_malloc_usable_size_r>
1a004b48:	4284      	cmp	r4, r0
1a004b4a:	d801      	bhi.n	1a004b50 <_realloc_r+0x18>
1a004b4c:	4628      	mov	r0, r5
1a004b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004b50:	4621      	mov	r1, r4
1a004b52:	4630      	mov	r0, r6
1a004b54:	f7fe ffc4 	bl	1a003ae0 <_malloc_r>
1a004b58:	4607      	mov	r7, r0
1a004b5a:	b170      	cbz	r0, 1a004b7a <_realloc_r+0x42>
1a004b5c:	4622      	mov	r2, r4
1a004b5e:	4629      	mov	r1, r5
1a004b60:	f7fe fe8e 	bl	1a003880 <memcpy>
1a004b64:	4629      	mov	r1, r5
1a004b66:	4630      	mov	r0, r6
1a004b68:	463d      	mov	r5, r7
1a004b6a:	f7fe ff71 	bl	1a003a50 <_free_r>
1a004b6e:	4628      	mov	r0, r5
1a004b70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004b72:	f7fe ff6d 	bl	1a003a50 <_free_r>
1a004b76:	4625      	mov	r5, r4
1a004b78:	e7e8      	b.n	1a004b4c <_realloc_r+0x14>
1a004b7a:	4605      	mov	r5, r0
1a004b7c:	e7e6      	b.n	1a004b4c <_realloc_r+0x14>
1a004b7e:	4611      	mov	r1, r2
1a004b80:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a004b84:	f7fe bfac 	b.w	1a003ae0 <_malloc_r>

1a004b88 <_malloc_usable_size_r>:
1a004b88:	f851 0c04 	ldr.w	r0, [r1, #-4]
1a004b8c:	2800      	cmp	r0, #0
1a004b8e:	f1a0 0004 	sub.w	r0, r0, #4
1a004b92:	bfbc      	itt	lt
1a004b94:	580b      	ldrlt	r3, [r1, r0]
1a004b96:	18c0      	addlt	r0, r0, r3
1a004b98:	4770      	bx	lr
1a004b9a:	bf00      	nop
1a004b9c:	65726154 	.word	0x65726154
1a004ba0:	00003161 	.word	0x00003161
1a004ba4:	65726154 	.word	0x65726154
1a004ba8:	ff003261 	.word	0xff003261
1a004bac:	65726154 	.word	0x65726154
1a004bb0:	72203161 	.word	0x72203161
1a004bb4:	696e6e75 	.word	0x696e6e75
1a004bb8:	0a0d676e 	.word	0x0a0d676e
1a004bbc:	ffffff00 	.word	0xffffff00
1a004bc0:	6b636954 	.word	0x6b636954
1a004bc4:	203d2073 	.word	0x203d2073
1a004bc8:	0a0d6425 	.word	0x0a0d6425
1a004bcc:	ffffff00 	.word	0xffffff00
1a004bd0:	6c707041 	.word	0x6c707041
1a004bd4:	74616369 	.word	0x74616369
1a004bd8:	206e6f69 	.word	0x206e6f69
1a004bdc:	6c6c614d 	.word	0x6c6c614d
1a004be0:	4620636f 	.word	0x4620636f
1a004be4:	656c6961 	.word	0x656c6961
1a004be8:	6f482064 	.word	0x6f482064
1a004bec:	0d216b6f 	.word	0x0d216b6f
1a004bf0:	00000000 	.word	0x00000000
1a004bf4:	7362696c 	.word	0x7362696c
1a004bf8:	6572662f 	.word	0x6572662f
1a004bfc:	6f747265 	.word	0x6f747265
1a004c00:	6f732f73 	.word	0x6f732f73
1a004c04:	65637275 	.word	0x65637275
1a004c08:	6f6f682f 	.word	0x6f6f682f
1a004c0c:	632e736b 	.word	0x632e736b
1a004c10:	ffffff00 	.word	0xffffff00
1a004c14:	70410a0d 	.word	0x70410a0d
1a004c18:	63696c70 	.word	0x63696c70
1a004c1c:	6f697461 	.word	0x6f697461
1a004c20:	7453206e 	.word	0x7453206e
1a004c24:	206b6361 	.word	0x206b6361
1a004c28:	7265764f 	.word	0x7265764f
1a004c2c:	776f6c66 	.word	0x776f6c66
1a004c30:	6f202121 	.word	0x6f202121
1a004c34:	6154206e 	.word	0x6154206e
1a004c38:	203a6b73 	.word	0x203a6b73
1a004c3c:	0a0d7325 	.word	0x0a0d7325
1a004c40:	ffffff00 	.word	0xffffff00
1a004c44:	41760a0d 	.word	0x41760a0d
1a004c48:	72657373 	.word	0x72657373
1a004c4c:	6c614374 	.word	0x6c614374
1a004c50:	2864656c 	.word	0x2864656c
1a004c54:	200a0d29 	.word	0x200a0d29
1a004c58:	4c4c2020 	.word	0x4c4c2020
1a004c5c:	20656e69 	.word	0x20656e69
1a004c60:	626d754e 	.word	0x626d754e
1a004c64:	3d207265 	.word	0x3d207265
1a004c68:	0d642520 	.word	0x0d642520
1a004c6c:	2020200a 	.word	0x2020200a
1a004c70:	656c6946 	.word	0x656c6946
1a004c74:	6d614e20 	.word	0x6d614e20
1a004c78:	203d2065 	.word	0x203d2065
1a004c7c:	0a0d7325 	.word	0x0a0d7325
1a004c80:	ff000a0d 	.word	0xff000a0d
1a004c84:	454c4449 	.word	0x454c4449
1a004c88:	ffffff00 	.word	0xffffff00
1a004c8c:	51726d54 	.word	0x51726d54
1a004c90:	ffffff00 	.word	0xffffff00
1a004c94:	20726d54 	.word	0x20726d54
1a004c98:	00637653 	.word	0x00637653

1a004c9c <keys>:
1a004c9c:	27262524 ff007325                       $%&'%s..

1a004ca4 <ExtRateIn>:
1a004ca4:	00000000                                ....

1a004ca8 <GpioButtons>:
1a004ca8:	08000400 09010900                       ........

1a004cb0 <GpioLeds>:
1a004cb0:	01050005 0e000205 0c010b01              ............

1a004cbc <GpioPorts>:
1a004cbc:	03030003 0f050403 05031005 07030603     ................
1a004ccc:	ffff0802                                ....

1a004cd0 <OscRateIn>:
1a004cd0:	00b71b00                                ....

1a004cd4 <InitClkStates>:
1a004cd4:	01010f01                                ....

1a004cd8 <pinmuxing>:
1a004cd8:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004ce8:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004cf8:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004d08:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004d18:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a004d28:	00d50301 00d50401 00160107 00560207     ..............V.
1a004d38:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a004d48:	00570206                                ..W.

1a004d4c <UART_BClock>:
1a004d4c:	01a201c2 01620182                       ......b.

1a004d54 <UART_PClock>:
1a004d54:	00820081 00a200a1 08040201 0f0f0f03     ................
1a004d64:	ffff00ff                                ....

1a004d68 <periph_to_base>:
1a004d68:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a004d78:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a004d88:	000100e0 01000100 01200003 00060120     .......... . ...
1a004d98:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a004da8:	01820013 00120182 01a201a2 01c20011     ................
1a004db8:	001001c2 01e201e2 0202000f 000e0202     ................
1a004dc8:	02220222 0223000d 001c0223              "."...#.#...

1a004dd4 <InitClkStates>:
1a004dd4:	00010100 00010909 0001090a 01010701     ................
1a004de4:	00010902 00010906 0101090c 0001090d     ................
1a004df4:	0001090e 0001090f 00010910 00010911     ................
1a004e04:	00010912 00010913 00011114 00011119     ................
1a004e14:	0001111a 0001111b                       ........

1a004e1c <gpioPinsInit>:
1a004e1c:	02000104 00050701 05010d03 04080100     ................
1a004e2c:	02020002 02000304 00000403 04070002     ................
1a004e3c:	030c0300 09050402 05040103 04030208     ................
1a004e4c:	04020305 06040504 0802000c 03000b06     ................
1a004e5c:	00090607 07060503 060f0504 03030004     ................
1a004e6c:	02000404 00050404 06040502 04060200     ................
1a004e7c:	0c050408 05040a04 0003010e 14010a00     ................
1a004e8c:	010f0000 0d000012 00001101 0010010c     ................
1a004e9c:	07070300 000f0300 01000001 00000000     ................
1a004eac:	000a0600 08060603 06100504 04030005     ................
1a004ebc:	03000106 04090400 04010d05 010b0000     ................
1a004ecc:	0200000f 00000001 00010104 02010800     ................
1a004edc:	01090000 09010006 05040002 04010200     ................
1a004eec:	02020105 02020504 0e00000a 01000b02     ................
1a004efc:	000c020b ffff0c01                       ........

1a004f04 <__sf_fake_stderr>:
	...

1a004f24 <__sf_fake_stdout>:
	...

1a004f44 <__sf_fake_stdin>:
	...

1a004f64 <_global_impure_ptr>:
1a004f64:	10000044 ffff0043 2b302d23 00000020     D...C...#-0+ ...
1a004f74:	004c6c68 45676665 ff004746 33323130     hlL.efgEFG..0123
1a004f84:	37363534 42413938 46454443 00000000     456789ABCDEF....
1a004f94:	33323130 37363534 62613938 66656463     0123456789abcdef
1a004fa4:	00000000                                ....
