/* Interrupts */

#define MAXI030_TIMER_IRQ 0

/* Core */

#define MAXI030_CORE_BASE 0x84000000
#define MAXI030_CORE_LED MAXI030_CORE_BASE+0x0
#define MAXI030_CORE_BUZZER MAXI030_CORE_BASE+0x1
#define MAXI030_CORE_SYSCONF MAXI030_CORE_BASE+0x2
#define MAXI030_CORE_PS2ASTATUS MAXI030_CORE_BASE+0x3
#define MAXI030_CORE_PS2ASCANCODE MAXI030_CORE_BASE+0x4
#define MAXI030_CORE_PS2BSTATUS MAXI030_CORE_BASE+0x5
#define MAXI030_CORE_PS2BSCANCODE MAXI030_CORE_BASE+0x6
#define MAXI030_CORE_I2CADDRESS MAXI030_CORE_BASE+0x7
#define MAXI030_CORE_I2CWRITE MAXI030_CORE_BASE+0x8
#define MAXI030_CORE_I2CREAD MAXI030_CORE_BASE+0x9
#define MAXI030_CORE_I2CCONTROL MAXI030_CORE_BASE+0xa
#define MAXI030_CORE_I2CSTATUS I2CCONTROL
#define MAXI030_CORE_RTCINTCONTROL MAXI030_CORE_BASE+0xb
#define MAXI030_CORE_SPIDATA MAXI030_CORE_BASE+0xc
#define MAXI030_CORE_TIMERCOUNTU MAXI030_CORE_BASE+0xd
#define MAXI030_CORE_TIMERCOUNTM MAXI030_CORE_BASE+0xe
#define MAXI030_CORE_TIMERCOUNTL MAXI030_CORE_BASE+0xf
#define MAXI030_CORE_TIMERCONTROL MAXI030_CORE_BASE+0x10
#define MAXI030_CORE_INT_PASS MAXI030_CORE_BASE+0x11

/* UART regs in a port */

#define MRX26C94 0
#define SR26C94 1
#define CSR26C94 1
#define CR26C94 2
#define RXFIFO26C94 3
#define TXFIFO26C94 3

/* UART regs within one port pair */

#define IPCR26C94 4
#define ACR26C94 4
#define ISR26C94 5
#define IMR26C94 5
#define CTU26C94 6
#define CTL26C94 7
#define START26C94 14
#define STOP26C94 15

/* UART globals */

#define BCRA26C94 0x20
#define BCRB26C94 0x21
#define BCRC26C94 0x22
#define BCRD26C94 0x23
#define ICR26C94 0x28


/* UART port bases */

#define BASE26C94 0x84010000
   
#define BASEPA26C94 BASE26C94+0
#define BASEPA BASEPA26C94
#define BASEPB26C94 BASE26C94+8
#define BASEPB BASEPB26C94
#define BASEPC26C94 BASE26C94+16
#define BASEPC BASEPC26C94
#define BASEPD26C94 BASE26C94+24
#define BASEPD BASEPD26C94
   
#define BASEPAB BASEPA26C94
#define BASEPCD BASEPCC2694

/* ide registers */

#define IDEBASE 0x84020000

#define IDEDATA IDEBASE+0
#define IDEERR IDEBASE+4
#define IDEFEATURES IDEBASE+4
#define IDECOUNT IDEBASE+8
#define IDELBA0 IDEBASE+12
#define IDELBA1 IDEBASE+16
#define IDELBA2 IDEBASE+20
#define IDELBA3 IDEBASE+24
#define IDEHEADS IDEBASE+24
#define IDESTATUS IDEBASE+28
#define IDECOMMAND IDEBASE+28

#define IDECTRLBASE 0x84030000

/* ide commands */

#define IDECOMREADSEC 0x20
#define IDECOMWRITESEC 0x30
#define IDECOMIDENTIFY 0xec
#define IDECOMFEATURES 0xef

/* ide status reg bit numbers */

#define IDESTATUSBSY 7
#define IDESTATUSDRDY 6
#define IDESTATUSDWF  5
#define IDESTATUSDSC 4
#define IDESTATUSDRQ 3
#define IDESTATUSCORR 2
#define IDESTATUSIDX  1
#define IDESTATUSERR  0

/* ide feaures */

#define IDEFEATURE8BIT 0x01

/* misc ide */

#define IDESECTORSIZE 512

