m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/simulation/modelsim
Epll
Z1 w1720042277
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 QZo1Vh6en2ZO3=hNmAfQ>0
R0
Z5 8C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_sim/PLL.vho
Z6 FC:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_sim/PLL.vho
l0
L33
V6<oPC:OAW9F]RcJObFaFe3
!s100 1QXRX>Jf2fXCD[L<?mNjg3
Z7 OV;C;10.5b;63
32
Z8 !s110 1720050321
!i10b 1
Z9 !s108 1720050321.000000
Z10 !s90 -reportprogress|300|C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_sim/PLL.vho|
Z11 !s107 C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_sim/PLL.vho|
!i113 1
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 3 pll 0 22 6<oPC:OAW9F]RcJObFaFe3
l54
L45
VAkMd?NgNYDBlIUaeM=X131
!s100 5FS[mEj]N9k`:=Xazz;Ai3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
Epll_reconfig
R1
Z13 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z14 8C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/PLL_Reconfig.vhd
Z15 FC:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/PLL_Reconfig.vhd
l0
L9
VYKd^@:l:bOI]MJXzOzGj:1
!s100 gk:PDG^<[IkBOFo^gM1e[0
R7
32
R8
!i10b 1
R9
Z16 !s90 -reportprogress|300|C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/PLL_Reconfig.vhd|
Z17 !s107 C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_sim/PLL_Reconfig.vhd|
!i113 1
R12
Artl
R13
R2
R3
DEx4 work 12 pll_reconfig 0 22 YKd^@:l:bOI]MJXzOzGj:1
l52
L24
VDFCandgmC[BH`GYgU5]Hm1
!s100 l?Xz_U;KGU4FEnLT8jc@B1
R7
32
R8
!i10b 1
R9
R16
R17
!i113 1
R12
vPLL_Reconfig_Verilog
R8
!i10b 1
!s100 3bZZKQh?7O5I@O]2;A1^P3
IdG_RH=oI>jc?@IcXnR[Qh1
VDg1SIo80bB@j0V0VzS_@n1
R0
w1720049699
8C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/PLL_Reconfig_Verilog.v
FC:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/PLL_Reconfig_Verilog.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
R9
!s107 C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/PLL_Reconfig_Verilog.v|
!s90 -reportprogress|300|C:/Y4S1/P4P/Dynamic_PLL/DynamicPLL/PLL_Reconfig_Verilog_sim/PLL_Reconfig_Verilog.v|
!i113 1
tCvgOpt 0
n@p@l@l_@reconfig_@verilog
