set_max_delay 4.0 -rise -rise_through and1 -to {clk1 clk2} -rise_to port* -fall_to * -ignore_clock_latency -probe -reset_path
