// Seed: 2847699674
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
    , id_3,
    output logic id_2
);
  logic id_4 = 1'b0;
  logic id_5;
  assign id_3 = 1;
endmodule
