<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='106' type='llvm::ArgDescriptor'/>
<offset>0</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='102'>// Kernel input registers setup for the HSA ABI in allocation order.

  // User SGPRs in kernels
  // XXX - Can these require argument spills?</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='50' u='r' c='_ZNK4llvm23AMDGPUArgumentUsageInfo5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='177' u='m' c='_ZN4llvm21SIMachineFunctionInfo23addPrivateSegmentBufferERKNS_14SIRegisterInfoE'/>
