GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\git\lenia_verilog\verilog\src\div.v'
Analyzing Verilog file 'C:\git\lenia_verilog\verilog\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\git\lenia_verilog\verilog\src\sdram.v'
Analyzing Verilog file 'C:\git\lenia_verilog\verilog\src\top.v'
Analyzing Verilog file 'C:\git\lenia_verilog\verilog\src\vga.v'
Compiling module 'top'("C:\git\lenia_verilog\verilog\src\top.v":106)
Compiling module 'FramebufferController'("C:\git\lenia_verilog\verilog\src\top.v":1)
Compiling module 'DrawingEngine'("C:\git\lenia_verilog\verilog\src\top.v":33)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("C:\git\lenia_verilog\verilog\src\top.v":74)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("C:\git\lenia_verilog\verilog\src\top.v":85)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\git\lenia_verilog\verilog\src\top.v":87)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\git\lenia_verilog\verilog\src\top.v":90)
Compiling module 'Gowin_rPLL'("C:\git\lenia_verilog\verilog\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'sdram'("C:\git\lenia_verilog\verilog\src\sdram.v":23)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'refresh'("C:\git\lenia_verilog\verilog\src\top.v":300)
Compiling module 'Vga'("C:\git\lenia_verilog\verilog\src\vga.v":1)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\git\lenia_verilog\verilog\impl\gwsynthesis\lenia.vg" completed
[100%] Generate report file "C:\git\lenia_verilog\verilog\impl\gwsynthesis\lenia_syn.rpt.html" completed
GowinSynthesis finish
