<!--
	- FPGA Fabric I/O Information
	- Generated by OpenFPGA
	- Date: Fri Feb 20 13:46:27 2026
-->

<io_coordinates>
	<io pad="gfpga_pad_GPIN_PDL_PAD[3]" x="0" y="1" z="0"/>
	<io pad="gfpga_pad_GPIN_PAD[3]" x="0" y="1" z="1"/>
	<io pad="gfpga_pad_GPOUT_PAD[3]" x="0" y="1" z="2"/>
	<io pad="gfpga_pad_GPOUT_EMODE_PAD[3]" x="0" y="1" z="3"/>
	<io pad="gfpga_pad_GPIN_PDL_PAD[2]" x="1" y="0" z="0"/>
	<io pad="gfpga_pad_GPIN_PAD[2]" x="1" y="0" z="1"/>
	<io pad="gfpga_pad_GPOUT_PAD[2]" x="1" y="0" z="2"/>
	<io pad="gfpga_pad_GPOUT_EMODE_PAD[2]" x="1" y="0" z="3"/>
	<io pad="gfpga_pad_GPIN_PDL_PAD[0]" x="1" y="2" z="0"/>
	<io pad="gfpga_pad_GPIN_PAD[0]" x="1" y="2" z="1"/>
	<io pad="gfpga_pad_GPOUT_PAD[0]" x="1" y="2" z="2"/>
	<io pad="gfpga_pad_GPOUT_EMODE_PAD[0]" x="1" y="2" z="3"/>
	<io pad="gfpga_pad_GPIN_PDL_PAD[1]" x="2" y="1" z="0"/>
	<io pad="gfpga_pad_GPIN_PAD[1]" x="2" y="1" z="1"/>
	<io pad="gfpga_pad_GPOUT_PAD[1]" x="2" y="1" z="2"/>
	<io pad="gfpga_pad_GPOUT_EMODE_PAD[1]" x="2" y="1" z="3"/>
</io_coordinates>
