{"status": "active", "_id": "516572f02718467b3807eaf2", "name": "bliss: BLIF to SPICE Synthesis", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "private": false, "creation_date": "2011-02-06", "url": "http://sourceforge.net/p/blissvlsi/", "short_description": "Bliss synthesizes logic circuits in BLIF format to an equivalent SPICE netlist. Bliss is intended for use in mixed signal IC design and VLSI research.", "summary": "", "tools": [{"sourceforge_group_id": 404755, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "video_url": "", "socialnetworks": [], "moved_to_url": "", "shortname": "blissvlsi", "developers": [{"url": "http://sourceforge.net/u/elimallari/", "username": "elimallari", "name": "Eli Mallari"}], "screenshots": [], "external_homepage": "http://blissvlsi.sourceforge.net", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 3 - Alpha", "fullname": "3 - Alpha", "shortname": "alpha", "id": 9}], "environment": [], "language": [{"fullpath": "Programming Language :: Python", "fullname": "Python", "shortname": "python", "id": 178}], "license": [], "database": [], "topic": [], "audience": [], "translation": [], "os": []}}
