<stg><name>Linear_layer_ds2_Pipeline_l_j39</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v506 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v506"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j39"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:2 %sub_ln832_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sub_ln832

]]></Node>
<StgValue><ssdm name="sub_ln832_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %zext_ln830_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln830

]]></Node>
<StgValue><ssdm name="zext_ln830_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %max_W3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_W3_load

]]></Node>
<StgValue><ssdm name="max_W3_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="10">
<![CDATA[
newFuncRoot:5 %zext_ln830_cast = zext i10 %zext_ln830_read

]]></Node>
<StgValue><ssdm name="zext_ln830_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v563, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i12 0, i12 %j39

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %max_W3_load_read, i32 %v506

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body110:0 %j39_1 = load i12 %j39

]]></Node>
<StgValue><ssdm name="j39_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body110:1 %max_W3_addr = getelementptr i32 %max_W3, i64 0, i64 %zext_ln830_cast

]]></Node>
<StgValue><ssdm name="max_W3_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body110:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body110:3 %icmp_ln831 = icmp_eq  i12 %j39_1, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln831"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body110:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body110:5 %add_ln831 = add i12 %j39_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln831"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body110:6 %br_ln831 = br i1 %icmp_ln831, void %for.body110.split_ifconv, void %for.inc159.exitStub

]]></Node>
<StgValue><ssdm name="br_ln831"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="12">
<![CDATA[
for.body110.split_ifconv:1 %zext_ln832 = zext i12 %j39_1

]]></Node>
<StgValue><ssdm name="zext_ln832"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body110.split_ifconv:2 %add_ln832 = add i22 %sub_ln832_read, i22 %zext_ln832

]]></Node>
<StgValue><ssdm name="add_ln832"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="22">
<![CDATA[
for.body110.split_ifconv:3 %zext_ln832_1 = zext i22 %add_ln832

]]></Node>
<StgValue><ssdm name="zext_ln832_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body110.split_ifconv:4 %v563_addr = getelementptr i32 %v563, i64 0, i64 %zext_ln832_1

]]></Node>
<StgValue><ssdm name="v563_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="22">
<![CDATA[
for.body110.split_ifconv:6 %v563_load = load i22 %v563_addr

]]></Node>
<StgValue><ssdm name="v563_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body110.split_ifconv:35 %ifzero5 = icmp_eq  i12 %add_ln831, i12 3072

]]></Node>
<StgValue><ssdm name="ifzero5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body110.split_ifconv:36 %br_ln831 = br i1 %ifzero5, void %ifFalse4, void %ifTrue3

]]></Node>
<StgValue><ssdm name="br_ln831"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="22">
<![CDATA[
for.body110.split_ifconv:6 %v563_load = load i22 %v563_addr

]]></Node>
<StgValue><ssdm name="v563_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body110.split_ifconv:8 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %v563_load, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="32">
<![CDATA[
for.body110.split_ifconv:9 %trunc_ln833 = trunc i32 %v563_load

]]></Node>
<StgValue><ssdm name="trunc_ln833"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body110.split_ifconv:10 %icmp_ln833 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln833"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body110.split_ifconv:11 %icmp_ln833_1 = icmp_eq  i23 %trunc_ln833, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln833_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
for.inc159.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body110.split_ifconv:0 %v506_load = load i32 %v506

]]></Node>
<StgValue><ssdm name="v506_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.body110.split_ifconv:7 %v504 = bitcast i32 %v563_load

]]></Node>
<StgValue><ssdm name="v504"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body110.split_ifconv:13 %tmp_21 = fcmp_oge  i32 %v504, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body110.split_ifconv:15 %xor_ln845 = xor i32 %v563_load, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln845"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.body110.split_ifconv:16 %v512 = bitcast i32 %xor_ln845

]]></Node>
<StgValue><ssdm name="v512"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body110.split_ifconv:20 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln845, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body110.split_ifconv:24 %icmp_ln846_2 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln846_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body110.split_ifconv:26 %tmp_24 = fcmp_olt  i32 %v506_load, i32 %v512

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body110.split_ifconv:30 %tmp_25 = fcmp_olt  i32 %v506_load, i32 %v504

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln831" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse4:0 %store_ln831 = store i12 %add_ln831, i12 %j39

]]></Node>
<StgValue><ssdm name="store_ln831"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body110.split_ifconv:12 %or_ln833 = or i1 %icmp_ln833_1, i1 %icmp_ln833

]]></Node>
<StgValue><ssdm name="or_ln833"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body110.split_ifconv:13 %tmp_21 = fcmp_oge  i32 %v504, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.body110.split_ifconv:17 %bitcast_ln846 = bitcast i32 %v506_load

]]></Node>
<StgValue><ssdm name="bitcast_ln846"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body110.split_ifconv:18 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln846, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="32">
<![CDATA[
for.body110.split_ifconv:19 %trunc_ln846 = trunc i32 %bitcast_ln846

]]></Node>
<StgValue><ssdm name="trunc_ln846"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body110.split_ifconv:21 %icmp_ln846 = icmp_ne  i8 %tmp_22, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln846"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body110.split_ifconv:22 %icmp_ln846_1 = icmp_eq  i23 %trunc_ln846, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln846_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body110.split_ifconv:23 %or_ln846 = or i1 %icmp_ln846_1, i1 %icmp_ln846

]]></Node>
<StgValue><ssdm name="or_ln846"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body110.split_ifconv:25 %or_ln846_1 = or i1 %icmp_ln833_1, i1 %icmp_ln846_2

]]></Node>
<StgValue><ssdm name="or_ln846_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body110.split_ifconv:26 %tmp_24 = fcmp_olt  i32 %v506_load, i32 %v512

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body110.split_ifconv:27 %and_ln846 = and i1 %tmp_24, i1 %or_ln846

]]></Node>
<StgValue><ssdm name="and_ln846"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body110.split_ifconv:28 %v513 = and i1 %and_ln846, i1 %or_ln846_1

]]></Node>
<StgValue><ssdm name="v513"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body110.split_ifconv:29 %select_ln847 = select i1 %v513, i32 %v512, i32 %v506_load

]]></Node>
<StgValue><ssdm name="select_ln847"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body110.split_ifconv:30 %tmp_25 = fcmp_olt  i32 %v506_load, i32 %v504

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body110.split_ifconv:31 %and_ln837 = and i1 %tmp_25, i1 %or_ln846

]]></Node>
<StgValue><ssdm name="and_ln837"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body110.split_ifconv:32 %v508 = and i1 %and_ln837, i1 %or_ln833

]]></Node>
<StgValue><ssdm name="v508"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body110.split_ifconv:33 %select_ln838 = select i1 %v508, i32 %v504, i32 %v506_load

]]></Node>
<StgValue><ssdm name="select_ln838"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body110.split_ifconv:5 %specloopname_ln831 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln831"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body110.split_ifconv:14 %and_ln833 = and i1 %or_ln833, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln833"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body110.split_ifconv:34 %select_ln833 = select i1 %and_ln833, i32 %select_ln838, i32 %select_ln847

]]></Node>
<StgValue><ssdm name="select_ln833"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
ifTrue3:0 %store_ln850 = store i32 %select_ln833, i10 %max_W3_addr

]]></Node>
<StgValue><ssdm name="store_ln850"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
ifTrue3:1 %br_ln0 = br void %ifFalse4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse4:1 %store_ln833 = store i32 %select_ln833, i32 %v506

]]></Node>
<StgValue><ssdm name="store_ln833"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
ifFalse4:2 %br_ln0 = br void %for.body110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
