// Seed: 1972118603
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    input logic id_3
);
  logic id_4;
  assign id_4 = id_2;
  type_12(
      id_2, 1, 1
  );
  assign id_0 = id_2 < id_4 ? id_4 : 1;
  logic id_5;
  logic id_6 = 1'h0;
  logic id_7;
endmodule
