// Seed: 367403035
module module_0 (
    input supply1 id_0[-1 : -1 'b0]
);
endmodule
module module_1 #(
    parameter id_2 = 32'd80
) (
    output supply1 id_0,
    output supply1 id_1,
    input tri _id_2
    , id_14,
    output wire id_3,
    input tri1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    input wire id_8,
    input wire id_9[1 : id_2],
    input tri0 id_10,
    output wand id_11,
    input supply0 id_12
);
  logic [7:0][-1 : -1] id_15, id_16, id_17, id_18;
  assign id_0 = -1;
  tri0 id_19;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  assign id_15[1][-1'b0] = 1'b0 & id_5 - -1'b0;
  assign id_19 = 1;
endmodule
