--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml test.twx test.ncd -o test.twr test.pcf -ucf master_ufc.ucf

Design file:              test.ncd
Physical constraint file: test.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock master_clk_i
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
master_rst_i|    2.000(R)|      SLOW  |    1.850(R)|      SLOW  |sram_clk_o_OBUF_BUFG|   0.000|
            |    1.542(F)|      SLOW  |    1.434(F)|      SLOW  |sram_clk_o_OBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Clock master_clk_i to Pad
--------------------+-----------------+------------+-----------------+------------+--------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
--------------------+-----------------+------------+-----------------+------------+--------------------+--------+
MOSI                |        15.221(R)|      SLOW  |         4.864(R)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
MOSI1               |        15.272(R)|      SLOW  |         5.128(R)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
SCK1                |        16.133(R)|      SLOW  |         5.669(R)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
                    |        15.018(F)|      SLOW  |         5.317(F)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
SCK_SPI             |        15.114(R)|      SLOW  |         4.904(R)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
                    |        13.999(F)|      SLOW  |         4.552(F)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
SS                  |        14.910(R)|      SLOW  |         4.625(R)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
SS1                 |        15.290(R)|      SLOW  |         5.010(R)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
bootstrap_initdone_o|        13.650(R)|      SLOW  |         4.297(R)|      FAST  |sram_clk_o_OBUF_BUFG|   0.000|
--------------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock master_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
master_clk_i   |    5.083|    2.233|    2.565|    1.745|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
MISO           |MISO1          |   10.994|
master_clk_i   |sram_clk_o     |   10.370|
master_rst_i   |reset          |    7.065|
---------------+---------------+---------+


Analysis completed Thu Oct 19 14:54:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



