Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e3df88b98deb4944bb481896ea97d4f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L axi_uart16550_v2_0_20 -L dist_mem_gen_v8_0_12 -L fifo_generator_v13_2_3 -L lib_fifo_v1_0_12 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_17 -L emc_common_v3_0_5 -L axi_emc_v3_0_18 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_17 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L axi_protocol_converter_v2_1_18 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L axi_crossbar_v2_1_19 -L axi_intc_v4_1_12 -L xlconcat_v2_1_1 -L mdm_v3_2_15 -L axi_gpio_v2_0_20 -L axi_timer_v2_0_20 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'mem_a' [C:/Users/espero/git/UFBmod/FPGA/CMOD_A7-35T/CMOD_A7-35T.ip_user_files/bd/AXI_bd_0/sim/AXI_bd_0.v:845]
WARNING: [VRFC 10-2686] null range choice is ignored [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/microblaze_v11_0/hdl/microblaze_v11_0_vh_rfs.vhd:38791]
WARNING: [VRFC 10-2686] null range choice is ignored [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/microblaze_v11_0/hdl/microblaze_v11_0_vh_rfs.vhd:38892]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package axi_emc_v3_0_18.emc_pkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package xpm.vcomponents
Compiling package axi_quad_spi_v3_2_17.comp_defs
Compiling package axi_timer_v2_0_20.tc_types
Compiling package xil_defaultlib.axi_bd_0_clk_wiz_1_0_ipif_pkg
Compiling package xil_defaultlib.axi_bd_0_clk_wiz_1_0_proc_common...
Compiling package xil_defaultlib.axi_bd_0_clk_wiz_1_0_family_supp...
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package ieee.std_logic_textio
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package xil_defaultlib.axi_bd_0_xadc_wiz_0_0_ipif_pkg
Compiling package xil_defaultlib.axi_bd_0_xadc_wiz_0_0_proc_commo...
Compiling package xil_defaultlib.axi_bd_0_xadc_wiz_0_0_family_sup...
Compiling module unisims_ver.IOBUF(IOSTANDARD="LVCMOS33",SLEW...
Compiling architecture imp of entity axi_emc_v3_0_18.axi_emc_addr_gen [axi_emc_addr_gen_default]
Compiling architecture imp of entity axi_emc_v3_0_18.axi_emc_address_decode [\axi_emc_address_decode(c_addr_d...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=9,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=256,c_dwidth...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=33,c_de...]
Compiling architecture imp of entity axi_emc_v3_0_18.counter_f [\counter_f(c_num_bits=8)(1,8)\]
Compiling architecture imp of entity axi_emc_v3_0_18.axi_emc_native_interface [\axi_emc_native_interface(c_fami...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reset_value=(oth...]
Compiling architecture imp of entity emc_common_v3_0_5.ipic_if [\ipic_if(c_num_banks_mem=1,c_ipi...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity emc_common_v3_0_5.mem_state_machine [mem_state_machine_default]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reg_width=2,c_re...]
Compiling architecture imp of entity emc_common_v3_0_5.addr_counter_mux [\addr_counter_mux(c_addr_cntr_wi...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reg_width=5,c_re...]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reg_width=5,c_re...]
Compiling architecture imp of entity emc_common_v3_0_5.ld_arith_reg [\ld_arith_reg(c_reg_width=16,c_r...]
Compiling architecture imp of entity emc_common_v3_0_5.counters [counters_default]
Compiling architecture imp of entity emc_common_v3_0_5.select_param [\select_param(c_num_banks_mem=1,...]
Compiling architecture imp of entity emc_common_v3_0_5.mem_steer [\mem_steer(c_num_banks_mem=1,c_m...]
Compiling architecture imp of entity emc_common_v3_0_5.io_registers [\io_registers(c_include_negedge_...]
Compiling architecture imp of entity emc_common_v3_0_5.EMC [\EMC(c_mem0_baseaddr="0110000000...]
Compiling architecture imp of entity axi_emc_v3_0_18.axi_emc [\axi_emc(c_family="artix7",c_lfl...]
Compiling architecture axi_bd_0_axi_emc_0_0_arch of entity xil_defaultlib.AXI_bd_0_axi_emc_0_0 [axi_bd_0_axi_emc_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_20.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=2...]
Compiling architecture imp of entity axi_gpio_v2_0_20.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture axi_bd_0_axi_gpio_0_0_arch of entity xil_defaultlib.AXI_bd_0_axi_gpio_0_0 [axi_bd_0_axi_gpio_0_0_default]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_20.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=1...]
Compiling architecture imp of entity axi_gpio_v2_0_20.axi_gpio [\axi_gpio(c_family="artix7",c_gp...]
Compiling architecture axi_bd_0_axi_gpio_1_0_arch of entity xil_defaultlib.AXI_bd_0_axi_gpio_1_0 [axi_bd_0_axi_gpio_1_0_default]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module xil_defaultlib.AXI_bd_0_axi_protocol_convert_0_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module xil_defaultlib.AXI_bd_0_axi_protocol_convert_1_...
Compiling module xil_defaultlib.AXI_bd_0_axi_protocol_convert_2_...
Compiling module xil_defaultlib.AXI_bd_0_axi_protocol_convert_3_...
Compiling module xil_defaultlib.AXI_bd_0_axi_protocol_convert_4_...
Compiling module xil_defaultlib.AXI_bd_0_axi_protocol_convert_5_...
Compiling module xil_defaultlib.AXI_bd_0_axi_protocol_convert_6_...
Compiling module xil_defaultlib.AXI_bd_0_axi_protocol_convert_7_...
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=3,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=7,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=7,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.cross_clk_sync_fifo_1 [\cross_clk_sync_fifo_1(c_family=...]
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_cdc_gray(INIT_SYNC_FF=1,WIDT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=2,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,FIF...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture implementation of entity lib_fifo_v1_0_12.async_fifo_fg [\async_fifo_fg(c_allow_2n_depth=...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=1)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.counter_f [\counter_f(c_num_bits=4)(1,8)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.qspi_fifo_ifmodule [\qspi_fifo_ifmodule(c_num_transf...]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.qspi_occupancy_reg [\qspi_occupancy_reg(c_occupancy_...]
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2(1,5)\]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.qspi_startup_block [\qspi_startup_block(c_sub_family...]
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=3,ME...
Compiling module xpm.xpm_memory_sprom(MEMORY_SIZE=307...
Compiling architecture imp of entity axi_quad_spi_v3_2_17.qspi_look_up_logic [\qspi_look_up_logic(c_family="ar...]
Compiling architecture fd_v of entity unisim.FD [\FD(init='1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.qspi_mode_control_logic [\qspi_mode_control_logic(c_sck_r...]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.qspi_status_slave_sel_reg [\qspi_status_slave_sel_reg(c_spi...]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.reset_sync_module [reset_sync_module_default]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.qspi_cntrl_reg [\qspi_cntrl_reg(c_s_axi_data_wid...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001010")(0...]
Compiling architecture fdrse_v of entity unisim.FDRSE [fdrse_default]
Compiling architecture implementation of entity axi_quad_spi_v3_2_17.soft_reset [\soft_reset(c_reset_width=16)\]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.qspi_core_interface [\qspi_core_interface(c_family="a...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.axi_quad_spi_top [\axi_quad_spi_top(c_family="arti...]
Compiling architecture imp of entity axi_quad_spi_v3_2_17.axi_quad_spi [\axi_quad_spi(c_family="artix7",...]
Compiling architecture axi_bd_0_axi_quad_spi_0_0_arch of entity xil_defaultlib.AXI_bd_0_axi_quad_spi_0_0 [axi_bd_0_axi_quad_spi_0_0_defaul...]
Compiling architecture imp of entity axi_timer_v2_0_20.mux_onehot_f [\mux_onehot_f(c_nb=6,c_family="a...]
Compiling architecture imp of entity axi_timer_v2_0_20.counter_f [\counter_f(c_num_bits=32,c_famil...]
Compiling architecture imp of entity axi_timer_v2_0_20.count_module [\count_module(c_family="artix7")...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity axi_timer_v2_0_20.timer_control [\timer_control(c_ard_num_ce_arra...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture fdrs_v of entity unisim.FDRS [fdrs_default]
Compiling architecture imp of entity axi_timer_v2_0_20.tc_core [\tc_core(c_family="artix7",c_ard...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_timer_v2_0_20.axi_timer [\axi_timer(c_family="artix7")(1,...]
Compiling architecture axi_bd_0_axi_timer_0_0_arch of entity xil_defaultlib.AXI_bd_0_axi_timer_0_0 [axi_bd_0_axi_timer_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=5,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture oddr_v of entity unisim.ODDR [\ODDR(1,13)(1,4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture implementation of entity axi_uart16550_v2_0_20.tx_fifo_block [\tx_fifo_block(c_family="artix7"...]
Compiling architecture implementation of entity axi_uart16550_v2_0_20.rx_fifo_control [\rx_fifo_control(c_family="artix...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=11,c_fa...]
Compiling architecture implementation of entity axi_uart16550_v2_0_20.rx_fifo_block [\rx_fifo_block(c_family="artix7"...]
Compiling architecture implementation of entity axi_uart16550_v2_0_20.xuart_tx_load_sm [xuart_tx_load_sm_default]
Compiling architecture implementation of entity axi_uart16550_v2_0_20.rx16550 [rx16550_default]
Compiling architecture implementation of entity axi_uart16550_v2_0_20.tx16550 [tx16550_default]
Compiling architecture implementation of entity axi_uart16550_v2_0_20.uart16550 [\uart16550(c_is_a_16550=true,c_e...]
Compiling architecture imp of entity axi_uart16550_v2_0_20.ipic_if [ipic_if_default]
Compiling architecture imp of entity axi_uart16550_v2_0_20.xuart [\xuart(c_family="artix7",axi_add...]
Compiling architecture rtl of entity axi_uart16550_v2_0_20.axi_uart16550 [\axi_uart16550(c_family="artix7"...]
Compiling architecture axi_bd_0_axi_uart16550_0_0_arch of entity xil_defaultlib.AXI_bd_0_axi_uart16550_0_0 [axi_bd_0_axi_uart16550_0_0_defau...]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=62.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.AXI_bd_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.AXI_bd_0_clk_wiz_0
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pselect_f [\AXI_bd_0_clk_wiz_1_0_pselect_f(...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_address_decoder [\AXI_bd_0_clk_wiz_1_0_address_de...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_slave_attachment [\AXI_bd_0_clk_wiz_1_0_slave_atta...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_axi_lite_ipif [\AXI_bd_0_clk_wiz_1_0_axi_lite_i...]
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module xil_defaultlib.AXI_bd_0_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.AXI_bd_0_clk_wiz_1_0_pll_drp(S1_...
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_clk_wiz_drp [\AXI_bd_0_clk_wiz_1_0_clk_wiz_dr...]
Compiling architecture implementation of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_soft_reset [\AXI_bd_0_clk_wiz_1_0_soft_reset...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_clk_wiz_1_0_axi_clk_config [axi_bd_0_clk_wiz_1_0_axi_clk_con...]
Compiling module xil_defaultlib.AXI_bd_0_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufgctrl_v of entity unisim.BUFGCTRL [\BUFGCTRL(preselect_i0=true)(1,4...]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFGCTRL [\MB_BUFGCTRL(c_target=non_rtl,pr...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000100010")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001011000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="artix7",c_bscanid...]
Compiling architecture axi_bd_0_mdm_1_0_arch of entity xil_defaultlib.AXI_bd_0_mdm_1_0 [axi_bd_0_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0110000111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0110000000000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0110100000000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1001100110001011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000001101111000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1011010001100011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=artix7,c_f...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=artix7,c_t...]
Compiling architecture imp of entity microblaze_v11_0_0.address_data_hit [\address_data_hit(c_target=artix...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=9)\]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=9,read_wi...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=1000,c_target=a...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug_Trace [\Debug_Trace(c_target=artix7,c_d...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.comparator [\comparator(c_target=artix7,c_is...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.cache_valid_bit_detect [\cache_valid_bit_detect(c_addr_s...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=36,read_w...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAMB36 [\MB_RAMB36(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=1200,c_target=a...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=1300,c_target=a...]
Compiling architecture imp of entity microblaze_v11_0_0.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_0.Icache [\Icache(c_target=artix7,c_allow_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111100001100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDSE [\MB_FDSE(c_target=artix7,init='0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000011111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.Cache_Interface [\Cache_Interface(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=500,c_target=ar...]
Compiling architecture imp of entity microblaze_v11_0_0.RAM_Module [\RAM_Module(c_id=600,c_target=ar...]
Compiling architecture imp of entity microblaze_v11_0_0.DCache [\DCache(c_data_size=32,c_addr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT5 [\MB_LUT5(c_target=artix7,init="0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT5 [\MB_LUT5(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT3 [\MB_LUT3(c_target=artix7,init="0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010101")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT3 [\MB_LUT3(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000010000100001")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT3 [\MB_LUT3(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011110000")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRSE [\MB_FDRSE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDSE [\MB_FDSE(c_target=artix7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT3 [\MB_LUT3(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer [\PreFetch_Buffer(c_instr_size=32...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000000")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.Decode [\Decode(c_data_size=32,c_instr_s...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_0.barrel_shift [\barrel_shift(c_data_size=32,c_a...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001011010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.Div_unit [\Div_unit(c_target=artix7,c_data...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FD [\MB_FD(c_target=artix7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010100110")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.fpu_sqrt [\fpu_sqrt(c_target=artix7,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.fpu_conv [\fpu_conv(c_target=artix7,c_prec...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_compare_const [\carry_compare_const(c_target=ar...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_compare [\carry_compare(c_target=artix7,s...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_compare [\carry_compare(c_target=artix7,s...]
Compiling architecture imp of entity microblaze_v11_0_0.find_first_bit [\find_first_bit(c_mant_size=23,c...]
Compiling architecture imp of entity microblaze_v11_0_0.FPU_ADDSUB [\FPU_ADDSUB(c_target=artix7,c_pr...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_0.dsp_module [\dsp_module(c_target=artix7,c_a_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_0.dsp_module [\dsp_module(c_target=artix7,c_a_...]
Compiling architecture imp of entity microblaze_v11_0_0.FPU_MUL [\FPU_MUL(c_target=artix7,c_preci...]
Compiling architecture imp of entity microblaze_v11_0_0.FPU_DIV [\FPU_DIV(c_target=artix7,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32X1D [\MB_RAM32X1D(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_Bit [\Register_File_Bit(c_target=arti...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File [\Register_File(c_data_size=32,c_...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_Bit [\Operand_Select_Bit(c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select [\Operand_Select(c_data_size=32,c...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT3 [\MB_LUT3(c_target=artix7)(0,7)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_area_optim...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010001110")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110010101010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Bit [\Shift_Logic_Bit(c_target=artix7...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_equal [\carry_equal(c_target=artix7,siz...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111100")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100001100")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011101110")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.count_leading_zeros [count_leading_zeros_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT2 [\MB_LUT2(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module [\Shift_Logic_Module(c_data_size=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_0.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture imp of entity microblaze_v11_0_0.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_0.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_DSP48E1 [\MB_DSP48E1(c_target=artix7,acas...]
Compiling architecture imp of entity microblaze_v11_0_0.dsp_module [\dsp_module(c_target=artix7,c_ab...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000010000001110...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.Result_Mux_Bit [\Result_Mux_Bit(c_target=artix7)...]
Compiling architecture imp of entity microblaze_v11_0_0.Result_Mux [\Result_Mux(c_data_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect [\Zero_Detect(c_data_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.MSR_Reg_Bit [\MSR_Reg_Bit(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MSR_Reg [\MSR_Reg(c_target=artix7,c_reset...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000001100110")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Bit [\PC_Bit(c_target=artix7,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Bit [\PC_Bit(c_target=artix7,c_use_sr...]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module [\PC_Module(c_data_size=32,c_addr...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow [\Data_Flow(c_data_size=32,c_inst...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100001110111100010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011110001000011110...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001010100010111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000101010001111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000011001100000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT3 [\MB_LUT3(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT2 [\MB_LUT2(c_target=artix7,init="1...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000100010001000100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_0.mux4_8 [\mux4_8(c_allow_lut6=true,c_targ...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle [\Byte_Doublet_Handle(c_data_size...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Area [\MicroBlaze_Area(c_num_sync_ff_c...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture axi_bd_0_microblaze_0_0_arch of entity xil_defaultlib.AXI_bd_0_microblaze_0_0 [axi_bd_0_microblaze_0_0_default]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1_12.shared_ram_ivar [shared_ram_ivar_default]
Compiling architecture imp of entity axi_intc_v4_1_12.intc_core [\intc_core(c_family="artix7",c_n...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_12.axi_intc [\axi_intc(c_family="artix7",c_in...]
Compiling architecture axi_bd_0_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.AXI_bd_0_microblaze_0_axi_intc_0 [axi_bd_0_microblaze_0_axi_intc_0...]
Compiling module xil_defaultlib.AXI_bd_0_auto_pc_0
Compiling module xil_defaultlib.m00_couplers_imp_18SOORN
Compiling module xil_defaultlib.m01_couplers_imp_LOFYPU
Compiling module xil_defaultlib.m02_couplers_imp_19OOA1S
Compiling module xil_defaultlib.m03_couplers_imp_L2QEIP
Compiling module xil_defaultlib.m04_couplers_imp_1BENCDH
Compiling module xil_defaultlib.m05_couplers_imp_JAKRK4
Compiling module xil_defaultlib.m06_couplers_imp_1CKN9IE
Compiling module xil_defaultlib.m07_couplers_imp_HUX43R
Compiling module xil_defaultlib.m08_couplers_imp_1EJB6NJ
Compiling module xil_defaultlib.m09_couplers_imp_OTDKSU
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module xil_defaultlib.AXI_bd_0_auto_pc_1
Compiling module xil_defaultlib.s00_couplers_imp_OI1H5T
Compiling module xil_defaultlib.s01_couplers_imp_1ET5AKG
Compiling module xil_defaultlib.s02_couplers_imp_PYYBHE
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_nto1_m...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.AXI_bd_0_xbar_0
Compiling module xil_defaultlib.AXI_bd_0_microblaze_0_axi_periph...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture axi_bd_0_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.AXI_bd_0_dlmb_bram_if_cntlr_0 [axi_bd_0_dlmb_bram_if_cntlr_0_de...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture axi_bd_0_dlmb_v10_0_arch of entity xil_defaultlib.AXI_bd_0_dlmb_v10_0 [axi_bd_0_dlmb_v10_0_default]
Compiling architecture axi_bd_0_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.AXI_bd_0_ilmb_bram_if_cntlr_0 [axi_bd_0_ilmb_bram_if_cntlr_0_de...]
Compiling architecture axi_bd_0_ilmb_v10_0_arch of entity xil_defaultlib.AXI_bd_0_ilmb_v10_0 [axi_bd_0_ilmb_v10_0_default]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.AXI_bd_0_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_X0...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.AXI_bd_0_microblaze_0_xlconcat_0
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture axi_bd_0_rst_clk_wiz_0_100m_0_arch of entity xil_defaultlib.AXI_bd_0_rst_clk_wiz_0_100M_0 [axi_bd_0_rst_clk_wiz_0_100m_0_de...]
Compiling architecture implementation of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_interrupt_control [\AXI_bd_0_xadc_wiz_0_0_interrupt...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_pselect_f [\AXI_bd_0_xadc_wiz_0_0_pselect_f...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_address_decoder [\AXI_bd_0_xadc_wiz_0_0_address_d...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_slave_attachment [\AXI_bd_0_xadc_wiz_0_0_slave_att...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_axi_lite_ipif [\AXI_bd_0_xadc_wiz_0_0_axi_lite_...]
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0001100000010100"...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_xadc_core_drp [\AXI_bd_0_xadc_wiz_0_0_xadc_core...]
Compiling architecture implementation of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_soft_reset [\AXI_bd_0_xadc_wiz_0_0_soft_rese...]
Compiling architecture imp of entity xil_defaultlib.AXI_bd_0_xadc_wiz_0_0_axi_xadc [\AXI_bd_0_xadc_wiz_0_0_axi_xadc(...]
Compiling module xil_defaultlib.AXI_bd_0_xadc_wiz_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.AXI_bd_0_xlconstant_0_0
Compiling module xil_defaultlib.AXI_bd_0
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
