[N
12
1
48 /home/cam2022/CPRE-381/ProjectP1/FetchLogic/work
4
1 N
11
5 mixed
2
6 addsub
9
10 fetchlogic
8
7 regfile
5
8 i_AddSub
7
8 i_ALUSrc
6
5 i_Cin
10
13 tb_fetchlogic
3
10 structural
12
9 gCLK_HPER
]
[G
1
10
11
1
12
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
8
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
2
3
5
6
1
0
0
]
[P
1
2
3
7
6
1
0
0
]
