Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: cpu_behav.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_behav.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_behav"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : cpu_behav
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\spinstram.v" into library work
Parsing module <spinstram>.
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\spdataram.v" into library work
Parsing module <spdataram>.
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\signex_param.v" into library work
Parsing module <signex_param>.
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\shifter.v" into library work
Parsing module <shifter>.
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\regparam.v" into library work
Parsing module <regparam>.
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\regfileparam_behav.v" into library work
Parsing module <regfileparam_behav>.
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\control_unit.v" into library work
Parsing module <control_unit>.
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\alu_behav.v" into library work
Parsing module <alu_behav>.
Analyzing Verilog file "C:\Users\joseph\Desktop\SPRAM\cpu_behav.v" into library work
Parsing module <cpu_behav>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu_behav>.

Elaborating module <spinstram>.
Reading initialization file \"instructions.data\".

Elaborating module <regparam(SIZE=16)>.

Elaborating module <spdataram>.

Elaborating module <regfileparam_behav(BITSIZE=16,ADDSIZE=4)>.

Elaborating module <signex_param(EXTSIZE=16,CURSIZE=8)>.

Elaborating module <alu_behav>.

Elaborating module <shifter>.

Elaborating module <control_unit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu_behav>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\cpu_behav.v".
    Found 16-bit register for signal <prog_cnt>.
    Found 16-bit adder for signal <pc[15]_inst_out[7]_add_4_OUT> created at line 115.
    Found 16-bit adder for signal <pc[15]_GND_1_o_add_5_OUT> created at line 118.
    Found 16-bit 4-to-1 multiplexer for signal <reg_wdat> created at line 141.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <cpu_behav> synthesized.

Synthesizing Unit <spinstram>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\spinstram.v".
    Found 256x16-bit single-port RAM <Mram_inst_ram> for signal <inst_ram>.
    Summary:
	inferred   1 RAM(s).
Unit <spinstram> synthesized.

Synthesizing Unit <regparam>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\regparam.v".
        SIZE = 16
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <regparam> synthesized.

Synthesizing Unit <spdataram>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\spdataram.v".
    Found 256x16-bit single-port RAM <Mram_data_ram> for signal <data_ram>.
    Summary:
	inferred   1 RAM(s).
Unit <spdataram> synthesized.

Synthesizing Unit <regfileparam_behav>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\regfileparam_behav.v".
        BITSIZE = 16
        ADDSIZE = 4
    Found 256-bit register for signal <n0030[255:0]>.
    Found 16-bit 16-to-1 multiplexer for signal <adat> created at line 52.
    Found 16-bit 16-to-1 multiplexer for signal <bdat> created at line 53.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <regfileparam_behav> synthesized.

Synthesizing Unit <signex_param>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\signex_param.v".
        EXTSIZE = 16
        CURSIZE = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <signex_param> synthesized.

Synthesizing Unit <alu_behav>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\alu_behav.v".
    Found 17-bit adder for signal <n0091> created at line 53.
    Found 17-bit adder for signal <n0095> created at line 58.
    Found 17-bit adder for signal <GND_7_o_GND_7_o_add_12_OUT> created at line 58.
    Found 32-bit comparator greater for signal <n0004> created at line 54
    Found 32-bit comparator greater for signal <n0006> created at line 54
    Found 32-bit comparator greater for signal <GND_7_o_A[15]_LessThan_7_o> created at line 54
    Found 32-bit comparator greater for signal <GND_7_o_GND_7_o_LessThan_16_o> created at line 59
    Found 16-bit comparator greater for signal <A[15]_B[15]_LessThan_34_o> created at line 76
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <alu_behav> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\shifter.v".
    Summary:
	inferred  84 Multiplexer(s).
Unit <shifter> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\joseph\Desktop\SPRAM\control_unit.v".
WARNING:Xst:647 - Input <instr<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <psr<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <psr<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <psr<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x3-bit Read Only RAM for signal <_n0071>
    Found 1-bit 16-to-1 multiplexer for signal <condflag> created at line 57.
    Summary:
	inferred   1 RAM(s).
	inferred  17 Multiplexer(s).
Unit <control_unit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x3-bit single-port Read Only RAM                    : 1
 256x16-bit single-port RAM                            : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 17-bit adder                                          : 3
# Registers                                            : 4
 16-bit register                                       : 3
 256-bit register                                      : 1
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 4
# Multiplexers                                         : 127
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 91
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 22
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Q_1> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_3> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_8> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_9> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_10> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_11> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_12> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_13> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_14> of sequential type is unconnected in block <psr>.
WARNING:Xst:2677 - Node <Q_15> of sequential type is unconnected in block <psr>.

Synthesizing (advanced) Unit <control_unit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0071> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <instr<15:12>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control_unit> synthesized (advanced).

Synthesizing (advanced) Unit <cpu_behav>.
The following registers are absorbed into accumulator <pc>: 1 register on signal <pc>.
Unit <cpu_behav> synthesized (advanced).

Synthesizing (advanced) Unit <spdataram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <add>           |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <spdataram> synthesized (advanced).

Synthesizing (advanced) Unit <spinstram>.
INFO:Xst:3217 - HDL ADVISOR - Register <Q> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_inst_ram> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_inst_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <spinstram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x3-bit single-port distributed Read Only RAM        : 1
 256x16-bit single-port distributed RAM                : 2
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 1
 17-bit adder carry in                                 : 1
# Accumulators                                         : 1
 16-bit up loadable accumulator                        : 1
# Registers                                            : 288
 Flip-Flops                                            : 288
# Comparators                                          : 5
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 4
# Multiplexers                                         : 126
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 91
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 21
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu_behav> ...

Optimizing unit <regparam> ...

Optimizing unit <regfileparam_behav> ...

Optimizing unit <control_unit> ...

Optimizing unit <alu_behav> ...

Optimizing unit <shifter> ...
WARNING:Xst:2677 - Node <psr/Q_15> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_14> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_13> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_12> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_11> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_10> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_9> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_8> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_4> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_3> of sequential type is unconnected in block <cpu_behav>.
WARNING:Xst:2677 - Node <psr/Q_1> of sequential type is unconnected in block <cpu_behav>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_behav, actual ratio is 11.
FlipFlop inst_register/Q_0 has been replicated 1 time(s)
FlipFlop inst_register/Q_1 has been replicated 3 time(s)
FlipFlop inst_register/Q_10 has been replicated 2 time(s)
FlipFlop inst_register/Q_11 has been replicated 1 time(s)
FlipFlop inst_register/Q_12 has been replicated 1 time(s)
FlipFlop inst_register/Q_13 has been replicated 1 time(s)
FlipFlop inst_register/Q_14 has been replicated 2 time(s)
FlipFlop inst_register/Q_15 has been replicated 1 time(s)
FlipFlop inst_register/Q_2 has been replicated 1 time(s)
FlipFlop inst_register/Q_3 has been replicated 1 time(s)
FlipFlop inst_register/Q_8 has been replicated 5 time(s)
FlipFlop inst_register/Q_9 has been replicated 5 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 317
 Flip-Flops                                            : 317

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu_behav.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 897
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 17
#      LUT3                        : 13
#      LUT4                        : 49
#      LUT5                        : 65
#      LUT6                        : 546
#      MUXCY                       : 56
#      MUXF7                       : 67
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 317
#      FDC                         : 61
#      FDCE                        : 256
# RAMS                             : 32
#      RAM256X1S                   : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             317  out of  18224     1%  
 Number of Slice LUTs:                  819  out of   9112     8%  
    Number used as Logic:               691  out of   9112     7%  
    Number used as Memory:              128  out of   2176     5%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    835
   Number with an unused Flip Flop:     518  out of    835    62%  
   Number with an unused LUT:            16  out of    835     1%  
   Number of fully used LUT-FF pairs:   301  out of    835    36%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 349   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.698ns (Maximum Frequency: 114.965MHz)
   Minimum input arrival time before clock: 4.509ns
   Maximum output required time after clock: 4.131ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.698ns (frequency: 114.965MHz)
  Total number of paths / destination ports: 801147 / 821
-------------------------------------------------------------------------
Delay:               8.698ns (Levels of Logic = 9)
  Source:            inst_register/Q_1_1 (FF)
  Destination:       reg_file/array_reg_0_245 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inst_register/Q_1_1 to reg_file/array_reg_0_245
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.109  inst_register/Q_1_1 (inst_register/Q_1_1)
     LUT6:I4->O            1   0.203   0.000  reg_file/Mmux_bdat_49 (reg_file/Mmux_bdat_49)
     MUXF7:I1->O           1   0.140   0.000  reg_file/Mmux_bdat_3_f7_8 (reg_file/Mmux_bdat_3_f79)
     MUXF8:I1->O          35   0.152   1.335  reg_file/Mmux_bdat_2_f8_8 (regB<3>)
     LUT3:I2->O           13   0.205   1.161  Mmux_shftIn41 (shftIn<3>)
     LUT6:I3->O            2   0.205   0.617  shft_unit/Mmux_yout132_SW0 (shft_unit/Mmux_yout1221)
     LUT6:I5->O            2   0.205   0.617  shft_unit/Mmux_yout1222 (shft_unit/Mmux_yout122)
     LUT5:I4->O            1   0.205   0.580  Mmux_reg_wdat106_SW0 (N107)
     LUT6:I5->O           16   0.205   1.005  Mmux_reg_wdat106 (reg_wdat<3>)
     LUT6:I5->O            1   0.205   0.000  reg_file/Mmux_array_reg[0][15]_wdat[15]_mux_16_OUT101 (reg_file/array_reg[0][15]_wdat[15]_mux_16_OUT<3>)
     FDCE:D                    0.102          reg_file/array_reg_0_3
    ----------------------------------------
    Total                      8.698ns (2.274ns logic, 6.424ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 317 / 317
-------------------------------------------------------------------------
Offset:              4.509ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       pc_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to pc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O            317   0.206   2.072  rst_inv1_INV_0 (inst_register/rst_inv)
     FDC:CLR                   0.430          pc_0
    ----------------------------------------
    Total                      4.509ns (1.858ns logic, 2.651ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.131ns (Levels of Logic = 1)
  Source:            pc_2 (FF)
  Destination:       prog_cnt<2> (PAD)
  Source Clock:      clk rising

  Data Path: pc_2 to prog_cnt<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.447   1.113  pc_2 (pc_2)
     OBUF:I->O                 2.571          prog_cnt_2_OBUF (prog_cnt<2>)
    ----------------------------------------
    Total                      4.131ns (3.018ns logic, 1.113ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.698|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.79 secs
 
--> 

Total memory usage is 239720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    5 (   0 filtered)

