///
/// \file
/// \copyright Copyright (C) 2024, Bayerische Motoren Werke Aktiengesellschaft (BMW AG)
///

// IWYU pragma: private

#ifndef SCORE_LANGUAGE_FUTURECPP_PRIVATE_EXECUTION_CPU_RELAX_X86_64_HPP
#define SCORE_LANGUAGE_FUTURECPP_PRIVATE_EXECUTION_CPU_RELAX_X86_64_HPP

#include <cstdint>

// usable on QNX for ASIL B software. covered by requirement broken_link_c/issue/4036540
#include <emmintrin.h> // only include SSE2

// "__always_inline__" usable on QNX for ASIL B software. covered by broken_link_c/issue/4049789

namespace score::cpp
{
namespace execution
{
namespace detail
{

/// \brief Provide a hint to the processor that the code sequence is a spin-wait loop
///
/// This can help improve the performance and power consumption of spin-wait loops.
/// https://stackoverflow.com/questions/25189839/cpu-relax-instruction-and-c11-primitives
/// https://stackoverflow.com/questions/47975191/gcc-and-cpu-relax-smb-mb-etc
/// https://stackoverflow.com/questions/12894078/what-is-the-purpose-of-the-pause-instruction-in-x86
__attribute__((__always_inline__)) inline void cpu_relax(std::int32_t count) noexcept
{
    while (count-- > 0)
    {
        _mm_pause();
    }
}

/// \brief Returns the maximum count of repeated `cpu_relax` instructions
///
/// The value should be roughly equivalent to the time of a context switch.
__attribute__((__always_inline__)) inline std::int32_t get_platform_specific_cpu_relaxation_count() noexcept
{
    // instead of constant maybe implement
    // https://www.intel.com/content/www/us/en/developer/articles/technical/a-common-construct-to-avoid-the-contention-of-threads-architecture-agnostic-spin-wait-loops.html
    return 16;
}

} // namespace detail
} // namespace execution
} // namespace score::cpp

#endif // SCORE_LANGUAGE_FUTURECPP_PRIVATE_EXECUTION_CPU_RELAX_X86_64_HPP
