

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 394 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 instances converted, 26 sequential instances remain driven by gated/generated clocks

=============================================== Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                        
-------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1          port                   394        mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2:0]
===============================================================================================================================
====================================================================== Gated/Generated Clocks ======================================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance                                  Explanation                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       PIN_DEBUG_WRN       port                   26                     coreInst.debugger.requestGen.dhReqReg.Q_R[0]     Clock source is invalid for GCC
====================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

