#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555db73ba050 .scope module, "tb_karatsuba_16" "tb_karatsuba_16" 2 1;
 .timescale 0 0;
P_0x555db5aadcc0 .param/l "l" 0 2 2, +C4<00000000000000000000000000010000>;
v0x555db7cf7190_0 .var "X", 15 0;
v0x555db7cf7250_0 .var "Y", 15 0;
v0x555db7cf72f0_0 .net "Z", 31 0, L_0x555db7f6f000;  1 drivers
v0x555db7cf7390_0 .var "expected", 31 0;
v0x555db7cf7450_0 .var/i "i", 31 0;
S_0x555db793af30 .scope module, "ins1" "karatsuba_16" 2 5, 3 154 0, S_0x555db73ba050;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "X";
    .port_info 1 /INPUT 16 "Y";
    .port_info 2 /OUTPUT 32 "Z";
L_0x555db7f43d50 .functor XOR 1, L_0x555db7e7ae60, L_0x555db7e82d80, C4<0>, C4<0>;
v0x555db7cf5800_0 .net "X", 15 0, v0x555db7cf7190_0;  1 drivers
v0x555db7cf5900_0 .net "Y", 15 0, v0x555db7cf7250_0;  1 drivers
v0x555db7cf59e0_0 .net "Z", 31 0, L_0x555db7f6f000;  alias, 1 drivers
L_0x7f49c55c4300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7cf5ab0_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55c4300;  1 drivers
v0x555db7cf5b70_0 .net *"_ivl_24", 0 0, L_0x555db7f43d50;  1 drivers
L_0x7f49c55c44f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555db7cf5ca0_0 .net/2u *"_ivl_28", 15 0, L_0x7f49c55c44f8;  1 drivers
L_0x7f49c55c4540 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x555db7cf5d80_0 .net/2u *"_ivl_32", 6 0, L_0x7f49c55c4540;  1 drivers
L_0x7f49c55c4588 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db7cf5e60_0 .net/2u *"_ivl_34", 7 0, L_0x7f49c55c4588;  1 drivers
L_0x7f49c55c45d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555db7cf5f40_0 .net/2u *"_ivl_38", 15 0, L_0x7f49c55c45d0;  1 drivers
v0x555db7cf6020_0 .net "a", 7 0, L_0x555db7e7aa20;  1 drivers
v0x555db7cf60e0_0 .net "a_abs", 7 0, L_0x555db7e7e5e0;  1 drivers
v0x555db7cf61f0_0 .net "b", 7 0, L_0x555db7e827b0;  1 drivers
v0x555db7cf6300_0 .net "b_abs", 7 0, L_0x555db7e864b0;  1 drivers
v0x555db7cf6410_0 .net "c3", 0 0, L_0x555db7f61540;  1 drivers
v0x555db7cf64b0_0 .net "c4", 0 0, L_0x555db7f6f110;  1 drivers
v0x555db7cf6550_0 .net "neg_a", 0 0, L_0x555db7e7ae60;  1 drivers
v0x555db7cf65f0_0 .net "neg_b", 0 0, L_0x555db7e82d80;  1 drivers
v0x555db7cf67a0_0 .net "temp", 31 0, L_0x555db7f61430;  1 drivers
v0x555db7cf6890_0 .net "term1", 31 0, L_0x555db7f51390;  1 drivers
v0x555db7cf6930_0 .net "term2", 31 0, L_0x555db7f514d0;  1 drivers
v0x555db7cf6a00_0 .net "term3", 31 0, L_0x555db7f51710;  1 drivers
v0x555db7cf6ad0_0 .net "z0", 15 0, L_0x555db7e76bf0;  1 drivers
v0x555db7cf6b70_0 .net "z1_1", 16 0, L_0x555db7f43dc0;  1 drivers
v0x555db7cf6c10_0 .net "z1_3", 15 0, L_0x555db7f3c7d0;  1 drivers
v0x555db7cf6d00_0 .net "z1_3_pad", 16 0, L_0x555db7f3ca20;  1 drivers
v0x555db7cf6dc0_0 .net "z1_4", 16 0, L_0x555db7f43b30;  1 drivers
v0x555db7cf6eb0_0 .net "z1_pad", 16 0, L_0x555db7f51130;  1 drivers
v0x555db7cf6fc0_0 .net "z2", 15 0, L_0x555db7dc0a40;  1 drivers
L_0x555db7dc0c90 .part v0x555db7cf7190_0, 8, 8;
L_0x555db7dc0da0 .part v0x555db7cf7250_0, 8, 8;
L_0x555db7e76e40 .part v0x555db7cf7190_0, 0, 8;
L_0x555db7e76ee0 .part v0x555db7cf7250_0, 0, 8;
L_0x555db7e7e770 .part v0x555db7cf7190_0, 0, 8;
L_0x555db7e7e8a0 .part v0x555db7cf7190_0, 8, 8;
L_0x555db7e86640 .part v0x555db7cf7250_0, 8, 8;
L_0x555db7e86770 .part v0x555db7cf7250_0, 0, 8;
L_0x555db7f3ca20 .concat [ 16 1 0 0], L_0x555db7f3c7d0, L_0x7f49c55c4300;
L_0x555db7f43dc0 .functor MUXZ 17, L_0x555db7f3ca20, L_0x555db7f43b30, L_0x555db7f43d50, C4<>;
L_0x555db7f51390 .concat [ 16 16 0 0], L_0x555db7e76bf0, L_0x7f49c55c44f8;
L_0x555db7f514d0 .concat [ 8 17 7 0], L_0x7f49c55c4588, L_0x555db7f51130, L_0x7f49c55c4540;
L_0x555db7f51710 .concat [ 16 16 0 0], L_0x7f49c55c45d0, L_0x555db7dc0a40;
S_0x555db793d660 .scope module, "ins1" "subtractor_Nbit" 3 163, 3 36 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "D";
    .port_info 4 /OUTPUT 8 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7784e70 .param/l "N" 0 3 36, +C4<00000000000000000000000000001000>;
L_0x555db7e7aac0 .functor NOT 8, L_0x555db7e7e8a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f49c55c0178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e7ad00 .functor BUFZ 1, L_0x7f49c55c0178, C4<0>, C4<0>, C4<0>;
L_0x555db7e7ae60 .functor NOT 1, L_0x555db7e7adc0, C4<0>, C4<0>, C4<0>;
v0x555db6bc0100_0 .net "D", 7 0, L_0x555db7e7aa20;  alias, 1 drivers
v0x555db6bc2d00_0 .net *"_ivl_63", 0 0, L_0x555db7e7ad00;  1 drivers
v0x555db6bc3620_0 .net "a", 7 0, L_0x555db7e7e770;  1 drivers
v0x555db6bc0b40_0 .net "abs_D", 7 0, L_0x555db7e7e5e0;  alias, 1 drivers
v0x555db6bc1100_0 .net "b", 7 0, L_0x555db7e7e8a0;  1 drivers
v0x555db6bc54e0_0 .net "b_comp", 7 0, L_0x555db7e7aac0;  1 drivers
v0x555db6bc0d90_0 .net "carry", 8 0, L_0x555db7e7ab30;  1 drivers
v0x555db6bce840_0 .net "cin", 0 0, L_0x7f49c55c0178;  1 drivers
v0x555db6bcf160_0 .net "is_pos", 0 0, L_0x555db7e7adc0;  1 drivers
v0x555db6bcfec0_0 .net "negative", 0 0, L_0x555db7e7ae60;  alias, 1 drivers
v0x555db6bd0690_0 .net "twos", 7 0, L_0x555db7e7e410;  1 drivers
L_0x555db7e774e0 .part L_0x555db7e7e770, 0, 1;
L_0x555db7e77610 .part L_0x555db7e7aac0, 0, 1;
L_0x555db7e77740 .part L_0x555db7e7ab30, 0, 1;
L_0x555db7e77cc0 .part L_0x555db7e7e770, 1, 1;
L_0x555db7e77df0 .part L_0x555db7e7aac0, 1, 1;
L_0x555db7e77f20 .part L_0x555db7e7ab30, 1, 1;
L_0x555db7e782a0 .part L_0x555db7e7e770, 2, 1;
L_0x555db7e783d0 .part L_0x555db7e7aac0, 2, 1;
L_0x555db7e78500 .part L_0x555db7e7ab30, 2, 1;
L_0x555db7e788f0 .part L_0x555db7e7e770, 3, 1;
L_0x555db7e78ab0 .part L_0x555db7e7aac0, 3, 1;
L_0x555db7e78c70 .part L_0x555db7e7ab30, 3, 1;
L_0x555db7e79160 .part L_0x555db7e7e770, 4, 1;
L_0x555db7e79290 .part L_0x555db7e7aac0, 4, 1;
L_0x555db7e79440 .part L_0x555db7e7ab30, 4, 1;
L_0x555db7e797c0 .part L_0x555db7e7e770, 5, 1;
L_0x555db7e79980 .part L_0x555db7e7aac0, 5, 1;
L_0x555db7e79ab0 .part L_0x555db7e7ab30, 5, 1;
L_0x555db7e79eb0 .part L_0x555db7e7e770, 6, 1;
L_0x555db7e79fe0 .part L_0x555db7e7aac0, 6, 1;
L_0x555db7e79be0 .part L_0x555db7e7ab30, 6, 1;
L_0x555db7e7a510 .part L_0x555db7e7e770, 7, 1;
L_0x555db7e7a700 .part L_0x555db7e7aac0, 7, 1;
L_0x555db7e7a7a0 .part L_0x555db7e7ab30, 7, 1;
LS_0x555db7e7aa20_0_0 .concat8 [ 1 1 1 1], L_0x555db7e77190, L_0x555db7e77970, L_0x555db7e780c0, L_0x555db7e78710;
LS_0x555db7e7aa20_0_4 .concat8 [ 1 1 1 1], L_0x555db7e78f80, L_0x555db7e795e0, L_0x555db7e79d60, L_0x555db7e7a330;
L_0x555db7e7aa20 .concat8 [ 4 4 0 0], LS_0x555db7e7aa20_0_0, LS_0x555db7e7aa20_0_4;
LS_0x555db7e7ab30_0_0 .concat8 [ 1 1 1 1], L_0x555db7e7ad00, L_0x555db7e77450, L_0x555db7e77c30, L_0x555db7e78230;
LS_0x555db7e7ab30_0_4 .concat8 [ 1 1 1 1], L_0x555db7e78880, L_0x555db7e790f0, L_0x555db7e79750, L_0x555db7e79e40;
LS_0x555db7e7ab30_0_8 .concat8 [ 1 0 0 0], L_0x555db7e7a4a0;
L_0x555db7e7ab30 .concat8 [ 4 4 1 0], LS_0x555db7e7ab30_0_0, LS_0x555db7e7ab30_0_4, LS_0x555db7e7ab30_0_8;
L_0x555db7e7adc0 .part L_0x555db7e7ab30, 8, 1;
L_0x555db7e7e5e0 .functor MUXZ 8, L_0x555db7e7e410, L_0x555db7e7aa20, L_0x555db7e7adc0, C4<>;
S_0x555db793fd90 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db793d660;
 .timescale 0 0;
P_0x555db7747870 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79424c0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db793fd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e77450 .functor OR 1, L_0x555db7e770b0, L_0x555db7e77370, C4<0>, C4<0>;
v0x555db76897e0_0 .net "S", 0 0, L_0x555db7e77190;  1 drivers
v0x555db76bdc30_0 .net "a", 0 0, L_0x555db7e774e0;  1 drivers
v0x555db76c5280_0 .net "b", 0 0, L_0x555db7e77610;  1 drivers
v0x555db7714110_0 .net "cin", 0 0, L_0x555db7e77740;  1 drivers
v0x555db771b760_0 .net "cout", 0 0, L_0x555db7e77450;  1 drivers
v0x555db78085e0_0 .net "cout1", 0 0, L_0x555db7e770b0;  1 drivers
v0x555db75ce480_0 .net "cout2", 0 0, L_0x555db7e77370;  1 drivers
v0x555db74af0e0_0 .net "s1", 0 0, L_0x555db7e76f80;  1 drivers
S_0x555db7944bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79424c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e76f80 .functor XOR 1, L_0x555db7e774e0, L_0x555db7e77610, C4<0>, C4<0>;
L_0x555db7e770b0 .functor AND 1, L_0x555db7e774e0, L_0x555db7e77610, C4<1>, C4<1>;
v0x555db790a840_0 .net "S", 0 0, L_0x555db7e76f80;  alias, 1 drivers
v0x555db7908110_0 .net "a", 0 0, L_0x555db7e774e0;  alias, 1 drivers
v0x555db79059e0_0 .net "b", 0 0, L_0x555db7e77610;  alias, 1 drivers
v0x555db79032b0_0 .net "cout", 0 0, L_0x555db7e770b0;  alias, 1 drivers
S_0x555db7947320 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79424c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e77190 .functor XOR 1, L_0x555db7e77740, L_0x555db7e76f80, C4<0>, C4<0>;
L_0x555db7e77370 .functor AND 1, L_0x555db7e77740, L_0x555db7e76f80, C4<1>, C4<1>;
v0x555db7900b80_0 .net "S", 0 0, L_0x555db7e77190;  alias, 1 drivers
v0x555db78fe740_0 .net "a", 0 0, L_0x555db7e77740;  alias, 1 drivers
v0x555db78ffad0_0 .net "b", 0 0, L_0x555db7e76f80;  alias, 1 drivers
v0x555db7682190_0 .net "cout", 0 0, L_0x555db7e77370;  alias, 1 drivers
S_0x555db7949a50 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db793d660;
 .timescale 0 0;
P_0x555db764bf10 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7938800 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7949a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e77c30 .functor OR 1, L_0x555db7e778e0, L_0x555db7e77b50, C4<0>, C4<0>;
v0x555db72a66f0_0 .net "S", 0 0, L_0x555db7e77970;  1 drivers
v0x555db7393570_0 .net "a", 0 0, L_0x555db7e77cc0;  1 drivers
v0x555db7415b10_0 .net "b", 0 0, L_0x555db7e77df0;  1 drivers
v0x555db741d160_0 .net "cin", 0 0, L_0x555db7e77f20;  1 drivers
v0x555db74515b0_0 .net "cout", 0 0, L_0x555db7e77c30;  1 drivers
v0x555db7458c00_0 .net "cout1", 0 0, L_0x555db7e778e0;  1 drivers
v0x555db7250210_0 .net "cout2", 0 0, L_0x555db7e77b50;  1 drivers
v0x555db70fb8e0_0 .net "s1", 0 0, L_0x555db7e77870;  1 drivers
S_0x555db79275b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7938800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e77870 .functor XOR 1, L_0x555db7e77cc0, L_0x555db7e77df0, C4<0>, C4<0>;
L_0x555db7e778e0 .functor AND 1, L_0x555db7e77cc0, L_0x555db7e77df0, C4<1>, C4<1>;
v0x555db752d6b0_0 .net "S", 0 0, L_0x555db7e77870;  alias, 1 drivers
v0x555db7534eb0_0 .net "a", 0 0, L_0x555db7e77cc0;  alias, 1 drivers
v0x555db753c500_0 .net "b", 0 0, L_0x555db7e77df0;  alias, 1 drivers
v0x555db7570950_0 .net "cout", 0 0, L_0x555db7e778e0;  alias, 1 drivers
S_0x555db7929ce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7938800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e77970 .functor XOR 1, L_0x555db7e77f20, L_0x555db7e77870, C4<0>, C4<0>;
L_0x555db7e77b50 .functor AND 1, L_0x555db7e77f20, L_0x555db7e77870, C4<1>, C4<1>;
v0x555db7577fa0_0 .net "S", 0 0, L_0x555db7e77970;  alias, 1 drivers
v0x555db75c6e30_0 .net "a", 0 0, L_0x555db7e77f20;  alias, 1 drivers
v0x555db74a7a90_0 .net "b", 0 0, L_0x555db7e77870;  alias, 1 drivers
v0x555db729f0a0_0 .net "cout", 0 0, L_0x555db7e77b50;  alias, 1 drivers
S_0x555db792c410 .scope generate, "genblk1[2]" "genblk1[2]" 3 50, 3 50 0, S_0x555db793d660;
 .timescale 0 0;
P_0x555db75996b0 .param/l "i" 0 3 50, +C4<010>;
S_0x555db792eb40 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db792c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e78230 .functor OR 1, L_0x555db7e78050, L_0x555db7e781c0, C4<0>, C4<0>;
v0x555db6fdc540_0 .net "S", 0 0, L_0x555db7e780c0;  1 drivers
v0x555db6fe3b90_0 .net "a", 0 0, L_0x555db7e782a0;  1 drivers
v0x555db7032a20_0 .net "b", 0 0, L_0x555db7e783d0;  1 drivers
v0x555db703a070_0 .net "cin", 0 0, L_0x555db7e78500;  1 drivers
v0x555db70b8640_0 .net "cout", 0 0, L_0x555db7e78230;  1 drivers
v0x555db70bfe40_0 .net "cout1", 0 0, L_0x555db7e78050;  1 drivers
v0x555db6fa0aa0_0 .net "cout2", 0 0, L_0x555db7e781c0;  1 drivers
v0x555db6df40a0_0 .net "s1", 0 0, L_0x555db7e58860;  1 drivers
S_0x555db7931270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db792eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e58860 .functor XOR 1, L_0x555db7e782a0, L_0x555db7e783d0, C4<0>, C4<0>;
L_0x555db7e78050 .functor AND 1, L_0x555db7e782a0, L_0x555db7e783d0, C4<1>, C4<1>;
v0x555db7102f30_0 .net "S", 0 0, L_0x555db7e58860;  alias, 1 drivers
v0x555db7151dc0_0 .net "a", 0 0, L_0x555db7e782a0;  alias, 1 drivers
v0x555db7159410_0 .net "b", 0 0, L_0x555db7e783d0;  alias, 1 drivers
v0x555db720d120_0 .net "cout", 0 0, L_0x555db7e78050;  alias, 1 drivers
S_0x555db79339a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db792eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e780c0 .functor XOR 1, L_0x555db7e78500, L_0x555db7e58860, C4<0>, C4<0>;
L_0x555db7e781c0 .functor AND 1, L_0x555db7e78500, L_0x555db7e58860, C4<1>, C4<1>;
v0x555db7214770_0 .net "S", 0 0, L_0x555db7e780c0;  alias, 1 drivers
v0x555db7248bc0_0 .net "a", 0 0, L_0x555db7e78500;  alias, 1 drivers
v0x555db70c7490_0 .net "b", 0 0, L_0x555db7e58860;  alias, 1 drivers
v0x555db6fa80f0_0 .net "cout", 0 0, L_0x555db7e781c0;  alias, 1 drivers
S_0x555db79360d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 50, 3 50 0, S_0x555db793d660;
 .timescale 0 0;
P_0x555db74db1f0 .param/l "i" 0 3 50, +C4<011>;
S_0x555db7924e80 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79360d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e78880 .functor OR 1, L_0x555db7e786a0, L_0x555db7e78810, C4<0>, C4<0>;
v0x555db6c9f770_0 .net "S", 0 0, L_0x555db7e78710;  1 drivers
v0x555db6ca6dc0_0 .net "a", 0 0, L_0x555db7e788f0;  1 drivers
v0x555db6cdb210_0 .net "b", 0 0, L_0x555db7e78ab0;  1 drivers
v0x555db6ce2860_0 .net "cin", 0 0, L_0x555db7e78c70;  1 drivers
v0x555db6d316f0_0 .net "cout", 0 0, L_0x555db7e78880;  1 drivers
v0x555db6d38d40_0 .net "cout1", 0 0, L_0x555db7e786a0;  1 drivers
v0x555db6c199a0_0 .net "cout2", 0 0, L_0x555db7e78810;  1 drivers
v0x555db5af1a20_0 .net "s1", 0 0, L_0x555db7e78630;  1 drivers
S_0x555db7913c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7924e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e78630 .functor XOR 1, L_0x555db7e788f0, L_0x555db7e78ab0, C4<0>, C4<0>;
L_0x555db7e786a0 .functor AND 1, L_0x555db7e788f0, L_0x555db7e78ab0, C4<1>, C4<1>;
v0x555db6e284f0_0 .net "S", 0 0, L_0x555db7e78630;  alias, 1 drivers
v0x555db6e2fb40_0 .net "a", 0 0, L_0x555db7e788f0;  alias, 1 drivers
v0x555db6e7e9d0_0 .net "b", 0 0, L_0x555db7e78ab0;  alias, 1 drivers
v0x555db6e86020_0 .net "cout", 0 0, L_0x555db7e786a0;  alias, 1 drivers
S_0x555db7916360 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7924e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e78710 .functor XOR 1, L_0x555db7e78c70, L_0x555db7e78630, C4<0>, C4<0>;
L_0x555db7e78810 .functor AND 1, L_0x555db7e78c70, L_0x555db7e78630, C4<1>, C4<1>;
v0x555db6f72ea0_0 .net "S", 0 0, L_0x555db7e78710;  alias, 1 drivers
v0x555db6f99470_0 .net "a", 0 0, L_0x555db7e78c70;  alias, 1 drivers
v0x555db6deca50_0 .net "b", 0 0, L_0x555db7e78630;  alias, 1 drivers
v0x555db6c97f70_0 .net "cout", 0 0, L_0x555db7e78810;  alias, 1 drivers
S_0x555db7918a90 .scope generate, "genblk1[4]" "genblk1[4]" 3 50, 3 50 0, S_0x555db793d660;
 .timescale 0 0;
P_0x555db7324180 .param/l "i" 0 3 50, +C4<0100>;
S_0x555db791b1c0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7918a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e790f0 .functor OR 1, L_0x555db7e78f10, L_0x555db7e79080, C4<0>, C4<0>;
v0x555db5b02e00_0 .net "S", 0 0, L_0x555db7e78f80;  1 drivers
v0x555db5b0bbf0_0 .net "a", 0 0, L_0x555db7e79160;  1 drivers
v0x555db5ae8cf0_0 .net "b", 0 0, L_0x555db7e79290;  1 drivers
v0x555db5aee2d0_0 .net "cin", 0 0, L_0x555db7e79440;  1 drivers
v0x555db5aec2e0_0 .net "cout", 0 0, L_0x555db7e790f0;  1 drivers
v0x555db6f9a7e0_0 .net "cout1", 0 0, L_0x555db7e78f10;  1 drivers
v0x555db770c0a0_0 .net "cout2", 0 0, L_0x555db7e79080;  1 drivers
v0x555db76feb50_0 .net "s1", 0 0, L_0x555db7e78ea0;  1 drivers
S_0x555db791d8f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db791b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e78ea0 .functor XOR 1, L_0x555db7e79160, L_0x555db7e79290, C4<0>, C4<0>;
L_0x555db7e78f10 .functor AND 1, L_0x555db7e79160, L_0x555db7e79290, C4<1>, C4<1>;
v0x555db5af1510_0 .net "S", 0 0, L_0x555db7e78ea0;  alias, 1 drivers
v0x555db6b803d0_0 .net "a", 0 0, L_0x555db7e79160;  alias, 1 drivers
v0x555db6b87a20_0 .net "b", 0 0, L_0x555db7e79290;  alias, 1 drivers
v0x555db6bbbe70_0 .net "cout", 0 0, L_0x555db7e78f10;  alias, 1 drivers
S_0x555db7920020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db791b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e78f80 .functor XOR 1, L_0x555db7e79440, L_0x555db7e78ea0, C4<0>, C4<0>;
L_0x555db7e79080 .functor AND 1, L_0x555db7e79440, L_0x555db7e78ea0, C4<1>, C4<1>;
v0x555db6bc34c0_0 .net "S", 0 0, L_0x555db7e78f80;  alias, 1 drivers
v0x555db6c12350_0 .net "a", 0 0, L_0x555db7e79440;  alias, 1 drivers
v0x555db5af2360_0 .net "b", 0 0, L_0x555db7e78ea0;  alias, 1 drivers
v0x555db5b14040_0 .net "cout", 0 0, L_0x555db7e79080;  alias, 1 drivers
S_0x555db7922750 .scope generate, "genblk1[5]" "genblk1[5]" 3 50, 3 50 0, S_0x555db793d660;
 .timescale 0 0;
P_0x555db7271920 .param/l "i" 0 3 50, +C4<0101>;
S_0x555db7911500 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7922750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e79750 .functor OR 1, L_0x555db7e79570, L_0x555db7e796e0, C4<0>, C4<0>;
v0x555db7289ae0_0 .net "S", 0 0, L_0x555db7e795e0;  1 drivers
v0x555db7205190_0 .net "a", 0 0, L_0x555db7e797c0;  1 drivers
v0x555db7149d50_0 .net "b", 0 0, L_0x555db7e79980;  1 drivers
v0x555db713c800_0 .net "cin", 0 0, L_0x555db7e79ab0;  1 drivers
v0x555db702a9b0_0 .net "cout", 0 0, L_0x555db7e79750;  1 drivers
v0x555db701d460_0 .net "cout1", 0 0, L_0x555db7e79570;  1 drivers
v0x555db71ee1c0_0 .net "cout2", 0 0, L_0x555db7e796e0;  1 drivers
v0x555db6e76960_0 .net "s1", 0 0, L_0x555db7e78e30;  1 drivers
S_0x555db79002b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7911500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e78e30 .functor XOR 1, L_0x555db7e797c0, L_0x555db7e79980, C4<0>, C4<0>;
L_0x555db7e79570 .functor AND 1, L_0x555db7e797c0, L_0x555db7e79980, C4<1>, C4<1>;
v0x555db767a200_0 .net "S", 0 0, L_0x555db7e78e30;  alias, 1 drivers
v0x555db75bedc0_0 .net "a", 0 0, L_0x555db7e797c0;  alias, 1 drivers
v0x555db75b1870_0 .net "b", 0 0, L_0x555db7e79980;  alias, 1 drivers
v0x555db749fa20_0 .net "cout", 0 0, L_0x555db7e79570;  alias, 1 drivers
S_0x555db79029e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7911500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e795e0 .functor XOR 1, L_0x555db7e79ab0, L_0x555db7e78e30, C4<0>, C4<0>;
L_0x555db7e796e0 .functor AND 1, L_0x555db7e79ab0, L_0x555db7e78e30, C4<1>, C4<1>;
v0x555db74924d0_0 .net "S", 0 0, L_0x555db7e795e0;  alias, 1 drivers
v0x555db7663230_0 .net "a", 0 0, L_0x555db7e79ab0;  alias, 1 drivers
v0x555db740dd50_0 .net "b", 0 0, L_0x555db7e78e30;  alias, 1 drivers
v0x555db7297030_0 .net "cout", 0 0, L_0x555db7e796e0;  alias, 1 drivers
S_0x555db7905110 .scope generate, "genblk1[6]" "genblk1[6]" 3 50, 3 50 0, S_0x555db793d660;
 .timescale 0 0;
P_0x555db719e520 .param/l "i" 0 3 50, +C4<0110>;
S_0x555db7907840 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7905110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e79e40 .functor OR 1, L_0x555db7e79cf0, L_0x555db7e79dd0, C4<0>, C4<0>;
v0x555db5aadc00_0 .net "S", 0 0, L_0x555db7e79d60;  1 drivers
v0x555db794ad60_0 .net "a", 0 0, L_0x555db7e79eb0;  1 drivers
v0x555db73bd3f0_0 .net "b", 0 0, L_0x555db7e79fe0;  1 drivers
v0x555db73bdd10_0 .net "cin", 0 0, L_0x555db7e79be0;  1 drivers
v0x555db73bf2f0_0 .net "cout", 0 0, L_0x555db7e79e40;  1 drivers
v0x555db73bfc70_0 .net "cout1", 0 0, L_0x555db7e79cf0;  1 drivers
v0x555db73c0590_0 .net "cout2", 0 0, L_0x555db7e79dd0;  1 drivers
v0x555db73c1b70_0 .net "s1", 0 0, L_0x555db7e79c80;  1 drivers
S_0x555db7909f70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7907840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e79c80 .functor XOR 1, L_0x555db7e79eb0, L_0x555db7e79fe0, C4<0>, C4<0>;
L_0x555db7e79cf0 .functor AND 1, L_0x555db7e79eb0, L_0x555db7e79fe0, C4<1>, C4<1>;
v0x555db6e69410_0 .net "S", 0 0, L_0x555db7e79c80;  alias, 1 drivers
v0x555db6de4ac0_0 .net "a", 0 0, L_0x555db7e79eb0;  alias, 1 drivers
v0x555db6d29680_0 .net "b", 0 0, L_0x555db7e79fe0;  alias, 1 drivers
v0x555db6d1c130_0 .net "cout", 0 0, L_0x555db7e79cf0;  alias, 1 drivers
S_0x555db790c6a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7907840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e79d60 .functor XOR 1, L_0x555db7e79be0, L_0x555db7e79c80, C4<0>, C4<0>;
L_0x555db7e79dd0 .functor AND 1, L_0x555db7e79be0, L_0x555db7e79c80, C4<1>, C4<1>;
v0x555db6c0a2e0_0 .net "S", 0 0, L_0x555db7e79d60;  alias, 1 drivers
v0x555db6bfcd90_0 .net "a", 0 0, L_0x555db7e79be0;  alias, 1 drivers
v0x555db6dcdaf0_0 .net "b", 0 0, L_0x555db7e79c80;  alias, 1 drivers
v0x555db73e3850_0 .net "cout", 0 0, L_0x555db7e79dd0;  alias, 1 drivers
S_0x555db790edd0 .scope generate, "genblk1[7]" "genblk1[7]" 3 50, 3 50 0, S_0x555db793d660;
 .timescale 0 0;
P_0x555db70e8ba0 .param/l "i" 0 3 50, +C4<0111>;
S_0x555db782f420 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db790edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7a4a0 .functor OR 1, L_0x555db7e7a2c0, L_0x555db7e7a430, C4<0>, C4<0>;
v0x555db73c94f0_0 .net "S", 0 0, L_0x555db7e7a330;  1 drivers
v0x555db73c9e70_0 .net "a", 0 0, L_0x555db7e7a510;  1 drivers
v0x555db73ca790_0 .net "b", 0 0, L_0x555db7e7a700;  1 drivers
v0x555db73cbd70_0 .net "cin", 0 0, L_0x555db7e7a7a0;  1 drivers
v0x555db73cc6f0_0 .net "cout", 0 0, L_0x555db7e7a4a0;  1 drivers
v0x555db73cd010_0 .net "cout1", 0 0, L_0x555db7e7a2c0;  1 drivers
v0x555db73cf950_0 .net "cout2", 0 0, L_0x555db7e7a430;  1 drivers
v0x555db73d0130_0 .net "s1", 0 0, L_0x555db7e7a250;  1 drivers
S_0x555db7847100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db782f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7a250 .functor XOR 1, L_0x555db7e7a510, L_0x555db7e7a700, C4<0>, C4<0>;
L_0x555db7e7a2c0 .functor AND 1, L_0x555db7e7a510, L_0x555db7e7a700, C4<1>, C4<1>;
v0x555db73c24f0_0 .net "S", 0 0, L_0x555db7e7a250;  alias, 1 drivers
v0x555db73c2e10_0 .net "a", 0 0, L_0x555db7e7a510;  alias, 1 drivers
v0x555db73c43f0_0 .net "b", 0 0, L_0x555db7e7a700;  alias, 1 drivers
v0x555db73c4d70_0 .net "cout", 0 0, L_0x555db7e7a2c0;  alias, 1 drivers
S_0x555db7849830 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db782f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7a330 .functor XOR 1, L_0x555db7e7a7a0, L_0x555db7e7a250, C4<0>, C4<0>;
L_0x555db7e7a430 .functor AND 1, L_0x555db7e7a7a0, L_0x555db7e7a250, C4<1>, C4<1>;
v0x555db73c5690_0 .net "S", 0 0, L_0x555db7e7a330;  alias, 1 drivers
v0x555db73c6c70_0 .net "a", 0 0, L_0x555db7e7a7a0;  alias, 1 drivers
v0x555db73c75f0_0 .net "b", 0 0, L_0x555db7e7a250;  alias, 1 drivers
v0x555db73c7f10_0 .net "cout", 0 0, L_0x555db7e7a430;  alias, 1 drivers
S_0x555db784bf60 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db793d660;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i";
    .port_info 1 /OUTPUT 8 "o";
P_0x555db707f180 .param/l "N" 0 3 61, +C4<00000000000000000000000000001000>;
L_0x555db7e7af70 .functor NOT 8, L_0x555db7e7aa20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555db6bbde90_0 .net "cout", 0 0, L_0x555db7e7e520;  1 drivers
v0x555db6bb9740_0 .net "i", 7 0, L_0x555db7e7aa20;  alias, 1 drivers
v0x555db6bb62a0_0 .net "o", 7 0, L_0x555db7e7e410;  alias, 1 drivers
v0x555db6bbf7e0_0 .net "temp2", 7 0, L_0x555db7e7af70;  1 drivers
S_0x555db784e690 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db784bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db700fca0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c0130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e7e4b0 .functor BUFZ 1, L_0x7f49c55c0130, C4<0>, C4<0>, C4<0>;
L_0x555db7e7e520 .functor BUFZ 1, L_0x555db7e7df50, C4<0>, C4<0>, C4<0>;
v0x555db6bb8ab0_0 .net "S", 7 0, L_0x555db7e7e410;  alias, 1 drivers
v0x555db6bbb6b0_0 .net "a", 7 0, L_0x555db7e7af70;  alias, 1 drivers
L_0x7f49c55c00e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db6bbbfd0_0 .net "b", 7 0, L_0x7f49c55c00e8;  1 drivers
v0x555db6bbd740 .array "carry", 0 8;
v0x555db6bbd740_0 .net v0x555db6bbd740 0, 0 0, L_0x555db7e7e4b0; 1 drivers
v0x555db6bbd740_1 .net v0x555db6bbd740 1, 0 0, L_0x555db7e7b400; 1 drivers
v0x555db6bbd740_2 .net v0x555db6bbd740 2, 0 0, L_0x555db7e7ba00; 1 drivers
v0x555db6bbd740_3 .net v0x555db6bbd740 3, 0 0, L_0x555db7e7c090; 1 drivers
v0x555db6bbd740_4 .net v0x555db6bbd740 4, 0 0, L_0x555db7e7c690; 1 drivers
v0x555db6bbd740_5 .net v0x555db6bbd740 5, 0 0, L_0x555db7e7cd20; 1 drivers
v0x555db6bbd740_6 .net v0x555db6bbd740 6, 0 0, L_0x555db7e7d2d0; 1 drivers
v0x555db6bbd740_7 .net v0x555db6bbd740 7, 0 0, L_0x555db7e7d9c0; 1 drivers
v0x555db6bbd740_8 .net v0x555db6bbd740 8, 0 0, L_0x555db7e7df50; 1 drivers
v0x555db6bb94f0_0 .net "cin", 0 0, L_0x7f49c55c0130;  1 drivers
v0x555db6bb9ab0_0 .net "cout", 0 0, L_0x555db7e7e520;  alias, 1 drivers
L_0x555db7e7b500 .part L_0x555db7e7af70, 0, 1;
L_0x555db7e7b630 .part L_0x7f49c55c00e8, 0, 1;
L_0x555db7e7bb00 .part L_0x555db7e7af70, 1, 1;
L_0x555db7e7bcc0 .part L_0x7f49c55c00e8, 1, 1;
L_0x555db7e7c190 .part L_0x555db7e7af70, 2, 1;
L_0x555db7e7c2c0 .part L_0x7f49c55c00e8, 2, 1;
L_0x555db7e7c790 .part L_0x555db7e7af70, 3, 1;
L_0x555db7e7c8c0 .part L_0x7f49c55c00e8, 3, 1;
L_0x555db7e7ce20 .part L_0x555db7e7af70, 4, 1;
L_0x555db7e7cf50 .part L_0x7f49c55c00e8, 4, 1;
L_0x555db7e7d3d0 .part L_0x555db7e7af70, 5, 1;
L_0x555db7e7d610 .part L_0x7f49c55c00e8, 5, 1;
L_0x555db7e7dac0 .part L_0x555db7e7af70, 6, 1;
L_0x555db7e7dbf0 .part L_0x7f49c55c00e8, 6, 1;
L_0x555db7e7e010 .part L_0x555db7e7af70, 7, 1;
L_0x555db7e7e140 .part L_0x7f49c55c00e8, 7, 1;
LS_0x555db7e7e410_0_0 .concat8 [ 1 1 1 1], L_0x555db7e7b1b0, L_0x555db7e7b840, L_0x555db7e7bed0, L_0x555db7e7c4d0;
LS_0x555db7e7e410_0_4 .concat8 [ 1 1 1 1], L_0x555db7e7cbb0, L_0x555db7e7d160, L_0x555db7e7d800, L_0x555db7e7dd90;
L_0x555db7e7e410 .concat8 [ 4 4 0 0], LS_0x555db7e7e410_0_0, LS_0x555db7e7e410_0_4;
S_0x555db7850dc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db784e690;
 .timescale 0 0;
P_0x555db6fc9800 .param/l "i" 0 3 28, +C4<00>;
S_0x555db78534f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7850dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7b400 .functor OR 1, L_0x555db7e7b0f0, L_0x555db7e7b300, C4<0>, C4<0>;
v0x555db73d6e60_0 .net "S", 0 0, L_0x555db7e7b1b0;  1 drivers
v0x555db73d7780_0 .net "a", 0 0, L_0x555db7e7b500;  1 drivers
v0x555db73d8bf0_0 .net "b", 0 0, L_0x555db7e7b630;  1 drivers
v0x555db73d9590_0 .net "cin", 0 0, L_0x555db7e7e4b0;  alias, 1 drivers
v0x555db73d9eb0_0 .net "cout", 0 0, L_0x555db7e7b400;  alias, 1 drivers
v0x555db73db320_0 .net "cout1", 0 0, L_0x555db7e7b0f0;  1 drivers
v0x555db73dbcc0_0 .net "cout2", 0 0, L_0x555db7e7b300;  1 drivers
v0x555db73dc5e0_0 .net "s1", 0 0, L_0x555db7e7b030;  1 drivers
S_0x555db7855c20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78534f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7b030 .functor XOR 1, L_0x555db7e7b500, L_0x555db7e7b630, C4<0>, C4<0>;
L_0x555db7e7b0f0 .functor AND 1, L_0x555db7e7b500, L_0x555db7e7b630, C4<1>, C4<1>;
v0x555db73d0e90_0 .net "S", 0 0, L_0x555db7e7b030;  alias, 1 drivers
v0x555db73d1660_0 .net "a", 0 0, L_0x555db7e7b500;  alias, 1 drivers
v0x555db73d2000_0 .net "b", 0 0, L_0x555db7e7b630;  alias, 1 drivers
v0x555db73d2920_0 .net "cout", 0 0, L_0x555db7e7b0f0;  alias, 1 drivers
S_0x555db78449d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78534f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7b1b0 .functor XOR 1, L_0x555db7e7e4b0, L_0x555db7e7b030, C4<0>, C4<0>;
L_0x555db7e7b300 .functor AND 1, L_0x555db7e7e4b0, L_0x555db7e7b030, C4<1>, C4<1>;
v0x555db73d3d90_0 .net "S", 0 0, L_0x555db7e7b1b0;  alias, 1 drivers
v0x555db73d4730_0 .net "a", 0 0, L_0x555db7e7e4b0;  alias, 1 drivers
v0x555db73d5050_0 .net "b", 0 0, L_0x555db7e7b030;  alias, 1 drivers
v0x555db73d64c0_0 .net "cout", 0 0, L_0x555db7e7b300;  alias, 1 drivers
S_0x555db7833780 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db784e690;
 .timescale 0 0;
P_0x555db6eef730 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7835eb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7833780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7ba00 .functor OR 1, L_0x555db7e7b7d0, L_0x555db7e7b990, C4<0>, C4<0>;
v0x555db73cea70_0 .net "S", 0 0, L_0x555db7e7b840;  1 drivers
v0x555db73e3a00_0 .net "a", 0 0, L_0x555db7e7bb00;  1 drivers
v0x555db6db85f0_0 .net "b", 0 0, L_0x555db7e7bcc0;  1 drivers
v0x555db6db8dd0_0 .net "cin", 0 0, L_0x555db7e7b400;  alias, 1 drivers
v0x555db6dba470_0 .net "cout", 0 0, L_0x555db7e7ba00;  alias, 1 drivers
v0x555db6dbadf0_0 .net "cout1", 0 0, L_0x555db7e7b7d0;  1 drivers
v0x555db6dbb710_0 .net "cout2", 0 0, L_0x555db7e7b990;  1 drivers
v0x555db6dbccf0_0 .net "s1", 0 0, L_0x555db7e7b760;  1 drivers
S_0x555db78385e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7835eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7b760 .functor XOR 1, L_0x555db7e7bb00, L_0x555db7e7bcc0, C4<0>, C4<0>;
L_0x555db7e7b7d0 .functor AND 1, L_0x555db7e7bb00, L_0x555db7e7bcc0, C4<1>, C4<1>;
v0x555db73dda50_0 .net "S", 0 0, L_0x555db7e7b760;  alias, 1 drivers
v0x555db73de3f0_0 .net "a", 0 0, L_0x555db7e7bb00;  alias, 1 drivers
v0x555db73ded10_0 .net "b", 0 0, L_0x555db7e7bcc0;  alias, 1 drivers
v0x555db73e0180_0 .net "cout", 0 0, L_0x555db7e7b7d0;  alias, 1 drivers
S_0x555db783ad10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7835eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7b840 .functor XOR 1, L_0x555db7e7b400, L_0x555db7e7b760, C4<0>, C4<0>;
L_0x555db7e7b990 .functor AND 1, L_0x555db7e7b400, L_0x555db7e7b760, C4<1>, C4<1>;
v0x555db73e0b20_0 .net "S", 0 0, L_0x555db7e7b840;  alias, 1 drivers
v0x555db73e1440_0 .net "a", 0 0, L_0x555db7e7b400;  alias, 1 drivers
v0x555db73e3440_0 .net "b", 0 0, L_0x555db7e7b760;  alias, 1 drivers
v0x555db73ce6e0_0 .net "cout", 0 0, L_0x555db7e7b990;  alias, 1 drivers
S_0x555db783d440 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db784e690;
 .timescale 0 0;
P_0x555db6e5bc50 .param/l "i" 0 3 28, +C4<010>;
S_0x555db783fb70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db783d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7c090 .functor OR 1, L_0x555db7e7be60, L_0x555db7e7c020, C4<0>, C4<0>;
v0x555db6dc5550_0 .net "S", 0 0, L_0x555db7e7bed0;  1 drivers
v0x555db6dc5ef0_0 .net "a", 0 0, L_0x555db7e7c190;  1 drivers
v0x555db6dc6810_0 .net "b", 0 0, L_0x555db7e7c2c0;  1 drivers
v0x555db6dc7c80_0 .net "cin", 0 0, L_0x555db7e7ba00;  alias, 1 drivers
v0x555db6dc8620_0 .net "cout", 0 0, L_0x555db7e7c090;  alias, 1 drivers
v0x555db6dc8f40_0 .net "cout1", 0 0, L_0x555db7e7be60;  1 drivers
v0x555db6dca3b0_0 .net "cout2", 0 0, L_0x555db7e7c020;  1 drivers
v0x555db6dcad50_0 .net "s1", 0 0, L_0x555db7e7bdf0;  1 drivers
S_0x555db78422a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db783fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7bdf0 .functor XOR 1, L_0x555db7e7c190, L_0x555db7e7c2c0, C4<0>, C4<0>;
L_0x555db7e7be60 .functor AND 1, L_0x555db7e7c190, L_0x555db7e7c2c0, C4<1>, C4<1>;
v0x555db6dbd670_0 .net "S", 0 0, L_0x555db7e7bdf0;  alias, 1 drivers
v0x555db6dbdf90_0 .net "a", 0 0, L_0x555db7e7c190;  alias, 1 drivers
v0x555db6dbf570_0 .net "b", 0 0, L_0x555db7e7c2c0;  alias, 1 drivers
v0x555db6dbfef0_0 .net "cout", 0 0, L_0x555db7e7be60;  alias, 1 drivers
S_0x555db78fbd30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db783fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7bed0 .functor XOR 1, L_0x555db7e7ba00, L_0x555db7e7bdf0, C4<0>, C4<0>;
L_0x555db7e7c020 .functor AND 1, L_0x555db7e7ba00, L_0x555db7e7bdf0, C4<1>, C4<1>;
v0x555db6dc0810_0 .net "S", 0 0, L_0x555db7e7bed0;  alias, 1 drivers
v0x555db6dc37a0_0 .net "a", 0 0, L_0x555db7e7ba00;  alias, 1 drivers
v0x555db6dc4020_0 .net "b", 0 0, L_0x555db7e7bdf0;  alias, 1 drivers
v0x555db6dc4d80_0 .net "cout", 0 0, L_0x555db7e7c020;  alias, 1 drivers
S_0x555db78eaae0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db784e690;
 .timescale 0 0;
P_0x555db6db67d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db78ed210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78eaae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7c690 .functor OR 1, L_0x555db7e7c460, L_0x555db7e7c620, C4<0>, C4<0>;
v0x555db6bf3c50_0 .net "S", 0 0, L_0x555db7e7c4d0;  1 drivers
v0x555db6bf4570_0 .net "a", 0 0, L_0x555db7e7c790;  1 drivers
v0x555db6bf77a0_0 .net "b", 0 0, L_0x555db7e7c8c0;  1 drivers
v0x555db6bf80c0_0 .net "cin", 0 0, L_0x555db7e7c090;  alias, 1 drivers
v0x555db6bf8e20_0 .net "cout", 0 0, L_0x555db7e7c690;  alias, 1 drivers
v0x555db6bf95f0_0 .net "cout1", 0 0, L_0x555db7e7c460;  1 drivers
v0x555db6bf9f90_0 .net "cout2", 0 0, L_0x555db7e7c620;  1 drivers
v0x555db6bfa8b0_0 .net "s1", 0 0, L_0x555db7e7c3f0;  1 drivers
S_0x555db78ef940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78ed210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7c3f0 .functor XOR 1, L_0x555db7e7c790, L_0x555db7e7c8c0, C4<0>, C4<0>;
L_0x555db7e7c460 .functor AND 1, L_0x555db7e7c790, L_0x555db7e7c8c0, C4<1>, C4<1>;
v0x555db6dcb670_0 .net "S", 0 0, L_0x555db7e7c3f0;  alias, 1 drivers
v0x555db6dcd6e0_0 .net "a", 0 0, L_0x555db7e7c790;  alias, 1 drivers
v0x555db6dc1b80_0 .net "b", 0 0, L_0x555db7e7c8c0;  alias, 1 drivers
v0x555db6dc1f00_0 .net "cout", 0 0, L_0x555db7e7c460;  alias, 1 drivers
S_0x555db78f2070 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78ed210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7c4d0 .functor XOR 1, L_0x555db7e7c090, L_0x555db7e7c3f0, C4<0>, C4<0>;
L_0x555db7e7c620 .functor AND 1, L_0x555db7e7c090, L_0x555db7e7c3f0, C4<1>, C4<1>;
v0x555db6dcdcf0_0 .net "S", 0 0, L_0x555db7e7c4d0;  alias, 1 drivers
v0x555db6bf1310_0 .net "a", 0 0, L_0x555db7e7c090;  alias, 1 drivers
v0x555db6bf1c30_0 .net "b", 0 0, L_0x555db7e7c3f0;  alias, 1 drivers
v0x555db6bf32d0_0 .net "cout", 0 0, L_0x555db7e7c620;  alias, 1 drivers
S_0x555db78f47a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db784e690;
 .timescale 0 0;
P_0x555db6d5a450 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db78f6ed0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78f47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7cd20 .functor OR 1, L_0x555db7e7cb40, L_0x555db7e7ccb0, C4<0>, C4<0>;
v0x555db6b7da50_0 .net "S", 0 0, L_0x555db7e7cbb0;  1 drivers
v0x555db6b7e010_0 .net "a", 0 0, L_0x555db7e7ce20;  1 drivers
v0x555db6b823f0_0 .net "b", 0 0, L_0x555db7e7cf50;  1 drivers
v0x555db6b7dca0_0 .net "cin", 0 0, L_0x555db7e7c690;  alias, 1 drivers
v0x555db6b7a9b0_0 .net "cout", 0 0, L_0x555db7e7cd20;  alias, 1 drivers
v0x555db6b83d40_0 .net "cout1", 0 0, L_0x555db7e7cb40;  1 drivers
v0x555db6b84660_0 .net "cout2", 0 0, L_0x555db7e7ccb0;  1 drivers
v0x555db6b87260_0 .net "s1", 0 0, L_0x555db7e7cad0;  1 drivers
S_0x555db78f9600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78f6ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7cad0 .functor XOR 1, L_0x555db7e7ce20, L_0x555db7e7cf50, C4<0>, C4<0>;
L_0x555db7e7cb40 .functor AND 1, L_0x555db7e7ce20, L_0x555db7e7cf50, C4<1>, C4<1>;
v0x555db6bfc980_0 .net "S", 0 0, L_0x555db7e7cad0;  alias, 1 drivers
v0x555db6bf5c70_0 .net "a", 0 0, L_0x555db7e7ce20;  alias, 1 drivers
v0x555db6bfcf90_0 .net "b", 0 0, L_0x555db7e7cf50;  alias, 1 drivers
v0x555db6b7c6f0_0 .net "cout", 0 0, L_0x555db7e7cb40;  alias, 1 drivers
S_0x555db78e83b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78f6ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7cbb0 .functor XOR 1, L_0x555db7e7c690, L_0x555db7e7cad0, C4<0>, C4<0>;
L_0x555db7e7ccb0 .functor AND 1, L_0x555db7e7c690, L_0x555db7e7cad0, C4<1>, C4<1>;
v0x555db6b7d010_0 .net "S", 0 0, L_0x555db7e7cbb0;  alias, 1 drivers
v0x555db6b7fc10_0 .net "a", 0 0, L_0x555db7e7c690;  alias, 1 drivers
v0x555db6b80530_0 .net "b", 0 0, L_0x555db7e7cad0;  alias, 1 drivers
v0x555db6b81ca0_0 .net "cout", 0 0, L_0x555db7e7ccb0;  alias, 1 drivers
S_0x555db78d7160 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db784e690;
 .timescale 0 0;
P_0x555db6c97430 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db78d9890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78d7160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7d2d0 .functor OR 1, L_0x555db7e7d0f0, L_0x555db7e7d260, C4<0>, C4<0>;
v0x555db6b94bf0_0 .net "S", 0 0, L_0x555db7e7d160;  1 drivers
v0x555db6b95590_0 .net "a", 0 0, L_0x555db7e7d3d0;  1 drivers
v0x555db6b95eb0_0 .net "b", 0 0, L_0x555db7e7d610;  1 drivers
v0x555db6b98ae0_0 .net "cin", 0 0, L_0x555db7e7cd20;  alias, 1 drivers
v0x555db6b99400_0 .net "cout", 0 0, L_0x555db7e7d2d0;  alias, 1 drivers
v0x555db6b9a160_0 .net "cout1", 0 0, L_0x555db7e7d0f0;  1 drivers
v0x555db6b9a930_0 .net "cout2", 0 0, L_0x555db7e7d260;  1 drivers
v0x555db6b9b2d0_0 .net "s1", 0 0, L_0x555db7e7d080;  1 drivers
S_0x555db78dbfc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78d9890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7d080 .functor XOR 1, L_0x555db7e7d3d0, L_0x555db7e7d610, C4<0>, C4<0>;
L_0x555db7e7d0f0 .functor AND 1, L_0x555db7e7d3d0, L_0x555db7e7d610, C4<1>, C4<1>;
v0x555db6b87b80_0 .net "S", 0 0, L_0x555db7e7d080;  alias, 1 drivers
v0x555db6b850a0_0 .net "a", 0 0, L_0x555db7e7d3d0;  alias, 1 drivers
v0x555db6b85660_0 .net "b", 0 0, L_0x555db7e7d610;  alias, 1 drivers
v0x555db6b89a40_0 .net "cout", 0 0, L_0x555db7e7d0f0;  alias, 1 drivers
S_0x555db78de6f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78d9890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7d160 .functor XOR 1, L_0x555db7e7cd20, L_0x555db7e7d080, C4<0>, C4<0>;
L_0x555db7e7d260 .functor AND 1, L_0x555db7e7cd20, L_0x555db7e7d080, C4<1>, C4<1>;
v0x555db6b852f0_0 .net "S", 0 0, L_0x555db7e7d160;  alias, 1 drivers
v0x555db6b92da0_0 .net "a", 0 0, L_0x555db7e7cd20;  alias, 1 drivers
v0x555db6b936c0_0 .net "b", 0 0, L_0x555db7e7d080;  alias, 1 drivers
v0x555db6b94420_0 .net "cout", 0 0, L_0x555db7e7d260;  alias, 1 drivers
S_0x555db78e0e20 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db784e690;
 .timescale 0 0;
P_0x555db6c45ab0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db78e3550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78e0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7d9c0 .functor OR 1, L_0x555db7e7d790, L_0x555db7e7d950, C4<0>, C4<0>;
v0x555db6ba57f0_0 .net "S", 0 0, L_0x555db7e7d800;  1 drivers
v0x555db6ba6c60_0 .net "a", 0 0, L_0x555db7e7dac0;  1 drivers
v0x555db6ba7600_0 .net "b", 0 0, L_0x555db7e7dbf0;  1 drivers
v0x555db6ba7f20_0 .net "cin", 0 0, L_0x555db7e7d2d0;  alias, 1 drivers
v0x555db6b8c3c0_0 .net "cout", 0 0, L_0x555db7e7d9c0;  alias, 1 drivers
v0x555db6b8cce0_0 .net "cout1", 0 0, L_0x555db7e7d790;  1 drivers
v0x555db6b8da40_0 .net "cout2", 0 0, L_0x555db7e7d950;  1 drivers
v0x555db6b8e210_0 .net "s1", 0 0, L_0x555db7e7d720;  1 drivers
S_0x555db78e5c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78e3550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7d720 .functor XOR 1, L_0x555db7e7dac0, L_0x555db7e7dbf0, C4<0>, C4<0>;
L_0x555db7e7d790 .functor AND 1, L_0x555db7e7dac0, L_0x555db7e7dbf0, C4<1>, C4<1>;
v0x555db6b9bbf0_0 .net "S", 0 0, L_0x555db7e7d720;  alias, 1 drivers
v0x555db6b9ffb0_0 .net "a", 0 0, L_0x555db7e7dac0;  alias, 1 drivers
v0x555db6ba08d0_0 .net "b", 0 0, L_0x555db7e7dbf0;  alias, 1 drivers
v0x555db6ba1e00_0 .net "cout", 0 0, L_0x555db7e7d790;  alias, 1 drivers
S_0x555db78d4a30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78e3550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7d800 .functor XOR 1, L_0x555db7e7d2d0, L_0x555db7e7d720, C4<0>, C4<0>;
L_0x555db7e7d950 .functor AND 1, L_0x555db7e7d2d0, L_0x555db7e7d720, C4<1>, C4<1>;
v0x555db6ba27a0_0 .net "S", 0 0, L_0x555db7e7d800;  alias, 1 drivers
v0x555db6ba30c0_0 .net "a", 0 0, L_0x555db7e7d2d0;  alias, 1 drivers
v0x555db6ba4530_0 .net "b", 0 0, L_0x555db7e7d720;  alias, 1 drivers
v0x555db6ba4ed0_0 .net "cout", 0 0, L_0x555db7e7d950;  alias, 1 drivers
S_0x555db78c37e0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db784e690;
 .timescale 0 0;
P_0x555db6ba9130 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db78c5f10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78c37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7df50 .functor OR 1, L_0x555db7e7dd20, L_0x555db7e7dee0, C4<0>, C4<0>;
v0x555db6baef30_0 .net "S", 0 0, L_0x555db7e7dd90;  1 drivers
v0x555db6baf8d0_0 .net "a", 0 0, L_0x555db7e7e010;  1 drivers
v0x555db6bb01f0_0 .net "b", 0 0, L_0x555db7e7e140;  1 drivers
v0x555db6bb1660_0 .net "cin", 0 0, L_0x555db7e7d9c0;  alias, 1 drivers
v0x555db6bb2000_0 .net "cout", 0 0, L_0x555db7e7df50;  alias, 1 drivers
v0x555db6bb2920_0 .net "cout1", 0 0, L_0x555db7e7dd20;  1 drivers
v0x555db6b91f00_0 .net "cout2", 0 0, L_0x555db7e7dee0;  1 drivers
v0x555db6bb8190_0 .net "s1", 0 0, L_0x555db7e7d6b0;  1 drivers
S_0x555db78c8640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78c5f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7d6b0 .functor XOR 1, L_0x555db7e7e010, L_0x555db7e7e140, C4<0>, C4<0>;
L_0x555db7e7dd20 .functor AND 1, L_0x555db7e7e010, L_0x555db7e7e140, C4<1>, C4<1>;
v0x555db6b8ebb0_0 .net "S", 0 0, L_0x555db7e7d6b0;  alias, 1 drivers
v0x555db6b8f4d0_0 .net "a", 0 0, L_0x555db7e7e010;  alias, 1 drivers
v0x555db6baaa50_0 .net "b", 0 0, L_0x555db7e7e140;  alias, 1 drivers
v0x555db6bab2d0_0 .net "cout", 0 0, L_0x555db7e7dd20;  alias, 1 drivers
S_0x555db78cad70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78c5f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7dd90 .functor XOR 1, L_0x555db7e7d9c0, L_0x555db7e7d6b0, C4<0>, C4<0>;
L_0x555db7e7dee0 .functor AND 1, L_0x555db7e7d9c0, L_0x555db7e7d6b0, C4<1>, C4<1>;
v0x555db6bac030_0 .net "S", 0 0, L_0x555db7e7dd90;  alias, 1 drivers
v0x555db6bac800_0 .net "a", 0 0, L_0x555db7e7d9c0;  alias, 1 drivers
v0x555db6bad1a0_0 .net "b", 0 0, L_0x555db7e7d6b0;  alias, 1 drivers
v0x555db6badac0_0 .net "cout", 0 0, L_0x555db7e7dee0;  alias, 1 drivers
S_0x555db78cd4a0 .scope module, "ins11" "karatsuba_8" 3 161, 3 131 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x555db7d976d0 .functor XOR 1, L_0x555db7d600d0, L_0x555db7d64500, C4<0>, C4<0>;
v0x555db74414b0_0 .net "X", 7 0, L_0x555db7dc0c90;  1 drivers
v0x555db7441100_0 .net "Y", 7 0, L_0x555db7dc0da0;  1 drivers
v0x555db7440530_0 .net "Z", 15 0, L_0x555db7dc0a40;  alias, 1 drivers
L_0x7f49c55bbcd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db743fcf0_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55bbcd8;  1 drivers
v0x555db743fdb0_0 .net *"_ivl_24", 0 0, L_0x555db7d976d0;  1 drivers
L_0x7f49c55bbed0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db743f8f0_0 .net/2u *"_ivl_28", 7 0, L_0x7f49c55bbed0;  1 drivers
L_0x7f49c55bbf18 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555db7426f70_0 .net/2u *"_ivl_32", 2 0, L_0x7f49c55bbf18;  1 drivers
L_0x7f49c55bbf60 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7426840_0 .net/2u *"_ivl_34", 3 0, L_0x7f49c55bbf60;  1 drivers
L_0x7f49c55bbfa8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db7424730_0 .net/2u *"_ivl_38", 7 0, L_0x7f49c55bbfa8;  1 drivers
v0x555db7423db0_0 .net "a", 3 0, L_0x555db7d5fe00;  1 drivers
v0x555db7422ec0_0 .net "a_abs", 3 0, L_0x555db7d61e20;  1 drivers
v0x555db7422f80_0 .net "b", 3 0, L_0x555db7d641f0;  1 drivers
v0x555db7422b10_0 .net "b_abs", 3 0, L_0x555db7d667d0;  1 drivers
v0x555db7421f40_0 .net "c3", 0 0, L_0x555db7db8f10;  1 drivers
v0x555db7421fe0_0 .net "c4", 0 0, L_0x555db7dc0c00;  1 drivers
v0x555db74215c0_0 .net "neg_a", 0 0, L_0x555db7d600d0;  1 drivers
v0x555db7421660_0 .net "neg_b", 0 0, L_0x555db7d64500;  1 drivers
v0x555db743f230_0 .net "temp", 15 0, L_0x555db7db8d70;  1 drivers
v0x555db743f2d0_0 .net "term1", 15 0, L_0x555db7db2550;  1 drivers
v0x555db743d180_0 .net "term2", 15 0, L_0x555db7db25f0;  1 drivers
v0x555db743d220_0 .net "term3", 15 0, L_0x555db7db2700;  1 drivers
v0x555db743c800_0 .net "z0", 7 0, L_0x555db7d5da40;  1 drivers
v0x555db743c8a0_0 .net "z1_1", 8 0, L_0x555db7dab9a0;  1 drivers
v0x555db743aa50_0 .net "z1_3", 7 0, L_0x555db7d97c90;  1 drivers
v0x555db743a0d0_0 .net "z1_3_pad", 8 0, L_0x555db7d97e10;  1 drivers
v0x555db743a170_0 .net "z1_4", 8 0, L_0x555db7d9b810;  1 drivers
v0x555db7438320_0 .net "z1_pad", 8 0, L_0x555db7db23d0;  1 drivers
v0x555db74379a0_0 .net "z2", 7 0, L_0x555db7d2ae70;  1 drivers
L_0x555db7d2b040 .part L_0x555db7dc0c90, 4, 4;
L_0x555db7d2b0e0 .part L_0x555db7dc0da0, 4, 4;
L_0x555db7d5dc10 .part L_0x555db7dc0c90, 0, 4;
L_0x555db7d5dd00 .part L_0x555db7dc0da0, 0, 4;
L_0x555db7d61fe0 .part L_0x555db7dc0c90, 0, 4;
L_0x555db7d62080 .part L_0x555db7dc0c90, 4, 4;
L_0x555db7d669b0 .part L_0x555db7dc0da0, 4, 4;
L_0x555db7d66a50 .part L_0x555db7dc0da0, 0, 4;
L_0x555db7d97e10 .concat [ 8 1 0 0], L_0x555db7d97c90, L_0x7f49c55bbcd8;
L_0x555db7dab9a0 .functor MUXZ 9, L_0x555db7d97e10, L_0x555db7d9b810, L_0x555db7d976d0, C4<>;
L_0x555db7db2550 .concat [ 8 8 0 0], L_0x555db7d5da40, L_0x7f49c55bbed0;
L_0x555db7db25f0 .concat [ 4 9 3 0], L_0x7f49c55bbf60, L_0x555db7db23d0, L_0x7f49c55bbf18;
L_0x555db7db2700 .concat [ 8 8 0 0], L_0x7f49c55bbfa8, L_0x555db7d2ae70;
S_0x555db78cfbd0 .scope module, "ins1" "subtractor_Nbit" 3 140, 3 36 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db78acc60 .param/l "N" 0 3 36, +C4<00000000000000000000000000000100>;
L_0x555db7d5fea0 .functor NOT 4, L_0x555db7d62080, C4<0000>, C4<0000>, C4<0000>;
L_0x7f49c55ba808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d5fd90 .functor BUFZ 1, L_0x7f49c55ba808, C4<0>, C4<0>, C4<0>;
L_0x555db7d600d0 .functor NOT 1, L_0x555db7d60030, C4<0>, C4<0>, C4<0>;
v0x555db6c6aaf0_0 .net "D", 3 0, L_0x555db7d5fe00;  alias, 1 drivers
v0x555db6c6b490_0 .net *"_ivl_35", 0 0, L_0x555db7d5fd90;  1 drivers
v0x555db6c6bdb0_0 .net "a", 3 0, L_0x555db7d61fe0;  1 drivers
v0x555db6c70210_0 .net "abs_D", 3 0, L_0x555db7d61e20;  alias, 1 drivers
v0x555db6c70b30_0 .net "b", 3 0, L_0x555db7d62080;  1 drivers
v0x555db6c71890_0 .net "b_comp", 3 0, L_0x555db7d5fea0;  1 drivers
v0x555db6c72060_0 .net "carry", 4 0, L_0x555db7d5ff10;  1 drivers
v0x555db6c72a00_0 .net "cin", 0 0, L_0x7f49c55ba808;  1 drivers
v0x555db6c73320_0 .net "is_pos", 0 0, L_0x555db7d60030;  1 drivers
v0x555db6c74790_0 .net "negative", 0 0, L_0x555db7d600d0;  alias, 1 drivers
v0x555db6c75130_0 .net "twos", 3 0, L_0x555db7d61ca0;  1 drivers
L_0x555db7d5e240 .part L_0x555db7d61fe0, 0, 1;
L_0x555db7d5e370 .part L_0x555db7d5fea0, 0, 1;
L_0x555db7d5e4a0 .part L_0x555db7d5ff10, 0, 1;
L_0x555db7d5e930 .part L_0x555db7d61fe0, 1, 1;
L_0x555db7d5ea60 .part L_0x555db7d5fea0, 1, 1;
L_0x555db7d5eb90 .part L_0x555db7d5ff10, 1, 1;
L_0x555db7d5f110 .part L_0x555db7d61fe0, 2, 1;
L_0x555db7d5f240 .part L_0x555db7d5fea0, 2, 1;
L_0x555db7d5f3c0 .part L_0x555db7d5ff10, 2, 1;
L_0x555db7d5f850 .part L_0x555db7d61fe0, 3, 1;
L_0x555db7d5fa10 .part L_0x555db7d5fea0, 3, 1;
L_0x555db7d5fbd0 .part L_0x555db7d5ff10, 3, 1;
L_0x555db7d5fe00 .concat8 [ 1 1 1 1], L_0x555db7d5dfc0, L_0x555db7d5e6b0, L_0x555db7d5ee90, L_0x555db7d5f5d0;
LS_0x555db7d5ff10_0_0 .concat8 [ 1 1 1 1], L_0x555db7d5fd90, L_0x555db7d5e1d0, L_0x555db7d5e8c0, L_0x555db7d5f0a0;
LS_0x555db7d5ff10_0_4 .concat8 [ 1 0 0 0], L_0x555db7d5f7e0;
L_0x555db7d5ff10 .concat8 [ 4 1 0 0], LS_0x555db7d5ff10_0_0, LS_0x555db7d5ff10_0_4;
L_0x555db7d60030 .part L_0x555db7d5ff10, 4, 1;
L_0x555db7d61e20 .functor MUXZ 4, L_0x555db7d61ca0, L_0x555db7d5fe00, L_0x555db7d60030, C4<>;
S_0x555db78d2300 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db78cfbd0;
 .timescale 0 0;
P_0x555db785be90 .param/l "i" 0 3 50, +C4<00>;
S_0x555db78c10b0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db78d2300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5e1d0 .functor OR 1, L_0x555db7d5df00, L_0x555db7d5e160, C4<0>, C4<0>;
v0x555db6bdc370_0 .net "S", 0 0, L_0x555db7d5dfc0;  1 drivers
v0x555db6bdd0d0_0 .net "a", 0 0, L_0x555db7d5e240;  1 drivers
v0x555db6bdd8a0_0 .net "b", 0 0, L_0x555db7d5e370;  1 drivers
v0x555db6bde240_0 .net "cin", 0 0, L_0x555db7d5e4a0;  1 drivers
v0x555db6bdeb60_0 .net "cout", 0 0, L_0x555db7d5e1d0;  1 drivers
v0x555db6bdffd0_0 .net "cout1", 0 0, L_0x555db7d5df00;  1 drivers
v0x555db6be0970_0 .net "cout2", 0 0, L_0x555db7d5e160;  1 drivers
v0x555db6be1290_0 .net "s1", 0 0, L_0x555db7d5ddf0;  1 drivers
S_0x555db78a9100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78c10b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5ddf0 .functor XOR 1, L_0x555db7d5e240, L_0x555db7d5e370, C4<0>, C4<0>;
L_0x555db7d5df00 .functor AND 1, L_0x555db7d5e240, L_0x555db7d5e370, C4<1>, C4<1>;
v0x555db6bd1950_0 .net "S", 0 0, L_0x555db7d5ddf0;  alias, 1 drivers
v0x555db6bd4580_0 .net "a", 0 0, L_0x555db7d5e240;  alias, 1 drivers
v0x555db6bd4ea0_0 .net "b", 0 0, L_0x555db7d5e370;  alias, 1 drivers
v0x555db6bd5c00_0 .net "cout", 0 0, L_0x555db7d5df00;  alias, 1 drivers
S_0x555db78b2590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78c10b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5dfc0 .functor XOR 1, L_0x555db7d5e4a0, L_0x555db7d5ddf0, C4<0>, C4<0>;
L_0x555db7d5e160 .functor AND 1, L_0x555db7d5e4a0, L_0x555db7d5ddf0, C4<1>, C4<1>;
v0x555db6bd63d0_0 .net "S", 0 0, L_0x555db7d5dfc0;  alias, 1 drivers
v0x555db6bd6d70_0 .net "a", 0 0, L_0x555db7d5e4a0;  alias, 1 drivers
v0x555db6bd7690_0 .net "b", 0 0, L_0x555db7d5ddf0;  alias, 1 drivers
v0x555db6bdba50_0 .net "cout", 0 0, L_0x555db7d5e160;  alias, 1 drivers
S_0x555db78b4cc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db78cfbd0;
 .timescale 0 0;
P_0x555db77b3ef0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db78b73f0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db78b4cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5e8c0 .functor OR 1, L_0x555db7d5e640, L_0x555db7d5e850, C4<0>, C4<0>;
v0x555db6bcaf70_0 .net "S", 0 0, L_0x555db7d5e6b0;  1 drivers
v0x555db6bcd0d0_0 .net "a", 0 0, L_0x555db7d5e930;  1 drivers
v0x555db6be64f0_0 .net "b", 0 0, L_0x555db7d5ea60;  1 drivers
v0x555db6be6d70_0 .net "cin", 0 0, L_0x555db7d5eb90;  1 drivers
v0x555db6be7ad0_0 .net "cout", 0 0, L_0x555db7d5e8c0;  1 drivers
v0x555db6be82a0_0 .net "cout1", 0 0, L_0x555db7d5e640;  1 drivers
v0x555db6be8c40_0 .net "cout2", 0 0, L_0x555db7d5e850;  1 drivers
v0x555db6be9560_0 .net "s1", 0 0, L_0x555db7d5e5d0;  1 drivers
S_0x555db78b9b20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78b73f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5e5d0 .functor XOR 1, L_0x555db7d5e930, L_0x555db7d5ea60, C4<0>, C4<0>;
L_0x555db7d5e640 .functor AND 1, L_0x555db7d5e930, L_0x555db7d5ea60, C4<1>, C4<1>;
v0x555db6be2700_0 .net "S", 0 0, L_0x555db7d5e5d0;  alias, 1 drivers
v0x555db6be30a0_0 .net "a", 0 0, L_0x555db7d5e930;  alias, 1 drivers
v0x555db6be39c0_0 .net "b", 0 0, L_0x555db7d5ea60;  alias, 1 drivers
v0x555db6bc7e60_0 .net "cout", 0 0, L_0x555db7d5e640;  alias, 1 drivers
S_0x555db78bc250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78b73f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5e6b0 .functor XOR 1, L_0x555db7d5eb90, L_0x555db7d5e5d0, C4<0>, C4<0>;
L_0x555db7d5e850 .functor AND 1, L_0x555db7d5eb90, L_0x555db7d5e5d0, C4<1>, C4<1>;
v0x555db6bc8780_0 .net "S", 0 0, L_0x555db7d5e6b0;  alias, 1 drivers
v0x555db6bc94e0_0 .net "a", 0 0, L_0x555db7d5eb90;  alias, 1 drivers
v0x555db6bc9cb0_0 .net "b", 0 0, L_0x555db7d5e5d0;  alias, 1 drivers
v0x555db6bca650_0 .net "cout", 0 0, L_0x555db7d5e850;  alias, 1 drivers
S_0x555db78be980 .scope generate, "genblk1[2]" "genblk1[2]" 3 50, 3 50 0, S_0x555db78cfbd0;
 .timescale 0 0;
P_0x555db7764a20 .param/l "i" 0 3 50, +C4<010>;
S_0x555db78a69d0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db78be980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5f0a0 .functor OR 1, L_0x555db7d5edd0, L_0x555db7d5f030, C4<0>, C4<0>;
v0x555db6bff180_0 .net "S", 0 0, L_0x555db7d5ee90;  1 drivers
v0x555db6c00820_0 .net "a", 0 0, L_0x555db7d5f110;  1 drivers
v0x555db6c011a0_0 .net "b", 0 0, L_0x555db7d5f240;  1 drivers
v0x555db6c01ac0_0 .net "cin", 0 0, L_0x555db7d5f3c0;  1 drivers
v0x555db6c04cf0_0 .net "cout", 0 0, L_0x555db7d5f0a0;  1 drivers
v0x555db6c05610_0 .net "cout1", 0 0, L_0x555db7d5edd0;  1 drivers
v0x555db6c06370_0 .net "cout2", 0 0, L_0x555db7d5f030;  1 drivers
v0x555db6c06b40_0 .net "s1", 0 0, L_0x555db7d5ecc0;  1 drivers
S_0x555db7895780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78a69d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5ecc0 .functor XOR 1, L_0x555db7d5f110, L_0x555db7d5f240, C4<0>, C4<0>;
L_0x555db7d5edd0 .functor AND 1, L_0x555db7d5f110, L_0x555db7d5f240, C4<1>, C4<1>;
v0x555db6bea9d0_0 .net "S", 0 0, L_0x555db7d5ecc0;  alias, 1 drivers
v0x555db6beb370_0 .net "a", 0 0, L_0x555db7d5f110;  alias, 1 drivers
v0x555db6bebc90_0 .net "b", 0 0, L_0x555db7d5f240;  alias, 1 drivers
v0x555db6bed100_0 .net "cout", 0 0, L_0x555db7d5edd0;  alias, 1 drivers
S_0x555db7897eb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78a69d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5ee90 .functor XOR 1, L_0x555db7d5f3c0, L_0x555db7d5ecc0, C4<0>, C4<0>;
L_0x555db7d5f030 .functor AND 1, L_0x555db7d5f3c0, L_0x555db7d5ecc0, C4<1>, C4<1>;
v0x555db6bedaa0_0 .net "S", 0 0, L_0x555db7d5ee90;  alias, 1 drivers
v0x555db6bee3c0_0 .net "a", 0 0, L_0x555db7d5f3c0;  alias, 1 drivers
v0x555db6bcd9a0_0 .net "b", 0 0, L_0x555db7d5ecc0;  alias, 1 drivers
v0x555db6bfe860_0 .net "cout", 0 0, L_0x555db7d5f030;  alias, 1 drivers
S_0x555db789a5e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 50, 3 50 0, S_0x555db78cfbd0;
 .timescale 0 0;
P_0x555db772dd70 .param/l "i" 0 3 50, +C4<011>;
S_0x555db789cd10 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db789a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5f7e0 .functor OR 1, L_0x555db7d5f560, L_0x555db7d5f770, C4<0>, C4<0>;
v0x555db6c13c20_0 .net "S", 0 0, L_0x555db7d5f5d0;  1 drivers
v0x555db6c0f9d0_0 .net "a", 0 0, L_0x555db7d5f850;  1 drivers
v0x555db6c0ff90_0 .net "b", 0 0, L_0x555db7d5fa10;  1 drivers
v0x555db6c14370_0 .net "cin", 0 0, L_0x555db7d5fbd0;  1 drivers
v0x555db6c0fc20_0 .net "cout", 0 0, L_0x555db7d5f7e0;  1 drivers
v0x555db6c0c780_0 .net "cout1", 0 0, L_0x555db7d5f560;  1 drivers
v0x555db6c15cc0_0 .net "cout2", 0 0, L_0x555db7d5f770;  1 drivers
v0x555db6c165e0_0 .net "s1", 0 0, L_0x555db7d5f4f0;  1 drivers
S_0x555db789f440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db789cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5f4f0 .functor XOR 1, L_0x555db7d5f850, L_0x555db7d5fa10, C4<0>, C4<0>;
L_0x555db7d5f560 .functor AND 1, L_0x555db7d5f850, L_0x555db7d5fa10, C4<1>, C4<1>;
v0x555db6c074e0_0 .net "S", 0 0, L_0x555db7d5f4f0;  alias, 1 drivers
v0x555db6c07e00_0 .net "a", 0 0, L_0x555db7d5f850;  alias, 1 drivers
v0x555db6c031c0_0 .net "b", 0 0, L_0x555db7d5fa10;  alias, 1 drivers
v0x555db6c0a4e0_0 .net "cout", 0 0, L_0x555db7d5f560;  alias, 1 drivers
S_0x555db78a1b70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db789cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5f5d0 .functor XOR 1, L_0x555db7d5fbd0, L_0x555db7d5f4f0, C4<0>, C4<0>;
L_0x555db7d5f770 .functor AND 1, L_0x555db7d5fbd0, L_0x555db7d5f4f0, C4<1>, C4<1>;
v0x555db6c0e670_0 .net "S", 0 0, L_0x555db7d5f5d0;  alias, 1 drivers
v0x555db6c0ef90_0 .net "a", 0 0, L_0x555db7d5fbd0;  alias, 1 drivers
v0x555db6c11b90_0 .net "b", 0 0, L_0x555db7d5f4f0;  alias, 1 drivers
v0x555db6c124b0_0 .net "cout", 0 0, L_0x555db7d5f770;  alias, 1 drivers
S_0x555db78a42a0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db78cfbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x555db76cb170 .param/l "N" 0 3 61, +C4<00000000000000000000000000000100>;
L_0x555db7d60140 .functor NOT 4, L_0x555db7d5fe00, C4<0000>, C4<0000>, C4<0000>;
v0x555db6c66f50_0 .net "cout", 0 0, L_0x555db7d61db0;  1 drivers
v0x555db6c683c0_0 .net "i", 3 0, L_0x555db7d5fe00;  alias, 1 drivers
v0x555db6c68d60_0 .net "o", 3 0, L_0x555db7d61ca0;  alias, 1 drivers
v0x555db6c69680_0 .net "temp2", 3 0, L_0x555db7d60140;  1 drivers
S_0x555db7893050 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db78a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db76d1b50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55ba7c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d61d40 .functor BUFZ 1, L_0x7f49c55ba7c0, C4<0>, C4<0>, C4<0>;
L_0x555db7d61db0 .functor BUFZ 1, L_0x555db7d618a0, C4<0>, C4<0>, C4<0>;
v0x555db6c62d90_0 .net "S", 3 0, L_0x555db7d61ca0;  alias, 1 drivers
v0x555db6c63560_0 .net "a", 3 0, L_0x555db7d60140;  alias, 1 drivers
L_0x7f49c55ba778 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db6c63f00_0 .net "b", 3 0, L_0x7f49c55ba778;  1 drivers
v0x555db6c64820 .array "carry", 0 4;
v0x555db6c64820_0 .net v0x555db6c64820 0, 0 0, L_0x555db7d61d40; 1 drivers
v0x555db6c64820_1 .net v0x555db6c64820 1, 0 0, L_0x555db7d60660; 1 drivers
v0x555db6c64820_2 .net v0x555db6c64820 2, 0 0, L_0x555db7d60c10; 1 drivers
v0x555db6c64820_3 .net v0x555db6c64820 3, 0 0, L_0x555db7d612a0; 1 drivers
v0x555db6c64820_4 .net v0x555db6c64820 4, 0 0, L_0x555db7d618a0; 1 drivers
v0x555db6c65c90_0 .net "cin", 0 0, L_0x7f49c55ba7c0;  1 drivers
v0x555db6c66630_0 .net "cout", 0 0, L_0x555db7d61db0;  alias, 1 drivers
L_0x555db7d60760 .part L_0x555db7d60140, 0, 1;
L_0x555db7d60890 .part L_0x7f49c55ba778, 0, 1;
L_0x555db7d60d10 .part L_0x555db7d60140, 1, 1;
L_0x555db7d60ed0 .part L_0x7f49c55ba778, 1, 1;
L_0x555db7d613a0 .part L_0x555db7d60140, 2, 1;
L_0x555db7d614d0 .part L_0x7f49c55ba778, 2, 1;
L_0x555db7d61960 .part L_0x555db7d60140, 3, 1;
L_0x555db7d61a90 .part L_0x7f49c55ba778, 3, 1;
L_0x555db7d61ca0 .concat8 [ 1 1 1 1], L_0x555db7d60410, L_0x555db7d60aa0, L_0x555db7d610e0, L_0x555db7d616e0;
S_0x555db787b810 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7893050;
 .timescale 0 0;
P_0x555db768f6d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db787df40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db787b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d60660 .functor OR 1, L_0x555db7d60350, L_0x555db7d60560, C4<0>, C4<0>;
v0x555db6c263a0_0 .net "S", 0 0, L_0x555db7d60410;  1 drivers
v0x555db6c26b70_0 .net "a", 0 0, L_0x555db7d60760;  1 drivers
v0x555db6c27510_0 .net "b", 0 0, L_0x555db7d60890;  1 drivers
v0x555db6c27e30_0 .net "cin", 0 0, L_0x555db7d61d40;  alias, 1 drivers
v0x555db6c2aa60_0 .net "cout", 0 0, L_0x555db7d60660;  alias, 1 drivers
v0x555db6c2b380_0 .net "cout1", 0 0, L_0x555db7d60350;  1 drivers
v0x555db6c2c0e0_0 .net "cout2", 0 0, L_0x555db7d60560;  1 drivers
v0x555db6c2c8b0_0 .net "s1", 0 0, L_0x555db7d60290;  1 drivers
S_0x555db7886c60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db787df40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d60290 .functor XOR 1, L_0x555db7d60760, L_0x555db7d60890, C4<0>, C4<0>;
L_0x555db7d60350 .functor AND 1, L_0x555db7d60760, L_0x555db7d60890, C4<1>, C4<1>;
v0x555db6c191e0_0 .net "S", 0 0, L_0x555db7d60290;  alias, 1 drivers
v0x555db6c19b00_0 .net "a", 0 0, L_0x555db7d60760;  alias, 1 drivers
v0x555db6c17020_0 .net "b", 0 0, L_0x555db7d60890;  alias, 1 drivers
v0x555db6c175e0_0 .net "cout", 0 0, L_0x555db7d60350;  alias, 1 drivers
S_0x555db7889390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db787df40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d60410 .functor XOR 1, L_0x555db7d61d40, L_0x555db7d60290, C4<0>, C4<0>;
L_0x555db7d60560 .functor AND 1, L_0x555db7d61d40, L_0x555db7d60290, C4<1>, C4<1>;
v0x555db6c1b9c0_0 .net "S", 0 0, L_0x555db7d60410;  alias, 1 drivers
v0x555db6c17270_0 .net "a", 0 0, L_0x555db7d61d40;  alias, 1 drivers
v0x555db6c24d20_0 .net "b", 0 0, L_0x555db7d60290;  alias, 1 drivers
v0x555db6c25640_0 .net "cout", 0 0, L_0x555db7d60560;  alias, 1 drivers
S_0x555db788bac0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7893050;
 .timescale 0 0;
P_0x555db767b010 .param/l "i" 0 3 28, +C4<01>;
S_0x555db788e1f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db788bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d60c10 .functor OR 1, L_0x555db7d60a30, L_0x555db7d60ba0, C4<0>, C4<0>;
v0x555db6c364b0_0 .net "S", 0 0, L_0x555db7d60aa0;  1 drivers
v0x555db6c36e50_0 .net "a", 0 0, L_0x555db7d60d10;  1 drivers
v0x555db6c37770_0 .net "b", 0 0, L_0x555db7d60ed0;  1 drivers
v0x555db6c38be0_0 .net "cin", 0 0, L_0x555db7d60660;  alias, 1 drivers
v0x555db6c39580_0 .net "cout", 0 0, L_0x555db7d60c10;  alias, 1 drivers
v0x555db6c39ea0_0 .net "cout1", 0 0, L_0x555db7d60a30;  1 drivers
v0x555db6c1e340_0 .net "cout2", 0 0, L_0x555db7d60ba0;  1 drivers
v0x555db6c1ec60_0 .net "s1", 0 0, L_0x555db7d609c0;  1 drivers
S_0x555db7890920 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db788e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d609c0 .functor XOR 1, L_0x555db7d60d10, L_0x555db7d60ed0, C4<0>, C4<0>;
L_0x555db7d60a30 .functor AND 1, L_0x555db7d60d10, L_0x555db7d60ed0, C4<1>, C4<1>;
v0x555db6c2d250_0 .net "S", 0 0, L_0x555db7d609c0;  alias, 1 drivers
v0x555db6c2db70_0 .net "a", 0 0, L_0x555db7d60d10;  alias, 1 drivers
v0x555db6c31f30_0 .net "b", 0 0, L_0x555db7d60ed0;  alias, 1 drivers
v0x555db6c32850_0 .net "cout", 0 0, L_0x555db7d60a30;  alias, 1 drivers
S_0x555db78790e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db788e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d60aa0 .functor XOR 1, L_0x555db7d60660, L_0x555db7d609c0, C4<0>, C4<0>;
L_0x555db7d60ba0 .functor AND 1, L_0x555db7d60660, L_0x555db7d609c0, C4<1>, C4<1>;
v0x555db6c335b0_0 .net "S", 0 0, L_0x555db7d60aa0;  alias, 1 drivers
v0x555db6c33d80_0 .net "a", 0 0, L_0x555db7d60660;  alias, 1 drivers
v0x555db6c34720_0 .net "b", 0 0, L_0x555db7d609c0;  alias, 1 drivers
v0x555db6c35040_0 .net "cout", 0 0, L_0x555db7d60ba0;  alias, 1 drivers
S_0x555db7867e90 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7893050;
 .timescale 0 0;
P_0x555db75fdbf0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db786a5c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7867e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d612a0 .functor OR 1, L_0x555db7d61070, L_0x555db7d61230, C4<0>, C4<0>;
v0x555db6c3e780_0 .net "S", 0 0, L_0x555db7d610e0;  1 drivers
v0x555db6c3f120_0 .net "a", 0 0, L_0x555db7d613a0;  1 drivers
v0x555db6c3fa40_0 .net "b", 0 0, L_0x555db7d614d0;  1 drivers
v0x555db6c40eb0_0 .net "cin", 0 0, L_0x555db7d60c10;  alias, 1 drivers
v0x555db6c41850_0 .net "cout", 0 0, L_0x555db7d612a0;  alias, 1 drivers
v0x555db6c42170_0 .net "cout1", 0 0, L_0x555db7d61070;  1 drivers
v0x555db6c435e0_0 .net "cout2", 0 0, L_0x555db7d61230;  1 drivers
v0x555db6c43f80_0 .net "s1", 0 0, L_0x555db7d61000;  1 drivers
S_0x555db786ccf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db786a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d61000 .functor XOR 1, L_0x555db7d613a0, L_0x555db7d614d0, C4<0>, C4<0>;
L_0x555db7d61070 .functor AND 1, L_0x555db7d613a0, L_0x555db7d614d0, C4<1>, C4<1>;
v0x555db6c1f9c0_0 .net "S", 0 0, L_0x555db7d61000;  alias, 1 drivers
v0x555db6c20190_0 .net "a", 0 0, L_0x555db7d613a0;  alias, 1 drivers
v0x555db6c20b30_0 .net "b", 0 0, L_0x555db7d614d0;  alias, 1 drivers
v0x555db6c21450_0 .net "cout", 0 0, L_0x555db7d61070;  alias, 1 drivers
S_0x555db786f420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db786a5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d610e0 .functor XOR 1, L_0x555db7d60c10, L_0x555db7d61000, C4<0>, C4<0>;
L_0x555db7d61230 .functor AND 1, L_0x555db7d60c10, L_0x555db7d61000, C4<1>, C4<1>;
v0x555db6c235b0_0 .net "S", 0 0, L_0x555db7d610e0;  alias, 1 drivers
v0x555db6c3c9d0_0 .net "a", 0 0, L_0x555db7d60c10;  alias, 1 drivers
v0x555db6c3d250_0 .net "b", 0 0, L_0x555db7d61000;  alias, 1 drivers
v0x555db6c3dfb0_0 .net "cout", 0 0, L_0x555db7d61230;  alias, 1 drivers
S_0x555db7871b50 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7893050;
 .timescale 0 0;
P_0x555db75f2960 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7874280 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7871b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d618a0 .functor OR 1, L_0x555db7d61670, L_0x555db7d61830, C4<0>, C4<0>;
v0x555db6c59eb0_0 .net "S", 0 0, L_0x555db7d616e0;  1 drivers
v0x555db6c5a850_0 .net "a", 0 0, L_0x555db7d61960;  1 drivers
v0x555db6c5b170_0 .net "b", 0 0, L_0x555db7d61a90;  1 drivers
v0x555db6c5c5e0_0 .net "cin", 0 0, L_0x555db7d612a0;  alias, 1 drivers
v0x555db6c5cf80_0 .net "cout", 0 0, L_0x555db7d618a0;  alias, 1 drivers
v0x555db6c5d8a0_0 .net "cout1", 0 0, L_0x555db7d61670;  1 drivers
v0x555db6c61710_0 .net "cout2", 0 0, L_0x555db7d61830;  1 drivers
v0x555db6c62030_0 .net "s1", 0 0, L_0x555db7d61600;  1 drivers
S_0x555db78769b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7874280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d61600 .functor XOR 1, L_0x555db7d61960, L_0x555db7d61a90, C4<0>, C4<0>;
L_0x555db7d61670 .functor AND 1, L_0x555db7d61960, L_0x555db7d61a90, C4<1>, C4<1>;
v0x555db6c448a0_0 .net "S", 0 0, L_0x555db7d61600;  alias, 1 drivers
v0x555db6c23e80_0 .net "a", 0 0, L_0x555db7d61960;  alias, 1 drivers
v0x555db6c55930_0 .net "b", 0 0, L_0x555db7d61a90;  alias, 1 drivers
v0x555db6c56250_0 .net "cout", 0 0, L_0x555db7d61670;  alias, 1 drivers
S_0x555db7865760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7874280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d616e0 .functor XOR 1, L_0x555db7d612a0, L_0x555db7d61600, C4<0>, C4<0>;
L_0x555db7d61830 .functor AND 1, L_0x555db7d612a0, L_0x555db7d61600, C4<1>, C4<1>;
v0x555db6c56fb0_0 .net "S", 0 0, L_0x555db7d616e0;  alias, 1 drivers
v0x555db6c57780_0 .net "a", 0 0, L_0x555db7d612a0;  alias, 1 drivers
v0x555db6c58120_0 .net "b", 0 0, L_0x555db7d61600;  alias, 1 drivers
v0x555db6c58a40_0 .net "cout", 0 0, L_0x555db7d61830;  alias, 1 drivers
S_0x555db782b270 .scope module, "ins11" "karatsuba_4" 3 138, 3 107 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7d1f130 .functor XOR 1, L_0x555db7d0ea80, L_0x555db7d111f0, C4<0>, C4<0>;
v0x555db732d880_0 .net "X", 3 0, L_0x555db7d2b040;  1 drivers
v0x555db732e1a0_0 .net "Y", 3 0, L_0x555db7d2b0e0;  1 drivers
v0x555db732f610_0 .net "Z", 7 0, L_0x555db7d2ae70;  alias, 1 drivers
L_0x7f49c55b9020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db732ffb0_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55b9020;  1 drivers
v0x555db73308d0_0 .net *"_ivl_24", 0 0, L_0x555db7d1f130;  1 drivers
L_0x7f49c55b9218 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7331d40_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55b9218;  1 drivers
L_0x7f49c55b9260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db73326e0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55b9260;  1 drivers
L_0x7f49c55b92a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7333000_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55b92a8;  1 drivers
L_0x7f49c55b92f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7334470_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55b92f0;  1 drivers
v0x555db7334e10_0 .net "a", 1 0, L_0x555db7d0e5f0;  1 drivers
v0x555db7335730_0 .net "a_abs", 1 0, L_0x555db7d0fb40;  1 drivers
v0x555db7336ba0_0 .net "b", 1 0, L_0x555db7d10d60;  1 drivers
v0x555db7337540_0 .net "b_abs", 1 0, L_0x555db7d12300;  1 drivers
v0x555db7337e60_0 .net "c3", 0 0, L_0x555db7d279a0;  1 drivers
v0x555db73392d0_0 .net "c4", 0 0, L_0x555db7d2af80;  1 drivers
v0x555db7339c70_0 .net "neg_a", 0 0, L_0x555db7d0ea80;  1 drivers
v0x555db733a590_0 .net "neg_b", 0 0, L_0x555db7d111f0;  1 drivers
v0x555db7392f70_0 .net "temp", 7 0, L_0x555db7d27890;  1 drivers
v0x555db7393660_0 .net "term1", 7 0, L_0x555db7d24180;  1 drivers
v0x555db7394280_0 .net "term2", 7 0, L_0x555db7d24220;  1 drivers
v0x555db7394ae0_0 .net "term3", 7 0, L_0x555db7d24330;  1 drivers
v0x555db7395480_0 .net "z0", 3 0, L_0x555db7d0d3d0;  1 drivers
v0x555db7395da0_0 .net "z1_1", 4 0, L_0x555db7d1f1e0;  1 drivers
v0x555db7397210_0 .net "z1_3", 3 0, L_0x555db7d1c630;  1 drivers
v0x555db7397bb0_0 .net "z1_3_pad", 4 0, L_0x555db7d1c8a0;  1 drivers
v0x555db73984d0_0 .net "z1_4", 4 0, L_0x555db7d1ef70;  1 drivers
v0x555db7399940_0 .net "z1_pad", 4 0, L_0x555db7d23bb0;  1 drivers
v0x555db739a2e0_0 .net "z2", 3 0, L_0x555db7d02380;  1 drivers
L_0x555db7d025f0 .part L_0x555db7d2b040, 2, 2;
L_0x555db7d026b0 .part L_0x555db7d2b0e0, 2, 2;
L_0x555db7d0d5e0 .part L_0x555db7d2b040, 0, 2;
L_0x555db7d0d680 .part L_0x555db7d2b0e0, 0, 2;
L_0x555db7d0fcd0 .part L_0x555db7d2b040, 0, 2;
L_0x555db7d0fd70 .part L_0x555db7d2b040, 2, 2;
L_0x555db7d12430 .part L_0x555db7d2b0e0, 2, 2;
L_0x555db7d124d0 .part L_0x555db7d2b0e0, 0, 2;
L_0x555db7d1c8a0 .concat [ 4 1 0 0], L_0x555db7d1c630, L_0x7f49c55b9020;
L_0x555db7d1f1e0 .functor MUXZ 5, L_0x555db7d1c8a0, L_0x555db7d1ef70, L_0x555db7d1f130, C4<>;
L_0x555db7d24180 .concat [ 4 4 0 0], L_0x555db7d0d3d0, L_0x7f49c55b9218;
L_0x555db7d24220 .concat [ 2 5 1 0], L_0x7f49c55b92a8, L_0x555db7d23bb0, L_0x7f49c55b9260;
L_0x555db7d24330 .concat [ 4 4 0 0], L_0x7f49c55b92f0, L_0x555db7d02380;
S_0x555db764d000 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db75bfd10 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7d0e690 .functor NOT 2, L_0x555db7d0fd70, C4<00>, C4<00>, C4<00>;
L_0x7f49c55b8a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d0e890 .functor BUFZ 1, L_0x7f49c55b8a38, C4<0>, C4<0>, C4<0>;
L_0x555db7d0ea80 .functor NOT 1, L_0x555db7d0e950, C4<0>, C4<0>, C4<0>;
v0x555db6c9cdf0_0 .net "D", 1 0, L_0x555db7d0e5f0;  alias, 1 drivers
v0x555db6c9d3b0_0 .net *"_ivl_21", 0 0, L_0x555db7d0e890;  1 drivers
v0x555db6ca1790_0 .net "a", 1 0, L_0x555db7d0fcd0;  1 drivers
v0x555db6c9d040_0 .net "abs_D", 1 0, L_0x555db7d0fb40;  alias, 1 drivers
v0x555db6c99ba0_0 .net "b", 1 0, L_0x555db7d0fd70;  1 drivers
v0x555db6ca30e0_0 .net "b_comp", 1 0, L_0x555db7d0e690;  1 drivers
v0x555db6ca3a00_0 .net "carry", 2 0, L_0x555db7d0e700;  1 drivers
v0x555db6ca6600_0 .net "cin", 0 0, L_0x7f49c55b8a38;  1 drivers
v0x555db6ca6f20_0 .net "is_pos", 0 0, L_0x555db7d0e950;  1 drivers
v0x555db6ca4440_0 .net "negative", 0 0, L_0x555db7d0ea80;  alias, 1 drivers
v0x555db6ca4a00_0 .net "twos", 1 0, L_0x555db7d0f9c0;  1 drivers
L_0x555db7d0db70 .part L_0x555db7d0fcd0, 0, 1;
L_0x555db7d0dca0 .part L_0x555db7d0e690, 0, 1;
L_0x555db7d0ddd0 .part L_0x555db7d0e700, 0, 1;
L_0x555db7d0e260 .part L_0x555db7d0fcd0, 1, 1;
L_0x555db7d0e390 .part L_0x555db7d0e690, 1, 1;
L_0x555db7d0e4c0 .part L_0x555db7d0e700, 1, 1;
L_0x555db7d0e5f0 .concat8 [ 1 1 0 0], L_0x555db7d0d8f0, L_0x555db7d0dfe0;
L_0x555db7d0e700 .concat8 [ 1 1 1 0], L_0x555db7d0e890, L_0x555db7d0db00, L_0x555db7d0e1f0;
L_0x555db7d0e950 .part L_0x555db7d0e700, 2, 1;
L_0x555db7d0fb40 .functor MUXZ 2, L_0x555db7d0f9c0, L_0x555db7d0e5f0, L_0x555db7d0e950, C4<>;
S_0x555db67588e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db764d000;
 .timescale 0 0;
P_0x555db759c480 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6758d20 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db67588e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0db00 .functor OR 1, L_0x555db7d0d830, L_0x555db7d0da90, C4<0>, C4<0>;
v0x555db6c7cfe0_0 .net "S", 0 0, L_0x555db7d0d8f0;  1 drivers
v0x555db6c7e450_0 .net "a", 0 0, L_0x555db7d0db70;  1 drivers
v0x555db6c7edf0_0 .net "b", 0 0, L_0x555db7d0dca0;  1 drivers
v0x555db6c7f710_0 .net "cin", 0 0, L_0x555db7d0ddd0;  1 drivers
v0x555db6c80b80_0 .net "cout", 0 0, L_0x555db7d0db00;  1 drivers
v0x555db6c81520_0 .net "cout1", 0 0, L_0x555db7d0d830;  1 drivers
v0x555db6c81e40_0 .net "cout2", 0 0, L_0x555db7d0da90;  1 drivers
v0x555db6c47bc0_0 .net "s1", 0 0, L_0x555db7d0d720;  1 drivers
S_0x555db785e1d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6758d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0d720 .functor XOR 1, L_0x555db7d0db70, L_0x555db7d0dca0, C4<0>, C4<0>;
L_0x555db7d0d830 .functor AND 1, L_0x555db7d0db70, L_0x555db7d0dca0, C4<1>, C4<1>;
v0x555db6c76ec0_0 .net "S", 0 0, L_0x555db7d0d720;  alias, 1 drivers
v0x555db6c77860_0 .net "a", 0 0, L_0x555db7d0db70;  alias, 1 drivers
v0x555db6c78180_0 .net "b", 0 0, L_0x555db7d0dca0;  alias, 1 drivers
v0x555db6c795f0_0 .net "cout", 0 0, L_0x555db7d0d830;  alias, 1 drivers
S_0x555db7860900 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6758d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0d8f0 .functor XOR 1, L_0x555db7d0ddd0, L_0x555db7d0d720, C4<0>, C4<0>;
L_0x555db7d0da90 .functor AND 1, L_0x555db7d0ddd0, L_0x555db7d0d720, C4<1>, C4<1>;
v0x555db6c79f90_0 .net "S", 0 0, L_0x555db7d0d8f0;  alias, 1 drivers
v0x555db6c7a8b0_0 .net "a", 0 0, L_0x555db7d0ddd0;  alias, 1 drivers
v0x555db6c7bd20_0 .net "b", 0 0, L_0x555db7d0d720;  alias, 1 drivers
v0x555db6c7c6c0_0 .net "cout", 0 0, L_0x555db7d0da90;  alias, 1 drivers
S_0x555db7863030 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db764d000;
 .timescale 0 0;
P_0x555db757ad90 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7828b40 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7863030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0e1f0 .functor OR 1, L_0x555db7d0df70, L_0x555db7d0e180, C4<0>, C4<0>;
v0x555db6c4e870_0 .net "S", 0 0, L_0x555db7d0dfe0;  1 drivers
v0x555db6c4f210_0 .net "a", 0 0, L_0x555db7d0e260;  1 drivers
v0x555db6c4fb30_0 .net "b", 0 0, L_0x555db7d0e390;  1 drivers
v0x555db6c50fa0_0 .net "cin", 0 0, L_0x555db7d0e4c0;  1 drivers
v0x555db6c51940_0 .net "cout", 0 0, L_0x555db7d0e1f0;  1 drivers
v0x555db6c52260_0 .net "cout1", 0 0, L_0x555db7d0df70;  1 drivers
v0x555db6c54330_0 .net "cout2", 0 0, L_0x555db7d0e180;  1 drivers
v0x555db6c84810_0 .net "s1", 0 0, L_0x555db7d0df00;  1 drivers
S_0x555db78178f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7828b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0df00 .functor XOR 1, L_0x555db7d0e260, L_0x555db7d0e390, C4<0>, C4<0>;
L_0x555db7d0df70 .functor AND 1, L_0x555db7d0e260, L_0x555db7d0e390, C4<1>, C4<1>;
v0x555db6c484e0_0 .net "S", 0 0, L_0x555db7d0df00;  alias, 1 drivers
v0x555db6c49240_0 .net "a", 0 0, L_0x555db7d0e260;  alias, 1 drivers
v0x555db6c49a10_0 .net "b", 0 0, L_0x555db7d0e390;  alias, 1 drivers
v0x555db6c4a3b0_0 .net "cout", 0 0, L_0x555db7d0df70;  alias, 1 drivers
S_0x555db781a020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7828b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0dfe0 .functor XOR 1, L_0x555db7d0e4c0, L_0x555db7d0df00, C4<0>, C4<0>;
L_0x555db7d0e180 .functor AND 1, L_0x555db7d0e4c0, L_0x555db7d0df00, C4<1>, C4<1>;
v0x555db6c4acd0_0 .net "S", 0 0, L_0x555db7d0dfe0;  alias, 1 drivers
v0x555db6c4c140_0 .net "a", 0 0, L_0x555db7d0e4c0;  alias, 1 drivers
v0x555db6c4cae0_0 .net "b", 0 0, L_0x555db7d0df00;  alias, 1 drivers
v0x555db6c4d400_0 .net "cout", 0 0, L_0x555db7d0e180;  alias, 1 drivers
S_0x555db781c750 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db764d000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7548dd0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d0eb40 .functor NOT 2, L_0x555db7d0e5f0, C4<00>, C4<00>, C4<00>;
v0x555db6c9c3b0_0 .net "cout", 0 0, L_0x555db7d0fad0;  1 drivers
v0x555db6c9efb0_0 .net "i", 1 0, L_0x555db7d0e5f0;  alias, 1 drivers
v0x555db6c9f8d0_0 .net "o", 1 0, L_0x555db7d0f9c0;  alias, 1 drivers
v0x555db6ca1040_0 .net "temp2", 1 0, L_0x555db7d0eb40;  1 drivers
S_0x555db781ee80 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db781c750;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db751b220 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b89f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d0fa60 .functor BUFZ 1, L_0x7f49c55b89f0, C4<0>, C4<0>, C4<0>;
L_0x555db7d0fad0 .functor BUFZ 1, L_0x555db7d0f610, C4<0>, C4<0>, C4<0>;
v0x555db6d19330_0 .net "S", 1 0, L_0x555db7d0f9c0;  alias, 1 drivers
v0x555db6d19c50_0 .net "a", 1 0, L_0x555db7d0eb40;  alias, 1 drivers
L_0x7f49c55b89a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6d1bd20_0 .net "b", 1 0, L_0x7f49c55b89a8;  1 drivers
v0x555db6d15010 .array "carry", 0 2;
v0x555db6d15010_0 .net v0x555db6d15010 0, 0 0, L_0x555db7d0fa60; 1 drivers
v0x555db6d15010_1 .net v0x555db6d15010 1, 0 0, L_0x555db7d0f060; 1 drivers
v0x555db6d15010_2 .net v0x555db6d15010 2, 0 0, L_0x555db7d0f610; 1 drivers
v0x555db6d1c330_0 .net "cin", 0 0, L_0x7f49c55b89f0;  1 drivers
v0x555db6c9ba90_0 .net "cout", 0 0, L_0x555db7d0fad0;  alias, 1 drivers
L_0x555db7d0f160 .part L_0x555db7d0eb40, 0, 1;
L_0x555db7d0f290 .part L_0x7f49c55b89a8, 0, 1;
L_0x555db7d0f6d0 .part L_0x555db7d0eb40, 1, 1;
L_0x555db7d0f890 .part L_0x7f49c55b89a8, 1, 1;
L_0x555db7d0f9c0 .concat8 [ 1 1 0 0], L_0x555db7d0ee10, L_0x555db7d0f4a0;
S_0x555db78215b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db781ee80;
 .timescale 0 0;
P_0x555db75035d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7823ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78215b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0f060 .functor OR 1, L_0x555db7d0ed50, L_0x555db7d0ef60, C4<0>, C4<0>;
v0x555db6c8b240_0 .net "S", 0 0, L_0x555db7d0ee10;  1 drivers
v0x555db6c8bbe0_0 .net "a", 0 0, L_0x555db7d0f160;  1 drivers
v0x555db6c8c500_0 .net "b", 0 0, L_0x555db7d0f290;  1 drivers
v0x555db6c8d970_0 .net "cin", 0 0, L_0x555db7d0fa60;  alias, 1 drivers
v0x555db6c8e310_0 .net "cout", 0 0, L_0x555db7d0f060;  alias, 1 drivers
v0x555db6c8ec30_0 .net "cout1", 0 0, L_0x555db7d0ed50;  1 drivers
v0x555db6c900a0_0 .net "cout2", 0 0, L_0x555db7d0ef60;  1 drivers
v0x555db6c90a40_0 .net "s1", 0 0, L_0x555db7d0ec90;  1 drivers
S_0x555db7826410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7823ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0ec90 .functor XOR 1, L_0x555db7d0f160, L_0x555db7d0f290, C4<0>, C4<0>;
L_0x555db7d0ed50 .functor AND 1, L_0x555db7d0f160, L_0x555db7d0f290, C4<1>, C4<1>;
v0x555db6c84ff0_0 .net "S", 0 0, L_0x555db7d0ec90;  alias, 1 drivers
v0x555db6c85c10_0 .net "a", 0 0, L_0x555db7d0f160;  alias, 1 drivers
v0x555db6c863e0_0 .net "b", 0 0, L_0x555db7d0f290;  alias, 1 drivers
v0x555db6c86d80_0 .net "cout", 0 0, L_0x555db7d0ed50;  alias, 1 drivers
S_0x555db78151c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7823ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0ee10 .functor XOR 1, L_0x555db7d0fa60, L_0x555db7d0ec90, C4<0>, C4<0>;
L_0x555db7d0ef60 .functor AND 1, L_0x555db7d0fa60, L_0x555db7d0ec90, C4<1>, C4<1>;
v0x555db6c876a0_0 .net "S", 0 0, L_0x555db7d0ee10;  alias, 1 drivers
v0x555db6c88b10_0 .net "a", 0 0, L_0x555db7d0fa60;  alias, 1 drivers
v0x555db6c894b0_0 .net "b", 0 0, L_0x555db7d0ec90;  alias, 1 drivers
v0x555db6c89dd0_0 .net "cout", 0 0, L_0x555db7d0ef60;  alias, 1 drivers
S_0x555db77a8760 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db781ee80;
 .timescale 0 0;
P_0x555db74c8bc0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db77aae90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77a8760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0f610 .functor OR 1, L_0x555db7d0f430, L_0x555db7d0f5a0, C4<0>, C4<0>;
v0x555db6d10fd0_0 .net "S", 0 0, L_0x555db7d0f4a0;  1 drivers
v0x555db6d12670_0 .net "a", 0 0, L_0x555db7d0f6d0;  1 drivers
v0x555db6d12ff0_0 .net "b", 0 0, L_0x555db7d0f890;  1 drivers
v0x555db6d13910_0 .net "cin", 0 0, L_0x555db7d0f060;  alias, 1 drivers
v0x555db6d16b40_0 .net "cout", 0 0, L_0x555db7d0f610;  alias, 1 drivers
v0x555db6d17460_0 .net "cout1", 0 0, L_0x555db7d0f430;  1 drivers
v0x555db6d181c0_0 .net "cout2", 0 0, L_0x555db7d0f5a0;  1 drivers
v0x555db6d18990_0 .net "s1", 0 0, L_0x555db7d0f3c0;  1 drivers
S_0x555db77ad5c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77aae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0f3c0 .functor XOR 1, L_0x555db7d0f6d0, L_0x555db7d0f890, C4<0>, C4<0>;
L_0x555db7d0f430 .functor AND 1, L_0x555db7d0f6d0, L_0x555db7d0f890, C4<1>, C4<1>;
v0x555db6c91360_0 .net "S", 0 0, L_0x555db7d0f3c0;  alias, 1 drivers
v0x555db6c927d0_0 .net "a", 0 0, L_0x555db7d0f6d0;  alias, 1 drivers
v0x555db6c93170_0 .net "b", 0 0, L_0x555db7d0f890;  alias, 1 drivers
v0x555db6c93a90_0 .net "cout", 0 0, L_0x555db7d0f430;  alias, 1 drivers
S_0x555db780b500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77aae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0f4a0 .functor XOR 1, L_0x555db7d0f060, L_0x555db7d0f3c0, C4<0>, C4<0>;
L_0x555db7d0f5a0 .functor AND 1, L_0x555db7d0f060, L_0x555db7d0f3c0, C4<1>, C4<1>;
v0x555db6c94f00_0 .net "S", 0 0, L_0x555db7d0f4a0;  alias, 1 drivers
v0x555db6c958a0_0 .net "a", 0 0, L_0x555db7d0f060;  alias, 1 drivers
v0x555db6c961c0_0 .net "b", 0 0, L_0x555db7d0f3c0;  alias, 1 drivers
v0x555db6d106b0_0 .net "cout", 0 0, L_0x555db7d0f5a0;  alias, 1 drivers
S_0x555db780dc30 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7cfbc60 .functor XOR 1, L_0x555db7cf8700, L_0x555db7cf9ba0, C4<0>, C4<0>;
v0x555db6e22920_0 .net "X", 1 0, L_0x555db7d025f0;  1 drivers
v0x555db6e2be60_0 .net "Y", 1 0, L_0x555db7d026b0;  1 drivers
v0x555db6e2c780_0 .net "Z", 3 0, L_0x555db7d02380;  alias, 1 drivers
v0x555db6e2f380_0 .net *"_ivl_20", 0 0, L_0x555db7cfbc60;  1 drivers
L_0x7f49c55b8378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6e2fca0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55b8378;  1 drivers
L_0x7f49c55b83c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e2d1c0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55b83c0;  1 drivers
L_0x7f49c55b8408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e2d780_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55b8408;  1 drivers
L_0x7f49c55b8450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6e31b60_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55b8450;  1 drivers
v0x555db6e2d410_0 .net "a", 0 0, L_0x555db7cf80c0;  1 drivers
v0x555db6e3aec0_0 .net "a_abs", 0 0, L_0x555db7cf8f80;  1 drivers
v0x555db6e3b7e0_0 .net "b", 0 0, L_0x555db7cf9560;  1 drivers
v0x555db6e3c540_0 .net "b_abs", 0 0, L_0x555db7cfa420;  1 drivers
v0x555db6e3cd10_0 .net "c1", 0 0, L_0x555db7cfcfa0;  1 drivers
v0x555db6e3d6b0_0 .net "c2", 0 0, L_0x555db7cfe150;  1 drivers
v0x555db6e3dfd0_0 .net "c3", 0 0, L_0x555db7d004c0;  1 drivers
v0x555db6e40c00_0 .net "c4", 0 0, L_0x555db7d02560;  1 drivers
v0x555db6e41520_0 .net "neg_a", 0 0, L_0x555db7cf8700;  1 drivers
v0x555db6e42280_0 .net "neg_b", 0 0, L_0x555db7cf9ba0;  1 drivers
v0x555db6e42a50_0 .net "temp", 3 0, L_0x555db7d00390;  1 drivers
v0x555db6e433f0_0 .net "term1", 3 0, L_0x555db7cfe1e0;  1 drivers
v0x555db6e43d10_0 .net "term2", 3 0, L_0x555db7cfe2e0;  1 drivers
v0x555db6e480d0_0 .net "term3", 3 0, L_0x555db7cfe420;  1 drivers
v0x555db6e489f0_0 .net "z0", 1 0, L_0x555db7cf7a60;  1 drivers
v0x555db6e49750_0 .net "z1", 1 0, L_0x555db7cfdf70;  1 drivers
v0x555db6e49f20_0 .net "z1_1", 1 0, L_0x555db7cfbcf0;  1 drivers
v0x555db6e4a8c0_0 .net "z1_2", 1 0, L_0x555db7cfce70;  1 drivers
v0x555db6e4b1e0_0 .net "z1_3", 1 0, L_0x555db7cfa970;  1 drivers
v0x555db6e4c650_0 .net "z1_4", 1 0, L_0x555db7cfbaa0;  1 drivers
v0x555db6e4cff0_0 .net "z2", 1 0, L_0x555db7cf7670;  1 drivers
L_0x555db7cf77b0 .part L_0x555db7d025f0, 1, 1;
L_0x555db7cf78a0 .part L_0x555db7d026b0, 1, 1;
L_0x555db7cf7ba0 .part L_0x555db7d025f0, 0, 1;
L_0x555db7cf7ce0 .part L_0x555db7d026b0, 0, 1;
L_0x555db7cf9020 .part L_0x555db7d025f0, 0, 1;
L_0x555db7cf90c0 .part L_0x555db7d025f0, 1, 1;
L_0x555db7cfa4c0 .part L_0x555db7d026b0, 1, 1;
L_0x555db7cfa560 .part L_0x555db7d026b0, 0, 1;
L_0x555db7cfbcf0 .functor MUXZ 2, L_0x555db7cfa970, L_0x555db7cfbaa0, L_0x555db7cfbc60, C4<>;
L_0x555db7cfe1e0 .concat [ 2 2 0 0], L_0x555db7cf7a60, L_0x7f49c55b8378;
L_0x555db7cfe2e0 .concat [ 1 2 1 0], L_0x7f49c55b8408, L_0x555db7cfdf70, L_0x7f49c55b83c0;
L_0x555db7cfe420 .concat [ 2 2 0 0], L_0x7f49c55b8450, L_0x555db7cf7670;
S_0x555db7810360 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db747d0e0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7cf8450 .functor NOT 1, L_0x555db7cf90c0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b8138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7cf85a0 .functor BUFZ 1, L_0x7f49c55b8138, C4<0>, C4<0>, C4<0>;
L_0x555db7cf8700 .functor NOT 1, L_0x555db7cf8660, C4<0>, C4<0>, C4<0>;
v0x555db6cb12a0_0 .net "D", 0 0, L_0x555db7cf80c0;  alias, 1 drivers
v0x555db6cd7530_0 .net *"_ivl_9", 0 0, L_0x555db7cf85a0;  1 drivers
v0x555db6cd7e50_0 .net "a", 0 0, L_0x555db7cf9020;  1 drivers
v0x555db6cdaa50_0 .net "abs_D", 0 0, L_0x555db7cf8f80;  alias, 1 drivers
v0x555db6cdb370_0 .net "b", 0 0, L_0x555db7cf90c0;  1 drivers
v0x555db6cdcae0_0 .net "b_comp", 0 0, L_0x555db7cf8450;  1 drivers
v0x555db6cd8890_0 .net "carry", 1 0, L_0x555db7cf84e0;  1 drivers
v0x555db6cd8e50_0 .net "cin", 0 0, L_0x7f49c55b8138;  1 drivers
v0x555db6cdd230_0 .net "is_pos", 0 0, L_0x555db7cf8660;  1 drivers
v0x555db6cd8ae0_0 .net "negative", 0 0, L_0x555db7cf8700;  alias, 1 drivers
v0x555db6cd5640_0 .net "twos", 0 0, L_0x555db7cf8b00;  1 drivers
L_0x555db7cf8320 .part L_0x555db7cf84e0, 0, 1;
L_0x555db7cf84e0 .concat8 [ 1 1 0 0], L_0x555db7cf85a0, L_0x555db7cf8290;
L_0x555db7cf8660 .part L_0x555db7cf84e0, 1, 1;
L_0x555db7cf8f80 .functor MUXZ 1, L_0x555db7cf8b00, L_0x555db7cf80c0, L_0x555db7cf8660, C4<>;
S_0x555db7812a90 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7810360;
 .timescale 0 0;
P_0x555db74726e0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db77a6030 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7812a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cf8290 .functor OR 1, L_0x555db7cf7ec0, L_0x555db7cf8200, C4<0>, C4<0>;
v0x555db6cb87a0_0 .net "S", 0 0, L_0x555db7cf80c0;  alias, 1 drivers
v0x555db6cb9500_0 .net "a", 0 0, L_0x555db7cf9020;  alias, 1 drivers
v0x555db6cb9cd0_0 .net "b", 0 0, L_0x555db7cf8450;  alias, 1 drivers
v0x555db6cba670_0 .net "cin", 0 0, L_0x555db7cf8320;  1 drivers
v0x555db6cbaf90_0 .net "cout", 0 0, L_0x555db7cf8290;  1 drivers
v0x555db6cbf350_0 .net "cout1", 0 0, L_0x555db7cf7ec0;  1 drivers
v0x555db6cbfc70_0 .net "cout2", 0 0, L_0x555db7cf8200;  1 drivers
v0x555db6cc11a0_0 .net "s1", 0 0, L_0x555db7cf7e50;  1 drivers
S_0x555db77fc630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77a6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cf7e50 .functor XOR 1, L_0x555db7cf9020, L_0x555db7cf8450, C4<0>, C4<0>;
L_0x555db7cf7ec0 .functor AND 1, L_0x555db7cf9020, L_0x555db7cf8450, C4<1>, C4<1>;
v0x555db6ca4690_0 .net "S", 0 0, L_0x555db7cf7e50;  alias, 1 drivers
v0x555db6cb2140_0 .net "a", 0 0, L_0x555db7cf9020;  alias, 1 drivers
v0x555db6cb2a60_0 .net "b", 0 0, L_0x555db7cf8450;  alias, 1 drivers
v0x555db6cb37c0_0 .net "cout", 0 0, L_0x555db7cf7ec0;  alias, 1 drivers
S_0x555db77fed60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77a6030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cf80c0 .functor XOR 1, L_0x555db7cf8320, L_0x555db7cf7e50, C4<0>, C4<0>;
L_0x555db7cf8200 .functor AND 1, L_0x555db7cf8320, L_0x555db7cf7e50, C4<1>, C4<1>;
v0x555db6cb3f90_0 .net "S", 0 0, L_0x555db7cf80c0;  alias, 1 drivers
v0x555db6cb4930_0 .net "a", 0 0, L_0x555db7cf8320;  alias, 1 drivers
v0x555db6cb5250_0 .net "b", 0 0, L_0x555db7cf7e50;  alias, 1 drivers
v0x555db6cb7e80_0 .net "cout", 0 0, L_0x555db7cf8200;  alias, 1 drivers
S_0x555db7801490 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7810360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7423050 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7cf8810 .functor NOT 1, L_0x555db7cf80c0, C4<0>, C4<0>, C4<0>;
v0x555db6ccf590_0 .net "cout", 0 0, L_0x555db7cf8ea0;  1 drivers
v0x555db6cd0a00_0 .net "i", 0 0, L_0x555db7cf80c0;  alias, 1 drivers
v0x555db6cd13a0_0 .net "o", 0 0, L_0x555db7cf8b00;  alias, 1 drivers
v0x555db6cd1cc0_0 .net "temp2", 0 0, L_0x555db7cf8810;  1 drivers
S_0x555db7803bc0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7801490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7429a30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b80f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7cf8e10 .functor BUFZ 1, L_0x7f49c55b80f0, C4<0>, C4<0>, C4<0>;
L_0x555db7cf8ea0 .functor BUFZ 1, L_0x555db7cf8d60, C4<0>, C4<0>, C4<0>;
v0x555db6ccb3d0_0 .net "S", 0 0, L_0x555db7cf8b00;  alias, 1 drivers
v0x555db6ccbba0_0 .net "a", 0 0, L_0x555db7cf8810;  alias, 1 drivers
L_0x7f49c55b80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ccc540_0 .net "b", 0 0, L_0x7f49c55b80a8;  1 drivers
v0x555db6ccce60 .array "carry", 0 1;
v0x555db6ccce60_0 .net v0x555db6ccce60 0, 0 0, L_0x555db7cf8e10; 1 drivers
v0x555db6ccce60_1 .net v0x555db6ccce60 1, 0 0, L_0x555db7cf8d60; 1 drivers
v0x555db6cce2d0_0 .net "cin", 0 0, L_0x7f49c55b80f0;  1 drivers
v0x555db6ccec70_0 .net "cout", 0 0, L_0x555db7cf8ea0;  alias, 1 drivers
S_0x555db779eaa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7803bc0;
 .timescale 0 0;
P_0x555db748e430 .param/l "i" 0 3 28, +C4<00>;
S_0x555db77a11d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db779eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cf8d60 .functor OR 1, L_0x555db7cf89e0, L_0x555db7cf8c40, C4<0>, C4<0>;
v0x555db6cab760_0 .net "S", 0 0, L_0x555db7cf8b00;  alias, 1 drivers
v0x555db6cac080_0 .net "a", 0 0, L_0x555db7cf8810;  alias, 1 drivers
v0x555db6cacde0_0 .net "b", 0 0, L_0x7f49c55b80a8;  alias, 1 drivers
v0x555db6cad5b0_0 .net "cin", 0 0, L_0x555db7cf8e10;  alias, 1 drivers
v0x555db6cadf50_0 .net "cout", 0 0, L_0x555db7cf8d60;  alias, 1 drivers
v0x555db6cae870_0 .net "cout1", 0 0, L_0x555db7cf89e0;  1 drivers
v0x555db6cc9df0_0 .net "cout2", 0 0, L_0x555db7cf8c40;  1 drivers
v0x555db6cca670_0 .net "s1", 0 0, L_0x555db7cf8930;  1 drivers
S_0x555db77a3900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77a11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cf8930 .functor XOR 1, L_0x555db7cf8810, L_0x7f49c55b80a8, C4<0>, C4<0>;
L_0x555db7cf89e0 .functor AND 1, L_0x555db7cf8810, L_0x7f49c55b80a8, C4<1>, C4<1>;
v0x555db6cc1b40_0 .net "S", 0 0, L_0x555db7cf8930;  alias, 1 drivers
v0x555db6cc2460_0 .net "a", 0 0, L_0x555db7cf8810;  alias, 1 drivers
v0x555db6cc38d0_0 .net "b", 0 0, L_0x7f49c55b80a8;  alias, 1 drivers
v0x555db6cc4270_0 .net "cout", 0 0, L_0x555db7cf89e0;  alias, 1 drivers
S_0x555db77f9f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77a11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cf8b00 .functor XOR 1, L_0x555db7cf8e10, L_0x555db7cf8930, C4<0>, C4<0>;
L_0x555db7cf8c40 .functor AND 1, L_0x555db7cf8e10, L_0x555db7cf8930, C4<1>, C4<1>;
v0x555db6cc4b90_0 .net "S", 0 0, L_0x555db7cf8b00;  alias, 1 drivers
v0x555db6cc6000_0 .net "a", 0 0, L_0x555db7cf8e10;  alias, 1 drivers
v0x555db6cc69a0_0 .net "b", 0 0, L_0x555db7cf8930;  alias, 1 drivers
v0x555db6cc72c0_0 .net "cout", 0 0, L_0x555db7cf8c40;  alias, 1 drivers
S_0x555db77e8cb0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7cf7580 .functor AND 1, L_0x555db7cf77b0, L_0x555db7cf78a0, C4<1>, C4<1>;
v0x555db6cdeb80_0 .net "X", 0 0, L_0x555db7cf77b0;  1 drivers
v0x555db6cdf4a0_0 .net "Y", 0 0, L_0x555db7cf78a0;  1 drivers
v0x555db6ce20a0_0 .net "Z", 1 0, L_0x555db7cf7670;  alias, 1 drivers
L_0x7f49c55b8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ce29c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b8018;  1 drivers
v0x555db6cdfee0_0 .net "z", 0 0, L_0x555db7cf7580;  1 drivers
L_0x555db7cf7670 .concat [ 1 1 0 0], L_0x555db7cf7580, L_0x7f49c55b8018;
S_0x555db77eb3e0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7cf7990 .functor AND 1, L_0x555db7cf7ba0, L_0x555db7cf7ce0, C4<1>, C4<1>;
v0x555db6ce04a0_0 .net "X", 0 0, L_0x555db7cf7ba0;  1 drivers
v0x555db6ce4880_0 .net "Y", 0 0, L_0x555db7cf7ce0;  1 drivers
v0x555db6ce0130_0 .net "Z", 1 0, L_0x555db7cf7a60;  alias, 1 drivers
L_0x7f49c55b8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6cedbe0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b8060;  1 drivers
v0x555db6cee500_0 .net "z", 0 0, L_0x555db7cf7990;  1 drivers
L_0x555db7cf7a60 .concat [ 1 1 0 0], L_0x555db7cf7990, L_0x7f49c55b8060;
S_0x555db77edb10 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db73545e0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7cf98f0 .functor NOT 1, L_0x555db7cfa560, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b8210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7cf9a40 .functor BUFZ 1, L_0x7f49c55b8210, C4<0>, C4<0>, C4<0>;
L_0x555db7cf9ba0 .functor NOT 1, L_0x555db7cf9b00, C4<0>, C4<0>, C4<0>;
v0x555db6d1e520_0 .net "D", 0 0, L_0x555db7cf9560;  alias, 1 drivers
v0x555db6d1fbc0_0 .net *"_ivl_9", 0 0, L_0x555db7cf9a40;  1 drivers
v0x555db6d20540_0 .net "a", 0 0, L_0x555db7cfa4c0;  1 drivers
v0x555db6d20e60_0 .net "abs_D", 0 0, L_0x555db7cfa420;  alias, 1 drivers
v0x555db6d24090_0 .net "b", 0 0, L_0x555db7cfa560;  1 drivers
v0x555db6d249b0_0 .net "b_comp", 0 0, L_0x555db7cf98f0;  1 drivers
v0x555db6d25710_0 .net "carry", 1 0, L_0x555db7cf9980;  1 drivers
v0x555db6d25ee0_0 .net "cin", 0 0, L_0x7f49c55b8210;  1 drivers
v0x555db6d26880_0 .net "is_pos", 0 0, L_0x555db7cf9b00;  1 drivers
v0x555db6d271a0_0 .net "negative", 0 0, L_0x555db7cf9ba0;  alias, 1 drivers
v0x555db6d22560_0 .net "twos", 0 0, L_0x555db7cf9fa0;  1 drivers
L_0x555db7cf97c0 .part L_0x555db7cf9980, 0, 1;
L_0x555db7cf9980 .concat8 [ 1 1 0 0], L_0x555db7cf9a40, L_0x555db7cf9730;
L_0x555db7cf9b00 .part L_0x555db7cf9980, 1, 1;
L_0x555db7cfa420 .functor MUXZ 1, L_0x555db7cf9fa0, L_0x555db7cf9560, L_0x555db7cf9b00, C4<>;
S_0x555db77f0240 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db77edb10;
 .timescale 0 0;
P_0x555db7312830 .param/l "i" 0 3 50, +C4<00>;
S_0x555db77f2970 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db77f0240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cf9730 .functor OR 1, L_0x555db7cf9360, L_0x555db7cf96a0, C4<0>, C4<0>;
v0x555db6cf6a30_0 .net "S", 0 0, L_0x555db7cf9560;  alias, 1 drivers
v0x555db6cfadf0_0 .net "a", 0 0, L_0x555db7cfa4c0;  alias, 1 drivers
v0x555db6cfb710_0 .net "b", 0 0, L_0x555db7cf98f0;  alias, 1 drivers
v0x555db6cfc470_0 .net "cin", 0 0, L_0x555db7cf97c0;  1 drivers
v0x555db6cfcc40_0 .net "cout", 0 0, L_0x555db7cf9730;  1 drivers
v0x555db6cfd5e0_0 .net "cout1", 0 0, L_0x555db7cf9360;  1 drivers
v0x555db6cfdf00_0 .net "cout2", 0 0, L_0x555db7cf96a0;  1 drivers
v0x555db6cff370_0 .net "s1", 0 0, L_0x555db7cf92d0;  1 drivers
S_0x555db77f50a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77f2970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cf92d0 .functor XOR 1, L_0x555db7cfa4c0, L_0x555db7cf98f0, C4<0>, C4<0>;
L_0x555db7cf9360 .functor AND 1, L_0x555db7cfa4c0, L_0x555db7cf98f0, C4<1>, C4<1>;
v0x555db6cefa30_0 .net "S", 0 0, L_0x555db7cf92d0;  alias, 1 drivers
v0x555db6cf03d0_0 .net "a", 0 0, L_0x555db7cfa4c0;  alias, 1 drivers
v0x555db6cf0cf0_0 .net "b", 0 0, L_0x555db7cf98f0;  alias, 1 drivers
v0x555db6cf3920_0 .net "cout", 0 0, L_0x555db7cf9360;  alias, 1 drivers
S_0x555db77f77d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77f2970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cf9560 .functor XOR 1, L_0x555db7cf97c0, L_0x555db7cf92d0, C4<0>, C4<0>;
L_0x555db7cf96a0 .functor AND 1, L_0x555db7cf97c0, L_0x555db7cf92d0, C4<1>, C4<1>;
v0x555db6cf4240_0 .net "S", 0 0, L_0x555db7cf9560;  alias, 1 drivers
v0x555db6cf4fa0_0 .net "a", 0 0, L_0x555db7cf97c0;  alias, 1 drivers
v0x555db6cf5770_0 .net "b", 0 0, L_0x555db7cf92d0;  alias, 1 drivers
v0x555db6cf6110_0 .net "cout", 0 0, L_0x555db7cf96a0;  alias, 1 drivers
S_0x555db77e6580 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db77edb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db72e3bd0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7cf9cb0 .functor NOT 1, L_0x555db7cf9560, C4<0>, C4<0>, C4<0>;
v0x555db6d0ce40_0 .net "cout", 0 0, L_0x555db7cfa340;  1 drivers
v0x555db6d0d760_0 .net "i", 0 0, L_0x555db7cf9560;  alias, 1 drivers
v0x555db6cecd40_0 .net "o", 0 0, L_0x555db7cf9fa0;  alias, 1 drivers
v0x555db6d1dc00_0 .net "temp2", 0 0, L_0x555db7cf9cb0;  1 drivers
S_0x555db77ce030 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db77e6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72c01d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b81c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7cfa2b0 .functor BUFZ 1, L_0x7f49c55b81c8, C4<0>, C4<0>, C4<0>;
L_0x555db7cfa340 .functor BUFZ 1, L_0x555db7cfa200, C4<0>, C4<0>, C4<0>;
v0x555db6d07fe0_0 .net "S", 0 0, L_0x555db7cf9fa0;  alias, 1 drivers
v0x555db6d08900_0 .net "a", 0 0, L_0x555db7cf9cb0;  alias, 1 drivers
L_0x7f49c55b8180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6d09d70_0 .net "b", 0 0, L_0x7f49c55b8180;  1 drivers
v0x555db6d0a710 .array "carry", 0 1;
v0x555db6d0a710_0 .net v0x555db6d0a710 0, 0 0, L_0x555db7cfa2b0; 1 drivers
v0x555db6d0a710_1 .net v0x555db6d0a710 1, 0 0, L_0x555db7cfa200; 1 drivers
v0x555db6d0b030_0 .net "cin", 0 0, L_0x7f49c55b81c8;  1 drivers
v0x555db6d0c4a0_0 .net "cout", 0 0, L_0x555db7cfa340;  alias, 1 drivers
S_0x555db77d0760 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db77ce030;
 .timescale 0 0;
P_0x555db72a94e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db77d2e90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77d0760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfa200 .functor OR 1, L_0x555db7cf9e80, L_0x555db7cfa0e0, C4<0>, C4<0>;
v0x555db6ce9050_0 .net "S", 0 0, L_0x555db7cf9fa0;  alias, 1 drivers
v0x555db6ce99f0_0 .net "a", 0 0, L_0x555db7cf9cb0;  alias, 1 drivers
v0x555db6cea310_0 .net "b", 0 0, L_0x7f49c55b8180;  alias, 1 drivers
v0x555db6cec470_0 .net "cin", 0 0, L_0x555db7cfa2b0;  alias, 1 drivers
v0x555db6d05890_0 .net "cout", 0 0, L_0x555db7cfa200;  alias, 1 drivers
v0x555db6d06110_0 .net "cout1", 0 0, L_0x555db7cf9e80;  1 drivers
v0x555db6d06e70_0 .net "cout2", 0 0, L_0x555db7cfa0e0;  1 drivers
v0x555db6d07640_0 .net "s1", 0 0, L_0x555db7cf9dd0;  1 drivers
S_0x555db77d55c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77d2e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cf9dd0 .functor XOR 1, L_0x555db7cf9cb0, L_0x7f49c55b8180, C4<0>, C4<0>;
L_0x555db7cf9e80 .functor AND 1, L_0x555db7cf9cb0, L_0x7f49c55b8180, C4<1>, C4<1>;
v0x555db6cffd10_0 .net "S", 0 0, L_0x555db7cf9dd0;  alias, 1 drivers
v0x555db6d00630_0 .net "a", 0 0, L_0x555db7cf9cb0;  alias, 1 drivers
v0x555db6d01aa0_0 .net "b", 0 0, L_0x7f49c55b8180;  alias, 1 drivers
v0x555db6d02440_0 .net "cout", 0 0, L_0x555db7cf9e80;  alias, 1 drivers
S_0x555db77d7cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77d2e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cf9fa0 .functor XOR 1, L_0x555db7cfa2b0, L_0x555db7cf9dd0, C4<0>, C4<0>;
L_0x555db7cfa0e0 .functor AND 1, L_0x555db7cfa2b0, L_0x555db7cf9dd0, C4<1>, C4<1>;
v0x555db6d02d60_0 .net "S", 0 0, L_0x555db7cf9fa0;  alias, 1 drivers
v0x555db6ce7200_0 .net "a", 0 0, L_0x555db7cfa2b0;  alias, 1 drivers
v0x555db6ce7b20_0 .net "b", 0 0, L_0x555db7cf9dd0;  alias, 1 drivers
v0x555db6ce8880_0 .net "cout", 0 0, L_0x555db7cfa0e0;  alias, 1 drivers
S_0x555db77da420 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7cfa730 .functor AND 1, L_0x555db7cf8f80, L_0x555db7cfa420, C4<1>, C4<1>;
v0x555db6d29880_0 .net "X", 0 0, L_0x555db7cf8f80;  alias, 1 drivers
v0x555db6d2da10_0 .net "Y", 0 0, L_0x555db7cfa420;  alias, 1 drivers
v0x555db6d2e330_0 .net "Z", 1 0, L_0x555db7cfa970;  alias, 1 drivers
L_0x7f49c55b8258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6d30f30_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b8258;  1 drivers
v0x555db6d31850_0 .net "z", 0 0, L_0x555db7cfa730;  1 drivers
L_0x555db7cfa970 .concat [ 1 1 0 0], L_0x555db7cfa730, L_0x7f49c55b8258;
S_0x555db77e3e50 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7269cf0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b8330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7cfcf10 .functor BUFZ 1, L_0x7f49c55b8330, C4<0>, C4<0>, C4<0>;
L_0x555db7cfcfa0 .functor BUFZ 1, L_0x555db7cfcb60, C4<0>, C4<0>, C4<0>;
v0x555db6d55850_0 .net "S", 1 0, L_0x555db7cfce70;  alias, 1 drivers
v0x555db6d561f0_0 .net "a", 1 0, L_0x555db7cf7a60;  alias, 1 drivers
v0x555db6d56b10_0 .net "b", 1 0, L_0x555db7cf7670;  alias, 1 drivers
v0x555db6d57f80 .array "carry", 0 2;
v0x555db6d57f80_0 .net v0x555db6d57f80 0, 0 0, L_0x555db7cfcf10; 1 drivers
v0x555db6d57f80_1 .net v0x555db6d57f80 1, 0 0, L_0x555db7cfc370; 1 drivers
v0x555db6d57f80_2 .net v0x555db6d57f80 2, 0 0, L_0x555db7cfcb60; 1 drivers
v0x555db6d58920_0 .net "cin", 0 0, L_0x7f49c55b8330;  1 drivers
v0x555db6d59240_0 .net "cout", 0 0, L_0x555db7cfcfa0;  alias, 1 drivers
L_0x555db7cfc4b0 .part L_0x555db7cf7a60, 0, 1;
L_0x555db7cfc690 .part L_0x555db7cf7670, 0, 1;
L_0x555db7cfcc10 .part L_0x555db7cf7a60, 1, 1;
L_0x555db7cfcd40 .part L_0x555db7cf7670, 1, 1;
L_0x555db7cfce70 .concat8 [ 1 1 0 0], L_0x555db7cfc0c0, L_0x555db7cfc990;
S_0x555db77cb900 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db77e3e50;
 .timescale 0 0;
P_0x555db7253000 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6948a40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77cb900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfc370 .functor OR 1, L_0x555db7cfbfe0, L_0x555db7cfc250, C4<0>, C4<0>;
v0x555db6d38580_0 .net "S", 0 0, L_0x555db7cfc0c0;  1 drivers
v0x555db6d38ea0_0 .net "a", 0 0, L_0x555db7cfc4b0;  1 drivers
v0x555db6d363c0_0 .net "b", 0 0, L_0x555db7cfc690;  1 drivers
v0x555db6d36980_0 .net "cin", 0 0, L_0x555db7cfcf10;  alias, 1 drivers
v0x555db6d3ad60_0 .net "cout", 0 0, L_0x555db7cfc370;  alias, 1 drivers
v0x555db6d36610_0 .net "cout1", 0 0, L_0x555db7cfbfe0;  1 drivers
v0x555db6d440c0_0 .net "cout2", 0 0, L_0x555db7cfc250;  1 drivers
v0x555db6d449e0_0 .net "s1", 0 0, L_0x555db7cfbee0;  1 drivers
S_0x555db77b61a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6948a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfbee0 .functor XOR 1, L_0x555db7cfc4b0, L_0x555db7cfc690, C4<0>, C4<0>;
L_0x555db7cfbfe0 .functor AND 1, L_0x555db7cfc4b0, L_0x555db7cfc690, C4<1>, C4<1>;
v0x555db6d32fc0_0 .net "S", 0 0, L_0x555db7cfbee0;  alias, 1 drivers
v0x555db6d2ed70_0 .net "a", 0 0, L_0x555db7cfc4b0;  alias, 1 drivers
v0x555db6d2f330_0 .net "b", 0 0, L_0x555db7cfc690;  alias, 1 drivers
v0x555db6d33710_0 .net "cout", 0 0, L_0x555db7cfbfe0;  alias, 1 drivers
S_0x555db77b88d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6948a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfc0c0 .functor XOR 1, L_0x555db7cfcf10, L_0x555db7cfbee0, C4<0>, C4<0>;
L_0x555db7cfc250 .functor AND 1, L_0x555db7cfcf10, L_0x555db7cfbee0, C4<1>, C4<1>;
v0x555db6d2efc0_0 .net "S", 0 0, L_0x555db7cfc0c0;  alias, 1 drivers
v0x555db6d2bb20_0 .net "a", 0 0, L_0x555db7cfcf10;  alias, 1 drivers
v0x555db6d35060_0 .net "b", 0 0, L_0x555db7cfbee0;  alias, 1 drivers
v0x555db6d35980_0 .net "cout", 0 0, L_0x555db7cfc250;  alias, 1 drivers
S_0x555db77bb000 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db77e3e50;
 .timescale 0 0;
P_0x555db7221040 .param/l "i" 0 3 28, +C4<01>;
S_0x555db77bd730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77bb000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfcb60 .functor OR 1, L_0x555db7cfc900, L_0x555db7cfcad0, C4<0>, C4<0>;
v0x555db6d4c5f0_0 .net "S", 0 0, L_0x555db7cfc990;  1 drivers
v0x555db6d4cf10_0 .net "a", 0 0, L_0x555db7cfcc10;  1 drivers
v0x555db6d512d0_0 .net "b", 0 0, L_0x555db7cfcd40;  1 drivers
v0x555db6d51bf0_0 .net "cin", 0 0, L_0x555db7cfc370;  alias, 1 drivers
v0x555db6d52950_0 .net "cout", 0 0, L_0x555db7cfcb60;  alias, 1 drivers
v0x555db6d53120_0 .net "cout1", 0 0, L_0x555db7cfc900;  1 drivers
v0x555db6d53ac0_0 .net "cout2", 0 0, L_0x555db7cfcad0;  1 drivers
v0x555db6d543e0_0 .net "s1", 0 0, L_0x555db7cfc850;  1 drivers
S_0x555db77bfe60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77bd730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfc850 .functor XOR 1, L_0x555db7cfcc10, L_0x555db7cfcd40, C4<0>, C4<0>;
L_0x555db7cfc900 .functor AND 1, L_0x555db7cfcc10, L_0x555db7cfcd40, C4<1>, C4<1>;
v0x555db6d45740_0 .net "S", 0 0, L_0x555db7cfc850;  alias, 1 drivers
v0x555db6d45f10_0 .net "a", 0 0, L_0x555db7cfcc10;  alias, 1 drivers
v0x555db6d468b0_0 .net "b", 0 0, L_0x555db7cfcd40;  alias, 1 drivers
v0x555db6d471d0_0 .net "cout", 0 0, L_0x555db7cfc900;  alias, 1 drivers
S_0x555db77c2590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77bd730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfc990 .functor XOR 1, L_0x555db7cfc370, L_0x555db7cfc850, C4<0>, C4<0>;
L_0x555db7cfcad0 .functor AND 1, L_0x555db7cfc370, L_0x555db7cfc850, C4<1>, C4<1>;
v0x555db6d49e00_0 .net "S", 0 0, L_0x555db7cfc990;  alias, 1 drivers
v0x555db6d4a720_0 .net "a", 0 0, L_0x555db7cfc370;  alias, 1 drivers
v0x555db6d4b480_0 .net "b", 0 0, L_0x555db7cfc850;  alias, 1 drivers
v0x555db6d4bc50_0 .net "cout", 0 0, L_0x555db7cfcad0;  alias, 1 drivers
S_0x555db6948600 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db71fc2f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7cfe010 .functor BUFZ 1, L_0x555db7cfcfa0, C4<0>, C4<0>, C4<0>;
L_0x555db7cfe150 .functor BUFZ 1, L_0x555db7cfdbd0, C4<0>, C4<0>, C4<0>;
v0x555db6d80ab0_0 .net "S", 1 0, L_0x555db7cfdf70;  alias, 1 drivers
v0x555db6d813d0_0 .net "a", 1 0, L_0x555db7cfce70;  alias, 1 drivers
v0x555db6d82130_0 .net "b", 1 0, L_0x555db7cfbcf0;  alias, 1 drivers
v0x555db6d82900 .array "carry", 0 2;
v0x555db6d82900_0 .net v0x555db6d82900 0, 0 0, L_0x555db7cfe010; 1 drivers
v0x555db6d82900_1 .net v0x555db6d82900 1, 0 0, L_0x555db7cfd470; 1 drivers
v0x555db6d82900_2 .net v0x555db6d82900 2, 0 0, L_0x555db7cfdbd0; 1 drivers
v0x555db6d832a0_0 .net "cin", 0 0, L_0x555db7cfcfa0;  alias, 1 drivers
v0x555db6d83bc0_0 .net "cout", 0 0, L_0x555db7cfe150;  alias, 1 drivers
L_0x555db7cfd5b0 .part L_0x555db7cfce70, 0, 1;
L_0x555db7cfd790 .part L_0x555db7cfbcf0, 0, 1;
L_0x555db7cfdc80 .part L_0x555db7cfce70, 1, 1;
L_0x555db7cfddb0 .part L_0x555db7cfbcf0, 1, 1;
L_0x555db7cfdf70 .concat8 [ 1 1 0 0], L_0x555db7cfd1c0, L_0x555db7cfda00;
S_0x555db778c280 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6948600;
 .timescale 0 0;
P_0x555db7188b80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db778e9b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db778c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfd470 .functor OR 1, L_0x555db7cfd0e0, L_0x555db7cfd350, C4<0>, C4<0>;
v0x555db6d5c5f0_0 .net "S", 0 0, L_0x555db7cfd1c0;  1 drivers
v0x555db6d5d350_0 .net "a", 0 0, L_0x555db7cfd5b0;  1 drivers
v0x555db6d5db20_0 .net "b", 0 0, L_0x555db7cfd790;  1 drivers
v0x555db6d5e4c0_0 .net "cin", 0 0, L_0x555db7cfe010;  alias, 1 drivers
v0x555db6d5ede0_0 .net "cout", 0 0, L_0x555db7cfd470;  alias, 1 drivers
v0x555db6d60250_0 .net "cout1", 0 0, L_0x555db7cfd0e0;  1 drivers
v0x555db6d60bf0_0 .net "cout2", 0 0, L_0x555db7cfd350;  1 drivers
v0x555db6d61510_0 .net "s1", 0 0, L_0x555db7cfd030;  1 drivers
S_0x555db77910e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db778e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfd030 .functor XOR 1, L_0x555db7cfd5b0, L_0x555db7cfd790, C4<0>, C4<0>;
L_0x555db7cfd0e0 .functor AND 1, L_0x555db7cfd5b0, L_0x555db7cfd790, C4<1>, C4<1>;
v0x555db6d3d6e0_0 .net "S", 0 0, L_0x555db7cfd030;  alias, 1 drivers
v0x555db6d3e000_0 .net "a", 0 0, L_0x555db7cfd5b0;  alias, 1 drivers
v0x555db6d3ed60_0 .net "b", 0 0, L_0x555db7cfd790;  alias, 1 drivers
v0x555db6d3f530_0 .net "cout", 0 0, L_0x555db7cfd0e0;  alias, 1 drivers
S_0x555db7793810 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db778e9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfd1c0 .functor XOR 1, L_0x555db7cfe010, L_0x555db7cfd030, C4<0>, C4<0>;
L_0x555db7cfd350 .functor AND 1, L_0x555db7cfe010, L_0x555db7cfd030, C4<1>, C4<1>;
v0x555db6d3fed0_0 .net "S", 0 0, L_0x555db7cfd1c0;  alias, 1 drivers
v0x555db6d407f0_0 .net "a", 0 0, L_0x555db7cfe010;  alias, 1 drivers
v0x555db6d42950_0 .net "b", 0 0, L_0x555db7cfd030;  alias, 1 drivers
v0x555db6d5bd70_0 .net "cout", 0 0, L_0x555db7cfd350;  alias, 1 drivers
S_0x555db7795f40 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6948600;
 .timescale 0 0;
P_0x555db717d8f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db76e7350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7795f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfdbd0 .functor OR 1, L_0x555db7cfd970, L_0x555db7cfdb40, C4<0>, C4<0>;
v0x555db6d774c0_0 .net "S", 0 0, L_0x555db7cfda00;  1 drivers
v0x555db6d77de0_0 .net "a", 0 0, L_0x555db7cfdc80;  1 drivers
v0x555db6d79250_0 .net "b", 0 0, L_0x555db7cfddb0;  1 drivers
v0x555db6d79bf0_0 .net "cin", 0 0, L_0x555db7cfd470;  alias, 1 drivers
v0x555db6d7a510_0 .net "cout", 0 0, L_0x555db7cfdbd0;  alias, 1 drivers
v0x555db6d7b980_0 .net "cout1", 0 0, L_0x555db7cfd970;  1 drivers
v0x555db6d7c320_0 .net "cout2", 0 0, L_0x555db7cfdb40;  1 drivers
v0x555db6d7cc40_0 .net "s1", 0 0, L_0x555db7cfd8c0;  1 drivers
S_0x555db76f23a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76e7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfd8c0 .functor XOR 1, L_0x555db7cfdc80, L_0x555db7cfddb0, C4<0>, C4<0>;
L_0x555db7cfd970 .functor AND 1, L_0x555db7cfdc80, L_0x555db7cfddb0, C4<1>, C4<1>;
v0x555db6d62980_0 .net "S", 0 0, L_0x555db7cfd8c0;  alias, 1 drivers
v0x555db6d63320_0 .net "a", 0 0, L_0x555db7cfdc80;  alias, 1 drivers
v0x555db6d63c40_0 .net "b", 0 0, L_0x555db7cfddb0;  alias, 1 drivers
v0x555db6d43220_0 .net "cout", 0 0, L_0x555db7cfd970;  alias, 1 drivers
S_0x555db7789b50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76e7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfda00 .functor XOR 1, L_0x555db7cfd470, L_0x555db7cfd8c0, C4<0>, C4<0>;
L_0x555db7cfdb40 .functor AND 1, L_0x555db7cfd470, L_0x555db7cfd8c0, C4<1>, C4<1>;
v0x555db6d74cd0_0 .net "S", 0 0, L_0x555db7cfda00;  alias, 1 drivers
v0x555db6d755f0_0 .net "a", 0 0, L_0x555db7cfd470;  alias, 1 drivers
v0x555db6d76350_0 .net "b", 0 0, L_0x555db7cfd8c0;  alias, 1 drivers
v0x555db6d76b20_0 .net "cout", 0 0, L_0x555db7cfdb40;  alias, 1 drivers
S_0x555db777cd60 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7165ce0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55b8498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d00430 .functor BUFZ 1, L_0x7f49c55b8498, C4<0>, C4<0>, C4<0>;
L_0x555db7d004c0 .functor BUFZ 1, L_0x555db7cfffe0, C4<0>, C4<0>, C4<0>;
v0x555db6daf440_0 .net "S", 3 0, L_0x555db7d00390;  alias, 1 drivers
v0x555db6dafde0_0 .net "a", 3 0, L_0x555db7cfe1e0;  alias, 1 drivers
v0x555db6db0700_0 .net "b", 3 0, L_0x555db7cfe2e0;  alias, 1 drivers
v0x555db6db1b70 .array "carry", 0 4;
v0x555db6db1b70_0 .net v0x555db6db1b70 0, 0 0, L_0x555db7d00430; 1 drivers
v0x555db6db1b70_1 .net v0x555db6db1b70 1, 0 0, L_0x555db7cfea70; 1 drivers
v0x555db6db1b70_2 .net v0x555db6db1b70 2, 0 0, L_0x555db7cff140; 1 drivers
v0x555db6db1b70_3 .net v0x555db6db1b70 3, 0 0, L_0x555db7cff8f0; 1 drivers
v0x555db6db1b70_4 .net v0x555db6db1b70 4, 0 0, L_0x555db7cfffe0; 1 drivers
v0x555db6db2510_0 .net "cin", 0 0, L_0x7f49c55b8498;  1 drivers
v0x555db6db2e30_0 .net "cout", 0 0, L_0x555db7d004c0;  alias, 1 drivers
L_0x555db7cfebb0 .part L_0x555db7cfe1e0, 0, 1;
L_0x555db7cfed00 .part L_0x555db7cfe2e0, 0, 1;
L_0x555db7cff280 .part L_0x555db7cfe1e0, 1, 1;
L_0x555db7cff440 .part L_0x555db7cfe2e0, 1, 1;
L_0x555db7cffa30 .part L_0x555db7cfe1e0, 2, 1;
L_0x555db7cffb60 .part L_0x555db7cfe2e0, 2, 1;
L_0x555db7d000e0 .part L_0x555db7cfe1e0, 3, 1;
L_0x555db7d00210 .part L_0x555db7cfe2e0, 3, 1;
L_0x555db7d00390 .concat8 [ 1 1 1 1], L_0x555db7cfe7c0, L_0x555db7cfef70, L_0x555db7cff720, L_0x555db7cffe10;
S_0x555db777f490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db777cd60;
 .timescale 0 0;
P_0x555db7145cb0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7781bc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db777f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfea70 .functor OR 1, L_0x555db7cfe6e0, L_0x555db7cfe950, C4<0>, C4<0>;
v0x555db6d8b150_0 .net "S", 0 0, L_0x555db7cfe7c0;  1 drivers
v0x555db6d8f5b0_0 .net "a", 0 0, L_0x555db7cfebb0;  1 drivers
v0x555db6d8fed0_0 .net "b", 0 0, L_0x555db7cfed00;  1 drivers
v0x555db6d90c30_0 .net "cin", 0 0, L_0x555db7d00430;  alias, 1 drivers
v0x555db6d91400_0 .net "cout", 0 0, L_0x555db7cfea70;  alias, 1 drivers
v0x555db6d91da0_0 .net "cout1", 0 0, L_0x555db7cfe6e0;  1 drivers
v0x555db6d926c0_0 .net "cout2", 0 0, L_0x555db7cfe950;  1 drivers
v0x555db6d93b30_0 .net "s1", 0 0, L_0x555db7cfe5d0;  1 drivers
S_0x555db774d180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7781bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfe5d0 .functor XOR 1, L_0x555db7cfebb0, L_0x555db7cfed00, C4<0>, C4<0>;
L_0x555db7cfe6e0 .functor AND 1, L_0x555db7cfebb0, L_0x555db7cfed00, C4<1>, C4<1>;
v0x555db6d85030_0 .net "S", 0 0, L_0x555db7cfe5d0;  alias, 1 drivers
v0x555db6d859d0_0 .net "a", 0 0, L_0x555db7cfebb0;  alias, 1 drivers
v0x555db6d862f0_0 .net "b", 0 0, L_0x555db7cfed00;  alias, 1 drivers
v0x555db6d87760_0 .net "cout", 0 0, L_0x555db7cfe6e0;  alias, 1 drivers
S_0x555db774f8b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7781bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfe7c0 .functor XOR 1, L_0x555db7d00430, L_0x555db7cfe5d0, C4<0>, C4<0>;
L_0x555db7cfe950 .functor AND 1, L_0x555db7d00430, L_0x555db7cfe5d0, C4<1>, C4<1>;
v0x555db6d88100_0 .net "S", 0 0, L_0x555db7cfe7c0;  alias, 1 drivers
v0x555db6d88a20_0 .net "a", 0 0, L_0x555db7d00430;  alias, 1 drivers
v0x555db6d89e90_0 .net "b", 0 0, L_0x555db7cfe5d0;  alias, 1 drivers
v0x555db6d8a830_0 .net "cout", 0 0, L_0x555db7cfe950;  alias, 1 drivers
S_0x555db7751fe0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db777cd60;
 .timescale 0 0;
P_0x555db710f800 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7754710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7751fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cff140 .functor OR 1, L_0x555db7cfeee0, L_0x555db7cff0b0, C4<0>, C4<0>;
v0x555db6d9b0c0_0 .net "S", 0 0, L_0x555db7cfef70;  1 drivers
v0x555db6d9ba60_0 .net "a", 0 0, L_0x555db7cff280;  1 drivers
v0x555db6d9c380_0 .net "b", 0 0, L_0x555db7cff440;  1 drivers
v0x555db6d9d7f0_0 .net "cin", 0 0, L_0x555db7cfea70;  alias, 1 drivers
v0x555db6d9e190_0 .net "cout", 0 0, L_0x555db7cff140;  alias, 1 drivers
v0x555db6d9eab0_0 .net "cout1", 0 0, L_0x555db7cfeee0;  1 drivers
v0x555db6d9ff20_0 .net "cout2", 0 0, L_0x555db7cff0b0;  1 drivers
v0x555db6da08c0_0 .net "s1", 0 0, L_0x555db7cfee30;  1 drivers
S_0x555db777a630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7754710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfee30 .functor XOR 1, L_0x555db7cff280, L_0x555db7cff440, C4<0>, C4<0>;
L_0x555db7cfeee0 .functor AND 1, L_0x555db7cff280, L_0x555db7cff440, C4<1>, C4<1>;
v0x555db6d944d0_0 .net "S", 0 0, L_0x555db7cfee30;  alias, 1 drivers
v0x555db6d94df0_0 .net "a", 0 0, L_0x555db7cff280;  alias, 1 drivers
v0x555db6d96260_0 .net "b", 0 0, L_0x555db7cff440;  alias, 1 drivers
v0x555db6d96c00_0 .net "cout", 0 0, L_0x555db7cfeee0;  alias, 1 drivers
S_0x555db775fd50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7754710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfef70 .functor XOR 1, L_0x555db7cfea70, L_0x555db7cfee30, C4<0>, C4<0>;
L_0x555db7cff0b0 .functor AND 1, L_0x555db7cfea70, L_0x555db7cfee30, C4<1>, C4<1>;
v0x555db6d97520_0 .net "S", 0 0, L_0x555db7cfef70;  alias, 1 drivers
v0x555db6d98990_0 .net "a", 0 0, L_0x555db7cfea70;  alias, 1 drivers
v0x555db6d99330_0 .net "b", 0 0, L_0x555db7cfee30;  alias, 1 drivers
v0x555db6d99c50_0 .net "cout", 0 0, L_0x555db7cff0b0;  alias, 1 drivers
S_0x555db7766cd0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db777cd60;
 .timescale 0 0;
P_0x555db70d9aa0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7769400 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7766cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cff8f0 .functor OR 1, L_0x555db7cff690, L_0x555db7cff860, C4<0>, C4<0>;
v0x555db6d6be80_0 .net "S", 0 0, L_0x555db7cff720;  1 drivers
v0x555db6d6c7a0_0 .net "a", 0 0, L_0x555db7cffa30;  1 drivers
v0x555db6d6dc10_0 .net "b", 0 0, L_0x555db7cffb60;  1 drivers
v0x555db6d6e5b0_0 .net "cin", 0 0, L_0x555db7cff140;  alias, 1 drivers
v0x555db6d6eed0_0 .net "cout", 0 0, L_0x555db7cff8f0;  alias, 1 drivers
v0x555db6d70340_0 .net "cout1", 0 0, L_0x555db7cff690;  1 drivers
v0x555db6d70ce0_0 .net "cout2", 0 0, L_0x555db7cff860;  1 drivers
v0x555db6d71600_0 .net "s1", 0 0, L_0x555db7cff600;  1 drivers
S_0x555db776bb30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7769400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cff600 .functor XOR 1, L_0x555db7cffa30, L_0x555db7cffb60, C4<0>, C4<0>;
L_0x555db7cff690 .functor AND 1, L_0x555db7cffa30, L_0x555db7cffb60, C4<1>, C4<1>;
v0x555db6da11e0_0 .net "S", 0 0, L_0x555db7cff600;  alias, 1 drivers
v0x555db6d66f60_0 .net "a", 0 0, L_0x555db7cffa30;  alias, 1 drivers
v0x555db6d67880_0 .net "b", 0 0, L_0x555db7cffb60;  alias, 1 drivers
v0x555db6d685e0_0 .net "cout", 0 0, L_0x555db7cff690;  alias, 1 drivers
S_0x555db776e260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7769400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cff720 .functor XOR 1, L_0x555db7cff140, L_0x555db7cff600, C4<0>, C4<0>;
L_0x555db7cff860 .functor AND 1, L_0x555db7cff140, L_0x555db7cff600, C4<1>, C4<1>;
v0x555db6d68db0_0 .net "S", 0 0, L_0x555db7cff720;  alias, 1 drivers
v0x555db6d69750_0 .net "a", 0 0, L_0x555db7cff140;  alias, 1 drivers
v0x555db6d6a070_0 .net "b", 0 0, L_0x555db7cff600;  alias, 1 drivers
v0x555db6d6b4e0_0 .net "cout", 0 0, L_0x555db7cff860;  alias, 1 drivers
S_0x555db77757d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db777cd60;
 .timescale 0 0;
P_0x555db70697e0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7777f00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77757d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfffe0 .functor OR 1, L_0x555db7cffd80, L_0x555db7cfff50, C4<0>, C4<0>;
v0x555db6da8850_0 .net "S", 0 0, L_0x555db7cffe10;  1 drivers
v0x555db6da9170_0 .net "a", 0 0, L_0x555db7d000e0;  1 drivers
v0x555db6daa5e0_0 .net "b", 0 0, L_0x555db7d00210;  1 drivers
v0x555db6daaf80_0 .net "cin", 0 0, L_0x555db7cff8f0;  alias, 1 drivers
v0x555db6dab8a0_0 .net "cout", 0 0, L_0x555db7cfffe0;  alias, 1 drivers
v0x555db6dacd10_0 .net "cout1", 0 0, L_0x555db7cffd80;  1 drivers
v0x555db6dad6b0_0 .net "cout2", 0 0, L_0x555db7cfff50;  1 drivers
v0x555db6dadfd0_0 .net "s1", 0 0, L_0x555db7cffcd0;  1 drivers
S_0x555db775d620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7777f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cffcd0 .functor XOR 1, L_0x555db7d000e0, L_0x555db7d00210, C4<0>, C4<0>;
L_0x555db7cffd80 .functor AND 1, L_0x555db7d000e0, L_0x555db7d00210, C4<1>, C4<1>;
v0x555db6d736d0_0 .net "S", 0 0, L_0x555db7cffcd0;  alias, 1 drivers
v0x555db6da3bb0_0 .net "a", 0 0, L_0x555db7d000e0;  alias, 1 drivers
v0x555db6da4390_0 .net "b", 0 0, L_0x555db7d00210;  alias, 1 drivers
v0x555db6da4fb0_0 .net "cout", 0 0, L_0x555db7cffd80;  alias, 1 drivers
S_0x555db7739c20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7777f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cffe10 .functor XOR 1, L_0x555db7cff8f0, L_0x555db7cffcd0, C4<0>, C4<0>;
L_0x555db7cfff50 .functor AND 1, L_0x555db7cff8f0, L_0x555db7cffcd0, C4<1>, C4<1>;
v0x555db6da5780_0 .net "S", 0 0, L_0x555db7cffe10;  alias, 1 drivers
v0x555db6da6120_0 .net "a", 0 0, L_0x555db7cff8f0;  alias, 1 drivers
v0x555db6da6a40_0 .net "b", 0 0, L_0x555db7cffcd0;  alias, 1 drivers
v0x555db6da7eb0_0 .net "cout", 0 0, L_0x555db7cfff50;  alias, 1 drivers
S_0x555db773c350 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6d24130 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7cfaa30 .functor NOT 2, L_0x555db7cfa970, C4<00>, C4<00>, C4<00>;
v0x555db6e66610_0 .net "cout", 0 0, L_0x555db7cfbbd0;  1 drivers
v0x555db6e66f30_0 .net "i", 1 0, L_0x555db7cfa970;  alias, 1 drivers
v0x555db6e69000_0 .net "o", 1 0, L_0x555db7cfbaa0;  alias, 1 drivers
v0x555db6e622f0_0 .net "temp2", 1 0, L_0x555db7cfaa30;  1 drivers
S_0x555db7723900 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db773c350;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db703ff60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b82e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7cfbb40 .functor BUFZ 1, L_0x7f49c55b82e8, C4<0>, C4<0>, C4<0>;
L_0x555db7cfbbd0 .functor BUFZ 1, L_0x555db7cfb6b0, C4<0>, C4<0>, C4<0>;
v0x555db6e602d0_0 .net "S", 1 0, L_0x555db7cfbaa0;  alias, 1 drivers
v0x555db6e60bf0_0 .net "a", 1 0, L_0x555db7cfaa30;  alias, 1 drivers
L_0x7f49c55b82a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6e63e20_0 .net "b", 1 0, L_0x7f49c55b82a0;  1 drivers
v0x555db6e64740 .array "carry", 0 2;
v0x555db6e64740_0 .net v0x555db6e64740 0, 0 0, L_0x555db7cfbb40; 1 drivers
v0x555db6e64740_1 .net v0x555db6e64740 1, 0 0, L_0x555db7cfb000; 1 drivers
v0x555db6e64740_2 .net v0x555db6e64740 2, 0 0, L_0x555db7cfb6b0; 1 drivers
v0x555db6e654a0_0 .net "cin", 0 0, L_0x7f49c55b82e8;  1 drivers
v0x555db6e65c70_0 .net "cout", 0 0, L_0x555db7cfbbd0;  alias, 1 drivers
L_0x555db7cfb140 .part L_0x555db7cfaa30, 0, 1;
L_0x555db7cfb290 .part L_0x7f49c55b82a0, 0, 1;
L_0x555db7cfb7b0 .part L_0x555db7cfaa30, 1, 1;
L_0x555db7cfb970 .part L_0x7f49c55b82a0, 1, 1;
L_0x555db7cfbaa0 .concat8 [ 1 1 0 0], L_0x555db7cfad50, L_0x555db7cfb4e0;
S_0x555db7741ef0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7723900;
 .timescale 0 0;
P_0x555db7046940 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7744620 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7741ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfb000 .functor OR 1, L_0x555db7cfac70, L_0x555db7cfaee0, C4<0>, C4<0>;
v0x555db6dd3cc0_0 .net "S", 0 0, L_0x555db7cfad50;  1 drivers
v0x555db6dd4640_0 .net "a", 0 0, L_0x555db7cfb140;  1 drivers
v0x555db6dd4f60_0 .net "b", 0 0, L_0x555db7cfb290;  1 drivers
v0x555db6dd6540_0 .net "cin", 0 0, L_0x555db7cfbb40;  alias, 1 drivers
v0x555db6dd6ec0_0 .net "cout", 0 0, L_0x555db7cfb000;  alias, 1 drivers
v0x555db6dd77e0_0 .net "cout1", 0 0, L_0x555db7cfac70;  1 drivers
v0x555db6dda770_0 .net "cout2", 0 0, L_0x555db7cfaee0;  1 drivers
v0x555db6ddaff0_0 .net "s1", 0 0, L_0x555db7cfab70;  1 drivers
S_0x555db7746d50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7744620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfab70 .functor XOR 1, L_0x555db7cfb140, L_0x555db7cfb290, C4<0>, C4<0>;
L_0x555db7cfac70 .functor AND 1, L_0x555db7cfb140, L_0x555db7cfb290, C4<1>, C4<1>;
v0x555db6db42a0_0 .net "S", 0 0, L_0x555db7cfab70;  alias, 1 drivers
v0x555db6db4c40_0 .net "a", 0 0, L_0x555db7cfb140;  alias, 1 drivers
v0x555db6db5560_0 .net "b", 0 0, L_0x555db7cfb290;  alias, 1 drivers
v0x555db6dcf480_0 .net "cout", 0 0, L_0x555db7cfac70;  alias, 1 drivers
S_0x555db775aef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7744620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfad50 .functor XOR 1, L_0x555db7cfbb40, L_0x555db7cfab70, C4<0>, C4<0>;
L_0x555db7cfaee0 .functor AND 1, L_0x555db7cfbb40, L_0x555db7cfab70, C4<1>, C4<1>;
v0x555db6dcfda0_0 .net "S", 0 0, L_0x555db7cfad50;  alias, 1 drivers
v0x555db6dd1440_0 .net "a", 0 0, L_0x555db7cfbb40;  alias, 1 drivers
v0x555db6dd1dc0_0 .net "b", 0 0, L_0x555db7cfab70;  alias, 1 drivers
v0x555db6dd26e0_0 .net "cout", 0 0, L_0x555db7cfaee0;  alias, 1 drivers
S_0x555db77374f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7723900;
 .timescale 0 0;
P_0x555db6fe9a80 .param/l "i" 0 3 28, +C4<01>;
S_0x555db76ee140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77374f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7cfb6b0 .functor OR 1, L_0x555db7cfb450, L_0x555db7cfb620, C4<0>, C4<0>;
v0x555db6de1d20_0 .net "S", 0 0, L_0x555db7cfb4e0;  1 drivers
v0x555db6de2640_0 .net "a", 0 0, L_0x555db7cfb7b0;  1 drivers
v0x555db6dd8b50_0 .net "b", 0 0, L_0x555db7cfb970;  1 drivers
v0x555db6dd8ed0_0 .net "cin", 0 0, L_0x555db7cfb000;  alias, 1 drivers
v0x555db6de4cc0_0 .net "cout", 0 0, L_0x555db7cfb6b0;  alias, 1 drivers
v0x555db6e5d990_0 .net "cout1", 0 0, L_0x555db7cfb450;  1 drivers
v0x555db6e5e2b0_0 .net "cout2", 0 0, L_0x555db7cfb620;  1 drivers
v0x555db6e5f950_0 .net "s1", 0 0, L_0x555db7cfb3c0;  1 drivers
S_0x555db76f0870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76ee140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfb3c0 .functor XOR 1, L_0x555db7cfb7b0, L_0x555db7cfb970, C4<0>, C4<0>;
L_0x555db7cfb450 .functor AND 1, L_0x555db7cfb7b0, L_0x555db7cfb970, C4<1>, C4<1>;
v0x555db6ddbd50_0 .net "S", 0 0, L_0x555db7cfb3c0;  alias, 1 drivers
v0x555db6ddc520_0 .net "a", 0 0, L_0x555db7cfb7b0;  alias, 1 drivers
v0x555db6ddcec0_0 .net "b", 0 0, L_0x555db7cfb970;  alias, 1 drivers
v0x555db6ddd7e0_0 .net "cout", 0 0, L_0x555db7cfb450;  alias, 1 drivers
S_0x555db7703f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76ee140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7cfb4e0 .functor XOR 1, L_0x555db7cfb000, L_0x555db7cfb3c0, C4<0>, C4<0>;
L_0x555db7cfb620 .functor AND 1, L_0x555db7cfb000, L_0x555db7cfb3c0, C4<1>, C4<1>;
v0x555db6ddec50_0 .net "S", 0 0, L_0x555db7cfb4e0;  alias, 1 drivers
v0x555db6ddf5f0_0 .net "a", 0 0, L_0x555db7cfb000;  alias, 1 drivers
v0x555db6ddff10_0 .net "b", 0 0, L_0x555db7cfb3c0;  alias, 1 drivers
v0x555db6de1380_0 .net "cout", 0 0, L_0x555db7cfb620;  alias, 1 drivers
S_0x555db770a2b0 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db780dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6fe6980 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d02420 .functor BUFZ 1, L_0x555db7d004c0, C4<0>, C4<0>, C4<0>;
L_0x555db7d02560 .functor BUFZ 1, L_0x555db7d01fd0, C4<0>, C4<0>, C4<0>;
v0x555db6e28650_0 .net "S", 3 0, L_0x555db7d02380;  alias, 1 drivers
v0x555db6e29dc0_0 .net "a", 3 0, L_0x555db7d00390;  alias, 1 drivers
v0x555db6e25b70_0 .net "b", 3 0, L_0x555db7cfe420;  alias, 1 drivers
v0x555db6e26130 .array "carry", 0 4;
v0x555db6e26130_0 .net v0x555db6e26130 0, 0 0, L_0x555db7d02420; 1 drivers
v0x555db6e26130_1 .net v0x555db6e26130 1, 0 0, L_0x555db7d00a60; 1 drivers
v0x555db6e26130_2 .net v0x555db6e26130 2, 0 0, L_0x555db7d011c0; 1 drivers
v0x555db6e26130_3 .net v0x555db6e26130 3, 0 0, L_0x555db7d018e0; 1 drivers
v0x555db6e26130_4 .net v0x555db6e26130 4, 0 0, L_0x555db7d01fd0; 1 drivers
v0x555db6e2a510_0 .net "cin", 0 0, L_0x555db7d004c0;  alias, 1 drivers
v0x555db6e25dc0_0 .net "cout", 0 0, L_0x555db7d02560;  alias, 1 drivers
L_0x555db7d00ba0 .part L_0x555db7d00390, 0, 1;
L_0x555db7d00d80 .part L_0x555db7cfe420, 0, 1;
L_0x555db7d01300 .part L_0x555db7d00390, 1, 1;
L_0x555db7d01430 .part L_0x555db7cfe420, 1, 1;
L_0x555db7d01a20 .part L_0x555db7d00390, 2, 1;
L_0x555db7d01b50 .part L_0x555db7cfe420, 2, 1;
L_0x555db7d020d0 .part L_0x555db7d00390, 3, 1;
L_0x555db7d02200 .part L_0x555db7cfe420, 3, 1;
L_0x555db7d02380 .concat8 [ 1 1 1 1], L_0x555db7d00840, L_0x555db7d00ff0, L_0x555db7d01710, L_0x555db7d01e00;
S_0x555db7701da0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db770a2b0;
 .timescale 0 0;
P_0x555db6fc1bd0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db772a2e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7701da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d00a60 .functor OR 1, L_0x555db7d00760, L_0x555db7d00940, C4<0>, C4<0>;
v0x555db6deea70_0 .net "S", 0 0, L_0x555db7d00840;  1 drivers
v0x555db6dea320_0 .net "a", 0 0, L_0x555db7d00ba0;  1 drivers
v0x555db6de6e80_0 .net "b", 0 0, L_0x555db7d00d80;  1 drivers
v0x555db6df03c0_0 .net "cin", 0 0, L_0x555db7d02420;  alias, 1 drivers
v0x555db6df0ce0_0 .net "cout", 0 0, L_0x555db7d00a60;  alias, 1 drivers
v0x555db6df38e0_0 .net "cout1", 0 0, L_0x555db7d00760;  1 drivers
v0x555db6df4200_0 .net "cout2", 0 0, L_0x555db7d00940;  1 drivers
v0x555db6df1720_0 .net "s1", 0 0, L_0x555db7d00660;  1 drivers
S_0x555db7730020 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db772a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d00660 .functor XOR 1, L_0x555db7d00ba0, L_0x555db7d00d80, C4<0>, C4<0>;
L_0x555db7d00760 .functor AND 1, L_0x555db7d00ba0, L_0x555db7d00d80, C4<1>, C4<1>;
v0x555db6e69610_0 .net "S", 0 0, L_0x555db7d00660;  alias, 1 drivers
v0x555db6de8d70_0 .net "a", 0 0, L_0x555db7d00ba0;  alias, 1 drivers
v0x555db6de9690_0 .net "b", 0 0, L_0x555db7d00d80;  alias, 1 drivers
v0x555db6dec290_0 .net "cout", 0 0, L_0x555db7d00760;  alias, 1 drivers
S_0x555db76eba10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db772a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d00840 .functor XOR 1, L_0x555db7d02420, L_0x555db7d00660, C4<0>, C4<0>;
L_0x555db7d00940 .functor AND 1, L_0x555db7d02420, L_0x555db7d00660, C4<1>, C4<1>;
v0x555db6decbb0_0 .net "S", 0 0, L_0x555db7d00840;  alias, 1 drivers
v0x555db6dee320_0 .net "a", 0 0, L_0x555db7d02420;  alias, 1 drivers
v0x555db6dea0d0_0 .net "b", 0 0, L_0x555db7d00660;  alias, 1 drivers
v0x555db6dea690_0 .net "cout", 0 0, L_0x555db7d00940;  alias, 1 drivers
S_0x555db76b4dd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db770a2b0;
 .timescale 0 0;
P_0x555db71e5320 .param/l "i" 0 3 28, +C4<01>;
S_0x555db76d3e00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76b4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d011c0 .functor OR 1, L_0x555db7d00f60, L_0x555db7d01130, C4<0>, C4<0>;
v0x555db6e02530_0 .net "S", 0 0, L_0x555db7d00ff0;  1 drivers
v0x555db6e05160_0 .net "a", 0 0, L_0x555db7d01300;  1 drivers
v0x555db6e05a80_0 .net "b", 0 0, L_0x555db7d01430;  1 drivers
v0x555db6e067e0_0 .net "cin", 0 0, L_0x555db7d00a60;  alias, 1 drivers
v0x555db6e06fb0_0 .net "cout", 0 0, L_0x555db7d011c0;  alias, 1 drivers
v0x555db6e07950_0 .net "cout1", 0 0, L_0x555db7d00f60;  1 drivers
v0x555db6e08270_0 .net "cout2", 0 0, L_0x555db7d01130;  1 drivers
v0x555db6e0c630_0 .net "s1", 0 0, L_0x555db7d00eb0;  1 drivers
S_0x555db76d9b40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76d3e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d00eb0 .functor XOR 1, L_0x555db7d01300, L_0x555db7d01430, C4<0>, C4<0>;
L_0x555db7d00f60 .functor AND 1, L_0x555db7d01300, L_0x555db7d01430, C4<1>, C4<1>;
v0x555db6df1ce0_0 .net "S", 0 0, L_0x555db7d00eb0;  alias, 1 drivers
v0x555db6df60c0_0 .net "a", 0 0, L_0x555db7d01300;  alias, 1 drivers
v0x555db6df1970_0 .net "b", 0 0, L_0x555db7d01430;  alias, 1 drivers
v0x555db6dff420_0 .net "cout", 0 0, L_0x555db7d00f60;  alias, 1 drivers
S_0x555db76e1010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76d3e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d00ff0 .functor XOR 1, L_0x555db7d00a60, L_0x555db7d00eb0, C4<0>, C4<0>;
L_0x555db7d01130 .functor AND 1, L_0x555db7d00a60, L_0x555db7d00eb0, C4<1>, C4<1>;
v0x555db6dffd40_0 .net "S", 0 0, L_0x555db7d00ff0;  alias, 1 drivers
v0x555db6e00aa0_0 .net "a", 0 0, L_0x555db7d00a60;  alias, 1 drivers
v0x555db6e01270_0 .net "b", 0 0, L_0x555db7d00eb0;  alias, 1 drivers
v0x555db6e01c10_0 .net "cout", 0 0, L_0x555db7d01130;  alias, 1 drivers
S_0x555db76e3740 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db770a2b0;
 .timescale 0 0;
P_0x555db6f1e7b0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db76e5e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76e3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d018e0 .functor OR 1, L_0x555db7d01680, L_0x555db7d01850, C4<0>, C4<0>;
v0x555db6e13c80_0 .net "S", 0 0, L_0x555db7d01710;  1 drivers
v0x555db6e145a0_0 .net "a", 0 0, L_0x555db7d01a20;  1 drivers
v0x555db6df8a40_0 .net "b", 0 0, L_0x555db7d01b50;  1 drivers
v0x555db6df9360_0 .net "cin", 0 0, L_0x555db7d011c0;  alias, 1 drivers
v0x555db6dfa0c0_0 .net "cout", 0 0, L_0x555db7d018e0;  alias, 1 drivers
v0x555db6dfa890_0 .net "cout1", 0 0, L_0x555db7d01680;  1 drivers
v0x555db6dfb230_0 .net "cout2", 0 0, L_0x555db7d01850;  1 drivers
v0x555db6dfbb50_0 .net "s1", 0 0, L_0x555db7d015f0;  1 drivers
S_0x555db76cd420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76e5e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d015f0 .functor XOR 1, L_0x555db7d01a20, L_0x555db7d01b50, C4<0>, C4<0>;
L_0x555db7d01680 .functor AND 1, L_0x555db7d01a20, L_0x555db7d01b50, C4<1>, C4<1>;
v0x555db6e0cf50_0 .net "S", 0 0, L_0x555db7d015f0;  alias, 1 drivers
v0x555db6e0e480_0 .net "a", 0 0, L_0x555db7d01a20;  alias, 1 drivers
v0x555db6e0ee20_0 .net "b", 0 0, L_0x555db7d01b50;  alias, 1 drivers
v0x555db6e0f740_0 .net "cout", 0 0, L_0x555db7d01680;  alias, 1 drivers
S_0x555db76b26a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76e5e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d01710 .functor XOR 1, L_0x555db7d011c0, L_0x555db7d015f0, C4<0>, C4<0>;
L_0x555db7d01850 .functor AND 1, L_0x555db7d011c0, L_0x555db7d015f0, C4<1>, C4<1>;
v0x555db6e10bb0_0 .net "S", 0 0, L_0x555db7d01710;  alias, 1 drivers
v0x555db6e11550_0 .net "a", 0 0, L_0x555db7d011c0;  alias, 1 drivers
v0x555db6e11e70_0 .net "b", 0 0, L_0x555db7d015f0;  alias, 1 drivers
v0x555db6e132e0_0 .net "cout", 0 0, L_0x555db7d01850;  alias, 1 drivers
S_0x555db7698360 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db770a2b0;
 .timescale 0 0;
P_0x555db6ecf2e0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db769e0a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7698360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d01fd0 .functor OR 1, L_0x555db7d01d70, L_0x555db7d01f40, C4<0>, C4<0>;
v0x555db6e1c870_0 .net "S", 0 0, L_0x555db7d01e00;  1 drivers
v0x555db6e1dce0_0 .net "a", 0 0, L_0x555db7d020d0;  1 drivers
v0x555db6e1e680_0 .net "b", 0 0, L_0x555db7d02200;  1 drivers
v0x555db6e1efa0_0 .net "cin", 0 0, L_0x555db7d018e0;  alias, 1 drivers
v0x555db6dfe580_0 .net "cout", 0 0, L_0x555db7d01fd0;  alias, 1 drivers
v0x555db6e24810_0 .net "cout1", 0 0, L_0x555db7d01d70;  1 drivers
v0x555db6e25130_0 .net "cout2", 0 0, L_0x555db7d01f40;  1 drivers
v0x555db6e27d30_0 .net "s1", 0 0, L_0x555db7d01cc0;  1 drivers
S_0x555db76a5570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db769e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d01cc0 .functor XOR 1, L_0x555db7d020d0, L_0x555db7d02200, C4<0>, C4<0>;
L_0x555db7d01d70 .functor AND 1, L_0x555db7d020d0, L_0x555db7d02200, C4<1>, C4<1>;
v0x555db6e170d0_0 .net "S", 0 0, L_0x555db7d01cc0;  alias, 1 drivers
v0x555db6e17950_0 .net "a", 0 0, L_0x555db7d020d0;  alias, 1 drivers
v0x555db6e186b0_0 .net "b", 0 0, L_0x555db7d02200;  alias, 1 drivers
v0x555db6e18e80_0 .net "cout", 0 0, L_0x555db7d01d70;  alias, 1 drivers
S_0x555db76a7ca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db769e0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d01e00 .functor XOR 1, L_0x555db7d018e0, L_0x555db7d01cc0, C4<0>, C4<0>;
L_0x555db7d01f40 .functor AND 1, L_0x555db7d018e0, L_0x555db7d01cc0, C4<1>, C4<1>;
v0x555db6e19820_0 .net "S", 0 0, L_0x555db7d01e00;  alias, 1 drivers
v0x555db6e1a140_0 .net "a", 0 0, L_0x555db7d018e0;  alias, 1 drivers
v0x555db6e1b5b0_0 .net "b", 0 0, L_0x555db7d01cc0;  alias, 1 drivers
v0x555db6e1bf50_0 .net "cout", 0 0, L_0x555db7d01f40;  alias, 1 drivers
S_0x555db76aa3d0 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7d06bf0 .functor XOR 1, L_0x555db7d03700, L_0x555db7d04b70, C4<0>, C4<0>;
v0x555db71e6ee0_0 .net "X", 1 0, L_0x555db7d0d5e0;  1 drivers
v0x555db71e8350_0 .net "Y", 1 0, L_0x555db7d0d680;  1 drivers
v0x555db71e8cf0_0 .net "Z", 3 0, L_0x555db7d0d3d0;  alias, 1 drivers
v0x555db71e9610_0 .net *"_ivl_20", 0 0, L_0x555db7d06bf0;  1 drivers
L_0x7f49c55b8840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db71eaa80_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55b8840;  1 drivers
L_0x7f49c55b8888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db71eb420_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55b8888;  1 drivers
L_0x7f49c55b88d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db71ebd40_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55b88d0;  1 drivers
L_0x7f49c55b8918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db71eddb0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55b8918;  1 drivers
v0x555db71e2250_0 .net "a", 0 0, L_0x555db7d030c0;  1 drivers
v0x555db71e25d0_0 .net "a_abs", 0 0, L_0x555db7d03f80;  1 drivers
v0x555db71ee3c0_0 .net "b", 0 0, L_0x555db7d04530;  1 drivers
v0x555db70119e0_0 .net "b_abs", 0 0, L_0x555db7d053f0;  1 drivers
v0x555db7012300_0 .net "c1", 0 0, L_0x555db7d07f30;  1 drivers
v0x555db70139a0_0 .net "c2", 0 0, L_0x555db7d090e0;  1 drivers
v0x555db7014320_0 .net "c3", 0 0, L_0x555db7d0b660;  1 drivers
v0x555db7014c40_0 .net "c4", 0 0, L_0x555db7d0d570;  1 drivers
v0x555db7017e70_0 .net "neg_a", 0 0, L_0x555db7d03700;  1 drivers
v0x555db7018790_0 .net "neg_b", 0 0, L_0x555db7d04b70;  1 drivers
v0x555db70194f0_0 .net "temp", 3 0, L_0x555db7d0b530;  1 drivers
v0x555db7019cc0_0 .net "term1", 3 0, L_0x555db7d09170;  1 drivers
v0x555db701a660_0 .net "term2", 3 0, L_0x555db7d09270;  1 drivers
v0x555db701af80_0 .net "term3", 3 0, L_0x555db7d095c0;  1 drivers
v0x555db701d050_0 .net "z0", 1 0, L_0x555db7d02ab0;  1 drivers
v0x555db7016340_0 .net "z1", 1 0, L_0x555db7d08f00;  1 drivers
v0x555db701d660_0 .net "z1_1", 1 0, L_0x555db7d06c80;  1 drivers
v0x555db6f9cdc0_0 .net "z1_2", 1 0, L_0x555db7d07e00;  1 drivers
v0x555db6f9d6e0_0 .net "z1_3", 1 0, L_0x555db7d058b0;  1 drivers
v0x555db6fa02e0_0 .net "z1_4", 1 0, L_0x555db7d06a30;  1 drivers
v0x555db6fa0c00_0 .net "z2", 1 0, L_0x555db7d027c0;  1 drivers
L_0x555db7d02860 .part L_0x555db7d0d5e0, 1, 1;
L_0x555db7d02950 .part L_0x555db7d0d680, 1, 1;
L_0x555db7d02bf0 .part L_0x555db7d0d5e0, 0, 1;
L_0x555db7d02d30 .part L_0x555db7d0d680, 0, 1;
L_0x555db7d04020 .part L_0x555db7d0d5e0, 0, 1;
L_0x555db7d040c0 .part L_0x555db7d0d5e0, 1, 1;
L_0x555db7d05490 .part L_0x555db7d0d680, 1, 1;
L_0x555db7d05530 .part L_0x555db7d0d680, 0, 1;
L_0x555db7d06c80 .functor MUXZ 2, L_0x555db7d058b0, L_0x555db7d06a30, L_0x555db7d06bf0, C4<>;
L_0x555db7d09170 .concat [ 2 2 0 0], L_0x555db7d02ab0, L_0x7f49c55b8840;
L_0x555db7d09270 .concat [ 1 2 1 0], L_0x7f49c55b88d0, L_0x555db7d08f00, L_0x7f49c55b8888;
L_0x555db7d095c0 .concat [ 2 2 0 0], L_0x7f49c55b8918, L_0x555db7d027c0;
S_0x555db7691980 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6e88e10 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d03450 .functor NOT 1, L_0x555db7d040c0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b8600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d035a0 .functor BUFZ 1, L_0x7f49c55b8600, C4<0>, C4<0>, C4<0>;
L_0x555db7d03700 .functor NOT 1, L_0x555db7d03660, C4<0>, C4<0>, C4<0>;
v0x555db6e7c610_0 .net "D", 0 0, L_0x555db7d030c0;  alias, 1 drivers
v0x555db6e809f0_0 .net *"_ivl_9", 0 0, L_0x555db7d035a0;  1 drivers
v0x555db6e7c2a0_0 .net "a", 0 0, L_0x555db7d04020;  1 drivers
v0x555db6e78e00_0 .net "abs_D", 0 0, L_0x555db7d03f80;  alias, 1 drivers
v0x555db6e82340_0 .net "b", 0 0, L_0x555db7d040c0;  1 drivers
v0x555db6e82c60_0 .net "b_comp", 0 0, L_0x555db7d03450;  1 drivers
v0x555db6e85860_0 .net "carry", 1 0, L_0x555db7d034e0;  1 drivers
v0x555db6e86180_0 .net "cin", 0 0, L_0x7f49c55b8600;  1 drivers
v0x555db6e836a0_0 .net "is_pos", 0 0, L_0x555db7d03660;  1 drivers
v0x555db6e83c60_0 .net "negative", 0 0, L_0x555db7d03700;  alias, 1 drivers
v0x555db6e88040_0 .net "twos", 0 0, L_0x555db7d03b00;  1 drivers
L_0x555db7d03320 .part L_0x555db7d034e0, 0, 1;
L_0x555db7d034e0 .concat8 [ 1 1 0 0], L_0x555db7d035a0, L_0x555db7d03290;
L_0x555db7d03660 .part L_0x555db7d034e0, 1, 1;
L_0x555db7d03f80 .functor MUXZ 1, L_0x555db7d03b00, L_0x555db7d030c0, L_0x555db7d03660, C4<>;
S_0x555db76aff70 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7691980;
 .timescale 0 0;
P_0x555db6e728c0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db76f4850 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db76aff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d03290 .functor OR 1, L_0x555db7d02ee0, L_0x555db7d03200, C4<0>, C4<0>;
v0x555db6e375f0_0 .net "S", 0 0, L_0x555db7d030c0;  alias, 1 drivers
v0x555db6e39750_0 .net "a", 0 0, L_0x555db7d04020;  alias, 1 drivers
v0x555db6e52b70_0 .net "b", 0 0, L_0x555db7d03450;  alias, 1 drivers
v0x555db6e533f0_0 .net "cin", 0 0, L_0x555db7d03320;  1 drivers
v0x555db6e54150_0 .net "cout", 0 0, L_0x555db7d03290;  1 drivers
v0x555db6e54920_0 .net "cout1", 0 0, L_0x555db7d02ee0;  1 drivers
v0x555db6e552c0_0 .net "cout2", 0 0, L_0x555db7d03200;  1 drivers
v0x555db6e55be0_0 .net "s1", 0 0, L_0x555db7d02e70;  1 drivers
S_0x555db766d610 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76f4850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d02e70 .functor XOR 1, L_0x555db7d04020, L_0x555db7d03450, C4<0>, C4<0>;
L_0x555db7d02ee0 .functor AND 1, L_0x555db7d04020, L_0x555db7d03450, C4<1>, C4<1>;
v0x555db6e4ed80_0 .net "S", 0 0, L_0x555db7d02e70;  alias, 1 drivers
v0x555db6e4f720_0 .net "a", 0 0, L_0x555db7d04020;  alias, 1 drivers
v0x555db6e50040_0 .net "b", 0 0, L_0x555db7d03450;  alias, 1 drivers
v0x555db6e344e0_0 .net "cout", 0 0, L_0x555db7d02ee0;  alias, 1 drivers
S_0x555db7673610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76f4850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d030c0 .functor XOR 1, L_0x555db7d03320, L_0x555db7d02e70, C4<0>, C4<0>;
L_0x555db7d03200 .functor AND 1, L_0x555db7d03320, L_0x555db7d02e70, C4<1>, C4<1>;
v0x555db6e34e00_0 .net "S", 0 0, L_0x555db7d030c0;  alias, 1 drivers
v0x555db6e35b60_0 .net "a", 0 0, L_0x555db7d03320;  alias, 1 drivers
v0x555db6e36330_0 .net "b", 0 0, L_0x555db7d02e70;  alias, 1 drivers
v0x555db6e36cd0_0 .net "cout", 0 0, L_0x555db7d03200;  alias, 1 drivers
S_0x555db7675d40 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7691980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6e3c410 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d03810 .functor NOT 1, L_0x555db7d030c0, C4<0>, C4<0>, C4<0>;
v0x555db6e7e210_0 .net "cout", 0 0, L_0x555db7d03ea0;  1 drivers
v0x555db6e7eb30_0 .net "i", 0 0, L_0x555db7d030c0;  alias, 1 drivers
v0x555db6e802a0_0 .net "o", 0 0, L_0x555db7d03b00;  alias, 1 drivers
v0x555db6e7c050_0 .net "temp2", 0 0, L_0x555db7d03810;  1 drivers
S_0x555db7678470 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7675d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6df9f90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b85b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d03e10 .functor BUFZ 1, L_0x7f49c55b85b8, C4<0>, C4<0>, C4<0>;
L_0x555db7d03ea0 .functor BUFZ 1, L_0x555db7d03d60, C4<0>, C4<0>, C4<0>;
v0x555db6e73b60_0 .net "S", 0 0, L_0x555db7d03b00;  alias, 1 drivers
v0x555db6e74480_0 .net "a", 0 0, L_0x555db7d03810;  alias, 1 drivers
L_0x7f49c55b8570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e6f840_0 .net "b", 0 0, L_0x7f49c55b8570;  1 drivers
v0x555db6e76b60 .array "carry", 0 1;
v0x555db6e76b60_0 .net v0x555db6e76b60 0, 0 0, L_0x555db7d03e10; 1 drivers
v0x555db6e76b60_1 .net v0x555db6e76b60 1, 0 0, L_0x555db7d03d60; 1 drivers
v0x555db6e7acf0_0 .net "cin", 0 0, L_0x7f49c55b85b8;  1 drivers
v0x555db6e7b610_0 .net "cout", 0 0, L_0x555db7d03ea0;  alias, 1 drivers
S_0x555db7666340 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7678470;
 .timescale 0 0;
P_0x555db6e00970 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76f6a20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7666340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d03d60 .functor OR 1, L_0x555db7d039e0, L_0x555db7d03c40, C4<0>, C4<0>;
v0x555db6e6b800_0 .net "S", 0 0, L_0x555db7d03b00;  alias, 1 drivers
v0x555db6e6cea0_0 .net "a", 0 0, L_0x555db7d03810;  alias, 1 drivers
v0x555db6e6d820_0 .net "b", 0 0, L_0x7f49c55b8570;  alias, 1 drivers
v0x555db6e6e140_0 .net "cin", 0 0, L_0x555db7d03e10;  alias, 1 drivers
v0x555db6e71370_0 .net "cout", 0 0, L_0x555db7d03d60;  alias, 1 drivers
v0x555db6e71c90_0 .net "cout1", 0 0, L_0x555db7d039e0;  1 drivers
v0x555db6e729f0_0 .net "cout2", 0 0, L_0x555db7d03c40;  1 drivers
v0x555db6e731c0_0 .net "s1", 0 0, L_0x555db7d03930;  1 drivers
S_0x555db76fcd60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76f6a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d03930 .functor XOR 1, L_0x555db7d03810, L_0x7f49c55b8570, C4<0>, C4<0>;
L_0x555db7d039e0 .functor AND 1, L_0x555db7d03810, L_0x7f49c55b8570, C4<1>, C4<1>;
v0x555db6e57050_0 .net "S", 0 0, L_0x555db7d03930;  alias, 1 drivers
v0x555db6e579f0_0 .net "a", 0 0, L_0x555db7d03810;  alias, 1 drivers
v0x555db6e58310_0 .net "b", 0 0, L_0x7f49c55b8570;  alias, 1 drivers
v0x555db6e59780_0 .net "cout", 0 0, L_0x555db7d039e0;  alias, 1 drivers
S_0x555db766ad90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76f6a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d03b00 .functor XOR 1, L_0x555db7d03e10, L_0x555db7d03930, C4<0>, C4<0>;
L_0x555db7d03c40 .functor AND 1, L_0x555db7d03e10, L_0x555db7d03930, C4<1>, C4<1>;
v0x555db6e5a120_0 .net "S", 0 0, L_0x555db7d03b00;  alias, 1 drivers
v0x555db6e5aa40_0 .net "a", 0 0, L_0x555db7d03e10;  alias, 1 drivers
v0x555db6e3a020_0 .net "b", 0 0, L_0x555db7d03930;  alias, 1 drivers
v0x555db6e6aee0_0 .net "cout", 0 0, L_0x555db7d03c40;  alias, 1 drivers
S_0x555db7646530 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d02750 .functor AND 1, L_0x555db7d02860, L_0x555db7d02950, C4<1>, C4<1>;
v0x555db6e838f0_0 .net "X", 0 0, L_0x555db7d02860;  1 drivers
v0x555db6e913a0_0 .net "Y", 0 0, L_0x555db7d02950;  1 drivers
v0x555db6e91cc0_0 .net "Z", 1 0, L_0x555db7d027c0;  alias, 1 drivers
L_0x7f49c55b84e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e92a20_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b84e0;  1 drivers
v0x555db6e931f0_0 .net "z", 0 0, L_0x555db7d02750;  1 drivers
L_0x555db7d027c0 .concat [ 1 1 0 0], L_0x555db7d02750, L_0x7f49c55b84e0;
S_0x555db7648c60 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d02a40 .functor AND 1, L_0x555db7d02bf0, L_0x555db7d02d30, C4<1>, C4<1>;
v0x555db6e93b90_0 .net "X", 0 0, L_0x555db7d02bf0;  1 drivers
v0x555db6e944b0_0 .net "Y", 0 0, L_0x555db7d02d30;  1 drivers
v0x555db6e970e0_0 .net "Z", 1 0, L_0x555db7d02ab0;  alias, 1 drivers
L_0x7f49c55b8528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e97a00_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b8528;  1 drivers
v0x555db6e98760_0 .net "z", 0 0, L_0x555db7d02a40;  1 drivers
L_0x555db7d02ab0 .concat [ 1 1 0 0], L_0x555db7d02a40, L_0x7f49c55b8528;
S_0x555db759a070 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6d684b0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d048c0 .functor NOT 1, L_0x555db7d05530, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b86d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d04a10 .functor BUFZ 1, L_0x7f49c55b86d8, C4<0>, C4<0>, C4<0>;
L_0x555db7d04b70 .functor NOT 1, L_0x555db7d04ad0, C4<0>, C4<0>, C4<0>;
v0x555db6ec77f0_0 .net "D", 0 0, L_0x555db7d04530;  alias, 1 drivers
v0x555db6ec8c60_0 .net *"_ivl_9", 0 0, L_0x555db7d04a10;  1 drivers
v0x555db6ec9600_0 .net "a", 0 0, L_0x555db7d05490;  1 drivers
v0x555db6ec9f20_0 .net "abs_D", 0 0, L_0x555db7d053f0;  alias, 1 drivers
v0x555db6ecdd90_0 .net "b", 0 0, L_0x555db7d05530;  1 drivers
v0x555db6ece6b0_0 .net "b_comp", 0 0, L_0x555db7d048c0;  1 drivers
v0x555db6ecf410_0 .net "carry", 1 0, L_0x555db7d04950;  1 drivers
v0x555db6ecfbe0_0 .net "cin", 0 0, L_0x7f49c55b86d8;  1 drivers
v0x555db6ed0580_0 .net "is_pos", 0 0, L_0x555db7d04ad0;  1 drivers
v0x555db6ed0ea0_0 .net "negative", 0 0, L_0x555db7d04b70;  alias, 1 drivers
v0x555db6ed2310_0 .net "twos", 0 0, L_0x555db7d04f70;  1 drivers
L_0x555db7d04790 .part L_0x555db7d04950, 0, 1;
L_0x555db7d04950 .concat8 [ 1 1 0 0], L_0x555db7d04a10, L_0x555db7d04700;
L_0x555db7d04ad0 .part L_0x555db7d04950, 1, 1;
L_0x555db7d053f0 .functor MUXZ 1, L_0x555db7d04f70, L_0x555db7d04530, L_0x555db7d04ad0, C4<>;
S_0x555db75a50c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db759a070;
 .timescale 0 0;
P_0x555db6d8d230 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6840900 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db75a50c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d04700 .functor OR 1, L_0x555db7d04330, L_0x555db7d04670, C4<0>, C4<0>;
v0x555db6ea2b30_0 .net "S", 0 0, L_0x555db7d04530;  alias, 1 drivers
v0x555db6ea34d0_0 .net "a", 0 0, L_0x555db7d05490;  alias, 1 drivers
v0x555db6ea3df0_0 .net "b", 0 0, L_0x555db7d048c0;  alias, 1 drivers
v0x555db6ea5260_0 .net "cin", 0 0, L_0x555db7d04790;  1 drivers
v0x555db6ea5c00_0 .net "cout", 0 0, L_0x555db7d04700;  1 drivers
v0x555db6ea6520_0 .net "cout1", 0 0, L_0x555db7d04330;  1 drivers
v0x555db6e8a9c0_0 .net "cout2", 0 0, L_0x555db7d04670;  1 drivers
v0x555db6e8b2e0_0 .net "s1", 0 0, L_0x555db7d04280;  1 drivers
S_0x555db6840d40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6840900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d04280 .functor XOR 1, L_0x555db7d05490, L_0x555db7d048c0, C4<0>, C4<0>;
L_0x555db7d04330 .functor AND 1, L_0x555db7d05490, L_0x555db7d048c0, C4<1>, C4<1>;
v0x555db6e998d0_0 .net "S", 0 0, L_0x555db7d04280;  alias, 1 drivers
v0x555db6e9a1f0_0 .net "a", 0 0, L_0x555db7d05490;  alias, 1 drivers
v0x555db6e9e5b0_0 .net "b", 0 0, L_0x555db7d048c0;  alias, 1 drivers
v0x555db6e9eed0_0 .net "cout", 0 0, L_0x555db7d04330;  alias, 1 drivers
S_0x555db7668510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6840900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d04530 .functor XOR 1, L_0x555db7d04790, L_0x555db7d04280, C4<0>, C4<0>;
L_0x555db7d04670 .functor AND 1, L_0x555db7d04790, L_0x555db7d04280, C4<1>, C4<1>;
v0x555db6e9fc30_0 .net "S", 0 0, L_0x555db7d04530;  alias, 1 drivers
v0x555db6ea0400_0 .net "a", 0 0, L_0x555db7d04790;  alias, 1 drivers
v0x555db6ea0da0_0 .net "b", 0 0, L_0x555db7d04280;  alias, 1 drivers
v0x555db6ea16c0_0 .net "cout", 0 0, L_0x555db7d04670;  alias, 1 drivers
S_0x555db7643e00 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db759a070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6d52820 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d04c80 .functor NOT 1, L_0x555db7d04530, C4<0>, C4<0>, C4<0>;
v0x555db6ec47a0_0 .net "cout", 0 0, L_0x555db7d05310;  1 drivers
v0x555db6ec50c0_0 .net "i", 0 0, L_0x555db7d04530;  alias, 1 drivers
v0x555db6ec6530_0 .net "o", 0 0, L_0x555db7d04f70;  alias, 1 drivers
v0x555db6ec6ed0_0 .net "temp2", 0 0, L_0x555db7d04c80;  1 drivers
S_0x555db75ffea0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7643e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d3bb30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b8690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d05280 .functor BUFZ 1, L_0x7f49c55b8690, C4<0>, C4<0>, C4<0>;
L_0x555db7d05310 .functor BUFZ 1, L_0x555db7d051d0, C4<0>, C4<0>, C4<0>;
v0x555db6eb0f20_0 .net "S", 0 0, L_0x555db7d04f70;  alias, 1 drivers
v0x555db6e90500_0 .net "a", 0 0, L_0x555db7d04c80;  alias, 1 drivers
L_0x7f49c55b8648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ec1fb0_0 .net "b", 0 0, L_0x7f49c55b8648;  1 drivers
v0x555db6ec28d0 .array "carry", 0 1;
v0x555db6ec28d0_0 .net v0x555db6ec28d0 0, 0 0, L_0x555db7d05280; 1 drivers
v0x555db6ec28d0_1 .net v0x555db6ec28d0 1, 0 0, L_0x555db7d051d0; 1 drivers
v0x555db6ec3630_0 .net "cin", 0 0, L_0x7f49c55b8690;  1 drivers
v0x555db6ec3e00_0 .net "cout", 0 0, L_0x555db7d05310;  alias, 1 drivers
S_0x555db76025d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75ffea0;
 .timescale 0 0;
P_0x555db6d06d40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7604d00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76025d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d051d0 .functor OR 1, L_0x555db7d04e50, L_0x555db7d050b0, C4<0>, C4<0>;
v0x555db6eaae00_0 .net "S", 0 0, L_0x555db7d04f70;  alias, 1 drivers
v0x555db6eab7a0_0 .net "a", 0 0, L_0x555db7d04c80;  alias, 1 drivers
v0x555db6eac0c0_0 .net "b", 0 0, L_0x7f49c55b8648;  alias, 1 drivers
v0x555db6ead530_0 .net "cin", 0 0, L_0x555db7d05280;  alias, 1 drivers
v0x555db6eaded0_0 .net "cout", 0 0, L_0x555db7d051d0;  alias, 1 drivers
v0x555db6eae7f0_0 .net "cout1", 0 0, L_0x555db7d04e50;  1 drivers
v0x555db6eafc60_0 .net "cout2", 0 0, L_0x555db7d050b0;  1 drivers
v0x555db6eb0600_0 .net "s1", 0 0, L_0x555db7d04da0;  1 drivers
S_0x555db7607430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7604d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d04da0 .functor XOR 1, L_0x555db7d04c80, L_0x7f49c55b8648, C4<0>, C4<0>;
L_0x555db7d04e50 .functor AND 1, L_0x555db7d04c80, L_0x7f49c55b8648, C4<1>, C4<1>;
v0x555db6e8c040_0 .net "S", 0 0, L_0x555db7d04da0;  alias, 1 drivers
v0x555db6e8c810_0 .net "a", 0 0, L_0x555db7d04c80;  alias, 1 drivers
v0x555db6e8d1b0_0 .net "b", 0 0, L_0x7f49c55b8648;  alias, 1 drivers
v0x555db6e8dad0_0 .net "cout", 0 0, L_0x555db7d04e50;  alias, 1 drivers
S_0x555db763c870 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7604d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d04f70 .functor XOR 1, L_0x555db7d05280, L_0x555db7d04da0, C4<0>, C4<0>;
L_0x555db7d050b0 .functor AND 1, L_0x555db7d05280, L_0x555db7d04da0, C4<1>, C4<1>;
v0x555db6e8fc30_0 .net "S", 0 0, L_0x555db7d04f70;  alias, 1 drivers
v0x555db6ea9050_0 .net "a", 0 0, L_0x555db7d05280;  alias, 1 drivers
v0x555db6ea98d0_0 .net "b", 0 0, L_0x555db7d04da0;  alias, 1 drivers
v0x555db6eaa630_0 .net "cout", 0 0, L_0x555db7d050b0;  alias, 1 drivers
S_0x555db763efa0 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d05700 .functor AND 1, L_0x555db7d03f80, L_0x555db7d053f0, C4<1>, C4<1>;
v0x555db6ed2cb0_0 .net "X", 0 0, L_0x555db7d03f80;  alias, 1 drivers
v0x555db6ed35d0_0 .net "Y", 0 0, L_0x555db7d053f0;  alias, 1 drivers
v0x555db6ed4a40_0 .net "Z", 1 0, L_0x555db7d058b0;  alias, 1 drivers
L_0x7f49c55b8720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ed53e0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b8720;  1 drivers
v0x555db6ed5d00_0 .net "z", 0 0, L_0x555db7d05700;  1 drivers
L_0x555db7d058b0 .concat [ 1 1 0 0], L_0x555db7d05700, L_0x7f49c55b8720;
S_0x555db76416d0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6ce5650 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b87f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d07ea0 .functor BUFZ 1, L_0x7f49c55b87f8, C4<0>, C4<0>, C4<0>;
L_0x555db7d07f30 .functor BUFZ 1, L_0x555db7d07af0, C4<0>, C4<0>, C4<0>;
v0x555db6eb7350_0 .net "S", 1 0, L_0x555db7d07e00;  alias, 1 drivers
v0x555db6eb87c0_0 .net "a", 1 0, L_0x555db7d02ab0;  alias, 1 drivers
v0x555db6eb9160_0 .net "b", 1 0, L_0x555db7d027c0;  alias, 1 drivers
v0x555db6eb9a80 .array "carry", 0 2;
v0x555db6eb9a80_0 .net v0x555db6eb9a80 0, 0 0, L_0x555db7d07ea0; 1 drivers
v0x555db6eb9a80_1 .net v0x555db6eb9a80 1, 0 0, L_0x555db7d07300; 1 drivers
v0x555db6eb9a80_2 .net v0x555db6eb9a80 2, 0 0, L_0x555db7d07af0; 1 drivers
v0x555db6ebaef0_0 .net "cin", 0 0, L_0x7f49c55b87f8;  1 drivers
v0x555db6ebb890_0 .net "cout", 0 0, L_0x555db7d07f30;  alias, 1 drivers
L_0x555db7d07440 .part L_0x555db7d02ab0, 0, 1;
L_0x555db7d07620 .part L_0x555db7d027c0, 0, 1;
L_0x555db7d07ba0 .part L_0x555db7d02ab0, 1, 1;
L_0x555db7d07cd0 .part L_0x555db7d027c0, 1, 1;
L_0x555db7d07e00 .concat8 [ 1 1 0 0], L_0x555db7d07050, L_0x555db7d07920;
S_0x555db76348e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76416d0;
 .timescale 0 0;
P_0x555db6cc08a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db761e850 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76348e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d07300 .functor OR 1, L_0x555db7d06f70, L_0x555db7d071e0, C4<0>, C4<0>;
v0x555db6edf9a0_0 .net "S", 0 0, L_0x555db7d07050;  1 drivers
v0x555db6ee0e10_0 .net "a", 0 0, L_0x555db7d07440;  1 drivers
v0x555db6ee17b0_0 .net "b", 0 0, L_0x555db7d07620;  1 drivers
v0x555db6ee20d0_0 .net "cin", 0 0, L_0x555db7d07ea0;  alias, 1 drivers
v0x555db6ee3540_0 .net "cout", 0 0, L_0x555db7d07300;  alias, 1 drivers
v0x555db6ee3ee0_0 .net "cout1", 0 0, L_0x555db7d06f70;  1 drivers
v0x555db6ee4800_0 .net "cout2", 0 0, L_0x555db7d071e0;  1 drivers
v0x555db6ee5c70_0 .net "s1", 0 0, L_0x555db7d06e70;  1 drivers
S_0x555db7620f80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db761e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d06e70 .functor XOR 1, L_0x555db7d07440, L_0x555db7d07620, C4<0>, C4<0>;
L_0x555db7d06f70 .functor AND 1, L_0x555db7d07440, L_0x555db7d07620, C4<1>, C4<1>;
v0x555db6ed7170_0 .net "S", 0 0, L_0x555db7d06e70;  alias, 1 drivers
v0x555db6ed7b10_0 .net "a", 0 0, L_0x555db7d07440;  alias, 1 drivers
v0x555db6ed8430_0 .net "b", 0 0, L_0x555db7d07620;  alias, 1 drivers
v0x555db6edc890_0 .net "cout", 0 0, L_0x555db7d06f70;  alias, 1 drivers
S_0x555db76284f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db761e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d07050 .functor XOR 1, L_0x555db7d07ea0, L_0x555db7d06e70, C4<0>, C4<0>;
L_0x555db7d071e0 .functor AND 1, L_0x555db7d07ea0, L_0x555db7d06e70, C4<1>, C4<1>;
v0x555db6edd1b0_0 .net "S", 0 0, L_0x555db7d07050;  alias, 1 drivers
v0x555db6eddf10_0 .net "a", 0 0, L_0x555db7d07ea0;  alias, 1 drivers
v0x555db6ede6e0_0 .net "b", 0 0, L_0x555db7d06e70;  alias, 1 drivers
v0x555db6edf080_0 .net "cout", 0 0, L_0x555db7d071e0;  alias, 1 drivers
S_0x555db762ac20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db76416d0;
 .timescale 0 0;
P_0x555db6c85ae0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db762d350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db762ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d07af0 .functor OR 1, L_0x555db7d07890, L_0x555db7d07a60, C4<0>, C4<0>;
v0x555db6eed200_0 .net "S", 0 0, L_0x555db7d07920;  1 drivers
v0x555db6eedba0_0 .net "a", 0 0, L_0x555db7d07ba0;  1 drivers
v0x555db6eee4c0_0 .net "b", 0 0, L_0x555db7d07cd0;  1 drivers
v0x555db6eb4240_0 .net "cin", 0 0, L_0x555db7d07300;  alias, 1 drivers
v0x555db6eb4b60_0 .net "cout", 0 0, L_0x555db7d07af0;  alias, 1 drivers
v0x555db6eb58c0_0 .net "cout1", 0 0, L_0x555db7d07890;  1 drivers
v0x555db6eb6090_0 .net "cout2", 0 0, L_0x555db7d07a60;  1 drivers
v0x555db6eb6a30_0 .net "s1", 0 0, L_0x555db7d077e0;  1 drivers
S_0x555db762fa80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db762d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d077e0 .functor XOR 1, L_0x555db7d07ba0, L_0x555db7d07cd0, C4<0>, C4<0>;
L_0x555db7d07890 .functor AND 1, L_0x555db7d07ba0, L_0x555db7d07cd0, C4<1>, C4<1>;
v0x555db6ee6610_0 .net "S", 0 0, L_0x555db7d077e0;  alias, 1 drivers
v0x555db6ee6f30_0 .net "a", 0 0, L_0x555db7d07ba0;  alias, 1 drivers
v0x555db6ee83a0_0 .net "b", 0 0, L_0x555db7d07cd0;  alias, 1 drivers
v0x555db6ee8d40_0 .net "cout", 0 0, L_0x555db7d07890;  alias, 1 drivers
S_0x555db76321b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db762d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d07920 .functor XOR 1, L_0x555db7d07300, L_0x555db7d077e0, C4<0>, C4<0>;
L_0x555db7d07a60 .functor AND 1, L_0x555db7d07300, L_0x555db7d077e0, C4<1>, C4<1>;
v0x555db6ee9660_0 .net "S", 0 0, L_0x555db7d07920;  alias, 1 drivers
v0x555db6eeaad0_0 .net "a", 0 0, L_0x555db7d07300;  alias, 1 drivers
v0x555db6eeb470_0 .net "b", 0 0, L_0x555db7d077e0;  alias, 1 drivers
v0x555db6eebd90_0 .net "cout", 0 0, L_0x555db7d07a60;  alias, 1 drivers
S_0x555db761c120 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c62c60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7d08fa0 .functor BUFZ 1, L_0x555db7d07f30, C4<0>, C4<0>, C4<0>;
L_0x555db7d090e0 .functor BUFZ 1, L_0x555db7d08b60, C4<0>, C4<0>, C4<0>;
v0x555db6f1f0b0_0 .net "S", 1 0, L_0x555db7d08f00;  alias, 1 drivers
v0x555db6f1fa50_0 .net "a", 1 0, L_0x555db7d07e00;  alias, 1 drivers
v0x555db6f20370_0 .net "b", 1 0, L_0x555db7d06c80;  alias, 1 drivers
v0x555db6f217e0 .array "carry", 0 2;
v0x555db6f217e0_0 .net v0x555db6f217e0 0, 0 0, L_0x555db7d08fa0; 1 drivers
v0x555db6f217e0_1 .net v0x555db6f217e0 1, 0 0, L_0x555db7d08400; 1 drivers
v0x555db6f217e0_2 .net v0x555db6f217e0 2, 0 0, L_0x555db7d08b60; 1 drivers
v0x555db6f22180_0 .net "cin", 0 0, L_0x555db7d07f30;  alias, 1 drivers
v0x555db6f22aa0_0 .net "cout", 0 0, L_0x555db7d090e0;  alias, 1 drivers
L_0x555db7d08540 .part L_0x555db7d07e00, 0, 1;
L_0x555db7d08720 .part L_0x555db7d06c80, 0, 1;
L_0x555db7d08c10 .part L_0x555db7d07e00, 1, 1;
L_0x555db7d08d40 .part L_0x555db7d06c80, 1, 1;
L_0x555db7d08f00 .concat8 [ 1 1 0 0], L_0x555db7d08150, L_0x555db7d08990;
S_0x555db75f4c10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db761c120;
 .timescale 0 0;
P_0x555db6c1f890 .param/l "i" 0 3 28, +C4<00>;
S_0x555db75f7340 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75f4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d08400 .functor OR 1, L_0x555db7d08070, L_0x555db7d082e0, C4<0>, C4<0>;
v0x555db6ef2a60_0 .net "S", 0 0, L_0x555db7d08150;  1 drivers
v0x555db6ef3400_0 .net "a", 0 0, L_0x555db7d08540;  1 drivers
v0x555db6ef3d20_0 .net "b", 0 0, L_0x555db7d08720;  1 drivers
v0x555db6ef5190_0 .net "cin", 0 0, L_0x555db7d08fa0;  alias, 1 drivers
v0x555db6ef5b30_0 .net "cout", 0 0, L_0x555db7d08400;  alias, 1 drivers
v0x555db6ef6450_0 .net "cout1", 0 0, L_0x555db7d08070;  1 drivers
v0x555db6ef78c0_0 .net "cout2", 0 0, L_0x555db7d082e0;  1 drivers
v0x555db6ef8260_0 .net "s1", 0 0, L_0x555db7d07fc0;  1 drivers
S_0x555db75f9a70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75f7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d07fc0 .functor XOR 1, L_0x555db7d08540, L_0x555db7d08720, C4<0>, C4<0>;
L_0x555db7d08070 .functor AND 1, L_0x555db7d08540, L_0x555db7d08720, C4<1>, C4<1>;
v0x555db6ebc1b0_0 .net "S", 0 0, L_0x555db7d07fc0;  alias, 1 drivers
v0x555db6ebd620_0 .net "a", 0 0, L_0x555db7d08540;  alias, 1 drivers
v0x555db6ebdfc0_0 .net "b", 0 0, L_0x555db7d08720;  alias, 1 drivers
v0x555db6ebe8e0_0 .net "cout", 0 0, L_0x555db7d08070;  alias, 1 drivers
S_0x555db760dc10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75f7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d08150 .functor XOR 1, L_0x555db7d08fa0, L_0x555db7d07fc0, C4<0>, C4<0>;
L_0x555db7d082e0 .functor AND 1, L_0x555db7d08fa0, L_0x555db7d07fc0, C4<1>, C4<1>;
v0x555db6ec09b0_0 .net "S", 0 0, L_0x555db7d08150;  alias, 1 drivers
v0x555db6ef0e90_0 .net "a", 0 0, L_0x555db7d08fa0;  alias, 1 drivers
v0x555db6ef1670_0 .net "b", 0 0, L_0x555db7d07fc0;  alias, 1 drivers
v0x555db6ef2290_0 .net "cout", 0 0, L_0x555db7d082e0;  alias, 1 drivers
S_0x555db7610340 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db761c120;
 .timescale 0 0;
P_0x555db6c0b230 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7612a70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7610340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d08b60 .functor OR 1, L_0x555db7d08900, L_0x555db7d08ad0, C4<0>, C4<0>;
v0x555db6eff7f0_0 .net "S", 0 0, L_0x555db7d08990;  1 drivers
v0x555db6f00110_0 .net "a", 0 0, L_0x555db7d08c10;  1 drivers
v0x555db6f01580_0 .net "b", 0 0, L_0x555db7d08d40;  1 drivers
v0x555db6f01f20_0 .net "cin", 0 0, L_0x555db7d08400;  alias, 1 drivers
v0x555db6f02840_0 .net "cout", 0 0, L_0x555db7d08b60;  alias, 1 drivers
v0x555db6f1d300_0 .net "cout1", 0 0, L_0x555db7d08900;  1 drivers
v0x555db6f1db80_0 .net "cout2", 0 0, L_0x555db7d08ad0;  1 drivers
v0x555db6f1e8e0_0 .net "s1", 0 0, L_0x555db7d08850;  1 drivers
S_0x555db76199f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7612a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d08850 .functor XOR 1, L_0x555db7d08c10, L_0x555db7d08d40, C4<0>, C4<0>;
L_0x555db7d08900 .functor AND 1, L_0x555db7d08c10, L_0x555db7d08d40, C4<1>, C4<1>;
v0x555db6ef8b80_0 .net "S", 0 0, L_0x555db7d08850;  alias, 1 drivers
v0x555db6ef9ff0_0 .net "a", 0 0, L_0x555db7d08c10;  alias, 1 drivers
v0x555db6efa990_0 .net "b", 0 0, L_0x555db7d08d40;  alias, 1 drivers
v0x555db6efb2b0_0 .net "cout", 0 0, L_0x555db7d08900;  alias, 1 drivers
S_0x555db75d6620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7612a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d08990 .functor XOR 1, L_0x555db7d08400, L_0x555db7d08850, C4<0>, C4<0>;
L_0x555db7d08ad0 .functor AND 1, L_0x555db7d08400, L_0x555db7d08850, C4<1>, C4<1>;
v0x555db6efc720_0 .net "S", 0 0, L_0x555db7d08990;  alias, 1 drivers
v0x555db6efd0c0_0 .net "a", 0 0, L_0x555db7d08400;  alias, 1 drivers
v0x555db6efd9e0_0 .net "b", 0 0, L_0x555db7d08850;  alias, 1 drivers
v0x555db6efee50_0 .net "cout", 0 0, L_0x555db7d08ad0;  alias, 1 drivers
S_0x555db75bcfd0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6bdcfa0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55b8960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d0b5d0 .functor BUFZ 1, L_0x7f49c55b8960, C4<0>, C4<0>, C4<0>;
L_0x555db7d0b660 .functor BUFZ 1, L_0x555db7d0b180, C4<0>, C4<0>, C4<0>;
v0x555db6f5c220_0 .net "S", 3 0, L_0x555db7d0b530;  alias, 1 drivers
v0x555db6f5cb40_0 .net "a", 3 0, L_0x555db7d09170;  alias, 1 drivers
v0x555db6f5dfb0_0 .net "b", 3 0, L_0x555db7d09270;  alias, 1 drivers
v0x555db6f5e950 .array "carry", 0 4;
v0x555db6f5e950_0 .net v0x555db6f5e950 0, 0 0, L_0x555db7d0b5d0; 1 drivers
v0x555db6f5e950_1 .net v0x555db6f5e950 1, 0 0, L_0x555db7d09c10; 1 drivers
v0x555db6f5e950_2 .net v0x555db6f5e950 2, 0 0, L_0x555db7d0a2e0; 1 drivers
v0x555db6f5e950_3 .net v0x555db6f5e950 3, 0 0, L_0x555db7d0aa90; 1 drivers
v0x555db6f5e950_4 .net v0x555db6f5e950 4, 0 0, L_0x555db7d0b180; 1 drivers
v0x555db6f5f270_0 .net "cin", 0 0, L_0x7f49c55b8960;  1 drivers
v0x555db6f606e0_0 .net "cout", 0 0, L_0x555db7d0b660;  alias, 1 drivers
L_0x555db7d09d50 .part L_0x555db7d09170, 0, 1;
L_0x555db7d09ea0 .part L_0x555db7d09270, 0, 1;
L_0x555db7d0a420 .part L_0x555db7d09170, 1, 1;
L_0x555db7d0a5e0 .part L_0x555db7d09270, 1, 1;
L_0x555db7d0abd0 .part L_0x555db7d09170, 2, 1;
L_0x555db7d0ad00 .part L_0x555db7d09270, 2, 1;
L_0x555db7d0b280 .part L_0x555db7d09170, 3, 1;
L_0x555db7d0b3b0 .part L_0x555db7d09270, 3, 1;
L_0x555db7d0b530 .concat8 [ 1 1 1 1], L_0x555db7d09960, L_0x555db7d0a110, L_0x555db7d0a8c0, L_0x555db7d0afb0;
S_0x555db75b4ac0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75bcfd0;
 .timescale 0 0;
P_0x555db6bc62b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db75dd000 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75b4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d09c10 .functor OR 1, L_0x555db7d09880, L_0x555db7d09af0, C4<0>, C4<0>;
v0x555db6f2a030_0 .net "S", 0 0, L_0x555db7d09960;  1 drivers
v0x555db6f2b4a0_0 .net "a", 0 0, L_0x555db7d09d50;  1 drivers
v0x555db6f2be40_0 .net "b", 0 0, L_0x555db7d09ea0;  1 drivers
v0x555db6f2c760_0 .net "cin", 0 0, L_0x555db7d0b5d0;  alias, 1 drivers
v0x555db6f2dbd0_0 .net "cout", 0 0, L_0x555db7d09c10;  alias, 1 drivers
v0x555db6f2e570_0 .net "cout1", 0 0, L_0x555db7d09880;  1 drivers
v0x555db6f2ee90_0 .net "cout2", 0 0, L_0x555db7d09af0;  1 drivers
v0x555db6f32a60_0 .net "s1", 0 0, L_0x555db7d09770;  1 drivers
S_0x555db75e2d40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75dd000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d09770 .functor XOR 1, L_0x555db7d09d50, L_0x555db7d09ea0, C4<0>, C4<0>;
L_0x555db7d09880 .functor AND 1, L_0x555db7d09d50, L_0x555db7d09ea0, C4<1>, C4<1>;
v0x555db6f23f10_0 .net "S", 0 0, L_0x555db7d09770;  alias, 1 drivers
v0x555db6f248b0_0 .net "a", 0 0, L_0x555db7d09d50;  alias, 1 drivers
v0x555db6f251d0_0 .net "b", 0 0, L_0x555db7d09ea0;  alias, 1 drivers
v0x555db6f26640_0 .net "cout", 0 0, L_0x555db7d09880;  alias, 1 drivers
S_0x555db75ea210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75dd000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d09960 .functor XOR 1, L_0x555db7d0b5d0, L_0x555db7d09770, C4<0>, C4<0>;
L_0x555db7d09af0 .functor AND 1, L_0x555db7d0b5d0, L_0x555db7d09770, C4<1>, C4<1>;
v0x555db6f26fe0_0 .net "S", 0 0, L_0x555db7d09960;  alias, 1 drivers
v0x555db6f27900_0 .net "a", 0 0, L_0x555db7d0b5d0;  alias, 1 drivers
v0x555db6f28d70_0 .net "b", 0 0, L_0x555db7d09770;  alias, 1 drivers
v0x555db6f29710_0 .net "cout", 0 0, L_0x555db7d09af0;  alias, 1 drivers
S_0x555db75ec940 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db75bcfd0;
 .timescale 0 0;
P_0x555db6b942f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db75ef070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75ec940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0a2e0 .functor OR 1, L_0x555db7d0a080, L_0x555db7d0a250, C4<0>, C4<0>;
v0x555db6f39670_0 .net "S", 0 0, L_0x555db7d0a110;  1 drivers
v0x555db6f3a010_0 .net "a", 0 0, L_0x555db7d0a420;  1 drivers
v0x555db6f3a930_0 .net "b", 0 0, L_0x555db7d0a5e0;  1 drivers
v0x555db6f3bda0_0 .net "cin", 0 0, L_0x555db7d09c10;  alias, 1 drivers
v0x555db6f3c740_0 .net "cout", 0 0, L_0x555db7d0a2e0;  alias, 1 drivers
v0x555db6f3d060_0 .net "cout1", 0 0, L_0x555db7d0a080;  1 drivers
v0x555db6f3e4d0_0 .net "cout2", 0 0, L_0x555db7d0a250;  1 drivers
v0x555db6f3ee70_0 .net "s1", 0 0, L_0x555db7d09fd0;  1 drivers
S_0x555db75b6c90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d09fd0 .functor XOR 1, L_0x555db7d0a420, L_0x555db7d0a5e0, C4<0>, C4<0>;
L_0x555db7d0a080 .functor AND 1, L_0x555db7d0a420, L_0x555db7d0a5e0, C4<1>, C4<1>;
v0x555db6f332e0_0 .net "S", 0 0, L_0x555db7d09fd0;  alias, 1 drivers
v0x555db6f34040_0 .net "a", 0 0, L_0x555db7d0a420;  alias, 1 drivers
v0x555db6f34810_0 .net "b", 0 0, L_0x555db7d0a5e0;  alias, 1 drivers
v0x555db6f351b0_0 .net "cout", 0 0, L_0x555db7d0a080;  alias, 1 drivers
S_0x555db7593d30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75ef070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0a110 .functor XOR 1, L_0x555db7d09c10, L_0x555db7d09fd0, C4<0>, C4<0>;
L_0x555db7d0a250 .functor AND 1, L_0x555db7d09c10, L_0x555db7d09fd0, C4<1>, C4<1>;
v0x555db6f35ad0_0 .net "S", 0 0, L_0x555db7d0a110;  alias, 1 drivers
v0x555db6f36f40_0 .net "a", 0 0, L_0x555db7d09c10;  alias, 1 drivers
v0x555db6f378e0_0 .net "b", 0 0, L_0x555db7d09fd0;  alias, 1 drivers
v0x555db6f38200_0 .net "cout", 0 0, L_0x555db7d0a250;  alias, 1 drivers
S_0x555db7596460 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db75bcfd0;
 .timescale 0 0;
P_0x555db79389c0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7598b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7596460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0aa90 .functor OR 1, L_0x555db7d0a830, L_0x555db7d0aa00, C4<0>, C4<0>;
v0x555db6f46400_0 .net "S", 0 0, L_0x555db7d0a8c0;  1 drivers
v0x555db6f46d20_0 .net "a", 0 0, L_0x555db7d0abd0;  1 drivers
v0x555db6f4ae80_0 .net "b", 0 0, L_0x555db7d0ad00;  1 drivers
v0x555db6f4b7a0_0 .net "cin", 0 0, L_0x555db7d0a2e0;  alias, 1 drivers
v0x555db6f4c500_0 .net "cout", 0 0, L_0x555db7d0aa90;  alias, 1 drivers
v0x555db6f4cd60_0 .net "cout1", 0 0, L_0x555db7d0a830;  1 drivers
v0x555db6f4d700_0 .net "cout2", 0 0, L_0x555db7d0aa00;  1 drivers
v0x555db6f4e020_0 .net "s1", 0 0, L_0x555db7d0a7a0;  1 drivers
S_0x555db7580140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7598b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0a7a0 .functor XOR 1, L_0x555db7d0abd0, L_0x555db7d0ad00, C4<0>, C4<0>;
L_0x555db7d0a830 .functor AND 1, L_0x555db7d0abd0, L_0x555db7d0ad00, C4<1>, C4<1>;
v0x555db6f3f790_0 .net "S", 0 0, L_0x555db7d0a7a0;  alias, 1 drivers
v0x555db6f40c00_0 .net "a", 0 0, L_0x555db7d0abd0;  alias, 1 drivers
v0x555db6f415a0_0 .net "b", 0 0, L_0x555db7d0ad00;  alias, 1 drivers
v0x555db6f41ec0_0 .net "cout", 0 0, L_0x555db7d0a830;  alias, 1 drivers
S_0x555db759e730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7598b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0a8c0 .functor XOR 1, L_0x555db7d0a2e0, L_0x555db7d0a7a0, C4<0>, C4<0>;
L_0x555db7d0aa00 .functor AND 1, L_0x555db7d0a2e0, L_0x555db7d0a7a0, C4<1>, C4<1>;
v0x555db6f43330_0 .net "S", 0 0, L_0x555db7d0a8c0;  alias, 1 drivers
v0x555db6f43cd0_0 .net "a", 0 0, L_0x555db7d0a2e0;  alias, 1 drivers
v0x555db6f445f0_0 .net "b", 0 0, L_0x555db7d0a7a0;  alias, 1 drivers
v0x555db6f45a60_0 .net "cout", 0 0, L_0x555db7d0aa00;  alias, 1 drivers
S_0x555db75a0e60 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db75bcfd0;
 .timescale 0 0;
P_0x555db792c5d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db75a3590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75a0e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0b180 .functor OR 1, L_0x555db7d0af20, L_0x555db7d0b0f0, C4<0>, C4<0>;
v0x555db6f555b0_0 .net "S", 0 0, L_0x555db7d0afb0;  1 drivers
v0x555db6f56a20_0 .net "a", 0 0, L_0x555db7d0b280;  1 drivers
v0x555db6f573c0_0 .net "b", 0 0, L_0x555db7d0b3b0;  1 drivers
v0x555db6f57ce0_0 .net "cin", 0 0, L_0x555db7d0aa90;  alias, 1 drivers
v0x555db6f59150_0 .net "cout", 0 0, L_0x555db7d0b180;  alias, 1 drivers
v0x555db6f59af0_0 .net "cout1", 0 0, L_0x555db7d0af20;  1 drivers
v0x555db6f5a410_0 .net "cout2", 0 0, L_0x555db7d0b0f0;  1 drivers
v0x555db6f5b880_0 .net "s1", 0 0, L_0x555db7d0ae70;  1 drivers
S_0x555db758c860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75a3590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0ae70 .functor XOR 1, L_0x555db7d0b280, L_0x555db7d0b3b0, C4<0>, C4<0>;
L_0x555db7d0af20 .functor AND 1, L_0x555db7d0b280, L_0x555db7d0b3b0, C4<1>, C4<1>;
v0x555db6f4f490_0 .net "S", 0 0, L_0x555db7d0ae70;  alias, 1 drivers
v0x555db6f4fe30_0 .net "a", 0 0, L_0x555db7d0b280;  alias, 1 drivers
v0x555db6f50750_0 .net "b", 0 0, L_0x555db7d0b3b0;  alias, 1 drivers
v0x555db6f51bc0_0 .net "cout", 0 0, L_0x555db7d0af20;  alias, 1 drivers
S_0x555db755a9c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75a3590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0afb0 .functor XOR 1, L_0x555db7d0aa90, L_0x555db7d0ae70, C4<0>, C4<0>;
L_0x555db7d0b0f0 .functor AND 1, L_0x555db7d0aa90, L_0x555db7d0ae70, C4<1>, C4<1>;
v0x555db6f52560_0 .net "S", 0 0, L_0x555db7d0afb0;  alias, 1 drivers
v0x555db6f52e80_0 .net "a", 0 0, L_0x555db7d0aa90;  alias, 1 drivers
v0x555db6f542f0_0 .net "b", 0 0, L_0x555db7d0ae70;  alias, 1 drivers
v0x555db6f54c90_0 .net "cout", 0 0, L_0x555db7d0b0f0;  alias, 1 drivers
S_0x555db755d0f0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6ecde30 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d05970 .functor NOT 2, L_0x555db7d058b0, C4<00>, C4<00>, C4<00>;
v0x555db6f13da0_0 .net "cout", 0 0, L_0x555db7d06b60;  1 drivers
v0x555db6f14740_0 .net "i", 1 0, L_0x555db7d058b0;  alias, 1 drivers
v0x555db6f15060_0 .net "o", 1 0, L_0x555db7d06a30;  alias, 1 drivers
v0x555db6f164d0_0 .net "temp2", 1 0, L_0x555db7d05970;  1 drivers
S_0x555db75446a0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db755d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db79201e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b87b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d06ad0 .functor BUFZ 1, L_0x7f49c55b87b0, C4<0>, C4<0>, C4<0>;
L_0x555db7d06b60 .functor BUFZ 1, L_0x555db7d06640, C4<0>, C4<0>, C4<0>;
v0x555db6f0ef40_0 .net "S", 1 0, L_0x555db7d06a30;  alias, 1 drivers
v0x555db6f0f8e0_0 .net "a", 1 0, L_0x555db7d05970;  alias, 1 drivers
L_0x7f49c55b8768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6f10200_0 .net "b", 1 0, L_0x7f49c55b8768;  1 drivers
v0x555db6f11670 .array "carry", 0 2;
v0x555db6f11670_0 .net v0x555db6f11670 0, 0 0, L_0x555db7d06ad0; 1 drivers
v0x555db6f11670_1 .net v0x555db6f11670 1, 0 0, L_0x555db7d05f90; 1 drivers
v0x555db6f11670_2 .net v0x555db6f11670 2, 0 0, L_0x555db7d06640; 1 drivers
v0x555db6f12010_0 .net "cin", 0 0, L_0x7f49c55b87b0;  1 drivers
v0x555db6f12930_0 .net "cout", 0 0, L_0x555db7d06b60;  alias, 1 drivers
L_0x555db7d060d0 .part L_0x555db7d05970, 0, 1;
L_0x555db7d06220 .part L_0x7f49c55b8768, 0, 1;
L_0x555db7d06740 .part L_0x555db7d05970, 1, 1;
L_0x555db7d06900 .part L_0x7f49c55b8768, 1, 1;
L_0x555db7d06a30 .concat8 [ 1 1 0 0], L_0x555db7d05ce0, L_0x555db7d06470;
S_0x555db7562c90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75446a0;
 .timescale 0 0;
P_0x555db7918c50 .param/l "i" 0 3 28, +C4<00>;
S_0x555db75653c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7562c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d05f90 .functor OR 1, L_0x555db7d05c00, L_0x555db7d05e70, C4<0>, C4<0>;
v0x555db6f67c70_0 .net "S", 0 0, L_0x555db7d05ce0;  1 drivers
v0x555db6f68610_0 .net "a", 0 0, L_0x555db7d060d0;  1 drivers
v0x555db6f68f30_0 .net "b", 0 0, L_0x555db7d06220;  1 drivers
v0x555db6f6a3a0_0 .net "cin", 0 0, L_0x555db7d06ad0;  alias, 1 drivers
v0x555db6f6ad40_0 .net "cout", 0 0, L_0x555db7d05f90;  alias, 1 drivers
v0x555db6f6b660_0 .net "cout1", 0 0, L_0x555db7d05c00;  1 drivers
v0x555db6f6cad0_0 .net "cout2", 0 0, L_0x555db7d05e70;  1 drivers
v0x555db6f6d470_0 .net "s1", 0 0, L_0x555db7d05b00;  1 drivers
S_0x555db7567af0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75653c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d05b00 .functor XOR 1, L_0x555db7d060d0, L_0x555db7d06220, C4<0>, C4<0>;
L_0x555db7d05c00 .functor AND 1, L_0x555db7d060d0, L_0x555db7d06220, C4<1>, C4<1>;
v0x555db6f61080_0 .net "S", 0 0, L_0x555db7d05b00;  alias, 1 drivers
v0x555db6f619a0_0 .net "a", 0 0, L_0x555db7d060d0;  alias, 1 drivers
v0x555db6f62e10_0 .net "b", 0 0, L_0x555db7d06220;  alias, 1 drivers
v0x555db6f637b0_0 .net "cout", 0 0, L_0x555db7d05c00;  alias, 1 drivers
S_0x555db7586b20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75653c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d05ce0 .functor XOR 1, L_0x555db7d06ad0, L_0x555db7d05b00, C4<0>, C4<0>;
L_0x555db7d05e70 .functor AND 1, L_0x555db7d06ad0, L_0x555db7d05b00, C4<1>, C4<1>;
v0x555db6f640d0_0 .net "S", 0 0, L_0x555db7d05ce0;  alias, 1 drivers
v0x555db6f65540_0 .net "a", 0 0, L_0x555db7d06ad0;  alias, 1 drivers
v0x555db6f65ee0_0 .net "b", 0 0, L_0x555db7d05b00;  alias, 1 drivers
v0x555db6f66800_0 .net "cout", 0 0, L_0x555db7d05e70;  alias, 1 drivers
S_0x555db7558290 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db75446a0;
 .timescale 0 0;
P_0x555db790c860 .param/l "i" 0 3 28, +C4<01>;
S_0x555db675bec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7558290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d06640 .functor OR 1, L_0x555db7d063e0, L_0x555db7d065b0, C4<0>, C4<0>;
v0x555db6f08350_0 .net "S", 0 0, L_0x555db7d06470;  1 drivers
v0x555db6f08c70_0 .net "a", 0 0, L_0x555db7d06740;  1 drivers
v0x555db6f0a0e0_0 .net "b", 0 0, L_0x555db7d06900;  1 drivers
v0x555db6f0aa80_0 .net "cin", 0 0, L_0x555db7d05f90;  alias, 1 drivers
v0x555db6f0b3a0_0 .net "cout", 0 0, L_0x555db7d06640;  alias, 1 drivers
v0x555db6f0c810_0 .net "cout1", 0 0, L_0x555db7d063e0;  1 drivers
v0x555db6f0d1b0_0 .net "cout2", 0 0, L_0x555db7d065b0;  1 drivers
v0x555db6f0dad0_0 .net "s1", 0 0, L_0x555db7d06350;  1 drivers
S_0x555db675c300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db675bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d06350 .functor XOR 1, L_0x555db7d06740, L_0x555db7d06900, C4<0>, C4<0>;
L_0x555db7d063e0 .functor AND 1, L_0x555db7d06740, L_0x555db7d06900, C4<1>, C4<1>;
v0x555db6f6dd90_0 .net "S", 0 0, L_0x555db7d06350;  alias, 1 drivers
v0x555db6f6f200_0 .net "a", 0 0, L_0x555db7d06740;  alias, 1 drivers
v0x555db6f6fba0_0 .net "b", 0 0, L_0x555db7d06900;  alias, 1 drivers
v0x555db6f704c0_0 .net "cout", 0 0, L_0x555db7d063e0;  alias, 1 drivers
S_0x555db75a9740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db675bec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d06470 .functor XOR 1, L_0x555db7d05f90, L_0x555db7d06350, C4<0>, C4<0>;
L_0x555db7d065b0 .functor AND 1, L_0x555db7d05f90, L_0x555db7d06350, C4<1>, C4<1>;
v0x555db6f05ca0_0 .net "S", 0 0, L_0x555db7d06470;  alias, 1 drivers
v0x555db6f06480_0 .net "a", 0 0, L_0x555db7d05f90;  alias, 1 drivers
v0x555db6f071e0_0 .net "b", 0 0, L_0x555db7d06350;  alias, 1 drivers
v0x555db6f079b0_0 .net "cout", 0 0, L_0x555db7d065b0;  alias, 1 drivers
S_0x555db75afa80 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db76aa3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7923060 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d0d470 .functor BUFZ 1, L_0x555db7d0b660, C4<0>, C4<0>, C4<0>;
L_0x555db7d0d570 .functor BUFZ 1, L_0x555db7d0d0b0, C4<0>, C4<0>, C4<0>;
v0x555db71e0ee0_0 .net "S", 3 0, L_0x555db7d0d3d0;  alias, 1 drivers
v0x555db71e3e70_0 .net "a", 3 0, L_0x555db7d0b530;  alias, 1 drivers
v0x555db71e46f0_0 .net "b", 3 0, L_0x555db7d095c0;  alias, 1 drivers
v0x555db71e5450 .array "carry", 0 4;
v0x555db71e5450_0 .net v0x555db71e5450 0, 0 0, L_0x555db7d0d470; 1 drivers
v0x555db71e5450_1 .net v0x555db71e5450 1, 0 0, L_0x555db7d0bb80; 1 drivers
v0x555db71e5450_2 .net v0x555db71e5450 2, 0 0, L_0x555db7d0c2e0; 1 drivers
v0x555db71e5450_3 .net v0x555db71e5450 3, 0 0, L_0x555db7d0ca00; 1 drivers
v0x555db71e5450_4 .net v0x555db71e5450 4, 0 0, L_0x555db7d0d0b0; 1 drivers
v0x555db71e5c20_0 .net "cin", 0 0, L_0x555db7d0b660;  alias, 1 drivers
v0x555db71e65c0_0 .net "cout", 0 0, L_0x555db7d0d570;  alias, 1 drivers
L_0x555db7d0bcc0 .part L_0x555db7d0b530, 0, 1;
L_0x555db7d0bea0 .part L_0x555db7d095c0, 0, 1;
L_0x555db7d0c420 .part L_0x555db7d0b530, 1, 1;
L_0x555db7d0c550 .part L_0x555db7d095c0, 1, 1;
L_0x555db7d0cb40 .part L_0x555db7d0b530, 2, 1;
L_0x555db7d0cc70 .part L_0x555db7d095c0, 2, 1;
L_0x555db7d0d120 .part L_0x555db7d0b530, 3, 1;
L_0x555db7d0d250 .part L_0x555db7d095c0, 3, 1;
L_0x555db7d0d3d0 .concat8 [ 1 1 1 1], L_0x555db7d0b8d0, L_0x555db7d0c110, L_0x555db7d0c830, L_0x555db7d0cf20;
S_0x555db75a7570 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75afa80;
 .timescale 0 0;
P_0x555db7944db0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db754b080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75a7570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0bb80 .functor OR 1, L_0x555db7d0b7f0, L_0x555db7d0ba60, C4<0>, C4<0>;
v0x555db6f73bb0_0 .net "S", 0 0, L_0x555db7d0b8d0;  1 drivers
v0x555db6f74410_0 .net "a", 0 0, L_0x555db7d0bcc0;  1 drivers
v0x555db6f74db0_0 .net "b", 0 0, L_0x555db7d0bea0;  1 drivers
v0x555db6f756d0_0 .net "cin", 0 0, L_0x555db7d0d470;  alias, 1 drivers
v0x555db6f76b40_0 .net "cout", 0 0, L_0x555db7d0bb80;  alias, 1 drivers
v0x555db6f774e0_0 .net "cout1", 0 0, L_0x555db7d0b7f0;  1 drivers
v0x555db6f77e00_0 .net "cout2", 0 0, L_0x555db7d0ba60;  1 drivers
v0x555db6f79270_0 .net "s1", 0 0, L_0x555db7d0b6f0;  1 drivers
S_0x555db7550dc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db754b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0b6f0 .functor XOR 1, L_0x555db7d0bcc0, L_0x555db7d0bea0, C4<0>, C4<0>;
L_0x555db7d0b7f0 .functor AND 1, L_0x555db7d0bcc0, L_0x555db7d0bea0, C4<1>, C4<1>;
v0x555db6f16e70_0 .net "S", 0 0, L_0x555db7d0b6f0;  alias, 1 drivers
v0x555db6f17790_0 .net "a", 0 0, L_0x555db7d0bcc0;  alias, 1 drivers
v0x555db6f18c00_0 .net "b", 0 0, L_0x555db7d0bea0;  alias, 1 drivers
v0x555db6f195a0_0 .net "cout", 0 0, L_0x555db7d0b7f0;  alias, 1 drivers
S_0x555db7485d20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db754b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0b8d0 .functor XOR 1, L_0x555db7d0d470, L_0x555db7d0b6f0, C4<0>, C4<0>;
L_0x555db7d0ba60 .functor AND 1, L_0x555db7d0d470, L_0x555db7d0b6f0, C4<1>, C4<1>;
v0x555db6f19ec0_0 .net "S", 0 0, L_0x555db7d0b8d0;  alias, 1 drivers
v0x555db6f1be40_0 .net "a", 0 0, L_0x555db7d0d470;  alias, 1 drivers
v0x555db6f728a0_0 .net "b", 0 0, L_0x555db7d0b6f0;  alias, 1 drivers
v0x555db6f72f90_0 .net "cout", 0 0, L_0x555db7d0ba60;  alias, 1 drivers
S_0x555db751d4d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db75afa80;
 .timescale 0 0;
P_0x555db7902ba0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db751fc00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db751d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0c2e0 .functor OR 1, L_0x555db7d0c080, L_0x555db7d0c250, C4<0>, C4<0>;
v0x555db6f80800_0 .net "S", 0 0, L_0x555db7d0c110;  1 drivers
v0x555db6f811a0_0 .net "a", 0 0, L_0x555db7d0c420;  1 drivers
v0x555db6f81ac0_0 .net "b", 0 0, L_0x555db7d0c550;  1 drivers
v0x555db6f82f30_0 .net "cin", 0 0, L_0x555db7d0bb80;  alias, 1 drivers
v0x555db6f838d0_0 .net "cout", 0 0, L_0x555db7d0c2e0;  alias, 1 drivers
v0x555db6f841f0_0 .net "cout1", 0 0, L_0x555db7d0c080;  1 drivers
v0x555db6f85660_0 .net "cout2", 0 0, L_0x555db7d0c250;  1 drivers
v0x555db6f86000_0 .net "s1", 0 0, L_0x555db7d0bfd0;  1 drivers
S_0x555db7522330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db751fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0bfd0 .functor XOR 1, L_0x555db7d0c420, L_0x555db7d0c550, C4<0>, C4<0>;
L_0x555db7d0c080 .functor AND 1, L_0x555db7d0c420, L_0x555db7d0c550, C4<1>, C4<1>;
v0x555db6f79c10_0 .net "S", 0 0, L_0x555db7d0bfd0;  alias, 1 drivers
v0x555db6f7a530_0 .net "a", 0 0, L_0x555db7d0c420;  alias, 1 drivers
v0x555db6f7b9a0_0 .net "b", 0 0, L_0x555db7d0c550;  alias, 1 drivers
v0x555db6f7c340_0 .net "cout", 0 0, L_0x555db7d0c080;  alias, 1 drivers
S_0x555db7524a60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db751fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0c110 .functor XOR 1, L_0x555db7d0bb80, L_0x555db7d0bfd0, C4<0>, C4<0>;
L_0x555db7d0c250 .functor AND 1, L_0x555db7d0bb80, L_0x555db7d0bfd0, C4<1>, C4<1>;
v0x555db6f7cc60_0 .net "S", 0 0, L_0x555db7d0c110;  alias, 1 drivers
v0x555db6f7e0d0_0 .net "a", 0 0, L_0x555db7d0bb80;  alias, 1 drivers
v0x555db6f7ea70_0 .net "b", 0 0, L_0x555db7d0bfd0;  alias, 1 drivers
v0x555db6f7f390_0 .net "cout", 0 0, L_0x555db7d0c250;  alias, 1 drivers
S_0x555db7527190 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db75afa80;
 .timescale 0 0;
P_0x555db7850f80 .param/l "i" 0 3 28, +C4<010>;
S_0x555db75298c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7527190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0ca00 .functor OR 1, L_0x555db7d0c7a0, L_0x555db7d0c970, C4<0>, C4<0>;
v0x555db6f8d590_0 .net "S", 0 0, L_0x555db7d0c830;  1 drivers
v0x555db6f8deb0_0 .net "a", 0 0, L_0x555db7d0cb40;  1 drivers
v0x555db6f8f320_0 .net "b", 0 0, L_0x555db7d0cc70;  1 drivers
v0x555db6f8fcc0_0 .net "cin", 0 0, L_0x555db7d0c2e0;  alias, 1 drivers
v0x555db6f905e0_0 .net "cout", 0 0, L_0x555db7d0ca00;  alias, 1 drivers
v0x555db6f91a50_0 .net "cout1", 0 0, L_0x555db7d0c7a0;  1 drivers
v0x555db6f923f0_0 .net "cout2", 0 0, L_0x555db7d0c970;  1 drivers
v0x555db6f92d10_0 .net "s1", 0 0, L_0x555db7d0c710;  1 drivers
S_0x555db747acd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75298c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0c710 .functor XOR 1, L_0x555db7d0cb40, L_0x555db7d0cc70, C4<0>, C4<0>;
L_0x555db7d0c7a0 .functor AND 1, L_0x555db7d0cb40, L_0x555db7d0cc70, C4<1>, C4<1>;
v0x555db6f86920_0 .net "S", 0 0, L_0x555db7d0c710;  alias, 1 drivers
v0x555db6f87d90_0 .net "a", 0 0, L_0x555db7d0cb40;  alias, 1 drivers
v0x555db6f88730_0 .net "b", 0 0, L_0x555db7d0cc70;  alias, 1 drivers
v0x555db6f89050_0 .net "cout", 0 0, L_0x555db7d0c7a0;  alias, 1 drivers
S_0x555db74e8090 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75298c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0c830 .functor XOR 1, L_0x555db7d0c2e0, L_0x555db7d0c710, C4<0>, C4<0>;
L_0x555db7d0c970 .functor AND 1, L_0x555db7d0c2e0, L_0x555db7d0c710, C4<1>, C4<1>;
v0x555db6f8a4c0_0 .net "S", 0 0, L_0x555db7d0c830;  alias, 1 drivers
v0x555db6f8ae60_0 .net "a", 0 0, L_0x555db7d0c2e0;  alias, 1 drivers
v0x555db6f8b780_0 .net "b", 0 0, L_0x555db7d0c710;  alias, 1 drivers
v0x555db6f8cbf0_0 .net "cout", 0 0, L_0x555db7d0c970;  alias, 1 drivers
S_0x555db750dfb0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db75afa80;
 .timescale 0 0;
P_0x555db7844b90 .param/l "i" 0 3 28, +C4<011>;
S_0x555db75106e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db750dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d0d0b0 .functor OR 1, L_0x555db7d0ce90, L_0x555db7d0d040, C4<0>, C4<0>;
v0x555db71dab40_0 .net "S", 0 0, L_0x555db7d0cf20;  1 drivers
v0x555db71db4c0_0 .net "a", 0 0, L_0x555db7d0d120;  1 drivers
v0x555db71dbde0_0 .net "b", 0 0, L_0x555db7d0d250;  1 drivers
v0x555db71dd3c0_0 .net "cin", 0 0, L_0x555db7d0ca00;  alias, 1 drivers
v0x555db71ddd40_0 .net "cout", 0 0, L_0x555db7d0d0b0;  alias, 1 drivers
v0x555db71de660_0 .net "cout1", 0 0, L_0x555db7d0ce90;  1 drivers
v0x555db71dfc40_0 .net "cout2", 0 0, L_0x555db7d0d040;  1 drivers
v0x555db71e05c0_0 .net "s1", 0 0, L_0x555db7d0cde0;  1 drivers
S_0x555db7512e10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75106e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0cde0 .functor XOR 1, L_0x555db7d0d120, L_0x555db7d0d250, C4<0>, C4<0>;
L_0x555db7d0ce90 .functor AND 1, L_0x555db7d0d120, L_0x555db7d0d250, C4<1>, C4<1>;
v0x555db6f94180_0 .net "S", 0 0, L_0x555db7d0cde0;  alias, 1 drivers
v0x555db6f94b20_0 .net "a", 0 0, L_0x555db7d0d120;  alias, 1 drivers
v0x555db6f95440_0 .net "b", 0 0, L_0x555db7d0d250;  alias, 1 drivers
v0x555db6f968b0_0 .net "cout", 0 0, L_0x555db7d0ce90;  alias, 1 drivers
S_0x555db7515540 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75106e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0cf20 .functor XOR 1, L_0x555db7d0ca00, L_0x555db7d0cde0, C4<0>, C4<0>;
L_0x555db7d0d040 .functor AND 1, L_0x555db7d0ca00, L_0x555db7d0cde0, C4<1>, C4<1>;
v0x555db6f97250_0 .net "S", 0 0, L_0x555db7d0cf20;  alias, 1 drivers
v0x555db6f97b70_0 .net "a", 0 0, L_0x555db7d0ca00;  alias, 1 drivers
v0x555db71d8cc0_0 .net "b", 0 0, L_0x555db7d0cde0;  alias, 1 drivers
v0x555db71d94a0_0 .net "cout", 0 0, L_0x555db7d0d040;  alias, 1 drivers
S_0x555db74e0b00 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db78387a0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7d10e00 .functor NOT 2, L_0x555db7d124d0, C4<00>, C4<00>, C4<00>;
L_0x7f49c55b8b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d11000 .functor BUFZ 1, L_0x7f49c55b8b10, C4<0>, C4<0>, C4<0>;
L_0x555db7d111f0 .functor NOT 1, L_0x555db7d110c0, C4<0>, C4<0>, C4<0>;
v0x555db6fef830_0 .net "D", 1 0, L_0x555db7d10d60;  alias, 1 drivers
v0x555db6ff0590_0 .net *"_ivl_21", 0 0, L_0x555db7d11000;  1 drivers
v0x555db6ff0d60_0 .net "a", 1 0, L_0x555db7d12430;  1 drivers
v0x555db6ff1700_0 .net "abs_D", 1 0, L_0x555db7d12300;  alias, 1 drivers
v0x555db6ff2020_0 .net "b", 1 0, L_0x555db7d124d0;  1 drivers
v0x555db6ff4c50_0 .net "b_comp", 1 0, L_0x555db7d10e00;  1 drivers
v0x555db6ff5570_0 .net "carry", 2 0, L_0x555db7d10e70;  1 drivers
v0x555db6ff62d0_0 .net "cin", 0 0, L_0x7f49c55b8b10;  1 drivers
v0x555db6ff6aa0_0 .net "is_pos", 0 0, L_0x555db7d110c0;  1 drivers
v0x555db6ff7440_0 .net "negative", 0 0, L_0x555db7d111f0;  alias, 1 drivers
v0x555db6ff7d60_0 .net "twos", 1 0, L_0x555db7d12180;  1 drivers
L_0x555db7d102a0 .part L_0x555db7d12430, 0, 1;
L_0x555db7d103d0 .part L_0x555db7d10e00, 0, 1;
L_0x555db7d10500 .part L_0x555db7d10e70, 0, 1;
L_0x555db7d10990 .part L_0x555db7d12430, 1, 1;
L_0x555db7d10ac0 .part L_0x555db7d10e00, 1, 1;
L_0x555db7d10bf0 .part L_0x555db7d10e70, 1, 1;
L_0x555db7d10d60 .concat8 [ 1 1 0 0], L_0x555db7d10020, L_0x555db7d10710;
L_0x555db7d10e70 .concat8 [ 1 1 1 0], L_0x555db7d11000, L_0x555db7d10230, L_0x555db7d10920;
L_0x555db7d110c0 .part L_0x555db7d10e70, 2, 1;
L_0x555db7d12300 .functor MUXZ 2, L_0x555db7d12180, L_0x555db7d10d60, L_0x555db7d110c0, C4<>;
S_0x555db74e3230 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db74e0b00;
 .timescale 0 0;
P_0x555db782f740 .param/l "i" 0 3 50, +C4<00>;
S_0x555db74e5960 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db74e3230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d10230 .functor OR 1, L_0x555db7d0ff60, L_0x555db7d101c0, C4<0>, C4<0>;
v0x555db6fa8250_0 .net "S", 0 0, L_0x555db7d10020;  1 drivers
v0x555db6fa5770_0 .net "a", 0 0, L_0x555db7d102a0;  1 drivers
v0x555db6fa5d30_0 .net "b", 0 0, L_0x555db7d103d0;  1 drivers
v0x555db6faa110_0 .net "cin", 0 0, L_0x555db7d10500;  1 drivers
v0x555db6fa59c0_0 .net "cout", 0 0, L_0x555db7d10230;  1 drivers
v0x555db6fb3470_0 .net "cout1", 0 0, L_0x555db7d0ff60;  1 drivers
v0x555db6fb3d90_0 .net "cout2", 0 0, L_0x555db7d101c0;  1 drivers
v0x555db6fb4af0_0 .net "s1", 0 0, L_0x555db7d0fea0;  1 drivers
S_0x555db750b880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74e5960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d0fea0 .functor XOR 1, L_0x555db7d102a0, L_0x555db7d103d0, C4<0>, C4<0>;
L_0x555db7d0ff60 .functor AND 1, L_0x555db7d102a0, L_0x555db7d103d0, C4<1>, C4<1>;
v0x555db6f9e120_0 .net "S", 0 0, L_0x555db7d0fea0;  alias, 1 drivers
v0x555db6f9e6e0_0 .net "a", 0 0, L_0x555db7d102a0;  alias, 1 drivers
v0x555db6fa2ac0_0 .net "b", 0 0, L_0x555db7d103d0;  alias, 1 drivers
v0x555db6f9e370_0 .net "cout", 0 0, L_0x555db7d0ff60;  alias, 1 drivers
S_0x555db74f0fa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74e5960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d10020 .functor XOR 1, L_0x555db7d10500, L_0x555db7d0fea0, C4<0>, C4<0>;
L_0x555db7d101c0 .functor AND 1, L_0x555db7d10500, L_0x555db7d0fea0, C4<1>, C4<1>;
v0x555db6f9aed0_0 .net "S", 0 0, L_0x555db7d10020;  alias, 1 drivers
v0x555db6fa4410_0 .net "a", 0 0, L_0x555db7d10500;  alias, 1 drivers
v0x555db6fa4d30_0 .net "b", 0 0, L_0x555db7d0fea0;  alias, 1 drivers
v0x555db6fa7930_0 .net "cout", 0 0, L_0x555db7d101c0;  alias, 1 drivers
S_0x555db74f36d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db74e0b00;
 .timescale 0 0;
P_0x555db78e0fe0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db74fa650 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db74f36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d10920 .functor OR 1, L_0x555db7d106a0, L_0x555db7d108b0, C4<0>, C4<0>;
v0x555db6fbc2c0_0 .net "S", 0 0, L_0x555db7d10710;  1 drivers
v0x555db6fc0680_0 .net "a", 0 0, L_0x555db7d10990;  1 drivers
v0x555db6fc0fa0_0 .net "b", 0 0, L_0x555db7d10ac0;  1 drivers
v0x555db6fc24d0_0 .net "cin", 0 0, L_0x555db7d10bf0;  1 drivers
v0x555db6fc2e70_0 .net "cout", 0 0, L_0x555db7d10920;  1 drivers
v0x555db6fc3790_0 .net "cout1", 0 0, L_0x555db7d106a0;  1 drivers
v0x555db6fc4c00_0 .net "cout2", 0 0, L_0x555db7d108b0;  1 drivers
v0x555db6fc55a0_0 .net "s1", 0 0, L_0x555db7d10630;  1 drivers
S_0x555db74fcd80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74fa650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d10630 .functor XOR 1, L_0x555db7d10990, L_0x555db7d10ac0, C4<0>, C4<0>;
L_0x555db7d106a0 .functor AND 1, L_0x555db7d10990, L_0x555db7d10ac0, C4<1>, C4<1>;
v0x555db6fb52c0_0 .net "S", 0 0, L_0x555db7d10630;  alias, 1 drivers
v0x555db6fb5c60_0 .net "a", 0 0, L_0x555db7d10990;  alias, 1 drivers
v0x555db6fb6580_0 .net "b", 0 0, L_0x555db7d10ac0;  alias, 1 drivers
v0x555db6fb91b0_0 .net "cout", 0 0, L_0x555db7d106a0;  alias, 1 drivers
S_0x555db74ff4b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74fa650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d10710 .functor XOR 1, L_0x555db7d10bf0, L_0x555db7d10630, C4<0>, C4<0>;
L_0x555db7d108b0 .functor AND 1, L_0x555db7d10bf0, L_0x555db7d10630, C4<1>, C4<1>;
v0x555db6fb9ad0_0 .net "S", 0 0, L_0x555db7d10710;  alias, 1 drivers
v0x555db6fba830_0 .net "a", 0 0, L_0x555db7d10bf0;  alias, 1 drivers
v0x555db6fbb000_0 .net "b", 0 0, L_0x555db7d10630;  alias, 1 drivers
v0x555db6fbb9a0_0 .net "cout", 0 0, L_0x555db7d108b0;  alias, 1 drivers
S_0x555db7501be0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db74e0b00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db78d4bf0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d112b0 .functor NOT 2, L_0x555db7d10d60, C4<00>, C4<00>, C4<00>;
v0x555db6fe17d0_0 .net "cout", 0 0, L_0x555db7d12290;  1 drivers
v0x555db6fe5bb0_0 .net "i", 1 0, L_0x555db7d10d60;  alias, 1 drivers
v0x555db6fe1460_0 .net "o", 1 0, L_0x555db7d12180;  alias, 1 drivers
v0x555db6feef10_0 .net "temp2", 1 0, L_0x555db7d112b0;  1 drivers
S_0x555db7509150 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7501be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db78cfd90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b8ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d12220 .functor BUFZ 1, L_0x7f49c55b8ac8, C4<0>, C4<0>, C4<0>;
L_0x555db7d12290 .functor BUFZ 1, L_0x555db7d11dd0, C4<0>, C4<0>, C4<0>;
v0x555db6fd6970_0 .net "S", 1 0, L_0x555db7d12180;  alias, 1 drivers
v0x555db6fdfeb0_0 .net "a", 1 0, L_0x555db7d112b0;  alias, 1 drivers
L_0x7f49c55b8a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6fe07d0_0 .net "b", 1 0, L_0x7f49c55b8a80;  1 drivers
v0x555db6fe33d0 .array "carry", 0 2;
v0x555db6fe33d0_0 .net v0x555db6fe33d0 0, 0 0, L_0x555db7d12220; 1 drivers
v0x555db6fe33d0_1 .net v0x555db6fe33d0 1, 0 0, L_0x555db7d11820; 1 drivers
v0x555db6fe33d0_2 .net v0x555db6fe33d0 2, 0 0, L_0x555db7d11dd0; 1 drivers
v0x555db6fe3cf0_0 .net "cin", 0 0, L_0x7f49c55b8ac8;  1 drivers
v0x555db6fe1210_0 .net "cout", 0 0, L_0x555db7d12290;  alias, 1 drivers
L_0x555db7d11920 .part L_0x555db7d112b0, 0, 1;
L_0x555db7d11a50 .part L_0x7f49c55b8a80, 0, 1;
L_0x555db7d11e90 .part L_0x555db7d112b0, 1, 1;
L_0x555db7d12050 .part L_0x7f49c55b8a80, 1, 1;
L_0x555db7d12180 .concat8 [ 1 1 0 0], L_0x555db7d115d0, L_0x555db7d11c60;
S_0x555db74ee870 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7509150;
 .timescale 0 0;
P_0x555db78c8800 .param/l "i" 0 3 28, +C4<00>;
S_0x555db74cae70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74ee870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d11820 .functor OR 1, L_0x555db7d11510, L_0x555db7d11720, C4<0>, C4<0>;
v0x555db6faf280_0 .net "S", 0 0, L_0x555db7d115d0;  1 drivers
v0x555db6fafba0_0 .net "a", 0 0, L_0x555db7d11920;  1 drivers
v0x555db6fcb120_0 .net "b", 0 0, L_0x555db7d11a50;  1 drivers
v0x555db6fcb9a0_0 .net "cin", 0 0, L_0x555db7d12220;  alias, 1 drivers
v0x555db6fcc700_0 .net "cout", 0 0, L_0x555db7d11820;  alias, 1 drivers
v0x555db6fcced0_0 .net "cout1", 0 0, L_0x555db7d11510;  1 drivers
v0x555db6fcd870_0 .net "cout2", 0 0, L_0x555db7d11720;  1 drivers
v0x555db6fce190_0 .net "s1", 0 0, L_0x555db7d11400;  1 drivers
S_0x555db74cd5a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74cae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d11400 .functor XOR 1, L_0x555db7d11920, L_0x555db7d11a50, C4<0>, C4<0>;
L_0x555db7d11510 .functor AND 1, L_0x555db7d11920, L_0x555db7d11a50, C4<1>, C4<1>;
v0x555db6fc5ec0_0 .net "S", 0 0, L_0x555db7d11400;  alias, 1 drivers
v0x555db6fc7330_0 .net "a", 0 0, L_0x555db7d11920;  alias, 1 drivers
v0x555db6fc7cd0_0 .net "b", 0 0, L_0x555db7d11a50;  alias, 1 drivers
v0x555db6fc85f0_0 .net "cout", 0 0, L_0x555db7d11510;  alias, 1 drivers
S_0x555db74cfcd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74cae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d115d0 .functor XOR 1, L_0x555db7d12220, L_0x555db7d11400, C4<0>, C4<0>;
L_0x555db7d11720 .functor AND 1, L_0x555db7d12220, L_0x555db7d11400, C4<1>, C4<1>;
v0x555db6faca90_0 .net "S", 0 0, L_0x555db7d115d0;  alias, 1 drivers
v0x555db6fad3b0_0 .net "a", 0 0, L_0x555db7d12220;  alias, 1 drivers
v0x555db6fae110_0 .net "b", 0 0, L_0x555db7d11400;  alias, 1 drivers
v0x555db6fae8e0_0 .net "cout", 0 0, L_0x555db7d11720;  alias, 1 drivers
S_0x555db74b7280 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7509150;
 .timescale 0 0;
P_0x555db78bc410 .param/l "i" 0 3 28, +C4<01>;
S_0x555db74d5870 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74b7280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d11dd0 .functor OR 1, L_0x555db7d11bf0, L_0x555db7d11d60, C4<0>, C4<0>;
v0x555db6fd9180_0 .net "S", 0 0, L_0x555db7d11c60;  1 drivers
v0x555db6fdbd80_0 .net "a", 0 0, L_0x555db7d11e90;  1 drivers
v0x555db6fdc6a0_0 .net "b", 0 0, L_0x555db7d12050;  1 drivers
v0x555db6fdde10_0 .net "cin", 0 0, L_0x555db7d11820;  alias, 1 drivers
v0x555db6fd9bc0_0 .net "cout", 0 0, L_0x555db7d11dd0;  alias, 1 drivers
v0x555db6fda180_0 .net "cout1", 0 0, L_0x555db7d11bf0;  1 drivers
v0x555db6fde560_0 .net "cout2", 0 0, L_0x555db7d11d60;  1 drivers
v0x555db6fd9e10_0 .net "s1", 0 0, L_0x555db7d11b80;  1 drivers
S_0x555db74d7fa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74d5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d11b80 .functor XOR 1, L_0x555db7d11e90, L_0x555db7d12050, C4<0>, C4<0>;
L_0x555db7d11bf0 .functor AND 1, L_0x555db7d11e90, L_0x555db7d12050, C4<1>, C4<1>;
v0x555db6fcf600_0 .net "S", 0 0, L_0x555db7d11b80;  alias, 1 drivers
v0x555db6fcffa0_0 .net "a", 0 0, L_0x555db7d11e90;  alias, 1 drivers
v0x555db6fd08c0_0 .net "b", 0 0, L_0x555db7d12050;  alias, 1 drivers
v0x555db6fd1d30_0 .net "cout", 0 0, L_0x555db7d11bf0;  alias, 1 drivers
S_0x555db74da6d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74d5870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d11c60 .functor XOR 1, L_0x555db7d11820, L_0x555db7d11b80, C4<0>, C4<0>;
L_0x555db7d11d60 .functor AND 1, L_0x555db7d11820, L_0x555db7d11b80, C4<1>, C4<1>;
v0x555db6fd26d0_0 .net "S", 0 0, L_0x555db7d11c60;  alias, 1 drivers
v0x555db6fd2ff0_0 .net "a", 0 0, L_0x555db7d11820;  alias, 1 drivers
v0x555db6fb25d0_0 .net "b", 0 0, L_0x555db7d11b80;  alias, 1 drivers
v0x555db6fd8860_0 .net "cout", 0 0, L_0x555db7d11d60;  alias, 1 drivers
S_0x555db74c39a0 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7d16440 .functor XOR 1, L_0x555db7d13610, L_0x555db7d14780, C4<0>, C4<0>;
v0x555db7174190_0 .net "X", 1 0, L_0x555db7d0fb40;  alias, 1 drivers
v0x555db7174ab0_0 .net "Y", 1 0, L_0x555db7d12300;  alias, 1 drivers
v0x555db7175f20_0 .net "Z", 3 0, L_0x555db7d1c630;  alias, 1 drivers
v0x555db71768c0_0 .net *"_ivl_20", 0 0, L_0x555db7d16440;  1 drivers
L_0x7f49c55b8eb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db71771e0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55b8eb8;  1 drivers
L_0x7f49c55b8f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7178650_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55b8f00;  1 drivers
L_0x7f49c55b8f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7178ff0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55b8f48;  1 drivers
L_0x7f49c55b8f90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7179910_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55b8f90;  1 drivers
v0x555db715ddb0_0 .net "a", 0 0, L_0x555db7d13090;  1 drivers
v0x555db715e6d0_0 .net "a_abs", 0 0, L_0x555db7d13d30;  1 drivers
v0x555db715f430_0 .net "b", 0 0, L_0x555db7d14200;  1 drivers
v0x555db715fc00_0 .net "b_abs", 0 0, L_0x555db7d14ea0;  1 drivers
v0x555db71605a0_0 .net "c1", 0 0, L_0x555db7d17550;  1 drivers
v0x555db7160ec0_0 .net "c2", 0 0, L_0x555db7d18540;  1 drivers
v0x555db7163020_0 .net "c3", 0 0, L_0x555db7d1a830;  1 drivers
v0x555db717c440_0 .net "c4", 0 0, L_0x555db7d1c810;  1 drivers
v0x555db717ccc0_0 .net "neg_a", 0 0, L_0x555db7d13610;  1 drivers
v0x555db717e1f0_0 .net "neg_b", 0 0, L_0x555db7d14780;  1 drivers
v0x555db717eb90_0 .net "temp", 3 0, L_0x555db7d1a700;  1 drivers
v0x555db717f4b0_0 .net "term1", 3 0, L_0x555db7d185d0;  1 drivers
v0x555db7180920_0 .net "term2", 3 0, L_0x555db7d18690;  1 drivers
v0x555db71812c0_0 .net "term3", 3 0, L_0x555db7d187d0;  1 drivers
v0x555db7181be0_0 .net "z0", 1 0, L_0x555db7d12b20;  1 drivers
v0x555db7183050_0 .net "z1", 1 0, L_0x555db7d18380;  1 drivers
v0x555db71839f0_0 .net "z1_1", 1 0, L_0x555db7d164b0;  1 drivers
v0x555db7184310_0 .net "z1_2", 1 0, L_0x555db7d17440;  1 drivers
v0x555db71638f0_0 .net "z1_3", 1 0, L_0x555db7d15300;  1 drivers
v0x555db71953a0_0 .net "z1_4", 1 0, L_0x555db7d162c0;  1 drivers
v0x555db7195cc0_0 .net "z2", 1 0, L_0x555db7d126c0;  1 drivers
L_0x555db7d127b0 .part L_0x555db7d0fb40, 1, 1;
L_0x555db7d12930 .part L_0x555db7d12300, 1, 1;
L_0x555db7d12c60 .part L_0x555db7d0fb40, 0, 1;
L_0x555db7d12d50 .part L_0x555db7d12300, 0, 1;
L_0x555db7d13dd0 .part L_0x555db7d0fb40, 0, 1;
L_0x555db7d13e70 .part L_0x555db7d0fb40, 1, 1;
L_0x555db7d14f40 .part L_0x555db7d12300, 1, 1;
L_0x555db7d14fe0 .part L_0x555db7d12300, 0, 1;
L_0x555db7d164b0 .functor MUXZ 2, L_0x555db7d15300, L_0x555db7d162c0, L_0x555db7d16440, C4<>;
L_0x555db7d185d0 .concat [ 2 2 0 0], L_0x555db7d12b20, L_0x7f49c55b8eb8;
L_0x555db7d18690 .concat [ 1 2 1 0], L_0x7f49c55b8f48, L_0x555db7d18380, L_0x7f49c55b8f00;
L_0x555db7d187d0 .concat [ 2 2 0 0], L_0x7f49c55b8f90, L_0x555db7d126c0;
S_0x555db747f390 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db78f4960 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d133a0 .functor NOT 1, L_0x555db7d13e70, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b8c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d134b0 .functor BUFZ 1, L_0x7f49c55b8c78, C4<0>, C4<0>, C4<0>;
L_0x555db7d13610 .functor NOT 1, L_0x555db7d13570, C4<0>, C4<0>, C4<0>;
v0x555db7023890_0 .net "D", 0 0, L_0x555db7d13090;  alias, 1 drivers
v0x555db702abb0_0 .net *"_ivl_9", 0 0, L_0x555db7d134b0;  1 drivers
v0x555db702ed40_0 .net "a", 0 0, L_0x555db7d13dd0;  1 drivers
v0x555db702f660_0 .net "abs_D", 0 0, L_0x555db7d13d30;  alias, 1 drivers
v0x555db7032260_0 .net "b", 0 0, L_0x555db7d13e70;  1 drivers
v0x555db7032b80_0 .net "b_comp", 0 0, L_0x555db7d133a0;  1 drivers
v0x555db70342f0_0 .net "carry", 1 0, L_0x555db7d13410;  1 drivers
v0x555db70300a0_0 .net "cin", 0 0, L_0x7f49c55b8c78;  1 drivers
v0x555db7030660_0 .net "is_pos", 0 0, L_0x555db7d13570;  1 drivers
v0x555db7034a40_0 .net "negative", 0 0, L_0x555db7d13610;  alias, 1 drivers
v0x555db70302f0_0 .net "twos", 0 0, L_0x555db7d13990;  1 drivers
L_0x555db7d13270 .part L_0x555db7d13410, 0, 1;
L_0x555db7d13410 .concat8 [ 1 1 0 0], L_0x555db7d134b0, L_0x555db7d13200;
L_0x555db7d13570 .part L_0x555db7d13410, 1, 1;
L_0x555db7d13d30 .functor MUXZ 1, L_0x555db7d13990, L_0x555db7d13090, L_0x555db7d13570, C4<>;
S_0x555db7481ac0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db747f390;
 .timescale 0 0;
P_0x555db78efb00 .param/l "i" 0 3 50, +C4<00>;
S_0x555db74841f0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7481ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d13200 .functor OR 1, L_0x555db7d12eb0, L_0x555db7d13190, C4<0>, C4<0>;
v0x555db7002dd0_0 .net "S", 0 0, L_0x555db7d13090;  alias, 1 drivers
v0x555db7003770_0 .net "a", 0 0, L_0x555db7d13dd0;  alias, 1 drivers
v0x555db7004090_0 .net "b", 0 0, L_0x555db7d133a0;  alias, 1 drivers
v0x555db6fe8530_0 .net "cin", 0 0, L_0x555db7d13270;  1 drivers
v0x555db6fe8e50_0 .net "cout", 0 0, L_0x555db7d13200;  1 drivers
v0x555db6fe9bb0_0 .net "cout1", 0 0, L_0x555db7d12eb0;  1 drivers
v0x555db6fea380_0 .net "cout2", 0 0, L_0x555db7d13190;  1 drivers
v0x555db6fead20_0 .net "s1", 0 0, L_0x555db7d12e40;  1 drivers
S_0x555db74978f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74841f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d12e40 .functor XOR 1, L_0x555db7d13dd0, L_0x555db7d133a0, C4<0>, C4<0>;
L_0x555db7d12eb0 .functor AND 1, L_0x555db7d13dd0, L_0x555db7d133a0, C4<1>, C4<1>;
v0x555db6ffca40_0 .net "S", 0 0, L_0x555db7d12e40;  alias, 1 drivers
v0x555db6ffd7a0_0 .net "a", 0 0, L_0x555db7d13dd0;  alias, 1 drivers
v0x555db6ffdf70_0 .net "b", 0 0, L_0x555db7d133a0;  alias, 1 drivers
v0x555db6ffe910_0 .net "cout", 0 0, L_0x555db7d12eb0;  alias, 1 drivers
S_0x555db749dc30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74841f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d13090 .functor XOR 1, L_0x555db7d13270, L_0x555db7d12e40, C4<0>, C4<0>;
L_0x555db7d13190 .functor AND 1, L_0x555db7d13270, L_0x555db7d12e40, C4<1>, C4<1>;
v0x555db6fff230_0 .net "S", 0 0, L_0x555db7d13090;  alias, 1 drivers
v0x555db70006a0_0 .net "a", 0 0, L_0x555db7d13270;  alias, 1 drivers
v0x555db7001040_0 .net "b", 0 0, L_0x555db7d12e40;  alias, 1 drivers
v0x555db7001960_0 .net "cout", 0 0, L_0x555db7d13190;  alias, 1 drivers
S_0x555db7495720 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db747f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db78a92c0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d13720 .functor NOT 1, L_0x555db7d13090, C4<0>, C4<0>, C4<0>;
v0x555db7026a40_0 .net "cout", 0 0, L_0x555db7d13c70;  1 drivers
v0x555db7027210_0 .net "i", 0 0, L_0x555db7d13090;  alias, 1 drivers
v0x555db7027bb0_0 .net "o", 0 0, L_0x555db7d13990;  alias, 1 drivers
v0x555db70284d0_0 .net "temp2", 0 0, L_0x555db7d13720;  1 drivers
S_0x555db74bdc60 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7495720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db78a4460 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b8c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d13c00 .functor BUFZ 1, L_0x7f49c55b8c30, C4<0>, C4<0>, C4<0>;
L_0x555db7d13c70 .functor BUFZ 1, L_0x555db7d13b90, C4<0>, C4<0>, C4<0>;
v0x555db701f850_0 .net "S", 0 0, L_0x555db7d13990;  alias, 1 drivers
v0x555db7020ef0_0 .net "a", 0 0, L_0x555db7d13720;  alias, 1 drivers
L_0x7f49c55b8be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7021870_0 .net "b", 0 0, L_0x7f49c55b8be8;  1 drivers
v0x555db7022190 .array "carry", 0 1;
v0x555db7022190_0 .net v0x555db7022190 0, 0 0, L_0x555db7d13c00; 1 drivers
v0x555db7022190_1 .net v0x555db7022190 1, 0 0, L_0x555db7d13b90; 1 drivers
v0x555db70253c0_0 .net "cin", 0 0, L_0x7f49c55b8c30;  1 drivers
v0x555db7025ce0_0 .net "cout", 0 0, L_0x555db7d13c70;  alias, 1 drivers
S_0x555db7460da0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db74bdc60;
 .timescale 0 0;
P_0x555db789ced0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7446020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7460da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d13b90 .functor OR 1, L_0x555db7d13890, L_0x555db7d13a90, C4<0>, C4<0>;
v0x555db700b0a0_0 .net "S", 0 0, L_0x555db7d13990;  alias, 1 drivers
v0x555db700ba40_0 .net "a", 0 0, L_0x555db7d13720;  alias, 1 drivers
v0x555db700c360_0 .net "b", 0 0, L_0x7f49c55b8be8;  alias, 1 drivers
v0x555db700d7d0_0 .net "cin", 0 0, L_0x555db7d13c00;  alias, 1 drivers
v0x555db700e170_0 .net "cout", 0 0, L_0x555db7d13b90;  alias, 1 drivers
v0x555db700ea90_0 .net "cout1", 0 0, L_0x555db7d13890;  1 drivers
v0x555db6fee070_0 .net "cout2", 0 0, L_0x555db7d13a90;  1 drivers
v0x555db701ef30_0 .net "s1", 0 0, L_0x555db7d13820;  1 drivers
S_0x555db7448750 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7446020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d13820 .functor XOR 1, L_0x555db7d13720, L_0x7f49c55b8be8, C4<0>, C4<0>;
L_0x555db7d13890 .functor AND 1, L_0x555db7d13720, L_0x7f49c55b8be8, C4<1>, C4<1>;
v0x555db6feb640_0 .net "S", 0 0, L_0x555db7d13820;  alias, 1 drivers
v0x555db6fed7a0_0 .net "a", 0 0, L_0x555db7d13720;  alias, 1 drivers
v0x555db7006bc0_0 .net "b", 0 0, L_0x7f49c55b8be8;  alias, 1 drivers
v0x555db7007440_0 .net "cout", 0 0, L_0x555db7d13890;  alias, 1 drivers
S_0x555db7467780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7446020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d13990 .functor XOR 1, L_0x555db7d13c00, L_0x555db7d13820, C4<0>, C4<0>;
L_0x555db7d13a90 .functor AND 1, L_0x555db7d13c00, L_0x555db7d13820, C4<1>, C4<1>;
v0x555db70081a0_0 .net "S", 0 0, L_0x555db7d13990;  alias, 1 drivers
v0x555db7008970_0 .net "a", 0 0, L_0x555db7d13c00;  alias, 1 drivers
v0x555db7009310_0 .net "b", 0 0, L_0x555db7d13820;  alias, 1 drivers
v0x555db7009c30_0 .net "cout", 0 0, L_0x555db7d13a90;  alias, 1 drivers
S_0x555db746d4c0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d12650 .functor AND 1, L_0x555db7d127b0, L_0x555db7d12930, C4<1>, C4<1>;
v0x555db702ce50_0 .net "X", 0 0, L_0x555db7d127b0;  1 drivers
v0x555db7036390_0 .net "Y", 0 0, L_0x555db7d12930;  1 drivers
v0x555db7036cb0_0 .net "Z", 1 0, L_0x555db7d126c0;  alias, 1 drivers
L_0x7f49c55b8b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db70398b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b8b58;  1 drivers
v0x555db703a1d0_0 .net "z", 0 0, L_0x555db7d12650;  1 drivers
L_0x555db7d126c0 .concat [ 1 1 0 0], L_0x555db7d12650, L_0x7f49c55b8b58;
S_0x555db7474990 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d12ab0 .functor AND 1, L_0x555db7d12c60, L_0x555db7d12d50, C4<1>, C4<1>;
v0x555db70376f0_0 .net "X", 0 0, L_0x555db7d12c60;  1 drivers
v0x555db7037cb0_0 .net "Y", 0 0, L_0x555db7d12d50;  1 drivers
v0x555db703c090_0 .net "Z", 1 0, L_0x555db7d12b20;  alias, 1 drivers
L_0x7f49c55b8ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7037940_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b8ba0;  1 drivers
v0x555db70453f0_0 .net "z", 0 0, L_0x555db7d12ab0;  1 drivers
L_0x555db7d12b20 .concat [ 1 1 0 0], L_0x555db7d12ab0, L_0x7f49c55b8ba0;
S_0x555db74770c0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db788bc80 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d14510 .functor NOT 1, L_0x555db7d14fe0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b8d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d14620 .functor BUFZ 1, L_0x7f49c55b8d50, C4<0>, C4<0>, C4<0>;
L_0x555db7d14780 .functor NOT 1, L_0x555db7d146e0, C4<0>, C4<0>, C4<0>;
v0x555db7076000_0 .net "D", 0 0, L_0x555db7d14200;  alias, 1 drivers
v0x555db7076920_0 .net *"_ivl_9", 0 0, L_0x555db7d14620;  1 drivers
v0x555db7077680_0 .net "a", 0 0, L_0x555db7d14f40;  1 drivers
v0x555db7077e50_0 .net "abs_D", 0 0, L_0x555db7d14ea0;  alias, 1 drivers
v0x555db70787f0_0 .net "b", 0 0, L_0x555db7d14fe0;  1 drivers
v0x555db7079110_0 .net "b_comp", 0 0, L_0x555db7d14510;  1 drivers
v0x555db707a580_0 .net "carry", 1 0, L_0x555db7d14580;  1 drivers
v0x555db707af20_0 .net "cin", 0 0, L_0x7f49c55b8d50;  1 drivers
v0x555db707b840_0 .net "is_pos", 0 0, L_0x555db7d146e0;  1 drivers
v0x555db707ccb0_0 .net "negative", 0 0, L_0x555db7d14780;  alias, 1 drivers
v0x555db707d650_0 .net "twos", 0 0, L_0x555db7d14b00;  1 drivers
L_0x555db7d143e0 .part L_0x555db7d14580, 0, 1;
L_0x555db7d14580 .concat8 [ 1 1 0 0], L_0x555db7d14620, L_0x555db7d14370;
L_0x555db7d146e0 .part L_0x555db7d14580, 1, 1;
L_0x555db7d14ea0 .functor MUXZ 1, L_0x555db7d14b00, L_0x555db7d14200, L_0x555db7d146e0, C4<>;
S_0x555db74797f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db74770c0;
 .timescale 0 0;
P_0x555db7872440 .param/l "i" 0 3 50, +C4<00>;
S_0x555db74438f0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db74797f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d14370 .functor OR 1, L_0x555db7d14020, L_0x555db7d14300, C4<0>, C4<0>;
v0x555db704d920_0 .net "S", 0 0, L_0x555db7d14200;  alias, 1 drivers
v0x555db704e240_0 .net "a", 0 0, L_0x555db7d14f40;  alias, 1 drivers
v0x555db7052600_0 .net "b", 0 0, L_0x555db7d14510;  alias, 1 drivers
v0x555db7052f20_0 .net "cin", 0 0, L_0x555db7d143e0;  1 drivers
v0x555db7053c80_0 .net "cout", 0 0, L_0x555db7d14370;  1 drivers
v0x555db7054450_0 .net "cout1", 0 0, L_0x555db7d14020;  1 drivers
v0x555db7054df0_0 .net "cout2", 0 0, L_0x555db7d14300;  1 drivers
v0x555db7055710_0 .net "s1", 0 0, L_0x555db7d13fb0;  1 drivers
S_0x555db74881d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74438f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d13fb0 .functor XOR 1, L_0x555db7d14f40, L_0x555db7d14510, C4<0>, C4<0>;
L_0x555db7d14020 .functor AND 1, L_0x555db7d14f40, L_0x555db7d14510, C4<1>, C4<1>;
v0x555db7046a70_0 .net "S", 0 0, L_0x555db7d13fb0;  alias, 1 drivers
v0x555db7047240_0 .net "a", 0 0, L_0x555db7d14f40;  alias, 1 drivers
v0x555db7047be0_0 .net "b", 0 0, L_0x555db7d14510;  alias, 1 drivers
v0x555db7048500_0 .net "cout", 0 0, L_0x555db7d14020;  alias, 1 drivers
S_0x555db742bce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74438f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d14200 .functor XOR 1, L_0x555db7d143e0, L_0x555db7d13fb0, C4<0>, C4<0>;
L_0x555db7d14300 .functor AND 1, L_0x555db7d143e0, L_0x555db7d13fb0, C4<1>, C4<1>;
v0x555db704b130_0 .net "S", 0 0, L_0x555db7d14200;  alias, 1 drivers
v0x555db704ba50_0 .net "a", 0 0, L_0x555db7d143e0;  alias, 1 drivers
v0x555db704c7b0_0 .net "b", 0 0, L_0x555db7d13fb0;  alias, 1 drivers
v0x555db704cf80_0 .net "cout", 0 0, L_0x555db7d14300;  alias, 1 drivers
S_0x555db7431a20 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db74770c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7876b70 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d14890 .functor NOT 1, L_0x555db7d14200, C4<0>, C4<0>, C4<0>;
v0x555db7063cb0_0 .net "cout", 0 0, L_0x555db7d14de0;  1 drivers
v0x555db7064650_0 .net "i", 0 0, L_0x555db7d14200;  alias, 1 drivers
v0x555db7064f70_0 .net "o", 0 0, L_0x555db7d14b00;  alias, 1 drivers
v0x555db7044550_0 .net "temp2", 0 0, L_0x555db7d14890;  1 drivers
S_0x555db7438ef0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7431a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db786f5e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b8d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d14d70 .functor BUFZ 1, L_0x7f49c55b8d08, C4<0>, C4<0>, C4<0>;
L_0x555db7d14de0 .functor BUFZ 1, L_0x555db7d14d00, C4<0>, C4<0>, C4<0>;
v0x555db705ee50_0 .net "S", 0 0, L_0x555db7d14b00;  alias, 1 drivers
v0x555db705f7f0_0 .net "a", 0 0, L_0x555db7d14890;  alias, 1 drivers
L_0x7f49c55b8cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7060110_0 .net "b", 0 0, L_0x7f49c55b8cc0;  1 drivers
v0x555db7061580 .array "carry", 0 1;
v0x555db7061580_0 .net v0x555db7061580 0, 0 0, L_0x555db7d14d70; 1 drivers
v0x555db7061580_1 .net v0x555db7061580 1, 0 0, L_0x555db7d14d00; 1 drivers
v0x555db7061f20_0 .net "cin", 0 0, L_0x7f49c55b8d08;  1 drivers
v0x555db7062840_0 .net "cout", 0 0, L_0x555db7d14de0;  alias, 1 drivers
S_0x555db743b620 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7438ef0;
 .timescale 0 0;
P_0x555db7868050 .param/l "i" 0 3 28, +C4<00>;
S_0x555db743dd50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db743b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d14d00 .functor OR 1, L_0x555db7d14a00, L_0x555db7d14c00, C4<0>, C4<0>;
v0x555db7040090_0 .net "S", 0 0, L_0x555db7d14b00;  alias, 1 drivers
v0x555db7040860_0 .net "a", 0 0, L_0x555db7d14890;  alias, 1 drivers
v0x555db7041200_0 .net "b", 0 0, L_0x7f49c55b8cc0;  alias, 1 drivers
v0x555db7041b20_0 .net "cin", 0 0, L_0x555db7d14d70;  alias, 1 drivers
v0x555db7043c80_0 .net "cout", 0 0, L_0x555db7d14d00;  alias, 1 drivers
v0x555db705d0a0_0 .net "cout1", 0 0, L_0x555db7d14a00;  1 drivers
v0x555db705d920_0 .net "cout2", 0 0, L_0x555db7d14c00;  1 drivers
v0x555db705e680_0 .net "s1", 0 0, L_0x555db7d14990;  1 drivers
S_0x555db7425300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db743dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d14990 .functor XOR 1, L_0x555db7d14890, L_0x7f49c55b8cc0, C4<0>, C4<0>;
L_0x555db7d14a00 .functor AND 1, L_0x555db7d14890, L_0x7f49c55b8cc0, C4<1>, C4<1>;
v0x555db7056b80_0 .net "S", 0 0, L_0x555db7d14990;  alias, 1 drivers
v0x555db7057520_0 .net "a", 0 0, L_0x555db7d14890;  alias, 1 drivers
v0x555db7057e40_0 .net "b", 0 0, L_0x7f49c55b8cc0;  alias, 1 drivers
v0x555db70592b0_0 .net "cout", 0 0, L_0x555db7d14a00;  alias, 1 drivers
S_0x555db74906e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db743dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d14b00 .functor XOR 1, L_0x555db7d14d70, L_0x555db7d14990, C4<0>, C4<0>;
L_0x555db7d14c00 .functor AND 1, L_0x555db7d14d70, L_0x555db7d14990, C4<1>, C4<1>;
v0x555db7059c50_0 .net "S", 0 0, L_0x555db7d14b00;  alias, 1 drivers
v0x555db705a570_0 .net "a", 0 0, L_0x555db7d14d70;  alias, 1 drivers
v0x555db703ea10_0 .net "b", 0 0, L_0x555db7d14990;  alias, 1 drivers
v0x555db703f330_0 .net "cout", 0 0, L_0x555db7d14c00;  alias, 1 drivers
S_0x555db7653dc0 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d15170 .functor AND 1, L_0x555db7d13d30, L_0x555db7d14ea0, C4<1>, C4<1>;
v0x555db707df70_0 .net "X", 0 0, L_0x555db7d13d30;  alias, 1 drivers
v0x555db7081de0_0 .net "Y", 0 0, L_0x555db7d14ea0;  alias, 1 drivers
v0x555db7082700_0 .net "Z", 1 0, L_0x555db7d15300;  alias, 1 drivers
L_0x7f49c55b8d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7083460_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b8d98;  1 drivers
v0x555db7083c30_0 .net "z", 0 0, L_0x555db7d15170;  1 drivers
L_0x555db7d15300 .concat [ 1 1 0 0], L_0x555db7d15170, L_0x7f49c55b8d98;
S_0x555db7656640 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db781f770 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b8e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d174e0 .functor BUFZ 1, L_0x7f49c55b8e70, C4<0>, C4<0>, C4<0>;
L_0x555db7d17550 .functor BUFZ 1, L_0x555db7d17170, C4<0>, C4<0>, C4<0>;
v0x555db70a1250_0 .net "S", 1 0, L_0x555db7d17440;  alias, 1 drivers
v0x555db70a1bf0_0 .net "a", 1 0, L_0x555db7d12b20;  alias, 1 drivers
v0x555db70a2510_0 .net "b", 1 0, L_0x555db7d126c0;  alias, 1 drivers
v0x555db7068290 .array "carry", 0 2;
v0x555db7068290_0 .net v0x555db7068290 0, 0 0, L_0x555db7d174e0; 1 drivers
v0x555db7068290_1 .net v0x555db7068290 1, 0 0, L_0x555db7d16aa0; 1 drivers
v0x555db7068290_2 .net v0x555db7068290 2, 0 0, L_0x555db7d17170; 1 drivers
v0x555db7068bb0_0 .net "cin", 0 0, L_0x7f49c55b8e70;  1 drivers
v0x555db7069910_0 .net "cout", 0 0, L_0x555db7d17550;  alias, 1 drivers
L_0x555db7d16ba0 .part L_0x555db7d12b20, 0, 1;
L_0x555db7d16d60 .part L_0x555db7d126c0, 0, 1;
L_0x555db7d171e0 .part L_0x555db7d12b20, 1, 1;
L_0x555db7d17310 .part L_0x555db7d126c0, 1, 1;
L_0x555db7d17440 .concat8 [ 1 1 0 0], L_0x555db7d16850, L_0x555db7d17000;
S_0x555db765c640 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7656640;
 .timescale 0 0;
P_0x555db7828d00 .param/l "i" 0 3 28, +C4<00>;
S_0x555db765ed70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db765c640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d16aa0 .functor OR 1, L_0x555db7d16790, L_0x555db7d169a0, C4<0>, C4<0>;
v0x555db708b1c0_0 .net "S", 0 0, L_0x555db7d16850;  1 drivers
v0x555db708bb60_0 .net "a", 0 0, L_0x555db7d16ba0;  1 drivers
v0x555db708c480_0 .net "b", 0 0, L_0x555db7d16d60;  1 drivers
v0x555db70908e0_0 .net "cin", 0 0, L_0x555db7d174e0;  alias, 1 drivers
v0x555db7091200_0 .net "cout", 0 0, L_0x555db7d16aa0;  alias, 1 drivers
v0x555db7091f60_0 .net "cout1", 0 0, L_0x555db7d16790;  1 drivers
v0x555db7092730_0 .net "cout2", 0 0, L_0x555db7d169a0;  1 drivers
v0x555db70930d0_0 .net "s1", 0 0, L_0x555db7d16680;  1 drivers
S_0x555db76614a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db765ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d16680 .functor XOR 1, L_0x555db7d16ba0, L_0x555db7d16d60, C4<0>, C4<0>;
L_0x555db7d16790 .functor AND 1, L_0x555db7d16ba0, L_0x555db7d16d60, C4<1>, C4<1>;
v0x555db70845d0_0 .net "S", 0 0, L_0x555db7d16680;  alias, 1 drivers
v0x555db7084ef0_0 .net "a", 0 0, L_0x555db7d16ba0;  alias, 1 drivers
v0x555db7086360_0 .net "b", 0 0, L_0x555db7d16d60;  alias, 1 drivers
v0x555db7086d00_0 .net "cout", 0 0, L_0x555db7d16790;  alias, 1 drivers
S_0x555db764f370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db765ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d16850 .functor XOR 1, L_0x555db7d174e0, L_0x555db7d16680, C4<0>, C4<0>;
L_0x555db7d169a0 .functor AND 1, L_0x555db7d174e0, L_0x555db7d16680, C4<1>, C4<1>;
v0x555db7087620_0 .net "S", 0 0, L_0x555db7d16850;  alias, 1 drivers
v0x555db7088a90_0 .net "a", 0 0, L_0x555db7d174e0;  alias, 1 drivers
v0x555db7089430_0 .net "b", 0 0, L_0x555db7d16680;  alias, 1 drivers
v0x555db7089d50_0 .net "cout", 0 0, L_0x555db7d169a0;  alias, 1 drivers
S_0x555db748a3a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7656640;
 .timescale 0 0;
P_0x555db781a1e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7651540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db748a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d17170 .functor OR 1, L_0x555db7d16f90, L_0x555db7d17100, C4<0>, C4<0>;
v0x555db709a660_0 .net "S", 0 0, L_0x555db7d17000;  1 drivers
v0x555db709af80_0 .net "a", 0 0, L_0x555db7d171e0;  1 drivers
v0x555db709c3f0_0 .net "b", 0 0, L_0x555db7d17310;  1 drivers
v0x555db709cd90_0 .net "cin", 0 0, L_0x555db7d16aa0;  alias, 1 drivers
v0x555db709d6b0_0 .net "cout", 0 0, L_0x555db7d17170;  alias, 1 drivers
v0x555db709eb20_0 .net "cout1", 0 0, L_0x555db7d16f90;  1 drivers
v0x555db709f4c0_0 .net "cout2", 0 0, L_0x555db7d17100;  1 drivers
v0x555db709fde0_0 .net "s1", 0 0, L_0x555db7d16f20;  1 drivers
S_0x555db73ffc40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7651540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d16f20 .functor XOR 1, L_0x555db7d171e0, L_0x555db7d17310, C4<0>, C4<0>;
L_0x555db7d16f90 .functor AND 1, L_0x555db7d171e0, L_0x555db7d17310, C4<1>, C4<1>;
v0x555db70939f0_0 .net "S", 0 0, L_0x555db7d16f20;  alias, 1 drivers
v0x555db7094e60_0 .net "a", 0 0, L_0x555db7d171e0;  alias, 1 drivers
v0x555db7095800_0 .net "b", 0 0, L_0x555db7d17310;  alias, 1 drivers
v0x555db7096120_0 .net "cout", 0 0, L_0x555db7d16f90;  alias, 1 drivers
S_0x555db7402370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7651540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d17000 .functor XOR 1, L_0x555db7d16aa0, L_0x555db7d16f20, C4<0>, C4<0>;
L_0x555db7d17100 .functor AND 1, L_0x555db7d16aa0, L_0x555db7d16f20, C4<1>, C4<1>;
v0x555db7097590_0 .net "S", 0 0, L_0x555db7d17000;  alias, 1 drivers
v0x555db7097f30_0 .net "a", 0 0, L_0x555db7d16aa0;  alias, 1 drivers
v0x555db7098850_0 .net "b", 0 0, L_0x555db7d16f20;  alias, 1 drivers
v0x555db7099cc0_0 .net "cout", 0 0, L_0x555db7d17100;  alias, 1 drivers
S_0x555db7404aa0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db779ec60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7d18420 .functor BUFZ 1, L_0x555db7d17550, C4<0>, C4<0>, C4<0>;
L_0x555db7d18540 .functor BUFZ 1, L_0x555db7d17fd0, C4<0>, C4<0>, C4<0>;
v0x555db70b3840_0 .net "S", 1 0, L_0x555db7d18380;  alias, 1 drivers
v0x555db70b4160_0 .net "a", 1 0, L_0x555db7d17440;  alias, 1 drivers
v0x555db70b55d0_0 .net "b", 1 0, L_0x555db7d164b0;  alias, 1 drivers
v0x555db70b5f70 .array "carry", 0 2;
v0x555db70b5f70_0 .net v0x555db70b5f70 0, 0 0, L_0x555db7d18420; 1 drivers
v0x555db70b5f70_1 .net v0x555db70b5f70 1, 0 0, L_0x555db7d17990; 1 drivers
v0x555db70b5f70_2 .net v0x555db70b5f70 2, 0 0, L_0x555db7d17fd0; 1 drivers
v0x555db70b6890_0 .net "cin", 0 0, L_0x555db7d17550;  alias, 1 drivers
v0x555db7130d80_0 .net "cout", 0 0, L_0x555db7d18540;  alias, 1 drivers
L_0x555db7d17a90 .part L_0x555db7d17440, 0, 1;
L_0x555db7d17c50 .part L_0x555db7d164b0, 0, 1;
L_0x555db7d18090 .part L_0x555db7d17440, 1, 1;
L_0x555db7d181c0 .part L_0x555db7d164b0, 1, 1;
L_0x555db7d18380 .concat8 [ 1 1 0 0], L_0x555db7d17740, L_0x555db7d17e60;
S_0x555db74071d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7404aa0;
 .timescale 0 0;
P_0x555db77a8920 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7409900 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74071d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d17990 .functor OR 1, L_0x555db7d17680, L_0x555db7d17890, C4<0>, C4<0>;
v0x555db7070200_0 .net "S", 0 0, L_0x555db7d17740;  1 drivers
v0x555db7071670_0 .net "a", 0 0, L_0x555db7d17a90;  1 drivers
v0x555db7072010_0 .net "b", 0 0, L_0x555db7d17c50;  1 drivers
v0x555db7072930_0 .net "cin", 0 0, L_0x555db7d18420;  alias, 1 drivers
v0x555db7074a00_0 .net "cout", 0 0, L_0x555db7d17990;  alias, 1 drivers
v0x555db70a4ee0_0 .net "cout1", 0 0, L_0x555db7d17680;  1 drivers
v0x555db70a56c0_0 .net "cout2", 0 0, L_0x555db7d17890;  1 drivers
v0x555db70a62e0_0 .net "s1", 0 0, L_0x555db7d175c0;  1 drivers
S_0x555db73f91f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7409900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d175c0 .functor XOR 1, L_0x555db7d17a90, L_0x555db7d17c50, C4<0>, C4<0>;
L_0x555db7d17680 .functor AND 1, L_0x555db7d17a90, L_0x555db7d17c50, C4<1>, C4<1>;
v0x555db706a0e0_0 .net "S", 0 0, L_0x555db7d175c0;  alias, 1 drivers
v0x555db706aa80_0 .net "a", 0 0, L_0x555db7d17a90;  alias, 1 drivers
v0x555db706b3a0_0 .net "b", 0 0, L_0x555db7d17c50;  alias, 1 drivers
v0x555db706c810_0 .net "cout", 0 0, L_0x555db7d17680;  alias, 1 drivers
S_0x555db73e6730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7409900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d17740 .functor XOR 1, L_0x555db7d18420, L_0x555db7d175c0, C4<0>, C4<0>;
L_0x555db7d17890 .functor AND 1, L_0x555db7d18420, L_0x555db7d175c0, C4<1>, C4<1>;
v0x555db706d1b0_0 .net "S", 0 0, L_0x555db7d17740;  alias, 1 drivers
v0x555db706dad0_0 .net "a", 0 0, L_0x555db7d18420;  alias, 1 drivers
v0x555db706ef40_0 .net "b", 0 0, L_0x555db7d175c0;  alias, 1 drivers
v0x555db706f8e0_0 .net "cout", 0 0, L_0x555db7d17890;  alias, 1 drivers
S_0x555db73fd510 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7404aa0;
 .timescale 0 0;
P_0x555db77e4010 .param/l "i" 0 3 28, +C4<01>;
S_0x555db63d0980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73fd510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d17fd0 .functor OR 1, L_0x555db7d17df0, L_0x555db7d17f60, C4<0>, C4<0>;
v0x555db70acbd0_0 .net "S", 0 0, L_0x555db7d17e60;  1 drivers
v0x555db70ae040_0 .net "a", 0 0, L_0x555db7d18090;  1 drivers
v0x555db70ae9e0_0 .net "b", 0 0, L_0x555db7d181c0;  1 drivers
v0x555db70af300_0 .net "cin", 0 0, L_0x555db7d17990;  alias, 1 drivers
v0x555db70b0770_0 .net "cout", 0 0, L_0x555db7d17fd0;  alias, 1 drivers
v0x555db70b1110_0 .net "cout1", 0 0, L_0x555db7d17df0;  1 drivers
v0x555db70b1a30_0 .net "cout2", 0 0, L_0x555db7d17f60;  1 drivers
v0x555db70b2ea0_0 .net "s1", 0 0, L_0x555db7d17d80;  1 drivers
S_0x555db73e8900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db63d0980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d17d80 .functor XOR 1, L_0x555db7d18090, L_0x555db7d181c0, C4<0>, C4<0>;
L_0x555db7d17df0 .functor AND 1, L_0x555db7d18090, L_0x555db7d181c0, C4<1>, C4<1>;
v0x555db70a6ab0_0 .net "S", 0 0, L_0x555db7d17d80;  alias, 1 drivers
v0x555db70a7450_0 .net "a", 0 0, L_0x555db7d18090;  alias, 1 drivers
v0x555db70a7d70_0 .net "b", 0 0, L_0x555db7d181c0;  alias, 1 drivers
v0x555db70a91e0_0 .net "cout", 0 0, L_0x555db7d17df0;  alias, 1 drivers
S_0x555db73eb180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db63d0980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d17e60 .functor XOR 1, L_0x555db7d17990, L_0x555db7d17d80, C4<0>, C4<0>;
L_0x555db7d17f60 .functor AND 1, L_0x555db7d17990, L_0x555db7d17d80, C4<1>, C4<1>;
v0x555db70a9b80_0 .net "S", 0 0, L_0x555db7d17e60;  alias, 1 drivers
v0x555db70aa4a0_0 .net "a", 0 0, L_0x555db7d17990;  alias, 1 drivers
v0x555db70ab910_0 .net "b", 0 0, L_0x555db7d17d80;  alias, 1 drivers
v0x555db70ac2b0_0 .net "cout", 0 0, L_0x555db7d17f60;  alias, 1 drivers
S_0x555db73eda00 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db77f5260 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55b8fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d1a7a0 .functor BUFZ 1, L_0x7f49c55b8fd8, C4<0>, C4<0>, C4<0>;
L_0x555db7d1a830 .functor BUFZ 1, L_0x555db7d1a350, C4<0>, C4<0>, C4<0>;
v0x555db70ecc10_0 .net "S", 3 0, L_0x555db7d1a700;  alias, 1 drivers
v0x555db70ed530_0 .net "a", 3 0, L_0x555db7d185d0;  alias, 1 drivers
v0x555db70ee9a0_0 .net "b", 3 0, L_0x555db7d18690;  alias, 1 drivers
v0x555db70ef340 .array "carry", 0 4;
v0x555db70ef340_0 .net v0x555db70ef340 0, 0 0, L_0x555db7d1a7a0; 1 drivers
v0x555db70ef340_1 .net v0x555db70ef340 1, 0 0, L_0x555db7d18e20; 1 drivers
v0x555db70ef340_2 .net v0x555db70ef340 2, 0 0, L_0x555db7d194f0; 1 drivers
v0x555db70ef340_3 .net v0x555db70ef340 3, 0 0, L_0x555db7d19ca0; 1 drivers
v0x555db70ef340_4 .net v0x555db70ef340 4, 0 0, L_0x555db7d1a350; 1 drivers
v0x555db70efc60_0 .net "cin", 0 0, L_0x7f49c55b8fd8;  1 drivers
v0x555db70f10d0_0 .net "cout", 0 0, L_0x555db7d1a830;  alias, 1 drivers
L_0x555db7d18f60 .part L_0x555db7d185d0, 0, 1;
L_0x555db7d190b0 .part L_0x555db7d18690, 0, 1;
L_0x555db7d19630 .part L_0x555db7d185d0, 1, 1;
L_0x555db7d197f0 .part L_0x555db7d18690, 1, 1;
L_0x555db7d19de0 .part L_0x555db7d185d0, 2, 1;
L_0x555db7d19f10 .part L_0x555db7d18690, 2, 1;
L_0x555db7d1a450 .part L_0x555db7d185d0, 3, 1;
L_0x555db7d1a580 .part L_0x555db7d18690, 3, 1;
L_0x555db7d1a700 .concat8 [ 1 1 1 1], L_0x555db7d18b70, L_0x555db7d19320, L_0x555db7d19ad0, L_0x555db7d1a180;
S_0x555db73f0280 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db73eda00;
 .timescale 0 0;
P_0x555db77edcd0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db73f2b00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73f0280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d18e20 .functor OR 1, L_0x555db7d18a90, L_0x555db7d18d00, C4<0>, C4<0>;
v0x555db7139a00_0 .net "S", 0 0, L_0x555db7d18b70;  1 drivers
v0x555db713a320_0 .net "a", 0 0, L_0x555db7d18f60;  1 drivers
v0x555db713c3f0_0 .net "b", 0 0, L_0x555db7d190b0;  1 drivers
v0x555db71356e0_0 .net "cin", 0 0, L_0x555db7d1a7a0;  alias, 1 drivers
v0x555db713ca00_0 .net "cout", 0 0, L_0x555db7d18e20;  alias, 1 drivers
v0x555db70bc160_0 .net "cout1", 0 0, L_0x555db7d18a90;  1 drivers
v0x555db70bca80_0 .net "cout2", 0 0, L_0x555db7d18d00;  1 drivers
v0x555db70bf680_0 .net "s1", 0 0, L_0x555db7d18980;  1 drivers
S_0x555db73f5380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73f2b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d18980 .functor XOR 1, L_0x555db7d18f60, L_0x555db7d190b0, C4<0>, C4<0>;
L_0x555db7d18a90 .functor AND 1, L_0x555db7d18f60, L_0x555db7d190b0, C4<1>, C4<1>;
v0x555db71316a0_0 .net "S", 0 0, L_0x555db7d18980;  alias, 1 drivers
v0x555db7132d40_0 .net "a", 0 0, L_0x555db7d18f60;  alias, 1 drivers
v0x555db71336c0_0 .net "b", 0 0, L_0x555db7d190b0;  alias, 1 drivers
v0x555db7133fe0_0 .net "cout", 0 0, L_0x555db7d18a90;  alias, 1 drivers
S_0x555db63d0540 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73f2b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d18b70 .functor XOR 1, L_0x555db7d1a7a0, L_0x555db7d18980, C4<0>, C4<0>;
L_0x555db7d18d00 .functor AND 1, L_0x555db7d1a7a0, L_0x555db7d18980, C4<1>, C4<1>;
v0x555db7137210_0 .net "S", 0 0, L_0x555db7d18b70;  alias, 1 drivers
v0x555db7137b30_0 .net "a", 0 0, L_0x555db7d1a7a0;  alias, 1 drivers
v0x555db7138890_0 .net "b", 0 0, L_0x555db7d18980;  alias, 1 drivers
v0x555db7139060_0 .net "cout", 0 0, L_0x555db7d18d00;  alias, 1 drivers
S_0x555db73a9e10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db73eda00;
 .timescale 0 0;
P_0x555db77da5e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db73ac540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73a9e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d194f0 .functor OR 1, L_0x555db7d19290, L_0x555db7d19460, C4<0>, C4<0>;
v0x555db70c40d0_0 .net "S", 0 0, L_0x555db7d19320;  1 drivers
v0x555db70c6cd0_0 .net "a", 0 0, L_0x555db7d19630;  1 drivers
v0x555db70c75f0_0 .net "b", 0 0, L_0x555db7d197f0;  1 drivers
v0x555db70c4b10_0 .net "cin", 0 0, L_0x555db7d18e20;  alias, 1 drivers
v0x555db70c50d0_0 .net "cout", 0 0, L_0x555db7d194f0;  alias, 1 drivers
v0x555db70c94b0_0 .net "cout1", 0 0, L_0x555db7d19290;  1 drivers
v0x555db70c4d60_0 .net "cout2", 0 0, L_0x555db7d19460;  1 drivers
v0x555db70d2810_0 .net "s1", 0 0, L_0x555db7d191e0;  1 drivers
S_0x555db73aec70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73ac540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d191e0 .functor XOR 1, L_0x555db7d19630, L_0x555db7d197f0, C4<0>, C4<0>;
L_0x555db7d19290 .functor AND 1, L_0x555db7d19630, L_0x555db7d197f0, C4<1>, C4<1>;
v0x555db70bffa0_0 .net "S", 0 0, L_0x555db7d191e0;  alias, 1 drivers
v0x555db70c1710_0 .net "a", 0 0, L_0x555db7d19630;  alias, 1 drivers
v0x555db70bd4c0_0 .net "b", 0 0, L_0x555db7d197f0;  alias, 1 drivers
v0x555db70bda80_0 .net "cout", 0 0, L_0x555db7d19290;  alias, 1 drivers
S_0x555db73b13a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73ac540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d19320 .functor XOR 1, L_0x555db7d18e20, L_0x555db7d191e0, C4<0>, C4<0>;
L_0x555db7d19460 .functor AND 1, L_0x555db7d18e20, L_0x555db7d191e0, C4<1>, C4<1>;
v0x555db70c1e60_0 .net "S", 0 0, L_0x555db7d19320;  alias, 1 drivers
v0x555db70bd710_0 .net "a", 0 0, L_0x555db7d18e20;  alias, 1 drivers
v0x555db70ba270_0 .net "b", 0 0, L_0x555db7d191e0;  alias, 1 drivers
v0x555db70c37b0_0 .net "cout", 0 0, L_0x555db7d19460;  alias, 1 drivers
S_0x555db73b3ad0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db73eda00;
 .timescale 0 0;
P_0x555db77b6360 .param/l "i" 0 3 28, +C4<010>;
S_0x555db73b6200 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73b3ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d19ca0 .functor OR 1, L_0x555db7d19a40, L_0x555db7d19c10, C4<0>, C4<0>;
v0x555db70da3a0_0 .net "S", 0 0, L_0x555db7d19ad0;  1 drivers
v0x555db70dad40_0 .net "a", 0 0, L_0x555db7d19de0;  1 drivers
v0x555db70db660_0 .net "b", 0 0, L_0x555db7d19f10;  1 drivers
v0x555db70dfa20_0 .net "cin", 0 0, L_0x555db7d194f0;  alias, 1 drivers
v0x555db70e0340_0 .net "cout", 0 0, L_0x555db7d19ca0;  alias, 1 drivers
v0x555db70e1870_0 .net "cout1", 0 0, L_0x555db7d19a40;  1 drivers
v0x555db70e2210_0 .net "cout2", 0 0, L_0x555db7d19c10;  1 drivers
v0x555db70e2b30_0 .net "s1", 0 0, L_0x555db7d199b0;  1 drivers
S_0x555db71d7f90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73b6200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d199b0 .functor XOR 1, L_0x555db7d19de0, L_0x555db7d19f10, C4<0>, C4<0>;
L_0x555db7d19a40 .functor AND 1, L_0x555db7d19de0, L_0x555db7d19f10, C4<1>, C4<1>;
v0x555db70d3130_0 .net "S", 0 0, L_0x555db7d199b0;  alias, 1 drivers
v0x555db70d3e90_0 .net "a", 0 0, L_0x555db7d19de0;  alias, 1 drivers
v0x555db70d4660_0 .net "b", 0 0, L_0x555db7d19f10;  alias, 1 drivers
v0x555db70d5000_0 .net "cout", 0 0, L_0x555db7d19a40;  alias, 1 drivers
S_0x555db73a76e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73b6200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d19ad0 .functor XOR 1, L_0x555db7d194f0, L_0x555db7d199b0, C4<0>, C4<0>;
L_0x555db7d19c10 .functor AND 1, L_0x555db7d194f0, L_0x555db7d199b0, C4<1>, C4<1>;
v0x555db70d5920_0 .net "S", 0 0, L_0x555db7d19ad0;  alias, 1 drivers
v0x555db70d8550_0 .net "a", 0 0, L_0x555db7d194f0;  alias, 1 drivers
v0x555db70d8e70_0 .net "b", 0 0, L_0x555db7d199b0;  alias, 1 drivers
v0x555db70d9bd0_0 .net "cout", 0 0, L_0x555db7d19c10;  alias, 1 drivers
S_0x555db7396490 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db73eda00;
 .timescale 0 0;
P_0x555db77b2010 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7398bc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7396490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1a350 .functor OR 1, L_0x555db7d1a0f0, L_0x555db7d1a2c0, C4<0>, C4<0>;
v0x555db70cd4b0_0 .net "S", 0 0, L_0x555db7d1a180;  1 drivers
v0x555db70cdc80_0 .net "a", 0 0, L_0x555db7d1a450;  1 drivers
v0x555db70ce620_0 .net "b", 0 0, L_0x555db7d1a580;  1 drivers
v0x555db70cef40_0 .net "cin", 0 0, L_0x555db7d19ca0;  alias, 1 drivers
v0x555db70ea4c0_0 .net "cout", 0 0, L_0x555db7d1a350;  alias, 1 drivers
v0x555db70ead40_0 .net "cout1", 0 0, L_0x555db7d1a0f0;  1 drivers
v0x555db70ebaa0_0 .net "cout2", 0 0, L_0x555db7d1a2c0;  1 drivers
v0x555db70ec270_0 .net "s1", 0 0, L_0x555db7d1a040;  1 drivers
S_0x555db739b2f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7398bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1a040 .functor XOR 1, L_0x555db7d1a450, L_0x555db7d1a580, C4<0>, C4<0>;
L_0x555db7d1a0f0 .functor AND 1, L_0x555db7d1a450, L_0x555db7d1a580, C4<1>, C4<1>;
v0x555db70e3fa0_0 .net "S", 0 0, L_0x555db7d1a040;  alias, 1 drivers
v0x555db70e4940_0 .net "a", 0 0, L_0x555db7d1a450;  alias, 1 drivers
v0x555db70e5260_0 .net "b", 0 0, L_0x555db7d1a580;  alias, 1 drivers
v0x555db70e66d0_0 .net "cout", 0 0, L_0x555db7d1a0f0;  alias, 1 drivers
S_0x555db739da20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7398bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1a180 .functor XOR 1, L_0x555db7d19ca0, L_0x555db7d1a040, C4<0>, C4<0>;
L_0x555db7d1a2c0 .functor AND 1, L_0x555db7d19ca0, L_0x555db7d1a040, C4<1>, C4<1>;
v0x555db70e7070_0 .net "S", 0 0, L_0x555db7d1a180;  alias, 1 drivers
v0x555db70e7990_0 .net "a", 0 0, L_0x555db7d19ca0;  alias, 1 drivers
v0x555db70cbe30_0 .net "b", 0 0, L_0x555db7d1a040;  alias, 1 drivers
v0x555db70cc750_0 .net "cout", 0 0, L_0x555db7d1a2c0;  alias, 1 drivers
S_0x555db73a0150 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7078890 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d153a0 .functor NOT 2, L_0x555db7d15300, C4<00>, C4<00>, C4<00>;
v0x555db711e5d0_0 .net "cout", 0 0, L_0x555db7d163d0;  1 drivers
v0x555db711fa40_0 .net "i", 1 0, L_0x555db7d15300;  alias, 1 drivers
v0x555db71203e0_0 .net "o", 1 0, L_0x555db7d162c0;  alias, 1 drivers
v0x555db7120d00_0 .net "temp2", 1 0, L_0x555db7d153a0;  1 drivers
S_0x555db73a2880 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db73a0150;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db77548d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b8e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d16360 .functor BUFZ 1, L_0x7f49c55b8e28, C4<0>, C4<0>, C4<0>;
L_0x555db7d163d0 .functor BUFZ 1, L_0x555db7d15f10, C4<0>, C4<0>, C4<0>;
v0x555db7117100_0 .net "S", 1 0, L_0x555db7d162c0;  alias, 1 drivers
v0x555db711b4c0_0 .net "a", 1 0, L_0x555db7d153a0;  alias, 1 drivers
L_0x7f49c55b8de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db711bde0_0 .net "b", 1 0, L_0x7f49c55b8de0;  1 drivers
v0x555db711cb40 .array "carry", 0 2;
v0x555db711cb40_0 .net v0x555db711cb40 0, 0 0, L_0x555db7d16360; 1 drivers
v0x555db711cb40_1 .net v0x555db711cb40 1, 0 0, L_0x555db7d15910; 1 drivers
v0x555db711cb40_2 .net v0x555db711cb40 2, 0 0, L_0x555db7d15f10; 1 drivers
v0x555db711d310_0 .net "cin", 0 0, L_0x7f49c55b8e28;  1 drivers
v0x555db711dcb0_0 .net "cout", 0 0, L_0x555db7d163d0;  alias, 1 drivers
L_0x555db7d15a10 .part L_0x555db7d153a0, 0, 1;
L_0x555db7d15b40 .part L_0x7f49c55b8de0, 0, 1;
L_0x555db7d15fd0 .part L_0x555db7d153a0, 1, 1;
L_0x555db7d16190 .part L_0x7f49c55b8de0, 1, 1;
L_0x555db7d162c0 .concat8 [ 1 1 0 0], L_0x555db7d156c0, L_0x555db7d15d50;
S_0x555db73a4fb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db73a2880;
 .timescale 0 0;
P_0x555db7748f50 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7338550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73a4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d15910 .functor OR 1, L_0x555db7d15600, L_0x555db7d15810, C4<0>, C4<0>;
v0x555db70f8f60_0 .net "S", 0 0, L_0x555db7d156c0;  1 drivers
v0x555db70f9520_0 .net "a", 0 0, L_0x555db7d15a10;  1 drivers
v0x555db70fd900_0 .net "b", 0 0, L_0x555db7d15b40;  1 drivers
v0x555db70f91b0_0 .net "cin", 0 0, L_0x555db7d16360;  alias, 1 drivers
v0x555db70f5d10_0 .net "cout", 0 0, L_0x555db7d15910;  alias, 1 drivers
v0x555db70ff250_0 .net "cout1", 0 0, L_0x555db7d15600;  1 drivers
v0x555db70ffb70_0 .net "cout2", 0 0, L_0x555db7d15810;  1 drivers
v0x555db7102770_0 .net "s1", 0 0, L_0x555db7d154f0;  1 drivers
S_0x555db738eb50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7338550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d154f0 .functor XOR 1, L_0x555db7d15a10, L_0x555db7d15b40, C4<0>, C4<0>;
L_0x555db7d15600 .functor AND 1, L_0x555db7d15a10, L_0x555db7d15b40, C4<1>, C4<1>;
v0x555db70f1a70_0 .net "S", 0 0, L_0x555db7d154f0;  alias, 1 drivers
v0x555db70f2390_0 .net "a", 0 0, L_0x555db7d15a10;  alias, 1 drivers
v0x555db70d1970_0 .net "b", 0 0, L_0x555db7d15b40;  alias, 1 drivers
v0x555db70f7c00_0 .net "cout", 0 0, L_0x555db7d15600;  alias, 1 drivers
S_0x555db7329a30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7338550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d156c0 .functor XOR 1, L_0x555db7d16360, L_0x555db7d154f0, C4<0>, C4<0>;
L_0x555db7d15810 .functor AND 1, L_0x555db7d16360, L_0x555db7d154f0, C4<1>, C4<1>;
v0x555db70f8520_0 .net "S", 0 0, L_0x555db7d156c0;  alias, 1 drivers
v0x555db70fb120_0 .net "a", 0 0, L_0x555db7d16360;  alias, 1 drivers
v0x555db70fba40_0 .net "b", 0 0, L_0x555db7d154f0;  alias, 1 drivers
v0x555db70fd1b0_0 .net "cout", 0 0, L_0x555db7d15810;  alias, 1 drivers
S_0x555db732c160 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db73a2880;
 .timescale 0 0;
P_0x555db77780c0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db732e890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db732c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d15f10 .functor OR 1, L_0x555db7d15ce0, L_0x555db7d15ea0, C4<0>, C4<0>;
v0x555db7110100_0 .net "S", 0 0, L_0x555db7d15d50;  1 drivers
v0x555db7110aa0_0 .net "a", 0 0, L_0x555db7d15fd0;  1 drivers
v0x555db71113c0_0 .net "b", 0 0, L_0x555db7d16190;  1 drivers
v0x555db7113ff0_0 .net "cin", 0 0, L_0x555db7d15910;  alias, 1 drivers
v0x555db7114910_0 .net "cout", 0 0, L_0x555db7d15f10;  alias, 1 drivers
v0x555db7115670_0 .net "cout1", 0 0, L_0x555db7d15ce0;  1 drivers
v0x555db7115e40_0 .net "cout2", 0 0, L_0x555db7d15ea0;  1 drivers
v0x555db71167e0_0 .net "s1", 0 0, L_0x555db7d15c70;  1 drivers
S_0x555db7330fc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db732e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d15c70 .functor XOR 1, L_0x555db7d15fd0, L_0x555db7d16190, C4<0>, C4<0>;
L_0x555db7d15ce0 .functor AND 1, L_0x555db7d15fd0, L_0x555db7d16190, C4<1>, C4<1>;
v0x555db7103090_0 .net "S", 0 0, L_0x555db7d15c70;  alias, 1 drivers
v0x555db71005b0_0 .net "a", 0 0, L_0x555db7d15fd0;  alias, 1 drivers
v0x555db7100b70_0 .net "b", 0 0, L_0x555db7d16190;  alias, 1 drivers
v0x555db7104f50_0 .net "cout", 0 0, L_0x555db7d15ce0;  alias, 1 drivers
S_0x555db73336f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db732e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d15d50 .functor XOR 1, L_0x555db7d15910, L_0x555db7d15c70, C4<0>, C4<0>;
L_0x555db7d15ea0 .functor AND 1, L_0x555db7d15910, L_0x555db7d15c70, C4<1>, C4<1>;
v0x555db7100800_0 .net "S", 0 0, L_0x555db7d15d50;  alias, 1 drivers
v0x555db710e2b0_0 .net "a", 0 0, L_0x555db7d15910;  alias, 1 drivers
v0x555db710ebd0_0 .net "b", 0 0, L_0x555db7d15c70;  alias, 1 drivers
v0x555db710f930_0 .net "cout", 0 0, L_0x555db7d15ea0;  alias, 1 drivers
S_0x555db7335e20 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db74c39a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db775d7e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d1c6d0 .functor BUFZ 1, L_0x555db7d1a830, C4<0>, C4<0>, C4<0>;
L_0x555db7d1c810 .functor BUFZ 1, L_0x555db7d1c280, C4<0>, C4<0>, C4<0>;
v0x555db716ccc0_0 .net "S", 3 0, L_0x555db7d1c630;  alias, 1 drivers
v0x555db716d5e0_0 .net "a", 3 0, L_0x555db7d1a700;  alias, 1 drivers
v0x555db71719a0_0 .net "b", 3 0, L_0x555db7d187d0;  alias, 1 drivers
v0x555db71722c0 .array "carry", 0 4;
v0x555db71722c0_0 .net v0x555db71722c0 0, 0 0, L_0x555db7d1c6d0; 1 drivers
v0x555db71722c0_1 .net v0x555db71722c0 1, 0 0, L_0x555db7d1ad50; 1 drivers
v0x555db71722c0_2 .net v0x555db71722c0 2, 0 0, L_0x555db7d1b4b0; 1 drivers
v0x555db71722c0_3 .net v0x555db71722c0 3, 0 0, L_0x555db7d1bbd0; 1 drivers
v0x555db71722c0_4 .net v0x555db71722c0 4, 0 0, L_0x555db7d1c280; 1 drivers
v0x555db7173020_0 .net "cin", 0 0, L_0x555db7d1a830;  alias, 1 drivers
v0x555db71737f0_0 .net "cout", 0 0, L_0x555db7d1c810;  alias, 1 drivers
L_0x555db7d1ae90 .part L_0x555db7d1a700, 0, 1;
L_0x555db7d1b070 .part L_0x555db7d187d0, 0, 1;
L_0x555db7d1b5f0 .part L_0x555db7d1a700, 1, 1;
L_0x555db7d1b720 .part L_0x555db7d187d0, 1, 1;
L_0x555db7d1bd10 .part L_0x555db7d1a700, 2, 1;
L_0x555db7d1be40 .part L_0x555db7d187d0, 2, 1;
L_0x555db7d1c380 .part L_0x555db7d1a700, 3, 1;
L_0x555db7d1c4b0 .part L_0x555db7d187d0, 3, 1;
L_0x555db7d1c630 .concat8 [ 1 1 1 1], L_0x555db7d1aaa0, L_0x555db7d1b2e0, L_0x555db7d1ba00, L_0x555db7d1c0b0;
S_0x555db738c420 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7335e20;
 .timescale 0 0;
P_0x555db7746f10 .param/l "i" 0 3 28, +C4<00>;
S_0x555db737b1d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db738c420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1ad50 .functor OR 1, L_0x555db7d1a9c0, L_0x555db7d1ac30, C4<0>, C4<0>;
v0x555db710a9e0_0 .net "S", 0 0, L_0x555db7d1aaa0;  1 drivers
v0x555db710cb40_0 .net "a", 0 0, L_0x555db7d1ae90;  1 drivers
v0x555db7125f60_0 .net "b", 0 0, L_0x555db7d1b070;  1 drivers
v0x555db71267e0_0 .net "cin", 0 0, L_0x555db7d1c6d0;  alias, 1 drivers
v0x555db7127540_0 .net "cout", 0 0, L_0x555db7d1ad50;  alias, 1 drivers
v0x555db7127d10_0 .net "cout1", 0 0, L_0x555db7d1a9c0;  1 drivers
v0x555db71286b0_0 .net "cout2", 0 0, L_0x555db7d1ac30;  1 drivers
v0x555db7128fd0_0 .net "s1", 0 0, L_0x555db7d1a8c0;  1 drivers
S_0x555db737d900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db737b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1a8c0 .functor XOR 1, L_0x555db7d1ae90, L_0x555db7d1b070, C4<0>, C4<0>;
L_0x555db7d1a9c0 .functor AND 1, L_0x555db7d1ae90, L_0x555db7d1b070, C4<1>, C4<1>;
v0x555db7122170_0 .net "S", 0 0, L_0x555db7d1a8c0;  alias, 1 drivers
v0x555db7122b10_0 .net "a", 0 0, L_0x555db7d1ae90;  alias, 1 drivers
v0x555db7123430_0 .net "b", 0 0, L_0x555db7d1b070;  alias, 1 drivers
v0x555db71078d0_0 .net "cout", 0 0, L_0x555db7d1a9c0;  alias, 1 drivers
S_0x555db7380030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db737b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1aaa0 .functor XOR 1, L_0x555db7d1c6d0, L_0x555db7d1a8c0, C4<0>, C4<0>;
L_0x555db7d1ac30 .functor AND 1, L_0x555db7d1c6d0, L_0x555db7d1a8c0, C4<1>, C4<1>;
v0x555db71081f0_0 .net "S", 0 0, L_0x555db7d1aaa0;  alias, 1 drivers
v0x555db7108f50_0 .net "a", 0 0, L_0x555db7d1c6d0;  alias, 1 drivers
v0x555db7109720_0 .net "b", 0 0, L_0x555db7d1a8c0;  alias, 1 drivers
v0x555db710a0c0_0 .net "cout", 0 0, L_0x555db7d1ac30;  alias, 1 drivers
S_0x555db7382760 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7335e20;
 .timescale 0 0;
P_0x555db7739de0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7384e90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7382760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1b4b0 .functor OR 1, L_0x555db7d1b250, L_0x555db7d1b420, C4<0>, C4<0>;
v0x555db713ebf0_0 .net "S", 0 0, L_0x555db7d1b2e0;  1 drivers
v0x555db7140290_0 .net "a", 0 0, L_0x555db7d1b5f0;  1 drivers
v0x555db7140c10_0 .net "b", 0 0, L_0x555db7d1b720;  1 drivers
v0x555db7141530_0 .net "cin", 0 0, L_0x555db7d1ad50;  alias, 1 drivers
v0x555db7144760_0 .net "cout", 0 0, L_0x555db7d1b4b0;  alias, 1 drivers
v0x555db7145080_0 .net "cout1", 0 0, L_0x555db7d1b250;  1 drivers
v0x555db7145de0_0 .net "cout2", 0 0, L_0x555db7d1b420;  1 drivers
v0x555db71465b0_0 .net "s1", 0 0, L_0x555db7d1b1a0;  1 drivers
S_0x555db73875c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7384e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1b1a0 .functor XOR 1, L_0x555db7d1b5f0, L_0x555db7d1b720, C4<0>, C4<0>;
L_0x555db7d1b250 .functor AND 1, L_0x555db7d1b5f0, L_0x555db7d1b720, C4<1>, C4<1>;
v0x555db712a440_0 .net "S", 0 0, L_0x555db7d1b1a0;  alias, 1 drivers
v0x555db712ade0_0 .net "a", 0 0, L_0x555db7d1b5f0;  alias, 1 drivers
v0x555db712b700_0 .net "b", 0 0, L_0x555db7d1b720;  alias, 1 drivers
v0x555db712cb70_0 .net "cout", 0 0, L_0x555db7d1b250;  alias, 1 drivers
S_0x555db7389cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7384e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1b2e0 .functor XOR 1, L_0x555db7d1ad50, L_0x555db7d1b1a0, C4<0>, C4<0>;
L_0x555db7d1b420 .functor AND 1, L_0x555db7d1ad50, L_0x555db7d1b1a0, C4<1>, C4<1>;
v0x555db712d510_0 .net "S", 0 0, L_0x555db7d1b2e0;  alias, 1 drivers
v0x555db712de30_0 .net "a", 0 0, L_0x555db7d1ad50;  alias, 1 drivers
v0x555db710d410_0 .net "b", 0 0, L_0x555db7d1b1a0;  alias, 1 drivers
v0x555db713e2d0_0 .net "cout", 0 0, L_0x555db7d1b420;  alias, 1 drivers
S_0x555db7378aa0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7335e20;
 .timescale 0 0;
P_0x555db7712de0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7360550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7378aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1bbd0 .functor OR 1, L_0x555db7d1b970, L_0x555db7d1bb40, C4<0>, C4<0>;
v0x555db7153690_0 .net "S", 0 0, L_0x555db7d1ba00;  1 drivers
v0x555db714f440_0 .net "a", 0 0, L_0x555db7d1bd10;  1 drivers
v0x555db714fa00_0 .net "b", 0 0, L_0x555db7d1be40;  1 drivers
v0x555db7153de0_0 .net "cin", 0 0, L_0x555db7d1b4b0;  alias, 1 drivers
v0x555db714f690_0 .net "cout", 0 0, L_0x555db7d1bbd0;  alias, 1 drivers
v0x555db714c1f0_0 .net "cout1", 0 0, L_0x555db7d1b970;  1 drivers
v0x555db7155730_0 .net "cout2", 0 0, L_0x555db7d1bb40;  1 drivers
v0x555db7156050_0 .net "s1", 0 0, L_0x555db7d1b8e0;  1 drivers
S_0x555db7362c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7360550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1b8e0 .functor XOR 1, L_0x555db7d1bd10, L_0x555db7d1be40, C4<0>, C4<0>;
L_0x555db7d1b970 .functor AND 1, L_0x555db7d1bd10, L_0x555db7d1be40, C4<1>, C4<1>;
v0x555db7146f50_0 .net "S", 0 0, L_0x555db7d1b8e0;  alias, 1 drivers
v0x555db7147870_0 .net "a", 0 0, L_0x555db7d1bd10;  alias, 1 drivers
v0x555db7142c30_0 .net "b", 0 0, L_0x555db7d1be40;  alias, 1 drivers
v0x555db7149f50_0 .net "cout", 0 0, L_0x555db7d1b970;  alias, 1 drivers
S_0x555db73653b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7360550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1ba00 .functor XOR 1, L_0x555db7d1b4b0, L_0x555db7d1b8e0, C4<0>, C4<0>;
L_0x555db7d1bb40 .functor AND 1, L_0x555db7d1b4b0, L_0x555db7d1b8e0, C4<1>, C4<1>;
v0x555db714e0e0_0 .net "S", 0 0, L_0x555db7d1ba00;  alias, 1 drivers
v0x555db714ea00_0 .net "a", 0 0, L_0x555db7d1b4b0;  alias, 1 drivers
v0x555db7151600_0 .net "b", 0 0, L_0x555db7d1b8e0;  alias, 1 drivers
v0x555db7151f20_0 .net "cout", 0 0, L_0x555db7d1bb40;  alias, 1 drivers
S_0x555db736ede0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7335e20;
 .timescale 0 0;
P_0x555db76ebbd0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7371510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db736ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1c280 .functor OR 1, L_0x555db7d1c020, L_0x555db7d1c1f0, C4<0>, C4<0>;
v0x555db7165e10_0 .net "S", 0 0, L_0x555db7d1c0b0;  1 drivers
v0x555db71665e0_0 .net "a", 0 0, L_0x555db7d1c380;  1 drivers
v0x555db7166f80_0 .net "b", 0 0, L_0x555db7d1c4b0;  1 drivers
v0x555db71678a0_0 .net "cin", 0 0, L_0x555db7d1bbd0;  alias, 1 drivers
v0x555db716a4d0_0 .net "cout", 0 0, L_0x555db7d1c280;  alias, 1 drivers
v0x555db716adf0_0 .net "cout1", 0 0, L_0x555db7d1c020;  1 drivers
v0x555db716bb50_0 .net "cout2", 0 0, L_0x555db7d1c1f0;  1 drivers
v0x555db716c320_0 .net "s1", 0 0, L_0x555db7d1bf70;  1 drivers
S_0x555db7373c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7371510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1bf70 .functor XOR 1, L_0x555db7d1c380, L_0x555db7d1c4b0, C4<0>, C4<0>;
L_0x555db7d1c020 .functor AND 1, L_0x555db7d1c380, L_0x555db7d1c4b0, C4<1>, C4<1>;
v0x555db7158c50_0 .net "S", 0 0, L_0x555db7d1bf70;  alias, 1 drivers
v0x555db7159570_0 .net "a", 0 0, L_0x555db7d1c380;  alias, 1 drivers
v0x555db7156a90_0 .net "b", 0 0, L_0x555db7d1c4b0;  alias, 1 drivers
v0x555db7157050_0 .net "cout", 0 0, L_0x555db7d1c020;  alias, 1 drivers
S_0x555db7376370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7371510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1c0b0 .functor XOR 1, L_0x555db7d1bbd0, L_0x555db7d1bf70, C4<0>, C4<0>;
L_0x555db7d1c1f0 .functor AND 1, L_0x555db7d1bbd0, L_0x555db7d1bf70, C4<1>, C4<1>;
v0x555db715b430_0 .net "S", 0 0, L_0x555db7d1c0b0;  alias, 1 drivers
v0x555db7156ce0_0 .net "a", 0 0, L_0x555db7d1bbd0;  alias, 1 drivers
v0x555db7164790_0 .net "b", 0 0, L_0x555db7d1bf70;  alias, 1 drivers
v0x555db71650b0_0 .net "cout", 0 0, L_0x555db7d1c1f0;  alias, 1 drivers
S_0x555db735de20 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db76d3fc0 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db7227680_0 .net "S", 4 0, L_0x555db7d23bb0;  alias, 1 drivers
L_0x7f49c55b9140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db7228020_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b9140;  1 drivers
v0x555db7228940_0 .net *"_ivl_4", 4 0, L_0x555db7d21210;  1 drivers
L_0x7f49c55b9188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db722cd00_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55b9188;  1 drivers
v0x555db722d620_0 .net *"_ivl_8", 4 0, L_0x555db7d21300;  1 drivers
v0x555db722eb50_0 .net "a", 3 0, L_0x555db7d0d3d0;  alias, 1 drivers
v0x555db722f4f0_0 .net "b", 3 0, L_0x555db7d02380;  alias, 1 drivers
v0x555db722fe10_0 .net "c", 4 0, L_0x555db7d1f1e0;  alias, 1 drivers
v0x555db7231280_0 .net "c1", 0 0, L_0x555db7d21130;  1 drivers
v0x555db7231c20_0 .net "c2", 0 0, L_0x555db7d23ce0;  1 drivers
v0x555db7232540_0 .net "t_pad", 4 0, L_0x555db7d21430;  1 drivers
v0x555db72339b0_0 .net "temp", 3 0, L_0x555db7d21000;  1 drivers
L_0x555db7d21210 .concat [ 4 1 0 0], L_0x555db7d21000, L_0x7f49c55b9140;
L_0x555db7d21300 .concat [ 4 1 0 0], L_0x555db7d21000, L_0x7f49c55b9188;
L_0x555db7d21430 .functor MUXZ 5, L_0x555db7d21300, L_0x555db7d21210, L_0x555db7d21130, C4<>;
S_0x555db7345f90 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db735de20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db76c0a80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55b90f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d210a0 .functor BUFZ 1, L_0x7f49c55b90f8, C4<0>, C4<0>, C4<0>;
L_0x555db7d21130 .functor BUFZ 1, L_0x555db7d20c50, C4<0>, C4<0>, C4<0>;
v0x555db7193da0_0 .net "S", 3 0, L_0x555db7d21000;  alias, 1 drivers
v0x555db71c4280_0 .net "a", 3 0, L_0x555db7d0d3d0;  alias, 1 drivers
v0x555db71c4a60_0 .net "b", 3 0, L_0x555db7d02380;  alias, 1 drivers
v0x555db71c5680 .array "carry", 0 4;
v0x555db71c5680_0 .net v0x555db71c5680 0, 0 0, L_0x555db7d210a0; 1 drivers
v0x555db71c5680_1 .net v0x555db71c5680 1, 0 0, L_0x555db7d1f7b0; 1 drivers
v0x555db71c5680_2 .net v0x555db71c5680 2, 0 0, L_0x555db7d1fe80; 1 drivers
v0x555db71c5680_3 .net v0x555db71c5680 3, 0 0, L_0x555db7d20560; 1 drivers
v0x555db71c5680_4 .net v0x555db71c5680 4, 0 0, L_0x555db7d20c50; 1 drivers
v0x555db71c5e50_0 .net "cin", 0 0, L_0x7f49c55b90f8;  1 drivers
v0x555db71c67f0_0 .net "cout", 0 0, L_0x555db7d21130;  alias, 1 drivers
L_0x555db7d1f8f0 .part L_0x555db7d0d3d0, 0, 1;
L_0x555db7d1fa40 .part L_0x555db7d02380, 0, 1;
L_0x555db7d1ffc0 .part L_0x555db7d0d3d0, 1, 1;
L_0x555db7d200f0 .part L_0x555db7d02380, 1, 1;
L_0x555db7d206a0 .part L_0x555db7d0d3d0, 2, 1;
L_0x555db7d207d0 .part L_0x555db7d02380, 2, 1;
L_0x555db7d20d50 .part L_0x555db7d0d3d0, 3, 1;
L_0x555db7d20e80 .part L_0x555db7d02380, 3, 1;
L_0x555db7d21000 .concat8 [ 1 1 1 1], L_0x555db7d1f500, L_0x555db7d1fcb0, L_0x555db7d20340, L_0x555db7d20ac0;
S_0x555db73486c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7345f90;
 .timescale 0 0;
P_0x555db76b4f90 .param/l "i" 0 3 28, +C4<00>;
S_0x555db734adf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73486c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1f7b0 .functor OR 1, L_0x555db7d1f470, L_0x555db7d1f690, C4<0>, C4<0>;
v0x555db719c9f0_0 .net "S", 0 0, L_0x555db7d1f500;  1 drivers
v0x555db719d310_0 .net "a", 0 0, L_0x555db7d1f8f0;  1 drivers
v0x555db71a1180_0 .net "b", 0 0, L_0x555db7d1fa40;  1 drivers
v0x555db71a1aa0_0 .net "cin", 0 0, L_0x555db7d210a0;  alias, 1 drivers
v0x555db71a2800_0 .net "cout", 0 0, L_0x555db7d1f7b0;  alias, 1 drivers
v0x555db71a2fd0_0 .net "cout1", 0 0, L_0x555db7d1f470;  1 drivers
v0x555db71a3970_0 .net "cout2", 0 0, L_0x555db7d1f690;  1 drivers
v0x555db71a4290_0 .net "s1", 0 0, L_0x555db7d1f3c0;  1 drivers
S_0x555db734d520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db734adf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1f3c0 .functor XOR 1, L_0x555db7d1f8f0, L_0x555db7d1fa40, C4<0>, C4<0>;
L_0x555db7d1f470 .functor AND 1, L_0x555db7d1f8f0, L_0x555db7d1fa40, C4<1>, C4<1>;
v0x555db7196a20_0 .net "S", 0 0, L_0x555db7d1f3c0;  alias, 1 drivers
v0x555db71971f0_0 .net "a", 0 0, L_0x555db7d1f8f0;  alias, 1 drivers
v0x555db7197b90_0 .net "b", 0 0, L_0x555db7d1fa40;  alias, 1 drivers
v0x555db71984b0_0 .net "cout", 0 0, L_0x555db7d1f470;  alias, 1 drivers
S_0x555db7356890 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db734adf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1f500 .functor XOR 1, L_0x555db7d210a0, L_0x555db7d1f3c0, C4<0>, C4<0>;
L_0x555db7d1f690 .functor AND 1, L_0x555db7d210a0, L_0x555db7d1f3c0, C4<1>, C4<1>;
v0x555db7199920_0 .net "S", 0 0, L_0x555db7d1f500;  alias, 1 drivers
v0x555db719a2c0_0 .net "a", 0 0, L_0x555db7d210a0;  alias, 1 drivers
v0x555db719abe0_0 .net "b", 0 0, L_0x555db7d1f3c0;  alias, 1 drivers
v0x555db719c050_0 .net "cout", 0 0, L_0x555db7d1f690;  alias, 1 drivers
S_0x555db7358fc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7345f90;
 .timescale 0 0;
P_0x555db76a7e60 .param/l "i" 0 3 28, +C4<01>;
S_0x555db735b6f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7358fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1fe80 .functor OR 1, L_0x555db7d1fc20, L_0x555db7d1fdf0, C4<0>, C4<0>;
v0x555db71ab820_0 .net "S", 0 0, L_0x555db7d1fcb0;  1 drivers
v0x555db71afc80_0 .net "a", 0 0, L_0x555db7d1ffc0;  1 drivers
v0x555db71b05a0_0 .net "b", 0 0, L_0x555db7d200f0;  1 drivers
v0x555db71b1300_0 .net "cin", 0 0, L_0x555db7d1f7b0;  alias, 1 drivers
v0x555db71b1ad0_0 .net "cout", 0 0, L_0x555db7d1fe80;  alias, 1 drivers
v0x555db71b2470_0 .net "cout1", 0 0, L_0x555db7d1fc20;  1 drivers
v0x555db71b2d90_0 .net "cout2", 0 0, L_0x555db7d1fdf0;  1 drivers
v0x555db71b4200_0 .net "s1", 0 0, L_0x555db7d1fb70;  1 drivers
S_0x555db7343860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db735b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1fb70 .functor XOR 1, L_0x555db7d1ffc0, L_0x555db7d200f0, C4<0>, C4<0>;
L_0x555db7d1fc20 .functor AND 1, L_0x555db7d1ffc0, L_0x555db7d200f0, C4<1>, C4<1>;
v0x555db71a5700_0 .net "S", 0 0, L_0x555db7d1fb70;  alias, 1 drivers
v0x555db71a60a0_0 .net "a", 0 0, L_0x555db7d1ffc0;  alias, 1 drivers
v0x555db71a69c0_0 .net "b", 0 0, L_0x555db7d200f0;  alias, 1 drivers
v0x555db71a7e30_0 .net "cout", 0 0, L_0x555db7d1fc20;  alias, 1 drivers
S_0x555db731e7a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db735b6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1fcb0 .functor XOR 1, L_0x555db7d1f7b0, L_0x555db7d1fb70, C4<0>, C4<0>;
L_0x555db7d1fdf0 .functor AND 1, L_0x555db7d1f7b0, L_0x555db7d1fb70, C4<1>, C4<1>;
v0x555db71a87d0_0 .net "S", 0 0, L_0x555db7d1fcb0;  alias, 1 drivers
v0x555db71a90f0_0 .net "a", 0 0, L_0x555db7d1f7b0;  alias, 1 drivers
v0x555db71aa560_0 .net "b", 0 0, L_0x555db7d1fb70;  alias, 1 drivers
v0x555db71aaf00_0 .net "cout", 0 0, L_0x555db7d1fdf0;  alias, 1 drivers
S_0x555db7320ed0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7345f90;
 .timescale 0 0;
P_0x555db7680e60 .param/l "i" 0 3 28, +C4<010>;
S_0x555db72722e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7320ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d20560 .functor OR 1, L_0x555db7d202b0, L_0x555db7d204d0, C4<0>, C4<0>;
v0x555db71bb790_0 .net "S", 0 0, L_0x555db7d20340;  1 drivers
v0x555db71bc130_0 .net "a", 0 0, L_0x555db7d206a0;  1 drivers
v0x555db71bca50_0 .net "b", 0 0, L_0x555db7d207d0;  1 drivers
v0x555db71bdec0_0 .net "cin", 0 0, L_0x555db7d1fe80;  alias, 1 drivers
v0x555db71be860_0 .net "cout", 0 0, L_0x555db7d20560;  alias, 1 drivers
v0x555db71bf180_0 .net "cout1", 0 0, L_0x555db7d202b0;  1 drivers
v0x555db71c05f0_0 .net "cout2", 0 0, L_0x555db7d204d0;  1 drivers
v0x555db71c0f90_0 .net "s1", 0 0, L_0x555db7d20220;  1 drivers
S_0x555db727d330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72722e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d20220 .functor XOR 1, L_0x555db7d206a0, L_0x555db7d207d0, C4<0>, C4<0>;
L_0x555db7d202b0 .functor AND 1, L_0x555db7d206a0, L_0x555db7d207d0, C4<1>, C4<1>;
v0x555db71b4ba0_0 .net "S", 0 0, L_0x555db7d20220;  alias, 1 drivers
v0x555db71b54c0_0 .net "a", 0 0, L_0x555db7d206a0;  alias, 1 drivers
v0x555db71b6930_0 .net "b", 0 0, L_0x555db7d207d0;  alias, 1 drivers
v0x555db71b72d0_0 .net "cout", 0 0, L_0x555db7d202b0;  alias, 1 drivers
S_0x555db65c0260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72722e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d20340 .functor XOR 1, L_0x555db7d1fe80, L_0x555db7d20220, C4<0>, C4<0>;
L_0x555db7d204d0 .functor AND 1, L_0x555db7d1fe80, L_0x555db7d20220, C4<1>, C4<1>;
v0x555db71b7bf0_0 .net "S", 0 0, L_0x555db7d20340;  alias, 1 drivers
v0x555db71b9060_0 .net "a", 0 0, L_0x555db7d1fe80;  alias, 1 drivers
v0x555db71b9a00_0 .net "b", 0 0, L_0x555db7d20220;  alias, 1 drivers
v0x555db71ba320_0 .net "cout", 0 0, L_0x555db7d204d0;  alias, 1 drivers
S_0x555db65c06a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7345f90;
 .timescale 0 0;
P_0x555db766d3c0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7341130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db65c06a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d20c50 .functor OR 1, L_0x555db7d20a30, L_0x555db7d20bc0, C4<0>, C4<0>;
v0x555db718c550_0 .net "S", 0 0, L_0x555db7d20ac0;  1 drivers
v0x555db718ce70_0 .net "a", 0 0, L_0x555db7d20d50;  1 drivers
v0x555db718e2e0_0 .net "b", 0 0, L_0x555db7d20e80;  1 drivers
v0x555db718ec80_0 .net "cin", 0 0, L_0x555db7d20560;  alias, 1 drivers
v0x555db718f5a0_0 .net "cout", 0 0, L_0x555db7d20c50;  alias, 1 drivers
v0x555db7190a10_0 .net "cout1", 0 0, L_0x555db7d20a30;  1 drivers
v0x555db71913b0_0 .net "cout2", 0 0, L_0x555db7d20bc0;  1 drivers
v0x555db7191cd0_0 .net "s1", 0 0, L_0x555db7d20980;  1 drivers
S_0x555db731c070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7341130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d20980 .functor XOR 1, L_0x555db7d20d50, L_0x555db7d20e80, C4<0>, C4<0>;
L_0x555db7d20a30 .functor AND 1, L_0x555db7d20d50, L_0x555db7d20e80, C4<1>, C4<1>;
v0x555db71c18b0_0 .net "S", 0 0, L_0x555db7d20980;  alias, 1 drivers
v0x555db7187630_0 .net "a", 0 0, L_0x555db7d20d50;  alias, 1 drivers
v0x555db7187f50_0 .net "b", 0 0, L_0x555db7d20e80;  alias, 1 drivers
v0x555db7188cb0_0 .net "cout", 0 0, L_0x555db7d20a30;  alias, 1 drivers
S_0x555db72d8110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7341130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d20ac0 .functor XOR 1, L_0x555db7d20560, L_0x555db7d20980, C4<0>, C4<0>;
L_0x555db7d20bc0 .functor AND 1, L_0x555db7d20560, L_0x555db7d20980, C4<1>, C4<1>;
v0x555db7189480_0 .net "S", 0 0, L_0x555db7d20ac0;  alias, 1 drivers
v0x555db7189e20_0 .net "a", 0 0, L_0x555db7d20560;  alias, 1 drivers
v0x555db718a740_0 .net "b", 0 0, L_0x555db7d20980;  alias, 1 drivers
v0x555db718bbb0_0 .net "cout", 0 0, L_0x555db7d20bc0;  alias, 1 drivers
S_0x555db72da840 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db735de20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db76640a0 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55b91d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d23c50 .functor BUFZ 1, L_0x7f49c55b91d0, C4<0>, C4<0>, C4<0>;
L_0x555db7d23ce0 .functor BUFZ 1, L_0x555db7d23740, C4<0>, C4<0>, C4<0>;
v0x555db7221940_0 .net "S", 4 0, L_0x555db7d23bb0;  alias, 1 drivers
v0x555db72222e0_0 .net "a", 4 0, L_0x555db7d21430;  alias, 1 drivers
v0x555db7222c00_0 .net "b", 4 0, L_0x555db7d1f1e0;  alias, 1 drivers
v0x555db7225830 .array "carry", 0 5;
v0x555db7225830_0 .net v0x555db7225830 0, 0 0, L_0x555db7d23c50; 1 drivers
v0x555db7225830_1 .net v0x555db7225830 1, 0 0, L_0x555db7d21ac0; 1 drivers
v0x555db7225830_2 .net v0x555db7225830 2, 0 0, L_0x555db7d22220; 1 drivers
v0x555db7225830_3 .net v0x555db7225830 3, 0 0, L_0x555db7d22940; 1 drivers
v0x555db7225830_4 .net v0x555db7225830 4, 0 0, L_0x555db7d22ff0; 1 drivers
v0x555db7225830_5 .net v0x555db7225830 5, 0 0, L_0x555db7d23740; 1 drivers
v0x555db7226150_0 .net "cin", 0 0, L_0x7f49c55b91d0;  1 drivers
v0x555db7226eb0_0 .net "cout", 0 0, L_0x555db7d23ce0;  alias, 1 drivers
L_0x555db7d21c00 .part L_0x555db7d21430, 0, 1;
L_0x555db7d21d50 .part L_0x555db7d1f1e0, 0, 1;
L_0x555db7d22360 .part L_0x555db7d21430, 1, 1;
L_0x555db7d22520 .part L_0x555db7d1f1e0, 1, 1;
L_0x555db7d22a80 .part L_0x555db7d21430, 2, 1;
L_0x555db7d22bb0 .part L_0x555db7d1f1e0, 2, 1;
L_0x555db7d23130 .part L_0x555db7d21430, 3, 1;
L_0x555db7d23260 .part L_0x555db7d1f1e0, 3, 1;
L_0x555db7d23840 .part L_0x555db7d21430, 4, 1;
L_0x555db7d23970 .part L_0x555db7d1f1e0, 4, 1;
LS_0x555db7d23bb0_0_0 .concat8 [ 1 1 1 1], L_0x555db7d21810, L_0x555db7d22050, L_0x555db7d22770, L_0x555db7d22e20;
LS_0x555db7d23bb0_0_4 .concat8 [ 1 0 0 0], L_0x555db7d23520;
L_0x555db7d23bb0 .concat8 [ 4 1 0 0], LS_0x555db7d23bb0_0_0, LS_0x555db7d23bb0_0_4;
S_0x555db72dcf70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db72da840;
 .timescale 0 0;
P_0x555db76466f0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db72df6a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72dcf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d21ac0 .functor OR 1, L_0x555db7d21730, L_0x555db7d219a0, C4<0>, C4<0>;
v0x555db71cdd80_0 .net "S", 0 0, L_0x555db7d21810;  1 drivers
v0x555db71ce6a0_0 .net "a", 0 0, L_0x555db7d21c00;  1 drivers
v0x555db71cfb10_0 .net "b", 0 0, L_0x555db7d21d50;  1 drivers
v0x555db71d04b0_0 .net "cin", 0 0, L_0x555db7d23c50;  alias, 1 drivers
v0x555db71d0dd0_0 .net "cout", 0 0, L_0x555db7d21ac0;  alias, 1 drivers
v0x555db71d2240_0 .net "cout1", 0 0, L_0x555db7d21730;  1 drivers
v0x555db71d2be0_0 .net "cout2", 0 0, L_0x555db7d219a0;  1 drivers
v0x555db71d3500_0 .net "s1", 0 0, L_0x555db7d215e0;  1 drivers
S_0x555db7314ae0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72df6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d215e0 .functor XOR 1, L_0x555db7d21c00, L_0x555db7d21d50, C4<0>, C4<0>;
L_0x555db7d21730 .functor AND 1, L_0x555db7d21c00, L_0x555db7d21d50, C4<1>, C4<1>;
v0x555db71c7110_0 .net "S", 0 0, L_0x555db7d215e0;  alias, 1 drivers
v0x555db71c8580_0 .net "a", 0 0, L_0x555db7d21c00;  alias, 1 drivers
v0x555db71c8f20_0 .net "b", 0 0, L_0x555db7d21d50;  alias, 1 drivers
v0x555db71c9840_0 .net "cout", 0 0, L_0x555db7d21730;  alias, 1 drivers
S_0x555db7317210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72df6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d21810 .functor XOR 1, L_0x555db7d23c50, L_0x555db7d215e0, C4<0>, C4<0>;
L_0x555db7d219a0 .functor AND 1, L_0x555db7d23c50, L_0x555db7d215e0, C4<1>, C4<1>;
v0x555db71cacb0_0 .net "S", 0 0, L_0x555db7d21810;  alias, 1 drivers
v0x555db71cb650_0 .net "a", 0 0, L_0x555db7d23c50;  alias, 1 drivers
v0x555db71cbf70_0 .net "b", 0 0, L_0x555db7d215e0;  alias, 1 drivers
v0x555db71cd3e0_0 .net "cout", 0 0, L_0x555db7d219a0;  alias, 1 drivers
S_0x555db7319940 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db72da840;
 .timescale 0 0;
P_0x555db7604ec0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db730cb50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7319940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d22220 .functor OR 1, L_0x555db7d21fc0, L_0x555db7d22190, C4<0>, C4<0>;
v0x555db71f4390_0 .net "S", 0 0, L_0x555db7d22050;  1 drivers
v0x555db71f4d10_0 .net "a", 0 0, L_0x555db7d22360;  1 drivers
v0x555db71f5630_0 .net "b", 0 0, L_0x555db7d22520;  1 drivers
v0x555db71f6c10_0 .net "cin", 0 0, L_0x555db7d21ac0;  alias, 1 drivers
v0x555db71f7590_0 .net "cout", 0 0, L_0x555db7d22220;  alias, 1 drivers
v0x555db71f7eb0_0 .net "cout1", 0 0, L_0x555db7d21fc0;  1 drivers
v0x555db71fae40_0 .net "cout2", 0 0, L_0x555db7d22190;  1 drivers
v0x555db71fb6c0_0 .net "s1", 0 0, L_0x555db7d21f10;  1 drivers
S_0x555db72f6ac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db730cb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d21f10 .functor XOR 1, L_0x555db7d22360, L_0x555db7d22520, C4<0>, C4<0>;
L_0x555db7d21fc0 .functor AND 1, L_0x555db7d22360, L_0x555db7d22520, C4<1>, C4<1>;
v0x555db71d4970_0 .net "S", 0 0, L_0x555db7d21f10;  alias, 1 drivers
v0x555db71d5310_0 .net "a", 0 0, L_0x555db7d22360;  alias, 1 drivers
v0x555db71d5c30_0 .net "b", 0 0, L_0x555db7d22520;  alias, 1 drivers
v0x555db71efb50_0 .net "cout", 0 0, L_0x555db7d21fc0;  alias, 1 drivers
S_0x555db72f91f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db730cb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d22050 .functor XOR 1, L_0x555db7d21ac0, L_0x555db7d21f10, C4<0>, C4<0>;
L_0x555db7d22190 .functor AND 1, L_0x555db7d21ac0, L_0x555db7d21f10, C4<1>, C4<1>;
v0x555db71f0470_0 .net "S", 0 0, L_0x555db7d22050;  alias, 1 drivers
v0x555db71f1b10_0 .net "a", 0 0, L_0x555db7d21ac0;  alias, 1 drivers
v0x555db71f2490_0 .net "b", 0 0, L_0x555db7d21f10;  alias, 1 drivers
v0x555db71f2db0_0 .net "cout", 0 0, L_0x555db7d22190;  alias, 1 drivers
S_0x555db7300760 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db72da840;
 .timescale 0 0;
P_0x555db762fc40 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7302e90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7300760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d22940 .functor OR 1, L_0x555db7d226e0, L_0x555db7d228b0, C4<0>, C4<0>;
v0x555db72023f0_0 .net "S", 0 0, L_0x555db7d22770;  1 drivers
v0x555db7202d10_0 .net "a", 0 0, L_0x555db7d22a80;  1 drivers
v0x555db71f9220_0 .net "b", 0 0, L_0x555db7d22bb0;  1 drivers
v0x555db71f95a0_0 .net "cin", 0 0, L_0x555db7d22220;  alias, 1 drivers
v0x555db7205390_0 .net "cout", 0 0, L_0x555db7d22940;  alias, 1 drivers
v0x555db727e060_0 .net "cout1", 0 0, L_0x555db7d226e0;  1 drivers
v0x555db727e980_0 .net "cout2", 0 0, L_0x555db7d228b0;  1 drivers
v0x555db7280020_0 .net "s1", 0 0, L_0x555db7d22650;  1 drivers
S_0x555db73055c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7302e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d22650 .functor XOR 1, L_0x555db7d22a80, L_0x555db7d22bb0, C4<0>, C4<0>;
L_0x555db7d226e0 .functor AND 1, L_0x555db7d22a80, L_0x555db7d22bb0, C4<1>, C4<1>;
v0x555db71fc420_0 .net "S", 0 0, L_0x555db7d22650;  alias, 1 drivers
v0x555db71fcbf0_0 .net "a", 0 0, L_0x555db7d22a80;  alias, 1 drivers
v0x555db71fd590_0 .net "b", 0 0, L_0x555db7d22bb0;  alias, 1 drivers
v0x555db71fdeb0_0 .net "cout", 0 0, L_0x555db7d226e0;  alias, 1 drivers
S_0x555db7307cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7302e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d22770 .functor XOR 1, L_0x555db7d22220, L_0x555db7d22650, C4<0>, C4<0>;
L_0x555db7d228b0 .functor AND 1, L_0x555db7d22220, L_0x555db7d22650, C4<1>, C4<1>;
v0x555db71ff320_0 .net "S", 0 0, L_0x555db7d22770;  alias, 1 drivers
v0x555db71ffcc0_0 .net "a", 0 0, L_0x555db7d22220;  alias, 1 drivers
v0x555db72005e0_0 .net "b", 0 0, L_0x555db7d22650;  alias, 1 drivers
v0x555db7201a50_0 .net "cout", 0 0, L_0x555db7d228b0;  alias, 1 drivers
S_0x555db730a420 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db72da840;
 .timescale 0 0;
P_0x555db761c2e0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db72f4390 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db730a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d22ff0 .functor OR 1, L_0x555db7d22d90, L_0x555db7d22f60, C4<0>, C4<0>;
v0x555db72896d0_0 .net "S", 0 0, L_0x555db7d22e20;  1 drivers
v0x555db72829c0_0 .net "a", 0 0, L_0x555db7d23130;  1 drivers
v0x555db7289ce0_0 .net "b", 0 0, L_0x555db7d23260;  1 drivers
v0x555db7209440_0 .net "cin", 0 0, L_0x555db7d22940;  alias, 1 drivers
v0x555db7209d60_0 .net "cout", 0 0, L_0x555db7d22ff0;  alias, 1 drivers
v0x555db720c960_0 .net "cout1", 0 0, L_0x555db7d22d90;  1 drivers
v0x555db720d280_0 .net "cout2", 0 0, L_0x555db7d22f60;  1 drivers
v0x555db720e9f0_0 .net "s1", 0 0, L_0x555db7d22ce0;  1 drivers
S_0x555db72cce80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72f4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d22ce0 .functor XOR 1, L_0x555db7d23130, L_0x555db7d23260, C4<0>, C4<0>;
L_0x555db7d22d90 .functor AND 1, L_0x555db7d23130, L_0x555db7d23260, C4<1>, C4<1>;
v0x555db72809a0_0 .net "S", 0 0, L_0x555db7d22ce0;  alias, 1 drivers
v0x555db72812c0_0 .net "a", 0 0, L_0x555db7d23130;  alias, 1 drivers
v0x555db72844f0_0 .net "b", 0 0, L_0x555db7d23260;  alias, 1 drivers
v0x555db7284e10_0 .net "cout", 0 0, L_0x555db7d22d90;  alias, 1 drivers
S_0x555db72cf5b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72f4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d22e20 .functor XOR 1, L_0x555db7d22940, L_0x555db7d22ce0, C4<0>, C4<0>;
L_0x555db7d22f60 .functor AND 1, L_0x555db7d22940, L_0x555db7d22ce0, C4<1>, C4<1>;
v0x555db7285b70_0 .net "S", 0 0, L_0x555db7d22e20;  alias, 1 drivers
v0x555db7286340_0 .net "a", 0 0, L_0x555db7d22940;  alias, 1 drivers
v0x555db7286ce0_0 .net "b", 0 0, L_0x555db7d22ce0;  alias, 1 drivers
v0x555db7287600_0 .net "cout", 0 0, L_0x555db7d22f60;  alias, 1 drivers
S_0x555db72d1ce0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db72da840;
 .timescale 0 0;
P_0x555db75f7500 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db72e5e80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72d1ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d23740 .functor OR 1, L_0x555db7d23490, L_0x555db7d236b0, C4<0>, C4<0>;
v0x555db72148d0_0 .net "S", 0 0, L_0x555db7d23520;  1 drivers
v0x555db7211df0_0 .net "a", 0 0, L_0x555db7d23840;  1 drivers
v0x555db72123b0_0 .net "b", 0 0, L_0x555db7d23970;  1 drivers
v0x555db7216790_0 .net "cin", 0 0, L_0x555db7d22ff0;  alias, 1 drivers
v0x555db7212040_0 .net "cout", 0 0, L_0x555db7d23740;  alias, 1 drivers
v0x555db721faf0_0 .net "cout1", 0 0, L_0x555db7d23490;  1 drivers
v0x555db7220410_0 .net "cout2", 0 0, L_0x555db7d236b0;  1 drivers
v0x555db7221170_0 .net "s1", 0 0, L_0x555db7d233e0;  1 drivers
S_0x555db72e85b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72e5e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d233e0 .functor XOR 1, L_0x555db7d23840, L_0x555db7d23970, C4<0>, C4<0>;
L_0x555db7d23490 .functor AND 1, L_0x555db7d23840, L_0x555db7d23970, C4<1>, C4<1>;
v0x555db720a7a0_0 .net "S", 0 0, L_0x555db7d233e0;  alias, 1 drivers
v0x555db720ad60_0 .net "a", 0 0, L_0x555db7d23840;  alias, 1 drivers
v0x555db720f140_0 .net "b", 0 0, L_0x555db7d23970;  alias, 1 drivers
v0x555db720a9f0_0 .net "cout", 0 0, L_0x555db7d23490;  alias, 1 drivers
S_0x555db72eace0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72e5e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d23520 .functor XOR 1, L_0x555db7d22ff0, L_0x555db7d233e0, C4<0>, C4<0>;
L_0x555db7d236b0 .functor AND 1, L_0x555db7d22ff0, L_0x555db7d233e0, C4<1>, C4<1>;
v0x555db7207550_0 .net "S", 0 0, L_0x555db7d23520;  alias, 1 drivers
v0x555db7210a90_0 .net "a", 0 0, L_0x555db7d22ff0;  alias, 1 drivers
v0x555db72113b0_0 .net "b", 0 0, L_0x555db7d233e0;  alias, 1 drivers
v0x555db7213fb0_0 .net "cout", 0 0, L_0x555db7d236b0;  alias, 1 drivers
S_0x555db72f1c60 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db75ecb00 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55b9338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d27930 .functor BUFZ 1, L_0x7f49c55b9338, C4<0>, C4<0>, C4<0>;
L_0x555db7d279a0 .functor BUFZ 1, L_0x555db7d274e0, C4<0>, C4<0>, C4<0>;
v0x555db72c0300_0 .net "S", 7 0, L_0x555db7d27890;  alias, 1 drivers
v0x555db72c0ad0_0 .net "a", 7 0, L_0x555db7d24180;  alias, 1 drivers
v0x555db72c1470_0 .net "b", 7 0, L_0x555db7d24220;  alias, 1 drivers
v0x555db72c1d90 .array "carry", 0 8;
v0x555db72c1d90_0 .net v0x555db72c1d90 0, 0 0, L_0x555db7d27930; 1 drivers
v0x555db72c1d90_1 .net v0x555db72c1d90 1, 0 0, L_0x555db7d24890; 1 drivers
v0x555db72c1d90_2 .net v0x555db72c1d90 2, 0 0, L_0x555db7d24e90; 1 drivers
v0x555db72c1d90_3 .net v0x555db72c1d90 3, 0 0, L_0x555db7d25560; 1 drivers
v0x555db72c1d90_4 .net v0x555db72c1d90 4, 0 0, L_0x555db7d25b60; 1 drivers
v0x555db72c1d90_5 .net v0x555db72c1d90 5, 0 0, L_0x555db7d261b0; 1 drivers
v0x555db72c1d90_6 .net v0x555db72c1d90 6, 0 0, L_0x555db7d26760; 1 drivers
v0x555db72c1d90_7 .net v0x555db72c1d90 7, 0 0, L_0x555db7d26ed0; 1 drivers
v0x555db72c1d90_8 .net v0x555db72c1d90 8, 0 0, L_0x555db7d274e0; 1 drivers
v0x555db72c3200_0 .net "cin", 0 0, L_0x7f49c55b9338;  1 drivers
v0x555db72c3ba0_0 .net "cout", 0 0, L_0x555db7d279a0;  alias, 1 drivers
L_0x555db7d24990 .part L_0x555db7d24180, 0, 1;
L_0x555db7d24ac0 .part L_0x555db7d24220, 0, 1;
L_0x555db7d24f90 .part L_0x555db7d24180, 1, 1;
L_0x555db7d25150 .part L_0x555db7d24220, 1, 1;
L_0x555db7d25660 .part L_0x555db7d24180, 2, 1;
L_0x555db7d25790 .part L_0x555db7d24220, 2, 1;
L_0x555db7d25c60 .part L_0x555db7d24180, 3, 1;
L_0x555db7d25d90 .part L_0x555db7d24220, 3, 1;
L_0x555db7d262b0 .part L_0x555db7d24180, 4, 1;
L_0x555db7d263e0 .part L_0x555db7d24220, 4, 1;
L_0x555db7d26860 .part L_0x555db7d24180, 5, 1;
L_0x555db7d26aa0 .part L_0x555db7d24220, 5, 1;
L_0x555db7d26fd0 .part L_0x555db7d24180, 6, 1;
L_0x555db7d27100 .part L_0x555db7d24220, 6, 1;
L_0x555db7d275a0 .part L_0x555db7d24180, 7, 1;
L_0x555db7d276d0 .part L_0x555db7d24220, 7, 1;
LS_0x555db7d27890_0_0 .concat8 [ 1 1 1 1], L_0x555db7d24640, L_0x555db7d24cd0, L_0x555db7d253f0, L_0x555db7d259a0;
LS_0x555db7d27890_0_4 .concat8 [ 1 1 1 1], L_0x555db7d25ff0, L_0x555db7d265f0, L_0x555db7d26da0, L_0x555db7d27320;
L_0x555db7d27890 .concat8 [ 4 4 0 0], LS_0x555db7d27890_0_0, LS_0x555db7d27890_0_4;
S_0x555db72ae890 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db72f1c60;
 .timescale 0 0;
P_0x555db75d8c90 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7295240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72ae890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d24890 .functor OR 1, L_0x555db7d24580, L_0x555db7d24790, C4<0>, C4<0>;
v0x555db72377a0_0 .net "S", 0 0, L_0x555db7d24640;  1 drivers
v0x555db7238020_0 .net "a", 0 0, L_0x555db7d24990;  1 drivers
v0x555db7238d80_0 .net "b", 0 0, L_0x555db7d24ac0;  1 drivers
v0x555db7239550_0 .net "cin", 0 0, L_0x555db7d27930;  alias, 1 drivers
v0x555db7239ef0_0 .net "cout", 0 0, L_0x555db7d24890;  alias, 1 drivers
v0x555db723a810_0 .net "cout1", 0 0, L_0x555db7d24580;  1 drivers
v0x555db723bc80_0 .net "cout2", 0 0, L_0x555db7d24790;  1 drivers
v0x555db723c620_0 .net "s1", 0 0, L_0x555db7d24470;  1 drivers
S_0x555db728cd30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7295240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d24470 .functor XOR 1, L_0x555db7d24990, L_0x555db7d24ac0, C4<0>, C4<0>;
L_0x555db7d24580 .functor AND 1, L_0x555db7d24990, L_0x555db7d24ac0, C4<1>, C4<1>;
v0x555db7234350_0 .net "S", 0 0, L_0x555db7d24470;  alias, 1 drivers
v0x555db7234c70_0 .net "a", 0 0, L_0x555db7d24990;  alias, 1 drivers
v0x555db7219110_0 .net "b", 0 0, L_0x555db7d24ac0;  alias, 1 drivers
v0x555db7219a30_0 .net "cout", 0 0, L_0x555db7d24580;  alias, 1 drivers
S_0x555db72b5270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7295240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d24640 .functor XOR 1, L_0x555db7d27930, L_0x555db7d24470, C4<0>, C4<0>;
L_0x555db7d24790 .functor AND 1, L_0x555db7d27930, L_0x555db7d24470, C4<1>, C4<1>;
v0x555db721a790_0 .net "S", 0 0, L_0x555db7d24640;  alias, 1 drivers
v0x555db721af60_0 .net "a", 0 0, L_0x555db7d27930;  alias, 1 drivers
v0x555db721b900_0 .net "b", 0 0, L_0x555db7d24470;  alias, 1 drivers
v0x555db721c220_0 .net "cout", 0 0, L_0x555db7d24790;  alias, 1 drivers
S_0x555db72bafb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db72f1c60;
 .timescale 0 0;
P_0x555db75bd190 .param/l "i" 0 3 28, +C4<01>;
S_0x555db72c2480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72bafb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d24e90 .functor OR 1, L_0x555db7d24c60, L_0x555db7d24e20, C4<0>, C4<0>;
v0x555db7248d20_0 .net "S", 0 0, L_0x555db7d24cd0;  1 drivers
v0x555db724a490_0 .net "a", 0 0, L_0x555db7d24f90;  1 drivers
v0x555db7246240_0 .net "b", 0 0, L_0x555db7d25150;  1 drivers
v0x555db7246800_0 .net "cin", 0 0, L_0x555db7d24890;  alias, 1 drivers
v0x555db724abe0_0 .net "cout", 0 0, L_0x555db7d24e90;  alias, 1 drivers
v0x555db7246490_0 .net "cout1", 0 0, L_0x555db7d24c60;  1 drivers
v0x555db7242ff0_0 .net "cout2", 0 0, L_0x555db7d24e20;  1 drivers
v0x555db724c530_0 .net "s1", 0 0, L_0x555db7d24bf0;  1 drivers
S_0x555db72c4bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72c2480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d24bf0 .functor XOR 1, L_0x555db7d24f90, L_0x555db7d25150, C4<0>, C4<0>;
L_0x555db7d24c60 .functor AND 1, L_0x555db7d24f90, L_0x555db7d25150, C4<1>, C4<1>;
v0x555db723cf40_0 .net "S", 0 0, L_0x555db7d24bf0;  alias, 1 drivers
v0x555db723e3b0_0 .net "a", 0 0, L_0x555db7d24f90;  alias, 1 drivers
v0x555db723ed50_0 .net "b", 0 0, L_0x555db7d25150;  alias, 1 drivers
v0x555db723f670_0 .net "cout", 0 0, L_0x555db7d24c60;  alias, 1 drivers
S_0x555db72c72e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72c2480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d24cd0 .functor XOR 1, L_0x555db7d24890, L_0x555db7d24bf0, C4<0>, C4<0>;
L_0x555db7d24e20 .functor AND 1, L_0x555db7d24890, L_0x555db7d24bf0, C4<1>, C4<1>;
v0x555db721ec50_0 .net "S", 0 0, L_0x555db7d24cd0;  alias, 1 drivers
v0x555db7244ee0_0 .net "a", 0 0, L_0x555db7d24890;  alias, 1 drivers
v0x555db7245800_0 .net "b", 0 0, L_0x555db7d24bf0;  alias, 1 drivers
v0x555db7248400_0 .net "cout", 0 0, L_0x555db7d24e20;  alias, 1 drivers
S_0x555db728ef00 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db72f1c60;
 .timescale 0 0;
P_0x555db7580300 .param/l "i" 0 3 28, +C4<010>;
S_0x555db726bfa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db728ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d25560 .functor OR 1, L_0x555db7d25380, L_0x555db7d254f0, C4<0>, C4<0>;
v0x555db725beb0_0 .net "S", 0 0, L_0x555db7d253f0;  1 drivers
v0x555db725cc10_0 .net "a", 0 0, L_0x555db7d25660;  1 drivers
v0x555db725d3e0_0 .net "b", 0 0, L_0x555db7d25790;  1 drivers
v0x555db725dd80_0 .net "cin", 0 0, L_0x555db7d24e90;  alias, 1 drivers
v0x555db725e6a0_0 .net "cout", 0 0, L_0x555db7d25560;  alias, 1 drivers
v0x555db72612d0_0 .net "cout1", 0 0, L_0x555db7d25380;  1 drivers
v0x555db7261bf0_0 .net "cout2", 0 0, L_0x555db7d254f0;  1 drivers
v0x555db7262950_0 .net "s1", 0 0, L_0x555db7d25310;  1 drivers
S_0x555db726e6d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db726bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d25310 .functor XOR 1, L_0x555db7d25660, L_0x555db7d25790, C4<0>, C4<0>;
L_0x555db7d25380 .functor AND 1, L_0x555db7d25660, L_0x555db7d25790, C4<1>, C4<1>;
v0x555db724ce50_0 .net "S", 0 0, L_0x555db7d25310;  alias, 1 drivers
v0x555db724fa50_0 .net "a", 0 0, L_0x555db7d25660;  alias, 1 drivers
v0x555db7250370_0 .net "b", 0 0, L_0x555db7d25790;  alias, 1 drivers
v0x555db724d890_0 .net "cout", 0 0, L_0x555db7d25380;  alias, 1 drivers
S_0x555db7270e00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db726bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d253f0 .functor XOR 1, L_0x555db7d24e90, L_0x555db7d25310, C4<0>, C4<0>;
L_0x555db7d254f0 .functor AND 1, L_0x555db7d24e90, L_0x555db7d25310, C4<1>, C4<1>;
v0x555db724de50_0 .net "S", 0 0, L_0x555db7d253f0;  alias, 1 drivers
v0x555db7252230_0 .net "a", 0 0, L_0x555db7d24e90;  alias, 1 drivers
v0x555db724dae0_0 .net "b", 0 0, L_0x555db7d25310;  alias, 1 drivers
v0x555db725b590_0 .net "cout", 0 0, L_0x555db7d254f0;  alias, 1 drivers
S_0x555db72583b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db72f1c60;
 .timescale 0 0;
P_0x555db7586ce0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db72769a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72583b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d25b60 .functor OR 1, L_0x555db7d25930, L_0x555db7d25af0, C4<0>, C4<0>;
v0x555db726b8b0_0 .net "S", 0 0, L_0x555db7d259a0;  1 drivers
v0x555db726cd20_0 .net "a", 0 0, L_0x555db7d25c60;  1 drivers
v0x555db726d6c0_0 .net "b", 0 0, L_0x555db7d25d90;  1 drivers
v0x555db726dfe0_0 .net "cin", 0 0, L_0x555db7d25560;  alias, 1 drivers
v0x555db726f450_0 .net "cout", 0 0, L_0x555db7d25b60;  alias, 1 drivers
v0x555db726fdf0_0 .net "cout1", 0 0, L_0x555db7d25930;  1 drivers
v0x555db7270710_0 .net "cout2", 0 0, L_0x555db7d25af0;  1 drivers
v0x555db7254bb0_0 .net "s1", 0 0, L_0x555db7d258c0;  1 drivers
S_0x555db72790d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72769a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d258c0 .functor XOR 1, L_0x555db7d25c60, L_0x555db7d25d90, C4<0>, C4<0>;
L_0x555db7d25930 .functor AND 1, L_0x555db7d25c60, L_0x555db7d25d90, C4<1>, C4<1>;
v0x555db7263120_0 .net "S", 0 0, L_0x555db7d258c0;  alias, 1 drivers
v0x555db7263ac0_0 .net "a", 0 0, L_0x555db7d25c60;  alias, 1 drivers
v0x555db72643e0_0 .net "b", 0 0, L_0x555db7d25d90;  alias, 1 drivers
v0x555db72687a0_0 .net "cout", 0 0, L_0x555db7d25930;  alias, 1 drivers
S_0x555db727b800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72769a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d259a0 .functor XOR 1, L_0x555db7d25560, L_0x555db7d258c0, C4<0>, C4<0>;
L_0x555db7d25af0 .functor AND 1, L_0x555db7d25560, L_0x555db7d258c0, C4<1>, C4<1>;
v0x555db72690c0_0 .net "S", 0 0, L_0x555db7d259a0;  alias, 1 drivers
v0x555db7269e20_0 .net "a", 0 0, L_0x555db7d25560;  alias, 1 drivers
v0x555db726a5f0_0 .net "b", 0 0, L_0x555db7d258c0;  alias, 1 drivers
v0x555db726af90_0 .net "cout", 0 0, L_0x555db7d25af0;  alias, 1 drivers
S_0x555db7264ad0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db72f1c60;
 .timescale 0 0;
P_0x555db7565580 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7232c30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7264ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d261b0 .functor OR 1, L_0x555db7d25f80, L_0x555db7d26140, C4<0>, C4<0>;
v0x555db7274820_0 .net "S", 0 0, L_0x555db7d25ff0;  1 drivers
v0x555db7274ff0_0 .net "a", 0 0, L_0x555db7d262b0;  1 drivers
v0x555db7275990_0 .net "b", 0 0, L_0x555db7d263e0;  1 drivers
v0x555db72762b0_0 .net "cin", 0 0, L_0x555db7d25b60;  alias, 1 drivers
v0x555db7277720_0 .net "cout", 0 0, L_0x555db7d261b0;  alias, 1 drivers
v0x555db72780c0_0 .net "cout1", 0 0, L_0x555db7d25f80;  1 drivers
v0x555db72789e0_0 .net "cout2", 0 0, L_0x555db7d26140;  1 drivers
v0x555db7279e50_0 .net "s1", 0 0, L_0x555db7d25f10;  1 drivers
S_0x555db7235360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7232c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d25f10 .functor XOR 1, L_0x555db7d262b0, L_0x555db7d263e0, C4<0>, C4<0>;
L_0x555db7d25f80 .functor AND 1, L_0x555db7d262b0, L_0x555db7d263e0, C4<1>, C4<1>;
v0x555db72554d0_0 .net "S", 0 0, L_0x555db7d25f10;  alias, 1 drivers
v0x555db7256230_0 .net "a", 0 0, L_0x555db7d262b0;  alias, 1 drivers
v0x555db7256a00_0 .net "b", 0 0, L_0x555db7d263e0;  alias, 1 drivers
v0x555db72573a0_0 .net "cout", 0 0, L_0x555db7d25f80;  alias, 1 drivers
S_0x555db721c910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7232c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d25ff0 .functor XOR 1, L_0x555db7d25b60, L_0x555db7d25f10, C4<0>, C4<0>;
L_0x555db7d26140 .functor AND 1, L_0x555db7d25b60, L_0x555db7d25f10, C4<1>, C4<1>;
v0x555db7257cc0_0 .net "S", 0 0, L_0x555db7d25ff0;  alias, 1 drivers
v0x555db7259e20_0 .net "a", 0 0, L_0x555db7d25b60;  alias, 1 drivers
v0x555db7273240_0 .net "b", 0 0, L_0x555db7d25f10;  alias, 1 drivers
v0x555db7273ac0_0 .net "cout", 0 0, L_0x555db7d26140;  alias, 1 drivers
S_0x555db723af00 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db72f1c60;
 .timescale 0 0;
P_0x555db7550f80 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db723d630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db723af00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d26760 .functor OR 1, L_0x555db7d26580, L_0x555db7d266f0, C4<0>, C4<0>;
v0x555db7291a40_0 .net "S", 0 0, L_0x555db7d265f0;  1 drivers
v0x555db7292360_0 .net "a", 0 0, L_0x555db7d26860;  1 drivers
v0x555db72930c0_0 .net "b", 0 0, L_0x555db7d26aa0;  1 drivers
v0x555db7293890_0 .net "cin", 0 0, L_0x555db7d261b0;  alias, 1 drivers
v0x555db7294230_0 .net "cout", 0 0, L_0x555db7d26760;  alias, 1 drivers
v0x555db7294b50_0 .net "cout1", 0 0, L_0x555db7d26580;  1 drivers
v0x555db728ff10_0 .net "cout2", 0 0, L_0x555db7d266f0;  1 drivers
v0x555db7297230_0 .net "s1", 0 0, L_0x555db7d26510;  1 drivers
S_0x555db723fd60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db723d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d26510 .functor XOR 1, L_0x555db7d26860, L_0x555db7d26aa0, C4<0>, C4<0>;
L_0x555db7d26580 .functor AND 1, L_0x555db7d26860, L_0x555db7d26aa0, C4<1>, C4<1>;
v0x555db727a7f0_0 .net "S", 0 0, L_0x555db7d26510;  alias, 1 drivers
v0x555db727b110_0 .net "a", 0 0, L_0x555db7d26860;  alias, 1 drivers
v0x555db725a6f0_0 .net "b", 0 0, L_0x555db7d26aa0;  alias, 1 drivers
v0x555db728b5b0_0 .net "cout", 0 0, L_0x555db7d26580;  alias, 1 drivers
S_0x555db725ed90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db723d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d265f0 .functor XOR 1, L_0x555db7d261b0, L_0x555db7d26510, C4<0>, C4<0>;
L_0x555db7d266f0 .functor AND 1, L_0x555db7d261b0, L_0x555db7d26510, C4<1>, C4<1>;
v0x555db728bed0_0 .net "S", 0 0, L_0x555db7d265f0;  alias, 1 drivers
v0x555db728d570_0 .net "a", 0 0, L_0x555db7d261b0;  alias, 1 drivers
v0x555db728def0_0 .net "b", 0 0, L_0x555db7d26510;  alias, 1 drivers
v0x555db728e810_0 .net "cout", 0 0, L_0x555db7d266f0;  alias, 1 drivers
S_0x555db7230500 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db72f1c60;
 .timescale 0 0;
P_0x555db75a6bb0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7203400 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7230500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d26ed0 .functor OR 1, L_0x555db7d26d30, L_0x555db7d26e60, C4<0>, C4<0>;
v0x555db729c970_0 .net "S", 0 0, L_0x555db7d26da0;  1 drivers
v0x555db72994d0_0 .net "a", 0 0, L_0x555db7d26fd0;  1 drivers
v0x555db72a2a10_0 .net "b", 0 0, L_0x555db7d27100;  1 drivers
v0x555db72a3330_0 .net "cin", 0 0, L_0x555db7d26760;  alias, 1 drivers
v0x555db72a5f30_0 .net "cout", 0 0, L_0x555db7d26ed0;  alias, 1 drivers
v0x555db72a6850_0 .net "cout1", 0 0, L_0x555db7d26d30;  1 drivers
v0x555db72a3d70_0 .net "cout2", 0 0, L_0x555db7d26e60;  1 drivers
v0x555db72a4330_0 .net "s1", 0 0, L_0x555db7d26cc0;  1 drivers
S_0x555db71f12d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7203400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d26cc0 .functor XOR 1, L_0x555db7d26fd0, L_0x555db7d27100, C4<0>, C4<0>;
L_0x555db7d26d30 .functor AND 1, L_0x555db7d26fd0, L_0x555db7d27100, C4<1>, C4<1>;
v0x555db729b3c0_0 .net "S", 0 0, L_0x555db7d26cc0;  alias, 1 drivers
v0x555db729bce0_0 .net "a", 0 0, L_0x555db7d26fd0;  alias, 1 drivers
v0x555db729e8e0_0 .net "b", 0 0, L_0x555db7d27100;  alias, 1 drivers
v0x555db729f200_0 .net "cout", 0 0, L_0x555db7d26d30;  alias, 1 drivers
S_0x555db72819b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7203400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d26da0 .functor XOR 1, L_0x555db7d26760, L_0x555db7d26cc0, C4<0>, C4<0>;
L_0x555db7d26e60 .functor AND 1, L_0x555db7d26760, L_0x555db7d26cc0, C4<1>, C4<1>;
v0x555db72a0970_0 .net "S", 0 0, L_0x555db7d26da0;  alias, 1 drivers
v0x555db729c720_0 .net "a", 0 0, L_0x555db7d26760;  alias, 1 drivers
v0x555db729cce0_0 .net "b", 0 0, L_0x555db7d26cc0;  alias, 1 drivers
v0x555db72a10c0_0 .net "cout", 0 0, L_0x555db7d26e60;  alias, 1 drivers
S_0x555db7287cf0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db72f1c60;
 .timescale 0 0;
P_0x555db7527350 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db727f7e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7287cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d274e0 .functor OR 1, L_0x555db7d272b0, L_0x555db7d27470, C4<0>, C4<0>;
v0x555db72b77b0_0 .net "S", 0 0, L_0x555db7d27320;  1 drivers
v0x555db72b80d0_0 .net "a", 0 0, L_0x555db7d275a0;  1 drivers
v0x555db72b8e30_0 .net "b", 0 0, L_0x555db7d276d0;  1 drivers
v0x555db72b9600_0 .net "cin", 0 0, L_0x555db7d26ed0;  alias, 1 drivers
v0x555db72b9fa0_0 .net "cout", 0 0, L_0x555db7d274e0;  alias, 1 drivers
v0x555db72ba8c0_0 .net "cout1", 0 0, L_0x555db7d272b0;  1 drivers
v0x555db72bec80_0 .net "cout2", 0 0, L_0x555db7d27470;  1 drivers
v0x555db72bf5a0_0 .net "s1", 0 0, L_0x555db7d26c50;  1 drivers
S_0x555db72232f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db727f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d26c50 .functor XOR 1, L_0x555db7d275a0, L_0x555db7d276d0, C4<0>, C4<0>;
L_0x555db7d272b0 .functor AND 1, L_0x555db7d275a0, L_0x555db7d276d0, C4<1>, C4<1>;
v0x555db72a8710_0 .net "S", 0 0, L_0x555db7d26c50;  alias, 1 drivers
v0x555db72a3fc0_0 .net "a", 0 0, L_0x555db7d275a0;  alias, 1 drivers
v0x555db72b1a70_0 .net "b", 0 0, L_0x555db7d276d0;  alias, 1 drivers
v0x555db72b2390_0 .net "cout", 0 0, L_0x555db7d272b0;  alias, 1 drivers
S_0x555db7229030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db727f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d27320 .functor XOR 1, L_0x555db7d26ed0, L_0x555db7d26c50, C4<0>, C4<0>;
L_0x555db7d27470 .functor AND 1, L_0x555db7d26ed0, L_0x555db7d26c50, C4<1>, C4<1>;
v0x555db72b30f0_0 .net "S", 0 0, L_0x555db7d27320;  alias, 1 drivers
v0x555db72b38c0_0 .net "a", 0 0, L_0x555db7d26ed0;  alias, 1 drivers
v0x555db72b4260_0 .net "b", 0 0, L_0x555db7d26c50;  alias, 1 drivers
v0x555db72b4b80_0 .net "cout", 0 0, L_0x555db7d27470;  alias, 1 drivers
S_0x555db7200cd0 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db74e33f0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7d1c9d0 .functor NOT 5, L_0x555db7d1c8a0, C4<00000>, C4<00000>, C4<00000>;
v0x555db72dc880_0 .net "cout", 0 0, L_0x555db7d1f0a0;  1 drivers
v0x555db72ddcf0_0 .net "i", 4 0, L_0x555db7d1c8a0;  alias, 1 drivers
v0x555db72de690_0 .net "o", 4 0, L_0x555db7d1ef70;  alias, 1 drivers
v0x555db72defb0_0 .net "temp2", 4 0, L_0x555db7d1c9d0;  1 drivers
S_0x555db7130050 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7200cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7515700 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55b90b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d1f010 .functor BUFZ 1, L_0x7f49c55b90b0, C4<0>, C4<0>, C4<0>;
L_0x555db7d1f0a0 .functor BUFZ 1, L_0x555db7d1ec10, C4<0>, C4<0>, C4<0>;
v0x555db72d7a20_0 .net "S", 4 0, L_0x555db7d1ef70;  alias, 1 drivers
v0x555db72d8e90_0 .net "a", 4 0, L_0x555db7d1c9d0;  alias, 1 drivers
L_0x7f49c55b9068 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db72d9830_0 .net "b", 4 0, L_0x7f49c55b9068;  1 drivers
v0x555db72da150 .array "carry", 0 5;
v0x555db72da150_0 .net v0x555db72da150 0, 0 0, L_0x555db7d1f010; 1 drivers
v0x555db72da150_1 .net v0x555db72da150 1, 0 0, L_0x555db7d1cf60; 1 drivers
v0x555db72da150_2 .net v0x555db72da150 2, 0 0, L_0x555db7d1d610; 1 drivers
v0x555db72da150_3 .net v0x555db72da150 3, 0 0, L_0x555db7d1dd80; 1 drivers
v0x555db72da150_4 .net v0x555db72da150 4, 0 0, L_0x555db7d1e480; 1 drivers
v0x555db72da150_5 .net v0x555db72da150 5, 0 0, L_0x555db7d1ec10; 1 drivers
v0x555db72db5c0_0 .net "cin", 0 0, L_0x7f49c55b90b0;  1 drivers
v0x555db72dbf60_0 .net "cout", 0 0, L_0x555db7d1f0a0;  alias, 1 drivers
L_0x555db7d1d0a0 .part L_0x555db7d1c9d0, 0, 1;
L_0x555db7d1d1f0 .part L_0x7f49c55b9068, 0, 1;
L_0x555db7d1d750 .part L_0x555db7d1c9d0, 1, 1;
L_0x555db7d1d910 .part L_0x7f49c55b9068, 1, 1;
L_0x555db7d1dec0 .part L_0x555db7d1c9d0, 2, 1;
L_0x555db7d1dff0 .part L_0x7f49c55b9068, 2, 1;
L_0x555db7d1e5c0 .part L_0x555db7d1c9d0, 3, 1;
L_0x555db7d1e6f0 .part L_0x7f49c55b9068, 3, 1;
L_0x555db7d1ed10 .part L_0x555db7d1c9d0, 4, 1;
L_0x555db7d1ee40 .part L_0x7f49c55b9068, 4, 1;
LS_0x555db7d1ef70_0_0 .concat8 [ 1 1 1 1], L_0x555db7d1ccb0, L_0x555db7d1d440, L_0x555db7d1db60, L_0x555db7d1e260;
LS_0x555db7d1ef70_0_4 .concat8 [ 1 0 0 0], L_0x555db7d1ea40;
L_0x555db7d1ef70 .concat8 [ 4 1 0 0], LS_0x555db7d1ef70_0_0, LS_0x555db7d1ef70_0_4;
S_0x555db64b8560 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7130050;
 .timescale 0 0;
P_0x555db750e170 .param/l "i" 0 3 28, +C4<00>;
S_0x555db64b89a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db64b8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1cf60 .functor OR 1, L_0x555db7d1cbd0, L_0x555db7d1ce40, C4<0>, C4<0>;
v0x555db72ad880_0 .net "S", 0 0, L_0x555db7d1ccb0;  1 drivers
v0x555db72ae1a0_0 .net "a", 0 0, L_0x555db7d1d0a0;  1 drivers
v0x555db72b0300_0 .net "b", 0 0, L_0x555db7d1d1f0;  1 drivers
v0x555db72c9720_0 .net "cin", 0 0, L_0x555db7d1f010;  alias, 1 drivers
v0x555db72c9fa0_0 .net "cout", 0 0, L_0x555db7d1cf60;  alias, 1 drivers
v0x555db72cad00_0 .net "cout1", 0 0, L_0x555db7d1cbd0;  1 drivers
v0x555db72cb4d0_0 .net "cout2", 0 0, L_0x555db7d1ce40;  1 drivers
v0x555db72cbe70_0 .net "s1", 0 0, L_0x555db7d1ca80;  1 drivers
S_0x555db71f34a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db64b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1ca80 .functor XOR 1, L_0x555db7d1d0a0, L_0x555db7d1d1f0, C4<0>, C4<0>;
L_0x555db7d1cbd0 .functor AND 1, L_0x555db7d1d0a0, L_0x555db7d1d1f0, C4<1>, C4<1>;
v0x555db72c44c0_0 .net "S", 0 0, L_0x555db7d1ca80;  alias, 1 drivers
v0x555db72c5930_0 .net "a", 0 0, L_0x555db7d1d0a0;  alias, 1 drivers
v0x555db72c62d0_0 .net "b", 0 0, L_0x555db7d1d1f0;  alias, 1 drivers
v0x555db72c6bf0_0 .net "cout", 0 0, L_0x555db7d1cbd0;  alias, 1 drivers
S_0x555db71f5d20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db64b89a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1ccb0 .functor XOR 1, L_0x555db7d1f010, L_0x555db7d1ca80, C4<0>, C4<0>;
L_0x555db7d1ce40 .functor AND 1, L_0x555db7d1f010, L_0x555db7d1ca80, C4<1>, C4<1>;
v0x555db72ab090_0 .net "S", 0 0, L_0x555db7d1ccb0;  alias, 1 drivers
v0x555db72ab9b0_0 .net "a", 0 0, L_0x555db7d1f010;  alias, 1 drivers
v0x555db72ac710_0 .net "b", 0 0, L_0x555db7d1ca80;  alias, 1 drivers
v0x555db72acee0_0 .net "cout", 0 0, L_0x555db7d1ce40;  alias, 1 drivers
S_0x555db71f85a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7130050;
 .timescale 0 0;
P_0x555db74eea30 .param/l "i" 0 3 28, +C4<01>;
S_0x555db71fe5a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71f85a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1d610 .functor OR 1, L_0x555db7d1d3b0, L_0x555db7d1d580, C4<0>, C4<0>;
v0x555db72e2680_0 .net "S", 0 0, L_0x555db7d1d440;  1 drivers
v0x555db72e2fa0_0 .net "a", 0 0, L_0x555db7d1d750;  1 drivers
v0x555db72e3d00_0 .net "b", 0 0, L_0x555db7d1d910;  1 drivers
v0x555db72e44d0_0 .net "cin", 0 0, L_0x555db7d1cf60;  alias, 1 drivers
v0x555db72e4e70_0 .net "cout", 0 0, L_0x555db7d1d610;  alias, 1 drivers
v0x555db72e5790_0 .net "cout1", 0 0, L_0x555db7d1d3b0;  1 drivers
v0x555db72e6c00_0 .net "cout2", 0 0, L_0x555db7d1d580;  1 drivers
v0x555db72e75a0_0 .net "s1", 0 0, L_0x555db7d1d320;  1 drivers
S_0x555db7125000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71fe5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1d320 .functor XOR 1, L_0x555db7d1d750, L_0x555db7d1d910, C4<0>, C4<0>;
L_0x555db7d1d3b0 .functor AND 1, L_0x555db7d1d750, L_0x555db7d1d910, C4<1>, C4<1>;
v0x555db72cc790_0 .net "S", 0 0, L_0x555db7d1d320;  alias, 1 drivers
v0x555db72cdc00_0 .net "a", 0 0, L_0x555db7d1d750;  alias, 1 drivers
v0x555db72ce5a0_0 .net "b", 0 0, L_0x555db7d1d910;  alias, 1 drivers
v0x555db72ceec0_0 .net "cout", 0 0, L_0x555db7d1d3b0;  alias, 1 drivers
S_0x555db71923c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71fe5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1d440 .functor XOR 1, L_0x555db7d1cf60, L_0x555db7d1d320, C4<0>, C4<0>;
L_0x555db7d1d580 .functor AND 1, L_0x555db7d1cf60, L_0x555db7d1d320, C4<1>, C4<1>;
v0x555db72d0330_0 .net "S", 0 0, L_0x555db7d1d440;  alias, 1 drivers
v0x555db72d0cd0_0 .net "a", 0 0, L_0x555db7d1cf60;  alias, 1 drivers
v0x555db72d15f0_0 .net "b", 0 0, L_0x555db7d1d320;  alias, 1 drivers
v0x555db72b0bd0_0 .net "cout", 0 0, L_0x555db7d1d580;  alias, 1 drivers
S_0x555db71c7800 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7130050;
 .timescale 0 0;
P_0x555db74d8160 .param/l "i" 0 3 28, +C4<010>;
S_0x555db71c9f30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71c7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1dd80 .functor OR 1, L_0x555db7d1dad0, L_0x555db7d1dcf0, C4<0>, C4<0>;
v0x555db72f0c50_0 .net "S", 0 0, L_0x555db7d1db60;  1 drivers
v0x555db72f1570_0 .net "a", 0 0, L_0x555db7d1dec0;  1 drivers
v0x555db72f29e0_0 .net "b", 0 0, L_0x555db7d1dff0;  1 drivers
v0x555db72f3380_0 .net "cin", 0 0, L_0x555db7d1d610;  alias, 1 drivers
v0x555db72f3ca0_0 .net "cout", 0 0, L_0x555db7d1dd80;  alias, 1 drivers
v0x555db72f5110_0 .net "cout1", 0 0, L_0x555db7d1dad0;  1 drivers
v0x555db72f5ab0_0 .net "cout2", 0 0, L_0x555db7d1dcf0;  1 drivers
v0x555db72f63d0_0 .net "s1", 0 0, L_0x555db7d1da40;  1 drivers
S_0x555db71cc660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71c9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1da40 .functor XOR 1, L_0x555db7d1dec0, L_0x555db7d1dff0, C4<0>, C4<0>;
L_0x555db7d1dad0 .functor AND 1, L_0x555db7d1dec0, L_0x555db7d1dff0, C4<1>, C4<1>;
v0x555db72e7ec0_0 .net "S", 0 0, L_0x555db7d1da40;  alias, 1 drivers
v0x555db72e9330_0 .net "a", 0 0, L_0x555db7d1dec0;  alias, 1 drivers
v0x555db72e9cd0_0 .net "b", 0 0, L_0x555db7d1dff0;  alias, 1 drivers
v0x555db72ea5f0_0 .net "cout", 0 0, L_0x555db7d1dad0;  alias, 1 drivers
S_0x555db71ced90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71c9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1db60 .functor XOR 1, L_0x555db7d1d610, L_0x555db7d1da40, C4<0>, C4<0>;
L_0x555db7d1dcf0 .functor AND 1, L_0x555db7d1d610, L_0x555db7d1da40, C4<1>, C4<1>;
v0x555db72ee460_0 .net "S", 0 0, L_0x555db7d1db60;  alias, 1 drivers
v0x555db72eed80_0 .net "a", 0 0, L_0x555db7d1d610;  alias, 1 drivers
v0x555db72efae0_0 .net "b", 0 0, L_0x555db7d1da40;  alias, 1 drivers
v0x555db72f02b0_0 .net "cout", 0 0, L_0x555db7d1dcf0;  alias, 1 drivers
S_0x555db71d14c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7130050;
 .timescale 0 0;
P_0x555db74c3b60 .param/l "i" 0 3 28, +C4<011>;
S_0x555db71d3bf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71d14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1e480 .functor OR 1, L_0x555db7d1e1d0, L_0x555db7d1e3f0, C4<0>, C4<0>;
v0x555db7300070_0 .net "S", 0 0, L_0x555db7d1e260;  1 drivers
v0x555db73014e0_0 .net "a", 0 0, L_0x555db7d1e5c0;  1 drivers
v0x555db7301e80_0 .net "b", 0 0, L_0x555db7d1e6f0;  1 drivers
v0x555db73027a0_0 .net "cin", 0 0, L_0x555db7d1dd80;  alias, 1 drivers
v0x555db7303c10_0 .net "cout", 0 0, L_0x555db7d1e480;  alias, 1 drivers
v0x555db73045b0_0 .net "cout1", 0 0, L_0x555db7d1e1d0;  1 drivers
v0x555db7304ed0_0 .net "cout2", 0 0, L_0x555db7d1e3f0;  1 drivers
v0x555db7306340_0 .net "s1", 0 0, L_0x555db7d1e120;  1 drivers
S_0x555db718fc90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71d3bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1e120 .functor XOR 1, L_0x555db7d1e5c0, L_0x555db7d1e6f0, C4<0>, C4<0>;
L_0x555db7d1e1d0 .functor AND 1, L_0x555db7d1e5c0, L_0x555db7d1e6f0, C4<1>, C4<1>;
v0x555db72f7840_0 .net "S", 0 0, L_0x555db7d1e120;  alias, 1 drivers
v0x555db72f81e0_0 .net "a", 0 0, L_0x555db7d1e5c0;  alias, 1 drivers
v0x555db72f8b00_0 .net "b", 0 0, L_0x555db7d1e6f0;  alias, 1 drivers
v0x555db72fcf60_0 .net "cout", 0 0, L_0x555db7d1e1d0;  alias, 1 drivers
S_0x555db71b5bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71d3bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1e260 .functor XOR 1, L_0x555db7d1dd80, L_0x555db7d1e120, C4<0>, C4<0>;
L_0x555db7d1e3f0 .functor AND 1, L_0x555db7d1dd80, L_0x555db7d1e120, C4<1>, C4<1>;
v0x555db72fd880_0 .net "S", 0 0, L_0x555db7d1e260;  alias, 1 drivers
v0x555db72fe5e0_0 .net "a", 0 0, L_0x555db7d1dd80;  alias, 1 drivers
v0x555db72fedb0_0 .net "b", 0 0, L_0x555db7d1e120;  alias, 1 drivers
v0x555db72ff750_0 .net "cout", 0 0, L_0x555db7d1e3f0;  alias, 1 drivers
S_0x555db71b82e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7130050;
 .timescale 0 0;
P_0x555db74976a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db71baa10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71b82e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d1ec10 .functor OR 1, L_0x555db7d1e9b0, L_0x555db7d1eb80, C4<0>, C4<0>;
v0x555db730d8d0_0 .net "S", 0 0, L_0x555db7d1ea40;  1 drivers
v0x555db730e270_0 .net "a", 0 0, L_0x555db7d1ed10;  1 drivers
v0x555db730eb90_0 .net "b", 0 0, L_0x555db7d1ee40;  1 drivers
v0x555db72d4910_0 .net "cin", 0 0, L_0x555db7d1e480;  alias, 1 drivers
v0x555db72d5230_0 .net "cout", 0 0, L_0x555db7d1ec10;  alias, 1 drivers
v0x555db72d5f90_0 .net "cout1", 0 0, L_0x555db7d1e9b0;  1 drivers
v0x555db72d6760_0 .net "cout2", 0 0, L_0x555db7d1eb80;  1 drivers
v0x555db72d7100_0 .net "s1", 0 0, L_0x555db7d1e900;  1 drivers
S_0x555db71bd140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71baa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1e900 .functor XOR 1, L_0x555db7d1ed10, L_0x555db7d1ee40, C4<0>, C4<0>;
L_0x555db7d1e9b0 .functor AND 1, L_0x555db7d1ed10, L_0x555db7d1ee40, C4<1>, C4<1>;
v0x555db7306ce0_0 .net "S", 0 0, L_0x555db7d1e900;  alias, 1 drivers
v0x555db7307600_0 .net "a", 0 0, L_0x555db7d1ed10;  alias, 1 drivers
v0x555db7308a70_0 .net "b", 0 0, L_0x555db7d1ee40;  alias, 1 drivers
v0x555db7309410_0 .net "cout", 0 0, L_0x555db7d1e9b0;  alias, 1 drivers
S_0x555db71bf870 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71baa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d1ea40 .functor XOR 1, L_0x555db7d1e480, L_0x555db7d1e900, C4<0>, C4<0>;
L_0x555db7d1eb80 .functor AND 1, L_0x555db7d1e480, L_0x555db7d1e900, C4<1>, C4<1>;
v0x555db7309d30_0 .net "S", 0 0, L_0x555db7d1ea40;  alias, 1 drivers
v0x555db730b1a0_0 .net "a", 0 0, L_0x555db7d1e480;  alias, 1 drivers
v0x555db730bb40_0 .net "b", 0 0, L_0x555db7d1e900;  alias, 1 drivers
v0x555db730c460_0 .net "cout", 0 0, L_0x555db7d1eb80;  alias, 1 drivers
S_0x555db718ae30 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db782b270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7481c80 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55b9380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d2af10 .functor BUFZ 1, L_0x7f49c55b9380, C4<0>, C4<0>, C4<0>;
L_0x555db7d2af80 .functor BUFZ 1, L_0x555db7d2aac0, C4<0>, C4<0>, C4<0>;
v0x555db7328a20_0 .net "S", 7 0, L_0x555db7d2ae70;  alias, 1 drivers
v0x555db7329340_0 .net "a", 7 0, L_0x555db7d27890;  alias, 1 drivers
v0x555db732a7b0_0 .net "b", 7 0, L_0x555db7d24330;  alias, 1 drivers
v0x555db732b150 .array "carry", 0 8;
v0x555db732b150_0 .net v0x555db732b150 0, 0 0, L_0x555db7d2af10; 1 drivers
v0x555db732b150_1 .net v0x555db732b150 1, 0 0, L_0x555db7d27e80; 1 drivers
v0x555db732b150_2 .net v0x555db732b150 2, 0 0, L_0x555db7d284c0; 1 drivers
v0x555db732b150_3 .net v0x555db732b150 3, 0 0, L_0x555db7d28b00; 1 drivers
v0x555db732b150_4 .net v0x555db732b150 4, 0 0, L_0x555db7d29140; 1 drivers
v0x555db732b150_5 .net v0x555db732b150 5, 0 0, L_0x555db7d29790; 1 drivers
v0x555db732b150_6 .net v0x555db732b150 6, 0 0, L_0x555db7d29dc0; 1 drivers
v0x555db732b150_7 .net v0x555db732b150 7, 0 0, L_0x555db7d2a4b0; 1 drivers
v0x555db732b150_8 .net v0x555db732b150 8, 0 0, L_0x555db7d2aac0; 1 drivers
v0x555db732ba70_0 .net "cin", 0 0, L_0x7f49c55b9380;  1 drivers
v0x555db732cee0_0 .net "cout", 0 0, L_0x555db7d2af80;  alias, 1 drivers
L_0x555db7d27f80 .part L_0x555db7d27890, 0, 1;
L_0x555db7d28140 .part L_0x555db7d24330, 0, 1;
L_0x555db7d285c0 .part L_0x555db7d27890, 1, 1;
L_0x555db7d286f0 .part L_0x555db7d24330, 1, 1;
L_0x555db7d28c00 .part L_0x555db7d27890, 2, 1;
L_0x555db7d28d30 .part L_0x555db7d24330, 2, 1;
L_0x555db7d29240 .part L_0x555db7d27890, 3, 1;
L_0x555db7d29370 .part L_0x555db7d24330, 3, 1;
L_0x555db7d29890 .part L_0x555db7d27890, 4, 1;
L_0x555db7d29ad0 .part L_0x555db7d24330, 4, 1;
L_0x555db7d29ec0 .part L_0x555db7d27890, 5, 1;
L_0x555db7d29ff0 .part L_0x555db7d24330, 5, 1;
L_0x555db7d2a5b0 .part L_0x555db7d27890, 6, 1;
L_0x555db7d2a6e0 .part L_0x555db7d24330, 6, 1;
L_0x555db7d2ab80 .part L_0x555db7d27890, 7, 1;
L_0x555db7d2acb0 .part L_0x555db7d24330, 7, 1;
LS_0x555db7d2ae70_0_0 .concat8 [ 1 1 1 1], L_0x555db7d27c30, L_0x555db7d28350, L_0x555db7d28990, L_0x555db7d28f80;
LS_0x555db7d2ae70_0_4 .concat8 [ 1 1 1 1], L_0x555db7d295d0, L_0x555db7d29c50, L_0x555db7d2a380, L_0x555db7d2a900;
L_0x555db7d2ae70 .concat8 [ 4 4 0 0], LS_0x555db7d2ae70_0_0, LS_0x555db7d2ae70_0_4;
S_0x555db718d560 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db718ae30;
 .timescale 0 0;
P_0x555db7474b50 .param/l "i" 0 3 28, +C4<00>;
S_0x555db71b3480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db718d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d27e80 .functor OR 1, L_0x555db7d27b70, L_0x555db7d27d80, C4<0>, C4<0>;
v0x555db7316200_0 .net "S", 0 0, L_0x555db7d27c30;  1 drivers
v0x555db7316b20_0 .net "a", 0 0, L_0x555db7d27f80;  1 drivers
v0x555db7317f90_0 .net "b", 0 0, L_0x555db7d28140;  1 drivers
v0x555db7318930_0 .net "cin", 0 0, L_0x555db7d2af10;  alias, 1 drivers
v0x555db7319250_0 .net "cout", 0 0, L_0x555db7d27e80;  alias, 1 drivers
v0x555db731a6c0_0 .net "cout1", 0 0, L_0x555db7d27b70;  1 drivers
v0x555db731b060_0 .net "cout2", 0 0, L_0x555db7d27d80;  1 drivers
v0x555db731b980_0 .net "s1", 0 0, L_0x555db7d27a60;  1 drivers
S_0x555db7198ba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71b3480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d27a60 .functor XOR 1, L_0x555db7d27f80, L_0x555db7d28140, C4<0>, C4<0>;
L_0x555db7d27b70 .functor AND 1, L_0x555db7d27f80, L_0x555db7d28140, C4<1>, C4<1>;
v0x555db72e1080_0 .net "S", 0 0, L_0x555db7d27a60;  alias, 1 drivers
v0x555db7311560_0 .net "a", 0 0, L_0x555db7d27f80;  alias, 1 drivers
v0x555db7311d40_0 .net "b", 0 0, L_0x555db7d28140;  alias, 1 drivers
v0x555db7312960_0 .net "cout", 0 0, L_0x555db7d27b70;  alias, 1 drivers
S_0x555db719b2d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71b3480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d27c30 .functor XOR 1, L_0x555db7d2af10, L_0x555db7d27a60, C4<0>, C4<0>;
L_0x555db7d27d80 .functor AND 1, L_0x555db7d2af10, L_0x555db7d27a60, C4<1>, C4<1>;
v0x555db7313130_0 .net "S", 0 0, L_0x555db7d27c30;  alias, 1 drivers
v0x555db7313ad0_0 .net "a", 0 0, L_0x555db7d2af10;  alias, 1 drivers
v0x555db73143f0_0 .net "b", 0 0, L_0x555db7d27a60;  alias, 1 drivers
v0x555db7315860_0 .net "cout", 0 0, L_0x555db7d27d80;  alias, 1 drivers
S_0x555db719da00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db718ae30;
 .timescale 0 0;
P_0x555db74578d0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db71a4980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db719da00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d284c0 .functor OR 1, L_0x555db7d282e0, L_0x555db7d28450, C4<0>, C4<0>;
v0x555db7322f10_0 .net "S", 0 0, L_0x555db7d28350;  1 drivers
v0x555db733d9d0_0 .net "a", 0 0, L_0x555db7d285c0;  1 drivers
v0x555db733e250_0 .net "b", 0 0, L_0x555db7d286f0;  1 drivers
v0x555db733efb0_0 .net "cin", 0 0, L_0x555db7d27e80;  alias, 1 drivers
v0x555db733f780_0 .net "cout", 0 0, L_0x555db7d284c0;  alias, 1 drivers
v0x555db7340120_0 .net "cout1", 0 0, L_0x555db7d282e0;  1 drivers
v0x555db7340a40_0 .net "cout2", 0 0, L_0x555db7d28450;  1 drivers
v0x555db7341eb0_0 .net "s1", 0 0, L_0x555db7d28270;  1 drivers
S_0x555db71a70b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71a4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d28270 .functor XOR 1, L_0x555db7d285c0, L_0x555db7d286f0, C4<0>, C4<0>;
L_0x555db7d282e0 .functor AND 1, L_0x555db7d285c0, L_0x555db7d286f0, C4<1>, C4<1>;
v0x555db731cdf0_0 .net "S", 0 0, L_0x555db7d28270;  alias, 1 drivers
v0x555db731d790_0 .net "a", 0 0, L_0x555db7d285c0;  alias, 1 drivers
v0x555db731e0b0_0 .net "b", 0 0, L_0x555db7d286f0;  alias, 1 drivers
v0x555db731f520_0 .net "cout", 0 0, L_0x555db7d282e0;  alias, 1 drivers
S_0x555db71a97e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71a4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d28350 .functor XOR 1, L_0x555db7d27e80, L_0x555db7d28270, C4<0>, C4<0>;
L_0x555db7d28450 .functor AND 1, L_0x555db7d27e80, L_0x555db7d28270, C4<1>, C4<1>;
v0x555db731fec0_0 .net "S", 0 0, L_0x555db7d28350;  alias, 1 drivers
v0x555db73207e0_0 .net "a", 0 0, L_0x555db7d27e80;  alias, 1 drivers
v0x555db7321c50_0 .net "b", 0 0, L_0x555db7d28270;  alias, 1 drivers
v0x555db73225f0_0 .net "cout", 0 0, L_0x555db7d28450;  alias, 1 drivers
S_0x555db71abf10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db718ae30;
 .timescale 0 0;
P_0x555db74254c0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7184a00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71abf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d28b00 .functor OR 1, L_0x555db7d28920, L_0x555db7d28a90, C4<0>, C4<0>;
v0x555db7349440_0 .net "S", 0 0, L_0x555db7d28990;  1 drivers
v0x555db7349de0_0 .net "a", 0 0, L_0x555db7d28c00;  1 drivers
v0x555db734a700_0 .net "b", 0 0, L_0x555db7d28d30;  1 drivers
v0x555db734bb70_0 .net "cin", 0 0, L_0x555db7d284c0;  alias, 1 drivers
v0x555db734c510_0 .net "cout", 0 0, L_0x555db7d28b00;  alias, 1 drivers
v0x555db734ce30_0 .net "cout1", 0 0, L_0x555db7d28920;  1 drivers
v0x555db734e2a0_0 .net "cout2", 0 0, L_0x555db7d28a90;  1 drivers
v0x555db734ec40_0 .net "s1", 0 0, L_0x555db7d288b0;  1 drivers
S_0x555db716dcd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7184a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d288b0 .functor XOR 1, L_0x555db7d28c00, L_0x555db7d28d30, C4<0>, C4<0>;
L_0x555db7d28920 .functor AND 1, L_0x555db7d28c00, L_0x555db7d28d30, C4<1>, C4<1>;
v0x555db7342850_0 .net "S", 0 0, L_0x555db7d288b0;  alias, 1 drivers
v0x555db7343170_0 .net "a", 0 0, L_0x555db7d28c00;  alias, 1 drivers
v0x555db73445e0_0 .net "b", 0 0, L_0x555db7d28d30;  alias, 1 drivers
v0x555db7344f80_0 .net "cout", 0 0, L_0x555db7d28920;  alias, 1 drivers
S_0x555db71751a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7184a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d28990 .functor XOR 1, L_0x555db7d284c0, L_0x555db7d288b0, C4<0>, C4<0>;
L_0x555db7d28a90 .functor AND 1, L_0x555db7d284c0, L_0x555db7d288b0, C4<1>, C4<1>;
v0x555db73458a0_0 .net "S", 0 0, L_0x555db7d28990;  alias, 1 drivers
v0x555db7346d10_0 .net "a", 0 0, L_0x555db7d284c0;  alias, 1 drivers
v0x555db73476b0_0 .net "b", 0 0, L_0x555db7d288b0;  alias, 1 drivers
v0x555db7347fd0_0 .net "cout", 0 0, L_0x555db7d28a90;  alias, 1 drivers
S_0x555db71778d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db718ae30;
 .timescale 0 0;
P_0x555db742bea0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db717a000 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71778d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d29140 .functor OR 1, L_0x555db7d28f10, L_0x555db7d290d0, C4<0>, C4<0>;
v0x555db7357fb0_0 .net "S", 0 0, L_0x555db7d28f80;  1 drivers
v0x555db73588d0_0 .net "a", 0 0, L_0x555db7d29240;  1 drivers
v0x555db7359d40_0 .net "b", 0 0, L_0x555db7d29370;  1 drivers
v0x555db735a6e0_0 .net "cin", 0 0, L_0x555db7d28b00;  alias, 1 drivers
v0x555db735b000_0 .net "cout", 0 0, L_0x555db7d29140;  alias, 1 drivers
v0x555db735c470_0 .net "cout1", 0 0, L_0x555db7d28f10;  1 drivers
v0x555db735ce10_0 .net "cout2", 0 0, L_0x555db7d290d0;  1 drivers
v0x555db735d730_0 .net "s1", 0 0, L_0x555db7d28ea0;  1 drivers
S_0x555db71615b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db717a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d28ea0 .functor XOR 1, L_0x555db7d29240, L_0x555db7d29370, C4<0>, C4<0>;
L_0x555db7d28f10 .functor AND 1, L_0x555db7d29240, L_0x555db7d29370, C4<1>, C4<1>;
v0x555db734f560_0 .net "S", 0 0, L_0x555db7d28ea0;  alias, 1 drivers
v0x555db7353130_0 .net "a", 0 0, L_0x555db7d29240;  alias, 1 drivers
v0x555db73539b0_0 .net "b", 0 0, L_0x555db7d29370;  alias, 1 drivers
v0x555db7354710_0 .net "cout", 0 0, L_0x555db7d28f10;  alias, 1 drivers
S_0x555db717fba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db717a000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d28f80 .functor XOR 1, L_0x555db7d28b00, L_0x555db7d28ea0, C4<0>, C4<0>;
L_0x555db7d290d0 .functor AND 1, L_0x555db7d28b00, L_0x555db7d28ea0, C4<1>, C4<1>;
v0x555db7354ee0_0 .net "S", 0 0, L_0x555db7d28f80;  alias, 1 drivers
v0x555db7355880_0 .net "a", 0 0, L_0x555db7d28b00;  alias, 1 drivers
v0x555db73561a0_0 .net "b", 0 0, L_0x555db7d28ea0;  alias, 1 drivers
v0x555db7357610_0 .net "cout", 0 0, L_0x555db7d290d0;  alias, 1 drivers
S_0x555db71822d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db718ae30;
 .timescale 0 0;
P_0x555db74908a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7167f90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71822d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d29790 .functor OR 1, L_0x555db7d29560, L_0x555db7d29720, C4<0>, C4<0>;
v0x555db7364cc0_0 .net "S", 0 0, L_0x555db7d295d0;  1 drivers
v0x555db7366130_0 .net "a", 0 0, L_0x555db7d29890;  1 drivers
v0x555db7366ad0_0 .net "b", 0 0, L_0x555db7d29ad0;  1 drivers
v0x555db73673f0_0 .net "cin", 0 0, L_0x555db7d29140;  alias, 1 drivers
v0x555db736b550_0 .net "cout", 0 0, L_0x555db7d29790;  alias, 1 drivers
v0x555db736be70_0 .net "cout1", 0 0, L_0x555db7d29560;  1 drivers
v0x555db736cbd0_0 .net "cout2", 0 0, L_0x555db7d29720;  1 drivers
v0x555db736d430_0 .net "s1", 0 0, L_0x555db7d294f0;  1 drivers
S_0x555db710b0d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7167f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d294f0 .functor XOR 1, L_0x555db7d29890, L_0x555db7d29ad0, C4<0>, C4<0>;
L_0x555db7d29560 .functor AND 1, L_0x555db7d29890, L_0x555db7d29ad0, C4<1>, C4<1>;
v0x555db735eba0_0 .net "S", 0 0, L_0x555db7d294f0;  alias, 1 drivers
v0x555db735f540_0 .net "a", 0 0, L_0x555db7d29890;  alias, 1 drivers
v0x555db735fe60_0 .net "b", 0 0, L_0x555db7d29ad0;  alias, 1 drivers
v0x555db73612d0_0 .net "cout", 0 0, L_0x555db7d29560;  alias, 1 drivers
S_0x555db71296c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7167f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d295d0 .functor XOR 1, L_0x555db7d29140, L_0x555db7d294f0, C4<0>, C4<0>;
L_0x555db7d29720 .functor AND 1, L_0x555db7d29140, L_0x555db7d294f0, C4<1>, C4<1>;
v0x555db7361c70_0 .net "S", 0 0, L_0x555db7d295d0;  alias, 1 drivers
v0x555db7362590_0 .net "a", 0 0, L_0x555db7d29140;  alias, 1 drivers
v0x555db7363a00_0 .net "b", 0 0, L_0x555db7d294f0;  alias, 1 drivers
v0x555db73643a0_0 .net "cout", 0 0, L_0x555db7d29720;  alias, 1 drivers
S_0x555db712bdf0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db718ae30;
 .timescale 0 0;
P_0x555db765c800 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db712e520 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db712bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d29dc0 .functor OR 1, L_0x555db7d29be0, L_0x555db7d29d50, C4<0>, C4<0>;
v0x555db73749c0_0 .net "S", 0 0, L_0x555db7d29c50;  1 drivers
v0x555db7375360_0 .net "a", 0 0, L_0x555db7d29ec0;  1 drivers
v0x555db7375c80_0 .net "b", 0 0, L_0x555db7d29ff0;  1 drivers
v0x555db73770f0_0 .net "cin", 0 0, L_0x555db7d29790;  alias, 1 drivers
v0x555db7377a90_0 .net "cout", 0 0, L_0x555db7d29dc0;  alias, 1 drivers
v0x555db73783b0_0 .net "cout1", 0 0, L_0x555db7d29be0;  1 drivers
v0x555db7379820_0 .net "cout2", 0 0, L_0x555db7d29d50;  1 drivers
v0x555db737a1c0_0 .net "s1", 0 0, L_0x555db7d29b70;  1 drivers
S_0x555db7141c20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db712e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d29b70 .functor XOR 1, L_0x555db7d29ec0, L_0x555db7d29ff0, C4<0>, C4<0>;
L_0x555db7d29be0 .functor AND 1, L_0x555db7d29ec0, L_0x555db7d29ff0, C4<1>, C4<1>;
v0x555db736ddd0_0 .net "S", 0 0, L_0x555db7d29b70;  alias, 1 drivers
v0x555db736e6f0_0 .net "a", 0 0, L_0x555db7d29ec0;  alias, 1 drivers
v0x555db736fb60_0 .net "b", 0 0, L_0x555db7d29ff0;  alias, 1 drivers
v0x555db7370500_0 .net "cout", 0 0, L_0x555db7d29be0;  alias, 1 drivers
S_0x555db7147f60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db712e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d29c50 .functor XOR 1, L_0x555db7d29790, L_0x555db7d29b70, C4<0>, C4<0>;
L_0x555db7d29d50 .functor AND 1, L_0x555db7d29790, L_0x555db7d29b70, C4<1>, C4<1>;
v0x555db7370e20_0 .net "S", 0 0, L_0x555db7d29c50;  alias, 1 drivers
v0x555db7372290_0 .net "a", 0 0, L_0x555db7d29790;  alias, 1 drivers
v0x555db7372c30_0 .net "b", 0 0, L_0x555db7d29b70;  alias, 1 drivers
v0x555db7373550_0 .net "cout", 0 0, L_0x555db7d29d50;  alias, 1 drivers
S_0x555db713fa50 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db718ae30;
 .timescale 0 0;
P_0x555db73f28b0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7123b20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db713fa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2a4b0 .functor OR 1, L_0x555db7d2a310, L_0x555db7d2a440, C4<0>, C4<0>;
v0x555db7381750_0 .net "S", 0 0, L_0x555db7d2a380;  1 drivers
v0x555db7382070_0 .net "a", 0 0, L_0x555db7d2a5b0;  1 drivers
v0x555db73834e0_0 .net "b", 0 0, L_0x555db7d2a6e0;  1 drivers
v0x555db7383e80_0 .net "cin", 0 0, L_0x555db7d29dc0;  alias, 1 drivers
v0x555db73847a0_0 .net "cout", 0 0, L_0x555db7d2a4b0;  alias, 1 drivers
v0x555db7385c10_0 .net "cout1", 0 0, L_0x555db7d2a310;  1 drivers
v0x555db73865b0_0 .net "cout2", 0 0, L_0x555db7d2a440;  1 drivers
v0x555db7386ed0_0 .net "s1", 0 0, L_0x555db7d2a2a0;  1 drivers
S_0x555db70edc20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7123b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2a2a0 .functor XOR 1, L_0x555db7d2a5b0, L_0x555db7d2a6e0, C4<0>, C4<0>;
L_0x555db7d2a310 .functor AND 1, L_0x555db7d2a5b0, L_0x555db7d2a6e0, C4<1>, C4<1>;
v0x555db737aae0_0 .net "S", 0 0, L_0x555db7d2a2a0;  alias, 1 drivers
v0x555db737bf50_0 .net "a", 0 0, L_0x555db7d2a5b0;  alias, 1 drivers
v0x555db737c8f0_0 .net "b", 0 0, L_0x555db7d2a6e0;  alias, 1 drivers
v0x555db737d210_0 .net "cout", 0 0, L_0x555db7d2a310;  alias, 1 drivers
S_0x555db70f0350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7123b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2a380 .functor XOR 1, L_0x555db7d29dc0, L_0x555db7d2a2a0, C4<0>, C4<0>;
L_0x555db7d2a440 .functor AND 1, L_0x555db7d29dc0, L_0x555db7d2a2a0, C4<1>, C4<1>;
v0x555db737e680_0 .net "S", 0 0, L_0x555db7d2a380;  alias, 1 drivers
v0x555db737f020_0 .net "a", 0 0, L_0x555db7d29dc0;  alias, 1 drivers
v0x555db737f940_0 .net "b", 0 0, L_0x555db7d2a2a0;  alias, 1 drivers
v0x555db7380db0_0 .net "cout", 0 0, L_0x555db7d2a440;  alias, 1 drivers
S_0x555db70f2a80 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db718ae30;
 .timescale 0 0;
P_0x555db73fd6d0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7111ab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70f2a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2aac0 .functor OR 1, L_0x555db7d2a890, L_0x555db7d2aa50, C4<0>, C4<0>;
v0x555db738e460_0 .net "S", 0 0, L_0x555db7d2a900;  1 drivers
v0x555db738f8d0_0 .net "a", 0 0, L_0x555db7d2ab80;  1 drivers
v0x555db7390270_0 .net "b", 0 0, L_0x555db7d2acb0;  1 drivers
v0x555db7390b90_0 .net "cin", 0 0, L_0x555db7d2a4b0;  alias, 1 drivers
v0x555db7326370_0 .net "cout", 0 0, L_0x555db7d2aac0;  alias, 1 drivers
v0x555db7326b50_0 .net "cout1", 0 0, L_0x555db7d2a890;  1 drivers
v0x555db73278b0_0 .net "cout2", 0 0, L_0x555db7d2aa50;  1 drivers
v0x555db7328080_0 .net "s1", 0 0, L_0x555db7d2a230;  1 drivers
S_0x555db71177f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7111ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2a230 .functor XOR 1, L_0x555db7d2ab80, L_0x555db7d2acb0, C4<0>, C4<0>;
L_0x555db7d2a890 .functor AND 1, L_0x555db7d2ab80, L_0x555db7d2acb0, C4<1>, C4<1>;
v0x555db7388340_0 .net "S", 0 0, L_0x555db7d2a230;  alias, 1 drivers
v0x555db7388ce0_0 .net "a", 0 0, L_0x555db7d2ab80;  alias, 1 drivers
v0x555db7389600_0 .net "b", 0 0, L_0x555db7d2acb0;  alias, 1 drivers
v0x555db738aa70_0 .net "cout", 0 0, L_0x555db7d2a890;  alias, 1 drivers
S_0x555db711ecc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7111ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2a900 .functor XOR 1, L_0x555db7d2a4b0, L_0x555db7d2a230, C4<0>, C4<0>;
L_0x555db7d2aa50 .functor AND 1, L_0x555db7d2a4b0, L_0x555db7d2a230, C4<1>, C4<1>;
v0x555db738b410_0 .net "S", 0 0, L_0x555db7d2a900;  alias, 1 drivers
v0x555db738bd30_0 .net "a", 0 0, L_0x555db7d2a4b0;  alias, 1 drivers
v0x555db738d1a0_0 .net "b", 0 0, L_0x555db7d2a230;  alias, 1 drivers
v0x555db738db40_0 .net "cout", 0 0, L_0x555db7d2aa50;  alias, 1 drivers
S_0x555db71213f0 .scope module, "ins12" "karatsuba_4" 3 139, 3 107 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7d52960 .functor XOR 1, L_0x555db7d41050, L_0x555db7d43bf0, C4<0>, C4<0>;
v0x555db763d000_0 .net "X", 3 0, L_0x555db7d5dc10;  1 drivers
v0x555db764bb20_0 .net "Y", 3 0, L_0x555db7d5dd00;  1 drivers
v0x555db76493f0_0 .net "Z", 7 0, L_0x555db7d5da40;  alias, 1 drivers
L_0x7f49c55ba3d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7649490_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55ba3d0;  1 drivers
v0x555db7646cc0_0 .net *"_ivl_24", 0 0, L_0x555db7d52960;  1 drivers
L_0x7f49c55ba5c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db763a8a0_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55ba5c8;  1 drivers
L_0x7f49c55ba610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7644590_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55ba610;  1 drivers
L_0x7f49c55ba658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7641e60_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55ba658;  1 drivers
L_0x7f49c55ba6a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db763f730_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55ba6a0;  1 drivers
v0x555db7600630_0 .net "a", 1 0, L_0x555db7d40b80;  1 drivers
v0x555db75fded0_0 .net "a_abs", 1 0, L_0x555db7d423c0;  1 drivers
v0x555db7607bc0_0 .net "b", 1 0, L_0x555db7d43720;  1 drivers
v0x555db7605490_0 .net "b_abs", 1 0, L_0x555db7d44f80;  1 drivers
v0x555db7602d60_0 .net "c3", 0 0, L_0x555db7d5a340;  1 drivers
v0x555db7602e00_0 .net "c4", 0 0, L_0x555db7d5db50;  1 drivers
v0x555db7628c80_0 .net "neg_a", 0 0, L_0x555db7d41050;  1 drivers
v0x555db7628d20_0 .net "neg_b", 0 0, L_0x555db7d43bf0;  1 drivers
v0x555db7635070_0 .net "temp", 7 0, L_0x555db7d5a230;  1 drivers
v0x555db7632940_0 .net "term1", 7 0, L_0x555db7d56850;  1 drivers
v0x555db76329e0_0 .net "term2", 7 0, L_0x555db7d56990;  1 drivers
v0x555db7626520_0 .net "term3", 7 0, L_0x555db7d56b40;  1 drivers
v0x555db76265c0_0 .net "z0", 3 0, L_0x555db7d3f7a0;  1 drivers
v0x555db7630210_0 .net "z1_1", 4 0, L_0x555db7d529d0;  1 drivers
v0x555db76302b0_0 .net "z1_3", 3 0, L_0x555db7d4fe90;  1 drivers
v0x555db762dae0_0 .net "z1_3_pad", 4 0, L_0x555db7d500a0;  1 drivers
v0x555db762b3b0_0 .net "z1_4", 4 0, L_0x555db7d51fd0;  1 drivers
v0x555db761a180_0 .net "z1_pad", 4 0, L_0x555db7d566d0;  1 drivers
v0x555db7617a20_0 .net "z2", 3 0, L_0x555db7d34900;  1 drivers
L_0x555db7d34b10 .part L_0x555db7d5dc10, 2, 2;
L_0x555db7d34bb0 .part L_0x555db7d5dd00, 2, 2;
L_0x555db7d3fa10 .part L_0x555db7d5dc10, 0, 2;
L_0x555db7d3fab0 .part L_0x555db7d5dd00, 0, 2;
L_0x555db7d42510 .part L_0x555db7d5dc10, 0, 2;
L_0x555db7d425b0 .part L_0x555db7d5dc10, 2, 2;
L_0x555db7d450d0 .part L_0x555db7d5dd00, 2, 2;
L_0x555db7d45170 .part L_0x555db7d5dd00, 0, 2;
L_0x555db7d500a0 .concat [ 4 1 0 0], L_0x555db7d4fe90, L_0x7f49c55ba3d0;
L_0x555db7d529d0 .functor MUXZ 5, L_0x555db7d500a0, L_0x555db7d51fd0, L_0x555db7d52960, C4<>;
L_0x555db7d56850 .concat [ 4 4 0 0], L_0x555db7d3f7a0, L_0x7f49c55ba5c8;
L_0x555db7d56990 .concat [ 2 5 1 0], L_0x7f49c55ba658, L_0x555db7d566d0, L_0x7f49c55ba610;
L_0x555db7d56b40 .concat [ 4 4 0 0], L_0x7f49c55ba6a0, L_0x555db7d34900;
S_0x555db70cf630 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db73b1560 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7d40c20 .functor NOT 2, L_0x555db7d425b0, C4<00>, C4<00>, C4<00>;
L_0x7f49c55b9de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d40e60 .functor BUFZ 1, L_0x7f49c55b9de8, C4<0>, C4<0>, C4<0>;
L_0x555db7d41050 .functor NOT 1, L_0x555db7d40f20, C4<0>, C4<0>, C4<0>;
v0x555db7405820_0 .net "D", 1 0, L_0x555db7d40b80;  alias, 1 drivers
v0x555db74061c0_0 .net *"_ivl_21", 0 0, L_0x555db7d40e60;  1 drivers
v0x555db7406ae0_0 .net "a", 1 0, L_0x555db7d42510;  1 drivers
v0x555db7407f50_0 .net "abs_D", 1 0, L_0x555db7d423c0;  alias, 1 drivers
v0x555db74088f0_0 .net "b", 1 0, L_0x555db7d425b0;  1 drivers
v0x555db7409210_0 .net "b_comp", 1 0, L_0x555db7d40c20;  1 drivers
v0x555db740a680_0 .net "carry", 2 0, L_0x555db7d40cd0;  1 drivers
v0x555db740b020_0 .net "cin", 0 0, L_0x7f49c55b9de8;  1 drivers
v0x555db740b940_0 .net "is_pos", 0 0, L_0x555db7d40f20;  1 drivers
v0x555db740d940_0 .net "negative", 0 0, L_0x555db7d41050;  alias, 1 drivers
v0x555db73f8be0_0 .net "twos", 1 0, L_0x555db7d42200;  1 drivers
L_0x555db7d40060 .part L_0x555db7d42510, 0, 1;
L_0x555db7d40190 .part L_0x555db7d40c20, 0, 1;
L_0x555db7d402c0 .part L_0x555db7d40cd0, 0, 1;
L_0x555db7d407f0 .part L_0x555db7d42510, 1, 1;
L_0x555db7d40920 .part L_0x555db7d40c20, 1, 1;
L_0x555db7d40a50 .part L_0x555db7d40cd0, 1, 1;
L_0x555db7d40b80 .concat8 [ 1 1 0 0], L_0x555db7d3fd60, L_0x555db7d404f0;
L_0x555db7d40cd0 .concat8 [ 1 1 1 0], L_0x555db7d40e60, L_0x555db7d3ffd0, L_0x555db7d40760;
L_0x555db7d40f20 .part L_0x555db7d40cd0, 2, 1;
L_0x555db7d423c0 .functor MUXZ 2, L_0x555db7d42200, L_0x555db7d40b80, L_0x555db7d40f20, C4<>;
S_0x555db713aa10 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db70cf630;
 .timescale 0 0;
P_0x555db73ac700 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7132500 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db713aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3ffd0 .functor OR 1, L_0x555db7d3fc80, L_0x555db7d3ff40, C4<0>, C4<0>;
v0x555db73a2190_0 .net "S", 0 0, L_0x555db7d3fd60;  1 drivers
v0x555db73a3600_0 .net "a", 0 0, L_0x555db7d40060;  1 drivers
v0x555db73a3fa0_0 .net "b", 0 0, L_0x555db7d40190;  1 drivers
v0x555db73a48c0_0 .net "cin", 0 0, L_0x555db7d402c0;  1 drivers
v0x555db73a5d30_0 .net "cout", 0 0, L_0x555db7d3ffd0;  1 drivers
v0x555db73a66d0_0 .net "cout1", 0 0, L_0x555db7d3fc80;  1 drivers
v0x555db73a6ff0_0 .net "cout2", 0 0, L_0x555db7d3ff40;  1 drivers
v0x555db73a8460_0 .net "s1", 0 0, L_0x555db7d3fb50;  1 drivers
S_0x555db70d6010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7132500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3fb50 .functor XOR 1, L_0x555db7d40060, L_0x555db7d40190, C4<0>, C4<0>;
L_0x555db7d3fc80 .functor AND 1, L_0x555db7d40060, L_0x555db7d40190, C4<1>, C4<1>;
v0x555db739c070_0 .net "S", 0 0, L_0x555db7d3fb50;  alias, 1 drivers
v0x555db739ca10_0 .net "a", 0 0, L_0x555db7d40060;  alias, 1 drivers
v0x555db739d330_0 .net "b", 0 0, L_0x555db7d40190;  alias, 1 drivers
v0x555db739e7a0_0 .net "cout", 0 0, L_0x555db7d3fc80;  alias, 1 drivers
S_0x555db70dbd50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7132500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3fd60 .functor XOR 1, L_0x555db7d402c0, L_0x555db7d3fb50, C4<0>, C4<0>;
L_0x555db7d3ff40 .functor AND 1, L_0x555db7d402c0, L_0x555db7d3fb50, C4<1>, C4<1>;
v0x555db739f140_0 .net "S", 0 0, L_0x555db7d3fd60;  alias, 1 drivers
v0x555db739fa60_0 .net "a", 0 0, L_0x555db7d402c0;  alias, 1 drivers
v0x555db73a0ed0_0 .net "b", 0 0, L_0x555db7d3fb50;  alias, 1 drivers
v0x555db73a1870_0 .net "cout", 0 0, L_0x555db7d3ff40;  alias, 1 drivers
S_0x555db70e3220 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db70cf630;
 .timescale 0 0;
P_0x555db739dbe0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db70e5950 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db70e3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d40760 .functor OR 1, L_0x555db7d40460, L_0x555db7d406d0, C4<0>, C4<0>;
v0x555db73af9f0_0 .net "S", 0 0, L_0x555db7d404f0;  1 drivers
v0x555db73b0390_0 .net "a", 0 0, L_0x555db7d407f0;  1 drivers
v0x555db73b0cb0_0 .net "b", 0 0, L_0x555db7d40920;  1 drivers
v0x555db73b2120_0 .net "cin", 0 0, L_0x555db7d40a50;  1 drivers
v0x555db73b2ac0_0 .net "cout", 0 0, L_0x555db7d40760;  1 drivers
v0x555db73b33e0_0 .net "cout1", 0 0, L_0x555db7d40460;  1 drivers
v0x555db73b4850_0 .net "cout2", 0 0, L_0x555db7d406d0;  1 drivers
v0x555db73b51f0_0 .net "s1", 0 0, L_0x555db7d403f0;  1 drivers
S_0x555db70e8080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70e5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d403f0 .functor XOR 1, L_0x555db7d407f0, L_0x555db7d40920, C4<0>, C4<0>;
L_0x555db7d40460 .functor AND 1, L_0x555db7d407f0, L_0x555db7d40920, C4<1>, C4<1>;
v0x555db73a8e00_0 .net "S", 0 0, L_0x555db7d403f0;  alias, 1 drivers
v0x555db73a9720_0 .net "a", 0 0, L_0x555db7d407f0;  alias, 1 drivers
v0x555db73aab90_0 .net "b", 0 0, L_0x555db7d40920;  alias, 1 drivers
v0x555db73ab530_0 .net "cout", 0 0, L_0x555db7d40460;  alias, 1 drivers
S_0x555db71346d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70e5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d404f0 .functor XOR 1, L_0x555db7d40a50, L_0x555db7d403f0, C4<0>, C4<0>;
L_0x555db7d406d0 .functor AND 1, L_0x555db7d40a50, L_0x555db7d403f0, C4<1>, C4<1>;
v0x555db73abe50_0 .net "S", 0 0, L_0x555db7d404f0;  alias, 1 drivers
v0x555db73ad2c0_0 .net "a", 0 0, L_0x555db7d40a50;  alias, 1 drivers
v0x555db73adc60_0 .net "b", 0 0, L_0x555db7d403f0;  alias, 1 drivers
v0x555db73ae580_0 .net "cout", 0 0, L_0x555db7d406d0;  alias, 1 drivers
S_0x555db70af9f0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db70cf630;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db73338b0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d41110 .functor NOT 2, L_0x555db7d40b80, C4<00>, C4<00>, C4<00>;
v0x555db7401c80_0 .net "cout", 0 0, L_0x555db7d42330;  1 drivers
v0x555db74030f0_0 .net "i", 1 0, L_0x555db7d40b80;  alias, 1 drivers
v0x555db7403a90_0 .net "o", 1 0, L_0x555db7d42200;  alias, 1 drivers
v0x555db74043b0_0 .net "temp2", 1 0, L_0x555db7d41110;  1 drivers
S_0x555db70b2120 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db70af9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db732c320 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b9da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d422a0 .functor BUFZ 1, L_0x7f49c55b9da0, C4<0>, C4<0>, C4<0>;
L_0x555db7d42330 .functor BUFZ 1, L_0x555db7d41e10, C4<0>, C4<0>, C4<0>;
v0x555db73fce20_0 .net "S", 1 0, L_0x555db7d42200;  alias, 1 drivers
v0x555db73fe290_0 .net "a", 1 0, L_0x555db7d41110;  alias, 1 drivers
L_0x7f49c55b9d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db73fec30_0 .net "b", 1 0, L_0x7f49c55b9d58;  1 drivers
v0x555db73ff550 .array "carry", 0 2;
v0x555db73ff550_0 .net v0x555db73ff550 0, 0 0, L_0x555db7d422a0; 1 drivers
v0x555db73ff550_1 .net v0x555db73ff550 1, 0 0, L_0x555db7d41710; 1 drivers
v0x555db73ff550_2 .net v0x555db73ff550 2, 0 0, L_0x555db7d41e10; 1 drivers
v0x555db74009c0_0 .net "cin", 0 0, L_0x7f49c55b9da0;  1 drivers
v0x555db7401360_0 .net "cout", 0 0, L_0x555db7d42330;  alias, 1 drivers
L_0x555db7d41850 .part L_0x555db7d41110, 0, 1;
L_0x555db7d419a0 .part L_0x7f49c55b9d58, 0, 1;
L_0x555db7d41f10 .part L_0x555db7d41110, 1, 1;
L_0x555db7d420d0 .part L_0x7f49c55b9d58, 1, 1;
L_0x555db7d42200 .concat8 [ 1 1 0 0], L_0x555db7d41460, L_0x555db7d41bf0;
S_0x555db70b4850 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db70b2120;
 .timescale 0 0;
P_0x555db736efa0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7005c60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70b4850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d41710 .functor OR 1, L_0x555db7d41380, L_0x555db7d415f0, C4<0>, C4<0>;
v0x555db73e8210_0 .net "S", 0 0, L_0x555db7d41460;  1 drivers
v0x555db73e97f0_0 .net "a", 0 0, L_0x555db7d41850;  1 drivers
v0x555db73ea170_0 .net "b", 0 0, L_0x555db7d419a0;  1 drivers
v0x555db73eaa90_0 .net "cin", 0 0, L_0x555db7d422a0;  alias, 1 drivers
v0x555db73ec070_0 .net "cout", 0 0, L_0x555db7d41710;  alias, 1 drivers
v0x555db73ec9f0_0 .net "cout1", 0 0, L_0x555db7d41380;  1 drivers
v0x555db73ed310_0 .net "cout2", 0 0, L_0x555db7d415f0;  1 drivers
v0x555db73ee8f0_0 .net "s1", 0 0, L_0x555db7d41280;  1 drivers
S_0x555db7010cb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7005c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d41280 .functor XOR 1, L_0x555db7d41850, L_0x555db7d419a0, C4<0>, C4<0>;
L_0x555db7d41380 .functor AND 1, L_0x555db7d41850, L_0x555db7d419a0, C4<1>, C4<1>;
v0x555db73b5b10_0 .net "S", 0 0, L_0x555db7d41280;  alias, 1 drivers
v0x555db73b6f80_0 .net "a", 0 0, L_0x555db7d41850;  alias, 1 drivers
v0x555db73b7920_0 .net "b", 0 0, L_0x555db7d419a0;  alias, 1 drivers
v0x555db73b8240_0 .net "cout", 0 0, L_0x555db7d41380;  alias, 1 drivers
S_0x555db63d3b20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7005c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d41460 .functor XOR 1, L_0x555db7d422a0, L_0x555db7d41280, C4<0>, C4<0>;
L_0x555db7d415f0 .functor AND 1, L_0x555db7d422a0, L_0x555db7d41280, C4<1>, C4<1>;
v0x555db73e4fb0_0 .net "S", 0 0, L_0x555db7d41460;  alias, 1 drivers
v0x555db73e58d0_0 .net "a", 0 0, L_0x555db7d422a0;  alias, 1 drivers
v0x555db73e6f70_0 .net "b", 0 0, L_0x555db7d41280;  alias, 1 drivers
v0x555db73e78f0_0 .net "cout", 0 0, L_0x555db7d415f0;  alias, 1 drivers
S_0x555db63d3f60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db70b2120;
 .timescale 0 0;
P_0x555db7382920 .param/l "i" 0 3 28, +C4<01>;
S_0x555db70ad2c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db63d3f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d41e10 .functor OR 1, L_0x555db7d41b60, L_0x555db7d41d80, C4<0>, C4<0>;
v0x555db73f6270_0 .net "S", 0 0, L_0x555db7d41bf0;  1 drivers
v0x555db73f6bf0_0 .net "a", 0 0, L_0x555db7d41f10;  1 drivers
v0x555db73f7510_0 .net "b", 0 0, L_0x555db7d420d0;  1 drivers
v0x555db73f9e50_0 .net "cin", 0 0, L_0x555db7d41710;  alias, 1 drivers
v0x555db73fa630_0 .net "cout", 0 0, L_0x555db7d41e10;  alias, 1 drivers
v0x555db73fb390_0 .net "cout1", 0 0, L_0x555db7d41b60;  1 drivers
v0x555db73fbb60_0 .net "cout2", 0 0, L_0x555db7d41d80;  1 drivers
v0x555db73fc500_0 .net "s1", 0 0, L_0x555db7d41ad0;  1 drivers
S_0x555db70a04d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70ad2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d41ad0 .functor XOR 1, L_0x555db7d41f10, L_0x555db7d420d0, C4<0>, C4<0>;
L_0x555db7d41b60 .functor AND 1, L_0x555db7d41f10, L_0x555db7d420d0, C4<1>, C4<1>;
v0x555db73ef270_0 .net "S", 0 0, L_0x555db7d41ad0;  alias, 1 drivers
v0x555db73efb90_0 .net "a", 0 0, L_0x555db7d41f10;  alias, 1 drivers
v0x555db73f1170_0 .net "b", 0 0, L_0x555db7d420d0;  alias, 1 drivers
v0x555db73f1af0_0 .net "cout", 0 0, L_0x555db7d41b60;  alias, 1 drivers
S_0x555db706ba90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70ad2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d41bf0 .functor XOR 1, L_0x555db7d41710, L_0x555db7d41ad0, C4<0>, C4<0>;
L_0x555db7d41d80 .functor AND 1, L_0x555db7d41710, L_0x555db7d41ad0, C4<1>, C4<1>;
v0x555db73f2410_0 .net "S", 0 0, L_0x555db7d41bf0;  alias, 1 drivers
v0x555db73f39f0_0 .net "a", 0 0, L_0x555db7d41710;  alias, 1 drivers
v0x555db73f4370_0 .net "b", 0 0, L_0x555db7d41ad0;  alias, 1 drivers
v0x555db73f4c90_0 .net "cout", 0 0, L_0x555db7d41d80;  alias, 1 drivers
S_0x555db706e1c0 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7d2ef70 .functor XOR 1, L_0x555db7d2c160, L_0x555db7d2d400, C4<0>, C4<0>;
v0x555db75599b0_0 .net "X", 1 0, L_0x555db7d34b10;  1 drivers
v0x555db755a2d0_0 .net "Y", 1 0, L_0x555db7d34bb0;  1 drivers
v0x555db755b740_0 .net "Z", 3 0, L_0x555db7d34900;  alias, 1 drivers
v0x555db755c0e0_0 .net *"_ivl_20", 0 0, L_0x555db7d2ef70;  1 drivers
L_0x7f49c55b9728 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db755ca00_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55b9728;  1 drivers
L_0x7f49c55b9770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7540ea0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55b9770;  1 drivers
L_0x7f49c55b97b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db75417c0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55b97b8;  1 drivers
L_0x7f49c55b9800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7542520_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55b9800;  1 drivers
v0x555db7542cf0_0 .net "a", 0 0, L_0x555db7d2bb90;  1 drivers
v0x555db7543690_0 .net "a_abs", 0 0, L_0x555db7d2c920;  1 drivers
v0x555db7543fb0_0 .net "b", 0 0, L_0x555db7d2ce30;  1 drivers
v0x555db755f530_0 .net "b_abs", 0 0, L_0x555db7d2dbc0;  1 drivers
v0x555db755fdb0_0 .net "c1", 0 0, L_0x555db7d30080;  1 drivers
v0x555db7560b10_0 .net "c2", 0 0, L_0x555db7d31050;  1 drivers
v0x555db75612e0_0 .net "c3", 0 0, L_0x555db7d32f20;  1 drivers
v0x555db7561c80_0 .net "c4", 0 0, L_0x555db7d34aa0;  1 drivers
v0x555db75625a0_0 .net "neg_a", 0 0, L_0x555db7d2c160;  1 drivers
v0x555db75643b0_0 .net "neg_b", 0 0, L_0x555db7d2d400;  1 drivers
v0x555db7564cd0_0 .net "temp", 3 0, L_0x555db7d32e10;  1 drivers
v0x555db7566140_0 .net "term1", 3 0, L_0x555db7d310c0;  1 drivers
v0x555db7566ae0_0 .net "term2", 3 0, L_0x555db7d31160;  1 drivers
v0x555db7567400_0 .net "term3", 3 0, L_0x555db7d312a0;  1 drivers
v0x555db75469e0_0 .net "z0", 1 0, L_0x555db7d2b580;  1 drivers
v0x555db756cc70_0 .net "z1", 1 0, L_0x555db7d30eb0;  1 drivers
v0x555db756d590_0 .net "z1_1", 1 0, L_0x555db7d2efe0;  1 drivers
v0x555db7570190_0 .net "z1_2", 1 0, L_0x555db7d2ff70;  1 drivers
v0x555db7570ab0_0 .net "z1_3", 1 0, L_0x555db7d2e060;  1 drivers
v0x555db7572220_0 .net "z1_4", 1 0, L_0x555db7d2edf0;  1 drivers
v0x555db756dfd0_0 .net "z2", 1 0, L_0x555db7d2b1f0;  1 drivers
L_0x555db7d2b330 .part L_0x555db7d34b10, 1, 1;
L_0x555db7d2b420 .part L_0x555db7d34bb0, 1, 1;
L_0x555db7d2b6c0 .part L_0x555db7d34b10, 0, 1;
L_0x555db7d2b800 .part L_0x555db7d34bb0, 0, 1;
L_0x555db7d2c9c0 .part L_0x555db7d34b10, 0, 1;
L_0x555db7d2ca60 .part L_0x555db7d34b10, 1, 1;
L_0x555db7d2dc60 .part L_0x555db7d34bb0, 1, 1;
L_0x555db7d2dd00 .part L_0x555db7d34bb0, 0, 1;
L_0x555db7d2efe0 .functor MUXZ 2, L_0x555db7d2e060, L_0x555db7d2edf0, L_0x555db7d2ef70, C4<>;
L_0x555db7d310c0 .concat [ 2 2 0 0], L_0x555db7d2b580, L_0x7f49c55b9728;
L_0x555db7d31160 .concat [ 1 2 1 0], L_0x7f49c55b97b8, L_0x555db7d30eb0, L_0x7f49c55b9770;
L_0x555db7d312a0 .concat [ 2 2 0 0], L_0x7f49c55b9800, L_0x555db7d2b1f0;
S_0x555db70708f0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7356a50 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d2bea0 .functor NOT 1, L_0x555db7d2ca60, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b94e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d2c000 .functor BUFZ 1, L_0x7f49c55b94e8, C4<0>, C4<0>, C4<0>;
L_0x555db7d2c160 .functor NOT 1, L_0x555db7d2c0c0, C4<0>, C4<0>, C4<0>;
v0x555db7411e30_0 .net "D", 0 0, L_0x555db7d2bb90;  alias, 1 drivers
v0x555db7412750_0 .net *"_ivl_9", 0 0, L_0x555db7d2c000;  1 drivers
v0x555db7415350_0 .net "a", 0 0, L_0x555db7d2c9c0;  1 drivers
v0x555db7415c70_0 .net "abs_D", 0 0, L_0x555db7d2c920;  alias, 1 drivers
v0x555db74173e0_0 .net "b", 0 0, L_0x555db7d2ca60;  1 drivers
v0x555db7413190_0 .net "b_comp", 0 0, L_0x555db7d2bea0;  1 drivers
v0x555db7413750_0 .net "carry", 1 0, L_0x555db7d2bf10;  1 drivers
v0x555db7417b30_0 .net "cin", 0 0, L_0x7f49c55b94e8;  1 drivers
v0x555db74133e0_0 .net "is_pos", 0 0, L_0x555db7d2c0c0;  1 drivers
v0x555db740ff40_0 .net "negative", 0 0, L_0x555db7d2c160;  alias, 1 drivers
v0x555db7419480_0 .net "twos", 0 0, L_0x555db7d2c530;  1 drivers
L_0x555db7d2bd70 .part L_0x555db7d2bf10, 0, 1;
L_0x555db7d2bf10 .concat8 [ 1 1 0 0], L_0x555db7d2c000, L_0x555db7d2bd00;
L_0x555db7d2c0c0 .part L_0x555db7d2bf10, 1, 1;
L_0x555db7d2c920 .functor MUXZ 1, L_0x555db7d2c530, L_0x555db7d2bb90, L_0x555db7d2c0c0, C4<>;
S_0x555db7073020 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db70708f0;
 .timescale 0 0;
P_0x555db7362e40 .param/l "i" 0 3 50, +C4<00>;
S_0x555db70a8460 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7073020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2bd00 .functor OR 1, L_0x555db7d2b9b0, L_0x555db7d2bc90, C4<0>, C4<0>;
v0x555db76536d0_0 .net "S", 0 0, L_0x555db7d2bb90;  alias, 1 drivers
v0x555db7654cb0_0 .net "a", 0 0, L_0x555db7d2c9c0;  alias, 1 drivers
v0x555db7655630_0 .net "b", 0 0, L_0x555db7d2bea0;  alias, 1 drivers
v0x555db7655f50_0 .net "cin", 0 0, L_0x555db7d2bd70;  1 drivers
v0x555db7658ee0_0 .net "cout", 0 0, L_0x555db7d2bd00;  1 drivers
v0x555db7659760_0 .net "cout1", 0 0, L_0x555db7d2b9b0;  1 drivers
v0x555db765a4c0_0 .net "cout2", 0 0, L_0x555db7d2bc90;  1 drivers
v0x555db765ac90_0 .net "s1", 0 0, L_0x555db7d2b940;  1 drivers
S_0x555db70aab90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70a8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2b940 .functor XOR 1, L_0x555db7d2c9c0, L_0x555db7d2bea0, C4<0>, C4<0>;
L_0x555db7d2b9b0 .functor AND 1, L_0x555db7d2c9c0, L_0x555db7d2bea0, C4<1>, C4<1>;
v0x555db740df00_0 .net "S", 0 0, L_0x555db7d2b940;  alias, 1 drivers
v0x555db764dd30_0 .net "a", 0 0, L_0x555db7d2c9c0;  alias, 1 drivers
v0x555db764e510_0 .net "b", 0 0, L_0x555db7d2bea0;  alias, 1 drivers
v0x555db764fbb0_0 .net "cout", 0 0, L_0x555db7d2b9b0;  alias, 1 drivers
S_0x555db709dda0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70a8460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2bb90 .functor XOR 1, L_0x555db7d2bd70, L_0x555db7d2b940, C4<0>, C4<0>;
L_0x555db7d2bc90 .functor AND 1, L_0x555db7d2bd70, L_0x555db7d2b940, C4<1>, C4<1>;
v0x555db7650530_0 .net "S", 0 0, L_0x555db7d2bb90;  alias, 1 drivers
v0x555db7650e50_0 .net "a", 0 0, L_0x555db7d2bd70;  alias, 1 drivers
v0x555db7652430_0 .net "b", 0 0, L_0x555db7d2b940;  alias, 1 drivers
v0x555db7652db0_0 .net "cout", 0 0, L_0x555db7d2bc90;  alias, 1 drivers
S_0x555db7087d10 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db70708f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db734d6e0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d2c270 .functor NOT 1, L_0x555db7d2bb90, C4<0>, C4<0>, C4<0>;
v0x555db748fff0_0 .net "cout", 0 0, L_0x555db7d2c810;  1 drivers
v0x555db74920c0_0 .net "i", 0 0, L_0x555db7d2bb90;  alias, 1 drivers
v0x555db748b3b0_0 .net "o", 0 0, L_0x555db7d2c530;  alias, 1 drivers
v0x555db74926d0_0 .net "temp2", 0 0, L_0x555db7d2c270;  1 drivers
S_0x555db708a440 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7087d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7346150 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b94a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d2c7a0 .functor BUFZ 1, L_0x7f49c55b94a0, C4<0>, C4<0>, C4<0>;
L_0x555db7d2c810 .functor BUFZ 1, L_0x555db7d2c730, C4<0>, C4<0>, C4<0>;
v0x555db7489cb0_0 .net "S", 0 0, L_0x555db7d2c530;  alias, 1 drivers
v0x555db748cee0_0 .net "a", 0 0, L_0x555db7d2c270;  alias, 1 drivers
L_0x7f49c55b9458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db748d800_0 .net "b", 0 0, L_0x7f49c55b9458;  1 drivers
v0x555db748e560 .array "carry", 0 1;
v0x555db748e560_0 .net v0x555db748e560 0, 0 0, L_0x555db7d2c7a0; 1 drivers
v0x555db748e560_1 .net v0x555db748e560 1, 0 0, L_0x555db7d2c730; 1 drivers
v0x555db748ed30_0 .net "cin", 0 0, L_0x7f49c55b94a0;  1 drivers
v0x555db748f6d0_0 .net "cout", 0 0, L_0x555db7d2c810;  alias, 1 drivers
S_0x555db708cb70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db708a440;
 .timescale 0 0;
P_0x555db7314ca0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db70940e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db708cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2c730 .functor OR 1, L_0x555db7d2c3e0, L_0x555db7d2c630, C4<0>, C4<0>;
v0x555db7662e20_0 .net "S", 0 0, L_0x555db7d2c530;  alias, 1 drivers
v0x555db76572c0_0 .net "a", 0 0, L_0x555db7d2c270;  alias, 1 drivers
v0x555db7657640_0 .net "b", 0 0, L_0x7f49c55b9458;  alias, 1 drivers
v0x555db7663430_0 .net "cin", 0 0, L_0x555db7d2c7a0;  alias, 1 drivers
v0x555db7486a50_0 .net "cout", 0 0, L_0x555db7d2c730;  alias, 1 drivers
v0x555db7487370_0 .net "cout1", 0 0, L_0x555db7d2c3e0;  1 drivers
v0x555db7488a10_0 .net "cout2", 0 0, L_0x555db7d2c630;  1 drivers
v0x555db7489390_0 .net "s1", 0 0, L_0x555db7d2c370;  1 drivers
S_0x555db7096810 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70940e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2c370 .functor XOR 1, L_0x555db7d2c270, L_0x7f49c55b9458, C4<0>, C4<0>;
L_0x555db7d2c3e0 .functor AND 1, L_0x555db7d2c270, L_0x7f49c55b9458, C4<1>, C4<1>;
v0x555db765b630_0 .net "S", 0 0, L_0x555db7d2c370;  alias, 1 drivers
v0x555db765bf50_0 .net "a", 0 0, L_0x555db7d2c270;  alias, 1 drivers
v0x555db765d3c0_0 .net "b", 0 0, L_0x7f49c55b9458;  alias, 1 drivers
v0x555db765dd60_0 .net "cout", 0 0, L_0x555db7d2c3e0;  alias, 1 drivers
S_0x555db7098f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70940e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2c530 .functor XOR 1, L_0x555db7d2c7a0, L_0x555db7d2c370, C4<0>, C4<0>;
L_0x555db7d2c630 .functor AND 1, L_0x555db7d2c7a0, L_0x555db7d2c370, C4<1>, C4<1>;
v0x555db765e680_0 .net "S", 0 0, L_0x555db7d2c530;  alias, 1 drivers
v0x555db765faf0_0 .net "a", 0 0, L_0x555db7d2c7a0;  alias, 1 drivers
v0x555db7660490_0 .net "b", 0 0, L_0x555db7d2c370;  alias, 1 drivers
v0x555db7660db0_0 .net "cout", 0 0, L_0x555db7d2c630;  alias, 1 drivers
S_0x555db709b670 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d2b180 .functor AND 1, L_0x555db7d2b330, L_0x555db7d2b420, C4<1>, C4<1>;
v0x555db7419da0_0 .net "X", 0 0, L_0x555db7d2b330;  1 drivers
v0x555db741c9a0_0 .net "Y", 0 0, L_0x555db7d2b420;  1 drivers
v0x555db741d2c0_0 .net "Z", 1 0, L_0x555db7d2b1f0;  alias, 1 drivers
L_0x7f49c55b93c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db741a7e0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b93c8;  1 drivers
v0x555db741ada0_0 .net "z", 0 0, L_0x555db7d2b180;  1 drivers
L_0x555db7d2b1f0 .concat [ 1 1 0 0], L_0x555db7d2b180, L_0x7f49c55b93c8;
S_0x555db70855e0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d2b510 .functor AND 1, L_0x555db7d2b6c0, L_0x555db7d2b800, C4<1>, C4<1>;
v0x555db741f180_0 .net "X", 0 0, L_0x555db7d2b6c0;  1 drivers
v0x555db741aa30_0 .net "Y", 0 0, L_0x555db7d2b800;  1 drivers
v0x555db74284e0_0 .net "Z", 1 0, L_0x555db7d2b580;  alias, 1 drivers
L_0x7f49c55b9410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7428e00_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b9410;  1 drivers
v0x555db7429b60_0 .net "z", 0 0, L_0x555db7d2b510;  1 drivers
L_0x555db7d2b580 .concat [ 1 1 0 0], L_0x555db7d2b510, L_0x7f49c55b9410;
S_0x555db7042210 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db730a5e0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d2d140 .functor NOT 1, L_0x555db7d2dd00, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b95c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d2d2a0 .functor BUFZ 1, L_0x7f49c55b95c0, C4<0>, C4<0>, C4<0>;
L_0x555db7d2d400 .functor NOT 1, L_0x555db7d2d360, C4<0>, C4<0>, C4<0>;
v0x555db7452e80_0 .net "D", 0 0, L_0x555db7d2ce30;  alias, 1 drivers
v0x555db744ec30_0 .net *"_ivl_9", 0 0, L_0x555db7d2d2a0;  1 drivers
v0x555db744f1f0_0 .net "a", 0 0, L_0x555db7d2dc60;  1 drivers
v0x555db74535d0_0 .net "abs_D", 0 0, L_0x555db7d2dbc0;  alias, 1 drivers
v0x555db744ee80_0 .net "b", 0 0, L_0x555db7d2dd00;  1 drivers
v0x555db744b9e0_0 .net "b_comp", 0 0, L_0x555db7d2d140;  1 drivers
v0x555db7454f20_0 .net "carry", 1 0, L_0x555db7d2d1b0;  1 drivers
v0x555db7455840_0 .net "cin", 0 0, L_0x7f49c55b95c0;  1 drivers
v0x555db7458440_0 .net "is_pos", 0 0, L_0x555db7d2d360;  1 drivers
v0x555db7458d60_0 .net "negative", 0 0, L_0x555db7d2d400;  alias, 1 drivers
v0x555db7456280_0 .net "twos", 0 0, L_0x555db7d2d7d0;  1 drivers
L_0x555db7d2d010 .part L_0x555db7d2d1b0, 0, 1;
L_0x555db7d2d1b0 .concat8 [ 1 1 0 0], L_0x555db7d2d2a0, L_0x555db7d2cfa0;
L_0x555db7d2d360 .part L_0x555db7d2d1b0, 1, 1;
L_0x555db7d2dbc0 .functor MUXZ 1, L_0x555db7d2d7d0, L_0x555db7d2ce30, L_0x555db7d2d360, C4<>;
S_0x555db7060800 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7042210;
 .timescale 0 0;
P_0x555db7305780 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7062f30 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7060800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2cfa0 .functor OR 1, L_0x555db7d2cc50, L_0x555db7d2cf30, C4<0>, C4<0>;
v0x555db74356f0_0 .net "S", 0 0, L_0x555db7d2ce30;  alias, 1 drivers
v0x555db7436010_0 .net "a", 0 0, L_0x555db7d2dc60;  alias, 1 drivers
v0x555db7437540_0 .net "b", 0 0, L_0x555db7d2d140;  alias, 1 drivers
v0x555db7437ee0_0 .net "cin", 0 0, L_0x555db7d2d010;  1 drivers
v0x555db7438800_0 .net "cout", 0 0, L_0x555db7d2cfa0;  1 drivers
v0x555db7439c70_0 .net "cout1", 0 0, L_0x555db7d2cc50;  1 drivers
v0x555db743a610_0 .net "cout2", 0 0, L_0x555db7d2cf30;  1 drivers
v0x555db743af30_0 .net "s1", 0 0, L_0x555db7d2cbe0;  1 drivers
S_0x555db7065660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7062f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2cbe0 .functor XOR 1, L_0x555db7d2dc60, L_0x555db7d2d140, C4<0>, C4<0>;
L_0x555db7d2cc50 .functor AND 1, L_0x555db7d2dc60, L_0x555db7d2d140, C4<1>, C4<1>;
v0x555db742acd0_0 .net "S", 0 0, L_0x555db7d2cbe0;  alias, 1 drivers
v0x555db742b5f0_0 .net "a", 0 0, L_0x555db7d2dc60;  alias, 1 drivers
v0x555db742e220_0 .net "b", 0 0, L_0x555db7d2d140;  alias, 1 drivers
v0x555db742eb40_0 .net "cout", 0 0, L_0x555db7d2cc50;  alias, 1 drivers
S_0x555db7079800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7062f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2ce30 .functor XOR 1, L_0x555db7d2d010, L_0x555db7d2cbe0, C4<0>, C4<0>;
L_0x555db7d2cf30 .functor AND 1, L_0x555db7d2d010, L_0x555db7d2cbe0, C4<1>, C4<1>;
v0x555db742f8a0_0 .net "S", 0 0, L_0x555db7d2ce30;  alias, 1 drivers
v0x555db7430070_0 .net "a", 0 0, L_0x555db7d2d010;  alias, 1 drivers
v0x555db7430a10_0 .net "b", 0 0, L_0x555db7d2cbe0;  alias, 1 drivers
v0x555db7431330_0 .net "cout", 0 0, L_0x555db7d2cf30;  alias, 1 drivers
S_0x555db707bf30 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7042210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db72e6040 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d2d510 .functor NOT 1, L_0x555db7d2ce30, C4<0>, C4<0>, C4<0>;
v0x555db744d8d0_0 .net "cout", 0 0, L_0x555db7d2dab0;  1 drivers
v0x555db744e1f0_0 .net "i", 0 0, L_0x555db7d2ce30;  alias, 1 drivers
v0x555db7450df0_0 .net "o", 0 0, L_0x555db7d2d7d0;  alias, 1 drivers
v0x555db7451710_0 .net "temp2", 0 0, L_0x555db7d2d510;  1 drivers
S_0x555db707e660 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db707bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72e1bb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b9578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d2da40 .functor BUFZ 1, L_0x7f49c55b9578, C4<0>, C4<0>, C4<0>;
L_0x555db7d2dab0 .functor BUFZ 1, L_0x555db7d2d9d0, C4<0>, C4<0>, C4<0>;
v0x555db7445010_0 .net "S", 0 0, L_0x555db7d2d7d0;  alias, 1 drivers
v0x555db7445930_0 .net "a", 0 0, L_0x555db7d2d510;  alias, 1 drivers
L_0x7f49c55b9530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7446da0_0 .net "b", 0 0, L_0x7f49c55b9530;  1 drivers
v0x555db7447740 .array "carry", 0 1;
v0x555db7447740_0 .net v0x555db7447740 0, 0 0, L_0x555db7d2da40; 1 drivers
v0x555db7447740_1 .net v0x555db7447740 1, 0 0, L_0x555db7d2d9d0; 1 drivers
v0x555db7448060_0 .net "cin", 0 0, L_0x7f49c55b9578;  1 drivers
v0x555db7427640_0 .net "cout", 0 0, L_0x555db7d2dab0;  alias, 1 drivers
S_0x555db705ac60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db707e660;
 .timescale 0 0;
P_0x555db72cf770 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7022880 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db705ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2d9d0 .functor OR 1, L_0x555db7d2d680, L_0x555db7d2d8d0, C4<0>, C4<0>;
v0x555db7424c10_0 .net "S", 0 0, L_0x555db7d2d7d0;  alias, 1 drivers
v0x555db7440190_0 .net "a", 0 0, L_0x555db7d2d510;  alias, 1 drivers
v0x555db7440a10_0 .net "b", 0 0, L_0x7f49c55b9530;  alias, 1 drivers
v0x555db7441770_0 .net "cin", 0 0, L_0x555db7d2da40;  alias, 1 drivers
v0x555db7441f40_0 .net "cout", 0 0, L_0x555db7d2d9d0;  alias, 1 drivers
v0x555db74428e0_0 .net "cout1", 0 0, L_0x555db7d2d680;  1 drivers
v0x555db7443200_0 .net "cout2", 0 0, L_0x555db7d2d8d0;  1 drivers
v0x555db7444670_0 .net "s1", 0 0, L_0x555db7d2d610;  1 drivers
S_0x555db7028bc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7022880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2d610 .functor XOR 1, L_0x555db7d2d510, L_0x7f49c55b9530, C4<0>, C4<0>;
L_0x555db7d2d680 .functor AND 1, L_0x555db7d2d510, L_0x7f49c55b9530, C4<1>, C4<1>;
v0x555db743c3a0_0 .net "S", 0 0, L_0x555db7d2d610;  alias, 1 drivers
v0x555db743cd40_0 .net "a", 0 0, L_0x555db7d2d510;  alias, 1 drivers
v0x555db743d660_0 .net "b", 0 0, L_0x7f49c55b9530;  alias, 1 drivers
v0x555db7421b00_0 .net "cout", 0 0, L_0x555db7d2d680;  alias, 1 drivers
S_0x555db70206b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7022880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2d7d0 .functor XOR 1, L_0x555db7d2da40, L_0x555db7d2d610, C4<0>, C4<0>;
L_0x555db7d2d8d0 .functor AND 1, L_0x555db7d2da40, L_0x555db7d2d610, C4<1>, C4<1>;
v0x555db7422420_0 .net "S", 0 0, L_0x555db7d2d7d0;  alias, 1 drivers
v0x555db7423180_0 .net "a", 0 0, L_0x555db7d2da40;  alias, 1 drivers
v0x555db7423950_0 .net "b", 0 0, L_0x555db7d2d610;  alias, 1 drivers
v0x555db74242f0_0 .net "cout", 0 0, L_0x555db7d2d8d0;  alias, 1 drivers
S_0x555db7048bf0 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d2ded0 .functor AND 1, L_0x555db7d2c920, L_0x555db7d2dbc0, C4<1>, C4<1>;
v0x555db7456840_0 .net "X", 0 0, L_0x555db7d2c920;  alias, 1 drivers
v0x555db745ac20_0 .net "Y", 0 0, L_0x555db7d2dbc0;  alias, 1 drivers
v0x555db74564d0_0 .net "Z", 1 0, L_0x555db7d2e060;  alias, 1 drivers
L_0x7f49c55b9608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7463f80_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b9608;  1 drivers
v0x555db74648a0_0 .net "z", 0 0, L_0x555db7d2ded0;  1 drivers
L_0x555db7d2e060 .concat [ 1 1 0 0], L_0x555db7d2ded0, L_0x7f49c55b9608;
S_0x555db704e930 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db728c370 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b96e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d30010 .functor BUFZ 1, L_0x7f49c55b96e0, C4<0>, C4<0>, C4<0>;
L_0x555db7d30080 .functor BUFZ 1, L_0x555db7d2fca0, C4<0>, C4<0>, C4<0>;
v0x555db747d9e0_0 .net "S", 1 0, L_0x555db7d2ff70;  alias, 1 drivers
v0x555db747e380_0 .net "a", 1 0, L_0x555db7d2b580;  alias, 1 drivers
v0x555db747eca0_0 .net "b", 1 0, L_0x555db7d2b1f0;  alias, 1 drivers
v0x555db7480110 .array "carry", 0 2;
v0x555db7480110_0 .net v0x555db7480110 0, 0 0, L_0x555db7d30010; 1 drivers
v0x555db7480110_1 .net v0x555db7480110 1, 0 0, L_0x555db7d2f5d0; 1 drivers
v0x555db7480110_2 .net v0x555db7480110 2, 0 0, L_0x555db7d2fca0; 1 drivers
v0x555db7480ab0_0 .net "cin", 0 0, L_0x7f49c55b96e0;  1 drivers
v0x555db74813d0_0 .net "cout", 0 0, L_0x555db7d30080;  alias, 1 drivers
L_0x555db7d2f6d0 .part L_0x555db7d2b580, 0, 1;
L_0x555db7d2f890 .part L_0x555db7d2b1f0, 0, 1;
L_0x555db7d2fd10 .part L_0x555db7d2b580, 1, 1;
L_0x555db7d2fe40 .part L_0x555db7d2b1f0, 1, 1;
L_0x555db7d2ff70 .concat8 [ 1 1 0 0], L_0x555db7d2f380, L_0x555db7d2fb30;
S_0x555db7055e00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db704e930;
 .timescale 0 0;
P_0x555db7290ed0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7058530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7055e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2f5d0 .functor OR 1, L_0x555db7d2f2c0, L_0x555db7d2f4d0, C4<0>, C4<0>;
v0x555db746c4b0_0 .net "S", 0 0, L_0x555db7d2f380;  1 drivers
v0x555db746cdd0_0 .net "a", 0 0, L_0x555db7d2f6d0;  1 drivers
v0x555db7471190_0 .net "b", 0 0, L_0x555db7d2f890;  1 drivers
v0x555db7471ab0_0 .net "cin", 0 0, L_0x555db7d30010;  alias, 1 drivers
v0x555db7472810_0 .net "cout", 0 0, L_0x555db7d2f5d0;  alias, 1 drivers
v0x555db7472fe0_0 .net "cout1", 0 0, L_0x555db7d2f2c0;  1 drivers
v0x555db7473980_0 .net "cout2", 0 0, L_0x555db7d2f4d0;  1 drivers
v0x555db74742a0_0 .net "s1", 0 0, L_0x555db7d2f1b0;  1 drivers
S_0x555db700f180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7058530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2f1b0 .functor XOR 1, L_0x555db7d2f6d0, L_0x555db7d2f890, C4<0>, C4<0>;
L_0x555db7d2f2c0 .functor AND 1, L_0x555db7d2f6d0, L_0x555db7d2f890, C4<1>, C4<1>;
v0x555db7465600_0 .net "S", 0 0, L_0x555db7d2f1b0;  alias, 1 drivers
v0x555db7465dd0_0 .net "a", 0 0, L_0x555db7d2f6d0;  alias, 1 drivers
v0x555db7466770_0 .net "b", 0 0, L_0x555db7d2f890;  alias, 1 drivers
v0x555db7467090_0 .net "cout", 0 0, L_0x555db7d2f2c0;  alias, 1 drivers
S_0x555db6ff8450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7058530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2f380 .functor XOR 1, L_0x555db7d30010, L_0x555db7d2f1b0, C4<0>, C4<0>;
L_0x555db7d2f4d0 .functor AND 1, L_0x555db7d30010, L_0x555db7d2f1b0, C4<1>, C4<1>;
v0x555db7469cc0_0 .net "S", 0 0, L_0x555db7d2f380;  alias, 1 drivers
v0x555db746a5e0_0 .net "a", 0 0, L_0x555db7d30010;  alias, 1 drivers
v0x555db746b340_0 .net "b", 0 0, L_0x555db7d2f1b0;  alias, 1 drivers
v0x555db746bb10_0 .net "cout", 0 0, L_0x555db7d2f4d0;  alias, 1 drivers
S_0x555db6fff920 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db704e930;
 .timescale 0 0;
P_0x555db7254040 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7002050 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fff920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2fca0 .functor OR 1, L_0x555db7d2fac0, L_0x555db7d2fc30, C4<0>, C4<0>;
v0x555db745ec20_0 .net "S", 0 0, L_0x555db7d2fb30;  1 drivers
v0x555db745f3f0_0 .net "a", 0 0, L_0x555db7d2fd10;  1 drivers
v0x555db745fd90_0 .net "b", 0 0, L_0x555db7d2fe40;  1 drivers
v0x555db74606b0_0 .net "cin", 0 0, L_0x555db7d2f5d0;  alias, 1 drivers
v0x555db7462810_0 .net "cout", 0 0, L_0x555db7d2fca0;  alias, 1 drivers
v0x555db747bc30_0 .net "cout1", 0 0, L_0x555db7d2fac0;  1 drivers
v0x555db747c4b0_0 .net "cout2", 0 0, L_0x555db7d2fc30;  1 drivers
v0x555db747d210_0 .net "s1", 0 0, L_0x555db7d2fa50;  1 drivers
S_0x555db7004780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7002050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2fa50 .functor XOR 1, L_0x555db7d2fd10, L_0x555db7d2fe40, C4<0>, C4<0>;
L_0x555db7d2fac0 .functor AND 1, L_0x555db7d2fd10, L_0x555db7d2fe40, C4<1>, C4<1>;
v0x555db7475710_0 .net "S", 0 0, L_0x555db7d2fa50;  alias, 1 drivers
v0x555db74760b0_0 .net "a", 0 0, L_0x555db7d2fd10;  alias, 1 drivers
v0x555db74769d0_0 .net "b", 0 0, L_0x555db7d2fe40;  alias, 1 drivers
v0x555db7477e40_0 .net "cout", 0 0, L_0x555db7d2fac0;  alias, 1 drivers
S_0x555db6febd30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7002050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2fb30 .functor XOR 1, L_0x555db7d2f5d0, L_0x555db7d2fa50, C4<0>, C4<0>;
L_0x555db7d2fc30 .functor AND 1, L_0x555db7d2f5d0, L_0x555db7d2fa50, C4<1>, C4<1>;
v0x555db74787e0_0 .net "S", 0 0, L_0x555db7d2fb30;  alias, 1 drivers
v0x555db7479100_0 .net "a", 0 0, L_0x555db7d2f5d0;  alias, 1 drivers
v0x555db745d5a0_0 .net "b", 0 0, L_0x555db7d2fa50;  alias, 1 drivers
v0x555db745dec0_0 .net "cout", 0 0, L_0x555db7d2fc30;  alias, 1 drivers
S_0x555db700a320 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db725aa20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7d30f50 .functor BUFZ 1, L_0x555db7d30080, C4<0>, C4<0>, C4<0>;
L_0x555db7d31050 .functor BUFZ 1, L_0x555db7d30b00, C4<0>, C4<0>, C4<0>;
v0x555db74acd20_0 .net "S", 1 0, L_0x555db7d30eb0;  alias, 1 drivers
v0x555db74b1100_0 .net "a", 1 0, L_0x555db7d2ff70;  alias, 1 drivers
v0x555db74ac9b0_0 .net "b", 1 0, L_0x555db7d2efe0;  alias, 1 drivers
v0x555db74ba460 .array "carry", 0 2;
v0x555db74ba460_0 .net v0x555db74ba460 0, 0 0, L_0x555db7d30f50; 1 drivers
v0x555db74ba460_1 .net v0x555db74ba460 1, 0 0, L_0x555db7d304c0; 1 drivers
v0x555db74ba460_2 .net v0x555db74ba460 2, 0 0, L_0x555db7d30b00; 1 drivers
v0x555db74bad80_0 .net "cin", 0 0, L_0x555db7d30080;  alias, 1 drivers
v0x555db74bbae0_0 .net "cout", 0 0, L_0x555db7d31050;  alias, 1 drivers
L_0x555db7d305c0 .part L_0x555db7d2ff70, 0, 1;
L_0x555db7d30780 .part L_0x555db7d2efe0, 0, 1;
L_0x555db7d30bc0 .part L_0x555db7d2ff70, 1, 1;
L_0x555db7d30cf0 .part L_0x555db7d2efe0, 1, 1;
L_0x555db7d30eb0 .concat8 [ 1 1 0 0], L_0x555db7d30270, L_0x555db7d30990;
S_0x555db700ca50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db700a320;
 .timescale 0 0;
P_0x555db7247890 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6ff2710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db700ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d304c0 .functor OR 1, L_0x555db7d301b0, L_0x555db7d303c0, C4<0>, C4<0>;
v0x555db7497200_0 .net "S", 0 0, L_0x555db7d30270;  1 drivers
v0x555db749a430_0 .net "a", 0 0, L_0x555db7d305c0;  1 drivers
v0x555db749ad50_0 .net "b", 0 0, L_0x555db7d30780;  1 drivers
v0x555db749bab0_0 .net "cin", 0 0, L_0x555db7d30f50;  alias, 1 drivers
v0x555db749c280_0 .net "cout", 0 0, L_0x555db7d304c0;  alias, 1 drivers
v0x555db749cc20_0 .net "cout1", 0 0, L_0x555db7d301b0;  1 drivers
v0x555db749d540_0 .net "cout2", 0 0, L_0x555db7d303c0;  1 drivers
v0x555db7498900_0 .net "s1", 0 0, L_0x555db7d300f0;  1 drivers
S_0x555db6fc3e80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ff2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d300f0 .functor XOR 1, L_0x555db7d305c0, L_0x555db7d30780, C4<0>, C4<0>;
L_0x555db7d301b0 .functor AND 1, L_0x555db7d305c0, L_0x555db7d30780, C4<1>, C4<1>;
v0x555db7482840_0 .net "S", 0 0, L_0x555db7d300f0;  alias, 1 drivers
v0x555db74831e0_0 .net "a", 0 0, L_0x555db7d305c0;  alias, 1 drivers
v0x555db7483b00_0 .net "b", 0 0, L_0x555db7d30780;  alias, 1 drivers
v0x555db74630e0_0 .net "cout", 0 0, L_0x555db7d301b0;  alias, 1 drivers
S_0x555db6fc65b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ff2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d30270 .functor XOR 1, L_0x555db7d30f50, L_0x555db7d300f0, C4<0>, C4<0>;
L_0x555db7d303c0 .functor AND 1, L_0x555db7d30f50, L_0x555db7d300f0, C4<1>, C4<1>;
v0x555db7493fa0_0 .net "S", 0 0, L_0x555db7d30270;  alias, 1 drivers
v0x555db74948c0_0 .net "a", 0 0, L_0x555db7d30f50;  alias, 1 drivers
v0x555db7495f60_0 .net "b", 0 0, L_0x555db7d300f0;  alias, 1 drivers
v0x555db74968e0_0 .net "cout", 0 0, L_0x555db7d303c0;  alias, 1 drivers
S_0x555db6fc8ce0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db700a320;
 .timescale 0 0;
P_0x555db72306c0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6fb0290 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fc8ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d30b00 .functor OR 1, L_0x555db7d30920, L_0x555db7d30a90, C4<0>, C4<0>;
v0x555db74a9ab0_0 .net "S", 0 0, L_0x555db7d30990;  1 drivers
v0x555db74a5360_0 .net "a", 0 0, L_0x555db7d30bc0;  1 drivers
v0x555db74a1ec0_0 .net "b", 0 0, L_0x555db7d30cf0;  1 drivers
v0x555db74ab400_0 .net "cin", 0 0, L_0x555db7d304c0;  alias, 1 drivers
v0x555db74abd20_0 .net "cout", 0 0, L_0x555db7d30b00;  alias, 1 drivers
v0x555db74ae920_0 .net "cout1", 0 0, L_0x555db7d30920;  1 drivers
v0x555db74af240_0 .net "cout2", 0 0, L_0x555db7d30a90;  1 drivers
v0x555db74ac760_0 .net "s1", 0 0, L_0x555db7d308b0;  1 drivers
S_0x555db6fce880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6fb0290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d308b0 .functor XOR 1, L_0x555db7d30bc0, L_0x555db7d30cf0, C4<0>, C4<0>;
L_0x555db7d30920 .functor AND 1, L_0x555db7d30bc0, L_0x555db7d30cf0, C4<1>, C4<1>;
v0x555db749fc20_0 .net "S", 0 0, L_0x555db7d308b0;  alias, 1 drivers
v0x555db74a3db0_0 .net "a", 0 0, L_0x555db7d30bc0;  alias, 1 drivers
v0x555db74a46d0_0 .net "b", 0 0, L_0x555db7d30cf0;  alias, 1 drivers
v0x555db74a72d0_0 .net "cout", 0 0, L_0x555db7d30920;  alias, 1 drivers
S_0x555db6fd0fb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6fb0290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d30990 .functor XOR 1, L_0x555db7d304c0, L_0x555db7d308b0, C4<0>, C4<0>;
L_0x555db7d30a90 .functor AND 1, L_0x555db7d304c0, L_0x555db7d308b0, C4<1>, C4<1>;
v0x555db74a7bf0_0 .net "S", 0 0, L_0x555db7d30990;  alias, 1 drivers
v0x555db74a9360_0 .net "a", 0 0, L_0x555db7d304c0;  alias, 1 drivers
v0x555db74a5110_0 .net "b", 0 0, L_0x555db7d308b0;  alias, 1 drivers
v0x555db74a56d0_0 .net "cout", 0 0, L_0x555db7d30a90;  alias, 1 drivers
S_0x555db6fd36e0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db720ff70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55b9848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d32eb0 .functor BUFZ 1, L_0x7f49c55b9848, C4<0>, C4<0>, C4<0>;
L_0x555db7d32f20 .functor BUFZ 1, L_0x555db7d32aa0, C4<0>, C4<0>, C4<0>;
v0x555db74fedc0_0 .net "S", 3 0, L_0x555db7d32e10;  alias, 1 drivers
v0x555db7500230_0 .net "a", 3 0, L_0x555db7d310c0;  alias, 1 drivers
v0x555db7500bd0_0 .net "b", 3 0, L_0x555db7d31160;  alias, 1 drivers
v0x555db75014f0 .array "carry", 0 4;
v0x555db75014f0_0 .net v0x555db75014f0 0, 0 0, L_0x555db7d32eb0; 1 drivers
v0x555db75014f0_1 .net v0x555db75014f0 1, 0 0, L_0x555db7d31870; 1 drivers
v0x555db75014f0_2 .net v0x555db75014f0 2, 0 0, L_0x555db7d31e20; 1 drivers
v0x555db75014f0_3 .net v0x555db75014f0 3, 0 0, L_0x555db7d324f0; 1 drivers
v0x555db75014f0_4 .net v0x555db75014f0 4, 0 0, L_0x555db7d32aa0; 1 drivers
v0x555db7505950_0 .net "cin", 0 0, L_0x7f49c55b9848;  1 drivers
v0x555db7506270_0 .net "cout", 0 0, L_0x555db7d32f20;  alias, 1 drivers
L_0x555db7d31970 .part L_0x555db7d310c0, 0, 1;
L_0x555db7d31aa0 .part L_0x555db7d31160, 0, 1;
L_0x555db7d31f20 .part L_0x555db7d310c0, 1, 1;
L_0x555db7d320e0 .part L_0x555db7d31160, 1, 1;
L_0x555db7d325f0 .part L_0x555db7d310c0, 2, 1;
L_0x555db7d32720 .part L_0x555db7d31160, 2, 1;
L_0x555db7d32b60 .part L_0x555db7d310c0, 3, 1;
L_0x555db7d32c90 .part L_0x555db7d31160, 3, 1;
L_0x555db7d32e10 .concat8 [ 1 1 1 1], L_0x555db7d31620, L_0x555db7d31cb0, L_0x555db7d32380, L_0x555db7d32930;
S_0x555db6fbc9b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6fd36e0;
 .timescale 0 0;
P_0x555db7281760 .param/l "i" 0 3 28, +C4<00>;
S_0x555db71e9d00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fbc9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d31870 .functor OR 1, L_0x555db7d31560, L_0x555db7d31770, C4<0>, C4<0>;
v0x555db74c32b0_0 .net "S", 0 0, L_0x555db7d31620;  1 drivers
v0x555db74c7670_0 .net "a", 0 0, L_0x555db7d31970;  1 drivers
v0x555db74c7f90_0 .net "b", 0 0, L_0x555db7d31aa0;  1 drivers
v0x555db74c8cf0_0 .net "cin", 0 0, L_0x555db7d32eb0;  alias, 1 drivers
v0x555db74c94c0_0 .net "cout", 0 0, L_0x555db7d31870;  alias, 1 drivers
v0x555db74c9e60_0 .net "cout1", 0 0, L_0x555db7d31560;  1 drivers
v0x555db74ca780_0 .net "cout2", 0 0, L_0x555db7d31770;  1 drivers
v0x555db74cbbf0_0 .net "s1", 0 0, L_0x555db7d31450;  1 drivers
S_0x555db71ec430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71e9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d31450 .functor XOR 1, L_0x555db7d31970, L_0x555db7d31aa0, C4<0>, C4<0>;
L_0x555db7d31560 .functor AND 1, L_0x555db7d31970, L_0x555db7d31aa0, C4<1>, C4<1>;
v0x555db74bc2b0_0 .net "S", 0 0, L_0x555db7d31450;  alias, 1 drivers
v0x555db74bcc50_0 .net "a", 0 0, L_0x555db7d31970;  alias, 1 drivers
v0x555db74bd570_0 .net "b", 0 0, L_0x555db7d31aa0;  alias, 1 drivers
v0x555db74c01a0_0 .net "cout", 0 0, L_0x555db7d31560;  alias, 1 drivers
S_0x555db71da300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71e9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d31620 .functor XOR 1, L_0x555db7d32eb0, L_0x555db7d31450, C4<0>, C4<0>;
L_0x555db7d31770 .functor AND 1, L_0x555db7d32eb0, L_0x555db7d31450, C4<1>, C4<1>;
v0x555db74c0ac0_0 .net "S", 0 0, L_0x555db7d31620;  alias, 1 drivers
v0x555db74c1820_0 .net "a", 0 0, L_0x555db7d32eb0;  alias, 1 drivers
v0x555db74c1ff0_0 .net "b", 0 0, L_0x555db7d31450;  alias, 1 drivers
v0x555db74c2990_0 .net "cout", 0 0, L_0x555db7d31770;  alias, 1 drivers
S_0x555db7015330 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6fd36e0;
 .timescale 0 0;
P_0x555db71f3250 .param/l "i" 0 3 28, +C4<01>;
S_0x555db701b670 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7015330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d31e20 .functor OR 1, L_0x555db7d31c40, L_0x555db7d31db0, C4<0>, C4<0>;
v0x555db74b58d0_0 .net "S", 0 0, L_0x555db7d31cb0;  1 drivers
v0x555db74b6270_0 .net "a", 0 0, L_0x555db7d31f20;  1 drivers
v0x555db74b6b90_0 .net "b", 0 0, L_0x555db7d320e0;  1 drivers
v0x555db74b8cf0_0 .net "cin", 0 0, L_0x555db7d31870;  alias, 1 drivers
v0x555db74d2110_0 .net "cout", 0 0, L_0x555db7d31e20;  alias, 1 drivers
v0x555db74d2990_0 .net "cout1", 0 0, L_0x555db7d31c40;  1 drivers
v0x555db74d36f0_0 .net "cout2", 0 0, L_0x555db7d31db0;  1 drivers
v0x555db74d3ec0_0 .net "s1", 0 0, L_0x555db7d31bd0;  1 drivers
S_0x555db7013160 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db701b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d31bd0 .functor XOR 1, L_0x555db7d31f20, L_0x555db7d320e0, C4<0>, C4<0>;
L_0x555db7d31c40 .functor AND 1, L_0x555db7d31f20, L_0x555db7d320e0, C4<1>, C4<1>;
v0x555db74cc590_0 .net "S", 0 0, L_0x555db7d31bd0;  alias, 1 drivers
v0x555db74cceb0_0 .net "a", 0 0, L_0x555db7d31f20;  alias, 1 drivers
v0x555db74ce320_0 .net "b", 0 0, L_0x555db7d320e0;  alias, 1 drivers
v0x555db74cecc0_0 .net "cout", 0 0, L_0x555db7d31c40;  alias, 1 drivers
S_0x555db6fb6c70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db701b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d31cb0 .functor XOR 1, L_0x555db7d31870, L_0x555db7d31bd0, C4<0>, C4<0>;
L_0x555db7d31db0 .functor AND 1, L_0x555db7d31870, L_0x555db7d31bd0, C4<1>, C4<1>;
v0x555db74cf5e0_0 .net "S", 0 0, L_0x555db7d31cb0;  alias, 1 drivers
v0x555db74b3a80_0 .net "a", 0 0, L_0x555db7d31870;  alias, 1 drivers
v0x555db74b43a0_0 .net "b", 0 0, L_0x555db7d31bd0;  alias, 1 drivers
v0x555db74b5100_0 .net "cout", 0 0, L_0x555db7d31db0;  alias, 1 drivers
S_0x555db71e75d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6fd36e0;
 .timescale 0 0;
P_0x555db71c79c0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6f90cd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71e75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d324f0 .functor OR 1, L_0x555db7d32310, L_0x555db7d32480, C4<0>, C4<0>;
v0x555db74b95c0_0 .net "S", 0 0, L_0x555db7d32380;  1 drivers
v0x555db74eb070_0 .net "a", 0 0, L_0x555db7d325f0;  1 drivers
v0x555db74eb990_0 .net "b", 0 0, L_0x555db7d32720;  1 drivers
v0x555db74ec6f0_0 .net "cin", 0 0, L_0x555db7d31e20;  alias, 1 drivers
v0x555db74ecec0_0 .net "cout", 0 0, L_0x555db7d324f0;  alias, 1 drivers
v0x555db74ed860_0 .net "cout1", 0 0, L_0x555db7d32310;  1 drivers
v0x555db74ee180_0 .net "cout2", 0 0, L_0x555db7d32480;  1 drivers
v0x555db74ef5f0_0 .net "s1", 0 0, L_0x555db7d322a0;  1 drivers
S_0x555db6f93400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f90cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d322a0 .functor XOR 1, L_0x555db7d325f0, L_0x555db7d32720, C4<0>, C4<0>;
L_0x555db7d32310 .functor AND 1, L_0x555db7d325f0, L_0x555db7d32720, C4<1>, C4<1>;
v0x555db74d4860_0 .net "S", 0 0, L_0x555db7d322a0;  alias, 1 drivers
v0x555db74d5180_0 .net "a", 0 0, L_0x555db7d325f0;  alias, 1 drivers
v0x555db74d65f0_0 .net "b", 0 0, L_0x555db7d32720;  alias, 1 drivers
v0x555db74d6f90_0 .net "cout", 0 0, L_0x555db7d32310;  alias, 1 drivers
S_0x555db6f95b30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f90cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d32380 .functor XOR 1, L_0x555db7d31e20, L_0x555db7d322a0, C4<0>, C4<0>;
L_0x555db7d32480 .functor AND 1, L_0x555db7d31e20, L_0x555db7d322a0, C4<1>, C4<1>;
v0x555db74d78b0_0 .net "S", 0 0, L_0x555db7d32380;  alias, 1 drivers
v0x555db74d8d20_0 .net "a", 0 0, L_0x555db7d31e20;  alias, 1 drivers
v0x555db74d96c0_0 .net "b", 0 0, L_0x555db7d322a0;  alias, 1 drivers
v0x555db74d9fe0_0 .net "cout", 0 0, L_0x555db7d32480;  alias, 1 drivers
S_0x555db6db78c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6fd36e0;
 .timescale 0 0;
P_0x555db718aff0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db71dc4d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6db78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d32aa0 .functor OR 1, L_0x555db7d328c0, L_0x555db7d32a30, C4<0>, C4<0>;
v0x555db74f8ca0_0 .net "S", 0 0, L_0x555db7d32930;  1 drivers
v0x555db74f9640_0 .net "a", 0 0, L_0x555db7d32b60;  1 drivers
v0x555db74f9f60_0 .net "b", 0 0, L_0x555db7d32c90;  1 drivers
v0x555db74fb3d0_0 .net "cin", 0 0, L_0x555db7d324f0;  alias, 1 drivers
v0x555db74fbd70_0 .net "cout", 0 0, L_0x555db7d32aa0;  alias, 1 drivers
v0x555db74fc690_0 .net "cout1", 0 0, L_0x555db7d328c0;  1 drivers
v0x555db74fdb00_0 .net "cout2", 0 0, L_0x555db7d32a30;  1 drivers
v0x555db74fe4a0_0 .net "s1", 0 0, L_0x555db7d32850;  1 drivers
S_0x555db71ded50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71dc4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d32850 .functor XOR 1, L_0x555db7d32b60, L_0x555db7d32c90, C4<0>, C4<0>;
L_0x555db7d328c0 .functor AND 1, L_0x555db7d32b60, L_0x555db7d32c90, C4<1>, C4<1>;
v0x555db74eff90_0 .net "S", 0 0, L_0x555db7d32850;  alias, 1 drivers
v0x555db74f08b0_0 .net "a", 0 0, L_0x555db7d32b60;  alias, 1 drivers
v0x555db74f1d20_0 .net "b", 0 0, L_0x555db7d32c90;  alias, 1 drivers
v0x555db74f26c0_0 .net "cout", 0 0, L_0x555db7d328c0;  alias, 1 drivers
S_0x555db71e15d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71dc4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d32930 .functor XOR 1, L_0x555db7d324f0, L_0x555db7d32850, C4<0>, C4<0>;
L_0x555db7d32a30 .functor AND 1, L_0x555db7d324f0, L_0x555db7d32850, C4<1>, C4<1>;
v0x555db74f2fe0_0 .net "S", 0 0, L_0x555db7d32930;  alias, 1 drivers
v0x555db74f6e50_0 .net "a", 0 0, L_0x555db7d324f0;  alias, 1 drivers
v0x555db74f7770_0 .net "b", 0 0, L_0x555db7d32850;  alias, 1 drivers
v0x555db74f84d0_0 .net "cout", 0 0, L_0x555db7d32a30;  alias, 1 drivers
S_0x555db6f8e5a0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db71bfa30 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d2e100 .functor NOT 2, L_0x555db7d2e060, C4<00>, C4<00>, C4<00>;
v0x555db7519f50_0 .net "cout", 0 0, L_0x555db7d2ef00;  1 drivers
v0x555db751a730_0 .net "i", 1 0, L_0x555db7d2e060;  alias, 1 drivers
v0x555db751b350_0 .net "o", 1 0, L_0x555db7d2edf0;  alias, 1 drivers
v0x555db751bb20_0 .net "temp2", 1 0, L_0x555db7d2e100;  1 drivers
S_0x555db6f7d350 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6f8e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db71b84a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b9698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d2ee90 .functor BUFZ 1, L_0x7f49c55b9698, C4<0>, C4<0>, C4<0>;
L_0x555db7d2ef00 .functor BUFZ 1, L_0x555db7d2ea90, C4<0>, C4<0>, C4<0>;
v0x555db74e4950_0 .net "S", 1 0, L_0x555db7d2edf0;  alias, 1 drivers
v0x555db74e5270_0 .net "a", 1 0, L_0x555db7d2e100;  alias, 1 drivers
L_0x7f49c55b9650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db74e66e0_0 .net "b", 1 0, L_0x7f49c55b9650;  1 drivers
v0x555db74e7080 .array "carry", 0 2;
v0x555db74e7080_0 .net v0x555db74e7080 0, 0 0, L_0x555db7d2ee90; 1 drivers
v0x555db74e7080_1 .net v0x555db74e7080 1, 0 0, L_0x555db7d2e4e0; 1 drivers
v0x555db74e7080_2 .net v0x555db74e7080 2, 0 0, L_0x555db7d2ea90; 1 drivers
v0x555db74e79a0_0 .net "cin", 0 0, L_0x7f49c55b9698;  1 drivers
v0x555db74e9a70_0 .net "cout", 0 0, L_0x555db7d2ef00;  alias, 1 drivers
L_0x555db7d2e5e0 .part L_0x555db7d2e100, 0, 1;
L_0x555db7d2e710 .part L_0x7f49c55b9650, 0, 1;
L_0x555db7d2eb00 .part L_0x555db7d2e100, 1, 1;
L_0x555db7d2ecc0 .part L_0x7f49c55b9650, 1, 1;
L_0x555db7d2edf0 .concat8 [ 1 1 0 0], L_0x555db7d2e2e0, L_0x555db7d2e920;
S_0x555db6f7fa80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f7d350;
 .timescale 0 0;
P_0x555db71ac0d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f821b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f7fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2e4e0 .functor OR 1, L_0x555db7d2e270, L_0x555db7d2e3e0, C4<0>, C4<0>;
v0x555db750cfa0_0 .net "S", 0 0, L_0x555db7d2e2e0;  1 drivers
v0x555db750d8c0_0 .net "a", 0 0, L_0x555db7d2e5e0;  1 drivers
v0x555db750ed30_0 .net "b", 0 0, L_0x555db7d2e710;  1 drivers
v0x555db750f6d0_0 .net "cin", 0 0, L_0x555db7d2ee90;  alias, 1 drivers
v0x555db750fff0_0 .net "cout", 0 0, L_0x555db7d2e4e0;  alias, 1 drivers
v0x555db7511460_0 .net "cout1", 0 0, L_0x555db7d2e270;  1 drivers
v0x555db7511e00_0 .net "cout2", 0 0, L_0x555db7d2e3e0;  1 drivers
v0x555db7512720_0 .net "s1", 0 0, L_0x555db7d2e200;  1 drivers
S_0x555db6f848e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f821b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2e200 .functor XOR 1, L_0x555db7d2e5e0, L_0x555db7d2e710, C4<0>, C4<0>;
L_0x555db7d2e270 .functor AND 1, L_0x555db7d2e5e0, L_0x555db7d2e710, C4<1>, C4<1>;
v0x555db7506fd0_0 .net "S", 0 0, L_0x555db7d2e200;  alias, 1 drivers
v0x555db75077a0_0 .net "a", 0 0, L_0x555db7d2e5e0;  alias, 1 drivers
v0x555db7508140_0 .net "b", 0 0, L_0x555db7d2e710;  alias, 1 drivers
v0x555db7508a60_0 .net "cout", 0 0, L_0x555db7d2e270;  alias, 1 drivers
S_0x555db6f87010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f821b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2e2e0 .functor XOR 1, L_0x555db7d2ee90, L_0x555db7d2e200, C4<0>, C4<0>;
L_0x555db7d2e3e0 .functor AND 1, L_0x555db7d2ee90, L_0x555db7d2e200, C4<1>, C4<1>;
v0x555db7509ed0_0 .net "S", 0 0, L_0x555db7d2e2e0;  alias, 1 drivers
v0x555db750a870_0 .net "a", 0 0, L_0x555db7d2ee90;  alias, 1 drivers
v0x555db750b190_0 .net "b", 0 0, L_0x555db7d2e200;  alias, 1 drivers
v0x555db750c600_0 .net "cout", 0 0, L_0x555db7d2e3e0;  alias, 1 drivers
S_0x555db6f89740 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6f7d350;
 .timescale 0 0;
P_0x555db71948d0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6f8be70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f89740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d2ea90 .functor OR 1, L_0x555db7d2e8b0, L_0x555db7d2ea20, C4<0>, C4<0>;
v0x555db74de980_0 .net "S", 0 0, L_0x555db7d2e920;  1 drivers
v0x555db74df150_0 .net "a", 0 0, L_0x555db7d2eb00;  1 drivers
v0x555db74dfaf0_0 .net "b", 0 0, L_0x555db7d2ecc0;  1 drivers
v0x555db74e0410_0 .net "cin", 0 0, L_0x555db7d2e4e0;  alias, 1 drivers
v0x555db74e1880_0 .net "cout", 0 0, L_0x555db7d2ea90;  alias, 1 drivers
v0x555db74e2220_0 .net "cout1", 0 0, L_0x555db7d2e8b0;  1 drivers
v0x555db74e2b40_0 .net "cout2", 0 0, L_0x555db7d2ea20;  1 drivers
v0x555db74e3fb0_0 .net "s1", 0 0, L_0x555db7d2e840;  1 drivers
S_0x555db6f7ac20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f8be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2e840 .functor XOR 1, L_0x555db7d2eb00, L_0x555db7d2ecc0, C4<0>, C4<0>;
L_0x555db7d2e8b0 .functor AND 1, L_0x555db7d2eb00, L_0x555db7d2ecc0, C4<1>, C4<1>;
v0x555db7513b90_0 .net "S", 0 0, L_0x555db7d2e840;  alias, 1 drivers
v0x555db7514530_0 .net "a", 0 0, L_0x555db7d2eb00;  alias, 1 drivers
v0x555db7514e50_0 .net "b", 0 0, L_0x555db7d2ecc0;  alias, 1 drivers
v0x555db75162c0_0 .net "cout", 0 0, L_0x555db7d2e8b0;  alias, 1 drivers
S_0x555db6f0e1c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f8be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d2e920 .functor XOR 1, L_0x555db7d2e4e0, L_0x555db7d2e840, C4<0>, C4<0>;
L_0x555db7d2ea20 .functor AND 1, L_0x555db7d2e4e0, L_0x555db7d2e840, C4<1>, C4<1>;
v0x555db7516c60_0 .net "S", 0 0, L_0x555db7d2e920;  alias, 1 drivers
v0x555db7517580_0 .net "a", 0 0, L_0x555db7d2e4e0;  alias, 1 drivers
v0x555db74dd300_0 .net "b", 0 0, L_0x555db7d2e840;  alias, 1 drivers
v0x555db74ddc20_0 .net "cout", 0 0, L_0x555db7d2ea20;  alias, 1 drivers
S_0x555db6f108f0 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db706e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db717a1c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d349a0 .functor BUFZ 1, L_0x555db7d32f20, C4<0>, C4<0>, C4<0>;
L_0x555db7d34aa0 .functor BUFZ 1, L_0x555db7d34590, C4<0>, C4<0>, C4<0>;
v0x555db7554a90_0 .net "S", 3 0, L_0x555db7d34900;  alias, 1 drivers
v0x555db75553b0_0 .net "a", 3 0, L_0x555db7d32e10;  alias, 1 drivers
v0x555db75568e0_0 .net "b", 3 0, L_0x555db7d312a0;  alias, 1 drivers
v0x555db7557280 .array "carry", 0 4;
v0x555db7557280_0 .net v0x555db7557280 0, 0 0, L_0x555db7d349a0; 1 drivers
v0x555db7557280_1 .net v0x555db7557280 1, 0 0, L_0x555db7d33360; 1 drivers
v0x555db7557280_2 .net v0x555db7557280 2, 0 0, L_0x555db7d339a0; 1 drivers
v0x555db7557280_3 .net v0x555db7557280 3, 0 0, L_0x555db7d33fe0; 1 drivers
v0x555db7557280_4 .net v0x555db7557280 4, 0 0, L_0x555db7d34590; 1 drivers
v0x555db7557ba0_0 .net "cin", 0 0, L_0x555db7d32f20;  alias, 1 drivers
v0x555db7559010_0 .net "cout", 0 0, L_0x555db7d34aa0;  alias, 1 drivers
L_0x555db7d33460 .part L_0x555db7d32e10, 0, 1;
L_0x555db7d33620 .part L_0x555db7d312a0, 0, 1;
L_0x555db7d33aa0 .part L_0x555db7d32e10, 1, 1;
L_0x555db7d33bd0 .part L_0x555db7d312a0, 1, 1;
L_0x555db7d340e0 .part L_0x555db7d32e10, 2, 1;
L_0x555db7d34210 .part L_0x555db7d312a0, 2, 1;
L_0x555db7d34650 .part L_0x555db7d32e10, 3, 1;
L_0x555db7d34780 .part L_0x555db7d312a0, 3, 1;
L_0x555db7d34900 .concat8 [ 1 1 1 1], L_0x555db7d33110, L_0x555db7d33830, L_0x555db7d33e70, L_0x555db7d34420;
S_0x555db6f13020 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f108f0;
 .timescale 0 0;
P_0x555db7168150 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f15750 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f13020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d33360 .functor OR 1, L_0x555db7d33050, L_0x555db7d33260, C4<0>, C4<0>;
v0x555db75230b0_0 .net "S", 0 0, L_0x555db7d33110;  1 drivers
v0x555db7523a50_0 .net "a", 0 0, L_0x555db7d33460;  1 drivers
v0x555db7524370_0 .net "b", 0 0, L_0x555db7d33620;  1 drivers
v0x555db75257e0_0 .net "cin", 0 0, L_0x555db7d349a0;  alias, 1 drivers
v0x555db7526180_0 .net "cout", 0 0, L_0x555db7d33360;  alias, 1 drivers
v0x555db7526aa0_0 .net "cout1", 0 0, L_0x555db7d33050;  1 drivers
v0x555db7527f10_0 .net "cout2", 0 0, L_0x555db7d33260;  1 drivers
v0x555db75288b0_0 .net "s1", 0 0, L_0x555db7d32f90;  1 drivers
S_0x555db6f17e80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f15750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d32f90 .functor XOR 1, L_0x555db7d33460, L_0x555db7d33620, C4<0>, C4<0>;
L_0x555db7d33050 .functor AND 1, L_0x555db7d33460, L_0x555db7d33620, C4<1>, C4<1>;
v0x555db751c4c0_0 .net "S", 0 0, L_0x555db7d32f90;  alias, 1 drivers
v0x555db751cde0_0 .net "a", 0 0, L_0x555db7d33460;  alias, 1 drivers
v0x555db751e250_0 .net "b", 0 0, L_0x555db7d33620;  alias, 1 drivers
v0x555db751ebf0_0 .net "cout", 0 0, L_0x555db7d33050;  alias, 1 drivers
S_0x555db6f75dc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f15750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d33110 .functor XOR 1, L_0x555db7d349a0, L_0x555db7d32f90, C4<0>, C4<0>;
L_0x555db7d33260 .functor AND 1, L_0x555db7d349a0, L_0x555db7d32f90, C4<1>, C4<1>;
v0x555db751f510_0 .net "S", 0 0, L_0x555db7d33110;  alias, 1 drivers
v0x555db7520980_0 .net "a", 0 0, L_0x555db7d349a0;  alias, 1 drivers
v0x555db7521320_0 .net "b", 0 0, L_0x555db7d32f90;  alias, 1 drivers
v0x555db7521c40_0 .net "cout", 0 0, L_0x555db7d33260;  alias, 1 drivers
S_0x555db6f784f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6f108f0;
 .timescale 0 0;
P_0x555db71419d0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6f0ba90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f784f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d339a0 .functor OR 1, L_0x555db7d337c0, L_0x555db7d33930, C4<0>, C4<0>;
v0x555db75a9050_0 .net "S", 0 0, L_0x555db7d33830;  1 drivers
v0x555db75ac280_0 .net "a", 0 0, L_0x555db7d33aa0;  1 drivers
v0x555db75acba0_0 .net "b", 0 0, L_0x555db7d33bd0;  1 drivers
v0x555db75ad900_0 .net "cin", 0 0, L_0x555db7d33360;  alias, 1 drivers
v0x555db75ae0d0_0 .net "cout", 0 0, L_0x555db7d339a0;  alias, 1 drivers
v0x555db75aea70_0 .net "cout1", 0 0, L_0x555db7d337c0;  1 drivers
v0x555db75af390_0 .net "cout2", 0 0, L_0x555db7d33930;  1 drivers
v0x555db75b1460_0 .net "s1", 0 0, L_0x555db7d33750;  1 drivers
S_0x555db6f62090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f0ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d33750 .functor XOR 1, L_0x555db7d33aa0, L_0x555db7d33bd0, C4<0>, C4<0>;
L_0x555db7d337c0 .functor AND 1, L_0x555db7d33aa0, L_0x555db7d33bd0, C4<1>, C4<1>;
v0x555db75291d0_0 .net "S", 0 0, L_0x555db7d33750;  alias, 1 drivers
v0x555db752a640_0 .net "a", 0 0, L_0x555db7d33aa0;  alias, 1 drivers
v0x555db752afe0_0 .net "b", 0 0, L_0x555db7d33bd0;  alias, 1 drivers
v0x555db752b900_0 .net "cout", 0 0, L_0x555db7d337c0;  alias, 1 drivers
S_0x555db6f647c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f0ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d33830 .functor XOR 1, L_0x555db7d33360, L_0x555db7d33750, C4<0>, C4<0>;
L_0x555db7d33930 .functor AND 1, L_0x555db7d33360, L_0x555db7d33750, C4<1>, C4<1>;
v0x555db75a5df0_0 .net "S", 0 0, L_0x555db7d33830;  alias, 1 drivers
v0x555db75a6710_0 .net "a", 0 0, L_0x555db7d33360;  alias, 1 drivers
v0x555db75a7db0_0 .net "b", 0 0, L_0x555db7d33750;  alias, 1 drivers
v0x555db75a8730_0 .net "cout", 0 0, L_0x555db7d33930;  alias, 1 drivers
S_0x555db6f66ef0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6f108f0;
 .timescale 0 0;
P_0x555db712bfb0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6f69620 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f66ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d33fe0 .functor OR 1, L_0x555db7d33e00, L_0x555db7d33f70, C4<0>, C4<0>;
v0x555db7532af0_0 .net "S", 0 0, L_0x555db7d33e70;  1 drivers
v0x555db7536ed0_0 .net "a", 0 0, L_0x555db7d340e0;  1 drivers
v0x555db7532780_0 .net "b", 0 0, L_0x555db7d34210;  1 drivers
v0x555db752f2e0_0 .net "cin", 0 0, L_0x555db7d339a0;  alias, 1 drivers
v0x555db7538820_0 .net "cout", 0 0, L_0x555db7d33fe0;  alias, 1 drivers
v0x555db7539140_0 .net "cout1", 0 0, L_0x555db7d33e00;  1 drivers
v0x555db753bd40_0 .net "cout2", 0 0, L_0x555db7d33f70;  1 drivers
v0x555db753c660_0 .net "s1", 0 0, L_0x555db7d33d90;  1 drivers
S_0x555db6f6bd50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f69620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d33d90 .functor XOR 1, L_0x555db7d340e0, L_0x555db7d34210, C4<0>, C4<0>;
L_0x555db7d33e00 .functor AND 1, L_0x555db7d340e0, L_0x555db7d34210, C4<1>, C4<1>;
v0x555db75aa750_0 .net "S", 0 0, L_0x555db7d33d90;  alias, 1 drivers
v0x555db75b1a70_0 .net "a", 0 0, L_0x555db7d340e0;  alias, 1 drivers
v0x555db75311d0_0 .net "b", 0 0, L_0x555db7d34210;  alias, 1 drivers
v0x555db7531af0_0 .net "cout", 0 0, L_0x555db7d33e00;  alias, 1 drivers
S_0x555db6f6e480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f69620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d33e70 .functor XOR 1, L_0x555db7d339a0, L_0x555db7d33d90, C4<0>, C4<0>;
L_0x555db7d33f70 .functor AND 1, L_0x555db7d339a0, L_0x555db7d33d90, C4<1>, C4<1>;
v0x555db75346f0_0 .net "S", 0 0, L_0x555db7d33e70;  alias, 1 drivers
v0x555db7535010_0 .net "a", 0 0, L_0x555db7d339a0;  alias, 1 drivers
v0x555db7536780_0 .net "b", 0 0, L_0x555db7d33d90;  alias, 1 drivers
v0x555db7532530_0 .net "cout", 0 0, L_0x555db7d33f70;  alias, 1 drivers
S_0x555db6f09360 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6f108f0;
 .timescale 0 0;
P_0x555db71179b0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6f5f960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f09360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d34590 .functor OR 1, L_0x555db7d343b0, L_0x555db7d34520, C4<0>, C4<0>;
v0x555db754a070_0 .net "S", 0 0, L_0x555db7d34420;  1 drivers
v0x555db754a990_0 .net "a", 0 0, L_0x555db7d34650;  1 drivers
v0x555db754d5c0_0 .net "b", 0 0, L_0x555db7d34780;  1 drivers
v0x555db754dee0_0 .net "cin", 0 0, L_0x555db7d33fe0;  alias, 1 drivers
v0x555db754ec40_0 .net "cout", 0 0, L_0x555db7d34590;  alias, 1 drivers
v0x555db754f410_0 .net "cout1", 0 0, L_0x555db7d343b0;  1 drivers
v0x555db754fdb0_0 .net "cout2", 0 0, L_0x555db7d34520;  1 drivers
v0x555db75506d0_0 .net "s1", 0 0, L_0x555db7d34340;  1 drivers
S_0x555db6f4e710 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f5f960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d34340 .functor XOR 1, L_0x555db7d34650, L_0x555db7d34780, C4<0>, C4<0>;
L_0x555db7d343b0 .functor AND 1, L_0x555db7d34650, L_0x555db7d34780, C4<1>, C4<1>;
v0x555db7539b80_0 .net "S", 0 0, L_0x555db7d34340;  alias, 1 drivers
v0x555db753a140_0 .net "a", 0 0, L_0x555db7d34650;  alias, 1 drivers
v0x555db753e520_0 .net "b", 0 0, L_0x555db7d34780;  alias, 1 drivers
v0x555db7539dd0_0 .net "cout", 0 0, L_0x555db7d343b0;  alias, 1 drivers
S_0x555db6f50e40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f5f960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d34420 .functor XOR 1, L_0x555db7d33fe0, L_0x555db7d34340, C4<0>, C4<0>;
L_0x555db7d34520 .functor AND 1, L_0x555db7d33fe0, L_0x555db7d34340, C4<1>, C4<1>;
v0x555db7547880_0 .net "S", 0 0, L_0x555db7d34420;  alias, 1 drivers
v0x555db75481a0_0 .net "a", 0 0, L_0x555db7d33fe0;  alias, 1 drivers
v0x555db7548f00_0 .net "b", 0 0, L_0x555db7d34340;  alias, 1 drivers
v0x555db75496d0_0 .net "cout", 0 0, L_0x555db7d34520;  alias, 1 drivers
S_0x555db6f53570 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7d390d0 .functor XOR 1, L_0x555db7d35b90, L_0x555db7d36ef0, C4<0>, C4<0>;
v0x555db76ef860_0 .net "X", 1 0, L_0x555db7d3fa10;  1 drivers
v0x555db76f0180_0 .net "Y", 1 0, L_0x555db7d3fab0;  1 drivers
v0x555db76cf760_0 .net "Z", 3 0, L_0x555db7d3f7a0;  alias, 1 drivers
v0x555db7700620_0 .net *"_ivl_20", 0 0, L_0x555db7d390d0;  1 drivers
L_0x7f49c55b9bf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7700f40_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55b9bf0;  1 drivers
L_0x7f49c55b9c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db77025e0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55b9c38;  1 drivers
L_0x7f49c55b9c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7702f60_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55b9c80;  1 drivers
L_0x7f49c55b9cc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7703880_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55b9cc8;  1 drivers
v0x555db7706ab0_0 .net "a", 0 0, L_0x555db7d355c0;  1 drivers
v0x555db77073d0_0 .net "a_abs", 0 0, L_0x555db7d36350;  1 drivers
v0x555db7708130_0 .net "b", 0 0, L_0x555db7d36860;  1 drivers
v0x555db7708900_0 .net "b_abs", 0 0, L_0x555db7d37810;  1 drivers
v0x555db77092a0_0 .net "c1", 0 0, L_0x555db7d3a460;  1 drivers
v0x555db7709bc0_0 .net "c2", 0 0, L_0x555db7d3b6b0;  1 drivers
v0x555db7704f80_0 .net "c3", 0 0, L_0x555db7d3d9a0;  1 drivers
v0x555db770c2a0_0 .net "c4", 0 0, L_0x555db7d3f980;  1 drivers
v0x555db7710430_0 .net "neg_a", 0 0, L_0x555db7d35b90;  1 drivers
v0x555db7713950_0 .net "neg_b", 0 0, L_0x555db7d36ef0;  1 drivers
v0x555db7714270_0 .net "temp", 3 0, L_0x555db7d3d870;  1 drivers
v0x555db77159e0_0 .net "term1", 3 0, L_0x555db7d3b740;  1 drivers
v0x555db7711790_0 .net "term2", 3 0, L_0x555db7d3b800;  1 drivers
v0x555db7711d50_0 .net "term3", 3 0, L_0x555db7d3b940;  1 drivers
v0x555db7716130_0 .net "z0", 1 0, L_0x555db7d34fb0;  1 drivers
v0x555db77119e0_0 .net "z1", 1 0, L_0x555db7d3b4d0;  1 drivers
v0x555db770e540_0 .net "z1_1", 1 0, L_0x555db7d39160;  1 drivers
v0x555db7717a80_0 .net "z1_2", 1 0, L_0x555db7d3a330;  1 drivers
v0x555db77183a0_0 .net "z1_3", 1 0, L_0x555db7d37cf0;  1 drivers
v0x555db771afa0_0 .net "z1_4", 1 0, L_0x555db7d38f10;  1 drivers
v0x555db771b8c0_0 .net "z2", 1 0, L_0x555db7d34cc0;  1 drivers
L_0x555db7d34d60 .part L_0x555db7d3fa10, 1, 1;
L_0x555db7d34e50 .part L_0x555db7d3fab0, 1, 1;
L_0x555db7d350f0 .part L_0x555db7d3fa10, 0, 1;
L_0x555db7d35230 .part L_0x555db7d3fab0, 0, 1;
L_0x555db7d363f0 .part L_0x555db7d3fa10, 0, 1;
L_0x555db7d36490 .part L_0x555db7d3fa10, 1, 1;
L_0x555db7d378b0 .part L_0x555db7d3fab0, 1, 1;
L_0x555db7d37950 .part L_0x555db7d3fab0, 0, 1;
L_0x555db7d39160 .functor MUXZ 2, L_0x555db7d37cf0, L_0x555db7d38f10, L_0x555db7d390d0, C4<>;
L_0x555db7d3b740 .concat [ 2 2 0 0], L_0x555db7d34fb0, L_0x7f49c55b9bf0;
L_0x555db7d3b800 .concat [ 1 2 1 0], L_0x7f49c55b9c80, L_0x555db7d3b4d0, L_0x7f49c55b9c38;
L_0x555db7d3b940 .concat [ 2 2 0 0], L_0x7f49c55b9cc8, L_0x555db7d34cc0;
S_0x555db6f55ca0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db70e33e0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d358d0 .functor NOT 1, L_0x555db7d36490, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b99b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d35a30 .functor BUFZ 1, L_0x7f49c55b99b0, C4<0>, C4<0>, C4<0>;
L_0x555db7d35b90 .functor NOT 1, L_0x555db7d35af0, C4<0>, C4<0>, C4<0>;
v0x555db759afd0_0 .net "D", 0 0, L_0x555db7d355c0;  alias, 1 drivers
v0x555db759b850_0 .net *"_ivl_9", 0 0, L_0x555db7d35a30;  1 drivers
v0x555db759c5b0_0 .net "a", 0 0, L_0x555db7d363f0;  1 drivers
v0x555db759cd80_0 .net "abs_D", 0 0, L_0x555db7d36350;  alias, 1 drivers
v0x555db759d720_0 .net "b", 0 0, L_0x555db7d36490;  1 drivers
v0x555db759e040_0 .net "b_comp", 0 0, L_0x555db7d358d0;  1 drivers
v0x555db759f4b0_0 .net "carry", 1 0, L_0x555db7d35940;  1 drivers
v0x555db759fe50_0 .net "cin", 0 0, L_0x7f49c55b99b0;  1 drivers
v0x555db75a0770_0 .net "is_pos", 0 0, L_0x555db7d35af0;  1 drivers
v0x555db75a1be0_0 .net "negative", 0 0, L_0x555db7d35b90;  alias, 1 drivers
v0x555db75a2580_0 .net "twos", 0 0, L_0x555db7d35f60;  1 drivers
L_0x555db7d357a0 .part L_0x555db7d35940, 0, 1;
L_0x555db7d35940 .concat8 [ 1 1 0 0], L_0x555db7d35a30, L_0x555db7d35730;
L_0x555db7d35af0 .part L_0x555db7d35940, 1, 1;
L_0x555db7d36350 .functor MUXZ 1, L_0x555db7d35f60, L_0x555db7d355c0, L_0x555db7d35af0, C4<>;
S_0x555db6f583d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6f55ca0;
 .timescale 0 0;
P_0x555db70e5b10 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6f5ab00 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6f583d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d35730 .functor OR 1, L_0x555db7d353e0, L_0x555db7d356c0, C4<0>, C4<0>;
v0x555db7575be0_0 .net "S", 0 0, L_0x555db7d355c0;  alias, 1 drivers
v0x555db7579fc0_0 .net "a", 0 0, L_0x555db7d363f0;  alias, 1 drivers
v0x555db7575870_0 .net "b", 0 0, L_0x555db7d358d0;  alias, 1 drivers
v0x555db7583320_0 .net "cin", 0 0, L_0x555db7d357a0;  1 drivers
v0x555db7583c40_0 .net "cout", 0 0, L_0x555db7d35730;  1 drivers
v0x555db75849a0_0 .net "cout1", 0 0, L_0x555db7d353e0;  1 drivers
v0x555db7585170_0 .net "cout2", 0 0, L_0x555db7d356c0;  1 drivers
v0x555db7585b10_0 .net "s1", 0 0, L_0x555db7d35370;  1 drivers
S_0x555db6f5d230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f5ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d35370 .functor XOR 1, L_0x555db7d363f0, L_0x555db7d358d0, C4<0>, C4<0>;
L_0x555db7d353e0 .functor AND 1, L_0x555db7d363f0, L_0x555db7d358d0, C4<1>, C4<1>;
v0x555db7572970_0 .net "S", 0 0, L_0x555db7d35370;  alias, 1 drivers
v0x555db756e220_0 .net "a", 0 0, L_0x555db7d363f0;  alias, 1 drivers
v0x555db756ad80_0 .net "b", 0 0, L_0x555db7d358d0;  alias, 1 drivers
v0x555db75742c0_0 .net "cout", 0 0, L_0x555db7d353e0;  alias, 1 drivers
S_0x555db6f44ce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f5ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d355c0 .functor XOR 1, L_0x555db7d357a0, L_0x555db7d35370, C4<0>, C4<0>;
L_0x555db7d356c0 .functor AND 1, L_0x555db7d357a0, L_0x555db7d35370, C4<1>, C4<1>;
v0x555db7574be0_0 .net "S", 0 0, L_0x555db7d355c0;  alias, 1 drivers
v0x555db75777e0_0 .net "a", 0 0, L_0x555db7d357a0;  alias, 1 drivers
v0x555db7578100_0 .net "b", 0 0, L_0x555db7d35370;  alias, 1 drivers
v0x555db7575620_0 .net "cout", 0 0, L_0x555db7d356c0;  alias, 1 drivers
S_0x555db6f2ce50 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6f55ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db70beb10 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d35ca0 .functor NOT 1, L_0x555db7d355c0, C4<0>, C4<0>, C4<0>;
v0x555db757e790_0 .net "cout", 0 0, L_0x555db7d36240;  1 drivers
v0x555db757f130_0 .net "i", 0 0, L_0x555db7d355c0;  alias, 1 drivers
v0x555db757fa50_0 .net "o", 0 0, L_0x555db7d35f60;  alias, 1 drivers
v0x555db7581bb0_0 .net "temp2", 0 0, L_0x555db7d35ca0;  1 drivers
S_0x555db6f361c0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6f2ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db713abd0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b9968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d361d0 .functor BUFZ 1, L_0x7f49c55b9968, C4<0>, C4<0>, C4<0>;
L_0x555db7d36240 .functor BUFZ 1, L_0x555db7d36160, C4<0>, C4<0>, C4<0>;
v0x555db75971e0_0 .net "S", 0 0, L_0x555db7d35f60;  alias, 1 drivers
v0x555db7597b80_0 .net "a", 0 0, L_0x555db7d35ca0;  alias, 1 drivers
L_0x7f49c55b9920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db75984a0_0 .net "b", 0 0, L_0x7f49c55b9920;  1 drivers
v0x555db757c940 .array "carry", 0 1;
v0x555db757c940_0 .net v0x555db757c940 0, 0 0, L_0x555db7d361d0; 1 drivers
v0x555db757c940_1 .net v0x555db757c940 1, 0 0, L_0x555db7d36160; 1 drivers
v0x555db757d260_0 .net "cin", 0 0, L_0x7f49c55b9968;  1 drivers
v0x555db757dfc0_0 .net "cout", 0 0, L_0x555db7d36240;  alias, 1 drivers
S_0x555db6f388f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f361c0;
 .timescale 0 0;
P_0x555db70b4a10 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f3b020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f388f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d36160 .functor OR 1, L_0x555db7d35e10, L_0x555db7d36060, C4<0>, C4<0>;
v0x555db7590e50_0 .net "S", 0 0, L_0x555db7d35f60;  alias, 1 drivers
v0x555db7591bb0_0 .net "a", 0 0, L_0x555db7d35ca0;  alias, 1 drivers
v0x555db7592380_0 .net "b", 0 0, L_0x7f49c55b9920;  alias, 1 drivers
v0x555db7592d20_0 .net "cin", 0 0, L_0x555db7d361d0;  alias, 1 drivers
v0x555db7593640_0 .net "cout", 0 0, L_0x555db7d36160;  alias, 1 drivers
v0x555db7594ab0_0 .net "cout1", 0 0, L_0x555db7d35e10;  1 drivers
v0x555db7595450_0 .net "cout2", 0 0, L_0x555db7d36060;  1 drivers
v0x555db7595d70_0 .net "s1", 0 0, L_0x555db7d35da0;  1 drivers
S_0x555db6f3d750 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f3b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d35da0 .functor XOR 1, L_0x555db7d35ca0, L_0x7f49c55b9920, C4<0>, C4<0>;
L_0x555db7d35e10 .functor AND 1, L_0x555db7d35ca0, L_0x7f49c55b9920, C4<1>, C4<1>;
v0x555db7586430_0 .net "S", 0 0, L_0x555db7d35da0;  alias, 1 drivers
v0x555db7589060_0 .net "a", 0 0, L_0x555db7d35ca0;  alias, 1 drivers
v0x555db7589980_0 .net "b", 0 0, L_0x7f49c55b9920;  alias, 1 drivers
v0x555db758a6e0_0 .net "cout", 0 0, L_0x555db7d35e10;  alias, 1 drivers
S_0x555db6f3fe80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f3b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d35f60 .functor XOR 1, L_0x555db7d361d0, L_0x555db7d35da0, C4<0>, C4<0>;
L_0x555db7d36060 .functor AND 1, L_0x555db7d361d0, L_0x555db7d35da0, C4<1>, C4<1>;
v0x555db758aeb0_0 .net "S", 0 0, L_0x555db7d35f60;  alias, 1 drivers
v0x555db758b850_0 .net "a", 0 0, L_0x555db7d361d0;  alias, 1 drivers
v0x555db758c170_0 .net "b", 0 0, L_0x555db7d35da0;  alias, 1 drivers
v0x555db7590530_0 .net "cout", 0 0, L_0x555db7d36060;  alias, 1 drivers
S_0x555db6f425b0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d34c50 .functor AND 1, L_0x555db7d34d60, L_0x555db7d34e50, C4<1>, C4<1>;
v0x555db75a2ea0_0 .net "X", 0 0, L_0x555db7d34d60;  1 drivers
v0x555db7582480_0 .net "Y", 0 0, L_0x555db7d34e50;  1 drivers
v0x555db75b3340_0 .net "Z", 1 0, L_0x555db7d34cc0;  alias, 1 drivers
L_0x7f49c55b9890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db75b3c60_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b9890;  1 drivers
v0x555db75b5300_0 .net "z", 0 0, L_0x555db7d34c50;  1 drivers
L_0x555db7d34cc0 .concat [ 1 1 0 0], L_0x555db7d34c50, L_0x7f49c55b9890;
S_0x555db6f2a720 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d34f40 .functor AND 1, L_0x555db7d350f0, L_0x555db7d35230, C4<1>, C4<1>;
v0x555db75b5c80_0 .net "X", 0 0, L_0x555db7d350f0;  1 drivers
v0x555db75b65a0_0 .net "Y", 0 0, L_0x555db7d35230;  1 drivers
v0x555db75b97d0_0 .net "Z", 1 0, L_0x555db7d34fb0;  alias, 1 drivers
L_0x7f49c55b98d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db75ba0f0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b98d8;  1 drivers
v0x555db75bae50_0 .net "z", 0 0, L_0x555db7d34f40;  1 drivers
L_0x555db7d34fb0 .concat [ 1 1 0 0], L_0x555db7d34f40, L_0x7f49c55b98d8;
S_0x555db6e5cc60 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db709b830 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d36bd0 .functor NOT 1, L_0x555db7d37950, C4<0>, C4<0>, C4<0>;
L_0x7f49c55b9a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d36d90 .functor BUFZ 1, L_0x7f49c55b9a88, C4<0>, C4<0>, C4<0>;
L_0x555db7d36ef0 .functor NOT 1, L_0x555db7d36e50, C4<0>, C4<0>, C4<0>;
v0x555db75ec250_0 .net "D", 0 0, L_0x555db7d36860;  alias, 1 drivers
v0x555db75ed6c0_0 .net *"_ivl_9", 0 0, L_0x555db7d36d90;  1 drivers
v0x555db75ee060_0 .net "a", 0 0, L_0x555db7d378b0;  1 drivers
v0x555db75ee980_0 .net "abs_D", 0 0, L_0x555db7d37810;  alias, 1 drivers
v0x555db75d2e20_0 .net "b", 0 0, L_0x555db7d37950;  1 drivers
v0x555db75d3740_0 .net "b_comp", 0 0, L_0x555db7d36bd0;  1 drivers
v0x555db75d44a0_0 .net "carry", 1 0, L_0x555db7d36c80;  1 drivers
v0x555db75d4c70_0 .net "cin", 0 0, L_0x7f49c55b9a88;  1 drivers
v0x555db75d5610_0 .net "is_pos", 0 0, L_0x555db7d36e50;  1 drivers
v0x555db75d5f30_0 .net "negative", 0 0, L_0x555db7d36ef0;  alias, 1 drivers
v0x555db75d8090_0 .net "twos", 0 0, L_0x555db7d37340;  1 drivers
L_0x555db7d36aa0 .part L_0x555db7d36c80, 0, 1;
L_0x555db7d36c80 .concat8 [ 1 1 0 0], L_0x555db7d36d90, L_0x555db7d36a10;
L_0x555db7d36e50 .part L_0x555db7d36c80, 1, 1;
L_0x555db7d37810 .functor MUXZ 1, L_0x555db7d37340, L_0x555db7d36860, L_0x555db7d36e50, C4<>;
S_0x555db62793c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6e5cc60;
 .timescale 0 0;
P_0x555db70969d0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6279800 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db62793c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d36a10 .functor OR 1, L_0x555db7d36680, L_0x555db7d36980, C4<0>, C4<0>;
v0x555db75c8700_0 .net "S", 0 0, L_0x555db7d36860;  alias, 1 drivers
v0x555db75c44b0_0 .net "a", 0 0, L_0x555db7d378b0;  alias, 1 drivers
v0x555db75c4a70_0 .net "b", 0 0, L_0x555db7d36bd0;  alias, 1 drivers
v0x555db75c8e50_0 .net "cin", 0 0, L_0x555db7d36aa0;  1 drivers
v0x555db75c4700_0 .net "cout", 0 0, L_0x555db7d36a10;  1 drivers
v0x555db75c1260_0 .net "cout1", 0 0, L_0x555db7d36680;  1 drivers
v0x555db75ca7a0_0 .net "cout2", 0 0, L_0x555db7d36980;  1 drivers
v0x555db75cb0c0_0 .net "s1", 0 0, L_0x555db7d36610;  1 drivers
S_0x555db6f20a60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6279800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d36610 .functor XOR 1, L_0x555db7d378b0, L_0x555db7d36bd0, C4<0>, C4<0>;
L_0x555db7d36680 .functor AND 1, L_0x555db7d378b0, L_0x555db7d36bd0, C4<1>, C4<1>;
v0x555db75bbfc0_0 .net "S", 0 0, L_0x555db7d36610;  alias, 1 drivers
v0x555db75bc8e0_0 .net "a", 0 0, L_0x555db7d378b0;  alias, 1 drivers
v0x555db75b7ca0_0 .net "b", 0 0, L_0x555db7d36bd0;  alias, 1 drivers
v0x555db75befc0_0 .net "cout", 0 0, L_0x555db7d36680;  alias, 1 drivers
S_0x555db6f23190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6279800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d36860 .functor XOR 1, L_0x555db7d36aa0, L_0x555db7d36610, C4<0>, C4<0>;
L_0x555db7d36980 .functor AND 1, L_0x555db7d36aa0, L_0x555db7d36610, C4<1>, C4<1>;
v0x555db75c3150_0 .net "S", 0 0, L_0x555db7d36860;  alias, 1 drivers
v0x555db75c3a70_0 .net "a", 0 0, L_0x555db7d36aa0;  alias, 1 drivers
v0x555db75c6670_0 .net "b", 0 0, L_0x555db7d36610;  alias, 1 drivers
v0x555db75c6f90_0 .net "cout", 0 0, L_0x555db7d36980;  alias, 1 drivers
S_0x555db6f258c0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6e5cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db707e820 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d37000 .functor NOT 1, L_0x555db7d36860, C4<0>, C4<0>, C4<0>;
v0x555db75e9200_0 .net "cout", 0 0, L_0x555db7d376e0;  1 drivers
v0x555db75e9b20_0 .net "i", 0 0, L_0x555db7d36860;  alias, 1 drivers
v0x555db75eaf90_0 .net "o", 0 0, L_0x555db7d37340;  alias, 1 drivers
v0x555db75eb930_0 .net "temp2", 0 0, L_0x555db7d37000;  1 drivers
S_0x555db6f27ff0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6f258c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db70609c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b9a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d37650 .functor BUFZ 1, L_0x7f49c55b9a40, C4<0>, C4<0>, C4<0>;
L_0x555db7d376e0 .functor BUFZ 1, L_0x555db7d375a0, C4<0>, C4<0>, C4<0>;
v0x555db75e1d30_0 .net "S", 0 0, L_0x555db7d37340;  alias, 1 drivers
v0x555db75e2650_0 .net "a", 0 0, L_0x555db7d37000;  alias, 1 drivers
L_0x7f49c55b99f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db75e6a10_0 .net "b", 0 0, L_0x7f49c55b99f8;  1 drivers
v0x555db75e7330 .array "carry", 0 1;
v0x555db75e7330_0 .net v0x555db75e7330 0, 0 0, L_0x555db7d37650; 1 drivers
v0x555db75e7330_1 .net v0x555db75e7330 1, 0 0, L_0x555db7d375a0; 1 drivers
v0x555db75e8090_0 .net "cin", 0 0, L_0x7f49c55b9a40;  1 drivers
v0x555db75e8860_0 .net "cout", 0 0, L_0x555db7d376e0;  alias, 1 drivers
S_0x555db6e51c10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f27ff0;
 .timescale 0 0;
P_0x555db70423d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6ebefd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e51c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d375a0 .functor OR 1, L_0x555db7d371d0, L_0x555db7d37480, C4<0>, C4<0>;
v0x555db75dae80_0 .net "S", 0 0, L_0x555db7d37340;  alias, 1 drivers
v0x555db75db650_0 .net "a", 0 0, L_0x555db7d37000;  alias, 1 drivers
v0x555db75dbff0_0 .net "b", 0 0, L_0x7f49c55b99f8;  alias, 1 drivers
v0x555db75dc910_0 .net "cin", 0 0, L_0x555db7d37650;  alias, 1 drivers
v0x555db75df540_0 .net "cout", 0 0, L_0x555db7d375a0;  alias, 1 drivers
v0x555db75dfe60_0 .net "cout1", 0 0, L_0x555db7d371d0;  1 drivers
v0x555db75e0bc0_0 .net "cout2", 0 0, L_0x555db7d37480;  1 drivers
v0x555db75e1390_0 .net "s1", 0 0, L_0x555db7d37120;  1 drivers
S_0x555db6ef4410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ebefd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d37120 .functor XOR 1, L_0x555db7d37000, L_0x7f49c55b99f8, C4<0>, C4<0>;
L_0x555db7d371d0 .functor AND 1, L_0x555db7d37000, L_0x7f49c55b99f8, C4<1>, C4<1>;
v0x555db75cdcc0_0 .net "S", 0 0, L_0x555db7d37120;  alias, 1 drivers
v0x555db75ce5e0_0 .net "a", 0 0, L_0x555db7d37000;  alias, 1 drivers
v0x555db75cbb00_0 .net "b", 0 0, L_0x7f49c55b99f8;  alias, 1 drivers
v0x555db75cc0c0_0 .net "cout", 0 0, L_0x555db7d371d0;  alias, 1 drivers
S_0x555db6ef6b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ebefd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d37340 .functor XOR 1, L_0x555db7d37650, L_0x555db7d37120, C4<0>, C4<0>;
L_0x555db7d37480 .functor AND 1, L_0x555db7d37650, L_0x555db7d37120, C4<1>, C4<1>;
v0x555db75d04a0_0 .net "S", 0 0, L_0x555db7d37340;  alias, 1 drivers
v0x555db75cbd50_0 .net "a", 0 0, L_0x555db7d37650;  alias, 1 drivers
v0x555db75d9800_0 .net "b", 0 0, L_0x555db7d37120;  alias, 1 drivers
v0x555db75da120_0 .net "cout", 0 0, L_0x555db7d37480;  alias, 1 drivers
S_0x555db6ef9270 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d37b20 .functor AND 1, L_0x555db7d36350, L_0x555db7d37810, C4<1>, C4<1>;
v0x555db75f14b0_0 .net "X", 0 0, L_0x555db7d36350;  alias, 1 drivers
v0x555db75f1d30_0 .net "Y", 0 0, L_0x555db7d37810;  alias, 1 drivers
v0x555db75f2a90_0 .net "Z", 1 0, L_0x555db7d37cf0;  alias, 1 drivers
L_0x7f49c55b9ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db75f3260_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b9ad0;  1 drivers
v0x555db75f3c00_0 .net "z", 0 0, L_0x555db7d37b20;  1 drivers
L_0x555db7d37cf0 .concat [ 1 1 0 0], L_0x555db7d37b20, L_0x7f49c55b9ad0;
S_0x555db6efb9a0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7022630 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b9ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d3a3d0 .functor BUFZ 1, L_0x7f49c55b9ba8, C4<0>, C4<0>, C4<0>;
L_0x555db7d3a460 .functor BUFZ 1, L_0x555db7d3a020, C4<0>, C4<0>, C4<0>;
v0x555db761f5d0_0 .net "S", 1 0, L_0x555db7d3a330;  alias, 1 drivers
v0x555db761ff70_0 .net "a", 1 0, L_0x555db7d34fb0;  alias, 1 drivers
v0x555db7620890_0 .net "b", 1 0, L_0x555db7d34cc0;  alias, 1 drivers
v0x555db7624cf0 .array "carry", 0 2;
v0x555db7624cf0_0 .net v0x555db7624cf0 0, 0 0, L_0x555db7d3a3d0; 1 drivers
v0x555db7624cf0_1 .net v0x555db7624cf0 1, 0 0, L_0x555db7d39830; 1 drivers
v0x555db7624cf0_2 .net v0x555db7624cf0 2, 0 0, L_0x555db7d3a020; 1 drivers
v0x555db7625610_0 .net "cin", 0 0, L_0x7f49c55b9ba8;  1 drivers
v0x555db7626370_0 .net "cout", 0 0, L_0x555db7d3a460;  alias, 1 drivers
L_0x555db7d39970 .part L_0x555db7d34fb0, 0, 1;
L_0x555db7d39b50 .part L_0x555db7d34cc0, 0, 1;
L_0x555db7d3a0d0 .part L_0x555db7d34fb0, 1, 1;
L_0x555db7d3a200 .part L_0x555db7d34cc0, 1, 1;
L_0x555db7d3a330 .concat8 [ 1 1 0 0], L_0x555db7d39580, L_0x555db7d39e50;
S_0x555db6efe0d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6efb9a0;
 .timescale 0 0;
P_0x555db701e410 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f00800 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6efe0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d39830 .functor OR 1, L_0x555db7d394a0, L_0x555db7d39710, C4<0>, C4<0>;
v0x555db760a410_0 .net "S", 0 0, L_0x555db7d39580;  1 drivers
v0x555db760ad30_0 .net "a", 0 0, L_0x555db7d39970;  1 drivers
v0x555db760ba90_0 .net "b", 0 0, L_0x555db7d39b50;  1 drivers
v0x555db760c260_0 .net "cin", 0 0, L_0x555db7d3a3d0;  alias, 1 drivers
v0x555db760cc00_0 .net "cout", 0 0, L_0x555db7d39830;  alias, 1 drivers
v0x555db760d520_0 .net "cout1", 0 0, L_0x555db7d394a0;  1 drivers
v0x555db760e990_0 .net "cout2", 0 0, L_0x555db7d39710;  1 drivers
v0x555db760f330_0 .net "s1", 0 0, L_0x555db7d39350;  1 drivers
S_0x555db6ebc8a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f00800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d39350 .functor XOR 1, L_0x555db7d39970, L_0x555db7d39b50, C4<0>, C4<0>;
L_0x555db7d394a0 .functor AND 1, L_0x555db7d39970, L_0x555db7d39b50, C4<1>, C4<1>;
v0x555db75f4520_0 .net "S", 0 0, L_0x555db7d39350;  alias, 1 drivers
v0x555db75f5990_0 .net "a", 0 0, L_0x555db7d39970;  alias, 1 drivers
v0x555db75f6330_0 .net "b", 0 0, L_0x555db7d39b50;  alias, 1 drivers
v0x555db75f6c50_0 .net "cout", 0 0, L_0x555db7d394a0;  alias, 1 drivers
S_0x555db6ee27c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f00800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d39580 .functor XOR 1, L_0x555db7d3a3d0, L_0x555db7d39350, C4<0>, C4<0>;
L_0x555db7d39710 .functor AND 1, L_0x555db7d3a3d0, L_0x555db7d39350, C4<1>, C4<1>;
v0x555db75f80c0_0 .net "S", 0 0, L_0x555db7d39580;  alias, 1 drivers
v0x555db75f8a60_0 .net "a", 0 0, L_0x555db7d3a3d0;  alias, 1 drivers
v0x555db75f9380_0 .net "b", 0 0, L_0x555db7d39350;  alias, 1 drivers
v0x555db75d8960_0 .net "cout", 0 0, L_0x555db7d39710;  alias, 1 drivers
S_0x555db6ee4ef0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6efb9a0;
 .timescale 0 0;
P_0x555db6fffae0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6ee7620 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ee4ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3a020 .functor OR 1, L_0x555db7d39dc0, L_0x555db7d39f90, C4<0>, C4<0>;
v0x555db76189e0_0 .net "S", 0 0, L_0x555db7d39e50;  1 drivers
v0x555db7619300_0 .net "a", 0 0, L_0x555db7d3a0d0;  1 drivers
v0x555db761a770_0 .net "b", 0 0, L_0x555db7d3a200;  1 drivers
v0x555db761b110_0 .net "cin", 0 0, L_0x555db7d39830;  alias, 1 drivers
v0x555db761ba30_0 .net "cout", 0 0, L_0x555db7d3a020;  alias, 1 drivers
v0x555db761cea0_0 .net "cout1", 0 0, L_0x555db7d39dc0;  1 drivers
v0x555db761d840_0 .net "cout2", 0 0, L_0x555db7d39f90;  1 drivers
v0x555db761e160_0 .net "s1", 0 0, L_0x555db7d39d10;  1 drivers
S_0x555db6ee9d50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ee7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d39d10 .functor XOR 1, L_0x555db7d3a0d0, L_0x555db7d3a200, C4<0>, C4<0>;
L_0x555db7d39dc0 .functor AND 1, L_0x555db7d3a0d0, L_0x555db7d3a200, C4<1>, C4<1>;
v0x555db760fc50_0 .net "S", 0 0, L_0x555db7d39d10;  alias, 1 drivers
v0x555db76110c0_0 .net "a", 0 0, L_0x555db7d3a0d0;  alias, 1 drivers
v0x555db7611a60_0 .net "b", 0 0, L_0x555db7d3a200;  alias, 1 drivers
v0x555db7612380_0 .net "cout", 0 0, L_0x555db7d39dc0;  alias, 1 drivers
S_0x555db6eec480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ee7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d39e50 .functor XOR 1, L_0x555db7d39830, L_0x555db7d39d10, C4<0>, C4<0>;
L_0x555db7d39f90 .functor AND 1, L_0x555db7d39830, L_0x555db7d39d10, C4<1>, C4<1>;
v0x555db76161f0_0 .net "S", 0 0, L_0x555db7d39e50;  alias, 1 drivers
v0x555db7616b10_0 .net "a", 0 0, L_0x555db7d39830;  alias, 1 drivers
v0x555db7617870_0 .net "b", 0 0, L_0x555db7d39d10;  alias, 1 drivers
v0x555db7618040_0 .net "cout", 0 0, L_0x555db7d39f90;  alias, 1 drivers
S_0x555db6eb7a40 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6fe2860 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7d3b570 .functor BUFZ 1, L_0x555db7d3a460, C4<0>, C4<0>, C4<0>;
L_0x555db7d3b6b0 .functor BUFZ 1, L_0x555db7d3b0e0, C4<0>, C4<0>, C4<0>;
v0x555db7604610_0 .net "S", 1 0, L_0x555db7d3b4d0;  alias, 1 drivers
v0x555db7605a80_0 .net "a", 1 0, L_0x555db7d3a330;  alias, 1 drivers
v0x555db7606420_0 .net "b", 1 0, L_0x555db7d39160;  alias, 1 drivers
v0x555db7606d40 .array "carry", 0 2;
v0x555db7606d40_0 .net v0x555db7606d40 0, 0 0, L_0x555db7d3b570; 1 drivers
v0x555db7606d40_1 .net v0x555db7606d40 1, 0 0, L_0x555db7d3a980; 1 drivers
v0x555db7606d40_2 .net v0x555db7606d40 2, 0 0, L_0x555db7d3b0e0; 1 drivers
v0x555db7608e10_0 .net "cin", 0 0, L_0x555db7d3a460;  alias, 1 drivers
v0x555db76392f0_0 .net "cout", 0 0, L_0x555db7d3b6b0;  alias, 1 drivers
L_0x555db7d3aac0 .part L_0x555db7d3a330, 0, 1;
L_0x555db7d3aca0 .part L_0x555db7d39160, 0, 1;
L_0x555db7d3b1e0 .part L_0x555db7d3a330, 1, 1;
L_0x555db7d3b310 .part L_0x555db7d39160, 1, 1;
L_0x555db7d3b4d0 .concat8 [ 1 1 0 0], L_0x555db7d3a6d0, L_0x555db7d3af10;
S_0x555db6eba170 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6eb7a40;
 .timescale 0 0;
P_0x555db6fcea40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6ee0090 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6eba170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3a980 .functor OR 1, L_0x555db7d3a5f0, L_0x555db7d3a860, C4<0>, C4<0>;
v0x555db762cc60_0 .net "S", 0 0, L_0x555db7d3a6d0;  1 drivers
v0x555db762e0d0_0 .net "a", 0 0, L_0x555db7d3aac0;  1 drivers
v0x555db762ea70_0 .net "b", 0 0, L_0x555db7d3aca0;  1 drivers
v0x555db762f390_0 .net "cin", 0 0, L_0x555db7d3b570;  alias, 1 drivers
v0x555db7630800_0 .net "cout", 0 0, L_0x555db7d3a980;  alias, 1 drivers
v0x555db76311a0_0 .net "cout1", 0 0, L_0x555db7d3a5f0;  1 drivers
v0x555db7631ac0_0 .net "cout2", 0 0, L_0x555db7d3a860;  1 drivers
v0x555db7632f30_0 .net "s1", 0 0, L_0x555db7d3a4f0;  1 drivers
S_0x555db6ec57b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ee0090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3a4f0 .functor XOR 1, L_0x555db7d3aac0, L_0x555db7d3aca0, C4<0>, C4<0>;
L_0x555db7d3a5f0 .functor AND 1, L_0x555db7d3aac0, L_0x555db7d3aca0, C4<1>, C4<1>;
v0x555db7626b40_0 .net "S", 0 0, L_0x555db7d3a4f0;  alias, 1 drivers
v0x555db76274e0_0 .net "a", 0 0, L_0x555db7d3aac0;  alias, 1 drivers
v0x555db7627e00_0 .net "b", 0 0, L_0x555db7d3aca0;  alias, 1 drivers
v0x555db7629270_0 .net "cout", 0 0, L_0x555db7d3a5f0;  alias, 1 drivers
S_0x555db6ec7ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ee0090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3a6d0 .functor XOR 1, L_0x555db7d3b570, L_0x555db7d3a4f0, C4<0>, C4<0>;
L_0x555db7d3a860 .functor AND 1, L_0x555db7d3b570, L_0x555db7d3a4f0, C4<1>, C4<1>;
v0x555db7629c10_0 .net "S", 0 0, L_0x555db7d3a6d0;  alias, 1 drivers
v0x555db762a530_0 .net "a", 0 0, L_0x555db7d3b570;  alias, 1 drivers
v0x555db762b9a0_0 .net "b", 0 0, L_0x555db7d3a4f0;  alias, 1 drivers
v0x555db762c340_0 .net "cout", 0 0, L_0x555db7d3a860;  alias, 1 drivers
S_0x555db6eca610 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6eb7a40;
 .timescale 0 0;
P_0x555db6fc8ea0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6ed1590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6eca610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3b0e0 .functor OR 1, L_0x555db7d3ae80, L_0x555db7d3b050, C4<0>, C4<0>;
v0x555db75fe4f0_0 .net "S", 0 0, L_0x555db7d3af10;  1 drivers
v0x555db75fee90_0 .net "a", 0 0, L_0x555db7d3b1e0;  1 drivers
v0x555db75ff7b0_0 .net "b", 0 0, L_0x555db7d3b310;  1 drivers
v0x555db7600c20_0 .net "cin", 0 0, L_0x555db7d3a980;  alias, 1 drivers
v0x555db76015c0_0 .net "cout", 0 0, L_0x555db7d3b0e0;  alias, 1 drivers
v0x555db7601ee0_0 .net "cout1", 0 0, L_0x555db7d3ae80;  1 drivers
v0x555db7603350_0 .net "cout2", 0 0, L_0x555db7d3b050;  1 drivers
v0x555db7603cf0_0 .net "s1", 0 0, L_0x555db7d3add0;  1 drivers
S_0x555db6ed3cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ed1590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3add0 .functor XOR 1, L_0x555db7d3b1e0, L_0x555db7d3b310, C4<0>, C4<0>;
L_0x555db7d3ae80 .functor AND 1, L_0x555db7d3b1e0, L_0x555db7d3b310, C4<1>, C4<1>;
v0x555db76338d0_0 .net "S", 0 0, L_0x555db7d3add0;  alias, 1 drivers
v0x555db76341f0_0 .net "a", 0 0, L_0x555db7d3b1e0;  alias, 1 drivers
v0x555db7635660_0 .net "b", 0 0, L_0x555db7d3b310;  alias, 1 drivers
v0x555db7636000_0 .net "cout", 0 0, L_0x555db7d3ae80;  alias, 1 drivers
S_0x555db6ed63f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ed1590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3af10 .functor XOR 1, L_0x555db7d3a980, L_0x555db7d3add0, C4<0>, C4<0>;
L_0x555db7d3b050 .functor AND 1, L_0x555db7d3a980, L_0x555db7d3add0, C4<1>, C4<1>;
v0x555db7636920_0 .net "S", 0 0, L_0x555db7d3af10;  alias, 1 drivers
v0x555db75fc6a0_0 .net "a", 0 0, L_0x555db7d3a980;  alias, 1 drivers
v0x555db75fcfc0_0 .net "b", 0 0, L_0x555db7d3add0;  alias, 1 drivers
v0x555db75fdd20_0 .net "cout", 0 0, L_0x555db7d3b050;  alias, 1 drivers
S_0x555db6ed8b20 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f9f770 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55b9d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d3d910 .functor BUFZ 1, L_0x7f49c55b9d10, C4<0>, C4<0>, C4<0>;
L_0x555db7d3d9a0 .functor BUFZ 1, L_0x555db7d3d4c0, C4<0>, C4<0>, C4<0>;
v0x555db767edd0_0 .net "S", 3 0, L_0x555db7d3d870;  alias, 1 drivers
v0x555db76819d0_0 .net "a", 3 0, L_0x555db7d3b740;  alias, 1 drivers
v0x555db76822f0_0 .net "b", 3 0, L_0x555db7d3b800;  alias, 1 drivers
v0x555db7683a60 .array "carry", 0 4;
v0x555db7683a60_0 .net v0x555db7683a60 0, 0 0, L_0x555db7d3d910; 1 drivers
v0x555db7683a60_1 .net v0x555db7683a60 1, 0 0, L_0x555db7d3bf90; 1 drivers
v0x555db7683a60_2 .net v0x555db7683a60 2, 0 0, L_0x555db7d3c660; 1 drivers
v0x555db7683a60_3 .net v0x555db7683a60 3, 0 0, L_0x555db7d3ce10; 1 drivers
v0x555db7683a60_4 .net v0x555db7683a60 4, 0 0, L_0x555db7d3d4c0; 1 drivers
v0x555db767f810_0 .net "cin", 0 0, L_0x7f49c55b9d10;  1 drivers
v0x555db767fdd0_0 .net "cout", 0 0, L_0x555db7d3d9a0;  alias, 1 drivers
L_0x555db7d3c0d0 .part L_0x555db7d3b740, 0, 1;
L_0x555db7d3c220 .part L_0x555db7d3b800, 0, 1;
L_0x555db7d3c7a0 .part L_0x555db7d3b740, 1, 1;
L_0x555db7d3c960 .part L_0x555db7d3b800, 1, 1;
L_0x555db7d3cf50 .part L_0x555db7d3b740, 2, 1;
L_0x555db7d3d080 .part L_0x555db7d3b800, 2, 1;
L_0x555db7d3d5c0 .part L_0x555db7d3b740, 3, 1;
L_0x555db7d3d6f0 .part L_0x555db7d3b800, 3, 1;
L_0x555db7d3d870 .concat8 [ 1 1 1 1], L_0x555db7d3bce0, L_0x555db7d3c490, L_0x555db7d3cc40, L_0x555db7d3d2f0;
S_0x555db6eb1610 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6ed8b20;
 .timescale 0 0;
P_0x555db701b830 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6e9a8e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6eb1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3bf90 .functor OR 1, L_0x555db7d3bc00, L_0x555db7d3be70, C4<0>, C4<0>;
v0x555db763fd20_0 .net "S", 0 0, L_0x555db7d3bce0;  1 drivers
v0x555db76406c0_0 .net "a", 0 0, L_0x555db7d3c0d0;  1 drivers
v0x555db7640fe0_0 .net "b", 0 0, L_0x555db7d3c220;  1 drivers
v0x555db7642450_0 .net "cin", 0 0, L_0x555db7d3d910;  alias, 1 drivers
v0x555db7642df0_0 .net "cout", 0 0, L_0x555db7d3bf90;  alias, 1 drivers
v0x555db7643710_0 .net "cout1", 0 0, L_0x555db7d3bc00;  1 drivers
v0x555db7644b80_0 .net "cout2", 0 0, L_0x555db7d3be70;  1 drivers
v0x555db7645520_0 .net "s1", 0 0, L_0x555db7d3baf0;  1 drivers
S_0x555db6ea1db0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e9a8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3baf0 .functor XOR 1, L_0x555db7d3c0d0, L_0x555db7d3c220, C4<0>, C4<0>;
L_0x555db7d3bc00 .functor AND 1, L_0x555db7d3c0d0, L_0x555db7d3c220, C4<1>, C4<1>;
v0x555db7639ad0_0 .net "S", 0 0, L_0x555db7d3baf0;  alias, 1 drivers
v0x555db763a6f0_0 .net "a", 0 0, L_0x555db7d3c0d0;  alias, 1 drivers
v0x555db763aec0_0 .net "b", 0 0, L_0x555db7d3c220;  alias, 1 drivers
v0x555db763b860_0 .net "cout", 0 0, L_0x555db7d3bc00;  alias, 1 drivers
S_0x555db6ea44e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e9a8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3bce0 .functor XOR 1, L_0x555db7d3d910, L_0x555db7d3baf0, C4<0>, C4<0>;
L_0x555db7d3be70 .functor AND 1, L_0x555db7d3d910, L_0x555db7d3baf0, C4<1>, C4<1>;
v0x555db763c180_0 .net "S", 0 0, L_0x555db7d3bce0;  alias, 1 drivers
v0x555db763d5f0_0 .net "a", 0 0, L_0x555db7d3d910;  alias, 1 drivers
v0x555db763df90_0 .net "b", 0 0, L_0x555db7d3baf0;  alias, 1 drivers
v0x555db763e8b0_0 .net "cout", 0 0, L_0x555db7d3be70;  alias, 1 drivers
S_0x555db6ea6c10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6ed8b20;
 .timescale 0 0;
P_0x555db71e7790 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6e8e1c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ea6c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3c660 .functor OR 1, L_0x555db7d3c400, L_0x555db7d3c5d0, C4<0>, C4<0>;
v0x555db76654e0_0 .net "S", 0 0, L_0x555db7d3c490;  1 drivers
v0x555db7666b80_0 .net "a", 0 0, L_0x555db7d3c7a0;  1 drivers
v0x555db7667500_0 .net "b", 0 0, L_0x555db7d3c960;  1 drivers
v0x555db7667e20_0 .net "cin", 0 0, L_0x555db7d3bf90;  alias, 1 drivers
v0x555db7669400_0 .net "cout", 0 0, L_0x555db7d3c660;  alias, 1 drivers
v0x555db7669d80_0 .net "cout1", 0 0, L_0x555db7d3c400;  1 drivers
v0x555db766a6a0_0 .net "cout2", 0 0, L_0x555db7d3c5d0;  1 drivers
v0x555db766bc80_0 .net "s1", 0 0, L_0x555db7d3c350;  1 drivers
S_0x555db6eac7b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e8e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3c350 .functor XOR 1, L_0x555db7d3c7a0, L_0x555db7d3c960, C4<0>, C4<0>;
L_0x555db7d3c400 .functor AND 1, L_0x555db7d3c7a0, L_0x555db7d3c960, C4<1>, C4<1>;
v0x555db7645e40_0 .net "S", 0 0, L_0x555db7d3c350;  alias, 1 drivers
v0x555db76472b0_0 .net "a", 0 0, L_0x555db7d3c7a0;  alias, 1 drivers
v0x555db7647c50_0 .net "b", 0 0, L_0x555db7d3c960;  alias, 1 drivers
v0x555db7648570_0 .net "cout", 0 0, L_0x555db7d3c400;  alias, 1 drivers
S_0x555db6eaeee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e8e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3c490 .functor XOR 1, L_0x555db7d3bf90, L_0x555db7d3c350, C4<0>, C4<0>;
L_0x555db7d3c5d0 .functor AND 1, L_0x555db7d3bf90, L_0x555db7d3c350, C4<1>, C4<1>;
v0x555db76499e0_0 .net "S", 0 0, L_0x555db7d3c490;  alias, 1 drivers
v0x555db764a380_0 .net "a", 0 0, L_0x555db7d3bf90;  alias, 1 drivers
v0x555db764aca0_0 .net "b", 0 0, L_0x555db7d3c350;  alias, 1 drivers
v0x555db7664bc0_0 .net "cout", 0 0, L_0x555db7d3c5d0;  alias, 1 drivers
S_0x555db6e94ba0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6ed8b20;
 .timescale 0 0;
P_0x555db6f95cf0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6e37ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e94ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3ce10 .functor OR 1, L_0x555db7d3cbb0, L_0x555db7d3cd80, C4<0>, C4<0>;
v0x555db7674390_0 .net "S", 0 0, L_0x555db7d3cc40;  1 drivers
v0x555db7674d30_0 .net "a", 0 0, L_0x555db7d3cf50;  1 drivers
v0x555db7675650_0 .net "b", 0 0, L_0x555db7d3d080;  1 drivers
v0x555db7676ac0_0 .net "cin", 0 0, L_0x555db7d3c660;  alias, 1 drivers
v0x555db7677460_0 .net "cout", 0 0, L_0x555db7d3ce10;  alias, 1 drivers
v0x555db7677d80_0 .net "cout1", 0 0, L_0x555db7d3cbb0;  1 drivers
v0x555db766e290_0 .net "cout2", 0 0, L_0x555db7d3cd80;  1 drivers
v0x555db766e610_0 .net "s1", 0 0, L_0x555db7d3cb20;  1 drivers
S_0x555db6e562d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e37ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3cb20 .functor XOR 1, L_0x555db7d3cf50, L_0x555db7d3d080, C4<0>, C4<0>;
L_0x555db7d3cbb0 .functor AND 1, L_0x555db7d3cf50, L_0x555db7d3d080, C4<1>, C4<1>;
v0x555db766c600_0 .net "S", 0 0, L_0x555db7d3cb20;  alias, 1 drivers
v0x555db766cf20_0 .net "a", 0 0, L_0x555db7d3cf50;  alias, 1 drivers
v0x555db766feb0_0 .net "b", 0 0, L_0x555db7d3d080;  alias, 1 drivers
v0x555db7670730_0 .net "cout", 0 0, L_0x555db7d3cbb0;  alias, 1 drivers
S_0x555db6e58a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e37ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3cc40 .functor XOR 1, L_0x555db7d3c660, L_0x555db7d3cb20, C4<0>, C4<0>;
L_0x555db7d3cd80 .functor AND 1, L_0x555db7d3c660, L_0x555db7d3cb20, C4<1>, C4<1>;
v0x555db7671490_0 .net "S", 0 0, L_0x555db7d3cc40;  alias, 1 drivers
v0x555db7671c60_0 .net "a", 0 0, L_0x555db7d3c660;  alias, 1 drivers
v0x555db7672600_0 .net "b", 0 0, L_0x555db7d3cb20;  alias, 1 drivers
v0x555db7672f20_0 .net "cout", 0 0, L_0x555db7d3cd80;  alias, 1 drivers
S_0x555db6e5b130 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6ed8b20;
 .timescale 0 0;
P_0x555db6f871d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6e6e830 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e5b130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3d4c0 .functor OR 1, L_0x555db7d3d260, L_0x555db7d3d430, C4<0>, C4<0>;
v0x555db76fabe0_0 .net "S", 0 0, L_0x555db7d3d2f0;  1 drivers
v0x555db76fb3b0_0 .net "a", 0 0, L_0x555db7d3d5c0;  1 drivers
v0x555db76fbd50_0 .net "b", 0 0, L_0x555db7d3d6f0;  1 drivers
v0x555db76fc670_0 .net "cin", 0 0, L_0x555db7d3ce10;  alias, 1 drivers
v0x555db76fe740_0 .net "cout", 0 0, L_0x555db7d3d4c0;  alias, 1 drivers
v0x555db76f7a30_0 .net "cout1", 0 0, L_0x555db7d3d260;  1 drivers
v0x555db76fed50_0 .net "cout2", 0 0, L_0x555db7d3d430;  1 drivers
v0x555db767e4b0_0 .net "s1", 0 0, L_0x555db7d3d1b0;  1 drivers
S_0x555db6e74b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e6e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3d1b0 .functor XOR 1, L_0x555db7d3d5c0, L_0x555db7d3d6f0, C4<0>, C4<0>;
L_0x555db7d3d260 .functor AND 1, L_0x555db7d3d5c0, L_0x555db7d3d6f0, C4<1>, C4<1>;
v0x555db767a400_0 .net "S", 0 0, L_0x555db7d3d1b0;  alias, 1 drivers
v0x555db76f30d0_0 .net "a", 0 0, L_0x555db7d3d5c0;  alias, 1 drivers
v0x555db76f39f0_0 .net "b", 0 0, L_0x555db7d3d6f0;  alias, 1 drivers
v0x555db76f5090_0 .net "cout", 0 0, L_0x555db7d3d260;  alias, 1 drivers
S_0x555db6e6c660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e6e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3d2f0 .functor XOR 1, L_0x555db7d3ce10, L_0x555db7d3d1b0, C4<0>, C4<0>;
L_0x555db7d3d430 .functor AND 1, L_0x555db7d3ce10, L_0x555db7d3d1b0, C4<1>, C4<1>;
v0x555db76f5a10_0 .net "S", 0 0, L_0x555db7d3d2f0;  alias, 1 drivers
v0x555db76f6330_0 .net "a", 0 0, L_0x555db7d3ce10;  alias, 1 drivers
v0x555db76f9560_0 .net "b", 0 0, L_0x555db7d3d1b0;  alias, 1 drivers
v0x555db76f9e80_0 .net "cout", 0 0, L_0x555db7d3d430;  alias, 1 drivers
S_0x555db6e50730 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6f786b0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d37db0 .functor NOT 2, L_0x555db7d37cf0, C4<00>, C4<00>, C4<00>;
v0x555db7690970_0 .net "cout", 0 0, L_0x555db7d39040;  1 drivers
v0x555db7691290_0 .net "i", 1 0, L_0x555db7d37cf0;  alias, 1 drivers
v0x555db76ac810_0 .net "o", 1 0, L_0x555db7d38f10;  alias, 1 drivers
v0x555db76ad090_0 .net "temp2", 1 0, L_0x555db7d37db0;  1 drivers
S_0x555db6e1a830 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6e50730;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f15910 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b9b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d38fb0 .functor BUFZ 1, L_0x7f49c55b9b60, C4<0>, C4<0>, C4<0>;
L_0x555db7d39040 .functor BUFZ 1, L_0x555db7d38b20, C4<0>, C4<0>, C4<0>;
v0x555db76a93c0_0 .net "S", 1 0, L_0x555db7d38f10;  alias, 1 drivers
v0x555db76a9ce0_0 .net "a", 1 0, L_0x555db7d37db0;  alias, 1 drivers
L_0x7f49c55b9b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db768e180_0 .net "b", 1 0, L_0x7f49c55b9b18;  1 drivers
v0x555db768eaa0 .array "carry", 0 2;
v0x555db768eaa0_0 .net v0x555db768eaa0 0, 0 0, L_0x555db7d38fb0; 1 drivers
v0x555db768eaa0_1 .net v0x555db768eaa0 1, 0 0, L_0x555db7d38420; 1 drivers
v0x555db768eaa0_2 .net v0x555db768eaa0 2, 0 0, L_0x555db7d38b20; 1 drivers
v0x555db768f800_0 .net "cin", 0 0, L_0x7f49c55b9b60;  1 drivers
v0x555db768ffd0_0 .net "cout", 0 0, L_0x555db7d39040;  alias, 1 drivers
L_0x555db7d38560 .part L_0x555db7d37db0, 0, 1;
L_0x555db7d386b0 .part L_0x7f49c55b9b18, 0, 1;
L_0x555db7d38c20 .part L_0x555db7d37db0, 1, 1;
L_0x555db7d38de0 .part L_0x7f49c55b9b18, 1, 1;
L_0x555db7d38f10 .concat8 [ 1 1 0 0], L_0x555db7d38170, L_0x555db7d38900;
S_0x555db6e1cf60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6e1a830;
 .timescale 0 0;
P_0x555db6f0e380 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6e1f690 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e1cf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d38420 .functor OR 1, L_0x555db7d38090, L_0x555db7d38300, C4<0>, C4<0>;
v0x555db7687420_0 .net "S", 0 0, L_0x555db7d38170;  1 drivers
v0x555db768b800_0 .net "a", 0 0, L_0x555db7d38560;  1 drivers
v0x555db76870b0_0 .net "b", 0 0, L_0x555db7d386b0;  1 drivers
v0x555db7694b60_0 .net "cin", 0 0, L_0x555db7d38fb0;  alias, 1 drivers
v0x555db7695480_0 .net "cout", 0 0, L_0x555db7d38420;  alias, 1 drivers
v0x555db76961e0_0 .net "cout1", 0 0, L_0x555db7d38090;  1 drivers
v0x555db76969b0_0 .net "cout2", 0 0, L_0x555db7d38300;  1 drivers
v0x555db7697350_0 .net "s1", 0 0, L_0x555db7d37f40;  1 drivers
S_0x555db6e3e6c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e1f690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d37f40 .functor XOR 1, L_0x555db7d38560, L_0x555db7d386b0, C4<0>, C4<0>;
L_0x555db7d38090 .functor AND 1, L_0x555db7d38560, L_0x555db7d386b0, C4<1>, C4<1>;
v0x555db76841b0_0 .net "S", 0 0, L_0x555db7d37f40;  alias, 1 drivers
v0x555db767fa60_0 .net "a", 0 0, L_0x555db7d38560;  alias, 1 drivers
v0x555db767c5c0_0 .net "b", 0 0, L_0x555db7d386b0;  alias, 1 drivers
v0x555db7685b00_0 .net "cout", 0 0, L_0x555db7d38090;  alias, 1 drivers
S_0x555db6e44400 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e1f690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d38170 .functor XOR 1, L_0x555db7d38fb0, L_0x555db7d37f40, C4<0>, C4<0>;
L_0x555db7d38300 .functor AND 1, L_0x555db7d38fb0, L_0x555db7d37f40, C4<1>, C4<1>;
v0x555db7686420_0 .net "S", 0 0, L_0x555db7d38170;  alias, 1 drivers
v0x555db7689020_0 .net "a", 0 0, L_0x555db7d38fb0;  alias, 1 drivers
v0x555db7689940_0 .net "b", 0 0, L_0x555db7d37f40;  alias, 1 drivers
v0x555db7686e60_0 .net "cout", 0 0, L_0x555db7d38300;  alias, 1 drivers
S_0x555db6e4b8d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6e1a830;
 .timescale 0 0;
P_0x555db6f6bf10 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6e4e000 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e4b8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d38b20 .functor OR 1, L_0x555db7d38870, L_0x555db7d38a90, C4<0>, C4<0>;
v0x555db76a2690_0 .net "S", 0 0, L_0x555db7d38900;  1 drivers
v0x555db76a3bc0_0 .net "a", 0 0, L_0x555db7d38c20;  1 drivers
v0x555db76a4560_0 .net "b", 0 0, L_0x555db7d38de0;  1 drivers
v0x555db76a4e80_0 .net "cin", 0 0, L_0x555db7d38420;  alias, 1 drivers
v0x555db76a62f0_0 .net "cout", 0 0, L_0x555db7d38b20;  alias, 1 drivers
v0x555db76a6c90_0 .net "cout1", 0 0, L_0x555db7d38870;  1 drivers
v0x555db76a75b0_0 .net "cout2", 0 0, L_0x555db7d38a90;  1 drivers
v0x555db76a8a20_0 .net "s1", 0 0, L_0x555db7d387e0;  1 drivers
S_0x555db6dfc240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e4e000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d387e0 .functor XOR 1, L_0x555db7d38c20, L_0x555db7d38de0, C4<0>, C4<0>;
L_0x555db7d38870 .functor AND 1, L_0x555db7d38c20, L_0x555db7d38de0, C4<1>, C4<1>;
v0x555db7697c70_0 .net "S", 0 0, L_0x555db7d387e0;  alias, 1 drivers
v0x555db769a8a0_0 .net "a", 0 0, L_0x555db7d38c20;  alias, 1 drivers
v0x555db769b1c0_0 .net "b", 0 0, L_0x555db7d38de0;  alias, 1 drivers
v0x555db769bf20_0 .net "cout", 0 0, L_0x555db7d38870;  alias, 1 drivers
S_0x555db6e67620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e4e000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d38900 .functor XOR 1, L_0x555db7d38420, L_0x555db7d387e0, C4<0>, C4<0>;
L_0x555db7d38a90 .functor AND 1, L_0x555db7d38420, L_0x555db7d387e0, C4<1>, C4<1>;
v0x555db769c6f0_0 .net "S", 0 0, L_0x555db7d38900;  alias, 1 drivers
v0x555db769d090_0 .net "a", 0 0, L_0x555db7d38420;  alias, 1 drivers
v0x555db769d9b0_0 .net "b", 0 0, L_0x555db7d387e0;  alias, 1 drivers
v0x555db76a1d70_0 .net "cout", 0 0, L_0x555db7d38a90;  alias, 1 drivers
S_0x555db6e5f110 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db6f53570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f5acc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d3f840 .functor BUFZ 1, L_0x555db7d3d9a0, C4<0>, C4<0>, C4<0>;
L_0x555db7d3f980 .functor BUFZ 1, L_0x555db7d3f3f0, C4<0>, C4<0>, C4<0>;
v0x555db76eaa00_0 .net "S", 3 0, L_0x555db7d3f7a0;  alias, 1 drivers
v0x555db76eb320_0 .net "a", 3 0, L_0x555db7d3d870;  alias, 1 drivers
v0x555db76ec790_0 .net "b", 3 0, L_0x555db7d3b940;  alias, 1 drivers
v0x555db76ed130 .array "carry", 0 4;
v0x555db76ed130_0 .net v0x555db76ed130 0, 0 0, L_0x555db7d3f840; 1 drivers
v0x555db76ed130_1 .net v0x555db76ed130 1, 0 0, L_0x555db7d3dec0; 1 drivers
v0x555db76ed130_2 .net v0x555db76ed130 2, 0 0, L_0x555db7d3e620; 1 drivers
v0x555db76ed130_3 .net v0x555db76ed130 3, 0 0, L_0x555db7d3ed40; 1 drivers
v0x555db76ed130_4 .net v0x555db76ed130 4, 0 0, L_0x555db7d3f3f0; 1 drivers
v0x555db76eda50_0 .net "cin", 0 0, L_0x555db7d3d9a0;  alias, 1 drivers
v0x555db76eeec0_0 .net "cout", 0 0, L_0x555db7d3f980;  alias, 1 drivers
L_0x555db7d3e000 .part L_0x555db7d3d870, 0, 1;
L_0x555db7d3e1e0 .part L_0x555db7d3b940, 0, 1;
L_0x555db7d3e760 .part L_0x555db7d3d870, 1, 1;
L_0x555db7d3e890 .part L_0x555db7d3b940, 1, 1;
L_0x555db7d3ee80 .part L_0x555db7d3d870, 2, 1;
L_0x555db7d3efb0 .part L_0x555db7d3b940, 2, 1;
L_0x555db7d3f4f0 .part L_0x555db7d3d870, 3, 1;
L_0x555db7d3f620 .part L_0x555db7d3b940, 3, 1;
L_0x555db7d3f7a0 .concat8 [ 1 1 1 1], L_0x555db7d3dc10, L_0x555db7d3e450, L_0x555db7d3eb70, L_0x555db7d3f220;
S_0x555db6e02c20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6e5f110;
 .timescale 0 0;
P_0x555db6f53730 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6e08960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e02c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3dec0 .functor OR 1, L_0x555db7d3db30, L_0x555db7d3dda0, C4<0>, C4<0>;
v0x555db76b3dc0_0 .net "S", 0 0, L_0x555db7d3dc10;  1 drivers
v0x555db76b46e0_0 .net "a", 0 0, L_0x555db7d3e000;  1 drivers
v0x555db7693cc0_0 .net "b", 0 0, L_0x555db7d3e1e0;  1 drivers
v0x555db76b9f50_0 .net "cin", 0 0, L_0x555db7d3f840;  alias, 1 drivers
v0x555db76ba870_0 .net "cout", 0 0, L_0x555db7d3dec0;  alias, 1 drivers
v0x555db76bd470_0 .net "cout1", 0 0, L_0x555db7d3db30;  1 drivers
v0x555db76bdd90_0 .net "cout2", 0 0, L_0x555db7d3dda0;  1 drivers
v0x555db76bf500_0 .net "s1", 0 0, L_0x555db7d3da30;  1 drivers
S_0x555db6e0fe30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e08960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3da30 .functor XOR 1, L_0x555db7d3e000, L_0x555db7d3e1e0, C4<0>, C4<0>;
L_0x555db7d3db30 .functor AND 1, L_0x555db7d3e000, L_0x555db7d3e1e0, C4<1>, C4<1>;
v0x555db76addf0_0 .net "S", 0 0, L_0x555db7d3da30;  alias, 1 drivers
v0x555db76ae5c0_0 .net "a", 0 0, L_0x555db7d3e000;  alias, 1 drivers
v0x555db76aef60_0 .net "b", 0 0, L_0x555db7d3e1e0;  alias, 1 drivers
v0x555db76af880_0 .net "cout", 0 0, L_0x555db7d3db30;  alias, 1 drivers
S_0x555db6e12560 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e08960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3dc10 .functor XOR 1, L_0x555db7d3f840, L_0x555db7d3da30, C4<0>, C4<0>;
L_0x555db7d3dda0 .functor AND 1, L_0x555db7d3f840, L_0x555db7d3da30, C4<1>, C4<1>;
v0x555db76b0cf0_0 .net "S", 0 0, L_0x555db7d3dc10;  alias, 1 drivers
v0x555db76b1690_0 .net "a", 0 0, L_0x555db7d3f840;  alias, 1 drivers
v0x555db76b1fb0_0 .net "b", 0 0, L_0x555db7d3da30;  alias, 1 drivers
v0x555db76b3420_0 .net "cout", 0 0, L_0x555db7d3dda0;  alias, 1 drivers
S_0x555db6e14c90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6e5f110;
 .timescale 0 0;
P_0x555db6f40040 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6e612e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e14c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3e620 .functor OR 1, L_0x555db7d3e3c0, L_0x555db7d3e590, C4<0>, C4<0>;
v0x555db76c53e0_0 .net "S", 0 0, L_0x555db7d3e450;  1 drivers
v0x555db76c2900_0 .net "a", 0 0, L_0x555db7d3e760;  1 drivers
v0x555db76c2ec0_0 .net "b", 0 0, L_0x555db7d3e890;  1 drivers
v0x555db76c72a0_0 .net "cin", 0 0, L_0x555db7d3dec0;  alias, 1 drivers
v0x555db76c2b50_0 .net "cout", 0 0, L_0x555db7d3e620;  alias, 1 drivers
v0x555db76d0600_0 .net "cout1", 0 0, L_0x555db7d3e3c0;  1 drivers
v0x555db76d0f20_0 .net "cout2", 0 0, L_0x555db7d3e590;  1 drivers
v0x555db76d1c80_0 .net "s1", 0 0, L_0x555db7d3e310;  1 drivers
S_0x555db6dd2dd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e612e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3e310 .functor XOR 1, L_0x555db7d3e760, L_0x555db7d3e890, C4<0>, C4<0>;
L_0x555db7d3e3c0 .functor AND 1, L_0x555db7d3e760, L_0x555db7d3e890, C4<1>, C4<1>;
v0x555db76bb2b0_0 .net "S", 0 0, L_0x555db7d3e310;  alias, 1 drivers
v0x555db76bb870_0 .net "a", 0 0, L_0x555db7d3e760;  alias, 1 drivers
v0x555db76bfc50_0 .net "b", 0 0, L_0x555db7d3e890;  alias, 1 drivers
v0x555db76bb500_0 .net "cout", 0 0, L_0x555db7d3e3c0;  alias, 1 drivers
S_0x555db6dd5650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e612e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3e450 .functor XOR 1, L_0x555db7d3dec0, L_0x555db7d3e310, C4<0>, C4<0>;
L_0x555db7d3e590 .functor AND 1, L_0x555db7d3dec0, L_0x555db7d3e310, C4<1>, C4<1>;
v0x555db76b8060_0 .net "S", 0 0, L_0x555db7d3e450;  alias, 1 drivers
v0x555db76c15a0_0 .net "a", 0 0, L_0x555db7d3dec0;  alias, 1 drivers
v0x555db76c1ec0_0 .net "b", 0 0, L_0x555db7d3e310;  alias, 1 drivers
v0x555db76c4ac0_0 .net "cout", 0 0, L_0x555db7d3e590;  alias, 1 drivers
S_0x555db6dd7ed0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6e5f110;
 .timescale 0 0;
P_0x555db6f2a8e0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6ddded0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6dd7ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3ed40 .functor OR 1, L_0x555db7d3eae0, L_0x555db7d3ecb0, C4<0>, C4<0>;
v0x555db76d9450_0 .net "S", 0 0, L_0x555db7d3eb70;  1 drivers
v0x555db76dd810_0 .net "a", 0 0, L_0x555db7d3ee80;  1 drivers
v0x555db76de130_0 .net "b", 0 0, L_0x555db7d3efb0;  1 drivers
v0x555db76dee90_0 .net "cin", 0 0, L_0x555db7d3e620;  alias, 1 drivers
v0x555db76df660_0 .net "cout", 0 0, L_0x555db7d3ed40;  alias, 1 drivers
v0x555db76e0000_0 .net "cout1", 0 0, L_0x555db7d3eae0;  1 drivers
v0x555db76e0920_0 .net "cout2", 0 0, L_0x555db7d3ecb0;  1 drivers
v0x555db76e1d90_0 .net "s1", 0 0, L_0x555db7d3ea50;  1 drivers
S_0x555db6de0600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ddded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3ea50 .functor XOR 1, L_0x555db7d3ee80, L_0x555db7d3efb0, C4<0>, C4<0>;
L_0x555db7d3eae0 .functor AND 1, L_0x555db7d3ee80, L_0x555db7d3efb0, C4<1>, C4<1>;
v0x555db76d2450_0 .net "S", 0 0, L_0x555db7d3ea50;  alias, 1 drivers
v0x555db76d2df0_0 .net "a", 0 0, L_0x555db7d3ee80;  alias, 1 drivers
v0x555db76d3710_0 .net "b", 0 0, L_0x555db7d3efb0;  alias, 1 drivers
v0x555db76d6340_0 .net "cout", 0 0, L_0x555db7d3eae0;  alias, 1 drivers
S_0x555db6de2d30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ddded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3eb70 .functor XOR 1, L_0x555db7d3e620, L_0x555db7d3ea50, C4<0>, C4<0>;
L_0x555db7d3ecb0 .functor AND 1, L_0x555db7d3e620, L_0x555db7d3ea50, C4<1>, C4<1>;
v0x555db76d6c60_0 .net "S", 0 0, L_0x555db7d3eb70;  alias, 1 drivers
v0x555db76d79c0_0 .net "a", 0 0, L_0x555db7d3e620;  alias, 1 drivers
v0x555db76d8190_0 .net "b", 0 0, L_0x555db7d3ea50;  alias, 1 drivers
v0x555db76d8b30_0 .net "cout", 0 0, L_0x555db7d3ecb0;  alias, 1 drivers
S_0x555db6dd0c00 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6e5f110;
 .timescale 0 0;
P_0x555db6f009c0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6172560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6dd0c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d3f3f0 .functor OR 1, L_0x555db7d3f190, L_0x555db7d3f360, C4<0>, C4<0>;
v0x555db76cba70_0 .net "S", 0 0, L_0x555db7d3f220;  1 drivers
v0x555db76cc410_0 .net "a", 0 0, L_0x555db7d3f4f0;  1 drivers
v0x555db76ccd30_0 .net "b", 0 0, L_0x555db7d3f620;  1 drivers
v0x555db76cee90_0 .net "cin", 0 0, L_0x555db7d3ed40;  alias, 1 drivers
v0x555db76e82b0_0 .net "cout", 0 0, L_0x555db7d3f3f0;  alias, 1 drivers
v0x555db76e8b30_0 .net "cout1", 0 0, L_0x555db7d3f190;  1 drivers
v0x555db76e9890_0 .net "cout2", 0 0, L_0x555db7d3f360;  1 drivers
v0x555db76ea060_0 .net "s1", 0 0, L_0x555db7d3f0e0;  1 drivers
S_0x555db6dabf90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6172560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3f0e0 .functor XOR 1, L_0x555db7d3f4f0, L_0x555db7d3f620, C4<0>, C4<0>;
L_0x555db7d3f190 .functor AND 1, L_0x555db7d3f4f0, L_0x555db7d3f620, C4<1>, C4<1>;
v0x555db76e2730_0 .net "S", 0 0, L_0x555db7d3f0e0;  alias, 1 drivers
v0x555db76e3050_0 .net "a", 0 0, L_0x555db7d3f4f0;  alias, 1 drivers
v0x555db76e44c0_0 .net "b", 0 0, L_0x555db7d3f620;  alias, 1 drivers
v0x555db76e4e60_0 .net "cout", 0 0, L_0x555db7d3f190;  alias, 1 drivers
S_0x555db6dae6c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6172560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d3f220 .functor XOR 1, L_0x555db7d3ed40, L_0x555db7d3f0e0, C4<0>, C4<0>;
L_0x555db7d3f360 .functor AND 1, L_0x555db7d3ed40, L_0x555db7d3f0e0, C4<1>, C4<1>;
v0x555db76e5780_0 .net "S", 0 0, L_0x555db7d3f220;  alias, 1 drivers
v0x555db76c9c20_0 .net "a", 0 0, L_0x555db7d3ed40;  alias, 1 drivers
v0x555db76ca540_0 .net "b", 0 0, L_0x555db7d3f0e0;  alias, 1 drivers
v0x555db76cb2a0_0 .net "cout", 0 0, L_0x555db7d3f360;  alias, 1 drivers
S_0x555db6db0df0 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6eb3810 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7d437c0 .functor NOT 2, L_0x555db7d45170, C4<00>, C4<00>, C4<00>;
L_0x7f49c55b9ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d43a00 .functor BUFZ 1, L_0x7f49c55b9ec0, C4<0>, C4<0>, C4<0>;
L_0x555db7d43bf0 .functor NOT 1, L_0x555db7d43ac0, C4<0>, C4<0>, C4<0>;
v0x555db7771fd0_0 .net "D", 1 0, L_0x555db7d43720;  alias, 1 drivers
v0x555db77728f0_0 .net *"_ivl_21", 0 0, L_0x555db7d43a00;  1 drivers
v0x555db7773650_0 .net "a", 1 0, L_0x555db7d450d0;  1 drivers
v0x555db7773e20_0 .net "abs_D", 1 0, L_0x555db7d44f80;  alias, 1 drivers
v0x555db77747c0_0 .net "b", 1 0, L_0x555db7d45170;  1 drivers
v0x555db77750e0_0 .net "b_comp", 1 0, L_0x555db7d437c0;  1 drivers
v0x555db7776550_0 .net "carry", 2 0, L_0x555db7d43870;  1 drivers
v0x555db7776ef0_0 .net "cin", 0 0, L_0x7f49c55b9ec0;  1 drivers
v0x555db7777810_0 .net "is_pos", 0 0, L_0x555db7d43ac0;  1 drivers
v0x555db7778c80_0 .net "negative", 0 0, L_0x555db7d43bf0;  alias, 1 drivers
v0x555db7779620_0 .net "twos", 1 0, L_0x555db7d44da0;  1 drivers
L_0x555db7d42bc0 .part L_0x555db7d450d0, 0, 1;
L_0x555db7d42cf0 .part L_0x555db7d437c0, 0, 1;
L_0x555db7d42e20 .part L_0x555db7d43870, 0, 1;
L_0x555db7d43350 .part L_0x555db7d450d0, 1, 1;
L_0x555db7d43480 .part L_0x555db7d437c0, 1, 1;
L_0x555db7d435b0 .part L_0x555db7d43870, 1, 1;
L_0x555db7d43720 .concat8 [ 1 1 0 0], L_0x555db7d428c0, L_0x555db7d43050;
L_0x555db7d43870 .concat8 [ 1 1 1 0], L_0x555db7d43a00, L_0x555db7d42b30, L_0x555db7d432c0;
L_0x555db7d43ac0 .part L_0x555db7d43870, 2, 1;
L_0x555db7d44f80 .functor MUXZ 2, L_0x555db7d44da0, L_0x555db7d43720, L_0x555db7d43ac0, C4<>;
S_0x555db6db3520 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6db0df0;
 .timescale 0 0;
P_0x555db6eec640 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6d04930 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6db3520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d42b30 .functor OR 1, L_0x555db7d427e0, L_0x555db7d42aa0, C4<0>, C4<0>;
v0x555db7729bf0_0 .net "S", 0 0, L_0x555db7d428c0;  1 drivers
v0x555db772c820_0 .net "a", 0 0, L_0x555db7d42bc0;  1 drivers
v0x555db772d140_0 .net "b", 0 0, L_0x555db7d42cf0;  1 drivers
v0x555db772dea0_0 .net "cin", 0 0, L_0x555db7d42e20;  1 drivers
v0x555db772e670_0 .net "cout", 0 0, L_0x555db7d42b30;  1 drivers
v0x555db772f010_0 .net "cout1", 0 0, L_0x555db7d427e0;  1 drivers
v0x555db772f930_0 .net "cout2", 0 0, L_0x555db7d42aa0;  1 drivers
v0x555db7733cf0_0 .net "s1", 0 0, L_0x555db7d426e0;  1 drivers
S_0x555db6d0f980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d04930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d426e0 .functor XOR 1, L_0x555db7d42bc0, L_0x555db7d42cf0, C4<0>, C4<0>;
L_0x555db7d427e0 .functor AND 1, L_0x555db7d42bc0, L_0x555db7d42cf0, C4<1>, C4<1>;
v0x555db77193a0_0 .net "S", 0 0, L_0x555db7d426e0;  alias, 1 drivers
v0x555db771d780_0 .net "a", 0 0, L_0x555db7d42bc0;  alias, 1 drivers
v0x555db7719030_0 .net "b", 0 0, L_0x555db7d42cf0;  alias, 1 drivers
v0x555db7726ae0_0 .net "cout", 0 0, L_0x555db7d427e0;  alias, 1 drivers
S_0x555db6172120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d04930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d428c0 .functor XOR 1, L_0x555db7d42e20, L_0x555db7d426e0, C4<0>, C4<0>;
L_0x555db7d42aa0 .functor AND 1, L_0x555db7d42e20, L_0x555db7d426e0, C4<1>, C4<1>;
v0x555db7727400_0 .net "S", 0 0, L_0x555db7d428c0;  alias, 1 drivers
v0x555db7728160_0 .net "a", 0 0, L_0x555db7d42e20;  alias, 1 drivers
v0x555db7728930_0 .net "b", 0 0, L_0x555db7d426e0;  alias, 1 drivers
v0x555db77292d0_0 .net "cout", 0 0, L_0x555db7d42aa0;  alias, 1 drivers
S_0x555db6da9860 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db6db0df0;
 .timescale 0 0;
P_0x555db6ed8ce0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db6d9ca70 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6da9860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d432c0 .functor OR 1, L_0x555db7d42fc0, L_0x555db7d43230, C4<0>, C4<0>;
v0x555db773a9a0_0 .net "S", 0 0, L_0x555db7d43050;  1 drivers
v0x555db773b340_0 .net "a", 0 0, L_0x555db7d43350;  1 drivers
v0x555db773bc60_0 .net "b", 0 0, L_0x555db7d43480;  1 drivers
v0x555db7720100_0 .net "cin", 0 0, L_0x555db7d435b0;  1 drivers
v0x555db7720a20_0 .net "cout", 0 0, L_0x555db7d432c0;  1 drivers
v0x555db7721780_0 .net "cout1", 0 0, L_0x555db7d42fc0;  1 drivers
v0x555db7721f50_0 .net "cout2", 0 0, L_0x555db7d43230;  1 drivers
v0x555db77228f0_0 .net "s1", 0 0, L_0x555db7d42f50;  1 drivers
S_0x555db6d9f1a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d9ca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d42f50 .functor XOR 1, L_0x555db7d43350, L_0x555db7d43480, C4<0>, C4<0>;
L_0x555db7d42fc0 .functor AND 1, L_0x555db7d43350, L_0x555db7d43480, C4<1>, C4<1>;
v0x555db7734610_0 .net "S", 0 0, L_0x555db7d42f50;  alias, 1 drivers
v0x555db7735370_0 .net "a", 0 0, L_0x555db7d43350;  alias, 1 drivers
v0x555db7735b40_0 .net "b", 0 0, L_0x555db7d43480;  alias, 1 drivers
v0x555db77364e0_0 .net "cout", 0 0, L_0x555db7d42fc0;  alias, 1 drivers
S_0x555db6d6a760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d9ca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d43050 .functor XOR 1, L_0x555db7d435b0, L_0x555db7d42f50, C4<0>, C4<0>;
L_0x555db7d43230 .functor AND 1, L_0x555db7d435b0, L_0x555db7d42f50, C4<1>, C4<1>;
v0x555db7736e00_0 .net "S", 0 0, L_0x555db7d43050;  alias, 1 drivers
v0x555db7738270_0 .net "a", 0 0, L_0x555db7d435b0;  alias, 1 drivers
v0x555db7738c10_0 .net "b", 0 0, L_0x555db7d42f50;  alias, 1 drivers
v0x555db7739530_0 .net "cout", 0 0, L_0x555db7d43230;  alias, 1 drivers
S_0x555db6d6ce90 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6db0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6ec14e0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d43cb0 .functor NOT 2, L_0x555db7d43720, C4<00>, C4<00>, C4<00>;
v0x555db776b440_0 .net "cout", 0 0, L_0x555db7d44ef0;  1 drivers
v0x555db776c8b0_0 .net "i", 1 0, L_0x555db7d43720;  alias, 1 drivers
v0x555db776d250_0 .net "o", 1 0, L_0x555db7d44da0;  alias, 1 drivers
v0x555db776db70_0 .net "temp2", 1 0, L_0x555db7d43cb0;  1 drivers
S_0x555db6d6f5c0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6d6ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6eaf0a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55b9e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d44e40 .functor BUFZ 1, L_0x7f49c55b9e78, C4<0>, C4<0>, C4<0>;
L_0x555db7d44ef0 .functor BUFZ 1, L_0x555db7d449b0, C4<0>, C4<0>, C4<0>;
v0x555db77665e0_0 .net "S", 1 0, L_0x555db7d44da0;  alias, 1 drivers
v0x555db7767a50_0 .net "a", 1 0, L_0x555db7d43cb0;  alias, 1 drivers
L_0x7f49c55b9e30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db77683f0_0 .net "b", 1 0, L_0x7f49c55b9e30;  1 drivers
v0x555db7768d10 .array "carry", 0 2;
v0x555db7768d10_0 .net v0x555db7768d10 0, 0 0, L_0x555db7d44e40; 1 drivers
v0x555db7768d10_1 .net v0x555db7768d10 1, 0 0, L_0x555db7d442b0; 1 drivers
v0x555db7768d10_2 .net v0x555db7768d10 2, 0 0, L_0x555db7d449b0; 1 drivers
v0x555db776a180_0 .net "cin", 0 0, L_0x7f49c55b9e78;  1 drivers
v0x555db776ab20_0 .net "cout", 0 0, L_0x555db7d44ef0;  alias, 1 drivers
L_0x555db7d443f0 .part L_0x555db7d43cb0, 0, 1;
L_0x555db7d44540 .part L_0x7f49c55b9e30, 0, 1;
L_0x555db7d44ab0 .part L_0x555db7d43cb0, 1, 1;
L_0x555db7d44c70 .part L_0x7f49c55b9e30, 1, 1;
L_0x555db7d44da0 .concat8 [ 1 1 0 0], L_0x555db7d44000, L_0x555db7d44790;
S_0x555db6d71cf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6d6f5c0;
 .timescale 0 0;
P_0x555db6ea1f70 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6da7130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d71cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d442b0 .functor OR 1, L_0x555db7d43f20, L_0x555db7d44190, C4<0>, C4<0>;
v0x555db7742c70_0 .net "S", 0 0, L_0x555db7d44000;  1 drivers
v0x555db7743610_0 .net "a", 0 0, L_0x555db7d443f0;  1 drivers
v0x555db7743f30_0 .net "b", 0 0, L_0x555db7d44540;  1 drivers
v0x555db77453a0_0 .net "cin", 0 0, L_0x555db7d44e40;  alias, 1 drivers
v0x555db7745d40_0 .net "cout", 0 0, L_0x555db7d442b0;  alias, 1 drivers
v0x555db7746660_0 .net "cout1", 0 0, L_0x555db7d43f20;  1 drivers
v0x555db7725c40_0 .net "cout2", 0 0, L_0x555db7d44190;  1 drivers
v0x555db77576f0_0 .net "s1", 0 0, L_0x555db7d43e20;  1 drivers
S_0x555db6d9a340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6da7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d43e20 .functor XOR 1, L_0x555db7d443f0, L_0x555db7d44540, C4<0>, C4<0>;
L_0x555db7d43f20 .functor AND 1, L_0x555db7d443f0, L_0x555db7d44540, C4<1>, C4<1>;
v0x555db7723210_0 .net "S", 0 0, L_0x555db7d43e20;  alias, 1 drivers
v0x555db7725370_0 .net "a", 0 0, L_0x555db7d443f0;  alias, 1 drivers
v0x555db773e790_0 .net "b", 0 0, L_0x555db7d44540;  alias, 1 drivers
v0x555db773f010_0 .net "cout", 0 0, L_0x555db7d43f20;  alias, 1 drivers
S_0x555db6d842b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6da7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d44000 .functor XOR 1, L_0x555db7d44e40, L_0x555db7d43e20, C4<0>, C4<0>;
L_0x555db7d44190 .functor AND 1, L_0x555db7d44e40, L_0x555db7d43e20, C4<1>, C4<1>;
v0x555db773fd70_0 .net "S", 0 0, L_0x555db7d44000;  alias, 1 drivers
v0x555db7740540_0 .net "a", 0 0, L_0x555db7d44e40;  alias, 1 drivers
v0x555db7740ee0_0 .net "b", 0 0, L_0x555db7d43e20;  alias, 1 drivers
v0x555db7741800_0 .net "cout", 0 0, L_0x555db7d44190;  alias, 1 drivers
S_0x555db6d869e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6d6f5c0;
 .timescale 0 0;
P_0x555db6e84cf0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6d89110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d869e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d449b0 .functor OR 1, L_0x555db7d44700, L_0x555db7d44920, C4<0>, C4<0>;
v0x555db775e3a0_0 .net "S", 0 0, L_0x555db7d44790;  1 drivers
v0x555db775ed40_0 .net "a", 0 0, L_0x555db7d44ab0;  1 drivers
v0x555db775f660_0 .net "b", 0 0, L_0x555db7d44c70;  1 drivers
v0x555db77634d0_0 .net "cin", 0 0, L_0x555db7d442b0;  alias, 1 drivers
v0x555db7763df0_0 .net "cout", 0 0, L_0x555db7d449b0;  alias, 1 drivers
v0x555db7764b50_0 .net "cout1", 0 0, L_0x555db7d44700;  1 drivers
v0x555db7765320_0 .net "cout2", 0 0, L_0x555db7d44920;  1 drivers
v0x555db7765cc0_0 .net "s1", 0 0, L_0x555db7d44670;  1 drivers
S_0x555db6d8b840 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d89110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d44670 .functor XOR 1, L_0x555db7d44ab0, L_0x555db7d44c70, C4<0>, C4<0>;
L_0x555db7d44700 .functor AND 1, L_0x555db7d44ab0, L_0x555db7d44c70, C4<1>, C4<1>;
v0x555db7758010_0 .net "S", 0 0, L_0x555db7d44670;  alias, 1 drivers
v0x555db7758d70_0 .net "a", 0 0, L_0x555db7d44ab0;  alias, 1 drivers
v0x555db7759540_0 .net "b", 0 0, L_0x555db7d44c70;  alias, 1 drivers
v0x555db7759ee0_0 .net "cout", 0 0, L_0x555db7d44700;  alias, 1 drivers
S_0x555db6d92db0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d89110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d44790 .functor XOR 1, L_0x555db7d442b0, L_0x555db7d44670, C4<0>, C4<0>;
L_0x555db7d44920 .functor AND 1, L_0x555db7d442b0, L_0x555db7d44670, C4<1>, C4<1>;
v0x555db775a800_0 .net "S", 0 0, L_0x555db7d44790;  alias, 1 drivers
v0x555db775bc70_0 .net "a", 0 0, L_0x555db7d442b0;  alias, 1 drivers
v0x555db775c610_0 .net "b", 0 0, L_0x555db7d44670;  alias, 1 drivers
v0x555db775cf30_0 .net "cout", 0 0, L_0x555db7d44920;  alias, 1 drivers
S_0x555db6d954e0 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7d49a80 .functor XOR 1, L_0x555db7d463e0, L_0x555db7d478e0, C4<0>, C4<0>;
v0x555db78db8d0_0 .net "X", 1 0, L_0x555db7d423c0;  alias, 1 drivers
v0x555db78dd6e0_0 .net "Y", 1 0, L_0x555db7d44f80;  alias, 1 drivers
v0x555db78de000_0 .net "Z", 3 0, L_0x555db7d4fe90;  alias, 1 drivers
v0x555db78dfe10_0 .net *"_ivl_20", 0 0, L_0x555db7d49a80;  1 drivers
L_0x7f49c55ba268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db78e0730_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55ba268;  1 drivers
L_0x7f49c55ba2b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db78e2540_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55ba2b0;  1 drivers
L_0x7f49c55ba2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db78e2e60_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55ba2f8;  1 drivers
L_0x7f49c55ba340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db78e4c70_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55ba340;  1 drivers
v0x555db78e5590_0 .net "a", 0 0, L_0x555db7d45d30;  1 drivers
v0x555db78e73a0_0 .net "a_abs", 0 0, L_0x555db7d46d00;  1 drivers
v0x555db78e7cc0_0 .net "b", 0 0, L_0x555db7d47230;  1 drivers
v0x555db78e9ad0_0 .net "b_abs", 0 0, L_0x555db7d48200;  1 drivers
v0x555db78ea3f0_0 .net "c1", 0 0, L_0x555db7d4ae10;  1 drivers
v0x555db78ec200_0 .net "c2", 0 0, L_0x555db7d4c060;  1 drivers
v0x555db78ecb20_0 .net "c3", 0 0, L_0x555db7d4e350;  1 drivers
v0x555db78ee930_0 .net "c4", 0 0, L_0x555db7d50030;  1 drivers
v0x555db78ef250_0 .net "neg_a", 0 0, L_0x555db7d463e0;  1 drivers
v0x555db78f1980_0 .net "neg_b", 0 0, L_0x555db7d478e0;  1 drivers
v0x555db78f3790_0 .net "temp", 3 0, L_0x555db7d4e220;  1 drivers
v0x555db78f40b0_0 .net "term1", 3 0, L_0x555db7d4c0f0;  1 drivers
v0x555db78f5ec0_0 .net "term2", 3 0, L_0x555db7d4c1b0;  1 drivers
v0x555db78f67e0_0 .net "term3", 3 0, L_0x555db7d4c2f0;  1 drivers
v0x555db78f85f0_0 .net "z0", 1 0, L_0x555db7d457d0;  1 drivers
v0x555db78f8f10_0 .net "z1", 1 0, L_0x555db7d4be80;  1 drivers
v0x555db78fad20_0 .net "z1_1", 1 0, L_0x555db7d49b10;  1 drivers
v0x555db78fb640_0 .net "z1_2", 1 0, L_0x555db7d4ace0;  1 drivers
v0x555db7830030_0 .net "z1_3", 1 0, L_0x555db7d486a0;  1 drivers
v0x555db7830810_0 .net "z1_4", 1 0, L_0x555db7d498c0;  1 drivers
v0x555db7831570_0 .net "z2", 1 0, L_0x555db7d45380;  1 drivers
L_0x555db7d45470 .part L_0x555db7d423c0, 1, 1;
L_0x555db7d45610 .part L_0x555db7d44f80, 1, 1;
L_0x555db7d458c0 .part L_0x555db7d423c0, 0, 1;
L_0x555db7d459b0 .part L_0x555db7d44f80, 0, 1;
L_0x555db7d46da0 .part L_0x555db7d423c0, 0, 1;
L_0x555db7d46e40 .part L_0x555db7d423c0, 1, 1;
L_0x555db7d482a0 .part L_0x555db7d44f80, 1, 1;
L_0x555db7d48340 .part L_0x555db7d44f80, 0, 1;
L_0x555db7d49b10 .functor MUXZ 2, L_0x555db7d486a0, L_0x555db7d498c0, L_0x555db7d49a80, C4<>;
L_0x555db7d4c0f0 .concat [ 2 2 0 0], L_0x555db7d457d0, L_0x7f49c55ba268;
L_0x555db7d4c1b0 .concat [ 1 2 1 0], L_0x7f49c55ba2f8, L_0x555db7d4be80, L_0x7f49c55ba2b0;
L_0x555db7d4c2f0 .concat [ 2 2 0 0], L_0x7f49c55ba340, L_0x555db7d45380;
S_0x555db6d97c10 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6e58bc0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d460c0 .functor NOT 1, L_0x555db7d46e40, C4<0>, C4<0>, C4<0>;
L_0x7f49c55ba028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d46280 .functor BUFZ 1, L_0x7f49c55ba028, C4<0>, C4<0>, C4<0>;
L_0x555db7d463e0 .functor NOT 1, L_0x555db7d46340, C4<0>, C4<0>, C4<0>;
v0x555db77909f0_0 .net "D", 0 0, L_0x555db7d45d30;  alias, 1 drivers
v0x555db7791e60_0 .net *"_ivl_9", 0 0, L_0x555db7d46280;  1 drivers
v0x555db7792800_0 .net "a", 0 0, L_0x555db7d46da0;  1 drivers
v0x555db7793120_0 .net "abs_D", 0 0, L_0x555db7d46d00;  alias, 1 drivers
v0x555db7794590_0 .net "b", 0 0, L_0x555db7d46e40;  1 drivers
v0x555db7794f30_0 .net "b_comp", 0 0, L_0x555db7d460c0;  1 drivers
v0x555db7795850_0 .net "carry", 1 0, L_0x555db7d46170;  1 drivers
v0x555db7796cc0_0 .net "cin", 0 0, L_0x7f49c55ba028;  1 drivers
v0x555db7797660_0 .net "is_pos", 0 0, L_0x555db7d46340;  1 drivers
v0x555db7797f80_0 .net "negative", 0 0, L_0x555db7d463e0;  alias, 1 drivers
v0x555db77b2a40_0 .net "twos", 0 0, L_0x555db7d46830;  1 drivers
L_0x555db7d45f90 .part L_0x555db7d46170, 0, 1;
L_0x555db7d46170 .concat8 [ 1 1 0 0], L_0x555db7d46280, L_0x555db7d45f00;
L_0x555db7d46340 .part L_0x555db7d46170, 1, 1;
L_0x555db7d46d00 .functor MUXZ 1, L_0x555db7d46830, L_0x555db7d45d30, L_0x555db7d46340, C4<>;
S_0x555db6d7d330 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6d97c10;
 .timescale 0 0;
P_0x555db6e33970 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6d59930 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6d7d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d45f00 .functor OR 1, L_0x555db7d45b30, L_0x555db7d45e70, C4<0>, C4<0>;
v0x555db77814d0_0 .net "S", 0 0, L_0x555db7d45d30;  alias, 1 drivers
v0x555db7782940_0 .net "a", 0 0, L_0x555db7d46da0;  alias, 1 drivers
v0x555db77832e0_0 .net "b", 0 0, L_0x555db7d460c0;  alias, 1 drivers
v0x555db7783c00_0 .net "cin", 0 0, L_0x555db7d45f90;  1 drivers
v0x555db7749980_0 .net "cout", 0 0, L_0x555db7d45f00;  1 drivers
v0x555db774a2a0_0 .net "cout1", 0 0, L_0x555db7d45b30;  1 drivers
v0x555db774b000_0 .net "cout2", 0 0, L_0x555db7d45e70;  1 drivers
v0x555db774b7d0_0 .net "s1", 0 0, L_0x555db7d45aa0;  1 drivers
S_0x555db6d40ee0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d59930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d45aa0 .functor XOR 1, L_0x555db7d46da0, L_0x555db7d460c0, C4<0>, C4<0>;
L_0x555db7d45b30 .functor AND 1, L_0x555db7d46da0, L_0x555db7d460c0, C4<1>, C4<1>;
v0x555db777b3b0_0 .net "S", 0 0, L_0x555db7d45aa0;  alias, 1 drivers
v0x555db777bd50_0 .net "a", 0 0, L_0x555db7d46da0;  alias, 1 drivers
v0x555db777c670_0 .net "b", 0 0, L_0x555db7d460c0;  alias, 1 drivers
v0x555db777dae0_0 .net "cout", 0 0, L_0x555db7d45b30;  alias, 1 drivers
S_0x555db6d5f4d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d59930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d45d30 .functor XOR 1, L_0x555db7d45f90, L_0x555db7d45aa0, C4<0>, C4<0>;
L_0x555db7d45e70 .functor AND 1, L_0x555db7d45f90, L_0x555db7d45aa0, C4<1>, C4<1>;
v0x555db777e480_0 .net "S", 0 0, L_0x555db7d45d30;  alias, 1 drivers
v0x555db777eda0_0 .net "a", 0 0, L_0x555db7d45f90;  alias, 1 drivers
v0x555db7780210_0 .net "b", 0 0, L_0x555db7d45aa0;  alias, 1 drivers
v0x555db7780bb0_0 .net "cout", 0 0, L_0x555db7d45e70;  alias, 1 drivers
S_0x555db6d61c00 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6d97c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6e3a350 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d464f0 .functor NOT 1, L_0x555db7d45d30, C4<0>, C4<0>, C4<0>;
v0x555db778d9a0_0 .net "cout", 0 0, L_0x555db7d46bd0;  1 drivers
v0x555db778e2c0_0 .net "i", 0 0, L_0x555db7d45d30;  alias, 1 drivers
v0x555db778f730_0 .net "o", 0 0, L_0x555db7d46830;  alias, 1 drivers
v0x555db77900d0_0 .net "temp2", 0 0, L_0x555db7d464f0;  1 drivers
S_0x555db6d64330 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6d61c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e271c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55b9fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d46b40 .functor BUFZ 1, L_0x7f49c55b9fe0, C4<0>, C4<0>, C4<0>;
L_0x555db7d46bd0 .functor BUFZ 1, L_0x555db7d46a90, C4<0>, C4<0>, C4<0>;
v0x555db7788b40_0 .net "S", 0 0, L_0x555db7d46830;  alias, 1 drivers
v0x555db7789460_0 .net "a", 0 0, L_0x555db7d464f0;  alias, 1 drivers
L_0x7f49c55b9f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db778a8d0_0 .net "b", 0 0, L_0x7f49c55b9f98;  1 drivers
v0x555db778b270 .array "carry", 0 1;
v0x555db778b270_0 .net v0x555db778b270 0, 0 0, L_0x555db7d46b40; 1 drivers
v0x555db778b270_1 .net v0x555db778b270 1, 0 0, L_0x555db7d46a90; 1 drivers
v0x555db778bb90_0 .net "cin", 0 0, L_0x7f49c55b9fe0;  1 drivers
v0x555db778d000_0 .net "cout", 0 0, L_0x555db7d46bd0;  alias, 1 drivers
S_0x555db6d784d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6d64330;
 .timescale 0 0;
P_0x555db6e1d120 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d7ac00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d784d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d46a90 .functor OR 1, L_0x555db7d466c0, L_0x555db7d46970, C4<0>, C4<0>;
v0x555db7752d60_0 .net "S", 0 0, L_0x555db7d46830;  alias, 1 drivers
v0x555db7753700_0 .net "a", 0 0, L_0x555db7d464f0;  alias, 1 drivers
v0x555db7754020_0 .net "b", 0 0, L_0x7f49c55b9f98;  alias, 1 drivers
v0x555db77560f0_0 .net "cin", 0 0, L_0x555db7d46b40;  alias, 1 drivers
v0x555db77865d0_0 .net "cout", 0 0, L_0x555db7d46a90;  alias, 1 drivers
v0x555db7786db0_0 .net "cout1", 0 0, L_0x555db7d466c0;  1 drivers
v0x555db77879d0_0 .net "cout2", 0 0, L_0x555db7d46970;  1 drivers
v0x555db77881a0_0 .net "s1", 0 0, L_0x555db7d46610;  1 drivers
S_0x555db6d57200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d7ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d46610 .functor XOR 1, L_0x555db7d464f0, L_0x7f49c55b9f98, C4<0>, C4<0>;
L_0x555db7d466c0 .functor AND 1, L_0x555db7d464f0, L_0x7f49c55b9f98, C4<1>, C4<1>;
v0x555db774c170_0 .net "S", 0 0, L_0x555db7d46610;  alias, 1 drivers
v0x555db774ca90_0 .net "a", 0 0, L_0x555db7d464f0;  alias, 1 drivers
v0x555db774df00_0 .net "b", 0 0, L_0x7f49c55b9f98;  alias, 1 drivers
v0x555db774e8a0_0 .net "cout", 0 0, L_0x555db7d466c0;  alias, 1 drivers
S_0x555db6d0de50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d7ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d46830 .functor XOR 1, L_0x555db7d46b40, L_0x555db7d46610, C4<0>, C4<0>;
L_0x555db7d46970 .functor AND 1, L_0x555db7d46b40, L_0x555db7d46610, C4<1>, C4<1>;
v0x555db774f1c0_0 .net "S", 0 0, L_0x555db7d46830;  alias, 1 drivers
v0x555db7750630_0 .net "a", 0 0, L_0x555db7d46b40;  alias, 1 drivers
v0x555db7750fd0_0 .net "b", 0 0, L_0x555db7d46610;  alias, 1 drivers
v0x555db77518f0_0 .net "cout", 0 0, L_0x555db7d46970;  alias, 1 drivers
S_0x555db6d21550 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d452f0 .functor AND 1, L_0x555db7d45470, L_0x555db7d45610, C4<1>, C4<1>;
v0x555db77b32c0_0 .net "X", 0 0, L_0x555db7d45470;  1 drivers
v0x555db77b4020_0 .net "Y", 0 0, L_0x555db7d45610;  1 drivers
v0x555db77b47f0_0 .net "Z", 1 0, L_0x555db7d45380;  alias, 1 drivers
L_0x7f49c55b9f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db77b5190_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b9f08;  1 drivers
v0x555db77b5ab0_0 .net "z", 0 0, L_0x555db7d452f0;  1 drivers
L_0x555db7d45380 .concat [ 1 1 0 0], L_0x555db7d452f0, L_0x7f49c55b9f08;
S_0x555db6d27890 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d45740 .functor AND 1, L_0x555db7d458c0, L_0x555db7d459b0, C4<1>, C4<1>;
v0x555db77b6f20_0 .net "X", 0 0, L_0x555db7d458c0;  1 drivers
v0x555db77b78c0_0 .net "Y", 0 0, L_0x555db7d459b0;  1 drivers
v0x555db77b81e0_0 .net "Z", 1 0, L_0x555db7d457d0;  alias, 1 drivers
L_0x7f49c55b9f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db77b9650_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55b9f50;  1 drivers
v0x555db77b9ff0_0 .net "z", 0 0, L_0x555db7d45740;  1 drivers
L_0x555db7d457d0 .concat [ 1 1 0 0], L_0x555db7d45740, L_0x7f49c55b9f50;
S_0x555db6d1f380 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6e61090 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d475c0 .functor NOT 1, L_0x555db7d48340, C4<0>, C4<0>, C4<0>;
L_0x7f49c55ba100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d47780 .functor BUFZ 1, L_0x7f49c55ba100, C4<0>, C4<0>, C4<0>;
L_0x555db7d478e0 .functor NOT 1, L_0x555db7d47840, C4<0>, C4<0>, C4<0>;
v0x555db77e24a0_0 .net "D", 0 0, L_0x555db7d47230;  alias, 1 drivers
v0x555db77e2e40_0 .net *"_ivl_9", 0 0, L_0x555db7d47780;  1 drivers
v0x555db77e3760_0 .net "a", 0 0, L_0x555db7d482a0;  1 drivers
v0x555db77e4bd0_0 .net "abs_D", 0 0, L_0x555db7d48200;  alias, 1 drivers
v0x555db77e5570_0 .net "b", 0 0, L_0x555db7d48340;  1 drivers
v0x555db77e5e90_0 .net "b_comp", 0 0, L_0x555db7d475c0;  1 drivers
v0x555db77e7300_0 .net "carry", 1 0, L_0x555db7d47670;  1 drivers
v0x555db77e7ca0_0 .net "cin", 0 0, L_0x7f49c55ba100;  1 drivers
v0x555db77e85c0_0 .net "is_pos", 0 0, L_0x555db7d47840;  1 drivers
v0x555db77e9a30_0 .net "negative", 0 0, L_0x555db7d478e0;  alias, 1 drivers
v0x555db77ea3d0_0 .net "twos", 0 0, L_0x555db7d47d30;  1 drivers
L_0x555db7d47490 .part L_0x555db7d47670, 0, 1;
L_0x555db7d47670 .concat8 [ 1 1 0 0], L_0x555db7d47780, L_0x555db7d47400;
L_0x555db7d47840 .part L_0x555db7d47670, 1, 1;
L_0x555db7d48200 .functor MUXZ 1, L_0x555db7d47d30, L_0x555db7d47230, L_0x555db7d47840, C4<>;
S_0x555db6d478c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6d1f380;
 .timescale 0 0;
P_0x555db6e632b0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6d4d600 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6d478c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d47400 .functor OR 1, L_0x555db7d47030, L_0x555db7d47370, C4<0>, C4<0>;
v0x555db77c1ea0_0 .net "S", 0 0, L_0x555db7d47230;  alias, 1 drivers
v0x555db77c3310_0 .net "a", 0 0, L_0x555db7d482a0;  alias, 1 drivers
v0x555db77c3cb0_0 .net "b", 0 0, L_0x555db7d475c0;  alias, 1 drivers
v0x555db77c45d0_0 .net "cin", 0 0, L_0x555db7d47490;  1 drivers
v0x555db77c81a0_0 .net "cout", 0 0, L_0x555db7d47400;  1 drivers
v0x555db77c8a20_0 .net "cout1", 0 0, L_0x555db7d47030;  1 drivers
v0x555db77c9780_0 .net "cout2", 0 0, L_0x555db7d47370;  1 drivers
v0x555db77c9f50_0 .net "s1", 0 0, L_0x555db7d46f80;  1 drivers
S_0x555db6d54ad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d4d600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d46f80 .functor XOR 1, L_0x555db7d482a0, L_0x555db7d475c0, C4<0>, C4<0>;
L_0x555db7d47030 .functor AND 1, L_0x555db7d482a0, L_0x555db7d475c0, C4<1>, C4<1>;
v0x555db77bbd80_0 .net "S", 0 0, L_0x555db7d46f80;  alias, 1 drivers
v0x555db77bc720_0 .net "a", 0 0, L_0x555db7d482a0;  alias, 1 drivers
v0x555db77bd040_0 .net "b", 0 0, L_0x555db7d475c0;  alias, 1 drivers
v0x555db77be4b0_0 .net "cout", 0 0, L_0x555db7d47030;  alias, 1 drivers
S_0x555db6d0b720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d4d600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d47230 .functor XOR 1, L_0x555db7d47490, L_0x555db7d46f80, C4<0>, C4<0>;
L_0x555db7d47370 .functor AND 1, L_0x555db7d47490, L_0x555db7d46f80, C4<1>, C4<1>;
v0x555db77bee50_0 .net "S", 0 0, L_0x555db7d47230;  alias, 1 drivers
v0x555db77bf770_0 .net "a", 0 0, L_0x555db7d47490;  alias, 1 drivers
v0x555db77c0be0_0 .net "b", 0 0, L_0x555db7d46f80;  alias, 1 drivers
v0x555db77c1580_0 .net "cout", 0 0, L_0x555db7d47370;  alias, 1 drivers
S_0x555db6cf13e0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6d1f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6de2ef0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d479f0 .functor NOT 1, L_0x555db7d47230, C4<0>, C4<0>, C4<0>;
v0x555db77dc460_0 .net "cout", 0 0, L_0x555db7d480d0;  1 drivers
v0x555db77e05c0_0 .net "i", 0 0, L_0x555db7d47230;  alias, 1 drivers
v0x555db77e0ee0_0 .net "o", 0 0, L_0x555db7d47d30;  alias, 1 drivers
v0x555db77e1c40_0 .net "temp2", 0 0, L_0x555db7d479f0;  1 drivers
S_0x555db6cf7120 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6cf13e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6dce960 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55ba0b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d48040 .functor BUFZ 1, L_0x7f49c55ba0b8, C4<0>, C4<0>, C4<0>;
L_0x555db7d480d0 .functor BUFZ 1, L_0x555db7d47f90, C4<0>, C4<0>, C4<0>;
v0x555db77d7600_0 .net "S", 0 0, L_0x555db7d47d30;  alias, 1 drivers
v0x555db77d8a70_0 .net "a", 0 0, L_0x555db7d479f0;  alias, 1 drivers
L_0x7f49c55ba070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db77d9410_0 .net "b", 0 0, L_0x7f49c55ba070;  1 drivers
v0x555db77d9d30 .array "carry", 0 1;
v0x555db77d9d30_0 .net v0x555db77d9d30 0, 0 0, L_0x555db7d48040; 1 drivers
v0x555db77d9d30_1 .net v0x555db77d9d30 1, 0 0, L_0x555db7d47f90; 1 drivers
v0x555db77db1a0_0 .net "cin", 0 0, L_0x7f49c55ba0b8;  1 drivers
v0x555db77dbb40_0 .net "cout", 0 0, L_0x555db7d480d0;  alias, 1 drivers
S_0x555db6cfe5f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6cf7120;
 .timescale 0 0;
P_0x555db6db0fb0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d00d20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cfe5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d47f90 .functor OR 1, L_0x555db7d47bc0, L_0x555db7d47e70, C4<0>, C4<0>;
v0x555db77d14e0_0 .net "S", 0 0, L_0x555db7d47d30;  alias, 1 drivers
v0x555db77d1e80_0 .net "a", 0 0, L_0x555db7d479f0;  alias, 1 drivers
v0x555db77d27a0_0 .net "b", 0 0, L_0x7f49c55ba070;  alias, 1 drivers
v0x555db77d3c10_0 .net "cin", 0 0, L_0x555db7d48040;  alias, 1 drivers
v0x555db77d45b0_0 .net "cout", 0 0, L_0x555db7d47f90;  alias, 1 drivers
v0x555db77d4ed0_0 .net "cout1", 0 0, L_0x555db7d47bc0;  1 drivers
v0x555db77d6340_0 .net "cout2", 0 0, L_0x555db7d47e70;  1 drivers
v0x555db77d6ce0_0 .net "s1", 0 0, L_0x555db7d47b10;  1 drivers
S_0x555db6d03450 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d00d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d47b10 .functor XOR 1, L_0x555db7d479f0, L_0x7f49c55ba070, C4<0>, C4<0>;
L_0x555db7d47bc0 .functor AND 1, L_0x555db7d479f0, L_0x7f49c55ba070, C4<1>, C4<1>;
v0x555db77ca8f0_0 .net "S", 0 0, L_0x555db7d47b10;  alias, 1 drivers
v0x555db77cb210_0 .net "a", 0 0, L_0x555db7d479f0;  alias, 1 drivers
v0x555db77cc680_0 .net "b", 0 0, L_0x7f49c55ba070;  alias, 1 drivers
v0x555db77cd020_0 .net "cout", 0 0, L_0x555db7d47bc0;  alias, 1 drivers
S_0x555db6ceaa00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d00d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d47d30 .functor XOR 1, L_0x555db7d48040, L_0x555db7d47b10, C4<0>, C4<0>;
L_0x555db7d47e70 .functor AND 1, L_0x555db7d48040, L_0x555db7d47b10, C4<1>, C4<1>;
v0x555db77cd940_0 .net "S", 0 0, L_0x555db7d47d30;  alias, 1 drivers
v0x555db77cedb0_0 .net "a", 0 0, L_0x555db7d48040;  alias, 1 drivers
v0x555db77cf750_0 .net "b", 0 0, L_0x555db7d47b10;  alias, 1 drivers
v0x555db77d0070_0 .net "cout", 0 0, L_0x555db7d47e70;  alias, 1 drivers
S_0x555db6d08ff0 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d484d0 .functor AND 1, L_0x555db7d46d00, L_0x555db7d48200, C4<1>, C4<1>;
v0x555db77eacf0_0 .net "X", 0 0, L_0x555db7d46d00;  alias, 1 drivers
v0x555db77ec160_0 .net "Y", 0 0, L_0x555db7d48200;  alias, 1 drivers
v0x555db77ecb00_0 .net "Z", 1 0, L_0x555db7d486a0;  alias, 1 drivers
L_0x7f49c55ba148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db77ed420_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55ba148;  1 drivers
v0x555db77ee890_0 .net "z", 0 0, L_0x555db7d484d0;  1 drivers
L_0x555db7d486a0 .concat [ 1 1 0 0], L_0x555db7d484d0, L_0x7f49c55ba148;
S_0x555db6cd23b0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d9a500 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55ba220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d4ad80 .functor BUFZ 1, L_0x7f49c55ba220, C4<0>, C4<0>, C4<0>;
L_0x555db7d4ae10 .functor BUFZ 1, L_0x555db7d4a9d0, C4<0>, C4<0>, C4<0>;
v0x555db779d0f0_0 .net "S", 1 0, L_0x555db7d4ace0;  alias, 1 drivers
v0x555db779da90_0 .net "a", 1 0, L_0x555db7d457d0;  alias, 1 drivers
v0x555db779e3b0_0 .net "b", 1 0, L_0x555db7d45380;  alias, 1 drivers
v0x555db779f820 .array "carry", 0 2;
v0x555db779f820_0 .net v0x555db779f820 0, 0 0, L_0x555db7d4ad80; 1 drivers
v0x555db779f820_1 .net v0x555db779f820 1, 0 0, L_0x555db7d4a1e0; 1 drivers
v0x555db779f820_2 .net v0x555db779f820 2, 0 0, L_0x555db7d4a9d0; 1 drivers
v0x555db77a01c0_0 .net "cin", 0 0, L_0x7f49c55ba220;  1 drivers
v0x555db77a0ae0_0 .net "cout", 0 0, L_0x555db7d4ae10;  alias, 1 drivers
L_0x555db7d4a320 .part L_0x555db7d457d0, 0, 1;
L_0x555db7d4a500 .part L_0x555db7d45380, 0, 1;
L_0x555db7d4aa80 .part L_0x555db7d457d0, 1, 1;
L_0x555db7d4abb0 .part L_0x555db7d45380, 1, 1;
L_0x555db7d4ace0 .concat8 [ 1 1 0 0], L_0x555db7d49f30, L_0x555db7d4a800;
S_0x555db6cbb680 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6cd23b0;
 .timescale 0 0;
P_0x555db6d84470 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6cc2b50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cbb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4a1e0 .functor OR 1, L_0x555db7d49e50, L_0x555db7d4a0c0, C4<0>, C4<0>;
v0x555db77f5e20_0 .net "S", 0 0, L_0x555db7d49f30;  1 drivers
v0x555db77f67c0_0 .net "a", 0 0, L_0x555db7d4a320;  1 drivers
v0x555db77f70e0_0 .net "b", 0 0, L_0x555db7d4a500;  1 drivers
v0x555db77f8550_0 .net "cin", 0 0, L_0x555db7d4ad80;  alias, 1 drivers
v0x555db77f8ef0_0 .net "cout", 0 0, L_0x555db7d4a1e0;  alias, 1 drivers
v0x555db77f9810_0 .net "cout1", 0 0, L_0x555db7d49e50;  1 drivers
v0x555db77fac80_0 .net "cout2", 0 0, L_0x555db7d4a0c0;  1 drivers
v0x555db77fb620_0 .net "s1", 0 0, L_0x555db7d49d00;  1 drivers
S_0x555db6cc5280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cc2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d49d00 .functor XOR 1, L_0x555db7d4a320, L_0x555db7d4a500, C4<0>, C4<0>;
L_0x555db7d49e50 .functor AND 1, L_0x555db7d4a320, L_0x555db7d4a500, C4<1>, C4<1>;
v0x555db77ef230_0 .net "S", 0 0, L_0x555db7d49d00;  alias, 1 drivers
v0x555db77efb50_0 .net "a", 0 0, L_0x555db7d4a320;  alias, 1 drivers
v0x555db77f0fc0_0 .net "b", 0 0, L_0x555db7d4a500;  alias, 1 drivers
v0x555db77f1960_0 .net "cout", 0 0, L_0x555db7d49e50;  alias, 1 drivers
S_0x555db6cc79b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cc2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d49f30 .functor XOR 1, L_0x555db7d4ad80, L_0x555db7d49d00, C4<0>, C4<0>;
L_0x555db7d4a0c0 .functor AND 1, L_0x555db7d4ad80, L_0x555db7d49d00, C4<1>, C4<1>;
v0x555db77f2280_0 .net "S", 0 0, L_0x555db7d49f30;  alias, 1 drivers
v0x555db77f36f0_0 .net "a", 0 0, L_0x555db7d4ad80;  alias, 1 drivers
v0x555db77f4090_0 .net "b", 0 0, L_0x555db7d49d00;  alias, 1 drivers
v0x555db77f49b0_0 .net "cout", 0 0, L_0x555db7d4a0c0;  alias, 1 drivers
S_0x555db6caef60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6cd23b0;
 .timescale 0 0;
P_0x555db6d7adc0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6ccd550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6caef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4a9d0 .functor OR 1, L_0x555db7d4a770, L_0x555db7d4a940, C4<0>, C4<0>;
v0x555db7802bb0_0 .net "S", 0 0, L_0x555db7d4a800;  1 drivers
v0x555db78034d0_0 .net "a", 0 0, L_0x555db7d4aa80;  1 drivers
v0x555db7804940_0 .net "b", 0 0, L_0x555db7d4abb0;  1 drivers
v0x555db78052e0_0 .net "cin", 0 0, L_0x555db7d4a1e0;  alias, 1 drivers
v0x555db7805c00_0 .net "cout", 0 0, L_0x555db7d4a9d0;  alias, 1 drivers
v0x555db779b3e0_0 .net "cout1", 0 0, L_0x555db7d4a770;  1 drivers
v0x555db779bbc0_0 .net "cout2", 0 0, L_0x555db7d4a940;  1 drivers
v0x555db779c920_0 .net "s1", 0 0, L_0x555db7d4a6c0;  1 drivers
S_0x555db6ccfc80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ccd550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4a6c0 .functor XOR 1, L_0x555db7d4aa80, L_0x555db7d4abb0, C4<0>, C4<0>;
L_0x555db7d4a770 .functor AND 1, L_0x555db7d4aa80, L_0x555db7d4abb0, C4<1>, C4<1>;
v0x555db77fbf40_0 .net "S", 0 0, L_0x555db7d4a6c0;  alias, 1 drivers
v0x555db77fd3b0_0 .net "a", 0 0, L_0x555db7d4aa80;  alias, 1 drivers
v0x555db77fdd50_0 .net "b", 0 0, L_0x555db7d4abb0;  alias, 1 drivers
v0x555db77fe670_0 .net "cout", 0 0, L_0x555db7d4a770;  alias, 1 drivers
S_0x555db6cb5940 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ccd550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4a800 .functor XOR 1, L_0x555db7d4a1e0, L_0x555db7d4a6c0, C4<0>, C4<0>;
L_0x555db7d4a940 .functor AND 1, L_0x555db7d4a1e0, L_0x555db7d4a6c0, C4<1>, C4<1>;
v0x555db77ffae0_0 .net "S", 0 0, L_0x555db7d4a800;  alias, 1 drivers
v0x555db7800480_0 .net "a", 0 0, L_0x555db7d4a1e0;  alias, 1 drivers
v0x555db7800da0_0 .net "b", 0 0, L_0x555db7d4a6c0;  alias, 1 drivers
v0x555db7802210_0 .net "cout", 0 0, L_0x555db7d4a940;  alias, 1 drivers
S_0x555db6c91a50 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d3cb70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7d4bf20 .functor BUFZ 1, L_0x555db7d4ae10, C4<0>, C4<0>, C4<0>;
L_0x555db7d4c060 .functor BUFZ 1, L_0x555db7d4ba90, C4<0>, C4<0>, C4<0>;
v0x555db7811a80_0 .net "S", 1 0, L_0x555db7d4be80;  alias, 1 drivers
v0x555db78123a0_0 .net "a", 1 0, L_0x555db7d4ace0;  alias, 1 drivers
v0x555db7813810_0 .net "b", 1 0, L_0x555db7d49b10;  alias, 1 drivers
v0x555db78141b0 .array "carry", 0 2;
v0x555db78141b0_0 .net v0x555db78141b0 0, 0 0, L_0x555db7d4bf20; 1 drivers
v0x555db78141b0_1 .net v0x555db78141b0 1, 0 0, L_0x555db7d4b330; 1 drivers
v0x555db78141b0_2 .net v0x555db78141b0 2, 0 0, L_0x555db7d4ba90; 1 drivers
v0x555db7814ad0_0 .net "cin", 0 0, L_0x555db7d4ae10;  alias, 1 drivers
v0x555db7815f40_0 .net "cout", 0 0, L_0x555db7d4c060;  alias, 1 drivers
L_0x555db7d4b470 .part L_0x555db7d4ace0, 0, 1;
L_0x555db7d4b650 .part L_0x555db7d49b10, 0, 1;
L_0x555db7d4bb90 .part L_0x555db7d4ace0, 1, 1;
L_0x555db7d4bcc0 .part L_0x555db7d49b10, 1, 1;
L_0x555db7d4be80 .concat8 [ 1 1 0 0], L_0x555db7d4b080, L_0x555db7d4b8c0;
S_0x555db6c94180 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c91a50;
 .timescale 0 0;
P_0x555db6d573c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6be5590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c94180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4b330 .functor OR 1, L_0x555db7d4afa0, L_0x555db7d4b210, C4<0>, C4<0>;
v0x555db77a8070_0 .net "S", 0 0, L_0x555db7d4b080;  1 drivers
v0x555db77a94e0_0 .net "a", 0 0, L_0x555db7d4b470;  1 drivers
v0x555db77a9e80_0 .net "b", 0 0, L_0x555db7d4b650;  1 drivers
v0x555db77aa7a0_0 .net "cin", 0 0, L_0x555db7d4bf20;  alias, 1 drivers
v0x555db77abc10_0 .net "cout", 0 0, L_0x555db7d4b330;  alias, 1 drivers
v0x555db77ac5b0_0 .net "cout1", 0 0, L_0x555db7d4afa0;  1 drivers
v0x555db77aced0_0 .net "cout2", 0 0, L_0x555db7d4b210;  1 drivers
v0x555db77ae340_0 .net "s1", 0 0, L_0x555db7d4aea0;  1 drivers
S_0x555db6bf05e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6be5590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4aea0 .functor XOR 1, L_0x555db7d4b470, L_0x555db7d4b650, C4<0>, C4<0>;
L_0x555db7d4afa0 .functor AND 1, L_0x555db7d4b470, L_0x555db7d4b650, C4<1>, C4<1>;
v0x555db77a1f50_0 .net "S", 0 0, L_0x555db7d4aea0;  alias, 1 drivers
v0x555db77a28f0_0 .net "a", 0 0, L_0x555db7d4b470;  alias, 1 drivers
v0x555db77a3210_0 .net "b", 0 0, L_0x555db7d4b650;  alias, 1 drivers
v0x555db77a4680_0 .net "cout", 0 0, L_0x555db7d4afa0;  alias, 1 drivers
S_0x555db6d14000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6be5590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4b080 .functor XOR 1, L_0x555db7d4bf20, L_0x555db7d4aea0, C4<0>, C4<0>;
L_0x555db7d4b210 .functor AND 1, L_0x555db7d4bf20, L_0x555db7d4aea0, C4<1>, C4<1>;
v0x555db77a5020_0 .net "S", 0 0, L_0x555db7d4b080;  alias, 1 drivers
v0x555db77a5940_0 .net "a", 0 0, L_0x555db7d4bf20;  alias, 1 drivers
v0x555db77a6db0_0 .net "b", 0 0, L_0x555db7d4aea0;  alias, 1 drivers
v0x555db77a7750_0 .net "cout", 0 0, L_0x555db7d4b210;  alias, 1 drivers
S_0x555db6d1a340 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6c91a50;
 .timescale 0 0;
P_0x555db6d303c0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6d11e30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d1a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4ba90 .functor OR 1, L_0x555db7d4b830, L_0x555db7d4ba00, C4<0>, C4<0>;
v0x555db780ae10_0 .net "S", 0 0, L_0x555db7d4b8c0;  1 drivers
v0x555db780c280_0 .net "a", 0 0, L_0x555db7d4bb90;  1 drivers
v0x555db780cc20_0 .net "b", 0 0, L_0x555db7d4bcc0;  1 drivers
v0x555db780d540_0 .net "cin", 0 0, L_0x555db7d4b330;  alias, 1 drivers
v0x555db780e9b0_0 .net "cout", 0 0, L_0x555db7d4ba90;  alias, 1 drivers
v0x555db780f350_0 .net "cout1", 0 0, L_0x555db7d4b830;  1 drivers
v0x555db780fc70_0 .net "cout2", 0 0, L_0x555db7d4ba00;  1 drivers
v0x555db78110e0_0 .net "s1", 0 0, L_0x555db7d4b780;  1 drivers
S_0x555db6c8f320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d11e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4b780 .functor XOR 1, L_0x555db7d4bb90, L_0x555db7d4bcc0, C4<0>, C4<0>;
L_0x555db7d4b830 .functor AND 1, L_0x555db7d4bb90, L_0x555db7d4bcc0, C4<1>, C4<1>;
v0x555db77aece0_0 .net "S", 0 0, L_0x555db7d4b780;  alias, 1 drivers
v0x555db77af600_0 .net "a", 0 0, L_0x555db7d4bb90;  alias, 1 drivers
v0x555db77b1580_0 .net "b", 0 0, L_0x555db7d4bcc0;  alias, 1 drivers
v0x555db7807fe0_0 .net "cout", 0 0, L_0x555db7d4b830;  alias, 1 drivers
S_0x555db6c4b3c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d11e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4b8c0 .functor XOR 1, L_0x555db7d4b330, L_0x555db7d4b780, C4<0>, C4<0>;
L_0x555db7d4ba00 .functor AND 1, L_0x555db7d4b330, L_0x555db7d4b780, C4<1>, C4<1>;
v0x555db78086d0_0 .net "S", 0 0, L_0x555db7d4b8c0;  alias, 1 drivers
v0x555db78092f0_0 .net "a", 0 0, L_0x555db7d4b330;  alias, 1 drivers
v0x555db7809b50_0 .net "b", 0 0, L_0x555db7d4b780;  alias, 1 drivers
v0x555db780a4f0_0 .net "cout", 0 0, L_0x555db7d4ba00;  alias, 1 drivers
S_0x555db6c4daf0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d0e010 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55ba388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d4e2c0 .functor BUFZ 1, L_0x7f49c55ba388, C4<0>, C4<0>, C4<0>;
L_0x555db7d4e350 .functor BUFZ 1, L_0x555db7d4de70, C4<0>, C4<0>, C4<0>;
v0x555db78762c0_0 .net "S", 3 0, L_0x555db7d4e220;  alias, 1 drivers
v0x555db7877730_0 .net "a", 3 0, L_0x555db7d4c0f0;  alias, 1 drivers
v0x555db78780d0_0 .net "b", 3 0, L_0x555db7d4c1b0;  alias, 1 drivers
v0x555db78789f0 .array "carry", 0 4;
v0x555db78789f0_0 .net v0x555db78789f0 0, 0 0, L_0x555db7d4e2c0; 1 drivers
v0x555db78789f0_1 .net v0x555db78789f0 1, 0 0, L_0x555db7d4c940; 1 drivers
v0x555db78789f0_2 .net v0x555db78789f0 2, 0 0, L_0x555db7d4d010; 1 drivers
v0x555db78789f0_3 .net v0x555db78789f0 3, 0 0, L_0x555db7d4d7c0; 1 drivers
v0x555db78789f0_4 .net v0x555db78789f0 4, 0 0, L_0x555db7d4de70; 1 drivers
v0x555db7879e60_0 .net "cin", 0 0, L_0x7f49c55ba388;  1 drivers
v0x555db787a800_0 .net "cout", 0 0, L_0x555db7d4e350;  alias, 1 drivers
L_0x555db7d4ca80 .part L_0x555db7d4c0f0, 0, 1;
L_0x555db7d4cbd0 .part L_0x555db7d4c1b0, 0, 1;
L_0x555db7d4d150 .part L_0x555db7d4c0f0, 1, 1;
L_0x555db7d4d310 .part L_0x555db7d4c1b0, 1, 1;
L_0x555db7d4d900 .part L_0x555db7d4c0f0, 2, 1;
L_0x555db7d4da30 .part L_0x555db7d4c1b0, 2, 1;
L_0x555db7d4df70 .part L_0x555db7d4c0f0, 3, 1;
L_0x555db7d4e0a0 .part L_0x555db7d4c1b0, 3, 1;
L_0x555db7d4e220 .concat8 [ 1 1 1 1], L_0x555db7d4c690, L_0x555db7d4ce40, L_0x555db7d4d5f0, L_0x555db7d4dca0;
S_0x555db6c50220 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c4daf0;
 .timescale 0 0;
P_0x555db6ce6690 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c52950 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c50220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4c940 .functor OR 1, L_0x555db7d4c5b0, L_0x555db7d4c820, C4<0>, C4<0>;
v0x555db781d4d0_0 .net "S", 0 0, L_0x555db7d4c690;  1 drivers
v0x555db781de70_0 .net "a", 0 0, L_0x555db7d4ca80;  1 drivers
v0x555db781e790_0 .net "b", 0 0, L_0x555db7d4cbd0;  1 drivers
v0x555db781fc00_0 .net "cin", 0 0, L_0x555db7d4e2c0;  alias, 1 drivers
v0x555db78205a0_0 .net "cout", 0 0, L_0x555db7d4c940;  alias, 1 drivers
v0x555db7820ec0_0 .net "cout1", 0 0, L_0x555db7d4c5b0;  1 drivers
v0x555db7822330_0 .net "cout2", 0 0, L_0x555db7d4c820;  1 drivers
v0x555db7822cd0_0 .net "s1", 0 0, L_0x555db7d4c4a0;  1 drivers
S_0x555db6c87d90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c52950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4c4a0 .functor XOR 1, L_0x555db7d4ca80, L_0x555db7d4cbd0, C4<0>, C4<0>;
L_0x555db7d4c5b0 .functor AND 1, L_0x555db7d4ca80, L_0x555db7d4cbd0, C4<1>, C4<1>;
v0x555db78168e0_0 .net "S", 0 0, L_0x555db7d4c4a0;  alias, 1 drivers
v0x555db7817200_0 .net "a", 0 0, L_0x555db7d4ca80;  alias, 1 drivers
v0x555db7818670_0 .net "b", 0 0, L_0x555db7d4cbd0;  alias, 1 drivers
v0x555db7819010_0 .net "cout", 0 0, L_0x555db7d4c5b0;  alias, 1 drivers
S_0x555db6c8a4c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c52950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4c690 .functor XOR 1, L_0x555db7d4e2c0, L_0x555db7d4c4a0, C4<0>, C4<0>;
L_0x555db7d4c820 .functor AND 1, L_0x555db7d4e2c0, L_0x555db7d4c4a0, C4<1>, C4<1>;
v0x555db7819930_0 .net "S", 0 0, L_0x555db7d4c690;  alias, 1 drivers
v0x555db781ada0_0 .net "a", 0 0, L_0x555db7d4e2c0;  alias, 1 drivers
v0x555db781b740_0 .net "b", 0 0, L_0x555db7d4c4a0;  alias, 1 drivers
v0x555db781c060_0 .net "cout", 0 0, L_0x555db7d4c820;  alias, 1 drivers
S_0x555db6c8cbf0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6c4daf0;
 .timescale 0 0;
P_0x555db6ced070 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6c7fe00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c8cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4d010 .functor OR 1, L_0x555db7d4cdb0, L_0x555db7d4cf80, C4<0>, C4<0>;
v0x555db782a260_0 .net "S", 0 0, L_0x555db7d4ce40;  1 drivers
v0x555db782ab80_0 .net "a", 0 0, L_0x555db7d4d150;  1 drivers
v0x555db782bff0_0 .net "b", 0 0, L_0x555db7d4d310;  1 drivers
v0x555db782c990_0 .net "cin", 0 0, L_0x555db7d4c940;  alias, 1 drivers
v0x555db782d2b0_0 .net "cout", 0 0, L_0x555db7d4d010;  alias, 1 drivers
v0x555db785a9e0_0 .net "cout1", 0 0, L_0x555db7d4cdb0;  1 drivers
v0x555db785b260_0 .net "cout2", 0 0, L_0x555db7d4cf80;  1 drivers
v0x555db785bfc0_0 .net "s1", 0 0, L_0x555db7d4cd00;  1 drivers
S_0x555db6c69d70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c7fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4cd00 .functor XOR 1, L_0x555db7d4d150, L_0x555db7d4d310, C4<0>, C4<0>;
L_0x555db7d4cdb0 .functor AND 1, L_0x555db7d4d150, L_0x555db7d4d310, C4<1>, C4<1>;
v0x555db78235f0_0 .net "S", 0 0, L_0x555db7d4cd00;  alias, 1 drivers
v0x555db7824a60_0 .net "a", 0 0, L_0x555db7d4d150;  alias, 1 drivers
v0x555db7825400_0 .net "b", 0 0, L_0x555db7d4d310;  alias, 1 drivers
v0x555db7825d20_0 .net "cout", 0 0, L_0x555db7d4cdb0;  alias, 1 drivers
S_0x555db6c6c4a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c7fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4ce40 .functor XOR 1, L_0x555db7d4c940, L_0x555db7d4cd00, C4<0>, C4<0>;
L_0x555db7d4cf80 .functor AND 1, L_0x555db7d4c940, L_0x555db7d4cd00, C4<1>, C4<1>;
v0x555db7827190_0 .net "S", 0 0, L_0x555db7d4ce40;  alias, 1 drivers
v0x555db7827b30_0 .net "a", 0 0, L_0x555db7d4c940;  alias, 1 drivers
v0x555db7828450_0 .net "b", 0 0, L_0x555db7d4cd00;  alias, 1 drivers
v0x555db78298c0_0 .net "cout", 0 0, L_0x555db7d4cf80;  alias, 1 drivers
S_0x555db6c73a10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6c4daf0;
 .timescale 0 0;
P_0x555db6ccfe40 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6c76140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c73a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4d7c0 .functor OR 1, L_0x555db7d4d560, L_0x555db7d4d730, C4<0>, C4<0>;
v0x555db7862940_0 .net "S", 0 0, L_0x555db7d4d5f0;  1 drivers
v0x555db7863db0_0 .net "a", 0 0, L_0x555db7d4d900;  1 drivers
v0x555db7864750_0 .net "b", 0 0, L_0x555db7d4da30;  1 drivers
v0x555db7865070_0 .net "cin", 0 0, L_0x555db7d4d010;  alias, 1 drivers
v0x555db78664e0_0 .net "cout", 0 0, L_0x555db7d4d7c0;  alias, 1 drivers
v0x555db7866e80_0 .net "cout1", 0 0, L_0x555db7d4d560;  1 drivers
v0x555db78677a0_0 .net "cout2", 0 0, L_0x555db7d4d730;  1 drivers
v0x555db7868c10_0 .net "s1", 0 0, L_0x555db7d4d4d0;  1 drivers
S_0x555db6c78870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c76140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4d4d0 .functor XOR 1, L_0x555db7d4d900, L_0x555db7d4da30, C4<0>, C4<0>;
L_0x555db7d4d560 .functor AND 1, L_0x555db7d4d900, L_0x555db7d4da30, C4<1>, C4<1>;
v0x555db785c820_0 .net "S", 0 0, L_0x555db7d4d4d0;  alias, 1 drivers
v0x555db785d1c0_0 .net "a", 0 0, L_0x555db7d4d900;  alias, 1 drivers
v0x555db785dae0_0 .net "b", 0 0, L_0x555db7d4da30;  alias, 1 drivers
v0x555db785ef50_0 .net "cout", 0 0, L_0x555db7d4d560;  alias, 1 drivers
S_0x555db6c7afa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c76140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4d5f0 .functor XOR 1, L_0x555db7d4d010, L_0x555db7d4d4d0, C4<0>, C4<0>;
L_0x555db7d4d730 .functor AND 1, L_0x555db7d4d010, L_0x555db7d4d4d0, C4<1>, C4<1>;
v0x555db785f8f0_0 .net "S", 0 0, L_0x555db7d4d5f0;  alias, 1 drivers
v0x555db7860210_0 .net "a", 0 0, L_0x555db7d4d010;  alias, 1 drivers
v0x555db7861680_0 .net "b", 0 0, L_0x555db7d4d4d0;  alias, 1 drivers
v0x555db7862020_0 .net "cout", 0 0, L_0x555db7d4d730;  alias, 1 drivers
S_0x555db6c7d6d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6c4daf0;
 .timescale 0 0;
P_0x555db6cbb840 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6c67640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c7d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4de70 .functor OR 1, L_0x555db7d4dc10, L_0x555db7d4dde0, C4<0>, C4<0>;
v0x555db78701a0_0 .net "S", 0 0, L_0x555db7d4dca0;  1 drivers
v0x555db7870b40_0 .net "a", 0 0, L_0x555db7d4df70;  1 drivers
v0x555db7871460_0 .net "b", 0 0, L_0x555db7d4e0a0;  1 drivers
v0x555db78728d0_0 .net "cin", 0 0, L_0x555db7d4d7c0;  alias, 1 drivers
v0x555db7873270_0 .net "cout", 0 0, L_0x555db7d4de70;  alias, 1 drivers
v0x555db7873b90_0 .net "cout1", 0 0, L_0x555db7d4dc10;  1 drivers
v0x555db7875000_0 .net "cout2", 0 0, L_0x555db7d4dde0;  1 drivers
v0x555db78759a0_0 .net "s1", 0 0, L_0x555db7d4db60;  1 drivers
S_0x555db6c40130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c67640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4db60 .functor XOR 1, L_0x555db7d4df70, L_0x555db7d4e0a0, C4<0>, C4<0>;
L_0x555db7d4dc10 .functor AND 1, L_0x555db7d4df70, L_0x555db7d4e0a0, C4<1>, C4<1>;
v0x555db78695b0_0 .net "S", 0 0, L_0x555db7d4db60;  alias, 1 drivers
v0x555db7869ed0_0 .net "a", 0 0, L_0x555db7d4df70;  alias, 1 drivers
v0x555db786b340_0 .net "b", 0 0, L_0x555db7d4e0a0;  alias, 1 drivers
v0x555db786bce0_0 .net "cout", 0 0, L_0x555db7d4dc10;  alias, 1 drivers
S_0x555db6c42860 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c67640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4dca0 .functor XOR 1, L_0x555db7d4d7c0, L_0x555db7d4db60, C4<0>, C4<0>;
L_0x555db7d4dde0 .functor AND 1, L_0x555db7d4d7c0, L_0x555db7d4db60, C4<1>, C4<1>;
v0x555db786c600_0 .net "S", 0 0, L_0x555db7d4dca0;  alias, 1 drivers
v0x555db786da70_0 .net "a", 0 0, L_0x555db7d4d7c0;  alias, 1 drivers
v0x555db786e410_0 .net "b", 0 0, L_0x555db7d4db60;  alias, 1 drivers
v0x555db786ed30_0 .net "cout", 0 0, L_0x555db7d4dde0;  alias, 1 drivers
S_0x555db6c44f90 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6d11470 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d48760 .functor NOT 2, L_0x555db7d486a0, C4<00>, C4<00>, C4<00>;
v0x555db789bd00_0 .net "cout", 0 0, L_0x555db7d499f0;  1 drivers
v0x555db789c620_0 .net "i", 1 0, L_0x555db7d486a0;  alias, 1 drivers
v0x555db789da90_0 .net "o", 1 0, L_0x555db7d498c0;  alias, 1 drivers
v0x555db789e430_0 .net "temp2", 1 0, L_0x555db7d48760;  1 drivers
S_0x555db6c59130 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6c44f90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d15fd0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55ba1d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d49960 .functor BUFZ 1, L_0x7f49c55ba1d8, C4<0>, C4<0>, C4<0>;
L_0x555db7d499f0 .functor BUFZ 1, L_0x555db7d494d0, C4<0>, C4<0>, C4<0>;
v0x555db7896ea0_0 .net "S", 1 0, L_0x555db7d498c0;  alias, 1 drivers
v0x555db78977c0_0 .net "a", 1 0, L_0x555db7d48760;  alias, 1 drivers
L_0x7f49c55ba190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7898c30_0 .net "b", 1 0, L_0x7f49c55ba190;  1 drivers
v0x555db78995d0 .array "carry", 0 2;
v0x555db78995d0_0 .net v0x555db78995d0 0, 0 0, L_0x555db7d49960; 1 drivers
v0x555db78995d0_1 .net v0x555db78995d0 1, 0 0, L_0x555db7d48dd0; 1 drivers
v0x555db78995d0_2 .net v0x555db78995d0 2, 0 0, L_0x555db7d494d0; 1 drivers
v0x555db7899ef0_0 .net "cin", 0 0, L_0x7f49c55ba1d8;  1 drivers
v0x555db789b360_0 .net "cout", 0 0, L_0x555db7d499f0;  alias, 1 drivers
L_0x555db7d48f10 .part L_0x555db7d48760, 0, 1;
L_0x555db7d49060 .part L_0x7f49c55ba190, 0, 1;
L_0x555db7d495d0 .part L_0x555db7d48760, 1, 1;
L_0x555db7d49790 .part L_0x7f49c55ba190, 1, 1;
L_0x555db7d498c0 .concat8 [ 1 1 0 0], L_0x555db7d48b20, L_0x555db7d492b0;
S_0x555db6c5b860 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c59130;
 .timescale 0 0;
P_0x555db6c91c10 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c5df90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c5b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d48dd0 .functor OR 1, L_0x555db7d48a40, L_0x555db7d48cb0, C4<0>, C4<0>;
v0x555db7883cf0_0 .net "S", 0 0, L_0x555db7d48b20;  1 drivers
v0x555db7884a50_0 .net "a", 0 0, L_0x555db7d48f10;  1 drivers
v0x555db78852b0_0 .net "b", 0 0, L_0x555db7d49060;  1 drivers
v0x555db7885c50_0 .net "cin", 0 0, L_0x555db7d49960;  alias, 1 drivers
v0x555db7886570_0 .net "cout", 0 0, L_0x555db7d48dd0;  alias, 1 drivers
v0x555db78879e0_0 .net "cout1", 0 0, L_0x555db7d48a40;  1 drivers
v0x555db7888380_0 .net "cout2", 0 0, L_0x555db7d48cb0;  1 drivers
v0x555db7888ca0_0 .net "s1", 0 0, L_0x555db7d488f0;  1 drivers
S_0x555db6c64f10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c5df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d488f0 .functor XOR 1, L_0x555db7d48f10, L_0x555db7d49060, C4<0>, C4<0>;
L_0x555db7d48a40 .functor AND 1, L_0x555db7d48f10, L_0x555db7d49060, C4<1>, C4<1>;
v0x555db787b120_0 .net "S", 0 0, L_0x555db7d488f0;  alias, 1 drivers
v0x555db787c590_0 .net "a", 0 0, L_0x555db7d48f10;  alias, 1 drivers
v0x555db787cf30_0 .net "b", 0 0, L_0x555db7d49060;  alias, 1 drivers
v0x555db787d850_0 .net "cout", 0 0, L_0x555db7d48a40;  alias, 1 drivers
S_0x555db6c21b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c5df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d48b20 .functor XOR 1, L_0x555db7d49960, L_0x555db7d488f0, C4<0>, C4<0>;
L_0x555db7d48cb0 .functor AND 1, L_0x555db7d49960, L_0x555db7d488f0, C4<1>, C4<1>;
v0x555db787ecc0_0 .net "S", 0 0, L_0x555db7d48b20;  alias, 1 drivers
v0x555db787f660_0 .net "a", 0 0, L_0x555db7d49960;  alias, 1 drivers
v0x555db787ff80_0 .net "b", 0 0, L_0x555db7d488f0;  alias, 1 drivers
v0x555db7883470_0 .net "cout", 0 0, L_0x555db7d48cb0;  alias, 1 drivers
S_0x555db6c084f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6c59130;
 .timescale 0 0;
P_0x555db6c503e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6bfffe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c084f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d494d0 .functor OR 1, L_0x555db7d49220, L_0x555db7d49440, C4<0>, C4<0>;
v0x555db7890230_0 .net "S", 0 0, L_0x555db7d492b0;  1 drivers
v0x555db78916a0_0 .net "a", 0 0, L_0x555db7d495d0;  1 drivers
v0x555db7892040_0 .net "b", 0 0, L_0x555db7d49790;  1 drivers
v0x555db7892960_0 .net "cin", 0 0, L_0x555db7d48dd0;  alias, 1 drivers
v0x555db7893dd0_0 .net "cout", 0 0, L_0x555db7d494d0;  alias, 1 drivers
v0x555db7894770_0 .net "cout1", 0 0, L_0x555db7d49220;  1 drivers
v0x555db7895090_0 .net "cout2", 0 0, L_0x555db7d49440;  1 drivers
v0x555db7896500_0 .net "s1", 0 0, L_0x555db7d49190;  1 drivers
S_0x555db6c28520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bfffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d49190 .functor XOR 1, L_0x555db7d495d0, L_0x555db7d49790, C4<0>, C4<0>;
L_0x555db7d49220 .functor AND 1, L_0x555db7d495d0, L_0x555db7d49790, C4<1>, C4<1>;
v0x555db788a110_0 .net "S", 0 0, L_0x555db7d49190;  alias, 1 drivers
v0x555db788aab0_0 .net "a", 0 0, L_0x555db7d495d0;  alias, 1 drivers
v0x555db788b3d0_0 .net "b", 0 0, L_0x555db7d49790;  alias, 1 drivers
v0x555db788c840_0 .net "cout", 0 0, L_0x555db7d49220;  alias, 1 drivers
S_0x555db6c2e260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bfffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d492b0 .functor XOR 1, L_0x555db7d48dd0, L_0x555db7d49190, C4<0>, C4<0>;
L_0x555db7d49440 .functor AND 1, L_0x555db7d48dd0, L_0x555db7d49190, C4<1>, C4<1>;
v0x555db788d1e0_0 .net "S", 0 0, L_0x555db7d492b0;  alias, 1 drivers
v0x555db788db00_0 .net "a", 0 0, L_0x555db7d48dd0;  alias, 1 drivers
v0x555db788ef70_0 .net "b", 0 0, L_0x555db7d49190;  alias, 1 drivers
v0x555db788f910_0 .net "cout", 0 0, L_0x555db7d49440;  alias, 1 drivers
S_0x555db6c35730 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db6d954e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c78a30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d4ff30 .functor BUFZ 1, L_0x555db7d4e350, C4<0>, C4<0>, C4<0>;
L_0x555db7d50030 .functor BUFZ 1, L_0x555db7d4fbc0, C4<0>, C4<0>, C4<0>;
v0x555db78d57b0_0 .net "S", 3 0, L_0x555db7d4fe90;  alias, 1 drivers
v0x555db78d6150_0 .net "a", 3 0, L_0x555db7d4e220;  alias, 1 drivers
v0x555db78d6a70_0 .net "b", 3 0, L_0x555db7d4c2f0;  alias, 1 drivers
v0x555db78d8880 .array "carry", 0 4;
v0x555db78d8880_0 .net v0x555db78d8880 0, 0 0, L_0x555db7d4ff30; 1 drivers
v0x555db78d8880_1 .net v0x555db78d8880 1, 0 0, L_0x555db7d4e870; 1 drivers
v0x555db78d8880_2 .net v0x555db78d8880 2, 0 0, L_0x555db7d4efd0; 1 drivers
v0x555db78d8880_3 .net v0x555db78d8880 3, 0 0, L_0x555db7d4f610; 1 drivers
v0x555db78d8880_4 .net v0x555db78d8880 4, 0 0, L_0x555db7d4fbc0; 1 drivers
v0x555db78d91a0_0 .net "cin", 0 0, L_0x555db7d4e350;  alias, 1 drivers
v0x555db78dafb0_0 .net "cout", 0 0, L_0x555db7d50030;  alias, 1 drivers
L_0x555db7d4e9b0 .part L_0x555db7d4e220, 0, 1;
L_0x555db7d4eb90 .part L_0x555db7d4c2f0, 0, 1;
L_0x555db7d4f0d0 .part L_0x555db7d4e220, 1, 1;
L_0x555db7d4f200 .part L_0x555db7d4c2f0, 1, 1;
L_0x555db7d4f710 .part L_0x555db7d4e220, 2, 1;
L_0x555db7d4f840 .part L_0x555db7d4c2f0, 2, 1;
L_0x555db7d4fc30 .part L_0x555db7d4e220, 3, 1;
L_0x555db7d4fd60 .part L_0x555db7d4c2f0, 3, 1;
L_0x555db7d4fe90 .concat8 [ 1 1 1 1], L_0x555db7d4e5c0, L_0x555db7d4ee00, L_0x555db7d4f4a0, L_0x555db7d4fa50;
S_0x555db6c37e60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c35730;
 .timescale 0 0;
P_0x555db6c6c660 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c3a590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c37e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4e870 .functor OR 1, L_0x555db7d4e4e0, L_0x555db7d4e750, C4<0>, C4<0>;
v0x555db78a59c0_0 .net "S", 0 0, L_0x555db7d4e5c0;  1 drivers
v0x555db78a62e0_0 .net "a", 0 0, L_0x555db7d4e9b0;  1 drivers
v0x555db78a7750_0 .net "b", 0 0, L_0x555db7d4eb90;  1 drivers
v0x555db78a80f0_0 .net "cin", 0 0, L_0x555db7d4ff30;  alias, 1 drivers
v0x555db78a8a10_0 .net "cout", 0 0, L_0x555db7d4e870;  alias, 1 drivers
v0x555db78a9e80_0 .net "cout1", 0 0, L_0x555db7d4e4e0;  1 drivers
v0x555db78aa820_0 .net "cout2", 0 0, L_0x555db7d4e750;  1 drivers
v0x555db78ab140_0 .net "s1", 0 0, L_0x555db7d4e3e0;  1 drivers
S_0x555db6c021b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c3a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4e3e0 .functor XOR 1, L_0x555db7d4e9b0, L_0x555db7d4eb90, C4<0>, C4<0>;
L_0x555db7d4e4e0 .functor AND 1, L_0x555db7d4e9b0, L_0x555db7d4eb90, C4<1>, C4<1>;
v0x555db789ed50_0 .net "S", 0 0, L_0x555db7d4e3e0;  alias, 1 drivers
v0x555db78a01c0_0 .net "a", 0 0, L_0x555db7d4e9b0;  alias, 1 drivers
v0x555db78a0b60_0 .net "b", 0 0, L_0x555db7d4eb90;  alias, 1 drivers
v0x555db78a1480_0 .net "cout", 0 0, L_0x555db7d4e4e0;  alias, 1 drivers
S_0x555db6bdf250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c3a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4e5c0 .functor XOR 1, L_0x555db7d4ff30, L_0x555db7d4e3e0, C4<0>, C4<0>;
L_0x555db7d4e750 .functor AND 1, L_0x555db7d4ff30, L_0x555db7d4e3e0, C4<1>, C4<1>;
v0x555db78a28f0_0 .net "S", 0 0, L_0x555db7d4e5c0;  alias, 1 drivers
v0x555db78a3290_0 .net "a", 0 0, L_0x555db7d4ff30;  alias, 1 drivers
v0x555db78a3bb0_0 .net "b", 0 0, L_0x555db7d4e3e0;  alias, 1 drivers
v0x555db78a5020_0 .net "cout", 0 0, L_0x555db7d4e750;  alias, 1 drivers
S_0x555db6be1980 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6c35730;
 .timescale 0 0;
P_0x555db6c54e60 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6be40b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6be1980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4efd0 .functor OR 1, L_0x555db7d4ed70, L_0x555db7d4ef40, C4<0>, C4<0>;
v0x555db78b45d0_0 .net "S", 0 0, L_0x555db7d4ee00;  1 drivers
v0x555db78b5a40_0 .net "a", 0 0, L_0x555db7d4f0d0;  1 drivers
v0x555db78b63e0_0 .net "b", 0 0, L_0x555db7d4f200;  1 drivers
v0x555db78b6d00_0 .net "cin", 0 0, L_0x555db7d4e870;  alias, 1 drivers
v0x555db78b8170_0 .net "cout", 0 0, L_0x555db7d4efd0;  alias, 1 drivers
v0x555db78b8b10_0 .net "cout1", 0 0, L_0x555db7d4ed70;  1 drivers
v0x555db78b9430_0 .net "cout2", 0 0, L_0x555db7d4ef40;  1 drivers
v0x555db78ba8a0_0 .net "s1", 0 0, L_0x555db7d4ecc0;  1 drivers
S_0x555db6bcb660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6be40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4ecc0 .functor XOR 1, L_0x555db7d4f0d0, L_0x555db7d4f200, C4<0>, C4<0>;
L_0x555db7d4ed70 .functor AND 1, L_0x555db7d4f0d0, L_0x555db7d4f200, C4<1>, C4<1>;
v0x555db78aec80_0 .net "S", 0 0, L_0x555db7d4ecc0;  alias, 1 drivers
v0x555db78af5a0_0 .net "a", 0 0, L_0x555db7d4f0d0;  alias, 1 drivers
v0x555db78b0300_0 .net "b", 0 0, L_0x555db7d4f200;  alias, 1 drivers
v0x555db78b0be0_0 .net "cout", 0 0, L_0x555db7d4ed70;  alias, 1 drivers
S_0x555db6be9c50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6be40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4ee00 .functor XOR 1, L_0x555db7d4e870, L_0x555db7d4ecc0, C4<0>, C4<0>;
L_0x555db7d4ef40 .functor AND 1, L_0x555db7d4e870, L_0x555db7d4ecc0, C4<1>, C4<1>;
v0x555db78b1580_0 .net "S", 0 0, L_0x555db7d4ee00;  alias, 1 drivers
v0x555db78b1ea0_0 .net "a", 0 0, L_0x555db7d4e870;  alias, 1 drivers
v0x555db78b3310_0 .net "b", 0 0, L_0x555db7d4ecc0;  alias, 1 drivers
v0x555db78b3cb0_0 .net "cout", 0 0, L_0x555db7d4ef40;  alias, 1 drivers
S_0x555db6bec380 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6c35730;
 .timescale 0 0;
P_0x555db6c358f0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6beeab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bec380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4f610 .functor OR 1, L_0x555db7d4f430, L_0x555db7d4f5a0, C4<0>, C4<0>;
v0x555db78c1e30_0 .net "S", 0 0, L_0x555db7d4f4a0;  1 drivers
v0x555db78c27d0_0 .net "a", 0 0, L_0x555db7d4f710;  1 drivers
v0x555db78c30f0_0 .net "b", 0 0, L_0x555db7d4f840;  1 drivers
v0x555db78c4560_0 .net "cin", 0 0, L_0x555db7d4efd0;  alias, 1 drivers
v0x555db78c4f00_0 .net "cout", 0 0, L_0x555db7d4f610;  alias, 1 drivers
v0x555db78c5820_0 .net "cout1", 0 0, L_0x555db7d4f430;  1 drivers
v0x555db78c6c90_0 .net "cout2", 0 0, L_0x555db7d4f5a0;  1 drivers
v0x555db78c7630_0 .net "s1", 0 0, L_0x555db7d4f3c0;  1 drivers
S_0x555db6bd7d80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6beeab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4f3c0 .functor XOR 1, L_0x555db7d4f710, L_0x555db7d4f840, C4<0>, C4<0>;
L_0x555db7d4f430 .functor AND 1, L_0x555db7d4f710, L_0x555db7d4f840, C4<1>, C4<1>;
v0x555db78bb240_0 .net "S", 0 0, L_0x555db7d4f3c0;  alias, 1 drivers
v0x555db78bbb60_0 .net "a", 0 0, L_0x555db7d4f710;  alias, 1 drivers
v0x555db78bcfd0_0 .net "b", 0 0, L_0x555db7d4f840;  alias, 1 drivers
v0x555db78bd970_0 .net "cout", 0 0, L_0x555db7d4f430;  alias, 1 drivers
S_0x555db6ba5ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6beeab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4f4a0 .functor XOR 1, L_0x555db7d4efd0, L_0x555db7d4f3c0, C4<0>, C4<0>;
L_0x555db7d4f5a0 .functor AND 1, L_0x555db7d4efd0, L_0x555db7d4f3c0, C4<1>, C4<1>;
v0x555db78be290_0 .net "S", 0 0, L_0x555db7d4f4a0;  alias, 1 drivers
v0x555db78bf700_0 .net "a", 0 0, L_0x555db7d4efd0;  alias, 1 drivers
v0x555db78c00a0_0 .net "b", 0 0, L_0x555db7d4f3c0;  alias, 1 drivers
v0x555db78c09c0_0 .net "cout", 0 0, L_0x555db7d4f5a0;  alias, 1 drivers
S_0x555db6ba8610 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6c35730;
 .timescale 0 0;
P_0x555db6c18670 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6b8fbc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ba8610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d4fbc0 .functor OR 1, L_0x555db7d4f9e0, L_0x555db7d4fb50, C4<0>, C4<0>;
v0x555db78cebc0_0 .net "S", 0 0, L_0x555db7d4fa50;  1 drivers
v0x555db78cf4e0_0 .net "a", 0 0, L_0x555db7d4fc30;  1 drivers
v0x555db78d0950_0 .net "b", 0 0, L_0x555db7d4fd60;  1 drivers
v0x555db78d12f0_0 .net "cin", 0 0, L_0x555db7d4f610;  alias, 1 drivers
v0x555db78d1c10_0 .net "cout", 0 0, L_0x555db7d4fbc0;  alias, 1 drivers
v0x555db78d3080_0 .net "cout1", 0 0, L_0x555db7d4f9e0;  1 drivers
v0x555db78d3a20_0 .net "cout2", 0 0, L_0x555db7d4fb50;  1 drivers
v0x555db78d4340_0 .net "s1", 0 0, L_0x555db7d4f970;  1 drivers
S_0x555db6bae1b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6b8fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4f970 .functor XOR 1, L_0x555db7d4fc30, L_0x555db7d4fd60, C4<0>, C4<0>;
L_0x555db7d4f9e0 .functor AND 1, L_0x555db7d4fc30, L_0x555db7d4fd60, C4<1>, C4<1>;
v0x555db78c7f50_0 .net "S", 0 0, L_0x555db7d4f970;  alias, 1 drivers
v0x555db78c93c0_0 .net "a", 0 0, L_0x555db7d4fc30;  alias, 1 drivers
v0x555db78c9d60_0 .net "b", 0 0, L_0x555db7d4fd60;  alias, 1 drivers
v0x555db78ca680_0 .net "cout", 0 0, L_0x555db7d4f9e0;  alias, 1 drivers
S_0x555db6bb08e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6b8fbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d4fa50 .functor XOR 1, L_0x555db7d4f610, L_0x555db7d4f970, C4<0>, C4<0>;
L_0x555db7d4fb50 .functor AND 1, L_0x555db7d4f610, L_0x555db7d4f970, C4<1>, C4<1>;
v0x555db78cbaf0_0 .net "S", 0 0, L_0x555db7d4fa50;  alias, 1 drivers
v0x555db78cc490_0 .net "a", 0 0, L_0x555db7d4f610;  alias, 1 drivers
v0x555db78ccdb0_0 .net "b", 0 0, L_0x555db7d4f970;  alias, 1 drivers
v0x555db78ce220_0 .net "cout", 0 0, L_0x555db7d4fb50;  alias, 1 drivers
S_0x555db6bb3010 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db6beec70 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db7907fd0_0 .net "S", 4 0, L_0x555db7d566d0;  alias, 1 drivers
L_0x7f49c55ba4f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db79058a0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55ba4f0;  1 drivers
v0x555db794a1e0_0 .net *"_ivl_4", 4 0, L_0x555db7d544d0;  1 drivers
L_0x7f49c55ba538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7947ab0_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55ba538;  1 drivers
v0x555db7945380_0 .net *"_ivl_8", 4 0, L_0x555db7d54570;  1 drivers
v0x555db7942c50_0 .net "a", 3 0, L_0x555db7d3f7a0;  alias, 1 drivers
v0x555db7940520_0 .net "b", 3 0, L_0x555db7d34900;  alias, 1 drivers
v0x555db7903170_0 .net "c", 4 0, L_0x555db7d529d0;  alias, 1 drivers
v0x555db7948110_0 .net "c1", 0 0, L_0x555db7d54460;  1 drivers
v0x555db79481b0_0 .net "c2", 0 0, L_0x555db7d567e0;  1 drivers
v0x555db79459e0_0 .net "t_pad", 4 0, L_0x555db7d546a0;  1 drivers
v0x555db7945a80_0 .net "temp", 3 0, L_0x555db7d54350;  1 drivers
L_0x555db7d544d0 .concat [ 4 1 0 0], L_0x555db7d54350, L_0x7f49c55ba4f0;
L_0x555db7d54570 .concat [ 4 1 0 0], L_0x555db7d54350, L_0x7f49c55ba538;
L_0x555db7d546a0 .functor MUXZ 5, L_0x555db7d54570, L_0x555db7d544d0, L_0x555db7d54460, C4<>;
S_0x555db6bd2040 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db6bb3010;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6bc72f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55ba4a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d543f0 .functor BUFZ 1, L_0x7f49c55ba4a8, C4<0>, C4<0>, C4<0>;
L_0x555db7d54460 .functor BUFZ 1, L_0x555db7d54080, C4<0>, C4<0>, C4<0>;
v0x555db7909880_0 .net "S", 3 0, L_0x555db7d54350;  alias, 1 drivers
v0x555db790acf0_0 .net "a", 3 0, L_0x555db7d3f7a0;  alias, 1 drivers
v0x555db790b690_0 .net "b", 3 0, L_0x555db7d34900;  alias, 1 drivers
v0x555db790bfb0 .array "carry", 0 4;
v0x555db790bfb0_0 .net v0x555db790bfb0 0, 0 0, L_0x555db7d543f0; 1 drivers
v0x555db790bfb0_1 .net v0x555db790bfb0 1, 0 0, L_0x555db7d52e70; 1 drivers
v0x555db790bfb0_2 .net v0x555db790bfb0 2, 0 0, L_0x555db7d53420; 1 drivers
v0x555db790bfb0_3 .net v0x555db790bfb0 3, 0 0, L_0x555db7d539d0; 1 drivers
v0x555db790bfb0_4 .net v0x555db790bfb0 4, 0 0, L_0x555db7d54080; 1 drivers
v0x555db790d420_0 .net "cin", 0 0, L_0x7f49c55ba4a8;  1 drivers
v0x555db790ddc0_0 .net "cout", 0 0, L_0x555db7d54460;  alias, 1 drivers
L_0x555db7d52f70 .part L_0x555db7d3f7a0, 0, 1;
L_0x555db7d530a0 .part L_0x555db7d34900, 0, 1;
L_0x555db7d53520 .part L_0x555db7d3f7a0, 1, 1;
L_0x555db7d53650 .part L_0x555db7d34900, 1, 1;
L_0x555db7d53ad0 .part L_0x555db7d3f7a0, 2, 1;
L_0x555db7d53d10 .part L_0x555db7d34900, 2, 1;
L_0x555db7d540f0 .part L_0x555db7d3f7a0, 3, 1;
L_0x555db7d54220 .part L_0x555db7d34900, 3, 1;
L_0x555db7d54350 .concat8 [ 1 1 1 1], L_0x555db7d52c70, L_0x555db7d532b0, L_0x555db7d53860, L_0x555db7d53fa0;
S_0x555db6ba37b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6bd2040;
 .timescale 0 0;
P_0x555db6be1b40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6dcbd60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ba37b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d52e70 .functor OR 1, L_0x555db7d52c00, L_0x555db7d52d70, C4<0>, C4<0>;
v0x555db7837ef0_0 .net "S", 0 0, L_0x555db7d52c70;  1 drivers
v0x555db7839360_0 .net "a", 0 0, L_0x555db7d52f70;  1 drivers
v0x555db7839d00_0 .net "b", 0 0, L_0x555db7d530a0;  1 drivers
v0x555db783a620_0 .net "cin", 0 0, L_0x555db7d543f0;  alias, 1 drivers
v0x555db783ba90_0 .net "cout", 0 0, L_0x555db7d52e70;  alias, 1 drivers
v0x555db783c430_0 .net "cout1", 0 0, L_0x555db7d52c00;  1 drivers
v0x555db783cd50_0 .net "cout2", 0 0, L_0x555db7d52d70;  1 drivers
v0x555db783e1c0_0 .net "s1", 0 0, L_0x555db7d52b90;  1 drivers
S_0x555db6db9c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6dcbd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d52b90 .functor XOR 1, L_0x555db7d52f70, L_0x555db7d530a0, C4<0>, C4<0>;
L_0x555db7d52c00 .functor AND 1, L_0x555db7d52f70, L_0x555db7d530a0, C4<1>, C4<1>;
v0x555db7831dd0_0 .net "S", 0 0, L_0x555db7d52b90;  alias, 1 drivers
v0x555db7832770_0 .net "a", 0 0, L_0x555db7d52f70;  alias, 1 drivers
v0x555db7833090_0 .net "b", 0 0, L_0x555db7d530a0;  alias, 1 drivers
v0x555db7834500_0 .net "cout", 0 0, L_0x555db7d52c00;  alias, 1 drivers
S_0x555db6bf4c60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6dcbd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d52c70 .functor XOR 1, L_0x555db7d543f0, L_0x555db7d52b90, C4<0>, C4<0>;
L_0x555db7d52d70 .functor AND 1, L_0x555db7d543f0, L_0x555db7d52b90, C4<1>, C4<1>;
v0x555db7834ea0_0 .net "S", 0 0, L_0x555db7d52c70;  alias, 1 drivers
v0x555db78357c0_0 .net "a", 0 0, L_0x555db7d543f0;  alias, 1 drivers
v0x555db7836c30_0 .net "b", 0 0, L_0x555db7d52b90;  alias, 1 drivers
v0x555db78375d0_0 .net "cout", 0 0, L_0x555db7d52d70;  alias, 1 drivers
S_0x555db6bfafa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6bd2040;
 .timescale 0 0;
P_0x555db6bbab40 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6bf2a90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bfafa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d53420 .functor OR 1, L_0x555db7d53240, L_0x555db7d533b0, C4<0>, C4<0>;
v0x555db7845750_0 .net "S", 0 0, L_0x555db7d532b0;  1 drivers
v0x555db78460f0_0 .net "a", 0 0, L_0x555db7d53520;  1 drivers
v0x555db7846a10_0 .net "b", 0 0, L_0x555db7d53650;  1 drivers
v0x555db7847e80_0 .net "cin", 0 0, L_0x555db7d52e70;  alias, 1 drivers
v0x555db7848820_0 .net "cout", 0 0, L_0x555db7d53420;  alias, 1 drivers
v0x555db7849140_0 .net "cout1", 0 0, L_0x555db7d53240;  1 drivers
v0x555db784a5b0_0 .net "cout2", 0 0, L_0x555db7d533b0;  1 drivers
v0x555db784af50_0 .net "s1", 0 0, L_0x555db7d531d0;  1 drivers
S_0x555db6b965a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bf2a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d531d0 .functor XOR 1, L_0x555db7d53520, L_0x555db7d53650, C4<0>, C4<0>;
L_0x555db7d53240 .functor AND 1, L_0x555db7d53520, L_0x555db7d53650, C4<1>, C4<1>;
v0x555db783eb60_0 .net "S", 0 0, L_0x555db7d531d0;  alias, 1 drivers
v0x555db783f480_0 .net "a", 0 0, L_0x555db7d53520;  alias, 1 drivers
v0x555db78408f0_0 .net "b", 0 0, L_0x555db7d53650;  alias, 1 drivers
v0x555db7841290_0 .net "cout", 0 0, L_0x555db7d53240;  alias, 1 drivers
S_0x555db6b9c2e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bf2a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d532b0 .functor XOR 1, L_0x555db7d52e70, L_0x555db7d531d0, C4<0>, C4<0>;
L_0x555db7d533b0 .functor AND 1, L_0x555db7d52e70, L_0x555db7d531d0, C4<1>, C4<1>;
v0x555db7841bb0_0 .net "S", 0 0, L_0x555db7d532b0;  alias, 1 drivers
v0x555db7843020_0 .net "a", 0 0, L_0x555db7d52e70;  alias, 1 drivers
v0x555db78439c0_0 .net "b", 0 0, L_0x555db7d531d0;  alias, 1 drivers
v0x555db78442e0_0 .net "cout", 0 0, L_0x555db7d533b0;  alias, 1 drivers
S_0x555db6dc9630 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6bd2040;
 .timescale 0 0;
P_0x555db6ba3970 .param/l "i" 0 3 28, +C4<010>;
S_0x555db73df400 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6dc9630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d539d0 .functor OR 1, L_0x555db7d537f0, L_0x555db7d53960, C4<0>, C4<0>;
v0x555db78524e0_0 .net "S", 0 0, L_0x555db7d53860;  1 drivers
v0x555db7852e00_0 .net "a", 0 0, L_0x555db7d53ad0;  1 drivers
v0x555db7854270_0 .net "b", 0 0, L_0x555db7d53d10;  1 drivers
v0x555db7854c10_0 .net "cin", 0 0, L_0x555db7d53420;  alias, 1 drivers
v0x555db7855530_0 .net "cout", 0 0, L_0x555db7d539d0;  alias, 1 drivers
v0x555db78569a0_0 .net "cout1", 0 0, L_0x555db7d537f0;  1 drivers
v0x555db7857340_0 .net "cout2", 0 0, L_0x555db7d53960;  1 drivers
v0x555db7857c60_0 .net "s1", 0 0, L_0x555db7d53780;  1 drivers
S_0x555db73cecf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73df400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d53780 .functor XOR 1, L_0x555db7d53ad0, L_0x555db7d53d10, C4<0>, C4<0>;
L_0x555db7d537f0 .functor AND 1, L_0x555db7d53ad0, L_0x555db7d53d10, C4<1>, C4<1>;
v0x555db784b870_0 .net "S", 0 0, L_0x555db7d53780;  alias, 1 drivers
v0x555db784cce0_0 .net "a", 0 0, L_0x555db7d53ad0;  alias, 1 drivers
v0x555db784d680_0 .net "b", 0 0, L_0x555db7d53d10;  alias, 1 drivers
v0x555db784dfa0_0 .net "cout", 0 0, L_0x555db7d537f0;  alias, 1 drivers
S_0x555db73bc230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73df400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d53860 .functor XOR 1, L_0x555db7d53420, L_0x555db7d53780, C4<0>, C4<0>;
L_0x555db7d53960 .functor AND 1, L_0x555db7d53420, L_0x555db7d53780, C4<1>, C4<1>;
v0x555db784f410_0 .net "S", 0 0, L_0x555db7d53860;  alias, 1 drivers
v0x555db784fdb0_0 .net "a", 0 0, L_0x555db7d53420;  alias, 1 drivers
v0x555db78506d0_0 .net "b", 0 0, L_0x555db7d53780;  alias, 1 drivers
v0x555db7851b40_0 .net "cout", 0 0, L_0x555db7d53960;  alias, 1 drivers
S_0x555db6dbbe00 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6bd2040;
 .timescale 0 0;
P_0x555db6b866f0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6dbe680 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6dbbe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d54080 .functor OR 1, L_0x555db7d53f30, L_0x555db7d54010, C4<0>, C4<0>;
v0x555db7903760_0 .net "S", 0 0, L_0x555db7d53fa0;  1 drivers
v0x555db7904100_0 .net "a", 0 0, L_0x555db7d540f0;  1 drivers
v0x555db7904a20_0 .net "b", 0 0, L_0x555db7d54220;  1 drivers
v0x555db7905e90_0 .net "cin", 0 0, L_0x555db7d539d0;  alias, 1 drivers
v0x555db7906830_0 .net "cout", 0 0, L_0x555db7d54080;  alias, 1 drivers
v0x555db7907150_0 .net "cout1", 0 0, L_0x555db7d53f30;  1 drivers
v0x555db79085c0_0 .net "cout2", 0 0, L_0x555db7d54010;  1 drivers
v0x555db7908f60_0 .net "s1", 0 0, L_0x555db7d53ec0;  1 drivers
S_0x555db6dc0f00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6dbe680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d53ec0 .functor XOR 1, L_0x555db7d540f0, L_0x555db7d54220, C4<0>, C4<0>;
L_0x555db7d53f30 .functor AND 1, L_0x555db7d540f0, L_0x555db7d54220, C4<1>, C4<1>;
v0x555db78fd370_0 .net "S", 0 0, L_0x555db7d53ec0;  alias, 1 drivers
v0x555db78fe450_0 .net "a", 0 0, L_0x555db7d540f0;  alias, 1 drivers
v0x555db78feb30_0 .net "b", 0 0, L_0x555db7d54220;  alias, 1 drivers
v0x555db78ff390_0 .net "cout", 0 0, L_0x555db7d53f30;  alias, 1 drivers
S_0x555db6dc6f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6dbe680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d53fa0 .functor XOR 1, L_0x555db7d539d0, L_0x555db7d53ec0, C4<0>, C4<0>;
L_0x555db7d54010 .functor AND 1, L_0x555db7d539d0, L_0x555db7d53ec0, C4<1>, C4<1>;
v0x555db78ffbc0_0 .net "S", 0 0, L_0x555db7d53fa0;  alias, 1 drivers
v0x555db7901030_0 .net "a", 0 0, L_0x555db7d539d0;  alias, 1 drivers
v0x555db79019d0_0 .net "b", 0 0, L_0x555db7d53ec0;  alias, 1 drivers
v0x555db79022f0_0 .net "cout", 0 0, L_0x555db7d54010;  alias, 1 drivers
S_0x555db73dccd0 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db6bb3010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6db9270 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55ba580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d56770 .functor BUFZ 1, L_0x7f49c55ba580, C4<0>, C4<0>, C4<0>;
L_0x555db7d567e0 .functor BUFZ 1, L_0x555db7d562a0, C4<0>, C4<0>, C4<0>;
v0x555db7919220_0 .net "S", 4 0, L_0x555db7d566d0;  alias, 1 drivers
v0x555db79143c0_0 .net "a", 4 0, L_0x555db7d546a0;  alias, 1 drivers
v0x555db790ce30_0 .net "b", 4 0, L_0x555db7d529d0;  alias, 1 drivers
v0x555db790a700 .array "carry", 0 5;
v0x555db790a700_0 .net v0x555db790a700 0, 0 0, L_0x555db7d56770; 1 drivers
v0x555db790a700_1 .net v0x555db790a700 1, 0 0, L_0x555db7d54a20; 1 drivers
v0x555db790a700_2 .net v0x555db790a700 2, 0 0, L_0x555db7d55060; 1 drivers
v0x555db790a700_3 .net v0x555db790a700 3, 0 0, L_0x555db7d556a0; 1 drivers
v0x555db790a700_4 .net v0x555db790a700 4, 0 0, L_0x555db7d55c50; 1 drivers
v0x555db790a700_5 .net v0x555db790a700 5, 0 0, L_0x555db7d562a0; 1 drivers
v0x555db78fe600_0 .net "cin", 0 0, L_0x7f49c55ba580;  1 drivers
v0x555db78fe6a0_0 .net "cout", 0 0, L_0x555db7d567e0;  alias, 1 drivers
L_0x555db7d54b20 .part L_0x555db7d546a0, 0, 1;
L_0x555db7d54c50 .part L_0x555db7d529d0, 0, 1;
L_0x555db7d55160 .part L_0x555db7d546a0, 1, 1;
L_0x555db7d55320 .part L_0x555db7d529d0, 1, 1;
L_0x555db7d557a0 .part L_0x555db7d546a0, 2, 1;
L_0x555db7d558d0 .part L_0x555db7d529d0, 2, 1;
L_0x555db7d55d50 .part L_0x555db7d546a0, 3, 1;
L_0x555db7d55e80 .part L_0x555db7d529d0, 3, 1;
L_0x555db7d56360 .part L_0x555db7d546a0, 4, 1;
L_0x555db7d56490 .part L_0x555db7d529d0, 4, 1;
LS_0x555db7d566d0_0_0 .concat8 [ 1 1 1 1], L_0x555db7d54820, L_0x555db7d54ef0, L_0x555db7d55530, L_0x555db7d55ae0;
LS_0x555db7d566d0_0_4 .concat8 [ 1 0 0 0], L_0x555db7d56090;
L_0x555db7d566d0 .concat8 [ 4 1 0 0], LS_0x555db7d566d0_0_0, LS_0x555db7d566d0_0_4;
S_0x555db73c5d80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db73dccd0;
 .timescale 0 0;
P_0x555db6dbbbb0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db73c8600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73c5d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d54a20 .functor OR 1, L_0x555db7d547b0, L_0x555db7d54920, C4<0>, C4<0>;
v0x555db7915350_0 .net "S", 0 0, L_0x555db7d54820;  1 drivers
v0x555db7915c70_0 .net "a", 0 0, L_0x555db7d54b20;  1 drivers
v0x555db79170e0_0 .net "b", 0 0, L_0x555db7d54c50;  1 drivers
v0x555db7917a80_0 .net "cin", 0 0, L_0x555db7d56770;  alias, 1 drivers
v0x555db79183a0_0 .net "cout", 0 0, L_0x555db7d54a20;  alias, 1 drivers
v0x555db7919810_0 .net "cout1", 0 0, L_0x555db7d547b0;  1 drivers
v0x555db791a1b0_0 .net "cout2", 0 0, L_0x555db7d54920;  1 drivers
v0x555db791aad0_0 .net "s1", 0 0, L_0x555db7d54740;  1 drivers
S_0x555db73cae80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73c8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d54740 .functor XOR 1, L_0x555db7d54b20, L_0x555db7d54c50, C4<0>, C4<0>;
L_0x555db7d547b0 .functor AND 1, L_0x555db7d54b20, L_0x555db7d54c50, C4<1>, C4<1>;
v0x555db790e6e0_0 .net "S", 0 0, L_0x555db7d54740;  alias, 1 drivers
v0x555db790fb50_0 .net "a", 0 0, L_0x555db7d54b20;  alias, 1 drivers
v0x555db79104f0_0 .net "b", 0 0, L_0x555db7d54c50;  alias, 1 drivers
v0x555db7910e10_0 .net "cout", 0 0, L_0x555db7d547b0;  alias, 1 drivers
S_0x555db73d3010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73c8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d54820 .functor XOR 1, L_0x555db7d56770, L_0x555db7d54740, C4<0>, C4<0>;
L_0x555db7d54920 .functor AND 1, L_0x555db7d56770, L_0x555db7d54740, C4<1>, C4<1>;
v0x555db7912280_0 .net "S", 0 0, L_0x555db7d54820;  alias, 1 drivers
v0x555db7912c20_0 .net "a", 0 0, L_0x555db7d56770;  alias, 1 drivers
v0x555db7913540_0 .net "b", 0 0, L_0x555db7d54740;  alias, 1 drivers
v0x555db79149b0_0 .net "cout", 0 0, L_0x555db7d54920;  alias, 1 drivers
S_0x555db73d5740 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db73dccd0;
 .timescale 0 0;
P_0x555db73cac30 .param/l "i" 0 3 28, +C4<01>;
S_0x555db73d7e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73d5740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d55060 .functor OR 1, L_0x555db7d54e80, L_0x555db7d54ff0, C4<0>, C4<0>;
v0x555db7922060_0 .net "S", 0 0, L_0x555db7d54ef0;  1 drivers
v0x555db79234d0_0 .net "a", 0 0, L_0x555db7d55160;  1 drivers
v0x555db7923e70_0 .net "b", 0 0, L_0x555db7d55320;  1 drivers
v0x555db7924790_0 .net "cin", 0 0, L_0x555db7d54a20;  alias, 1 drivers
v0x555db79265a0_0 .net "cout", 0 0, L_0x555db7d55060;  alias, 1 drivers
v0x555db7926ec0_0 .net "cout1", 0 0, L_0x555db7d54e80;  1 drivers
v0x555db7928cd0_0 .net "cout2", 0 0, L_0x555db7d54ff0;  1 drivers
v0x555db79295f0_0 .net "s1", 0 0, L_0x555db7d54e10;  1 drivers
S_0x555db73da5a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73d7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d54e10 .functor XOR 1, L_0x555db7d55160, L_0x555db7d55320, C4<0>, C4<0>;
L_0x555db7d54e80 .functor AND 1, L_0x555db7d55160, L_0x555db7d55320, C4<1>, C4<1>;
v0x555db791bf40_0 .net "S", 0 0, L_0x555db7d54e10;  alias, 1 drivers
v0x555db791c8e0_0 .net "a", 0 0, L_0x555db7d55160;  alias, 1 drivers
v0x555db791d200_0 .net "b", 0 0, L_0x555db7d55320;  alias, 1 drivers
v0x555db791e670_0 .net "cout", 0 0, L_0x555db7d54e80;  alias, 1 drivers
S_0x555db73c3500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73d7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d54ef0 .functor XOR 1, L_0x555db7d54a20, L_0x555db7d54e10, C4<0>, C4<0>;
L_0x555db7d54ff0 .functor AND 1, L_0x555db7d54a20, L_0x555db7d54e10, C4<1>, C4<1>;
v0x555db791f010_0 .net "S", 0 0, L_0x555db7d54ef0;  alias, 1 drivers
v0x555db791f930_0 .net "a", 0 0, L_0x555db7d54a20;  alias, 1 drivers
v0x555db7920da0_0 .net "b", 0 0, L_0x555db7d54e10;  alias, 1 drivers
v0x555db7921740_0 .net "cout", 0 0, L_0x555db7d54ff0;  alias, 1 drivers
S_0x555db7556110 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db73dccd0;
 .timescale 0 0;
P_0x555db73be1b0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db683f2c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7556110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d556a0 .functor OR 1, L_0x555db7d554c0, L_0x555db7d55630, C4<0>, C4<0>;
v0x555db79350c0_0 .net "S", 0 0, L_0x555db7d55530;  1 drivers
v0x555db79359e0_0 .net "a", 0 0, L_0x555db7d557a0;  1 drivers
v0x555db79377f0_0 .net "b", 0 0, L_0x555db7d558d0;  1 drivers
v0x555db7938110_0 .net "cin", 0 0, L_0x555db7d55060;  alias, 1 drivers
v0x555db7939f20_0 .net "cout", 0 0, L_0x555db7d556a0;  alias, 1 drivers
v0x555db793a840_0 .net "cout1", 0 0, L_0x555db7d554c0;  1 drivers
v0x555db793c650_0 .net "cout2", 0 0, L_0x555db7d55630;  1 drivers
v0x555db793cf70_0 .net "s1", 0 0, L_0x555db7d55450;  1 drivers
S_0x555db76a33f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db683f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d55450 .functor XOR 1, L_0x555db7d557a0, L_0x555db7d558d0, C4<0>, C4<0>;
L_0x555db7d554c0 .functor AND 1, L_0x555db7d557a0, L_0x555db7d558d0, C4<1>, C4<1>;
v0x555db792b400_0 .net "S", 0 0, L_0x555db7d55450;  alias, 1 drivers
v0x555db792bd20_0 .net "a", 0 0, L_0x555db7d557a0;  alias, 1 drivers
v0x555db792db30_0 .net "b", 0 0, L_0x555db7d558d0;  alias, 1 drivers
v0x555db792e450_0 .net "cout", 0 0, L_0x555db7d554c0;  alias, 1 drivers
S_0x555db6946fc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db683f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d55530 .functor XOR 1, L_0x555db7d55060, L_0x555db7d55450, C4<0>, C4<0>;
L_0x555db7d55630 .functor AND 1, L_0x555db7d55060, L_0x555db7d55450, C4<1>, C4<1>;
v0x555db7930260_0 .net "S", 0 0, L_0x555db7d55530;  alias, 1 drivers
v0x555db7930b80_0 .net "a", 0 0, L_0x555db7d55060;  alias, 1 drivers
v0x555db7932990_0 .net "b", 0 0, L_0x555db7d55450;  alias, 1 drivers
v0x555db79332b0_0 .net "cout", 0 0, L_0x555db7d55630;  alias, 1 drivers
S_0x555db67572a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db73dccd0;
 .timescale 0 0;
P_0x555db73d5900 .param/l "i" 0 3 28, +C4<011>;
S_0x555db73be400 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db67572a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d55c50 .functor OR 1, L_0x555db7d55a70, L_0x555db7d55be0, C4<0>, C4<0>;
v0x555db7948a40_0 .net "S", 0 0, L_0x555db7d55ae0;  1 drivers
v0x555db7949360_0 .net "a", 0 0, L_0x555db7d55d50;  1 drivers
v0x555db5aea6c0_0 .net "b", 0 0, L_0x555db7d55e80;  1 drivers
v0x555db78aced0_0 .net "cin", 0 0, L_0x555db7d556a0;  alias, 1 drivers
v0x555db7938f90_0 .net "cout", 0 0, L_0x555db7d55c50;  alias, 1 drivers
v0x555db7939030_0 .net "cout1", 0 0, L_0x555db7d55a70;  1 drivers
v0x555db7936860_0 .net "cout2", 0 0, L_0x555db7d55be0;  1 drivers
v0x555db7936900_0 .net "s1", 0 0, L_0x555db7d55a00;  1 drivers
S_0x555db73c0c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73be400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d55a00 .functor XOR 1, L_0x555db7d55d50, L_0x555db7d55e80, C4<0>, C4<0>;
L_0x555db7d55a70 .functor AND 1, L_0x555db7d55d50, L_0x555db7d55e80, C4<1>, C4<1>;
v0x555db793ed80_0 .net "S", 0 0, L_0x555db7d55a00;  alias, 1 drivers
v0x555db793f6a0_0 .net "a", 0 0, L_0x555db7d55d50;  alias, 1 drivers
v0x555db79414b0_0 .net "b", 0 0, L_0x555db7d55e80;  alias, 1 drivers
v0x555db7941dd0_0 .net "cout", 0 0, L_0x555db7d55a70;  alias, 1 drivers
S_0x555db675a880 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73be400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d55ae0 .functor XOR 1, L_0x555db7d556a0, L_0x555db7d55a00, C4<0>, C4<0>;
L_0x555db7d55be0 .functor AND 1, L_0x555db7d556a0, L_0x555db7d55a00, C4<1>, C4<1>;
v0x555db7943be0_0 .net "S", 0 0, L_0x555db7d55ae0;  alias, 1 drivers
v0x555db7944500_0 .net "a", 0 0, L_0x555db7d556a0;  alias, 1 drivers
v0x555db7946310_0 .net "b", 0 0, L_0x555db7d55a00;  alias, 1 drivers
v0x555db7946c30_0 .net "cout", 0 0, L_0x555db7d55be0;  alias, 1 drivers
S_0x555db63d24e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db73dccd0;
 .timescale 0 0;
P_0x555db5afd620 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db70e10a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db63d24e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d562a0 .functor OR 1, L_0x555db7d56020, L_0x555db7d561e0, C4<0>, C4<0>;
v0x555db7922ee0_0 .net "S", 0 0, L_0x555db7d56090;  1 drivers
v0x555db7900a40_0 .net "a", 0 0, L_0x555db7d56360;  1 drivers
v0x555db7900ae0_0 .net "b", 0 0, L_0x555db7d56490;  1 drivers
v0x555db79207b0_0 .net "cin", 0 0, L_0x555db7d55c50;  alias, 1 drivers
v0x555db791e080_0 .net "cout", 0 0, L_0x555db7d562a0;  alias, 1 drivers
v0x555db791e120_0 .net "cout1", 0 0, L_0x555db7d56020;  1 drivers
v0x555db791b950_0 .net "cout2", 0 0, L_0x555db7d561e0;  1 drivers
v0x555db791b9f0_0 .net "s1", 0 0, L_0x555db7d55fb0;  1 drivers
S_0x555db64b6f20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70e10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d55fb0 .functor XOR 1, L_0x555db7d56360, L_0x555db7d56490, C4<0>, C4<0>;
L_0x555db7d56020 .functor AND 1, L_0x555db7d56360, L_0x555db7d56490, C4<1>, C4<1>;
v0x555db7934130_0 .net "S", 0 0, L_0x555db7d55fb0;  alias, 1 drivers
v0x555db7931a00_0 .net "a", 0 0, L_0x555db7d56360;  alias, 1 drivers
v0x555db792f2d0_0 .net "b", 0 0, L_0x555db7d56490;  alias, 1 drivers
v0x555db792f370_0 .net "cout", 0 0, L_0x555db7d56020;  alias, 1 drivers
S_0x555db722e380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70e10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d56090 .functor XOR 1, L_0x555db7d55c50, L_0x555db7d55fb0, C4<0>, C4<0>;
L_0x555db7d561e0 .functor AND 1, L_0x555db7d55c50, L_0x555db7d55fb0, C4<1>, C4<1>;
v0x555db792cba0_0 .net "S", 0 0, L_0x555db7d56090;  alias, 1 drivers
v0x555db792a470_0 .net "a", 0 0, L_0x555db7d55c50;  alias, 1 drivers
v0x555db7925610_0 .net "b", 0 0, L_0x555db7d55fb0;  alias, 1 drivers
v0x555db79256b0_0 .net "cout", 0 0, L_0x555db7d561e0;  alias, 1 drivers
S_0x555db65bec20 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7083520 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55ba6e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d5a2d0 .functor BUFZ 1, L_0x7f49c55ba6e8, C4<0>, C4<0>, C4<0>;
L_0x555db7d5a340 .functor BUFZ 1, L_0x555db7d59e80, C4<0>, C4<0>, C4<0>;
v0x555db786ad50_0 .net "S", 7 0, L_0x555db7d5a230;  alias, 1 drivers
v0x555db7868620_0 .net "a", 7 0, L_0x555db7d56850;  alias, 1 drivers
v0x555db785c170_0 .net "b", 7 0, L_0x555db7d56990;  alias, 1 drivers
v0x555db7865ef0 .array "carry", 0 8;
v0x555db7865ef0_0 .net v0x555db7865ef0 0, 0 0, L_0x555db7d5a2d0; 1 drivers
v0x555db7865ef0_1 .net v0x555db7865ef0 1, 0 0, L_0x555db7d570a0; 1 drivers
v0x555db7865ef0_2 .net v0x555db7865ef0 2, 0 0, L_0x555db7d576a0; 1 drivers
v0x555db7865ef0_3 .net v0x555db7865ef0 3, 0 0, L_0x555db7d57d70; 1 drivers
v0x555db7865ef0_4 .net v0x555db7865ef0 4, 0 0, L_0x555db7d583c0; 1 drivers
v0x555db7865ef0_5 .net v0x555db7865ef0 5, 0 0, L_0x555db7d58a60; 1 drivers
v0x555db7865ef0_6 .net v0x555db7865ef0 6, 0 0, L_0x555db7d59060; 1 drivers
v0x555db7865ef0_7 .net v0x555db7865ef0 7, 0 0, L_0x555db7d59820; 1 drivers
v0x555db7865ef0_8 .net v0x555db7865ef0 8, 0 0, L_0x555db7d59e80; 1 drivers
v0x555db78637c0_0 .net "cin", 0 0, L_0x7f49c55ba6e8;  1 drivers
v0x555db7861090_0 .net "cout", 0 0, L_0x555db7d5a340;  alias, 1 drivers
L_0x555db7d571a0 .part L_0x555db7d56850, 0, 1;
L_0x555db7d572d0 .part L_0x555db7d56990, 0, 1;
L_0x555db7d577a0 .part L_0x555db7d56850, 1, 1;
L_0x555db7d57960 .part L_0x555db7d56990, 1, 1;
L_0x555db7d57e70 .part L_0x555db7d56850, 2, 1;
L_0x555db7d57fa0 .part L_0x555db7d56990, 2, 1;
L_0x555db7d584c0 .part L_0x555db7d56850, 3, 1;
L_0x555db7d585f0 .part L_0x555db7d56990, 3, 1;
L_0x555db7d58b60 .part L_0x555db7d56850, 4, 1;
L_0x555db7d58c90 .part L_0x555db7d56990, 4, 1;
L_0x555db7d59160 .part L_0x555db7d56850, 5, 1;
L_0x555db7d593a0 .part L_0x555db7d56990, 5, 1;
L_0x555db7d59920 .part L_0x555db7d56850, 6, 1;
L_0x555db7d59a50 .part L_0x555db7d56990, 6, 1;
L_0x555db7d59f40 .part L_0x555db7d56850, 7, 1;
L_0x555db7d5a070 .part L_0x555db7d56990, 7, 1;
LS_0x555db7d5a230_0_0 .concat8 [ 1 1 1 1], L_0x555db7d56e50, L_0x555db7d574e0, L_0x555db7d57c00, L_0x555db7d581b0;
LS_0x555db7d5a230_0_4 .concat8 [ 1 1 1 1], L_0x555db7d58850, L_0x555db7d58ea0, L_0x555db7d596a0, L_0x555db7d59c70;
L_0x555db7d5a230 .concat8 [ 4 4 0 0], LS_0x555db7d5a230_0_0, LS_0x555db7d5a230_0_4;
S_0x555db63cef00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db65bec20;
 .timescale 0 0;
P_0x555db708b280 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7436d70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db63cef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d570a0 .functor OR 1, L_0x555db7d56d90, L_0x555db7d56fa0, C4<0>, C4<0>;
v0x555db7934790_0 .net "S", 0 0, L_0x555db7d56e50;  1 drivers
v0x555db7932060_0 .net "a", 0 0, L_0x555db7d571a0;  1 drivers
v0x555db7932100_0 .net "b", 0 0, L_0x555db7d572d0;  1 drivers
v0x555db792f930_0 .net "cin", 0 0, L_0x555db7d5a2d0;  alias, 1 drivers
v0x555db792f9d0_0 .net "cout", 0 0, L_0x555db7d570a0;  alias, 1 drivers
v0x555db792d200_0 .net "cout1", 0 0, L_0x555db7d56d90;  1 drivers
v0x555db792d2a0_0 .net "cout2", 0 0, L_0x555db7d56fa0;  1 drivers
v0x555db792aad0_0 .net "s1", 0 0, L_0x555db7d56c80;  1 drivers
S_0x555db6fc1d00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7436d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d56c80 .functor XOR 1, L_0x555db7d571a0, L_0x555db7d572d0, C4<0>, C4<0>;
L_0x555db7d56d90 .functor AND 1, L_0x555db7d571a0, L_0x555db7d572d0, C4<1>, C4<1>;
v0x555db79432b0_0 .net "S", 0 0, L_0x555db7d56c80;  alias, 1 drivers
v0x555db7940b80_0 .net "a", 0 0, L_0x555db7d571a0;  alias, 1 drivers
v0x555db793e450_0 .net "b", 0 0, L_0x555db7d572d0;  alias, 1 drivers
v0x555db793e4f0_0 .net "cout", 0 0, L_0x555db7d56d90;  alias, 1 drivers
S_0x555db6ba1630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7436d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d56e50 .functor XOR 1, L_0x555db7d5a2d0, L_0x555db7d56c80, C4<0>, C4<0>;
L_0x555db7d56fa0 .functor AND 1, L_0x555db7d5a2d0, L_0x555db7d56c80, C4<1>, C4<1>;
v0x555db793bd20_0 .net "S", 0 0, L_0x555db7d56e50;  alias, 1 drivers
v0x555db79395f0_0 .net "a", 0 0, L_0x555db7d5a2d0;  alias, 1 drivers
v0x555db7936ec0_0 .net "b", 0 0, L_0x555db7d56c80;  alias, 1 drivers
v0x555db7936f60_0 .net "cout", 0 0, L_0x555db7d56fa0;  alias, 1 drivers
S_0x555db6cc09d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db65bec20;
 .timescale 0 0;
P_0x555db706ab40 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6170ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cc09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d576a0 .functor OR 1, L_0x555db7d57470, L_0x555db7d575e0, C4<0>, C4<0>;
v0x555db784ee20_0 .net "S", 0 0, L_0x555db7d574e0;  1 drivers
v0x555db784c6f0_0 .net "a", 0 0, L_0x555db7d577a0;  1 drivers
v0x555db784c790_0 .net "b", 0 0, L_0x555db7d57960;  1 drivers
v0x555db7845160_0 .net "cin", 0 0, L_0x555db7d570a0;  alias, 1 drivers
v0x555db7842a30_0 .net "cout", 0 0, L_0x555db7d576a0;  alias, 1 drivers
v0x555db7842ad0_0 .net "cout1", 0 0, L_0x555db7d57470;  1 drivers
v0x555db7840300_0 .net "cout2", 0 0, L_0x555db7d575e0;  1 drivers
v0x555db78403a0_0 .net "s1", 0 0, L_0x555db7d57400;  1 drivers
S_0x555db6e0dcb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6170ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d57400 .functor XOR 1, L_0x555db7d577a0, L_0x555db7d57960, C4<0>, C4<0>;
L_0x555db7d57470 .functor AND 1, L_0x555db7d577a0, L_0x555db7d57960, C4<1>, C4<1>;
v0x555db79283a0_0 .net "S", 0 0, L_0x555db7d57400;  alias, 1 drivers
v0x555db7925c70_0 .net "a", 0 0, L_0x555db7d577a0;  alias, 1 drivers
v0x555db78596e0_0 .net "b", 0 0, L_0x555db7d57960;  alias, 1 drivers
v0x555db7859780_0 .net "cout", 0 0, L_0x555db7d57470;  alias, 1 drivers
S_0x555db6277d80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6170ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d574e0 .functor XOR 1, L_0x555db7d570a0, L_0x555db7d57400, C4<0>, C4<0>;
L_0x555db7d575e0 .functor AND 1, L_0x555db7d570a0, L_0x555db7d57400, C4<1>, C4<1>;
v0x555db78563b0_0 .net "S", 0 0, L_0x555db7d574e0;  alias, 1 drivers
v0x555db7833f10_0 .net "a", 0 0, L_0x555db7d570a0;  alias, 1 drivers
v0x555db7851550_0 .net "b", 0 0, L_0x555db7d57400;  alias, 1 drivers
v0x555db78515f0_0 .net "cout", 0 0, L_0x555db7d575e0;  alias, 1 drivers
S_0x555db786fbb0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db65bec20;
 .timescale 0 0;
P_0x555db70b4220 .param/l "i" 0 3 28, +C4<010>;
S_0x555db781cee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db786fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d57d70 .functor OR 1, L_0x555db7d57b90, L_0x555db7d57d00, C4<0>, C4<0>;
v0x555db78e8b40_0 .net "S", 0 0, L_0x555db7d57c00;  1 drivers
v0x555db78e6410_0 .net "a", 0 0, L_0x555db7d57e70;  1 drivers
v0x555db78e64b0_0 .net "b", 0 0, L_0x555db7d57fa0;  1 drivers
v0x555db78e3ce0_0 .net "cin", 0 0, L_0x555db7d576a0;  alias, 1 drivers
v0x555db78e15b0_0 .net "cout", 0 0, L_0x555db7d57d70;  alias, 1 drivers
v0x555db78e1650_0 .net "cout1", 0 0, L_0x555db7d57b90;  1 drivers
v0x555db78dee80_0 .net "cout2", 0 0, L_0x555db7d57d00;  1 drivers
v0x555db78def20_0 .net "s1", 0 0, L_0x555db7d57b20;  1 drivers
S_0x555db77b0480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db781cee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d57b20 .functor XOR 1, L_0x555db7d57e70, L_0x555db7d57fa0, C4<0>, C4<0>;
L_0x555db7d57b90 .functor AND 1, L_0x555db7d57e70, L_0x555db7d57fa0, C4<1>, C4<1>;
v0x555db783dbd0_0 .net "S", 0 0, L_0x555db7d57b20;  alias, 1 drivers
v0x555db7831720_0 .net "a", 0 0, L_0x555db7d57e70;  alias, 1 drivers
v0x555db783b4a0_0 .net "b", 0 0, L_0x555db7d57fa0;  alias, 1 drivers
v0x555db783b540_0 .net "cout", 0 0, L_0x555db7d57b90;  alias, 1 drivers
S_0x555db77f5830 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db781cee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d57c00 .functor XOR 1, L_0x555db7d576a0, L_0x555db7d57b20, C4<0>, C4<0>;
L_0x555db7d57d00 .functor AND 1, L_0x555db7d576a0, L_0x555db7d57b20, C4<1>, C4<1>;
v0x555db7838d70_0 .net "S", 0 0, L_0x555db7d57c00;  alias, 1 drivers
v0x555db7836640_0 .net "a", 0 0, L_0x555db7d576a0;  alias, 1 drivers
v0x555db78eb270_0 .net "b", 0 0, L_0x555db7d57b20;  alias, 1 drivers
v0x555db78eb310_0 .net "cout", 0 0, L_0x555db7d57d00;  alias, 1 drivers
S_0x555db77dd2e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db65bec20;
 .timescale 0 0;
P_0x555db70bd7d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db73a7e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77dd2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d583c0 .functor OR 1, L_0x555db7d58140, L_0x555db7d58300, C4<0>, C4<0>;
v0x555db78cdc30_0 .net "S", 0 0, L_0x555db7d581b0;  1 drivers
v0x555db78cb500_0 .net "a", 0 0, L_0x555db7d584c0;  1 drivers
v0x555db78cb5a0_0 .net "b", 0 0, L_0x555db7d585f0;  1 drivers
v0x555db78c66a0_0 .net "cin", 0 0, L_0x555db7d57d70;  alias, 1 drivers
v0x555db78bf110_0 .net "cout", 0 0, L_0x555db7d583c0;  alias, 1 drivers
v0x555db78bf1b0_0 .net "cout1", 0 0, L_0x555db7d58140;  1 drivers
v0x555db78bc9e0_0 .net "cout2", 0 0, L_0x555db7d58300;  1 drivers
v0x555db78bca80_0 .net "s1", 0 0, L_0x555db7d580d0;  1 drivers
S_0x555db733b410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73a7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d580d0 .functor XOR 1, L_0x555db7d584c0, L_0x555db7d585f0, C4<0>, C4<0>;
L_0x555db7d58140 .functor AND 1, L_0x555db7d584c0, L_0x555db7d585f0, C4<1>, C4<1>;
v0x555db78dc750_0 .net "S", 0 0, L_0x555db7d580d0;  alias, 1 drivers
v0x555db78d78f0_0 .net "a", 0 0, L_0x555db7d584c0;  alias, 1 drivers
v0x555db78d51c0_0 .net "b", 0 0, L_0x555db7d585f0;  alias, 1 drivers
v0x555db78d5260_0 .net "cout", 0 0, L_0x555db7d58140;  alias, 1 drivers
S_0x555db73807c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73a7e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d581b0 .functor XOR 1, L_0x555db7d57d70, L_0x555db7d580d0, C4<0>, C4<0>;
L_0x555db7d58300 .functor AND 1, L_0x555db7d57d70, L_0x555db7d580d0, C4<1>, C4<1>;
v0x555db78b2d20_0 .net "S", 0 0, L_0x555db7d581b0;  alias, 1 drivers
v0x555db78d2a90_0 .net "a", 0 0, L_0x555db7d57d70;  alias, 1 drivers
v0x555db78d0360_0 .net "b", 0 0, L_0x555db7d580d0;  alias, 1 drivers
v0x555db78d0400_0 .net "cout", 0 0, L_0x555db7d58300;  alias, 1 drivers
S_0x555db7368270 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db65bec20;
 .timescale 0 0;
P_0x555db70e7a50 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db6f877a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7368270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d58a60 .functor OR 1, L_0x555db7d587e0, L_0x555db7d589a0, C4<0>, C4<0>;
v0x555db78f2800_0 .net "S", 0 0, L_0x555db7d58850;  1 drivers
v0x555db78b5450_0 .net "a", 0 0, L_0x555db7d58b60;  1 drivers
v0x555db78b54f0_0 .net "b", 0 0, L_0x555db7d58c90;  1 drivers
v0x555db78fa3f0_0 .net "cin", 0 0, L_0x555db7d583c0;  alias, 1 drivers
v0x555db78f7cc0_0 .net "cout", 0 0, L_0x555db7d58a60;  alias, 1 drivers
v0x555db78f7d60_0 .net "cout1", 0 0, L_0x555db7d587e0;  1 drivers
v0x555db78f5590_0 .net "cout2", 0 0, L_0x555db7d589a0;  1 drivers
v0x555db78f5630_0 .net "s1", 0 0, L_0x555db7d58770;  1 drivers
S_0x555db6f1ad40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f877a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d58770 .functor XOR 1, L_0x555db7d58b60, L_0x555db7d58c90, C4<0>, C4<0>;
L_0x555db7d587e0 .functor AND 1, L_0x555db7d58b60, L_0x555db7d58c90, C4<1>, C4<1>;
v0x555db78b04b0_0 .net "S", 0 0, L_0x555db7d58770;  alias, 1 drivers
v0x555db78ba2b0_0 .net "a", 0 0, L_0x555db7d58b60;  alias, 1 drivers
v0x555db78b7b80_0 .net "b", 0 0, L_0x555db7d58c90;  alias, 1 drivers
v0x555db78b7c20_0 .net "cout", 0 0, L_0x555db7d587e0;  alias, 1 drivers
S_0x555db6f600f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f877a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d58850 .functor XOR 1, L_0x555db7d583c0, L_0x555db7d58770, C4<0>, C4<0>;
L_0x555db7d589a0 .functor AND 1, L_0x555db7d583c0, L_0x555db7d58770, C4<1>, C4<1>;
v0x555db78fc4c0_0 .net "S", 0 0, L_0x555db7d58850;  alias, 1 drivers
v0x555db78f9d90_0 .net "a", 0 0, L_0x555db7d583c0;  alias, 1 drivers
v0x555db78f4f30_0 .net "b", 0 0, L_0x555db7d58770;  alias, 1 drivers
v0x555db78f4fd0_0 .net "cout", 0 0, L_0x555db7d589a0;  alias, 1 drivers
S_0x555db6f47ba0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db65bec20;
 .timescale 0 0;
P_0x555db7100670 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db78ad7b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f47ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d59060 .functor OR 1, L_0x555db7d58e30, L_0x555db7d58fa0, C4<0>, C4<0>;
v0x555db78e4340_0 .net "S", 0 0, L_0x555db7d58ea0;  1 drivers
v0x555db78e1c10_0 .net "a", 0 0, L_0x555db7d59160;  1 drivers
v0x555db78e1cb0_0 .net "b", 0 0, L_0x555db7d593a0;  1 drivers
v0x555db78df4e0_0 .net "cin", 0 0, L_0x555db7d58a60;  alias, 1 drivers
v0x555db78dcdb0_0 .net "cout", 0 0, L_0x555db7d59060;  alias, 1 drivers
v0x555db78dce50_0 .net "cout1", 0 0, L_0x555db7d58e30;  1 drivers
v0x555db78da680_0 .net "cout2", 0 0, L_0x555db7d58fa0;  1 drivers
v0x555db78da720_0 .net "s1", 0 0, L_0x555db7d58dc0;  1 drivers
S_0x555db790f8f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78ad7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d58dc0 .functor XOR 1, L_0x555db7d59160, L_0x555db7d593a0, C4<0>, C4<0>;
L_0x555db7d58e30 .functor AND 1, L_0x555db7d59160, L_0x555db7d593a0, C4<1>, C4<1>;
v0x555db78f2e60_0 .net "S", 0 0, L_0x555db7d58dc0;  alias, 1 drivers
v0x555db78f0730_0 .net "a", 0 0, L_0x555db7d59160;  alias, 1 drivers
v0x555db78ee000_0 .net "b", 0 0, L_0x555db7d593a0;  alias, 1 drivers
v0x555db78ee0a0_0 .net "cout", 0 0, L_0x555db7d58e30;  alias, 1 drivers
S_0x555db790d1c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78ad7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d58ea0 .functor XOR 1, L_0x555db7d58a60, L_0x555db7d58dc0, C4<0>, C4<0>;
L_0x555db7d58fa0 .functor AND 1, L_0x555db7d58a60, L_0x555db7d58dc0, C4<1>, C4<1>;
v0x555db78eb8d0_0 .net "S", 0 0, L_0x555db7d58ea0;  alias, 1 drivers
v0x555db78e91a0_0 .net "a", 0 0, L_0x555db7d58a60;  alias, 1 drivers
v0x555db78e6a70_0 .net "b", 0 0, L_0x555db7d58dc0;  alias, 1 drivers
v0x555db78e6b10_0 .net "cout", 0 0, L_0x555db7d58fa0;  alias, 1 drivers
S_0x555db790aa90 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db65bec20;
 .timescale 0 0;
P_0x555db7122bd0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7908360 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db790aa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d59820 .functor OR 1, L_0x555db7d59630, L_0x555db7d59760, C4<0>, C4<0>;
v0x555db7898640_0 .net "S", 0 0, L_0x555db7d596a0;  1 drivers
v0x555db7895f10_0 .net "a", 0 0, L_0x555db7d59920;  1 drivers
v0x555db7895fb0_0 .net "b", 0 0, L_0x555db7d59a50;  1 drivers
v0x555db78937e0_0 .net "cin", 0 0, L_0x555db7d59060;  alias, 1 drivers
v0x555db78910b0_0 .net "cout", 0 0, L_0x555db7d59820;  alias, 1 drivers
v0x555db7891150_0 .net "cout1", 0 0, L_0x555db7d59630;  1 drivers
v0x555db7884c00_0 .net "cout2", 0 0, L_0x555db7d59760;  1 drivers
v0x555db7884ca0_0 .net "s1", 0 0, L_0x555db7d595c0;  1 drivers
S_0x555db7905c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7908360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d595c0 .functor XOR 1, L_0x555db7d59920, L_0x555db7d59a50, C4<0>, C4<0>;
L_0x555db7d59630 .functor AND 1, L_0x555db7d59920, L_0x555db7d59a50, C4<1>, C4<1>;
v0x555db78d7f50_0 .net "S", 0 0, L_0x555db7d595c0;  alias, 1 drivers
v0x555db78a9890_0 .net "a", 0 0, L_0x555db7d59920;  alias, 1 drivers
v0x555db78873f0_0 .net "b", 0 0, L_0x555db7d59a50;  alias, 1 drivers
v0x555db7887490_0 .net "cout", 0 0, L_0x555db7d59630;  alias, 1 drivers
S_0x555db7903500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7908360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d596a0 .functor XOR 1, L_0x555db7d59060, L_0x555db7d595c0, C4<0>, C4<0>;
L_0x555db7d59760 .functor AND 1, L_0x555db7d59060, L_0x555db7d595c0, C4<1>, C4<1>;
v0x555db78a4a30_0 .net "S", 0 0, L_0x555db7d596a0;  alias, 1 drivers
v0x555db78a2300_0 .net "a", 0 0, L_0x555db7d59060;  alias, 1 drivers
v0x555db789fbd0_0 .net "b", 0 0, L_0x555db7d595c0;  alias, 1 drivers
v0x555db789fc70_0 .net "cout", 0 0, L_0x555db7d59760;  alias, 1 drivers
S_0x555db7900dd0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db65bec20;
 .timescale 0 0;
P_0x555db7147930 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db78fe920 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7900dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d59e80 .functor OR 1, L_0x555db7d59c00, L_0x555db7d59dc0, C4<0>, C4<0>;
v0x555db787bfa0_0 .net "S", 0 0, L_0x555db7d59c70;  1 drivers
v0x555db7877140_0 .net "a", 0 0, L_0x555db7d59f40;  1 drivers
v0x555db78771e0_0 .net "b", 0 0, L_0x555db7d5a070;  1 drivers
v0x555db7874a10_0 .net "cin", 0 0, L_0x555db7d59820;  alias, 1 drivers
v0x555db78722e0_0 .net "cout", 0 0, L_0x555db7d59e80;  alias, 1 drivers
v0x555db7872380_0 .net "cout1", 0 0, L_0x555db7d59c00;  1 drivers
v0x555db786d480_0 .net "cout2", 0 0, L_0x555db7d59dc0;  1 drivers
v0x555db786d520_0 .net "s1", 0 0, L_0x555db7d59550;  1 drivers
S_0x555db7842dc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78fe920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d59550 .functor XOR 1, L_0x555db7d59f40, L_0x555db7d5a070, C4<0>, C4<0>;
L_0x555db7d59c00 .functor AND 1, L_0x555db7d59f40, L_0x555db7d5a070, C4<1>, C4<1>;
v0x555db788e980_0 .net "S", 0 0, L_0x555db7d59550;  alias, 1 drivers
v0x555db788c250_0 .net "a", 0 0, L_0x555db7d59f40;  alias, 1 drivers
v0x555db7889b20_0 .net "b", 0 0, L_0x555db7d5a070;  alias, 1 drivers
v0x555db7889bc0_0 .net "cout", 0 0, L_0x555db7d59c00;  alias, 1 drivers
S_0x555db7840690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78fe920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d59c70 .functor XOR 1, L_0x555db7d59820, L_0x555db7d59550, C4<0>, C4<0>;
L_0x555db7d59dc0 .functor AND 1, L_0x555db7d59820, L_0x555db7d59550, C4<1>, C4<1>;
v0x555db7880e00_0 .net "S", 0 0, L_0x555db7d59c70;  alias, 1 drivers
v0x555db785e960_0 .net "a", 0 0, L_0x555db7d59820;  alias, 1 drivers
v0x555db787e6d0_0 .net "b", 0 0, L_0x555db7d59550;  alias, 1 drivers
v0x555db787e770_0 .net "cout", 0 0, L_0x555db7d59dc0;  alias, 1 drivers
S_0x555db783df60 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db7165170 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7d501d0 .functor NOT 5, L_0x555db7d500a0, C4<00000>, C4<00000>, C4<00000>;
v0x555db7791870_0 .net "cout", 0 0, L_0x555db7d520e0;  1 drivers
v0x555db778f140_0 .net "i", 4 0, L_0x555db7d500a0;  alias, 1 drivers
v0x555db778ca10_0 .net "o", 4 0, L_0x555db7d51fd0;  alias, 1 drivers
v0x555db778cab0_0 .net "temp2", 4 0, L_0x555db7d501d0;  1 drivers
S_0x555db783b830 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db783df60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7171a60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55ba460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d52070 .functor BUFZ 1, L_0x7f49c55ba460, C4<0>, C4<0>, C4<0>;
L_0x555db7d520e0 .functor BUFZ 1, L_0x555db7d51d00, C4<0>, C4<0>, C4<0>;
v0x555db778a2e0_0 .net "S", 4 0, L_0x555db7d51fd0;  alias, 1 drivers
v0x555db7798e00_0 .net "a", 4 0, L_0x555db7d501d0;  alias, 1 drivers
L_0x7f49c55ba418 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db77966d0_0 .net "b", 4 0, L_0x7f49c55ba418;  1 drivers
v0x555db7793fa0 .array "carry", 0 5;
v0x555db7793fa0_0 .net v0x555db7793fa0 0, 0 0, L_0x555db7d52070; 1 drivers
v0x555db7793fa0_1 .net v0x555db7793fa0 1, 0 0, L_0x555db7d50520; 1 drivers
v0x555db7793fa0_2 .net v0x555db7793fa0 2, 0 0, L_0x555db7d50ad0; 1 drivers
v0x555db7793fa0_3 .net v0x555db7793fa0 3, 0 0, L_0x555db7d51110; 1 drivers
v0x555db7793fa0_4 .net v0x555db7793fa0 4, 0 0, L_0x555db7d516c0; 1 drivers
v0x555db7793fa0_5 .net v0x555db7793fa0 5, 0 0, L_0x555db7d51d00; 1 drivers
v0x555db7787b80_0 .net "cin", 0 0, L_0x7f49c55ba460;  1 drivers
v0x555db7787c20_0 .net "cout", 0 0, L_0x555db7d520e0;  alias, 1 drivers
L_0x555db7d50620 .part L_0x555db7d501d0, 0, 1;
L_0x555db7d50750 .part L_0x7f49c55ba418, 0, 1;
L_0x555db7d50bd0 .part L_0x555db7d501d0, 1, 1;
L_0x555db7d50d90 .part L_0x7f49c55ba418, 1, 1;
L_0x555db7d51210 .part L_0x555db7d501d0, 2, 1;
L_0x555db7d51340 .part L_0x7f49c55ba418, 2, 1;
L_0x555db7d517c0 .part L_0x555db7d501d0, 3, 1;
L_0x555db7d518f0 .part L_0x7f49c55ba418, 3, 1;
L_0x555db7d51d70 .part L_0x555db7d501d0, 4, 1;
L_0x555db7d51ea0 .part L_0x7f49c55ba418, 4, 1;
LS_0x555db7d51fd0_0_0 .concat8 [ 1 1 1 1], L_0x555db7d50320, L_0x555db7d50960, L_0x555db7d50fa0, L_0x555db7d51550;
LS_0x555db7d51fd0_0_4 .concat8 [ 1 0 0 0], L_0x555db7d51b90;
L_0x555db7d51fd0 .concat8 [ 4 1 0 0], LS_0x555db7d51fd0_0_0, LS_0x555db7d51fd0_0_4;
S_0x555db7839100 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db783b830;
 .timescale 0 0;
P_0x555db7195460 .param/l "i" 0 3 28, +C4<00>;
S_0x555db78369d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7839100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d50520 .functor OR 1, L_0x555db7d502b0, L_0x555db7d50420, C4<0>, C4<0>;
v0x555db7821d40_0 .net "S", 0 0, L_0x555db7d50320;  1 drivers
v0x555db781f610_0 .net "a", 0 0, L_0x555db7d50620;  1 drivers
v0x555db781f6b0_0 .net "b", 0 0, L_0x555db7d50750;  1 drivers
v0x555db781a7b0_0 .net "cin", 0 0, L_0x555db7d52070;  alias, 1 drivers
v0x555db781a850_0 .net "cout", 0 0, L_0x555db7d50520;  alias, 1 drivers
v0x555db7818080_0 .net "cout1", 0 0, L_0x555db7d502b0;  1 drivers
v0x555db7818120_0 .net "cout2", 0 0, L_0x555db7d50420;  1 drivers
v0x555db7815950_0 .net "s1", 0 0, L_0x555db7d50240;  1 drivers
S_0x555db78342a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78369d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d50240 .functor XOR 1, L_0x555db7d50620, L_0x555db7d50750, C4<0>, C4<0>;
L_0x555db7d502b0 .functor AND 1, L_0x555db7d50620, L_0x555db7d50750, C4<1>, C4<1>;
v0x555db77de6d0_0 .net "S", 0 0, L_0x555db7d50240;  alias, 1 drivers
v0x555db782e130_0 .net "a", 0 0, L_0x555db7d50620;  alias, 1 drivers
v0x555db780bc90_0 .net "b", 0 0, L_0x555db7d50750;  alias, 1 drivers
v0x555db780bd30_0 .net "cout", 0 0, L_0x555db7d502b0;  alias, 1 drivers
S_0x555db7831b70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78369d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d50320 .functor XOR 1, L_0x555db7d52070, L_0x555db7d50240, C4<0>, C4<0>;
L_0x555db7d50420 .functor AND 1, L_0x555db7d52070, L_0x555db7d50240, C4<1>, C4<1>;
v0x555db782ba00_0 .net "S", 0 0, L_0x555db7d50320;  alias, 1 drivers
v0x555db78292d0_0 .net "a", 0 0, L_0x555db7d52070;  alias, 1 drivers
v0x555db7824470_0 .net "b", 0 0, L_0x555db7d50240;  alias, 1 drivers
v0x555db7824510_0 .net "cout", 0 0, L_0x555db7d50420;  alias, 1 drivers
S_0x555db78c1bd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db783b830;
 .timescale 0 0;
P_0x555db71a91b0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db78bf4a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78c1bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d50ad0 .functor OR 1, L_0x555db7d508f0, L_0x555db7d50a60, C4<0>, C4<0>;
v0x555db77ab620_0 .net "S", 0 0, L_0x555db7d50960;  1 drivers
v0x555db77a8ef0_0 .net "a", 0 0, L_0x555db7d50bd0;  1 drivers
v0x555db77a8f90_0 .net "b", 0 0, L_0x555db7d50d90;  1 drivers
v0x555db779cad0_0 .net "cin", 0 0, L_0x555db7d50520;  alias, 1 drivers
v0x555db77a67c0_0 .net "cout", 0 0, L_0x555db7d50ad0;  alias, 1 drivers
v0x555db77a6860_0 .net "cout1", 0 0, L_0x555db7d508f0;  1 drivers
v0x555db77a4090_0 .net "cout2", 0 0, L_0x555db7d50a60;  1 drivers
v0x555db77a4130_0 .net "s1", 0 0, L_0x555db7d50880;  1 drivers
S_0x555db78bcd70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78bf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d50880 .functor XOR 1, L_0x555db7d50bd0, L_0x555db7d50d90, C4<0>, C4<0>;
L_0x555db7d508f0 .functor AND 1, L_0x555db7d50bd0, L_0x555db7d50d90, C4<1>, C4<1>;
v0x555db78094a0_0 .net "S", 0 0, L_0x555db7d50880;  alias, 1 drivers
v0x555db7813220_0 .net "a", 0 0, L_0x555db7d50bd0;  alias, 1 drivers
v0x555db7810af0_0 .net "b", 0 0, L_0x555db7d50d90;  alias, 1 drivers
v0x555db7810b90_0 .net "cout", 0 0, L_0x555db7d508f0;  alias, 1 drivers
S_0x555db78ba640 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78bf4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d50960 .functor XOR 1, L_0x555db7d50520, L_0x555db7d50880, C4<0>, C4<0>;
L_0x555db7d50a60 .functor AND 1, L_0x555db7d50520, L_0x555db7d50880, C4<1>, C4<1>;
v0x555db780e3c0_0 .net "S", 0 0, L_0x555db7d50960;  alias, 1 drivers
v0x555db779f230_0 .net "a", 0 0, L_0x555db7d50520;  alias, 1 drivers
v0x555db77add50_0 .net "b", 0 0, L_0x555db7d50880;  alias, 1 drivers
v0x555db77addf0_0 .net "cout", 0 0, L_0x555db7d50a60;  alias, 1 drivers
S_0x555db78b7f10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db783b830;
 .timescale 0 0;
P_0x555db71876f0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db78b57e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78b7f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d51110 .functor OR 1, L_0x555db7d50f30, L_0x555db7d510a0, C4<0>, C4<0>;
v0x555db77fa690_0 .net "S", 0 0, L_0x555db7d50fa0;  1 drivers
v0x555db77f7f60_0 .net "a", 0 0, L_0x555db7d51210;  1 drivers
v0x555db77f8000_0 .net "b", 0 0, L_0x555db7d51340;  1 drivers
v0x555db77f3100_0 .net "cin", 0 0, L_0x555db7d50ad0;  alias, 1 drivers
v0x555db77f09d0_0 .net "cout", 0 0, L_0x555db7d51110;  alias, 1 drivers
v0x555db77f0a70_0 .net "cout1", 0 0, L_0x555db7d50f30;  1 drivers
v0x555db77ee2a0_0 .net "cout2", 0 0, L_0x555db7d510a0;  1 drivers
v0x555db77ee340_0 .net "s1", 0 0, L_0x555db7d50ec0;  1 drivers
S_0x555db78b30b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78b57e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d50ec0 .functor XOR 1, L_0x555db7d51210, L_0x555db7d51340, C4<0>, C4<0>;
L_0x555db7d50f30 .functor AND 1, L_0x555db7d51210, L_0x555db7d51340, C4<1>, C4<1>;
v0x555db77a1960_0 .net "S", 0 0, L_0x555db7d50ec0;  alias, 1 drivers
v0x555db7806a80_0 .net "a", 0 0, L_0x555db7d51210;  alias, 1 drivers
v0x555db77e45e0_0 .net "b", 0 0, L_0x555db7d51340;  alias, 1 drivers
v0x555db77e4680_0 .net "cout", 0 0, L_0x555db7d50f30;  alias, 1 drivers
S_0x555db78b0980 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78b57e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d50fa0 .functor XOR 1, L_0x555db7d50ad0, L_0x555db7d50ec0, C4<0>, C4<0>;
L_0x555db7d510a0 .functor AND 1, L_0x555db7d50ad0, L_0x555db7d50ec0, C4<1>, C4<1>;
v0x555db7804350_0 .net "S", 0 0, L_0x555db7d50fa0;  alias, 1 drivers
v0x555db7801c20_0 .net "a", 0 0, L_0x555db7d50ad0;  alias, 1 drivers
v0x555db77fcdc0_0 .net "b", 0 0, L_0x555db7d50ec0;  alias, 1 drivers
v0x555db77fce60_0 .net "cout", 0 0, L_0x555db7d510a0;  alias, 1 drivers
S_0x555db7882730 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db783b830;
 .timescale 0 0;
P_0x555db71cde40 .param/l "i" 0 3 28, +C4<011>;
S_0x555db78962a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7882730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d516c0 .functor OR 1, L_0x555db7d514e0, L_0x555db7d51650, C4<0>, C4<0>;
v0x555db77d8480_0 .net "S", 0 0, L_0x555db7d51550;  1 drivers
v0x555db77d5d50_0 .net "a", 0 0, L_0x555db7d517c0;  1 drivers
v0x555db77d5df0_0 .net "b", 0 0, L_0x555db7d518f0;  1 drivers
v0x555db77c9930_0 .net "cin", 0 0, L_0x555db7d51110;  alias, 1 drivers
v0x555db77d3620_0 .net "cout", 0 0, L_0x555db7d516c0;  alias, 1 drivers
v0x555db77d36c0_0 .net "cout1", 0 0, L_0x555db7d514e0;  1 drivers
v0x555db77d0ef0_0 .net "cout2", 0 0, L_0x555db7d51650;  1 drivers
v0x555db77d0f90_0 .net "s1", 0 0, L_0x555db7d51470;  1 drivers
S_0x555db7893b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d51470 .functor XOR 1, L_0x555db7d517c0, L_0x555db7d518f0, C4<0>, C4<0>;
L_0x555db7d514e0 .functor AND 1, L_0x555db7d517c0, L_0x555db7d518f0, C4<1>, C4<1>;
v0x555db77e1df0_0 .net "S", 0 0, L_0x555db7d51470;  alias, 1 drivers
v0x555db77ebb70_0 .net "a", 0 0, L_0x555db7d517c0;  alias, 1 drivers
v0x555db77e9440_0 .net "b", 0 0, L_0x555db7d518f0;  alias, 1 drivers
v0x555db77e94e0_0 .net "cout", 0 0, L_0x555db7d514e0;  alias, 1 drivers
S_0x555db7891440 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d51550 .functor XOR 1, L_0x555db7d51110, L_0x555db7d51470, C4<0>, C4<0>;
L_0x555db7d51650 .functor AND 1, L_0x555db7d51110, L_0x555db7d51470, C4<1>, C4<1>;
v0x555db77e6d10_0 .net "S", 0 0, L_0x555db7d51550;  alias, 1 drivers
v0x555db77cc090_0 .net "a", 0 0, L_0x555db7d51110;  alias, 1 drivers
v0x555db77dabb0_0 .net "b", 0 0, L_0x555db7d51470;  alias, 1 drivers
v0x555db77dac50_0 .net "cout", 0 0, L_0x555db7d51650;  alias, 1 drivers
S_0x555db788ed10 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db783b830;
 .timescale 0 0;
P_0x555db72024b0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db788c5e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db788ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d51d00 .functor OR 1, L_0x555db7d51b20, L_0x555db7d51c90, C4<0>, C4<0>;
v0x555db77bdec0_0 .net "S", 0 0, L_0x555db7d51b90;  1 drivers
v0x555db77bb790_0 .net "a", 0 0, L_0x555db7d51d70;  1 drivers
v0x555db77bb830_0 .net "b", 0 0, L_0x555db7d51ea0;  1 drivers
v0x555db77b9060_0 .net "cin", 0 0, L_0x555db7d516c0;  alias, 1 drivers
v0x555db76933d0_0 .net "cout", 0 0, L_0x555db7d51d00;  alias, 1 drivers
v0x555db7693470_0 .net "cout1", 0 0, L_0x555db7d51b20;  1 drivers
v0x555db77487e0_0 .net "cout2", 0 0, L_0x555db7d51c90;  1 drivers
v0x555db7748880_0 .net "s1", 0 0, L_0x555db7d51ab0;  1 drivers
S_0x555db7889eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db788c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d51ab0 .functor XOR 1, L_0x555db7d51d70, L_0x555db7d51ea0, C4<0>, C4<0>;
L_0x555db7d51b20 .functor AND 1, L_0x555db7d51d70, L_0x555db7d51ea0, C4<1>, C4<1>;
v0x555db77ce7c0_0 .net "S", 0 0, L_0x555db7d51ab0;  alias, 1 drivers
v0x555db77b6930_0 .net "a", 0 0, L_0x555db7d51d70;  alias, 1 drivers
v0x555db77c5450_0 .net "b", 0 0, L_0x555db7d51ea0;  alias, 1 drivers
v0x555db77c54f0_0 .net "cout", 0 0, L_0x555db7d51b20;  alias, 1 drivers
S_0x555db7887780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db788c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d51b90 .functor XOR 1, L_0x555db7d516c0, L_0x555db7d51ab0, C4<0>, C4<0>;
L_0x555db7d51c90 .functor AND 1, L_0x555db7d516c0, L_0x555db7d51ab0, C4<1>, C4<1>;
v0x555db77c2d20_0 .net "S", 0 0, L_0x555db7d51b90;  alias, 1 drivers
v0x555db77c05f0_0 .net "a", 0 0, L_0x555db7d516c0;  alias, 1 drivers
v0x555db77b41d0_0 .net "b", 0 0, L_0x555db7d51ab0;  alias, 1 drivers
v0x555db77b4270_0 .net "cout", 0 0, L_0x555db7d51c90;  alias, 1 drivers
S_0x555db7885050 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db71213f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7214070 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55ba730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d5dae0 .functor BUFZ 1, L_0x7f49c55ba730, C4<0>, C4<0>, C4<0>;
L_0x555db7d5db50 .functor BUFZ 1, L_0x555db7d5d690, C4<0>, C4<0>, C4<0>;
v0x555db7671640_0 .net "S", 7 0, L_0x555db7d5da40;  alias, 1 drivers
v0x555db7678c00_0 .net "a", 7 0, L_0x555db7d5a230;  alias, 1 drivers
v0x555db76764d0_0 .net "b", 7 0, L_0x555db7d56b40;  alias, 1 drivers
v0x555db7676570 .array "carry", 0 8;
v0x555db7676570_0 .net v0x555db7676570 0, 0 0, L_0x555db7d5dae0; 1 drivers
v0x555db7676570_1 .net v0x555db7676570 1, 0 0, L_0x555db7d5a820; 1 drivers
v0x555db7676570_2 .net v0x555db7676570 2, 0 0, L_0x555db7d5aeb0; 1 drivers
v0x555db7676570_3 .net v0x555db7676570 3, 0 0, L_0x555db7d5b540; 1 drivers
v0x555db7676570_4 .net v0x555db7676570 4, 0 0, L_0x555db7d5bbd0; 1 drivers
v0x555db7676570_5 .net v0x555db7676570 5, 0 0, L_0x555db7d5c270; 1 drivers
v0x555db7676570_6 .net v0x555db7676570 6, 0 0, L_0x555db7d5c8f0; 1 drivers
v0x555db7676570_7 .net v0x555db7676570 7, 0 0, L_0x555db7d5d030; 1 drivers
v0x555db7676570_8 .net v0x555db7676570 8, 0 0, L_0x555db7d5d690; 1 drivers
v0x555db75460f0_0 .net "cin", 0 0, L_0x7f49c55ba730;  1 drivers
v0x555db75fb500_0 .net "cout", 0 0, L_0x555db7d5db50;  alias, 1 drivers
L_0x555db7d5a920 .part L_0x555db7d5a230, 0, 1;
L_0x555db7d5aae0 .part L_0x555db7d56b40, 0, 1;
L_0x555db7d5afb0 .part L_0x555db7d5a230, 1, 1;
L_0x555db7d5b0e0 .part L_0x555db7d56b40, 1, 1;
L_0x555db7d5b640 .part L_0x555db7d5a230, 2, 1;
L_0x555db7d5b770 .part L_0x555db7d56b40, 2, 1;
L_0x555db7d5bcd0 .part L_0x555db7d5a230, 3, 1;
L_0x555db7d5be00 .part L_0x555db7d56b40, 3, 1;
L_0x555db7d5c370 .part L_0x555db7d5a230, 4, 1;
L_0x555db7d5c5b0 .part L_0x555db7d56b40, 4, 1;
L_0x555db7d5c9f0 .part L_0x555db7d5a230, 5, 1;
L_0x555db7d5cb20 .part L_0x555db7d56b40, 5, 1;
L_0x555db7d5d130 .part L_0x555db7d5a230, 6, 1;
L_0x555db7d5d260 .part L_0x555db7d56b40, 6, 1;
L_0x555db7d5d750 .part L_0x555db7d5a230, 7, 1;
L_0x555db7d5d880 .part L_0x555db7d56b40, 7, 1;
LS_0x555db7d5da40_0_0 .concat8 [ 1 1 1 1], L_0x555db7d5a5d0, L_0x555db7d5acf0, L_0x555db7d5b380, L_0x555db7d5b9c0;
LS_0x555db7d5da40_0_4 .concat8 [ 1 1 1 1], L_0x555db7d5c060, L_0x555db7d5c730, L_0x555db7d5ceb0, L_0x555db7d5d480;
L_0x555db7d5da40 .concat8 [ 4 4 0 0], LS_0x555db7d5da40_0_0, LS_0x555db7d5da40_0_4;
S_0x555db786d810 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7885050;
 .timescale 0 0;
P_0x555db7228a00 .param/l "i" 0 3 28, +C4<00>;
S_0x555db786b0e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db786d810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5a820 .functor OR 1, L_0x555db7d5a510, L_0x555db7d5a720, C4<0>, C4<0>;
v0x555db7784a80_0 .net "S", 0 0, L_0x555db7d5a5d0;  1 drivers
v0x555db7782350_0 .net "a", 0 0, L_0x555db7d5a920;  1 drivers
v0x555db77823f0_0 .net "b", 0 0, L_0x555db7d5aae0;  1 drivers
v0x555db777fc20_0 .net "cin", 0 0, L_0x555db7d5dae0;  alias, 1 drivers
v0x555db777fcc0_0 .net "cout", 0 0, L_0x555db7d5a820;  alias, 1 drivers
v0x555db7773800_0 .net "cout1", 0 0, L_0x555db7d5a510;  1 drivers
v0x555db77738a0_0 .net "cout2", 0 0, L_0x555db7d5a720;  1 drivers
v0x555db777d4f0_0 .net "s1", 0 0, L_0x555db7d5a400;  1 drivers
S_0x555db78689b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db786b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5a400 .functor XOR 1, L_0x555db7d5a920, L_0x555db7d5aae0, C4<0>, C4<0>;
L_0x555db7d5a510 .functor AND 1, L_0x555db7d5a920, L_0x555db7d5aae0, C4<1>, C4<1>;
v0x555db774d910_0 .net "S", 0 0, L_0x555db7d5a400;  alias, 1 drivers
v0x555db774b1b0_0 .net "a", 0 0, L_0x555db7d5a920;  alias, 1 drivers
v0x555db7754ea0_0 .net "b", 0 0, L_0x555db7d5aae0;  alias, 1 drivers
v0x555db7754f40_0 .net "cout", 0 0, L_0x555db7d5a510;  alias, 1 drivers
S_0x555db7866280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db786b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5a5d0 .functor XOR 1, L_0x555db7d5dae0, L_0x555db7d5a400, C4<0>, C4<0>;
L_0x555db7d5a720 .functor AND 1, L_0x555db7d5dae0, L_0x555db7d5a400, C4<1>, C4<1>;
v0x555db7752770_0 .net "S", 0 0, L_0x555db7d5a5d0;  alias, 1 drivers
v0x555db7750040_0 .net "a", 0 0, L_0x555db7d5dae0;  alias, 1 drivers
v0x555db7775f60_0 .net "b", 0 0, L_0x555db7d5a400;  alias, 1 drivers
v0x555db7776000_0 .net "cout", 0 0, L_0x555db7d5a720;  alias, 1 drivers
S_0x555db7863b50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7885050;
 .timescale 0 0;
P_0x555db7237860 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7861420 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7863b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5aeb0 .functor OR 1, L_0x555db7d5ac80, L_0x555db7d5adf0, C4<0>, C4<0>;
v0x555db7769b90_0 .net "S", 0 0, L_0x555db7d5acf0;  1 drivers
v0x555db775b680_0 .net "a", 0 0, L_0x555db7d5afb0;  1 drivers
v0x555db775b720_0 .net "b", 0 0, L_0x555db7d5b0e0;  1 drivers
v0x555db7758f20_0 .net "cin", 0 0, L_0x555db7d5a820;  alias, 1 drivers
v0x555db77604e0_0 .net "cout", 0 0, L_0x555db7d5aeb0;  alias, 1 drivers
v0x555db7760580_0 .net "cout1", 0 0, L_0x555db7d5ac80;  1 drivers
v0x555db775ddb0_0 .net "cout2", 0 0, L_0x555db7d5adf0;  1 drivers
v0x555db775de50_0 .net "s1", 0 0, L_0x555db7d5ac10;  1 drivers
S_0x555db785ecf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7861420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5ac10 .functor XOR 1, L_0x555db7d5afb0, L_0x555db7d5b0e0, C4<0>, C4<0>;
L_0x555db7d5ac80 .functor AND 1, L_0x555db7d5afb0, L_0x555db7d5b0e0, C4<1>, C4<1>;
v0x555db777adc0_0 .net "S", 0 0, L_0x555db7d5ac10;  alias, 1 drivers
v0x555db7778690_0 .net "a", 0 0, L_0x555db7d5afb0;  alias, 1 drivers
v0x555db7767460_0 .net "b", 0 0, L_0x555db7d5b0e0;  alias, 1 drivers
v0x555db7767500_0 .net "cout", 0 0, L_0x555db7d5ac80;  alias, 1 drivers
S_0x555db785c5c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7861420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5acf0 .functor XOR 1, L_0x555db7d5a820, L_0x555db7d5ac10, C4<0>, C4<0>;
L_0x555db7d5adf0 .functor AND 1, L_0x555db7d5a820, L_0x555db7d5ac10, C4<1>, C4<1>;
v0x555db7764d00_0 .net "S", 0 0, L_0x555db7d5acf0;  alias, 1 drivers
v0x555db776e9f0_0 .net "a", 0 0, L_0x555db7d5a820;  alias, 1 drivers
v0x555db776c2c0_0 .net "b", 0 0, L_0x555db7d5ac10;  alias, 1 drivers
v0x555db776c360_0 .net "cout", 0 0, L_0x555db7d5adf0;  alias, 1 drivers
S_0x555db77deff0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7885050;
 .timescale 0 0;
P_0x555db725b650 .param/l "i" 0 3 28, +C4<010>;
S_0x555db781ab40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77deff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5b540 .functor OR 1, L_0x555db7d5b310, L_0x555db7d5b480, C4<0>, C4<0>;
v0x555db7721930_0 .net "S", 0 0, L_0x555db7d5b380;  1 drivers
v0x555db7737c80_0 .net "a", 0 0, L_0x555db7d5b640;  1 drivers
v0x555db7737d20_0 .net "b", 0 0, L_0x555db7d5b770;  1 drivers
v0x555db7735520_0 .net "cin", 0 0, L_0x555db7d5aeb0;  alias, 1 drivers
v0x555db773cae0_0 .net "cout", 0 0, L_0x555db7d5b540;  alias, 1 drivers
v0x555db773cb80_0 .net "cout1", 0 0, L_0x555db7d5b310;  1 drivers
v0x555db773a3b0_0 .net "cout2", 0 0, L_0x555db7d5b480;  1 drivers
v0x555db773a450_0 .net "s1", 0 0, L_0x555db7d5b2a0;  1 drivers
S_0x555db7818410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db781ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5b2a0 .functor XOR 1, L_0x555db7d5b640, L_0x555db7d5b770, C4<0>, C4<0>;
L_0x555db7d5b310 .functor AND 1, L_0x555db7d5b640, L_0x555db7d5b770, C4<1>, C4<1>;
v0x555db7742680_0 .net "S", 0 0, L_0x555db7d5b2a0;  alias, 1 drivers
v0x555db773ff20_0 .net "a", 0 0, L_0x555db7d5b640;  alias, 1 drivers
v0x555db77474e0_0 .net "b", 0 0, L_0x555db7d5b770;  alias, 1 drivers
v0x555db7747580_0 .net "cout", 0 0, L_0x555db7d5b310;  alias, 1 drivers
S_0x555db7815ce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db781ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5b380 .functor XOR 1, L_0x555db7d5aeb0, L_0x555db7d5b2a0, C4<0>, C4<0>;
L_0x555db7d5b480 .functor AND 1, L_0x555db7d5aeb0, L_0x555db7d5b2a0, C4<1>, C4<1>;
v0x555db7744db0_0 .net "S", 0 0, L_0x555db7d5b380;  alias, 1 drivers
v0x555db771f1c0_0 .net "a", 0 0, L_0x555db7d5aeb0;  alias, 1 drivers
v0x555db7724090_0 .net "b", 0 0, L_0x555db7d5b2a0;  alias, 1 drivers
v0x555db7724130_0 .net "cout", 0 0, L_0x555db7d5b480;  alias, 1 drivers
S_0x555db78135b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7885050;
 .timescale 0 0;
P_0x555db7259ee0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7810e80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78135b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5bbd0 .functor OR 1, L_0x555db7d5b950, L_0x555db7d5bb10, C4<0>, C4<0>;
v0x555db770bc70_0 .net "S", 0 0, L_0x555db7d5b9c0;  1 drivers
v0x555db770fa70_0 .net "a", 0 0, L_0x555db7d5bcd0;  1 drivers
v0x555db770fb10_0 .net "b", 0 0, L_0x555db7d5be00;  1 drivers
v0x555db7701f60_0 .net "cin", 0 0, L_0x555db7d5b540;  alias, 1 drivers
v0x555db770aa40_0 .net "cout", 0 0, L_0x555db7d5bbd0;  alias, 1 drivers
v0x555db770aae0_0 .net "cout1", 0 0, L_0x555db7d5b950;  1 drivers
v0x555db77082e0_0 .net "cout2", 0 0, L_0x555db7d5bb10;  1 drivers
v0x555db7708380_0 .net "s1", 0 0, L_0x555db7d5b8e0;  1 drivers
S_0x555db780e750 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7810e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5b8e0 .functor XOR 1, L_0x555db7d5bcd0, L_0x555db7d5be00, C4<0>, C4<0>;
L_0x555db7d5b950 .functor AND 1, L_0x555db7d5bcd0, L_0x555db7d5be00, C4<1>, C4<1>;
v0x555db77307b0_0 .net "S", 0 0, L_0x555db7d5b8e0;  alias, 1 drivers
v0x555db772e050_0 .net "a", 0 0, L_0x555db7d5bcd0;  alias, 1 drivers
v0x555db772aa70_0 .net "b", 0 0, L_0x555db7d5be00;  alias, 1 drivers
v0x555db772ab10_0 .net "cout", 0 0, L_0x555db7d5b950;  alias, 1 drivers
S_0x555db780c020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7810e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5b9c0 .functor XOR 1, L_0x555db7d5b540, L_0x555db7d5b8e0, C4<0>, C4<0>;
L_0x555db7d5bb10 .functor AND 1, L_0x555db7d5b540, L_0x555db7d5b8e0, C4<1>, C4<1>;
v0x555db7728310_0 .net "S", 0 0, L_0x555db7d5b9c0;  alias, 1 drivers
v0x555db771d010_0 .net "a", 0 0, L_0x555db7d5b540;  alias, 1 drivers
v0x555db771e640_0 .net "b", 0 0, L_0x555db7d5b8e0;  alias, 1 drivers
v0x555db771e6e0_0 .net "cout", 0 0, L_0x555db7d5bb10;  alias, 1 drivers
S_0x555db78098f0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7885050;
 .timescale 0 0;
P_0x555db729c7e0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db77ae0e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78098f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5c270 .functor OR 1, L_0x555db7d5bff0, L_0x555db7d5c1b0, C4<0>, C4<0>;
v0x555db76cb450_0 .net "S", 0 0, L_0x555db7d5c060;  1 drivers
v0x555db76e17a0_0 .net "a", 0 0, L_0x555db7d5c370;  1 drivers
v0x555db76e1840_0 .net "b", 0 0, L_0x555db7d5c5b0;  1 drivers
v0x555db76df040_0 .net "cin", 0 0, L_0x555db7d5bbd0;  alias, 1 drivers
v0x555db76e6600_0 .net "cout", 0 0, L_0x555db7d5c270;  alias, 1 drivers
v0x555db76e66a0_0 .net "cout1", 0 0, L_0x555db7d5bff0;  1 drivers
v0x555db76e3ed0_0 .net "cout2", 0 0, L_0x555db7d5c1b0;  1 drivers
v0x555db76e3f70_0 .net "s1", 0 0, L_0x555db7d5bf80;  1 drivers
S_0x555db77ab9b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77ae0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5bf80 .functor XOR 1, L_0x555db7d5c370, L_0x555db7d5c5b0, C4<0>, C4<0>;
L_0x555db7d5bff0 .functor AND 1, L_0x555db7d5c370, L_0x555db7d5c5b0, C4<1>, C4<1>;
v0x555db76ec1a0_0 .net "S", 0 0, L_0x555db7d5bf80;  alias, 1 drivers
v0x555db76e9a40_0 .net "a", 0 0, L_0x555db7d5c370;  alias, 1 drivers
v0x555db76f1000_0 .net "b", 0 0, L_0x555db7d5c5b0;  alias, 1 drivers
v0x555db76f10a0_0 .net "cout", 0 0, L_0x555db7d5bff0;  alias, 1 drivers
S_0x555db77a9280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77ae0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5c060 .functor XOR 1, L_0x555db7d5bbd0, L_0x555db7d5bf80, C4<0>, C4<0>;
L_0x555db7d5c1b0 .functor AND 1, L_0x555db7d5bbd0, L_0x555db7d5bf80, C4<1>, C4<1>;
v0x555db76ee8d0_0 .net "S", 0 0, L_0x555db7d5c060;  alias, 1 drivers
v0x555db76c8ce0_0 .net "a", 0 0, L_0x555db7d5bbd0;  alias, 1 drivers
v0x555db76cdbb0_0 .net "b", 0 0, L_0x555db7d5bf80;  alias, 1 drivers
v0x555db76cdc50_0 .net "cout", 0 0, L_0x555db7d5c1b0;  alias, 1 drivers
S_0x555db77a6b50 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7885050;
 .timescale 0 0;
P_0x555db72c1530 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db77a4420 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77a6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5c8f0 .functor OR 1, L_0x555db7d5c6c0, L_0x555db7d5c830, C4<0>, C4<0>;
v0x555db76b6d70_0 .net "S", 0 0, L_0x555db7d5c730;  1 drivers
v0x555db76b9590_0 .net "a", 0 0, L_0x555db7d5c9f0;  1 drivers
v0x555db76b9630_0 .net "b", 0 0, L_0x555db7d5cb20;  1 drivers
v0x555db76b0700_0 .net "cin", 0 0, L_0x555db7d5c270;  alias, 1 drivers
v0x555db76adfa0_0 .net "cout", 0 0, L_0x555db7d5c8f0;  alias, 1 drivers
v0x555db76ae040_0 .net "cout1", 0 0, L_0x555db7d5c6c0;  1 drivers
v0x555db76b5560_0 .net "cout2", 0 0, L_0x555db7d5c830;  1 drivers
v0x555db76b5600_0 .net "s1", 0 0, L_0x555db7d5c650;  1 drivers
S_0x555db77a1cf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77a4420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5c650 .functor XOR 1, L_0x555db7d5c9f0, L_0x555db7d5cb20, C4<0>, C4<0>;
L_0x555db7d5c6c0 .functor AND 1, L_0x555db7d5c9f0, L_0x555db7d5cb20, C4<1>, C4<1>;
v0x555db76da2d0_0 .net "S", 0 0, L_0x555db7d5c650;  alias, 1 drivers
v0x555db76d7b70_0 .net "a", 0 0, L_0x555db7d5c9f0;  alias, 1 drivers
v0x555db76d4590_0 .net "b", 0 0, L_0x555db7d5cb20;  alias, 1 drivers
v0x555db76d4630_0 .net "cout", 0 0, L_0x555db7d5c6c0;  alias, 1 drivers
S_0x555db779f5c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77a4420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5c730 .functor XOR 1, L_0x555db7d5c270, L_0x555db7d5c650, C4<0>, C4<0>;
L_0x555db7d5c830 .functor AND 1, L_0x555db7d5c270, L_0x555db7d5c650, C4<1>, C4<1>;
v0x555db76d1e30_0 .net "S", 0 0, L_0x555db7d5c730;  alias, 1 drivers
v0x555db76c6b30_0 .net "a", 0 0, L_0x555db7d5c270;  alias, 1 drivers
v0x555db76c8160_0 .net "b", 0 0, L_0x555db7d5c650;  alias, 1 drivers
v0x555db76c8200_0 .net "cout", 0 0, L_0x555db7d5c830;  alias, 1 drivers
S_0x555db779ce90 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7885050;
 .timescale 0 0;
P_0x555db72e2740 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db77f3490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db779ce90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5d030 .functor OR 1, L_0x555db7d5ce40, L_0x555db7d5cf70, C4<0>, C4<0>;
v0x555db76aab60_0 .net "S", 0 0, L_0x555db7d5ceb0;  1 drivers
v0x555db76a8430_0 .net "a", 0 0, L_0x555db7d5d130;  1 drivers
v0x555db76a84d0_0 .net "b", 0 0, L_0x555db7d5d260;  1 drivers
v0x555db769e830_0 .net "cin", 0 0, L_0x555db7d5c8f0;  alias, 1 drivers
v0x555db769c0d0_0 .net "cout", 0 0, L_0x555db7d5d030;  alias, 1 drivers
v0x555db769c170_0 .net "cout1", 0 0, L_0x555db7d5ce40;  1 drivers
v0x555db7698af0_0 .net "cout2", 0 0, L_0x555db7d5cf70;  1 drivers
v0x555db7698b90_0 .net "s1", 0 0, L_0x555db7d5cdd0;  1 drivers
S_0x555db77f0d60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77f3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5cdd0 .functor XOR 1, L_0x555db7d5d130, L_0x555db7d5d260, C4<0>, C4<0>;
L_0x555db7d5ce40 .functor AND 1, L_0x555db7d5d130, L_0x555db7d5d260, C4<1>, C4<1>;
v0x555db76b2e30_0 .net "S", 0 0, L_0x555db7d5cdd0;  alias, 1 drivers
v0x555db768d240_0 .net "a", 0 0, L_0x555db7d5d130;  alias, 1 drivers
v0x555db7692110_0 .net "b", 0 0, L_0x555db7d5d260;  alias, 1 drivers
v0x555db76921b0_0 .net "cout", 0 0, L_0x555db7d5ce40;  alias, 1 drivers
S_0x555db77ee630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77f3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5ceb0 .functor XOR 1, L_0x555db7d5c8f0, L_0x555db7d5cdd0, C4<0>, C4<0>;
L_0x555db7d5cf70 .functor AND 1, L_0x555db7d5c8f0, L_0x555db7d5cdd0, C4<1>, C4<1>;
v0x555db768f9b0_0 .net "S", 0 0, L_0x555db7d5ceb0;  alias, 1 drivers
v0x555db76a5d00_0 .net "a", 0 0, L_0x555db7d5c8f0;  alias, 1 drivers
v0x555db76a35a0_0 .net "b", 0 0, L_0x555db7d5cdd0;  alias, 1 drivers
v0x555db76a3640_0 .net "cout", 0 0, L_0x555db7d5cf70;  alias, 1 drivers
S_0x555db77ebf00 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7885050;
 .timescale 0 0;
P_0x555db72ff810 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db77e97d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77ebf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d5d690 .functor OR 1, L_0x555db7d5d410, L_0x555db7d5d5d0, C4<0>, C4<0>;
v0x555db76fad90_0 .net "S", 0 0, L_0x555db7d5d480;  1 drivers
v0x555db7679dd0_0 .net "a", 0 0, L_0x555db7d5d750;  1 drivers
v0x555db7679e70_0 .net "b", 0 0, L_0x555db7d5d880;  1 drivers
v0x555db76f2850_0 .net "cin", 0 0, L_0x555db7d5d030;  alias, 1 drivers
v0x555db7666500_0 .net "cout", 0 0, L_0x555db7d5d690;  alias, 1 drivers
v0x555db76665a0_0 .net "cout1", 0 0, L_0x555db7d5d410;  1 drivers
v0x555db7673da0_0 .net "cout2", 0 0, L_0x555db7d5d5d0;  1 drivers
v0x555db7673e40_0 .net "s1", 0 0, L_0x555db7d5cd60;  1 drivers
S_0x555db77e70a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77e97d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5cd60 .functor XOR 1, L_0x555db7d5d750, L_0x555db7d5d880, C4<0>, C4<0>;
L_0x555db7d5d410 .functor AND 1, L_0x555db7d5d750, L_0x555db7d5d880, C4<1>, C4<1>;
v0x555db7696390_0 .net "S", 0 0, L_0x555db7d5cd60;  alias, 1 drivers
v0x555db768b090_0 .net "a", 0 0, L_0x555db7d5d750;  alias, 1 drivers
v0x555db768c6c0_0 .net "b", 0 0, L_0x555db7d5d880;  alias, 1 drivers
v0x555db768c760_0 .net "cout", 0 0, L_0x555db7d5d410;  alias, 1 drivers
S_0x555db77e4970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77e97d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d5d480 .functor XOR 1, L_0x555db7d5d030, L_0x555db7d5cd60, C4<0>, C4<0>;
L_0x555db7d5d5d0 .functor AND 1, L_0x555db7d5d030, L_0x555db7d5cd60, C4<1>, C4<1>;
v0x555db767daf0_0 .net "S", 0 0, L_0x555db7d5d480;  alias, 1 drivers
v0x555db76f4a10_0 .net "a", 0 0, L_0x555db7d5d030;  alias, 1 drivers
v0x555db76fd4f0_0 .net "b", 0 0, L_0x555db7d5cd60;  alias, 1 drivers
v0x555db76fd590_0 .net "cout", 0 0, L_0x555db7d5d5d0;  alias, 1 drivers
S_0x555db77e2240 .scope module, "ins2" "subtractor_Nbit" 3 141, 3 36 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7311620 .param/l "N" 0 3 36, +C4<00000000000000000000000000000100>;
L_0x555db7d64290 .functor NOT 4, L_0x555db7d66a50, C4<0000>, C4<0000>, C4<0000>;
L_0x7f49c55ba8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d64180 .functor BUFZ 1, L_0x7f49c55ba8e0, C4<0>, C4<0>, C4<0>;
L_0x555db7d64500 .functor NOT 1, L_0x555db7d64460, C4<0>, C4<0>, C4<0>;
v0x555db74ffc40_0 .net "D", 3 0, L_0x555db7d641f0;  alias, 1 drivers
v0x555db74fd510_0 .net *"_ivl_35", 0 0, L_0x555db7d64180;  1 drivers
v0x555db74ef000_0 .net "a", 3 0, L_0x555db7d669b0;  1 drivers
v0x555db74ec8a0_0 .net "abs_D", 3 0, L_0x555db7d667d0;  alias, 1 drivers
v0x555db74f3e60_0 .net "b", 3 0, L_0x555db7d66a50;  1 drivers
v0x555db74f1730_0 .net "b_comp", 3 0, L_0x555db7d64290;  1 drivers
v0x555db74d6000_0 .net "carry", 4 0, L_0x555db7d64340;  1 drivers
v0x555db74d38a0_0 .net "cin", 0 0, L_0x7f49c55ba8e0;  1 drivers
v0x555db74dae60_0 .net "is_pos", 0 0, L_0x555db7d64460;  1 drivers
v0x555db74d8730_0 .net "negative", 0 0, L_0x555db7d64500;  alias, 1 drivers
v0x555db74b2b40_0 .net "twos", 3 0, L_0x555db7d66610;  1 drivers
L_0x555db7d625f0 .part L_0x555db7d669b0, 0, 1;
L_0x555db7d62720 .part L_0x555db7d64290, 0, 1;
L_0x555db7d62850 .part L_0x555db7d64340, 0, 1;
L_0x555db7d62ce0 .part L_0x555db7d669b0, 1, 1;
L_0x555db7d62e10 .part L_0x555db7d64290, 1, 1;
L_0x555db7d62f40 .part L_0x555db7d64340, 1, 1;
L_0x555db7d63500 .part L_0x555db7d669b0, 2, 1;
L_0x555db7d63630 .part L_0x555db7d64290, 2, 1;
L_0x555db7d637b0 .part L_0x555db7d64340, 2, 1;
L_0x555db7d63c40 .part L_0x555db7d669b0, 3, 1;
L_0x555db7d63e00 .part L_0x555db7d64290, 3, 1;
L_0x555db7d63fc0 .part L_0x555db7d64340, 3, 1;
L_0x555db7d641f0 .concat8 [ 1 1 1 1], L_0x555db7d62370, L_0x555db7d62a60, L_0x555db7d63280, L_0x555db7d639c0;
LS_0x555db7d64340_0_0 .concat8 [ 1 1 1 1], L_0x555db7d64180, L_0x555db7d62580, L_0x555db7d62c70, L_0x555db7d63490;
LS_0x555db7d64340_0_4 .concat8 [ 1 0 0 0], L_0x555db7d63bd0;
L_0x555db7d64340 .concat8 [ 4 1 0 0], LS_0x555db7d64340_0_0, LS_0x555db7d64340_0_4;
L_0x555db7d64460 .part L_0x555db7d64340, 4, 1;
L_0x555db7d667d0 .functor MUXZ 4, L_0x555db7d66610, L_0x555db7d641f0, L_0x555db7d64460, C4<>;
S_0x555db77c7370 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db77e2240;
 .timescale 0 0;
P_0x555db731d850 .param/l "i" 0 3 50, +C4<00>;
S_0x555db77daf40 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db77c7370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d62580 .functor OR 1, L_0x555db7d622b0, L_0x555db7d62510, C4<0>, C4<0>;
v0x555db7610ad0_0 .net "S", 0 0, L_0x555db7d62370;  1 drivers
v0x555db75f53a0_0 .net "a", 0 0, L_0x555db7d625f0;  1 drivers
v0x555db75f5440_0 .net "b", 0 0, L_0x555db7d62720;  1 drivers
v0x555db75f2c40_0 .net "cin", 0 0, L_0x555db7d62850;  1 drivers
v0x555db75f2ce0_0 .net "cout", 0 0, L_0x555db7d62580;  1 drivers
v0x555db75fa200_0 .net "cout1", 0 0, L_0x555db7d622b0;  1 drivers
v0x555db75fa2a0_0 .net "cout2", 0 0, L_0x555db7d62510;  1 drivers
v0x555db75f7ad0_0 .net "s1", 0 0, L_0x555db7d621f0;  1 drivers
S_0x555db77d8810 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77daf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d621f0 .functor XOR 1, L_0x555db7d625f0, L_0x555db7d62720, C4<0>, C4<0>;
L_0x555db7d622b0 .functor AND 1, L_0x555db7d625f0, L_0x555db7d62720, C4<1>, C4<1>;
v0x555db76217b0_0 .net "S", 0 0, L_0x555db7d621f0;  alias, 1 drivers
v0x555db761efe0_0 .net "a", 0 0, L_0x555db7d625f0;  alias, 1 drivers
v0x555db761c8b0_0 .net "b", 0 0, L_0x555db7d62720;  alias, 1 drivers
v0x555db761c950_0 .net "cout", 0 0, L_0x555db7d622b0;  alias, 1 drivers
S_0x555db77d60e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77daf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d62370 .functor XOR 1, L_0x555db7d62850, L_0x555db7d621f0, C4<0>, C4<0>;
L_0x555db7d62510 .functor AND 1, L_0x555db7d62850, L_0x555db7d621f0, C4<1>, C4<1>;
v0x555db760e3a0_0 .net "S", 0 0, L_0x555db7d62370;  alias, 1 drivers
v0x555db760bc40_0 .net "a", 0 0, L_0x555db7d62850;  alias, 1 drivers
v0x555db7613200_0 .net "b", 0 0, L_0x555db7d621f0;  alias, 1 drivers
v0x555db76132a0_0 .net "cout", 0 0, L_0x555db7d62510;  alias, 1 drivers
S_0x555db77d39b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db77e2240;
 .timescale 0 0;
P_0x555db7348090 .param/l "i" 0 3 50, +C4<01>;
S_0x555db77d1280 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db77d39b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d62c70 .functor OR 1, L_0x555db7d629f0, L_0x555db7d62c00, C4<0>, C4<0>;
v0x555db75ed0d0_0 .net "S", 0 0, L_0x555db7d62a60;  1 drivers
v0x555db75e34d0_0 .net "a", 0 0, L_0x555db7d62ce0;  1 drivers
v0x555db75e3570_0 .net "b", 0 0, L_0x555db7d62e10;  1 drivers
v0x555db75e0d70_0 .net "cin", 0 0, L_0x555db7d62f40;  1 drivers
v0x555db75e0e10_0 .net "cout", 0 0, L_0x555db7d62c70;  1 drivers
v0x555db75dd790_0 .net "cout1", 0 0, L_0x555db7d629f0;  1 drivers
v0x555db75dd830_0 .net "cout2", 0 0, L_0x555db7d62c00;  1 drivers
v0x555db75db030_0 .net "s1", 0 0, L_0x555db7d62980;  1 drivers
S_0x555db77ceb50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77d1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d62980 .functor XOR 1, L_0x555db7d62ce0, L_0x555db7d62e10, C4<0>, C4<0>;
L_0x555db7d629f0 .functor AND 1, L_0x555db7d62ce0, L_0x555db7d62e10, C4<1>, C4<1>;
v0x555db75d1ee0_0 .net "S", 0 0, L_0x555db7d62980;  alias, 1 drivers
v0x555db75d6db0_0 .net "a", 0 0, L_0x555db7d62ce0;  alias, 1 drivers
v0x555db75d4650_0 .net "b", 0 0, L_0x555db7d62e10;  alias, 1 drivers
v0x555db75d46f0_0 .net "cout", 0 0, L_0x555db7d629f0;  alias, 1 drivers
S_0x555db77cc420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77d1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d62a60 .functor XOR 1, L_0x555db7d62f40, L_0x555db7d62980, C4<0>, C4<0>;
L_0x555db7d62c00 .functor AND 1, L_0x555db7d62f40, L_0x555db7d62980, C4<1>, C4<1>;
v0x555db75ea9a0_0 .net "S", 0 0, L_0x555db7d62a60;  alias, 1 drivers
v0x555db75e8240_0 .net "a", 0 0, L_0x555db7d62f40;  alias, 1 drivers
v0x555db75ef800_0 .net "b", 0 0, L_0x555db7d62980;  alias, 1 drivers
v0x555db75ef8a0_0 .net "cout", 0 0, L_0x555db7d62c00;  alias, 1 drivers
S_0x555db77c9cf0 .scope generate, "genblk1[2]" "genblk1[2]" 3 50, 3 50 0, S_0x555db77e2240;
 .timescale 0 0;
P_0x555db735f600 .param/l "i" 0 3 50, +C4<010>;
S_0x555db77c58e0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db77c9cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d63490 .functor OR 1, L_0x555db7d631c0, L_0x555db7d63420, C4<0>, C4<0>;
v0x555db75bb000_0 .net "S", 0 0, L_0x555db7d63280;  1 drivers
v0x555db759eec0_0 .net "a", 0 0, L_0x555db7d63500;  1 drivers
v0x555db759ef60_0 .net "b", 0 0, L_0x555db7d63630;  1 drivers
v0x555db759c760_0 .net "cin", 0 0, L_0x555db7d637b0;  1 drivers
v0x555db759c800_0 .net "cout", 0 0, L_0x555db7d63490;  1 drivers
v0x555db75a3d20_0 .net "cout1", 0 0, L_0x555db7d631c0;  1 drivers
v0x555db75a3dc0_0 .net "cout2", 0 0, L_0x555db7d63420;  1 drivers
v0x555db75a15f0_0 .net "s1", 0 0, L_0x555db7d630b0;  1 drivers
S_0x555db77c30b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77c58e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d630b0 .functor XOR 1, L_0x555db7d63500, L_0x555db7d63630, C4<0>, C4<0>;
L_0x555db7d631c0 .functor AND 1, L_0x555db7d63500, L_0x555db7d63630, C4<1>, C4<1>;
v0x555db75cfd30_0 .net "S", 0 0, L_0x555db7d630b0;  alias, 1 drivers
v0x555db75d1360_0 .net "a", 0 0, L_0x555db7d63500;  alias, 1 drivers
v0x555db75be990_0 .net "b", 0 0, L_0x555db7d63630;  alias, 1 drivers
v0x555db75bea30_0 .net "cout", 0 0, L_0x555db7d631c0;  alias, 1 drivers
S_0x555db77c0980 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77c58e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d63280 .functor XOR 1, L_0x555db7d637b0, L_0x555db7d630b0, C4<0>, C4<0>;
L_0x555db7d63420 .functor AND 1, L_0x555db7d637b0, L_0x555db7d630b0, C4<1>, C4<1>;
v0x555db75c2790_0 .net "S", 0 0, L_0x555db7d63280;  alias, 1 drivers
v0x555db75b4c80_0 .net "a", 0 0, L_0x555db7d637b0;  alias, 1 drivers
v0x555db75bd760_0 .net "b", 0 0, L_0x555db7d630b0;  alias, 1 drivers
v0x555db75bd800_0 .net "cout", 0 0, L_0x555db7d63420;  alias, 1 drivers
S_0x555db77be250 .scope generate, "genblk1[3]" "genblk1[3]" 3 50, 3 50 0, S_0x555db77e2240;
 .timescale 0 0;
P_0x555db7373610 .param/l "i" 0 3 50, +C4<011>;
S_0x555db77bbb20 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db77be250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d63bd0 .functor OR 1, L_0x555db7d63950, L_0x555db7d63b60, C4<0>, C4<0>;
v0x555db7596bf0_0 .net "S", 0 0, L_0x555db7d639c0;  1 drivers
v0x555db758cff0_0 .net "a", 0 0, L_0x555db7d63c40;  1 drivers
v0x555db758d090_0 .net "b", 0 0, L_0x555db7d63e00;  1 drivers
v0x555db758a890_0 .net "cin", 0 0, L_0x555db7d63fc0;  1 drivers
v0x555db758a930_0 .net "cout", 0 0, L_0x555db7d63bd0;  1 drivers
v0x555db75872b0_0 .net "cout1", 0 0, L_0x555db7d63950;  1 drivers
v0x555db7587350_0 .net "cout2", 0 0, L_0x555db7d63b60;  1 drivers
v0x555db7584b50_0 .net "s1", 0 0, L_0x555db7d638e0;  1 drivers
S_0x555db77b93f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77bbb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d638e0 .functor XOR 1, L_0x555db7d63c40, L_0x555db7d63e00, C4<0>, C4<0>;
L_0x555db7d63950 .functor AND 1, L_0x555db7d63c40, L_0x555db7d63e00, C4<1>, C4<1>;
v0x555db757ba00_0 .net "S", 0 0, L_0x555db7d638e0;  alias, 1 drivers
v0x555db75808d0_0 .net "a", 0 0, L_0x555db7d63c40;  alias, 1 drivers
v0x555db757e170_0 .net "b", 0 0, L_0x555db7d63e00;  alias, 1 drivers
v0x555db757e210_0 .net "cout", 0 0, L_0x555db7d63950;  alias, 1 drivers
S_0x555db77b6cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77bbb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d639c0 .functor XOR 1, L_0x555db7d63fc0, L_0x555db7d638e0, C4<0>, C4<0>;
L_0x555db7d63b60 .functor AND 1, L_0x555db7d63fc0, L_0x555db7d638e0, C4<1>, C4<1>;
v0x555db75944c0_0 .net "S", 0 0, L_0x555db7d639c0;  alias, 1 drivers
v0x555db7591d60_0 .net "a", 0 0, L_0x555db7d63fc0;  alias, 1 drivers
v0x555db7599320_0 .net "b", 0 0, L_0x555db7d638e0;  alias, 1 drivers
v0x555db75993c0_0 .net "cout", 0 0, L_0x555db7d63b60;  alias, 1 drivers
S_0x555db77b4590 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db77e2240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x555db738bdf0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000100>;
L_0x555db7d64570 .functor NOT 4, L_0x555db7d641f0, C4<0000>, C4<0000>, C4<0000>;
v0x555db74fade0_0 .net "cout", 0 0, L_0x555db7d66740;  1 drivers
v0x555db74f8680_0 .net "i", 3 0, L_0x555db7d641f0;  alias, 1 drivers
v0x555db7502370_0 .net "o", 3 0, L_0x555db7d66610;  alias, 1 drivers
v0x555db7502410_0 .net "temp2", 3 0, L_0x555db7d64570;  1 drivers
S_0x555db77708e0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db77b4590;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7329400 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55ba898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d666b0 .functor BUFZ 1, L_0x7f49c55ba898, C4<0>, C4<0>, C4<0>;
L_0x555db7d66740 .functor BUFZ 1, L_0x555db7d661d0, C4<0>, C4<0>, C4<0>;
v0x555db75135a0_0 .net "S", 3 0, L_0x555db7d66610;  alias, 1 drivers
v0x555db7507180_0 .net "a", 3 0, L_0x555db7d64570;  alias, 1 drivers
L_0x7f49c55ba850 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7510e70_0 .net "b", 3 0, L_0x7f49c55ba850;  1 drivers
v0x555db750e740 .array "carry", 0 4;
v0x555db750e740_0 .net v0x555db750e740 0, 0 0, L_0x555db7d666b0; 1 drivers
v0x555db750e740_1 .net v0x555db750e740 1, 0 0, L_0x555db7d64bc0; 1 drivers
v0x555db750e740_2 .net v0x555db750e740 2, 0 0, L_0x555db7d652c0; 1 drivers
v0x555db750e740_3 .net v0x555db750e740 3, 0 0, L_0x555db7d65a80; 1 drivers
v0x555db750e740_4 .net v0x555db750e740 4, 0 0, L_0x555db7d661d0; 1 drivers
v0x555db750c010_0 .net "cin", 0 0, L_0x7f49c55ba898;  1 drivers
v0x555db750c0b0_0 .net "cout", 0 0, L_0x555db7d66740;  alias, 1 drivers
L_0x555db7d64d00 .part L_0x555db7d64570, 0, 1;
L_0x555db7d64e50 .part L_0x7f49c55ba850, 0, 1;
L_0x555db7d65400 .part L_0x555db7d64570, 1, 1;
L_0x555db7d655c0 .part L_0x7f49c55ba850, 1, 1;
L_0x555db7d65bc0 .part L_0x555db7d64570, 2, 1;
L_0x555db7d65cf0 .part L_0x7f49c55ba850, 2, 1;
L_0x555db7d662d0 .part L_0x555db7d64570, 3, 1;
L_0x555db7d66400 .part L_0x7f49c55ba850, 3, 1;
L_0x555db7d66610 .concat8 [ 1 1 1 1], L_0x555db7d64910, L_0x555db7d650a0, L_0x555db7d65810, L_0x555db7d65f60;
S_0x555db7799290 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db77708e0;
 .timescale 0 0;
P_0x555db73357f0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7796a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7799290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d64bc0 .functor OR 1, L_0x555db7d64830, L_0x555db7d64aa0, C4<0>, C4<0>;
v0x555db7568280_0 .net "S", 0 0, L_0x555db7d64910;  1 drivers
v0x555db7565b50_0 .net "a", 0 0, L_0x555db7d64d00;  1 drivers
v0x555db7565bf0_0 .net "b", 0 0, L_0x555db7d64e50;  1 drivers
v0x555db753ff60_0 .net "cin", 0 0, L_0x555db7d666b0;  alias, 1 drivers
v0x555db7540000_0 .net "cout", 0 0, L_0x555db7d64bc0;  alias, 1 drivers
v0x555db7544e30_0 .net "cout1", 0 0, L_0x555db7d64830;  1 drivers
v0x555db7544ed0_0 .net "cout2", 0 0, L_0x555db7d64aa0;  1 drivers
v0x555db75426d0_0 .net "s1", 0 0, L_0x555db7d646e0;  1 drivers
S_0x555db7794330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7796a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d646e0 .functor XOR 1, L_0x555db7d64d00, L_0x555db7d64e50, C4<0>, C4<0>;
L_0x555db7d64830 .functor AND 1, L_0x555db7d64d00, L_0x555db7d64e50, C4<1>, C4<1>;
v0x555db7579850_0 .net "S", 0 0, L_0x555db7d646e0;  alias, 1 drivers
v0x555db757ae80_0 .net "a", 0 0, L_0x555db7d64d00;  alias, 1 drivers
v0x555db7569a90_0 .net "b", 0 0, L_0x555db7d64e50;  alias, 1 drivers
v0x555db7569b30_0 .net "cout", 0 0, L_0x555db7d64830;  alias, 1 drivers
S_0x555db7791c00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7796a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d64910 .functor XOR 1, L_0x555db7d666b0, L_0x555db7d646e0, C4<0>, C4<0>;
L_0x555db7d64aa0 .functor AND 1, L_0x555db7d666b0, L_0x555db7d646e0, C4<1>, C4<1>;
v0x555db756c2b0_0 .net "S", 0 0, L_0x555db7d64910;  alias, 1 drivers
v0x555db7563420_0 .net "a", 0 0, L_0x555db7d666b0;  alias, 1 drivers
v0x555db7560cc0_0 .net "b", 0 0, L_0x555db7d646e0;  alias, 1 drivers
v0x555db7560d60_0 .net "cout", 0 0, L_0x555db7d64aa0;  alias, 1 drivers
S_0x555db778f4d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db77708e0;
 .timescale 0 0;
P_0x555db739fb20 .param/l "i" 0 3 28, +C4<01>;
S_0x555db778cda0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db778f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d652c0 .functor OR 1, L_0x555db7d65010, L_0x555db7d651e0, C4<0>, C4<0>;
v0x555db754b810_0 .net "S", 0 0, L_0x555db7d650a0;  1 drivers
v0x555db75490b0_0 .net "a", 0 0, L_0x555db7d65400;  1 drivers
v0x555db7549150_0 .net "b", 0 0, L_0x555db7d655c0;  1 drivers
v0x555db753ddb0_0 .net "cin", 0 0, L_0x555db7d64bc0;  alias, 1 drivers
v0x555db753f3e0_0 .net "cout", 0 0, L_0x555db7d652c0;  alias, 1 drivers
v0x555db753f480_0 .net "cout1", 0 0, L_0x555db7d65010;  1 drivers
v0x555db7530810_0 .net "cout2", 0 0, L_0x555db7d651e0;  1 drivers
v0x555db75308b0_0 .net "s1", 0 0, L_0x555db7d64f80;  1 drivers
S_0x555db778a670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db778cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d64f80 .functor XOR 1, L_0x555db7d65400, L_0x555db7d655c0, C4<0>, C4<0>;
L_0x555db7d65010 .functor AND 1, L_0x555db7d65400, L_0x555db7d655c0, C4<1>, C4<1>;
v0x555db7558a20_0 .net "S", 0 0, L_0x555db7d64f80;  alias, 1 drivers
v0x555db75562c0_0 .net "a", 0 0, L_0x555db7d65400;  alias, 1 drivers
v0x555db755d880_0 .net "b", 0 0, L_0x555db7d655c0;  alias, 1 drivers
v0x555db755d920_0 .net "cout", 0 0, L_0x555db7d65010;  alias, 1 drivers
S_0x555db7787f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db778cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d650a0 .functor XOR 1, L_0x555db7d64bc0, L_0x555db7d64f80, C4<0>, C4<0>;
L_0x555db7d651e0 .functor AND 1, L_0x555db7d64bc0, L_0x555db7d64f80, C4<1>, C4<1>;
v0x555db755b150_0 .net "S", 0 0, L_0x555db7d650a0;  alias, 1 drivers
v0x555db7551550_0 .net "a", 0 0, L_0x555db7d64bc0;  alias, 1 drivers
v0x555db754edf0_0 .net "b", 0 0, L_0x555db7d64f80;  alias, 1 drivers
v0x555db754ee90_0 .net "cout", 0 0, L_0x555db7d651e0;  alias, 1 drivers
S_0x555db77552f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db77708e0;
 .timescale 0 0;
P_0x555db73e82d0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7752b00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77552f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d65a80 .functor OR 1, L_0x555db7d65780, L_0x555db7d659a0, C4<0>, C4<0>;
v0x555db751dc60_0 .net "S", 0 0, L_0x555db7d65810;  1 drivers
v0x555db752c780_0 .net "a", 0 0, L_0x555db7d65bc0;  1 drivers
v0x555db752c820_0 .net "b", 0 0, L_0x555db7d65cf0;  1 drivers
v0x555db752a050_0 .net "cin", 0 0, L_0x555db7d652c0;  alias, 1 drivers
v0x555db7527920_0 .net "cout", 0 0, L_0x555db7d65a80;  alias, 1 drivers
v0x555db75279c0_0 .net "cout1", 0 0, L_0x555db7d65780;  1 drivers
v0x555db751b500_0 .net "cout2", 0 0, L_0x555db7d659a0;  1 drivers
v0x555db751b5a0_0 .net "s1", 0 0, L_0x555db7d656f0;  1 drivers
S_0x555db77503d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7752b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d656f0 .functor XOR 1, L_0x555db7d65bc0, L_0x555db7d65cf0, C4<0>, C4<0>;
L_0x555db7d65780 .functor AND 1, L_0x555db7d65bc0, L_0x555db7d65cf0, C4<1>, C4<1>;
v0x555db75a7730_0 .net "S", 0 0, L_0x555db7d656f0;  alias, 1 drivers
v0x555db75b0210_0 .net "a", 0 0, L_0x555db7d65bc0;  alias, 1 drivers
v0x555db75adab0_0 .net "b", 0 0, L_0x555db7d65cf0;  alias, 1 drivers
v0x555db75adb50_0 .net "cout", 0 0, L_0x555db7d65780;  alias, 1 drivers
S_0x555db774dca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7752b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d65810 .functor XOR 1, L_0x555db7d652c0, L_0x555db7d656f0, C4<0>, C4<0>;
L_0x555db7d659a0 .functor AND 1, L_0x555db7d652c0, L_0x555db7d656f0, C4<1>, C4<1>;
v0x555db75a5570_0 .net "S", 0 0, L_0x555db7d65810;  alias, 1 drivers
v0x555db7426d50_0 .net "a", 0 0, L_0x555db7d652c0;  alias, 1 drivers
v0x555db74dc160_0 .net "b", 0 0, L_0x555db7d656f0;  alias, 1 drivers
v0x555db74dc200_0 .net "cout", 0 0, L_0x555db7d659a0;  alias, 1 drivers
S_0x555db774b570 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db77708e0;
 .timescale 0 0;
P_0x555db7401d40 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7784f10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db774b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d661d0 .functor OR 1, L_0x555db7d65ed0, L_0x555db7d660f0, C4<0>, C4<0>;
v0x555db74e60f0_0 .net "S", 0 0, L_0x555db7d65f60;  1 drivers
v0x555db74e39c0_0 .net "a", 0 0, L_0x555db7d662d0;  1 drivers
v0x555db74e3a60_0 .net "b", 0 0, L_0x555db7d66400;  1 drivers
v0x555db75098e0_0 .net "cin", 0 0, L_0x555db7d65a80;  alias, 1 drivers
v0x555db7518400_0 .net "cout", 0 0, L_0x555db7d661d0;  alias, 1 drivers
v0x555db75184a0_0 .net "cout1", 0 0, L_0x555db7d65ed0;  1 drivers
v0x555db7515cd0_0 .net "cout2", 0 0, L_0x555db7d660f0;  1 drivers
v0x555db7515d70_0 .net "s1", 0 0, L_0x555db7d65e20;  1 drivers
S_0x555db77826e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7784f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d65e20 .functor XOR 1, L_0x555db7d662d0, L_0x555db7d66400, C4<0>, C4<0>;
L_0x555db7d65ed0 .functor AND 1, L_0x555db7d662d0, L_0x555db7d66400, C4<1>, C4<1>;
v0x555db75251f0_0 .net "S", 0 0, L_0x555db7d65e20;  alias, 1 drivers
v0x555db7522ac0_0 .net "a", 0 0, L_0x555db7d662d0;  alias, 1 drivers
v0x555db7520390_0 .net "b", 0 0, L_0x555db7d66400;  alias, 1 drivers
v0x555db7520430_0 .net "cout", 0 0, L_0x555db7d65ed0;  alias, 1 drivers
S_0x555db777ffb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7784f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d65f60 .functor XOR 1, L_0x555db7d65a80, L_0x555db7d65e20, C4<0>, C4<0>;
L_0x555db7d660f0 .functor AND 1, L_0x555db7d65a80, L_0x555db7d65e20, C4<1>, C4<1>;
v0x555db74e1290_0 .net "S", 0 0, L_0x555db7d65f60;  alias, 1 drivers
v0x555db74deb30_0 .net "a", 0 0, L_0x555db7d65a80;  alias, 1 drivers
v0x555db74e8820_0 .net "b", 0 0, L_0x555db7d65e20;  alias, 1 drivers
v0x555db74e88c0_0 .net "cout", 0 0, L_0x555db7d660f0;  alias, 1 drivers
S_0x555db777d880 .scope module, "ins3" "karatsuba_4" 3 142, 3 107 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7d8ccc0 .functor XOR 1, L_0x555db7d7c110, L_0x555db7d7e7f0, C4<0>, C4<0>;
v0x555db76c0bc0_0 .net "X", 3 0, L_0x555db7d61e20;  alias, 1 drivers
v0x555db76b8820_0 .net "Y", 3 0, L_0x555db7d667d0;  alias, 1 drivers
v0x555db76b7450_0 .net "Z", 7 0, L_0x555db7d97c90;  alias, 1 drivers
L_0x7f49c55bb930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db76bc160_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55bb930;  1 drivers
v0x555db76bc200_0 .net *"_ivl_24", 0 0, L_0x555db7d8ccc0;  1 drivers
L_0x7f49c55bbb28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db76bf7a0_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55bbb28;  1 drivers
L_0x7f49c55bbb70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db76bf860_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bbb70;  1 drivers
L_0x7f49c55bbbb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db76bc4f0_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55bbbb8;  1 drivers
L_0x7f49c55bbc00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db76befd0_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55bbc00;  1 drivers
v0x555db76bd8b0_0 .net "a", 1 0, L_0x555db7d7bc80;  1 drivers
v0x555db76bd970_0 .net "a_abs", 1 0, L_0x555db7d7d220;  1 drivers
v0x555db76bcf30_0 .net "b", 1 0, L_0x555db7d7e360;  1 drivers
v0x555db76bca90_0 .net "b_abs", 1 0, L_0x555db7d7f8b0;  1 drivers
v0x555db76bb050_0 .net "c3", 0 0, L_0x555db7d94b70;  1 drivers
v0x555db76bb0f0_0 .net "c4", 0 0, L_0x555db7d97da0;  1 drivers
v0x555db76ba390_0 .net "neg_a", 0 0, L_0x555db7d7c110;  1 drivers
v0x555db76ba430_0 .net "neg_b", 0 0, L_0x555db7d7e7f0;  1 drivers
v0x555db76847d0_0 .net "temp", 7 0, L_0x555db7d94a60;  1 drivers
v0x555db7684870_0 .net "term1", 7 0, L_0x555db7d91760;  1 drivers
v0x555db767d870_0 .net "term2", 7 0, L_0x555db7d91800;  1 drivers
v0x555db767d910_0 .net "term3", 7 0, L_0x555db7d91910;  1 drivers
v0x555db767d490_0 .net "z0", 3 0, L_0x555db7d7ab00;  1 drivers
v0x555db767d530_0 .net "z1_1", 4 0, L_0x555db7d8cd50;  1 drivers
v0x555db76abc10_0 .net "z1_3", 3 0, L_0x555db7d8a170;  1 drivers
v0x555db76abcb0_0 .net "z1_3_pad", 4 0, L_0x555db7d8a3e0;  1 drivers
v0x555db76a0df0_0 .net "z1_4", 4 0, L_0x555db7d8cb00;  1 drivers
v0x555db769fbb0_0 .net "z1_pad", 4 0, L_0x555db7d915e0;  1 drivers
v0x555db7699c00_0 .net "z2", 3 0, L_0x555db7d715a0;  1 drivers
L_0x555db7d717b0 .part L_0x555db7d61e20, 2, 2;
L_0x555db7d718e0 .part L_0x555db7d667d0, 2, 2;
L_0x555db7d7ad10 .part L_0x555db7d61e20, 0, 2;
L_0x555db7d7adb0 .part L_0x555db7d667d0, 0, 2;
L_0x555db7d7d350 .part L_0x555db7d61e20, 0, 2;
L_0x555db7d7d3f0 .part L_0x555db7d61e20, 2, 2;
L_0x555db7d7f9e0 .part L_0x555db7d667d0, 2, 2;
L_0x555db7d7fa80 .part L_0x555db7d667d0, 0, 2;
L_0x555db7d8a3e0 .concat [ 4 1 0 0], L_0x555db7d8a170, L_0x7f49c55bb930;
L_0x555db7d8cd50 .functor MUXZ 5, L_0x555db7d8a3e0, L_0x555db7d8cb00, L_0x555db7d8ccc0, C4<>;
L_0x555db7d91760 .concat [ 4 4 0 0], L_0x555db7d7ab00, L_0x7f49c55bbb28;
L_0x555db7d91800 .concat [ 2 5 1 0], L_0x7f49c55bbbb8, L_0x555db7d915e0, L_0x7f49c55bbb70;
L_0x555db7d91910 .concat [ 4 4 0 0], L_0x7f49c55bbc00, L_0x555db7d715a0;
S_0x555db777b150 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7653790 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7d7bd20 .functor NOT 2, L_0x555db7d7d3f0, C4<00>, C4<00>, C4<00>;
L_0x7f49c55bb348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d7bf20 .functor BUFZ 1, L_0x7f49c55bb348, C4<0>, C4<0>, C4<0>;
L_0x555db7d7c110 .functor NOT 1, L_0x555db7d7bfe0, C4<0>, C4<0>, C4<0>;
v0x555db7411470_0 .net "D", 1 0, L_0x555db7d7bc80;  alias, 1 drivers
v0x555db7488390_0 .net *"_ivl_21", 0 0, L_0x555db7d7bf20;  1 drivers
v0x555db7490e70_0 .net "a", 1 0, L_0x555db7d7d350;  1 drivers
v0x555db748e710_0 .net "abs_D", 1 0, L_0x555db7d7d220;  alias, 1 drivers
v0x555db74861d0_0 .net "b", 1 0, L_0x555db7d7d3f0;  1 drivers
v0x555db764f530_0 .net "b_comp", 1 0, L_0x555db7d7bd20;  1 drivers
v0x555db765cdd0_0 .net "carry", 2 0, L_0x555db7d7bd90;  1 drivers
v0x555db765a670_0 .net "cin", 0 0, L_0x7f49c55bb348;  1 drivers
v0x555db7661c30_0 .net "is_pos", 0 0, L_0x555db7d7bfe0;  1 drivers
v0x555db765f500_0 .net "negative", 0 0, L_0x555db7d7c110;  alias, 1 drivers
v0x555db764d4b0_0 .net "twos", 1 0, L_0x555db7d7d0a0;  1 drivers
L_0x555db7d7b200 .part L_0x555db7d7d350, 0, 1;
L_0x555db7d7b330 .part L_0x555db7d7bd20, 0, 1;
L_0x555db7d7b460 .part L_0x555db7d7bd90, 0, 1;
L_0x555db7d7b8f0 .part L_0x555db7d7d350, 1, 1;
L_0x555db7d7ba20 .part L_0x555db7d7bd20, 1, 1;
L_0x555db7d7bb50 .part L_0x555db7d7bd90, 1, 1;
L_0x555db7d7bc80 .concat8 [ 1 1 0 0], L_0x555db7d7af80, L_0x555db7d7b670;
L_0x555db7d7bd90 .concat8 [ 1 1 1 0], L_0x555db7d7bf20, L_0x555db7d7b190, L_0x555db7d7b880;
L_0x555db7d7bfe0 .part L_0x555db7d7bd90, 2, 1;
L_0x555db7d7d220 .functor MUXZ 2, L_0x555db7d7d0a0, L_0x555db7d7bc80, L_0x555db7d7bfe0, C4<>;
S_0x555db7778a20 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db777b150;
 .timescale 0 0;
P_0x555db7662ee0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db77762f0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7778a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7b190 .functor OR 1, L_0x555db7d7aec0, L_0x555db7d7b120, C4<0>, C4<0>;
v0x555db74c4130_0 .net "S", 0 0, L_0x555db7d7af80;  1 drivers
v0x555db74c19d0_0 .net "a", 0 0, L_0x555db7d7b200;  1 drivers
v0x555db74c1a70_0 .net "b", 0 0, L_0x555db7d7b330;  1 drivers
v0x555db74be3f0_0 .net "cin", 0 0, L_0x555db7d7b460;  1 drivers
v0x555db74be490_0 .net "cout", 0 0, L_0x555db7d7b190;  1 drivers
v0x555db74bbc90_0 .net "cout1", 0 0, L_0x555db7d7aec0;  1 drivers
v0x555db74bbd30_0 .net "cout2", 0 0, L_0x555db7d7b120;  1 drivers
v0x555db74b0990_0 .net "s1", 0 0, L_0x555db7d7ae50;  1 drivers
S_0x555db7773bc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77762f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7ae50 .functor XOR 1, L_0x555db7d7b200, L_0x555db7d7b330, C4<0>, C4<0>;
L_0x555db7d7aec0 .functor AND 1, L_0x555db7d7b200, L_0x555db7d7b330, C4<1>, C4<1>;
v0x555db74b7ab0_0 .net "S", 0 0, L_0x555db7d7ae50;  alias, 1 drivers
v0x555db74b52b0_0 .net "a", 0 0, L_0x555db7d7b200;  alias, 1 drivers
v0x555db74cb600_0 .net "b", 0 0, L_0x555db7d7b330;  alias, 1 drivers
v0x555db74cb6a0_0 .net "cout", 0 0, L_0x555db7d7aec0;  alias, 1 drivers
S_0x555db7762560 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77762f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7af80 .functor XOR 1, L_0x555db7d7b460, L_0x555db7d7ae50, C4<0>, C4<0>;
L_0x555db7d7b120 .functor AND 1, L_0x555db7d7b460, L_0x555db7d7ae50, C4<1>, C4<1>;
v0x555db74c8ea0_0 .net "S", 0 0, L_0x555db7d7af80;  alias, 1 drivers
v0x555db74d0460_0 .net "a", 0 0, L_0x555db7d7b460;  alias, 1 drivers
v0x555db74cdd30_0 .net "b", 0 0, L_0x555db7d7ae50;  alias, 1 drivers
v0x555db74cddd0_0 .net "cout", 0 0, L_0x555db7d7b120;  alias, 1 drivers
S_0x555db776ee40 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db777b150;
 .timescale 0 0;
P_0x555db7417bf0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db776c650 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db776ee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7b880 .functor OR 1, L_0x555db7d7b600, L_0x555db7d7b810, C4<0>, C4<0>;
v0x555db747fb20_0 .net "S", 0 0, L_0x555db7d7b670;  1 drivers
v0x555db747d3c0_0 .net "a", 0 0, L_0x555db7d7b8f0;  1 drivers
v0x555db747d460_0 .net "b", 0 0, L_0x555db7d7ba20;  1 drivers
v0x555db7484980_0 .net "cin", 0 0, L_0x555db7d7bb50;  1 drivers
v0x555db7484a20_0 .net "cout", 0 0, L_0x555db7d7b880;  1 drivers
v0x555db7482250_0 .net "cout1", 0 0, L_0x555db7d7b600;  1 drivers
v0x555db74822f0_0 .net "cout2", 0 0, L_0x555db7d7b810;  1 drivers
v0x555db745c660_0 .net "s1", 0 0, L_0x555db7d7b590;  1 drivers
S_0x555db7769f20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db776c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7b590 .functor XOR 1, L_0x555db7d7b8f0, L_0x555db7d7ba20, C4<0>, C4<0>;
L_0x555db7d7b600 .functor AND 1, L_0x555db7d7b8f0, L_0x555db7d7ba20, C4<1>, C4<1>;
v0x555db74b1fc0_0 .net "S", 0 0, L_0x555db7d7b590;  alias, 1 drivers
v0x555db749f5f0_0 .net "a", 0 0, L_0x555db7d7b8f0;  alias, 1 drivers
v0x555db74a33f0_0 .net "b", 0 0, L_0x555db7d7ba20;  alias, 1 drivers
v0x555db74a3490_0 .net "cout", 0 0, L_0x555db7d7b600;  alias, 1 drivers
S_0x555db77677f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db776c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7b670 .functor XOR 1, L_0x555db7d7bb50, L_0x555db7d7b590, C4<0>, C4<0>;
L_0x555db7d7b810 .functor AND 1, L_0x555db7d7bb50, L_0x555db7d7b590, C4<1>, C4<1>;
v0x555db74958e0_0 .net "S", 0 0, L_0x555db7d7b670;  alias, 1 drivers
v0x555db749e3c0_0 .net "a", 0 0, L_0x555db7d7bb50;  alias, 1 drivers
v0x555db749bc60_0 .net "b", 0 0, L_0x555db7d7b590;  alias, 1 drivers
v0x555db749bd00_0 .net "cout", 0 0, L_0x555db7d7b810;  alias, 1 drivers
S_0x555db77650c0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db777b150;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db74285a0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d7c1d0 .functor NOT 2, L_0x555db7d7bc80, C4<00>, C4<00>, C4<00>;
v0x555db7429d10_0 .net "cout", 0 0, L_0x555db7d7d1b0;  1 drivers
v0x555db741ea10_0 .net "i", 1 0, L_0x555db7d7bc80;  alias, 1 drivers
v0x555db7420040_0 .net "o", 1 0, L_0x555db7d7d0a0;  alias, 1 drivers
v0x555db74200e0_0 .net "temp2", 1 0, L_0x555db7d7c1d0;  1 drivers
S_0x555db7760910 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db77650c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db74357b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bb300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d7d140 .functor BUFZ 1, L_0x7f49c55bb300, C4<0>, C4<0>, C4<0>;
L_0x555db7d7d1b0 .functor BUFZ 1, L_0x555db7d7ccf0, C4<0>, C4<0>, C4<0>;
v0x555db7436f20_0 .net "S", 1 0, L_0x555db7d7d0a0;  alias, 1 drivers
v0x555db743e4e0_0 .net "a", 1 0, L_0x555db7d7c1d0;  alias, 1 drivers
L_0x7f49c55bb2b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db743bdb0_0 .net "b", 1 0, L_0x7f49c55bb2b8;  1 drivers
v0x555db74321b0 .array "carry", 0 2;
v0x555db74321b0_0 .net v0x555db74321b0 0, 0 0, L_0x555db7d7d140; 1 drivers
v0x555db74321b0_1 .net v0x555db74321b0 1, 0 0, L_0x555db7d7c6f0; 1 drivers
v0x555db74321b0_2 .net v0x555db74321b0 2, 0 0, L_0x555db7d7ccf0; 1 drivers
v0x555db742fa50_0 .net "cin", 0 0, L_0x7f49c55bb300;  1 drivers
v0x555db742c470_0 .net "cout", 0 0, L_0x555db7d7d1b0;  alias, 1 drivers
L_0x555db7d7c7f0 .part L_0x555db7d7c1d0, 0, 1;
L_0x555db7d7c920 .part L_0x7f49c55bb2b8, 0, 1;
L_0x555db7d7cdb0 .part L_0x555db7d7c1d0, 1, 1;
L_0x555db7d7cf70 .part L_0x7f49c55bb2b8, 1, 1;
L_0x555db7d7d0a0 .concat8 [ 1 1 0 0], L_0x555db7d7c4a0, L_0x555db7d7cb30;
S_0x555db775e140 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7760910;
 .timescale 0 0;
P_0x555db7424cd0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db775ba10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db775e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7c6f0 .functor OR 1, L_0x555db7d7c3e0, L_0x555db7d7c5f0, C4<0>, C4<0>;
v0x555db746dc50_0 .net "S", 0 0, L_0x555db7d7c4a0;  1 drivers
v0x555db746b4f0_0 .net "a", 0 0, L_0x555db7d7c7f0;  1 drivers
v0x555db746b590_0 .net "b", 0 0, L_0x555db7d7c920;  1 drivers
v0x555db7467f10_0 .net "cin", 0 0, L_0x555db7d7d140;  alias, 1 drivers
v0x555db7467fb0_0 .net "cout", 0 0, L_0x555db7d7c6f0;  alias, 1 drivers
v0x555db74657b0_0 .net "cout1", 0 0, L_0x555db7d7c3e0;  1 drivers
v0x555db7465850_0 .net "cout2", 0 0, L_0x555db7d7c5f0;  1 drivers
v0x555db745a4b0_0 .net "s1", 0 0, L_0x555db7d7c320;  1 drivers
S_0x555db77592e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db775ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7c320 .functor XOR 1, L_0x555db7d7c7f0, L_0x555db7d7c920, C4<0>, C4<0>;
L_0x555db7d7c3e0 .functor AND 1, L_0x555db7d7c7f0, L_0x555db7d7c920, C4<1>, C4<1>;
v0x555db7461530_0 .net "S", 0 0, L_0x555db7d7c320;  alias, 1 drivers
v0x555db745edd0_0 .net "a", 0 0, L_0x555db7d7c7f0;  alias, 1 drivers
v0x555db7475120_0 .net "b", 0 0, L_0x555db7d7c920;  alias, 1 drivers
v0x555db74751c0_0 .net "cout", 0 0, L_0x555db7d7c3e0;  alias, 1 drivers
S_0x555db7732560 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db775ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7c4a0 .functor XOR 1, L_0x555db7d7d140, L_0x555db7d7c320, C4<0>, C4<0>;
L_0x555db7d7c5f0 .functor AND 1, L_0x555db7d7d140, L_0x555db7d7c320, C4<1>, C4<1>;
v0x555db74729c0_0 .net "S", 0 0, L_0x555db7d7c4a0;  alias, 1 drivers
v0x555db7479f80_0 .net "a", 0 0, L_0x555db7d7d140;  alias, 1 drivers
v0x555db7477850_0 .net "b", 0 0, L_0x555db7d7c320;  alias, 1 drivers
v0x555db74778f0_0 .net "cout", 0 0, L_0x555db7d7c5f0;  alias, 1 drivers
S_0x555db7747910 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7760910;
 .timescale 0 0;
P_0x555db7455900 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7745140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7747910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7ccf0 .functor OR 1, L_0x555db7d7cac0, L_0x555db7d7cc30, C4<0>, C4<0>;
v0x555db74467b0_0 .net "S", 0 0, L_0x555db7d7cb30;  1 drivers
v0x555db7420bc0_0 .net "a", 0 0, L_0x555db7d7cdb0;  1 drivers
v0x555db7420c60_0 .net "b", 0 0, L_0x555db7d7cf70;  1 drivers
v0x555db7425a90_0 .net "cin", 0 0, L_0x555db7d7c6f0;  alias, 1 drivers
v0x555db7423330_0 .net "cout", 0 0, L_0x555db7d7ccf0;  alias, 1 drivers
v0x555db74233d0_0 .net "cout1", 0 0, L_0x555db7d7cac0;  1 drivers
v0x555db7439680_0 .net "cout2", 0 0, L_0x555db7d7cc30;  1 drivers
v0x555db7439720_0 .net "s1", 0 0, L_0x555db7d7ca50;  1 drivers
S_0x555db7742a10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7745140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7ca50 .functor XOR 1, L_0x555db7d7cdb0, L_0x555db7d7cf70, C4<0>, C4<0>;
L_0x555db7d7cac0 .functor AND 1, L_0x555db7d7cdb0, L_0x555db7d7cf70, C4<1>, C4<1>;
v0x555db745bae0_0 .net "S", 0 0, L_0x555db7d7ca50;  alias, 1 drivers
v0x555db744a6f0_0 .net "a", 0 0, L_0x555db7d7cdb0;  alias, 1 drivers
v0x555db744cf10_0 .net "b", 0 0, L_0x555db7d7cf70;  alias, 1 drivers
v0x555db744cfb0_0 .net "cout", 0 0, L_0x555db7d7cac0;  alias, 1 drivers
S_0x555db77402e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7745140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7cb30 .functor XOR 1, L_0x555db7d7c6f0, L_0x555db7d7ca50, C4<0>, C4<0>;
L_0x555db7d7cc30 .functor AND 1, L_0x555db7d7c6f0, L_0x555db7d7ca50, C4<1>, C4<1>;
v0x555db7444080_0 .net "S", 0 0, L_0x555db7d7cb30;  alias, 1 drivers
v0x555db7441920_0 .net "a", 0 0, L_0x555db7d7c6f0;  alias, 1 drivers
v0x555db7448ee0_0 .net "b", 0 0, L_0x555db7d7ca50;  alias, 1 drivers
v0x555db7448f80_0 .net "cout", 0 0, L_0x555db7d7cc30;  alias, 1 drivers
S_0x555db7724480 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7d6b0f0 .functor XOR 1, L_0x555db7d67bf0, L_0x555db7d69020, C4<0>, C4<0>;
v0x555db7083610_0 .net "X", 1 0, L_0x555db7d717b0;  1 drivers
v0x555db708d300_0 .net "Y", 1 0, L_0x555db7d718e0;  1 drivers
v0x555db708abd0_0 .net "Z", 3 0, L_0x555db7d715a0;  alias, 1 drivers
v0x555db708ac70_0 .net *"_ivl_20", 0 0, L_0x555db7d6b0f0;  1 drivers
L_0x7f49c55bac88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db70884a0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bac88;  1 drivers
L_0x7f49c55bacd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7079f90_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bacd0;  1 drivers
L_0x7f49c55bad18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7077830_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bad18;  1 drivers
L_0x7f49c55bad60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db707edf0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bad60;  1 drivers
v0x555db707c6c0_0 .net "a", 0 0, L_0x555db7d675b0;  1 drivers
v0x555db707c760_0 .net "a_abs", 0 0, L_0x555db7d68470;  1 drivers
v0x555db7060f90_0 .net "b", 0 0, L_0x555db7d689e0;  1 drivers
v0x555db7061030_0 .net "b_abs", 0 0, L_0x555db7d698a0;  1 drivers
v0x555db705e830_0 .net "c1", 0 0, L_0x555db7d6c540;  1 drivers
v0x555db705e8d0_0 .net "c2", 0 0, L_0x555db7d6d7e0;  1 drivers
v0x555db7065df0_0 .net "c3", 0 0, L_0x555db7d6fba0;  1 drivers
v0x555db70636c0_0 .net "c4", 0 0, L_0x555db7d71740;  1 drivers
v0x555db7063760_0 .net "neg_a", 0 0, L_0x555db7d67bf0;  1 drivers
v0x555db70429a0_0 .net "neg_b", 0 0, L_0x555db7d69020;  1 drivers
v0x555db7042a40_0 .net "temp", 3 0, L_0x555db7d6fa70;  1 drivers
v0x555db7040240_0 .net "term1", 3 0, L_0x555db7d6d870;  1 drivers
v0x555db70402e0_0 .net "term2", 3 0, L_0x555db7d6d910;  1 drivers
v0x555db7056590_0 .net "term3", 3 0, L_0x555db7d6da50;  1 drivers
v0x555db7056630_0 .net "z0", 1 0, L_0x555db7d66fa0;  1 drivers
v0x555db7053e30_0 .net "z1", 1 0, L_0x555db7d6d600;  1 drivers
v0x555db7053ed0_0 .net "z1_1", 1 0, L_0x555db7d6b1a0;  1 drivers
v0x555db705b3f0_0 .net "z1_2", 1 0, L_0x555db7d6c410;  1 drivers
v0x555db7058cc0_0 .net "z1_3", 1 0, L_0x555db7d69d60;  1 drivers
v0x555db7058d60_0 .net "z1_4", 1 0, L_0x555db7d6af30;  1 drivers
v0x555db704f0c0_0 .net "z2", 1 0, L_0x555db7d66c60;  1 drivers
L_0x555db7d66d50 .part L_0x555db7d717b0, 1, 1;
L_0x555db7d66e40 .part L_0x555db7d718e0, 1, 1;
L_0x555db7d670e0 .part L_0x555db7d717b0, 0, 1;
L_0x555db7d67220 .part L_0x555db7d718e0, 0, 1;
L_0x555db7d68510 .part L_0x555db7d717b0, 0, 1;
L_0x555db7d685b0 .part L_0x555db7d717b0, 1, 1;
L_0x555db7d69940 .part L_0x555db7d718e0, 1, 1;
L_0x555db7d699e0 .part L_0x555db7d718e0, 0, 1;
L_0x555db7d6b1a0 .functor MUXZ 2, L_0x555db7d69d60, L_0x555db7d6af30, L_0x555db7d6b0f0, C4<>;
L_0x555db7d6d870 .concat [ 2 2 0 0], L_0x555db7d66fa0, L_0x7f49c55bac88;
L_0x555db7d6d910 .concat [ 1 2 1 0], L_0x7f49c55bad18, L_0x555db7d6d600, L_0x7f49c55bacd0;
L_0x555db7d6da50 .concat [ 2 2 0 0], L_0x7f49c55bad60, L_0x555db7d66c60;
S_0x555db7721cf0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db74791c0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d67940 .functor NOT 1, L_0x555db7d685b0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55baa48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d67a90 .functor BUFZ 1, L_0x7f49c55baa48, C4<0>, C4<0>, C4<0>;
L_0x555db7d67bf0 .functor NOT 1, L_0x555db7d67b50, C4<0>, C4<0>, C4<0>;
v0x555db7391a10_0 .net "D", 0 0, L_0x555db7d675b0;  alias, 1 drivers
v0x555db736f570_0 .net *"_ivl_9", 0 0, L_0x555db7d67a90;  1 drivers
v0x555db738f2e0_0 .net "a", 0 0, L_0x555db7d68510;  1 drivers
v0x555db738cbb0_0 .net "abs_D", 0 0, L_0x555db7d68470;  alias, 1 drivers
v0x555db7387d50_0 .net "b", 0 0, L_0x555db7d685b0;  1 drivers
v0x555db7385620_0 .net "b_comp", 0 0, L_0x555db7d67940;  1 drivers
v0x555db7382ef0_0 .net "carry", 1 0, L_0x555db7d679d0;  1 drivers
v0x555db737e090_0 .net "cin", 0 0, L_0x7f49c55baa48;  1 drivers
v0x555db737b960_0 .net "is_pos", 0 0, L_0x555db7d67b50;  1 drivers
v0x555db7379230_0 .net "negative", 0 0, L_0x555db7d67bf0;  alias, 1 drivers
v0x555db736cd80_0 .net "twos", 0 0, L_0x555db7d67ff0;  1 drivers
L_0x555db7d67810 .part L_0x555db7d679d0, 0, 1;
L_0x555db7d679d0 .concat8 [ 1 1 0 0], L_0x555db7d67a90, L_0x555db7d67780;
L_0x555db7d67b50 .part L_0x555db7d679d0, 1, 1;
L_0x555db7d68470 .functor MUXZ 1, L_0x555db7d67ff0, L_0x555db7d675b0, L_0x555db7d67b50, C4<>;
S_0x555db773cf10 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7721cf0;
 .timescale 0 0;
P_0x555db747e440 .param/l "i" 0 3 50, +C4<00>;
S_0x555db773a740 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db773cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d67780 .functor OR 1, L_0x555db7d673d0, L_0x555db7d676f0, C4<0>, C4<0>;
v0x555db7405230_0 .net "S", 0 0, L_0x555db7d675b0;  alias, 1 drivers
v0x555db7402b00_0 .net "a", 0 0, L_0x555db7d68510;  alias, 1 drivers
v0x555db7402ba0_0 .net "b", 0 0, L_0x555db7d67940;  alias, 1 drivers
v0x555db74003d0_0 .net "cin", 0 0, L_0x555db7d67810;  1 drivers
v0x555db7400470_0 .net "cout", 0 0, L_0x555db7d67780;  1 drivers
v0x555db7369660_0 .net "cout1", 0 0, L_0x555db7d673d0;  1 drivers
v0x555db7369700_0 .net "cout2", 0 0, L_0x555db7d676f0;  1 drivers
v0x555db73b90c0_0 .net "s1", 0 0, L_0x555db7d67360;  1 drivers
S_0x555db7738010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db773a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d67360 .functor XOR 1, L_0x555db7d68510, L_0x555db7d67940, C4<0>, C4<0>;
L_0x555db7d673d0 .functor AND 1, L_0x555db7d68510, L_0x555db7d67940, C4<1>, C4<1>;
v0x555db73e6990_0 .net "S", 0 0, L_0x555db7d67360;  alias, 1 drivers
v0x555db73fdca0_0 .net "a", 0 0, L_0x555db7d68510;  alias, 1 drivers
v0x555db740c7c0_0 .net "b", 0 0, L_0x555db7d67940;  alias, 1 drivers
v0x555db740c860_0 .net "cout", 0 0, L_0x555db7d673d0;  alias, 1 drivers
S_0x555db77358e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db773a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d675b0 .functor XOR 1, L_0x555db7d67810, L_0x555db7d67360, C4<0>, C4<0>;
L_0x555db7d676f0 .functor AND 1, L_0x555db7d67810, L_0x555db7d67360, C4<1>, C4<1>;
v0x555db740a090_0 .net "S", 0 0, L_0x555db7d675b0;  alias, 1 drivers
v0x555db7407960_0 .net "a", 0 0, L_0x555db7d67810;  alias, 1 drivers
v0x555db73fb540_0 .net "b", 0 0, L_0x555db7d67360;  alias, 1 drivers
v0x555db73fb5e0_0 .net "cout", 0 0, L_0x555db7d676f0;  alias, 1 drivers
S_0x555db7730ba0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7721cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db74a5790 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d67d00 .functor NOT 1, L_0x555db7d675b0, C4<0>, C4<0>, C4<0>;
v0x555db7331750_0 .net "cout", 0 0, L_0x555db7d68390;  1 drivers
v0x555db732f020_0 .net "i", 0 0, L_0x555db7d675b0;  alias, 1 drivers
v0x555db732f0c0_0 .net "o", 0 0, L_0x555db7d67ff0;  alias, 1 drivers
v0x555db732c8f0_0 .net "temp2", 0 0, L_0x555db7d67d00;  1 drivers
S_0x555db772e410 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7730ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db74aca70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55baa00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d68300 .functor BUFZ 1, L_0x7f49c55baa00, C4<0>, C4<0>, C4<0>;
L_0x555db7d68390 .functor BUFZ 1, L_0x555db7d68250, C4<0>, C4<0>, C4<0>;
v0x555db7399350_0 .net "S", 0 0, L_0x555db7d67ff0;  alias, 1 drivers
v0x555db732a1c0_0 .net "a", 0 0, L_0x555db7d67d00;  alias, 1 drivers
L_0x7f49c55ba9b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7338ce0_0 .net "b", 0 0, L_0x7f49c55ba9b8;  1 drivers
v0x555db73365b0 .array "carry", 0 1;
v0x555db73365b0_0 .net v0x555db73365b0 0, 0 0, L_0x555db7d68300; 1 drivers
v0x555db73365b0_1 .net v0x555db73365b0 1, 0 0, L_0x555db7d68250; 1 drivers
v0x555db7333e80_0 .net "cin", 0 0, L_0x7f49c55baa00;  1 drivers
v0x555db7327a60_0 .net "cout", 0 0, L_0x555db7d68390;  alias, 1 drivers
S_0x555db772ae60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db772e410;
 .timescale 0 0;
P_0x555db74c18e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db77286d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db772ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d68250 .functor OR 1, L_0x555db7d67ed0, L_0x555db7d68130, C4<0>, C4<0>;
v0x555db73a3010_0 .net "S", 0 0, L_0x555db7d67ff0;  alias, 1 drivers
v0x555db73a08e0_0 .net "a", 0 0, L_0x555db7d67d00;  alias, 1 drivers
v0x555db73a0980_0 .net "b", 0 0, L_0x7f49c55ba9b8;  alias, 1 drivers
v0x555db7394430_0 .net "cin", 0 0, L_0x555db7d68300;  alias, 1 drivers
v0x555db73944d0_0 .net "cout", 0 0, L_0x555db7d68250;  alias, 1 drivers
v0x555db739e1b0_0 .net "cout1", 0 0, L_0x555db7d67ed0;  1 drivers
v0x555db739e250_0 .net "cout2", 0 0, L_0x555db7d68130;  1 drivers
v0x555db739ba80_0 .net "s1", 0 0, L_0x555db7d67e20;  1 drivers
S_0x555db771c200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77286d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d67e20 .functor XOR 1, L_0x555db7d67d00, L_0x7f49c55ba9b8, C4<0>, C4<0>;
L_0x555db7d67ed0 .functor AND 1, L_0x555db7d67d00, L_0x7f49c55ba9b8, C4<1>, C4<1>;
v0x555db7396c20_0 .net "S", 0 0, L_0x555db7d67e20;  alias, 1 drivers
v0x555db73b6990_0 .net "a", 0 0, L_0x555db7d67d00;  alias, 1 drivers
v0x555db73af400_0 .net "b", 0 0, L_0x7f49c55ba9b8;  alias, 1 drivers
v0x555db73af4a0_0 .net "cout", 0 0, L_0x555db7d67ed0;  alias, 1 drivers
S_0x555db770e330 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77286d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d67ff0 .functor XOR 1, L_0x555db7d68300, L_0x555db7d67e20, C4<0>, C4<0>;
L_0x555db7d68130 .functor AND 1, L_0x555db7d68300, L_0x555db7d67e20, C4<1>, C4<1>;
v0x555db73accd0_0 .net "S", 0 0, L_0x555db7d67ff0;  alias, 1 drivers
v0x555db73aa5a0_0 .net "a", 0 0, L_0x555db7d68300;  alias, 1 drivers
v0x555db73a5740_0 .net "b", 0 0, L_0x555db7d67e20;  alias, 1 drivers
v0x555db73a57e0_0 .net "cout", 0 0, L_0x555db7d68130;  alias, 1 drivers
S_0x555db7714bb0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d66bd0 .functor AND 1, L_0x555db7d66d50, L_0x555db7d66e40, C4<1>, C4<1>;
v0x555db7376b00_0 .net "X", 0 0, L_0x555db7d66d50;  1 drivers
v0x555db73743d0_0 .net "Y", 0 0, L_0x555db7d66e40;  1 drivers
v0x555db7371ca0_0 .net "Z", 1 0, L_0x555db7d66c60;  alias, 1 drivers
L_0x7f49c55ba928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7357020_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55ba928;  1 drivers
v0x555db7365b40_0 .net "z", 0 0, L_0x555db7d66bd0;  1 drivers
L_0x555db7d66c60 .concat [ 1 1 0 0], L_0x555db7d66bd0, L_0x7f49c55ba928;
S_0x555db770ada0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d66f30 .functor AND 1, L_0x555db7d670e0, L_0x555db7d67220, C4<1>, C4<1>;
v0x555db7363410_0 .net "X", 0 0, L_0x555db7d670e0;  1 drivers
v0x555db7360ce0_0 .net "Y", 0 0, L_0x555db7d67220;  1 drivers
v0x555db73548c0_0 .net "Z", 1 0, L_0x555db7d66fa0;  alias, 1 drivers
L_0x7f49c55ba970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db735e5b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55ba970;  1 drivers
v0x555db735be80_0 .net "z", 0 0, L_0x555db7d66f30;  1 drivers
L_0x555db7d66fa0 .concat [ 1 1 0 0], L_0x555db7d66f30, L_0x7f49c55ba970;
S_0x555db77086a0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db74b9680 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d68d70 .functor NOT 1, L_0x555db7d699e0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bab20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d68ec0 .functor BUFZ 1, L_0x7f49c55bab20, C4<0>, C4<0>, C4<0>;
L_0x555db7d69020 .functor NOT 1, L_0x555db7d68f80, C4<0>, C4<0>, C4<0>;
v0x555db7303620_0 .net "D", 0 0, L_0x555db7d689e0;  alias, 1 drivers
v0x555db72f23f0_0 .net *"_ivl_9", 0 0, L_0x555db7d68ec0;  1 drivers
v0x555db72efc90_0 .net "a", 0 0, L_0x555db7d69940;  1 drivers
v0x555db72f9980_0 .net "abs_D", 0 0, L_0x555db7d698a0;  alias, 1 drivers
v0x555db72f7250_0 .net "b", 0 0, L_0x555db7d699e0;  1 drivers
v0x555db72f4b20_0 .net "b_comp", 0 0, L_0x555db7d68d70;  1 drivers
v0x555db72e6610_0 .net "carry", 1 0, L_0x555db7d68e00;  1 drivers
v0x555db72e3eb0_0 .net "cin", 0 0, L_0x7f49c55bab20;  1 drivers
v0x555db72eb470_0 .net "is_pos", 0 0, L_0x555db7d68f80;  1 drivers
v0x555db72e8d40_0 .net "negative", 0 0, L_0x555db7d69020;  alias, 1 drivers
v0x555db72cd610_0 .net "twos", 0 0, L_0x555db7d69420;  1 drivers
L_0x555db7d68c40 .part L_0x555db7d68e00, 0, 1;
L_0x555db7d68e00 .concat8 [ 1 1 0 0], L_0x555db7d68ec0, L_0x555db7d68bb0;
L_0x555db7d68f80 .part L_0x555db7d68e00, 1, 1;
L_0x555db7d698a0 .functor MUXZ 1, L_0x555db7d69420, L_0x555db7d689e0, L_0x555db7d68f80, C4<>;
S_0x555db76dc080 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db77086a0;
 .timescale 0 0;
P_0x555db74f8590 .param/l "i" 0 3 50, +C4<00>;
S_0x555db76f1430 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db76dc080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d68bb0 .functor OR 1, L_0x555db7d687e0, L_0x555db7d68b20, C4<0>, C4<0>;
v0x555db7348e50_0 .net "S", 0 0, L_0x555db7d689e0;  alias, 1 drivers
v0x555db7346720_0 .net "a", 0 0, L_0x555db7d69940;  alias, 1 drivers
v0x555db73467c0_0 .net "b", 0 0, L_0x555db7d68d70;  alias, 1 drivers
v0x555db7343ff0_0 .net "cin", 0 0, L_0x555db7d68c40;  1 drivers
v0x555db7344090_0 .net "cout", 0 0, L_0x555db7d68bb0;  1 drivers
v0x555db721e360_0 .net "cout1", 0 0, L_0x555db7d687e0;  1 drivers
v0x555db721e400_0 .net "cout2", 0 0, L_0x555db7d68b20;  1 drivers
v0x555db72d3770_0 .net "s1", 0 0, L_0x555db7d68730;  1 drivers
S_0x555db76eec60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76f1430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d68730 .functor XOR 1, L_0x555db7d69940, L_0x555db7d68d70, C4<0>, C4<0>;
L_0x555db7d687e0 .functor AND 1, L_0x555db7d69940, L_0x555db7d68d70, C4<1>, C4<1>;
v0x555db73597f0_0 .net "S", 0 0, L_0x555db7d68730;  alias, 1 drivers
v0x555db73418c0_0 .net "a", 0 0, L_0x555db7d69940;  alias, 1 drivers
v0x555db73503e0_0 .net "b", 0 0, L_0x555db7d68d70;  alias, 1 drivers
v0x555db7350480_0 .net "cout", 0 0, L_0x555db7d687e0;  alias, 1 drivers
S_0x555db76ec530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76f1430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d689e0 .functor XOR 1, L_0x555db7d68c40, L_0x555db7d68730, C4<0>, C4<0>;
L_0x555db7d68b20 .functor AND 1, L_0x555db7d68c40, L_0x555db7d68730, C4<1>, C4<1>;
v0x555db734dcb0_0 .net "S", 0 0, L_0x555db7d689e0;  alias, 1 drivers
v0x555db734b580_0 .net "a", 0 0, L_0x555db7d68c40;  alias, 1 drivers
v0x555db733f160_0 .net "b", 0 0, L_0x555db7d68730;  alias, 1 drivers
v0x555db733f200_0 .net "cout", 0 0, L_0x555db7d68b20;  alias, 1 drivers
S_0x555db76e9e00 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db77086a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db75145f0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d69130 .functor NOT 1, L_0x555db7d689e0, C4<0>, C4<0>, C4<0>;
v0x555db72fe790_0 .net "cout", 0 0, L_0x555db7d697c0;  1 drivers
v0x555db7308480_0 .net "i", 0 0, L_0x555db7d689e0;  alias, 1 drivers
v0x555db7308520_0 .net "o", 0 0, L_0x555db7d69420;  alias, 1 drivers
v0x555db7305d50_0 .net "temp2", 0 0, L_0x555db7d69130;  1 drivers
S_0x555db76cdfa0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db76e9e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db74dea40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55baad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d69730 .functor BUFZ 1, L_0x7f49c55baad8, C4<0>, C4<0>, C4<0>;
L_0x555db7d697c0 .functor BUFZ 1, L_0x555db7d69680, C4<0>, C4<0>, C4<0>;
v0x555db72dd700_0 .net "S", 0 0, L_0x555db7d69420;  alias, 1 drivers
v0x555db72dafd0_0 .net "a", 0 0, L_0x555db7d69130;  alias, 1 drivers
L_0x7f49c55baa90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7300ef0_0 .net "b", 0 0, L_0x7f49c55baa90;  1 drivers
v0x555db730fa10 .array "carry", 0 1;
v0x555db730fa10_0 .net v0x555db730fa10 0, 0 0, L_0x555db7d69730; 1 drivers
v0x555db730fa10_1 .net v0x555db730fa10 1, 0 0, L_0x555db7d69680; 1 drivers
v0x555db730d2e0_0 .net "cin", 0 0, L_0x7f49c55baad8;  1 drivers
v0x555db730abb0_0 .net "cout", 0 0, L_0x555db7d697c0;  alias, 1 drivers
S_0x555db76cb810 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76cdfa0;
 .timescale 0 0;
P_0x555db751a010 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76e6a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76cb810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d69680 .functor OR 1, L_0x555db7d69300, L_0x555db7d69560, C4<0>, C4<0>;
v0x555db731a0d0_0 .net "S", 0 0, L_0x555db7d69420;  alias, 1 drivers
v0x555db73179a0_0 .net "a", 0 0, L_0x555db7d69130;  alias, 1 drivers
v0x555db7317a40_0 .net "b", 0 0, L_0x7f49c55baa90;  alias, 1 drivers
v0x555db72d88a0_0 .net "cin", 0 0, L_0x555db7d69730;  alias, 1 drivers
v0x555db72d8940_0 .net "cout", 0 0, L_0x555db7d69680;  alias, 1 drivers
v0x555db72d6140_0 .net "cout1", 0 0, L_0x555db7d69300;  1 drivers
v0x555db72d61e0_0 .net "cout2", 0 0, L_0x555db7d69560;  1 drivers
v0x555db72dfe30_0 .net "s1", 0 0, L_0x555db7d69250;  1 drivers
S_0x555db76e4260 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76e6a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d69250 .functor XOR 1, L_0x555db7d69130, L_0x7f49c55baa90, C4<0>, C4<0>;
L_0x555db7d69300 .functor AND 1, L_0x555db7d69130, L_0x7f49c55baa90, C4<1>, C4<1>;
v0x555db7315270_0 .net "S", 0 0, L_0x555db7d69250;  alias, 1 drivers
v0x555db7323d90_0 .net "a", 0 0, L_0x555db7d69130;  alias, 1 drivers
v0x555db7321660_0 .net "b", 0 0, L_0x7f49c55baa90;  alias, 1 drivers
v0x555db7321700_0 .net "cout", 0 0, L_0x555db7d69300;  alias, 1 drivers
S_0x555db76e1b30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76e6a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d69420 .functor XOR 1, L_0x555db7d69730, L_0x555db7d69250, C4<0>, C4<0>;
L_0x555db7d69560 .functor AND 1, L_0x555db7d69730, L_0x555db7d69250, C4<1>, C4<1>;
v0x555db731ef30_0 .net "S", 0 0, L_0x555db7d69420;  alias, 1 drivers
v0x555db7312b10_0 .net "a", 0 0, L_0x555db7d69730;  alias, 1 drivers
v0x555db731c800_0 .net "b", 0 0, L_0x555db7d69250;  alias, 1 drivers
v0x555db731c8a0_0 .net "cout", 0 0, L_0x555db7d69560;  alias, 1 drivers
S_0x555db76df400 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d69bb0 .functor AND 1, L_0x555db7d68470, L_0x555db7d698a0, C4<1>, C4<1>;
v0x555db72caeb0_0 .net "X", 0 0, L_0x555db7d68470;  alias, 1 drivers
v0x555db72d2470_0 .net "Y", 0 0, L_0x555db7d698a0;  alias, 1 drivers
v0x555db72d2510_0 .net "Z", 1 0, L_0x555db7d69d60;  alias, 1 drivers
L_0x7f49c55bab68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db72cfd40_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bab68;  1 drivers
v0x555db72aa150_0 .net "z", 0 0, L_0x555db7d69bb0;  1 drivers
L_0x555db7d69d60 .concat [ 1 1 0 0], L_0x555db7d69bb0, L_0x7f49c55bab68;
S_0x555db76da6c0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db75b1b30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bac40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d6c4b0 .functor BUFZ 1, L_0x7f49c55bac40, C4<0>, C4<0>, C4<0>;
L_0x555db7d6c540 .functor BUFZ 1, L_0x555db7d6c0b0, C4<0>, C4<0>, C4<0>;
v0x555db7258b40_0 .net "S", 1 0, L_0x555db7d6c410;  alias, 1 drivers
v0x555db72563e0_0 .net "a", 1 0, L_0x555db7d66fa0;  alias, 1 drivers
v0x555db726c730_0 .net "b", 1 0, L_0x555db7d66c60;  alias, 1 drivers
v0x555db726c7d0 .array "carry", 0 2;
v0x555db726c7d0_0 .net v0x555db726c7d0 0, 0 0, L_0x555db7d6c4b0; 1 drivers
v0x555db726c7d0_1 .net v0x555db726c7d0 1, 0 0, L_0x555db7d6b870; 1 drivers
v0x555db726c7d0_2 .net v0x555db726c7d0 2, 0 0, L_0x555db7d6c0b0; 1 drivers
v0x555db7269fd0_0 .net "cin", 0 0, L_0x7f49c55bac40;  1 drivers
v0x555db7271590_0 .net "cout", 0 0, L_0x555db7d6c540;  alias, 1 drivers
L_0x555db7d6b9b0 .part L_0x555db7d66fa0, 0, 1;
L_0x555db7d6bb90 .part L_0x555db7d66c60, 0, 1;
L_0x555db7d6c1b0 .part L_0x555db7d66fa0, 1, 1;
L_0x555db7d6c2e0 .part L_0x555db7d66c60, 1, 1;
L_0x555db7d6c410 .concat8 [ 1 1 0 0], L_0x555db7d6b5c0, L_0x555db7d6be90;
S_0x555db76d7f30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76da6c0;
 .timescale 0 0;
P_0x555db7532bb0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76d4980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76d7f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6b870 .functor OR 1, L_0x555db7d6b4e0, L_0x555db7d6b750, C4<0>, C4<0>;
v0x555db72bb740_0 .net "S", 0 0, L_0x555db7d6b5c0;  1 drivers
v0x555db72b8fe0_0 .net "a", 0 0, L_0x555db7d6b9b0;  1 drivers
v0x555db72b9080_0 .net "b", 0 0, L_0x555db7d6bb90;  1 drivers
v0x555db72b5a00_0 .net "cin", 0 0, L_0x555db7d6c4b0;  alias, 1 drivers
v0x555db72b5aa0_0 .net "cout", 0 0, L_0x555db7d6b870;  alias, 1 drivers
v0x555db72b32a0_0 .net "cout1", 0 0, L_0x555db7d6b4e0;  1 drivers
v0x555db72b3340_0 .net "cout2", 0 0, L_0x555db7d6b750;  1 drivers
v0x555db72a7fa0_0 .net "s1", 0 0, L_0x555db7d6b390;  1 drivers
S_0x555db76d21f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76d4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6b390 .functor XOR 1, L_0x555db7d6b9b0, L_0x555db7d6bb90, C4<0>, C4<0>;
L_0x555db7d6b4e0 .functor AND 1, L_0x555db7d6b9b0, L_0x555db7d6bb90, C4<1>, C4<1>;
v0x555db72af020_0 .net "S", 0 0, L_0x555db7d6b390;  alias, 1 drivers
v0x555db72ac8c0_0 .net "a", 0 0, L_0x555db7d6b9b0;  alias, 1 drivers
v0x555db72c2c10_0 .net "b", 0 0, L_0x555db7d6bb90;  alias, 1 drivers
v0x555db72c2cb0_0 .net "cout", 0 0, L_0x555db7d6b4e0;  alias, 1 drivers
S_0x555db76c5d20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76d4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6b5c0 .functor XOR 1, L_0x555db7d6c4b0, L_0x555db7d6b390, C4<0>, C4<0>;
L_0x555db7d6b750 .functor AND 1, L_0x555db7d6c4b0, L_0x555db7d6b390, C4<1>, C4<1>;
v0x555db72c04b0_0 .net "S", 0 0, L_0x555db7d6b5c0;  alias, 1 drivers
v0x555db72c7a70_0 .net "a", 0 0, L_0x555db7d6c4b0;  alias, 1 drivers
v0x555db72c5340_0 .net "b", 0 0, L_0x555db7d6b390;  alias, 1 drivers
v0x555db72c53e0_0 .net "cout", 0 0, L_0x555db7d6b750;  alias, 1 drivers
S_0x555db76b7e50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db76da6c0;
 .timescale 0 0;
P_0x555db75569a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db76be6d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76b7e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6c0b0 .functor OR 1, L_0x555db7d6be00, L_0x555db7d6bfd0, C4<0>, C4<0>;
v0x555db7277130_0 .net "S", 0 0, L_0x555db7d6be90;  1 drivers
v0x555db72749d0_0 .net "a", 0 0, L_0x555db7d6c1b0;  1 drivers
v0x555db7274a70_0 .net "b", 0 0, L_0x555db7d6c2e0;  1 drivers
v0x555db727bf90_0 .net "cin", 0 0, L_0x555db7d6b870;  alias, 1 drivers
v0x555db7279860_0 .net "cout", 0 0, L_0x555db7d6c0b0;  alias, 1 drivers
v0x555db7279900_0 .net "cout1", 0 0, L_0x555db7d6be00;  1 drivers
v0x555db7253c70_0 .net "cout2", 0 0, L_0x555db7d6bfd0;  1 drivers
v0x555db7253d10_0 .net "s1", 0 0, L_0x555db7d6bd50;  1 drivers
S_0x555db76a05e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76be6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6bd50 .functor XOR 1, L_0x555db7d6c1b0, L_0x555db7d6c2e0, C4<0>, C4<0>;
L_0x555db7d6be00 .functor AND 1, L_0x555db7d6c1b0, L_0x555db7d6c2e0, C4<1>, C4<1>;
v0x555db72a95d0_0 .net "S", 0 0, L_0x555db7d6bd50;  alias, 1 drivers
v0x555db7296c00_0 .net "a", 0 0, L_0x555db7d6c1b0;  alias, 1 drivers
v0x555db729aa00_0 .net "b", 0 0, L_0x555db7d6c2e0;  alias, 1 drivers
v0x555db729aaa0_0 .net "cout", 0 0, L_0x555db7d6be00;  alias, 1 drivers
S_0x555db76b5990 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76be6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6be90 .functor XOR 1, L_0x555db7d6b870, L_0x555db7d6bd50, C4<0>, C4<0>;
L_0x555db7d6bfd0 .functor AND 1, L_0x555db7d6b870, L_0x555db7d6bd50, C4<1>, C4<1>;
v0x555db728cef0_0 .net "S", 0 0, L_0x555db7d6be90;  alias, 1 drivers
v0x555db72959d0_0 .net "a", 0 0, L_0x555db7d6b870;  alias, 1 drivers
v0x555db7293270_0 .net "b", 0 0, L_0x555db7d6bd50;  alias, 1 drivers
v0x555db7293310_0 .net "cout", 0 0, L_0x555db7d6bfd0;  alias, 1 drivers
S_0x555db76b31c0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7589120 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7d6d6a0 .functor BUFZ 1, L_0x555db7d6c540, C4<0>, C4<0>, C4<0>;
L_0x555db7d6d7e0 .functor BUFZ 1, L_0x555db7d6d210, C4<0>, C4<0>, C4<0>;
v0x555db7223a80_0 .net "S", 1 0, L_0x555db7d6d600;  alias, 1 drivers
v0x555db7221320_0 .net "a", 1 0, L_0x555db7d6c410;  alias, 1 drivers
v0x555db7216020_0 .net "b", 1 0, L_0x555db7d6b1a0;  alias, 1 drivers
v0x555db72160c0 .array "carry", 0 2;
v0x555db72160c0_0 .net v0x555db72160c0 0, 0 0, L_0x555db7d6d6a0; 1 drivers
v0x555db72160c0_1 .net v0x555db72160c0 1, 0 0, L_0x555db7d6ca60; 1 drivers
v0x555db72160c0_2 .net v0x555db72160c0 2, 0 0, L_0x555db7d6d210; 1 drivers
v0x555db7217650_0 .net "cin", 0 0, L_0x555db7d6c540;  alias, 1 drivers
v0x555db7208a80_0 .net "cout", 0 0, L_0x555db7d6d7e0;  alias, 1 drivers
L_0x555db7d6cba0 .part L_0x555db7d6c410, 0, 1;
L_0x555db7d6cd80 .part L_0x555db7d6b1a0, 0, 1;
L_0x555db7d6d310 .part L_0x555db7d6c410, 1, 1;
L_0x555db7d6d440 .part L_0x555db7d6b1a0, 1, 1;
L_0x555db7d6d600 .concat8 [ 1 1 0 0], L_0x555db7d6c7b0, L_0x555db7d6cff0;
S_0x555db76b0a90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76b31c0;
 .timescale 0 0;
P_0x555db75972a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76ae360 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76b0a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6ca60 .functor OR 1, L_0x555db7d6c6d0, L_0x555db7d6c940, C4<0>, C4<0>;
v0x555db72530f0_0 .net "S", 0 0, L_0x555db7d6c7b0;  1 drivers
v0x555db7241d00_0 .net "a", 0 0, L_0x555db7d6cba0;  1 drivers
v0x555db7241da0_0 .net "b", 0 0, L_0x555db7d6cd80;  1 drivers
v0x555db7244520_0 .net "cin", 0 0, L_0x555db7d6d6a0;  alias, 1 drivers
v0x555db72445c0_0 .net "cout", 0 0, L_0x555db7d6ca60;  alias, 1 drivers
v0x555db723b690_0 .net "cout1", 0 0, L_0x555db7d6c6d0;  1 drivers
v0x555db723b730_0 .net "cout2", 0 0, L_0x555db7d6c940;  1 drivers
v0x555db7238f30_0 .net "s1", 0 0, L_0x555db7d6c5d0;  1 drivers
S_0x555db7692500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76ae360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6c5d0 .functor XOR 1, L_0x555db7d6cba0, L_0x555db7d6cd80, C4<0>, C4<0>;
L_0x555db7d6c6d0 .functor AND 1, L_0x555db7d6cba0, L_0x555db7d6cd80, C4<1>, C4<1>;
v0x555db726ee60_0 .net "S", 0 0, L_0x555db7d6c5d0;  alias, 1 drivers
v0x555db7265260_0 .net "a", 0 0, L_0x555db7d6cba0;  alias, 1 drivers
v0x555db7262b00_0 .net "b", 0 0, L_0x555db7d6cd80;  alias, 1 drivers
v0x555db7262ba0_0 .net "cout", 0 0, L_0x555db7d6c6d0;  alias, 1 drivers
S_0x555db768fd70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76ae360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6c7b0 .functor XOR 1, L_0x555db7d6d6a0, L_0x555db7d6c5d0, C4<0>, C4<0>;
L_0x555db7d6c940 .functor AND 1, L_0x555db7d6d6a0, L_0x555db7d6c5d0, C4<1>, C4<1>;
v0x555db725f520_0 .net "S", 0 0, L_0x555db7d6c7b0;  alias, 1 drivers
v0x555db725cdc0_0 .net "a", 0 0, L_0x555db7d6d6a0;  alias, 1 drivers
v0x555db7251ac0_0 .net "b", 0 0, L_0x555db7d6c5d0;  alias, 1 drivers
v0x555db7251b60_0 .net "cout", 0 0, L_0x555db7d6c940;  alias, 1 drivers
S_0x555db76aaf90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db76b31c0;
 .timescale 0 0;
P_0x555db75a0830 .param/l "i" 0 3 28, +C4<01>;
S_0x555db76a87c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76aaf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6d210 .functor OR 1, L_0x555db7d6cf60, L_0x555db7d6d130, C4<0>, C4<0>;
v0x555db722e530_0 .net "S", 0 0, L_0x555db7d6cff0;  1 drivers
v0x555db7235af0_0 .net "a", 0 0, L_0x555db7d6d310;  1 drivers
v0x555db7235b90_0 .net "b", 0 0, L_0x555db7d6d440;  1 drivers
v0x555db72333c0_0 .net "cin", 0 0, L_0x555db7d6ca60;  alias, 1 drivers
v0x555db72297c0_0 .net "cout", 0 0, L_0x555db7d6d210;  alias, 1 drivers
v0x555db7229860_0 .net "cout1", 0 0, L_0x555db7d6cf60;  1 drivers
v0x555db7227060_0 .net "cout2", 0 0, L_0x555db7d6d130;  1 drivers
v0x555db7227100_0 .net "s1", 0 0, L_0x555db7d6ceb0;  1 drivers
S_0x555db76a6090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76a87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6ceb0 .functor XOR 1, L_0x555db7d6d310, L_0x555db7d6d440, C4<0>, C4<0>;
L_0x555db7d6cf60 .functor AND 1, L_0x555db7d6d310, L_0x555db7d6d440, C4<1>, C4<1>;
v0x555db72404f0_0 .net "S", 0 0, L_0x555db7d6ceb0;  alias, 1 drivers
v0x555db723ddc0_0 .net "a", 0 0, L_0x555db7d6d310;  alias, 1 drivers
v0x555db72181d0_0 .net "b", 0 0, L_0x555db7d6d440;  alias, 1 drivers
v0x555db7218270_0 .net "cout", 0 0, L_0x555db7d6cf60;  alias, 1 drivers
S_0x555db76a3960 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76a87c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6cff0 .functor XOR 1, L_0x555db7d6ca60, L_0x555db7d6ceb0, C4<0>, C4<0>;
L_0x555db7d6d130 .functor AND 1, L_0x555db7d6ca60, L_0x555db7d6ceb0, C4<1>, C4<1>;
v0x555db721d0a0_0 .net "S", 0 0, L_0x555db7d6cff0;  alias, 1 drivers
v0x555db721a940_0 .net "a", 0 0, L_0x555db7d6ca60;  alias, 1 drivers
v0x555db7230c90_0 .net "b", 0 0, L_0x555db7d6ceb0;  alias, 1 drivers
v0x555db7230d30_0 .net "cout", 0 0, L_0x555db7d6d130;  alias, 1 drivers
S_0x555db769ec20 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db75c3b30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bada8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d6fb10 .functor BUFZ 1, L_0x7f49c55bada8, C4<0>, C4<0>, C4<0>;
L_0x555db7d6fba0 .functor BUFZ 1, L_0x555db7d6f6c0, C4<0>, C4<0>, C4<0>;
v0x555db7185190_0 .net "S", 3 0, L_0x555db7d6fa70;  alias, 1 drivers
v0x555db7182a60_0 .net "a", 3 0, L_0x555db7d6d870;  alias, 1 drivers
v0x555db715ce70_0 .net "b", 3 0, L_0x555db7d6d910;  alias, 1 drivers
v0x555db7161d40 .array "carry", 0 4;
v0x555db7161d40_0 .net v0x555db7161d40 0, 0 0, L_0x555db7d6fb10; 1 drivers
v0x555db7161d40_1 .net v0x555db7161d40 1, 0 0, L_0x555db7d6e0a0; 1 drivers
v0x555db7161d40_2 .net v0x555db7161d40 2, 0 0, L_0x555db7d6e7c0; 1 drivers
v0x555db7161d40_3 .net v0x555db7161d40 3, 0 0, L_0x555db7d6ef70; 1 drivers
v0x555db7161d40_4 .net v0x555db7161d40 4, 0 0, L_0x555db7d6f6c0; 1 drivers
v0x555db715f5e0_0 .net "cin", 0 0, L_0x7f49c55bada8;  1 drivers
v0x555db715f680_0 .net "cout", 0 0, L_0x555db7d6fba0;  alias, 1 drivers
L_0x555db7d6e1e0 .part L_0x555db7d6d870, 0, 1;
L_0x555db7d6e330 .part L_0x555db7d6d910, 0, 1;
L_0x555db7d6e900 .part L_0x555db7d6d870, 1, 1;
L_0x555db7d6eac0 .part L_0x555db7d6d910, 1, 1;
L_0x555db7d6f0b0 .part L_0x555db7d6d870, 2, 1;
L_0x555db7d6f1e0 .part L_0x555db7d6d910, 2, 1;
L_0x555db7d6f7c0 .part L_0x555db7d6d870, 3, 1;
L_0x555db7d6f8f0 .part L_0x555db7d6d910, 3, 1;
L_0x555db7d6fa70 .concat8 [ 1 1 1 1], L_0x555db7d6ddf0, L_0x555db7d6e5a0, L_0x555db7d6eda0, L_0x555db7d6f450;
S_0x555db769c490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db769ec20;
 .timescale 0 0;
P_0x555db75cbe10 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7698ee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db769c490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6e0a0 .functor OR 1, L_0x555db7d6dd10, L_0x555db7d6df80, C4<0>, C4<0>;
v0x555db71fed30_0 .net "S", 0 0, L_0x555db7d6ddf0;  1 drivers
v0x555db71fc5d0_0 .net "a", 0 0, L_0x555db7d6e1e0;  1 drivers
v0x555db71fc670_0 .net "b", 0 0, L_0x555db7d6e330;  1 drivers
v0x555db7203b90_0 .net "cin", 0 0, L_0x555db7d6fb10;  alias, 1 drivers
v0x555db7203c30_0 .net "cout", 0 0, L_0x555db7d6e0a0;  alias, 1 drivers
v0x555db7201460_0 .net "cout1", 0 0, L_0x555db7d6dd10;  1 drivers
v0x555db7201500_0 .net "cout2", 0 0, L_0x555db7d6df80;  1 drivers
v0x555db70d1080_0 .net "s1", 0 0, L_0x555db7d6dc00;  1 drivers
S_0x555db7696750 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7698ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6dc00 .functor XOR 1, L_0x555db7d6e1e0, L_0x555db7d6e330, C4<0>, C4<0>;
L_0x555db7d6dd10 .functor AND 1, L_0x555db7d6e1e0, L_0x555db7d6e330, C4<1>, C4<1>;
v0x555db727f9a0_0 .net "S", 0 0, L_0x555db7d6dc00;  alias, 1 drivers
v0x555db7288480_0 .net "a", 0 0, L_0x555db7d6e1e0;  alias, 1 drivers
v0x555db7285d20_0 .net "b", 0 0, L_0x555db7d6e330;  alias, 1 drivers
v0x555db7285dc0_0 .net "cout", 0 0, L_0x555db7d6dd10;  alias, 1 drivers
S_0x555db768a280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7698ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6ddf0 .functor XOR 1, L_0x555db7d6fb10, L_0x555db7d6dc00, C4<0>, C4<0>;
L_0x555db7d6df80 .functor AND 1, L_0x555db7d6fb10, L_0x555db7d6dc00, C4<1>, C4<1>;
v0x555db7204d60_0 .net "S", 0 0, L_0x555db7d6ddf0;  alias, 1 drivers
v0x555db727d7e0_0 .net "a", 0 0, L_0x555db7d6fb10;  alias, 1 drivers
v0x555db71f1490_0 .net "b", 0 0, L_0x555db7d6dc00;  alias, 1 drivers
v0x555db71f1530_0 .net "cout", 0 0, L_0x555db7d6df80;  alias, 1 drivers
S_0x555db767c3b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db769ec20;
 .timescale 0 0;
P_0x555db75d3800 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7682c30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db767c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6e7c0 .functor OR 1, L_0x555db7d6e510, L_0x555db7d6e6e0, C4<0>, C4<0>;
v0x555db71cf520_0 .net "S", 0 0, L_0x555db7d6e5a0;  1 drivers
v0x555db71ccdf0_0 .net "a", 0 0, L_0x555db7d6e900;  1 drivers
v0x555db71cce90_0 .net "b", 0 0, L_0x555db7d6eac0;  1 drivers
v0x555db71ca6c0_0 .net "cin", 0 0, L_0x555db7d6e0a0;  alias, 1 drivers
v0x555db718b5c0_0 .net "cout", 0 0, L_0x555db7d6e7c0;  alias, 1 drivers
v0x555db718b660_0 .net "cout1", 0 0, L_0x555db7d6e510;  1 drivers
v0x555db7188e60_0 .net "cout2", 0 0, L_0x555db7d6e6e0;  1 drivers
v0x555db7188f00_0 .net "s1", 0 0, L_0x555db7d6e460;  1 drivers
S_0x555db76fd850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7682c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6e460 .functor XOR 1, L_0x555db7d6e900, L_0x555db7d6eac0, C4<0>, C4<0>;
L_0x555db7d6e510 .functor AND 1, L_0x555db7d6e900, L_0x555db7d6eac0, C4<1>, C4<1>;
v0x555db7186490_0 .net "S", 0 0, L_0x555db7d6e460;  alias, 1 drivers
v0x555db71c7f90_0 .net "a", 0 0, L_0x555db7d6e900;  alias, 1 drivers
v0x555db71d6ab0_0 .net "b", 0 0, L_0x555db7d6eac0;  alias, 1 drivers
v0x555db71d6b50_0 .net "cout", 0 0, L_0x555db7d6e510;  alias, 1 drivers
S_0x555db76fb150 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7682c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6e5a0 .functor XOR 1, L_0x555db7d6e0a0, L_0x555db7d6e460, C4<0>, C4<0>;
L_0x555db7d6e6e0 .functor AND 1, L_0x555db7d6e0a0, L_0x555db7d6e460, C4<1>, C4<1>;
v0x555db71d4380_0 .net "S", 0 0, L_0x555db7d6e5a0;  alias, 1 drivers
v0x555db71d1c50_0 .net "a", 0 0, L_0x555db7d6e0a0;  alias, 1 drivers
v0x555db71c5830_0 .net "b", 0 0, L_0x555db7d6e460;  alias, 1 drivers
v0x555db71c58d0_0 .net "cout", 0 0, L_0x555db7d6e6e0;  alias, 1 drivers
S_0x555db7678fa0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db769ec20;
 .timescale 0 0;
P_0x555db75f8b20 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7676860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7678fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6ef70 .functor OR 1, L_0x555db7d6ed10, L_0x555db7d6eee0, C4<0>, C4<0>;
v0x555db71bd8d0_0 .net "S", 0 0, L_0x555db7d6eda0;  1 drivers
v0x555db71b14b0_0 .net "a", 0 0, L_0x555db7d6f0b0;  1 drivers
v0x555db71b1550_0 .net "b", 0 0, L_0x555db7d6f1e0;  1 drivers
v0x555db71bb1a0_0 .net "cin", 0 0, L_0x555db7d6e7c0;  alias, 1 drivers
v0x555db71b8a70_0 .net "cout", 0 0, L_0x555db7d6ef70;  alias, 1 drivers
v0x555db71b8b10_0 .net "cout1", 0 0, L_0x555db7d6ed10;  1 drivers
v0x555db71b6340_0 .net "cout2", 0 0, L_0x555db7d6eee0;  1 drivers
v0x555db71b63e0_0 .net "s1", 0 0, L_0x555db7d6ec80;  1 drivers
S_0x555db7674130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7676860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6ec80 .functor XOR 1, L_0x555db7d6f0b0, L_0x555db7d6f1e0, C4<0>, C4<0>;
L_0x555db7d6ed10 .functor AND 1, L_0x555db7d6f0b0, L_0x555db7d6f1e0, C4<1>, C4<1>;
v0x555db7192b50_0 .net "S", 0 0, L_0x555db7d6ec80;  alias, 1 drivers
v0x555db7190420_0 .net "a", 0 0, L_0x555db7d6f0b0;  alias, 1 drivers
v0x555db718dcf0_0 .net "b", 0 0, L_0x555db7d6f1e0;  alias, 1 drivers
v0x555db718dd90_0 .net "cout", 0 0, L_0x555db7d6ed10;  alias, 1 drivers
S_0x555db7671a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7676860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6eda0 .functor XOR 1, L_0x555db7d6e7c0, L_0x555db7d6ec80, C4<0>, C4<0>;
L_0x555db7d6eee0 .functor AND 1, L_0x555db7d6e7c0, L_0x555db7d6ec80, C4<1>, C4<1>;
v0x555db71b3c10_0 .net "S", 0 0, L_0x555db7d6eda0;  alias, 1 drivers
v0x555db71c2730_0 .net "a", 0 0, L_0x555db7d6e7c0;  alias, 1 drivers
v0x555db71c0000_0 .net "b", 0 0, L_0x555db7d6ec80;  alias, 1 drivers
v0x555db71c00a0_0 .net "cout", 0 0, L_0x555db7d6eee0;  alias, 1 drivers
S_0x555db7623600 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db769ec20;
 .timescale 0 0;
P_0x555db76275a0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db764bfb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7623600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6f6c0 .functor OR 1, L_0x555db7d6f3c0, L_0x555db7d6f5e0, C4<0>, C4<0>;
v0x555db7196bd0_0 .net "S", 0 0, L_0x555db7d6f450;  1 drivers
v0x555db719e190_0 .net "a", 0 0, L_0x555db7d6f7c0;  1 drivers
v0x555db719e230_0 .net "b", 0 0, L_0x555db7d6f8f0;  1 drivers
v0x555db719ba60_0 .net "cin", 0 0, L_0x555db7d6ef70;  alias, 1 drivers
v0x555db7180330_0 .net "cout", 0 0, L_0x555db7d6f6c0;  alias, 1 drivers
v0x555db71803d0_0 .net "cout1", 0 0, L_0x555db7d6f3c0;  1 drivers
v0x555db717dbd0_0 .net "cout2", 0 0, L_0x555db7d6f5e0;  1 drivers
v0x555db717dc70_0 .net "s1", 0 0, L_0x555db7d6f310;  1 drivers
S_0x555db7649780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db764bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6f310 .functor XOR 1, L_0x555db7d6f7c0, L_0x555db7d6f8f0, C4<0>, C4<0>;
L_0x555db7d6f3c0 .functor AND 1, L_0x555db7d6f7c0, L_0x555db7d6f8f0, C4<1>, C4<1>;
v0x555db71a5110_0 .net "S", 0 0, L_0x555db7d6f310;  alias, 1 drivers
v0x555db71a29b0_0 .net "a", 0 0, L_0x555db7d6f7c0;  alias, 1 drivers
v0x555db71ac6a0_0 .net "b", 0 0, L_0x555db7d6f8f0;  alias, 1 drivers
v0x555db71ac740_0 .net "cout", 0 0, L_0x555db7d6f3c0;  alias, 1 drivers
S_0x555db7647050 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db764bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6f450 .functor XOR 1, L_0x555db7d6ef70, L_0x555db7d6f310, C4<0>, C4<0>;
L_0x555db7d6f5e0 .functor AND 1, L_0x555db7d6ef70, L_0x555db7d6f310, C4<1>, C4<1>;
v0x555db71a9f70_0 .net "S", 0 0, L_0x555db7d6f450;  alias, 1 drivers
v0x555db71a7840_0 .net "a", 0 0, L_0x555db7d6ef70;  alias, 1 drivers
v0x555db7199330_0 .net "b", 0 0, L_0x555db7d6f310;  alias, 1 drivers
v0x555db71993d0_0 .net "cout", 0 0, L_0x555db7d6f5e0;  alias, 1 drivers
S_0x555db7644920 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db72efd80 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d69e20 .functor NOT 2, L_0x555db7d69d60, C4<00>, C4<00>, C4<00>;
v0x555db7112240_0 .net "cout", 0 0, L_0x555db7d6b060;  1 drivers
v0x555db710fae0_0 .net "i", 1 0, L_0x555db7d69d60;  alias, 1 drivers
v0x555db710fb80_0 .net "o", 1 0, L_0x555db7d6af30;  alias, 1 drivers
v0x555db71047e0_0 .net "temp2", 1 0, L_0x555db7d69e20;  1 drivers
S_0x555db76421f0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7644920;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7606e00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55babf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d6afd0 .functor BUFZ 1, L_0x7f49c55babf8, C4<0>, C4<0>, C4<0>;
L_0x555db7d6b060 .functor BUFZ 1, L_0x555db7d6ab40, C4<0>, C4<0>, C4<0>;
v0x555db711f450_0 .net "S", 1 0, L_0x555db7d6af30;  alias, 1 drivers
v0x555db711ccf0_0 .net "a", 1 0, L_0x555db7d69e20;  alias, 1 drivers
L_0x7f49c55babb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db71242b0_0 .net "b", 1 0, L_0x7f49c55babb0;  1 drivers
v0x555db7121b80 .array "carry", 0 2;
v0x555db7121b80_0 .net v0x555db7121b80 0, 0 0, L_0x555db7d6afd0; 1 drivers
v0x555db7121b80_1 .net v0x555db7121b80 1, 0 0, L_0x555db7d6a440; 1 drivers
v0x555db7121b80_2 .net v0x555db7121b80 2, 0 0, L_0x555db7d6ab40; 1 drivers
v0x555db7117f80_0 .net "cin", 0 0, L_0x7f49c55babf8;  1 drivers
v0x555db7115820_0 .net "cout", 0 0, L_0x555db7d6b060;  alias, 1 drivers
L_0x555db7d6a580 .part L_0x555db7d69e20, 0, 1;
L_0x555db7d6a6d0 .part L_0x7f49c55babb0, 0, 1;
L_0x555db7d6ac40 .part L_0x555db7d69e20, 1, 1;
L_0x555db7d6ae00 .part L_0x7f49c55babb0, 1, 1;
L_0x555db7d6af30 .concat8 [ 1 1 0 0], L_0x555db7d6a190, L_0x555db7d6a920;
S_0x555db763fac0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76421f0;
 .timescale 0 0;
P_0x555db763fde0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db763d390 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db763fac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6a440 .functor OR 1, L_0x555db7d6a0b0, L_0x555db7d6a320, C4<0>, C4<0>;
v0x555db7168720_0 .net "S", 0 0, L_0x555db7d6a190;  1 drivers
v0x555db7165fc0_0 .net "a", 0 0, L_0x555db7d6a580;  1 drivers
v0x555db7166060_0 .net "b", 0 0, L_0x555db7d6a6d0;  1 drivers
v0x555db715acc0_0 .net "cin", 0 0, L_0x555db7d6afd0;  alias, 1 drivers
v0x555db715ad60_0 .net "cout", 0 0, L_0x555db7d6a440;  alias, 1 drivers
v0x555db715c2f0_0 .net "cout1", 0 0, L_0x555db7d6a0b0;  1 drivers
v0x555db715c390_0 .net "cout2", 0 0, L_0x555db7d6a320;  1 drivers
v0x555db7149920_0 .net "s1", 0 0, L_0x555db7d69fb0;  1 drivers
S_0x555db763ac60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db763d390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d69fb0 .functor XOR 1, L_0x555db7d6a580, L_0x555db7d6a6d0, C4<0>, C4<0>;
L_0x555db7d6a0b0 .functor AND 1, L_0x555db7d6a580, L_0x555db7d6a6d0, C4<1>, C4<1>;
v0x555db7175930_0 .net "S", 0 0, L_0x555db7d69fb0;  alias, 1 drivers
v0x555db71731d0_0 .net "a", 0 0, L_0x555db7d6a580;  alias, 1 drivers
v0x555db717a790_0 .net "b", 0 0, L_0x555db7d6a6d0;  alias, 1 drivers
v0x555db717a830_0 .net "cout", 0 0, L_0x555db7d6a0b0;  alias, 1 drivers
S_0x555db7608010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db763d390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6a190 .functor XOR 1, L_0x555db7d6afd0, L_0x555db7d69fb0, C4<0>, C4<0>;
L_0x555db7d6a320 .functor AND 1, L_0x555db7d6afd0, L_0x555db7d69fb0, C4<1>, C4<1>;
v0x555db7178060_0 .net "S", 0 0, L_0x555db7d6a190;  alias, 1 drivers
v0x555db716e460_0 .net "a", 0 0, L_0x555db7d6afd0;  alias, 1 drivers
v0x555db716bd00_0 .net "b", 0 0, L_0x555db7d69fb0;  alias, 1 drivers
v0x555db716bda0_0 .net "cout", 0 0, L_0x555db7d6a320;  alias, 1 drivers
S_0x555db7605820 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db76421f0;
 .timescale 0 0;
P_0x555db7671d20 .param/l "i" 0 3 28, +C4<01>;
S_0x555db76030f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7605820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d6ab40 .functor OR 1, L_0x555db7d6a890, L_0x555db7d6aa60, C4<0>, C4<0>;
v0x555db712ecb0_0 .net "S", 0 0, L_0x555db7d6a920;  1 drivers
v0x555db712c580_0 .net "a", 0 0, L_0x555db7d6ac40;  1 drivers
v0x555db712c620_0 .net "b", 0 0, L_0x555db7d6ae00;  1 drivers
v0x555db7106990_0 .net "cin", 0 0, L_0x555db7d6a440;  alias, 1 drivers
v0x555db710b860_0 .net "cout", 0 0, L_0x555db7d6ab40;  alias, 1 drivers
v0x555db710b900_0 .net "cout1", 0 0, L_0x555db7d6a890;  1 drivers
v0x555db7109100_0 .net "cout2", 0 0, L_0x555db7d6aa60;  1 drivers
v0x555db71091a0_0 .net "s1", 0 0, L_0x555db7d6a800;  1 drivers
S_0x555db76009c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76030f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6a800 .functor XOR 1, L_0x555db7d6ac40, L_0x555db7d6ae00, C4<0>, C4<0>;
L_0x555db7d6a890 .functor AND 1, L_0x555db7d6ac40, L_0x555db7d6ae00, C4<1>, C4<1>;
v0x555db714d720_0 .net "S", 0 0, L_0x555db7d6a800;  alias, 1 drivers
v0x555db713fc10_0 .net "a", 0 0, L_0x555db7d6ac40;  alias, 1 drivers
v0x555db71486f0_0 .net "b", 0 0, L_0x555db7d6ae00;  alias, 1 drivers
v0x555db7148790_0 .net "cout", 0 0, L_0x555db7d6a890;  alias, 1 drivers
S_0x555db75fe290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76030f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6a920 .functor XOR 1, L_0x555db7d6a440, L_0x555db7d6a800, C4<0>, C4<0>;
L_0x555db7d6aa60 .functor AND 1, L_0x555db7d6a440, L_0x555db7d6a800, C4<1>, C4<1>;
v0x555db7145f90_0 .net "S", 0 0, L_0x555db7d6a920;  alias, 1 drivers
v0x555db7129e50_0 .net "a", 0 0, L_0x555db7d6a440;  alias, 1 drivers
v0x555db71276f0_0 .net "b", 0 0, L_0x555db7d6a800;  alias, 1 drivers
v0x555db7127790_0 .net "cout", 0 0, L_0x555db7d6aa60;  alias, 1 drivers
S_0x555db7637c30 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7724480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db76faca0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d71640 .functor BUFZ 1, L_0x555db7d6fba0, C4<0>, C4<0>, C4<0>;
L_0x555db7d71740 .functor BUFZ 1, L_0x555db7d712d0, C4<0>, C4<0>, C4<0>;
v0x555db7092110_0 .net "S", 3 0, L_0x555db7d715a0;  alias, 1 drivers
v0x555db709be00_0 .net "a", 3 0, L_0x555db7d6fa70;  alias, 1 drivers
v0x555db70996d0_0 .net "b", 3 0, L_0x555db7d6da50;  alias, 1 drivers
v0x555db7099770 .array "carry", 0 4;
v0x555db7099770_0 .net v0x555db7099770 0, 0 0, L_0x555db7d71640; 1 drivers
v0x555db7099770_1 .net v0x555db7099770 1, 0 0, L_0x555db7d700a0; 1 drivers
v0x555db7099770_2 .net v0x555db7099770 2, 0 0, L_0x555db7d706e0; 1 drivers
v0x555db7099770_3 .net v0x555db7099770 3, 0 0, L_0x555db7d70d20; 1 drivers
v0x555db7099770_4 .net v0x555db7099770 4, 0 0, L_0x555db7d712d0; 1 drivers
v0x555db7096fa0_0 .net "cin", 0 0, L_0x555db7d6fba0;  alias, 1 drivers
v0x555db7085d70_0 .net "cout", 0 0, L_0x555db7d71740;  alias, 1 drivers
L_0x555db7d701a0 .part L_0x555db7d6fa70, 0, 1;
L_0x555db7d70360 .part L_0x555db7d6da50, 0, 1;
L_0x555db7d707e0 .part L_0x555db7d6fa70, 1, 1;
L_0x555db7d70910 .part L_0x555db7d6da50, 1, 1;
L_0x555db7d70e20 .part L_0x555db7d6fa70, 2, 1;
L_0x555db7d70f50 .part L_0x555db7d6da50, 2, 1;
L_0x555db7d71340 .part L_0x555db7d6fa70, 3, 1;
L_0x555db7d71470 .part L_0x555db7d6da50, 3, 1;
L_0x555db7d715a0 .concat8 [ 1 1 1 1], L_0x555db7d6fe10, L_0x555db7d70570, L_0x555db7d70bb0, L_0x555db7d71160;
S_0x555db7635400 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7637c30;
 .timescale 0 0;
P_0x555db76890e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7632cd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7635400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d700a0 .functor OR 1, L_0x555db7d6fd30, L_0x555db7d6ffa0, C4<0>, C4<0>;
v0x555db70f0ae0_0 .net "S", 0 0, L_0x555db7d6fe10;  1 drivers
v0x555db70caef0_0 .net "a", 0 0, L_0x555db7d701a0;  1 drivers
v0x555db70caf90_0 .net "b", 0 0, L_0x555db7d70360;  1 drivers
v0x555db70cfdc0_0 .net "cin", 0 0, L_0x555db7d71640;  alias, 1 drivers
v0x555db70cfe60_0 .net "cout", 0 0, L_0x555db7d700a0;  alias, 1 drivers
v0x555db70cd660_0 .net "cout1", 0 0, L_0x555db7d6fd30;  1 drivers
v0x555db70cd700_0 .net "cout2", 0 0, L_0x555db7d6ffa0;  1 drivers
v0x555db70e39b0_0 .net "s1", 0 0, L_0x555db7d6fc30;  1 drivers
S_0x555db76305a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7632cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6fc30 .functor XOR 1, L_0x555db7d701a0, L_0x555db7d70360, C4<0>, C4<0>;
L_0x555db7d6fd30 .functor AND 1, L_0x555db7d701a0, L_0x555db7d70360, C4<1>, C4<1>;
v0x555db7105e10_0 .net "S", 0 0, L_0x555db7d6fc30;  alias, 1 drivers
v0x555db70f4a20_0 .net "a", 0 0, L_0x555db7d701a0;  alias, 1 drivers
v0x555db70f7240_0 .net "b", 0 0, L_0x555db7d70360;  alias, 1 drivers
v0x555db70f72e0_0 .net "cout", 0 0, L_0x555db7d6fd30;  alias, 1 drivers
S_0x555db762de70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7632cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d6fe10 .functor XOR 1, L_0x555db7d71640, L_0x555db7d6fc30, C4<0>, C4<0>;
L_0x555db7d6ffa0 .functor AND 1, L_0x555db7d71640, L_0x555db7d6fc30, C4<1>, C4<1>;
v0x555db70ee3b0_0 .net "S", 0 0, L_0x555db7d6fe10;  alias, 1 drivers
v0x555db70ebc50_0 .net "a", 0 0, L_0x555db7d71640;  alias, 1 drivers
v0x555db70f3210_0 .net "b", 0 0, L_0x555db7d6fc30;  alias, 1 drivers
v0x555db70f32b0_0 .net "cout", 0 0, L_0x555db7d6ffa0;  alias, 1 drivers
S_0x555db762b740 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7637c30;
 .timescale 0 0;
P_0x555db768e240 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7629010 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db762b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d706e0 .functor OR 1, L_0x555db7d70500, L_0x555db7d70670, C4<0>, C4<0>;
v0x555db70d4040_0 .net "S", 0 0, L_0x555db7d70570;  1 drivers
v0x555db70c8d40_0 .net "a", 0 0, L_0x555db7d707e0;  1 drivers
v0x555db70c8de0_0 .net "b", 0 0, L_0x555db7d70910;  1 drivers
v0x555db70ca370_0 .net "cin", 0 0, L_0x555db7d700a0;  alias, 1 drivers
v0x555db70bb7a0_0 .net "cout", 0 0, L_0x555db7d706e0;  alias, 1 drivers
v0x555db70bb840_0 .net "cout1", 0 0, L_0x555db7d70500;  1 drivers
v0x555db71326c0_0 .net "cout2", 0 0, L_0x555db7d70670;  1 drivers
v0x555db7132760_0 .net "s1", 0 0, L_0x555db7d70490;  1 drivers
S_0x555db76268e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7629010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d70490 .functor XOR 1, L_0x555db7d707e0, L_0x555db7d70910, C4<0>, C4<0>;
L_0x555db7d70500 .functor AND 1, L_0x555db7d707e0, L_0x555db7d70910, C4<1>, C4<1>;
v0x555db70e1250_0 .net "S", 0 0, L_0x555db7d70490;  alias, 1 drivers
v0x555db70e8810_0 .net "a", 0 0, L_0x555db7d707e0;  alias, 1 drivers
v0x555db70e60e0_0 .net "b", 0 0, L_0x555db7d70910;  alias, 1 drivers
v0x555db70e6180_0 .net "cout", 0 0, L_0x555db7d70500;  alias, 1 drivers
S_0x555db7615280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7629010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d70570 .functor XOR 1, L_0x555db7d700a0, L_0x555db7d70490, C4<0>, C4<0>;
L_0x555db7d70670 .functor AND 1, L_0x555db7d700a0, L_0x555db7d70490, C4<1>, C4<1>;
v0x555db70dc4e0_0 .net "S", 0 0, L_0x555db7d70570;  alias, 1 drivers
v0x555db70d9d80_0 .net "a", 0 0, L_0x555db7d700a0;  alias, 1 drivers
v0x555db70d67a0_0 .net "b", 0 0, L_0x555db7d70490;  alias, 1 drivers
v0x555db70d6840_0 .net "cout", 0 0, L_0x555db7d70670;  alias, 1 drivers
S_0x555db7621b60 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7637c30;
 .timescale 0 0;
P_0x555db76c1660 .param/l "i" 0 3 28, +C4<010>;
S_0x555db761f370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7621b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d70d20 .functor OR 1, L_0x555db7d70b40, L_0x555db7d70cb0, C4<0>, C4<0>;
v0x555db70b7710_0 .net "S", 0 0, L_0x555db7d70bb0;  1 drivers
v0x555db70b4fe0_0 .net "a", 0 0, L_0x555db7d70e20;  1 drivers
v0x555db70b5080_0 .net "b", 0 0, L_0x555db7d70f50;  1 drivers
v0x555db70b28b0_0 .net "cin", 0 0, L_0x555db7d706e0;  alias, 1 drivers
v0x555db70a6490_0 .net "cout", 0 0, L_0x555db7d70d20;  alias, 1 drivers
v0x555db70a6530_0 .net "cout1", 0 0, L_0x555db7d70b40;  1 drivers
v0x555db70b0180_0 .net "cout2", 0 0, L_0x555db7d70cb0;  1 drivers
v0x555db70b0220_0 .net "s1", 0 0, L_0x555db7d70ad0;  1 drivers
S_0x555db761cc40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db761f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d70ad0 .functor XOR 1, L_0x555db7d70e20, L_0x555db7d70f50, C4<0>, C4<0>;
L_0x555db7d70b40 .functor AND 1, L_0x555db7d70e20, L_0x555db7d70f50, C4<1>, C4<1>;
v0x555db713b1a0_0 .net "S", 0 0, L_0x555db7d70ad0;  alias, 1 drivers
v0x555db7138a40_0 .net "a", 0 0, L_0x555db7d70e20;  alias, 1 drivers
v0x555db7130500_0 .net "b", 0 0, L_0x555db7d70f50;  alias, 1 drivers
v0x555db71305a0_0 .net "cout", 0 0, L_0x555db7d70b40;  alias, 1 drivers
S_0x555db761a510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db761f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d70bb0 .functor XOR 1, L_0x555db7d706e0, L_0x555db7d70ad0, C4<0>, C4<0>;
L_0x555db7d70cb0 .functor AND 1, L_0x555db7d706e0, L_0x555db7d70ad0, C4<1>, C4<1>;
v0x555db6fb1ce0_0 .net "S", 0 0, L_0x555db7d70bb0;  alias, 1 drivers
v0x555db70670f0_0 .net "a", 0 0, L_0x555db7d706e0;  alias, 1 drivers
v0x555db70a8bf0_0 .net "b", 0 0, L_0x555db7d70ad0;  alias, 1 drivers
v0x555db70a8c90_0 .net "cout", 0 0, L_0x555db7d70cb0;  alias, 1 drivers
S_0x555db7617de0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7637c30;
 .timescale 0 0;
P_0x555db76e3110 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7613630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7617de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d712d0 .functor OR 1, L_0x555db7d710f0, L_0x555db7d71260, C4<0>, C4<0>;
v0x555db706e950_0 .net "S", 0 0, L_0x555db7d71160;  1 drivers
v0x555db7094870_0 .net "a", 0 0, L_0x555db7d71340;  1 drivers
v0x555db7094910_0 .net "b", 0 0, L_0x555db7d71470;  1 drivers
v0x555db70a3390_0 .net "cin", 0 0, L_0x555db7d70d20;  alias, 1 drivers
v0x555db70a0c60_0 .net "cout", 0 0, L_0x555db7d712d0;  alias, 1 drivers
v0x555db70a0d00_0 .net "cout1", 0 0, L_0x555db7d710f0;  1 drivers
v0x555db709e530_0 .net "cout2", 0 0, L_0x555db7d71260;  1 drivers
v0x555db709e5d0_0 .net "s1", 0 0, L_0x555db7d71080;  1 drivers
S_0x555db7610e60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7613630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d71080 .functor XOR 1, L_0x555db7d71340, L_0x555db7d71470, C4<0>, C4<0>;
L_0x555db7d710f0 .functor AND 1, L_0x555db7d71340, L_0x555db7d71470, C4<1>, C4<1>;
v0x555db70ada50_0 .net "S", 0 0, L_0x555db7d71080;  alias, 1 drivers
v0x555db70ab320_0 .net "a", 0 0, L_0x555db7d71340;  alias, 1 drivers
v0x555db706c220_0 .net "b", 0 0, L_0x555db7d71470;  alias, 1 drivers
v0x555db706c2c0_0 .net "cout", 0 0, L_0x555db7d710f0;  alias, 1 drivers
S_0x555db760e730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7613630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d71160 .functor XOR 1, L_0x555db7d70d20, L_0x555db7d71080, C4<0>, C4<0>;
L_0x555db7d71260 .functor AND 1, L_0x555db7d70d20, L_0x555db7d71080, C4<1>, C4<1>;
v0x555db7069ac0_0 .net "S", 0 0, L_0x555db7d71160;  alias, 1 drivers
v0x555db70737b0_0 .net "a", 0 0, L_0x555db7d70d20;  alias, 1 drivers
v0x555db7071080_0 .net "b", 0 0, L_0x555db7d71080;  alias, 1 drivers
v0x555db7071120_0 .net "cout", 0 0, L_0x555db7d71260;  alias, 1 drivers
S_0x555db760c000 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7d74ef0 .functor XOR 1, L_0x555db7d725e0, L_0x555db7d735b0, C4<0>, C4<0>;
v0x555db6cd0410_0 .net "X", 1 0, L_0x555db7d7ad10;  1 drivers
v0x555db6caa820_0 .net "Y", 1 0, L_0x555db7d7adb0;  1 drivers
v0x555db6caf6f0_0 .net "Z", 3 0, L_0x555db7d7ab00;  alias, 1 drivers
v0x555db6cacf90_0 .net *"_ivl_20", 0 0, L_0x555db7d74ef0;  1 drivers
L_0x7f49c55bb150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6cc32e0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bb150;  1 drivers
L_0x7f49c55bb198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6cc0b80_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bb198;  1 drivers
L_0x7f49c55bb1e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6cc8140_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bb1e0;  1 drivers
L_0x7f49c55bb228 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6cc5a10_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bb228;  1 drivers
v0x555db6cbbe10_0 .net "a", 0 0, L_0x555db7d720b0;  1 drivers
v0x555db6cbbeb0_0 .net "a_abs", 0 0, L_0x555db7d72c10;  1 drivers
v0x555db6cb96b0_0 .net "b", 0 0, L_0x555db7d73080;  1 drivers
v0x555db6cb9750_0 .net "b_abs", 0 0, L_0x555db7d73be0;  1 drivers
v0x555db6cb60d0_0 .net "c1", 0 0, L_0x555db7d760a0;  1 drivers
v0x555db6cb6170_0 .net "c2", 0 0, L_0x555db7d770c0;  1 drivers
v0x555db6cb3970_0 .net "c3", 0 0, L_0x555db7d790d0;  1 drivers
v0x555db6ca8670_0 .net "c4", 0 0, L_0x555db7d7aca0;  1 drivers
v0x555db6ca8710_0 .net "neg_a", 0 0, L_0x555db7d725e0;  1 drivers
v0x555db6c9b0d0_0 .net "neg_b", 0 0, L_0x555db7d735b0;  1 drivers
v0x555db6c9b170_0 .net "temp", 3 0, L_0x555db7d78fc0;  1 drivers
v0x555db6d11ff0_0 .net "term1", 3 0, L_0x555db7d77130;  1 drivers
v0x555db6d12090_0 .net "term2", 3 0, L_0x555db7d771d0;  1 drivers
v0x555db6d1aad0_0 .net "term3", 3 0, L_0x555db7d77360;  1 drivers
v0x555db6d1ab70_0 .net "z0", 1 0, L_0x555db7d71cd0;  1 drivers
v0x555db6d18370_0 .net "z1", 1 0, L_0x555db7d76f20;  1 drivers
v0x555db6d18410_0 .net "z1_1", 1 0, L_0x555db7d74f60;  1 drivers
v0x555db6d0fe30_0 .net "z1_2", 1 0, L_0x555db7d75f90;  1 drivers
v0x555db6b91610_0 .net "z1_3", 1 0, L_0x555db7d73fe0;  1 drivers
v0x555db6b916b0_0 .net "z1_4", 1 0, L_0x555db7d74d70;  1 drivers
v0x555db6c46a20_0 .net "z2", 1 0, L_0x555db7d71a80;  1 drivers
L_0x555db7d71b20 .part L_0x555db7d7ad10, 1, 1;
L_0x555db7d71bc0 .part L_0x555db7d7adb0, 1, 1;
L_0x555db7d71d70 .part L_0x555db7d7ad10, 0, 1;
L_0x555db7d71e10 .part L_0x555db7d7adb0, 0, 1;
L_0x555db7d72cb0 .part L_0x555db7d7ad10, 0, 1;
L_0x555db7d72d50 .part L_0x555db7d7ad10, 1, 1;
L_0x555db7d73c80 .part L_0x555db7d7adb0, 1, 1;
L_0x555db7d73d20 .part L_0x555db7d7adb0, 0, 1;
L_0x555db7d74f60 .functor MUXZ 2, L_0x555db7d73fe0, L_0x555db7d74d70, L_0x555db7d74ef0, C4<>;
L_0x555db7d77130 .concat [ 2 2 0 0], L_0x555db7d71cd0, L_0x7f49c55bb150;
L_0x555db7d771d0 .concat [ 1 2 1 0], L_0x7f49c55bb1e0, L_0x555db7d76f20, L_0x7f49c55bb198;
L_0x555db7d77360 .concat [ 2 2 0 0], L_0x7f49c55bb228, L_0x555db7d71a80;
S_0x555db75e5280 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7735430 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d723c0 .functor NOT 1, L_0x555db7d72d50, C4<0>, C4<0>, C4<0>;
L_0x7f49c55baf10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d724d0 .functor BUFZ 1, L_0x7f49c55baf10, C4<0>, C4<0>, C4<0>;
L_0x555db7d725e0 .functor NOT 1, L_0x555db7d72540, C4<0>, C4<0>, C4<0>;
v0x555db6fd3e70_0 .net "D", 0 0, L_0x555db7d720b0;  alias, 1 drivers
v0x555db6fd1740_0 .net *"_ivl_9", 0 0, L_0x555db7d724d0;  1 drivers
v0x555db6fabb50_0 .net "a", 0 0, L_0x555db7d72cb0;  1 drivers
v0x555db6fb0a20_0 .net "abs_D", 0 0, L_0x555db7d72c10;  alias, 1 drivers
v0x555db6fae2c0_0 .net "b", 0 0, L_0x555db7d72d50;  1 drivers
v0x555db6fc4610_0 .net "b_comp", 0 0, L_0x555db7d723c0;  1 drivers
v0x555db6fc1eb0_0 .net "carry", 1 0, L_0x555db7d72430;  1 drivers
v0x555db6fc9470_0 .net "cin", 0 0, L_0x7f49c55baf10;  1 drivers
v0x555db6fc6d40_0 .net "is_pos", 0 0, L_0x555db7d72540;  1 drivers
v0x555db6fbd140_0 .net "negative", 0 0, L_0x555db7d725e0;  alias, 1 drivers
v0x555db6fba9e0_0 .net "twos", 0 0, L_0x555db7d728c0;  1 drivers
L_0x555db7d72290 .part L_0x555db7d72430, 0, 1;
L_0x555db7d72430 .concat8 [ 1 1 0 0], L_0x555db7d724d0, L_0x555db7d72220;
L_0x555db7d72540 .part L_0x555db7d72430, 1, 1;
L_0x555db7d72c10 .functor MUXZ 1, L_0x555db7d728c0, L_0x555db7d720b0, L_0x555db7d72540, C4<>;
S_0x555db75fa630 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db75e5280;
 .timescale 0 0;
P_0x555db7725430 .param/l "i" 0 3 50, +C4<00>;
S_0x555db75f7e60 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db75fa630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d72220 .functor OR 1, L_0x555db7d71f20, L_0x555db7d721b0, C4<0>, C4<0>;
v0x555db702e380_0 .net "S", 0 0, L_0x555db7d720b0;  alias, 1 drivers
v0x555db7020870_0 .net "a", 0 0, L_0x555db7d72cb0;  alias, 1 drivers
v0x555db7020910_0 .net "b", 0 0, L_0x555db7d723c0;  alias, 1 drivers
v0x555db7029350_0 .net "cin", 0 0, L_0x555db7d72290;  1 drivers
v0x555db70293f0_0 .net "cout", 0 0, L_0x555db7d72220;  1 drivers
v0x555db7026bf0_0 .net "cout1", 0 0, L_0x555db7d71f20;  1 drivers
v0x555db7026c90_0 .net "cout2", 0 0, L_0x555db7d721b0;  1 drivers
v0x555db700aab0_0 .net "s1", 0 0, L_0x555db7d71eb0;  1 drivers
S_0x555db75f5730 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75f7e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d71eb0 .functor XOR 1, L_0x555db7d72cb0, L_0x555db7d723c0, C4<0>, C4<0>;
L_0x555db7d71f20 .functor AND 1, L_0x555db7d72cb0, L_0x555db7d723c0, C4<1>, C4<1>;
v0x555db704ca00_0 .net "S", 0 0, L_0x555db7d71eb0;  alias, 1 drivers
v0x555db7049380_0 .net "a", 0 0, L_0x555db7d72cb0;  alias, 1 drivers
v0x555db7046c20_0 .net "b", 0 0, L_0x555db7d723c0;  alias, 1 drivers
v0x555db7046cc0_0 .net "cout", 0 0, L_0x555db7d71f20;  alias, 1 drivers
S_0x555db75f3000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75f7e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d720b0 .functor XOR 1, L_0x555db7d72290, L_0x555db7d71eb0, C4<0>, C4<0>;
L_0x555db7d721b0 .functor AND 1, L_0x555db7d72290, L_0x555db7d71eb0, C4<1>, C4<1>;
v0x555db703b920_0 .net "S", 0 0, L_0x555db7d720b0;  alias, 1 drivers
v0x555db703cf50_0 .net "a", 0 0, L_0x555db7d72290;  alias, 1 drivers
v0x555db702a580_0 .net "b", 0 0, L_0x555db7d71eb0;  alias, 1 drivers
v0x555db702a620_0 .net "cout", 0 0, L_0x555db7d721b0;  alias, 1 drivers
S_0x555db75d71a0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db75e5280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db775e460 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d72650 .functor NOT 1, L_0x555db7d720b0, C4<0>, C4<0>, C4<0>;
v0x555db6fd7ea0_0 .net "cout", 0 0, L_0x555db7d72ba0;  1 drivers
v0x555db6fcf010_0 .net "i", 0 0, L_0x555db7d720b0;  alias, 1 drivers
v0x555db6fcf0b0_0 .net "o", 0 0, L_0x555db7d728c0;  alias, 1 drivers
v0x555db6fcc8b0_0 .net "temp2", 0 0, L_0x555db7d72650;  1 drivers
S_0x555db75d4a10 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db75d71a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7035870 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55baec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d72b30 .functor BUFZ 1, L_0x7f49c55baec8, C4<0>, C4<0>, C4<0>;
L_0x555db7d72ba0 .functor BUFZ 1, L_0x555db7d72ac0, C4<0>, C4<0>, C4<0>;
v0x555db6ff6480_0 .net "S", 0 0, L_0x555db7d728c0;  alias, 1 drivers
v0x555db6ff2ea0_0 .net "a", 0 0, L_0x555db7d72650;  alias, 1 drivers
L_0x7f49c55bae80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ff0740_0 .net "b", 0 0, L_0x7f49c55bae80;  1 drivers
v0x555db6fe5440 .array "carry", 0 1;
v0x555db6fe5440_0 .net v0x555db6fe5440 0, 0 0, L_0x555db7d72b30; 1 drivers
v0x555db6fe5440_1 .net v0x555db6fe5440 1, 0 0, L_0x555db7d72ac0; 1 drivers
v0x555db6fe6a70_0 .net "cin", 0 0, L_0x7f49c55baec8;  1 drivers
v0x555db6fd5680_0 .net "cout", 0 0, L_0x555db7d72ba0;  alias, 1 drivers
S_0x555db75efc30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75d4a10;
 .timescale 0 0;
P_0x555db776c970 .param/l "i" 0 3 28, +C4<00>;
S_0x555db75ed460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75efc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d72ac0 .functor OR 1, L_0x555db7d727c0, L_0x555db7d729c0, C4<0>, C4<0>;
v0x555db70000b0_0 .net "S", 0 0, L_0x555db7d728c0;  alias, 1 drivers
v0x555db6ffd950_0 .net "a", 0 0, L_0x555db7d72650;  alias, 1 drivers
v0x555db6ffd9f0_0 .net "b", 0 0, L_0x7f49c55bae80;  alias, 1 drivers
v0x555db7004f10_0 .net "cin", 0 0, L_0x555db7d72b30;  alias, 1 drivers
v0x555db7004fb0_0 .net "cout", 0 0, L_0x555db7d72ac0;  alias, 1 drivers
v0x555db70027e0_0 .net "cout1", 0 0, L_0x555db7d727c0;  1 drivers
v0x555db7002880_0 .net "cout2", 0 0, L_0x555db7d729c0;  1 drivers
v0x555db6ff8be0_0 .net "s1", 0 0, L_0x555db7d72750;  1 drivers
S_0x555db75ead30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75ed460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d72750 .functor XOR 1, L_0x555db7d72650, L_0x7f49c55bae80, C4<0>, C4<0>;
L_0x555db7d727c0 .functor AND 1, L_0x555db7d72650, L_0x7f49c55bae80, C4<1>, C4<1>;
v0x555db7008350_0 .net "S", 0 0, L_0x555db7d72750;  alias, 1 drivers
v0x555db700f910_0 .net "a", 0 0, L_0x555db7d72650;  alias, 1 drivers
v0x555db700d1e0_0 .net "b", 0 0, L_0x7f49c55bae80;  alias, 1 drivers
v0x555db700d280_0 .net "cout", 0 0, L_0x555db7d727c0;  alias, 1 drivers
S_0x555db75e8600 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75ed460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d728c0 .functor XOR 1, L_0x555db7d72b30, L_0x555db7d72750, C4<0>, C4<0>;
L_0x555db7d729c0 .functor AND 1, L_0x555db7d72b30, L_0x555db7d72750, C4<1>, C4<1>;
v0x555db6fe75f0_0 .net "S", 0 0, L_0x555db7d728c0;  alias, 1 drivers
v0x555db6fec4c0_0 .net "a", 0 0, L_0x555db7d72b30;  alias, 1 drivers
v0x555db6fe9d60_0 .net "b", 0 0, L_0x555db7d72750;  alias, 1 drivers
v0x555db6fe9e00_0 .net "cout", 0 0, L_0x555db7d729c0;  alias, 1 drivers
S_0x555db75e38c0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d71a10 .functor AND 1, L_0x555db7d71b20, L_0x555db7d71bc0, C4<1>, C4<1>;
v0x555db6fb7400_0 .net "X", 0 0, L_0x555db7d71b20;  1 drivers
v0x555db6fb4ca0_0 .net "Y", 0 0, L_0x555db7d71bc0;  1 drivers
v0x555db6fa99a0_0 .net "Z", 1 0, L_0x555db7d71a80;  alias, 1 drivers
L_0x7f49c55badf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6faafd0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55badf0;  1 drivers
v0x555db6f9c400_0 .net "z", 0 0, L_0x555db7d71a10;  1 drivers
L_0x555db7d71a80 .concat [ 1 1 0 0], L_0x555db7d71a10, L_0x7f49c55badf0;
S_0x555db75e1130 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d71c60 .functor AND 1, L_0x555db7d71d70, L_0x555db7d71e10, C4<1>, C4<1>;
v0x555db7013320_0 .net "X", 0 0, L_0x555db7d71d70;  1 drivers
v0x555db701be00_0 .net "Y", 0 0, L_0x555db7d71e10;  1 drivers
v0x555db70196a0_0 .net "Z", 1 0, L_0x555db7d71cd0;  alias, 1 drivers
L_0x7f49c55bae38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7011160_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bae38;  1 drivers
v0x555db71da4c0_0 .net "z", 0 0, L_0x555db7d71c60;  1 drivers
L_0x555db7d71cd0 .concat [ 1 1 0 0], L_0x555db7d71c60, L_0x7f49c55bae38;
S_0x555db75ddb80 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7781590 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d73390 .functor NOT 1, L_0x555db7d73d20, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bafe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d734a0 .functor BUFZ 1, L_0x7f49c55bafe8, C4<0>, C4<0>, C4<0>;
L_0x555db7d735b0 .functor NOT 1, L_0x555db7d73510, C4<0>, C4<0>, C4<0>;
v0x555db6f67680_0 .net "D", 0 0, L_0x555db7d73080;  alias, 1 drivers
v0x555db6f64f50_0 .net *"_ivl_9", 0 0, L_0x555db7d734a0;  1 drivers
v0x555db6f62820_0 .net "a", 0 0, L_0x555db7d73c80;  1 drivers
v0x555db6f5d9c0_0 .net "abs_D", 0 0, L_0x555db7d73be0;  alias, 1 drivers
v0x555db6f5b290_0 .net "b", 0 0, L_0x555db7d73d20;  1 drivers
v0x555db6f58b60_0 .net "b_comp", 0 0, L_0x555db7d73390;  1 drivers
v0x555db6f4c6b0_0 .net "carry", 1 0, L_0x555db7d73400;  1 drivers
v0x555db6f56430_0 .net "cin", 0 0, L_0x7f49c55bafe8;  1 drivers
v0x555db6f53d00_0 .net "is_pos", 0 0, L_0x555db7d73510;  1 drivers
v0x555db6f515d0_0 .net "negative", 0 0, L_0x555db7d735b0;  alias, 1 drivers
v0x555db6f36950_0 .net "twos", 0 0, L_0x555db7d73890;  1 drivers
L_0x555db7d73260 .part L_0x555db7d73400, 0, 1;
L_0x555db7d73400 .concat8 [ 1 1 0 0], L_0x555db7d734a0, L_0x555db7d731f0;
L_0x555db7d73510 .part L_0x555db7d73400, 1, 1;
L_0x555db7d73be0 .functor MUXZ 1, L_0x555db7d73890, L_0x555db7d73080, L_0x555db7d73510, C4<>;
S_0x555db75db3f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db75ddb80;
 .timescale 0 0;
P_0x555db7752e20 .param/l "i" 0 3 50, +C4<00>;
S_0x555db75cef20 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db75db3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d731f0 .functor OR 1, L_0x555db7d72ef0, L_0x555db7d73180, C4<0>, C4<0>;
v0x555db6f989f0_0 .net "S", 0 0, L_0x555db7d73080;  alias, 1 drivers
v0x555db6f76550_0 .net "a", 0 0, L_0x555db7d73c80;  alias, 1 drivers
v0x555db6f765f0_0 .net "b", 0 0, L_0x555db7d73390;  alias, 1 drivers
v0x555db6f962c0_0 .net "cin", 0 0, L_0x555db7d73260;  1 drivers
v0x555db6f96360_0 .net "cout", 0 0, L_0x555db7d731f0;  1 drivers
v0x555db6f8ed30_0 .net "cout1", 0 0, L_0x555db7d72ef0;  1 drivers
v0x555db6f8edd0_0 .net "cout2", 0 0, L_0x555db7d73180;  1 drivers
v0x555db6f8c600_0 .net "s1", 0 0, L_0x555db7d72e80;  1 drivers
S_0x555db75c1050 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75cef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d72e80 .functor XOR 1, L_0x555db7d73c80, L_0x555db7d73390, C4<0>, C4<0>;
L_0x555db7d72ef0 .functor AND 1, L_0x555db7d73c80, L_0x555db7d73390, C4<1>, C4<1>;
v0x555db71e7e00_0 .net "S", 0 0, L_0x555db7d72e80;  alias, 1 drivers
v0x555db71e5600_0 .net "a", 0 0, L_0x555db7d73c80;  alias, 1 drivers
v0x555db71ecbc0_0 .net "b", 0 0, L_0x555db7d73390;  alias, 1 drivers
v0x555db71ecc60_0 .net "cout", 0 0, L_0x555db7d72ef0;  alias, 1 drivers
S_0x555db75c78d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75cef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d73080 .functor XOR 1, L_0x555db7d73260, L_0x555db7d72e80, C4<0>, C4<0>;
L_0x555db7d73180 .functor AND 1, L_0x555db7d73260, L_0x555db7d72e80, C4<1>, C4<1>;
v0x555db71ea490_0 .net "S", 0 0, L_0x555db7d73080;  alias, 1 drivers
v0x555db71d8440_0 .net "a", 0 0, L_0x555db7d73260;  alias, 1 drivers
v0x555db6f48f90_0 .net "b", 0 0, L_0x555db7d72e80;  alias, 1 drivers
v0x555db6f49030_0 .net "cout", 0 0, L_0x555db7d73180;  alias, 1 drivers
S_0x555db75bdac0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db75ddb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7796d80 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d73620 .functor NOT 1, L_0x555db7d73080, C4<0>, C4<0>, C4<0>;
v0x555db6f4eea0_0 .net "cout", 0 0, L_0x555db7d73b70;  1 drivers
v0x555db6f6ec10_0 .net "i", 0 0, L_0x555db7d73080;  alias, 1 drivers
v0x555db6f6ecb0_0 .net "o", 0 0, L_0x555db7d73890;  alias, 1 drivers
v0x555db6f6c4e0_0 .net "temp2", 0 0, L_0x555db7d73620;  1 drivers
S_0x555db75bb3c0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db75bdac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db77b40e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bafa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d73b00 .functor BUFZ 1, L_0x7f49c55bafa0, C4<0>, C4<0>, C4<0>;
L_0x555db7d73b70 .functor BUFZ 1, L_0x555db7d73a90, C4<0>, C4<0>, C4<0>;
v0x555db6f137b0_0 .net "S", 0 0, L_0x555db7d73890;  alias, 1 drivers
v0x555db6f07390_0 .net "a", 0 0, L_0x555db7d73620;  alias, 1 drivers
L_0x7f49c55baf58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6f11080_0 .net "b", 0 0, L_0x7f49c55baf58;  1 drivers
v0x555db6f0e950 .array "carry", 0 1;
v0x555db6f0e950_0 .net v0x555db6f0e950 0, 0 0, L_0x555db7d73b00; 1 drivers
v0x555db6f0e950_1 .net v0x555db6f0e950 1, 0 0, L_0x555db7d73a90; 1 drivers
v0x555db6f0c220_0 .net "cin", 0 0, L_0x7f49c55bafa0;  1 drivers
v0x555db6f71340_0 .net "cout", 0 0, L_0x555db7d73b70;  alias, 1 drivers
S_0x555db758eda0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75bb3c0;
 .timescale 0 0;
P_0x555db77b82a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db75a4150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db758eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d73a90 .functor OR 1, L_0x555db7d73790, L_0x555db7d73990, C4<0>, C4<0>;
v0x555db6f7b3b0_0 .net "S", 0 0, L_0x555db7d73890;  alias, 1 drivers
v0x555db6f78c80_0 .net "a", 0 0, L_0x555db7d73620;  alias, 1 drivers
v0x555db6f78d20_0 .net "b", 0 0, L_0x7f49c55baf58;  alias, 1 drivers
v0x555db6f09af0_0 .net "cin", 0 0, L_0x555db7d73b00;  alias, 1 drivers
v0x555db6f09b90_0 .net "cout", 0 0, L_0x555db7d73a90;  alias, 1 drivers
v0x555db6f18610_0 .net "cout1", 0 0, L_0x555db7d73790;  1 drivers
v0x555db6f186b0_0 .net "cout2", 0 0, L_0x555db7d73990;  1 drivers
v0x555db6f15ee0_0 .net "s1", 0 0, L_0x555db7d73720;  1 drivers
S_0x555db75a1980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75a4150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d73720 .functor XOR 1, L_0x555db7d73620, L_0x7f49c55baf58, C4<0>, C4<0>;
L_0x555db7d73790 .functor AND 1, L_0x555db7d73620, L_0x7f49c55baf58, C4<1>, C4<1>;
v0x555db6f89ed0_0 .net "S", 0 0, L_0x555db7d73720;  alias, 1 drivers
v0x555db6f85070_0 .net "a", 0 0, L_0x555db7d73620;  alias, 1 drivers
v0x555db6f82940_0 .net "b", 0 0, L_0x7f49c55baf58;  alias, 1 drivers
v0x555db6f829e0_0 .net "cout", 0 0, L_0x555db7d73790;  alias, 1 drivers
S_0x555db759f250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75a4150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d73890 .functor XOR 1, L_0x555db7d73b00, L_0x555db7d73720, C4<0>, C4<0>;
L_0x555db7d73990 .functor AND 1, L_0x555db7d73b00, L_0x555db7d73720, C4<1>, C4<1>;
v0x555db6f80210_0 .net "S", 0 0, L_0x555db7d73890;  alias, 1 drivers
v0x555db6f73d60_0 .net "a", 0 0, L_0x555db7d73b00;  alias, 1 drivers
v0x555db6f7dae0_0 .net "b", 0 0, L_0x555db7d73720;  alias, 1 drivers
v0x555db6f7db80_0 .net "cout", 0 0, L_0x555db7d73990;  alias, 1 drivers
S_0x555db759cb20 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d73e50 .functor AND 1, L_0x555db7d72c10, L_0x555db7d73be0, C4<1>, C4<1>;
v0x555db6f45470_0 .net "X", 0 0, L_0x555db7d72c10;  alias, 1 drivers
v0x555db6f42d40_0 .net "Y", 0 0, L_0x555db7d73be0;  alias, 1 drivers
v0x555db6f42de0_0 .net "Z", 1 0, L_0x555db7d73fe0;  alias, 1 drivers
L_0x7f49c55bb030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6f40610_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bb030;  1 drivers
v0x555db6f341f0_0 .net "z", 0 0, L_0x555db7d73e50;  1 drivers
L_0x555db7d73fe0 .concat [ 1 1 0 0], L_0x555db7d73e50, L_0x7f49c55bb030;
S_0x555db7580cc0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db77d8b30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bb108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d76030 .functor BUFZ 1, L_0x7f49c55bb108, C4<0>, C4<0>, C4<0>;
L_0x555db7d760a0 .functor BUFZ 1, L_0x555db7d75c70, C4<0>, C4<0>, C4<0>;
v0x555db6eb5a70_0 .net "S", 1 0, L_0x555db7d75f90;  alias, 1 drivers
v0x555db6ebf760_0 .net "a", 1 0, L_0x555db7d71cd0;  alias, 1 drivers
v0x555db6ebd030_0 .net "b", 1 0, L_0x555db7d71a80;  alias, 1 drivers
v0x555db6ebd0d0 .array "carry", 0 2;
v0x555db6ebd0d0_0 .net v0x555db6ebd0d0 0, 0 0, L_0x555db7d76030; 1 drivers
v0x555db6ebd0d0_1 .net v0x555db6ebd0d0 1, 0 0, L_0x555db7d75550; 1 drivers
v0x555db6ebd0d0_2 .net v0x555db6ebd0d0 2, 0 0, L_0x555db7d75c70; 1 drivers
v0x555db6eba900_0 .net "cin", 0 0, L_0x7f49c55bb108;  1 drivers
v0x555db6ee0820_0 .net "cout", 0 0, L_0x555db7d760a0;  alias, 1 drivers
L_0x555db7d75650 .part L_0x555db7d71cd0, 0, 1;
L_0x555db7d75810 .part L_0x555db7d71a80, 0, 1;
L_0x555db7d75d30 .part L_0x555db7d71cd0, 1, 1;
L_0x555db7d75e60 .part L_0x555db7d71a80, 1, 1;
L_0x555db7d75f90 .concat8 [ 1 1 0 0], L_0x555db7d75300, L_0x555db7d75ab0;
S_0x555db757e530 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7580cc0;
 .timescale 0 0;
P_0x555db77e5f50 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7599750 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db757e530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d75550 .functor OR 1, L_0x555db7d75240, L_0x555db7d75450, C4<0>, C4<0>;
v0x555db6f2aeb0_0 .net "S", 0 0, L_0x555db7d75300;  1 drivers
v0x555db6f1ea90_0 .net "a", 0 0, L_0x555db7d75650;  1 drivers
v0x555db6f1eb30_0 .net "b", 0 0, L_0x555db7d75810;  1 drivers
v0x555db6f28780_0 .net "cin", 0 0, L_0x555db7d76030;  alias, 1 drivers
v0x555db6f28820_0 .net "cout", 0 0, L_0x555db7d75550;  alias, 1 drivers
v0x555db6f26050_0 .net "cout1", 0 0, L_0x555db7d75240;  1 drivers
v0x555db6f260f0_0 .net "cout2", 0 0, L_0x555db7d75450;  1 drivers
v0x555db6f23920_0 .net "s1", 0 0, L_0x555db7d75130;  1 drivers
S_0x555db7596f80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7599750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d75130 .functor XOR 1, L_0x555db7d75650, L_0x555db7d75810, C4<0>, C4<0>;
L_0x555db7d75240 .functor AND 1, L_0x555db7d75650, L_0x555db7d75810, C4<1>, C4<1>;
v0x555db6f3dee0_0 .net "S", 0 0, L_0x555db7d75130;  alias, 1 drivers
v0x555db6f3b7b0_0 .net "a", 0 0, L_0x555db7d75650;  alias, 1 drivers
v0x555db6f39080_0 .net "b", 0 0, L_0x555db7d75810;  alias, 1 drivers
v0x555db6f39120_0 .net "cout", 0 0, L_0x555db7d75240;  alias, 1 drivers
S_0x555db7594850 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7599750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d75300 .functor XOR 1, L_0x555db7d76030, L_0x555db7d75130, C4<0>, C4<0>;
L_0x555db7d75450 .functor AND 1, L_0x555db7d76030, L_0x555db7d75130, C4<1>, C4<1>;
v0x555db6f211f0_0 .net "S", 0 0, L_0x555db7d75300;  alias, 1 drivers
v0x555db6f2fd10_0 .net "a", 0 0, L_0x555db7d76030;  alias, 1 drivers
v0x555db6f2d5e0_0 .net "b", 0 0, L_0x555db7d75130;  alias, 1 drivers
v0x555db6f2d680_0 .net "cout", 0 0, L_0x555db7d75450;  alias, 1 drivers
S_0x555db7592120 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7580cc0;
 .timescale 0 0;
P_0x555db77efc10 .param/l "i" 0 3 28, +C4<01>;
S_0x555db758d3e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7592120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d75c70 .functor OR 1, L_0x555db7d75a40, L_0x555db7d75bb0, C4<0>, C4<0>;
v0x555db6ef2440_0 .net "S", 0 0, L_0x555db7d75ab0;  1 drivers
v0x555db6efc130_0 .net "a", 0 0, L_0x555db7d75d30;  1 drivers
v0x555db6efc1d0_0 .net "b", 0 0, L_0x555db7d75e60;  1 drivers
v0x555db6ef9a00_0 .net "cin", 0 0, L_0x555db7d75550;  alias, 1 drivers
v0x555db6ef72d0_0 .net "cout", 0 0, L_0x555db7d75c70;  alias, 1 drivers
v0x555db6ef7370_0 .net "cout1", 0 0, L_0x555db7d75a40;  1 drivers
v0x555db6eb81d0_0 .net "cout2", 0 0, L_0x555db7d75bb0;  1 drivers
v0x555db6eb8270_0 .net "s1", 0 0, L_0x555db7d759d0;  1 drivers
S_0x555db758ac50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db758d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d759d0 .functor XOR 1, L_0x555db7d75d30, L_0x555db7d75e60, C4<0>, C4<0>;
L_0x555db7d75a40 .functor AND 1, L_0x555db7d75d30, L_0x555db7d75e60, C4<1>, C4<1>;
v0x555db6dfdc90_0 .net "S", 0 0, L_0x555db7d759d0;  alias, 1 drivers
v0x555db6eb30a0_0 .net "a", 0 0, L_0x555db7d75d30;  alias, 1 drivers
v0x555db6ef4ba0_0 .net "b", 0 0, L_0x555db7d75e60;  alias, 1 drivers
v0x555db6ef4c40_0 .net "cout", 0 0, L_0x555db7d75a40;  alias, 1 drivers
S_0x555db75876a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db758d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d75ab0 .functor XOR 1, L_0x555db7d75550, L_0x555db7d759d0, C4<0>, C4<0>;
L_0x555db7d75bb0 .functor AND 1, L_0x555db7d75550, L_0x555db7d759d0, C4<1>, C4<1>;
v0x555db6f036c0_0 .net "S", 0 0, L_0x555db7d75ab0;  alias, 1 drivers
v0x555db6f00f90_0 .net "a", 0 0, L_0x555db7d75550;  alias, 1 drivers
v0x555db6efe860_0 .net "b", 0 0, L_0x555db7d759d0;  alias, 1 drivers
v0x555db6efe900_0 .net "cout", 0 0, L_0x555db7d75bb0;  alias, 1 drivers
S_0x555db7584f10 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db779db50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7d76fc0 .functor BUFZ 1, L_0x555db7d760a0, C4<0>, C4<0>, C4<0>;
L_0x555db7d770c0 .functor BUFZ 1, L_0x555db7d76b70, C4<0>, C4<0>, C4<0>;
v0x555db6e8c1f0_0 .net "S", 1 0, L_0x555db7d76f20;  alias, 1 drivers
v0x555db6ea2540_0 .net "a", 1 0, L_0x555db7d75f90;  alias, 1 drivers
v0x555db6e9fde0_0 .net "b", 1 0, L_0x555db7d74f60;  alias, 1 drivers
v0x555db6e9fe80 .array "carry", 0 2;
v0x555db6e9fe80_0 .net v0x555db6e9fe80 0, 0 0, L_0x555db7d76fc0; 1 drivers
v0x555db6e9fe80_1 .net v0x555db6e9fe80 1, 0 0, L_0x555db7d764e0; 1 drivers
v0x555db6e9fe80_2 .net v0x555db6e9fe80 2, 0 0, L_0x555db7d76b70; 1 drivers
v0x555db6ea73a0_0 .net "cin", 0 0, L_0x555db7d760a0;  alias, 1 drivers
v0x555db6ea4c70_0 .net "cout", 0 0, L_0x555db7d770c0;  alias, 1 drivers
L_0x555db7d765e0 .part L_0x555db7d75f90, 0, 1;
L_0x555db7d767a0 .part L_0x555db7d74f60, 0, 1;
L_0x555db7d76c30 .part L_0x555db7d75f90, 1, 1;
L_0x555db7d76d60 .part L_0x555db7d74f60, 1, 1;
L_0x555db7d76f20 .concat8 [ 1 1 0 0], L_0x555db7d76290, L_0x555db7d769b0;
S_0x555db7578a40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7584f10;
 .timescale 0 0;
P_0x555db77a8130 .param/l "i" 0 3 28, +C4<00>;
S_0x555db756ab70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7578a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d764e0 .functor OR 1, L_0x555db7d761d0, L_0x555db7d763e0, C4<0>, C4<0>;
v0x555db6ee2f50_0 .net "S", 0 0, L_0x555db7d76290;  1 drivers
v0x555db6ed1d20_0 .net "a", 0 0, L_0x555db7d765e0;  1 drivers
v0x555db6ed1dc0_0 .net "b", 0 0, L_0x555db7d767a0;  1 drivers
v0x555db6ecf5c0_0 .net "cin", 0 0, L_0x555db7d76fc0;  alias, 1 drivers
v0x555db6ecf660_0 .net "cout", 0 0, L_0x555db7d764e0;  alias, 1 drivers
v0x555db6ed92b0_0 .net "cout1", 0 0, L_0x555db7d761d0;  1 drivers
v0x555db6ed9350_0 .net "cout2", 0 0, L_0x555db7d763e0;  1 drivers
v0x555db6ed6b80_0 .net "s1", 0 0, L_0x555db7d76110;  1 drivers
S_0x555db75713f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db756ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d76110 .functor XOR 1, L_0x555db7d765e0, L_0x555db7d767a0, C4<0>, C4<0>;
L_0x555db7d761d0 .functor AND 1, L_0x555db7d765e0, L_0x555db7d767a0, C4<1>, C4<1>;
v0x555db6eef340_0 .net "S", 0 0, L_0x555db7d76110;  alias, 1 drivers
v0x555db6eecc10_0 .net "a", 0 0, L_0x555db7d765e0;  alias, 1 drivers
v0x555db6eea4e0_0 .net "b", 0 0, L_0x555db7d767a0;  alias, 1 drivers
v0x555db6eea580_0 .net "cout", 0 0, L_0x555db7d761d0;  alias, 1 drivers
S_0x555db7553300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db756ab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d76290 .functor XOR 1, L_0x555db7d76fc0, L_0x555db7d76110, C4<0>, C4<0>;
L_0x555db7d763e0 .functor AND 1, L_0x555db7d76fc0, L_0x555db7d76110, C4<1>, C4<1>;
v0x555db6ede0c0_0 .net "S", 0 0, L_0x555db7d76290;  alias, 1 drivers
v0x555db6ee7db0_0 .net "a", 0 0, L_0x555db7d76fc0;  alias, 1 drivers
v0x555db6ee5680_0 .net "b", 0 0, L_0x555db7d76110;  alias, 1 drivers
v0x555db6ee5720_0 .net "cout", 0 0, L_0x555db7d763e0;  alias, 1 drivers
S_0x555db75686b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7584f10;
 .timescale 0 0;
P_0x555db78138d0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7565ee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75686b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d76b70 .functor OR 1, L_0x555db7d76940, L_0x555db7d76ab0, C4<0>, C4<0>;
v0x555db6eaa7e0_0 .net "S", 0 0, L_0x555db7d769b0;  1 drivers
v0x555db6eb1da0_0 .net "a", 0 0, L_0x555db7d76c30;  1 drivers
v0x555db6eb1e40_0 .net "b", 0 0, L_0x555db7d76d60;  1 drivers
v0x555db6eaf670_0 .net "cin", 0 0, L_0x555db7d764e0;  alias, 1 drivers
v0x555db6e89a80_0 .net "cout", 0 0, L_0x555db7d76b70;  alias, 1 drivers
v0x555db6e89b20_0 .net "cout1", 0 0, L_0x555db7d76940;  1 drivers
v0x555db6e8e950_0 .net "cout2", 0 0, L_0x555db7d76ab0;  1 drivers
v0x555db6e8e9f0_0 .net "s1", 0 0, L_0x555db7d768d0;  1 drivers
S_0x555db75637b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7565ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d768d0 .functor XOR 1, L_0x555db7d76c30, L_0x555db7d76d60, C4<0>, C4<0>;
L_0x555db7d76940 .functor AND 1, L_0x555db7d76c30, L_0x555db7d76d60, C4<1>, C4<1>;
v0x555db6ed4450_0 .net "S", 0 0, L_0x555db7d768d0;  alias, 1 drivers
v0x555db6ec5f40_0 .net "a", 0 0, L_0x555db7d76c30;  alias, 1 drivers
v0x555db6ec37e0_0 .net "b", 0 0, L_0x555db7d76d60;  alias, 1 drivers
v0x555db6ec3880_0 .net "cout", 0 0, L_0x555db7d76940;  alias, 1 drivers
S_0x555db7561080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7565ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d769b0 .functor XOR 1, L_0x555db7d764e0, L_0x555db7d768d0, C4<0>, C4<0>;
L_0x555db7d76ab0 .functor AND 1, L_0x555db7d764e0, L_0x555db7d768d0, C4<1>, C4<1>;
v0x555db6ecada0_0 .net "S", 0 0, L_0x555db7d769b0;  alias, 1 drivers
v0x555db6ec8670_0 .net "a", 0 0, L_0x555db7d764e0;  alias, 1 drivers
v0x555db6eacf40_0 .net "b", 0 0, L_0x555db7d768d0;  alias, 1 drivers
v0x555db6eacfe0_0 .net "cout", 0 0, L_0x555db7d76ab0;  alias, 1 drivers
S_0x555db7545220 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7829980 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bb270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d79060 .functor BUFZ 1, L_0x7f49c55bb270, C4<0>, C4<0>, C4<0>;
L_0x555db7d790d0 .functor BUFZ 1, L_0x555db7d78c50, C4<0>, C4<0>, C4<0>;
v0x555db6e00c50_0 .net "S", 3 0, L_0x555db7d78fc0;  alias, 1 drivers
v0x555db6df5950_0 .net "a", 3 0, L_0x555db7d77130;  alias, 1 drivers
v0x555db6df6f80_0 .net "b", 3 0, L_0x555db7d771d0;  alias, 1 drivers
v0x555db6de83b0 .array "carry", 0 4;
v0x555db6de83b0_0 .net v0x555db6de83b0 0, 0 0, L_0x555db7d79060; 1 drivers
v0x555db6de83b0_1 .net v0x555db6de83b0 1, 0 0, L_0x555db7d77930; 1 drivers
v0x555db6de83b0_2 .net v0x555db6de83b0 2, 0 0, L_0x555db7d77f30; 1 drivers
v0x555db6de83b0_3 .net v0x555db6de83b0 3, 0 0, L_0x555db7d78600; 1 drivers
v0x555db6de83b0_4 .net v0x555db6de83b0 4, 0 0, L_0x555db7d78c50; 1 drivers
v0x555db6e5f2d0_0 .net "cin", 0 0, L_0x7f49c55bb270;  1 drivers
v0x555db6e5f370_0 .net "cout", 0 0, L_0x555db7d790d0;  alias, 1 drivers
L_0x555db7d77a30 .part L_0x555db7d77130, 0, 1;
L_0x555db7d77b60 .part L_0x555db7d771d0, 0, 1;
L_0x555db7d78030 .part L_0x555db7d77130, 1, 1;
L_0x555db7d781f0 .part L_0x555db7d771d0, 1, 1;
L_0x555db7d78700 .part L_0x555db7d77130, 2, 1;
L_0x555db7d78830 .part L_0x555db7d771d0, 2, 1;
L_0x555db7d78d10 .part L_0x555db7d77130, 3, 1;
L_0x555db7d78e40 .part L_0x555db7d771d0, 3, 1;
L_0x555db7d78fc0 .concat8 [ 1 1 1 1], L_0x555db7d776e0, L_0x555db7d77d70, L_0x555db7d78490, L_0x555db7d78a40;
S_0x555db7542a90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7545220;
 .timescale 0 0;
P_0x555db78602d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db755dcb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7542a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d77930 .functor OR 1, L_0x555db7d77620, L_0x555db7d77830, C4<0>, C4<0>;
v0x555db6e76530_0 .net "S", 0 0, L_0x555db7d776e0;  1 drivers
v0x555db6e7a330_0 .net "a", 0 0, L_0x555db7d77a30;  1 drivers
v0x555db6e7a3d0_0 .net "b", 0 0, L_0x555db7d77b60;  1 drivers
v0x555db6e6c820_0 .net "cin", 0 0, L_0x555db7d79060;  alias, 1 drivers
v0x555db6e6c8c0_0 .net "cout", 0 0, L_0x555db7d77930;  alias, 1 drivers
v0x555db6e75300_0 .net "cout1", 0 0, L_0x555db7d77620;  1 drivers
v0x555db6e753a0_0 .net "cout2", 0 0, L_0x555db7d77830;  1 drivers
v0x555db6e72ba0_0 .net "s1", 0 0, L_0x555db7d77510;  1 drivers
S_0x555db755b4e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db755dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d77510 .functor XOR 1, L_0x555db7d77a30, L_0x555db7d77b60, C4<0>, C4<0>;
L_0x555db7d77620 .functor AND 1, L_0x555db7d77a30, L_0x555db7d77b60, C4<1>, C4<1>;
v0x555db6e9b070_0 .net "S", 0 0, L_0x555db7d77510;  alias, 1 drivers
v0x555db6e98910_0 .net "a", 0 0, L_0x555db7d77a30;  alias, 1 drivers
v0x555db6e95330_0 .net "b", 0 0, L_0x555db7d77b60;  alias, 1 drivers
v0x555db6e953d0_0 .net "cout", 0 0, L_0x555db7d77620;  alias, 1 drivers
S_0x555db7558db0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db755dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d776e0 .functor XOR 1, L_0x555db7d79060, L_0x555db7d77510, C4<0>, C4<0>;
L_0x555db7d77830 .functor AND 1, L_0x555db7d79060, L_0x555db7d77510, C4<1>, C4<1>;
v0x555db6e92bd0_0 .net "S", 0 0, L_0x555db7d776e0;  alias, 1 drivers
v0x555db6e878d0_0 .net "a", 0 0, L_0x555db7d79060;  alias, 1 drivers
v0x555db6e88f00_0 .net "b", 0 0, L_0x555db7d77510;  alias, 1 drivers
v0x555db6e88fa0_0 .net "cout", 0 0, L_0x555db7d77830;  alias, 1 drivers
S_0x555db7556680 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7545220;
 .timescale 0 0;
P_0x555db7870260 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7551940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7556680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d77f30 .functor OR 1, L_0x555db7d77d00, L_0x555db7d77e70, C4<0>, C4<0>;
v0x555db6e35d10_0 .net "S", 0 0, L_0x555db7d77d70;  1 drivers
v0x555db6e4c060_0 .net "a", 0 0, L_0x555db7d78030;  1 drivers
v0x555db6e4c100_0 .net "b", 0 0, L_0x555db7d781f0;  1 drivers
v0x555db6e49900_0 .net "cin", 0 0, L_0x555db7d77930;  alias, 1 drivers
v0x555db6e50ec0_0 .net "cout", 0 0, L_0x555db7d77f30;  alias, 1 drivers
v0x555db6e50f60_0 .net "cout1", 0 0, L_0x555db7d77d00;  1 drivers
v0x555db6e4e790_0 .net "cout2", 0 0, L_0x555db7d77e70;  1 drivers
v0x555db6e4e830_0 .net "s1", 0 0, L_0x555db7d77c90;  1 drivers
S_0x555db754f1b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7551940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d77c90 .functor XOR 1, L_0x555db7d78030, L_0x555db7d781f0, C4<0>, C4<0>;
L_0x555db7d77d00 .functor AND 1, L_0x555db7d78030, L_0x555db7d781f0, C4<1>, C4<1>;
v0x555db6e56a60_0 .net "S", 0 0, L_0x555db7d77c90;  alias, 1 drivers
v0x555db6e54300_0 .net "a", 0 0, L_0x555db7d78030;  alias, 1 drivers
v0x555db6e5b8c0_0 .net "b", 0 0, L_0x555db7d781f0;  alias, 1 drivers
v0x555db6e5b960_0 .net "cout", 0 0, L_0x555db7d77d00;  alias, 1 drivers
S_0x555db754bc00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7551940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d77d70 .functor XOR 1, L_0x555db7d77930, L_0x555db7d77c90, C4<0>, C4<0>;
L_0x555db7d77e70 .functor AND 1, L_0x555db7d77930, L_0x555db7d77c90, C4<1>, C4<1>;
v0x555db6e59190_0 .net "S", 0 0, L_0x555db7d77d70;  alias, 1 drivers
v0x555db6e335a0_0 .net "a", 0 0, L_0x555db7d77930;  alias, 1 drivers
v0x555db6e38470_0 .net "b", 0 0, L_0x555db7d77c90;  alias, 1 drivers
v0x555db6e38510_0 .net "cout", 0 0, L_0x555db7d77e70;  alias, 1 drivers
S_0x555db7549470 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7545220;
 .timescale 0 0;
P_0x555db788f9d0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db753cfa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7549470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d78600 .functor OR 1, L_0x555db7d78420, L_0x555db7d78590, C4<0>, C4<0>;
v0x555db6e21630_0 .net "S", 0 0, L_0x555db7d78490;  1 drivers
v0x555db6e23e50_0 .net "a", 0 0, L_0x555db7d78700;  1 drivers
v0x555db6e23ef0_0 .net "b", 0 0, L_0x555db7d78830;  1 drivers
v0x555db6e1afc0_0 .net "cin", 0 0, L_0x555db7d77f30;  alias, 1 drivers
v0x555db6e18860_0 .net "cout", 0 0, L_0x555db7d78600;  alias, 1 drivers
v0x555db6e18900_0 .net "cout1", 0 0, L_0x555db7d78420;  1 drivers
v0x555db6e1fe20_0 .net "cout2", 0 0, L_0x555db7d78590;  1 drivers
v0x555db6e1fec0_0 .net "s1", 0 0, L_0x555db7d783b0;  1 drivers
S_0x555db752f0d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db753cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d783b0 .functor XOR 1, L_0x555db7d78700, L_0x555db7d78830, C4<0>, C4<0>;
L_0x555db7d78420 .functor AND 1, L_0x555db7d78700, L_0x555db7d78830, C4<1>, C4<1>;
v0x555db6e44b90_0 .net "S", 0 0, L_0x555db7d783b0;  alias, 1 drivers
v0x555db6e42430_0 .net "a", 0 0, L_0x555db7d78700;  alias, 1 drivers
v0x555db6e3ee50_0 .net "b", 0 0, L_0x555db7d78830;  alias, 1 drivers
v0x555db6e3eef0_0 .net "cout", 0 0, L_0x555db7d78420;  alias, 1 drivers
S_0x555db7535950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db753cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d78490 .functor XOR 1, L_0x555db7d77f30, L_0x555db7d783b0, C4<0>, C4<0>;
L_0x555db7d78590 .functor AND 1, L_0x555db7d77f30, L_0x555db7d783b0, C4<1>, C4<1>;
v0x555db6e3c6f0_0 .net "S", 0 0, L_0x555db7d78490;  alias, 1 drivers
v0x555db6e313f0_0 .net "a", 0 0, L_0x555db7d77f30;  alias, 1 drivers
v0x555db6e32a20_0 .net "b", 0 0, L_0x555db7d783b0;  alias, 1 drivers
v0x555db6e32ac0_0 .net "cout", 0 0, L_0x555db7d78590;  alias, 1 drivers
S_0x555db75b0570 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7545220;
 .timescale 0 0;
P_0x555db78a5a80 .param/l "i" 0 3 28, +C4<011>;
S_0x555db75ade70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75b0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d78c50 .functor OR 1, L_0x555db7d789d0, L_0x555db7d78b90, C4<0>, C4<0>;
v0x555db6e15420_0 .net "S", 0 0, L_0x555db7d78a40;  1 drivers
v0x555db6e12cf0_0 .net "a", 0 0, L_0x555db7d78d10;  1 drivers
v0x555db6e12d90_0 .net "b", 0 0, L_0x555db7d78e40;  1 drivers
v0x555db6e090f0_0 .net "cin", 0 0, L_0x555db7d78600;  alias, 1 drivers
v0x555db6e06990_0 .net "cout", 0 0, L_0x555db7d78c50;  alias, 1 drivers
v0x555db6e06a30_0 .net "cout1", 0 0, L_0x555db7d789d0;  1 drivers
v0x555db6e033b0_0 .net "cout2", 0 0, L_0x555db7d78b90;  1 drivers
v0x555db6e03450_0 .net "s1", 0 0, L_0x555db7d78960;  1 drivers
S_0x555db7504260 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75ade70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d78960 .functor XOR 1, L_0x555db7d78d10, L_0x555db7d78e40, C4<0>, C4<0>;
L_0x555db7d789d0 .functor AND 1, L_0x555db7d78d10, L_0x555db7d78e40, C4<1>, C4<1>;
v0x555db6e1d6f0_0 .net "S", 0 0, L_0x555db7d78960;  alias, 1 drivers
v0x555db6df7b00_0 .net "a", 0 0, L_0x555db7d78d10;  alias, 1 drivers
v0x555db6dfc9d0_0 .net "b", 0 0, L_0x555db7d78e40;  alias, 1 drivers
v0x555db6dfca70_0 .net "cout", 0 0, L_0x555db7d789d0;  alias, 1 drivers
S_0x555db752cc10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75ade70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d78a40 .functor XOR 1, L_0x555db7d78600, L_0x555db7d78960, C4<0>, C4<0>;
L_0x555db7d78b90 .functor AND 1, L_0x555db7d78600, L_0x555db7d78960, C4<1>, C4<1>;
v0x555db6dfa270_0 .net "S", 0 0, L_0x555db7d78a40;  alias, 1 drivers
v0x555db6e105c0_0 .net "a", 0 0, L_0x555db7d78600;  alias, 1 drivers
v0x555db6e0de60_0 .net "b", 0 0, L_0x555db7d78960;  alias, 1 drivers
v0x555db6e0df00_0 .net "cout", 0 0, L_0x555db7d78b90;  alias, 1 drivers
S_0x555db752a3e0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6f62910 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d74080 .functor NOT 2, L_0x555db7d73fe0, C4<00>, C4<00>, C4<00>;
v0x555db6d90de0_0 .net "cout", 0 0, L_0x555db7d74e80;  1 drivers
v0x555db6d9aad0_0 .net "i", 1 0, L_0x555db7d73fe0;  alias, 1 drivers
v0x555db6d9ab70_0 .net "o", 1 0, L_0x555db7d74d70;  alias, 1 drivers
v0x555db6d983a0_0 .net "temp2", 1 0, L_0x555db7d74080;  1 drivers
S_0x555db7527cb0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db752a3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db78c9480 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bb0c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d74e10 .functor BUFZ 1, L_0x7f49c55bb0c0, C4<0>, C4<0>, C4<0>;
L_0x555db7d74e80 .functor BUFZ 1, L_0x555db7d74a10, C4<0>, C4<0>, C4<0>;
v0x555db6d6fd50_0 .net "S", 1 0, L_0x555db7d74d70;  alias, 1 drivers
v0x555db6d6d620_0 .net "a", 1 0, L_0x555db7d74080;  alias, 1 drivers
L_0x7f49c55bb078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6d93540_0 .net "b", 1 0, L_0x7f49c55bb078;  1 drivers
v0x555db6da2060 .array "carry", 0 2;
v0x555db6da2060_0 .net v0x555db6da2060 0, 0 0, L_0x555db7d74e10; 1 drivers
v0x555db6da2060_1 .net v0x555db6da2060 1, 0 0, L_0x555db7d74460; 1 drivers
v0x555db6da2060_2 .net v0x555db6da2060 2, 0 0, L_0x555db7d74a10; 1 drivers
v0x555db6d9f930_0 .net "cin", 0 0, L_0x7f49c55bb0c0;  1 drivers
v0x555db6d9d200_0 .net "cout", 0 0, L_0x555db7d74e80;  alias, 1 drivers
L_0x555db7d74560 .part L_0x555db7d74080, 0, 1;
L_0x555db7d74690 .part L_0x7f49c55bb078, 0, 1;
L_0x555db7d74a80 .part L_0x555db7d74080, 1, 1;
L_0x555db7d74c40 .part L_0x7f49c55bb078, 1, 1;
L_0x555db7d74d70 .concat8 [ 1 1 0 0], L_0x555db7d74260, L_0x555db7d748a0;
S_0x555db7525580 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7527cb0;
 .timescale 0 0;
P_0x555db78cec80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7522e50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7525580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d74460 .functor OR 1, L_0x555db7d741f0, L_0x555db7d74360, C4<0>, C4<0>;
v0x555db6ddbf00_0 .net "S", 0 0, L_0x555db7d74260;  1 drivers
v0x555db6de34c0_0 .net "a", 0 0, L_0x555db7d74560;  1 drivers
v0x555db6de3560_0 .net "b", 0 0, L_0x555db7d74690;  1 drivers
v0x555db6de0d90_0 .net "cin", 0 0, L_0x555db7d74e10;  alias, 1 drivers
v0x555db6de0e30_0 .net "cout", 0 0, L_0x555db7d74460;  alias, 1 drivers
v0x555db6cb09b0_0 .net "cout1", 0 0, L_0x555db7d741f0;  1 drivers
v0x555db6cb0a50_0 .net "cout2", 0 0, L_0x555db7d74360;  1 drivers
v0x555db6d65dc0_0 .net "s1", 0 0, L_0x555db7d74180;  1 drivers
S_0x555db7520720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7522e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d74180 .functor XOR 1, L_0x555db7d74560, L_0x555db7d74690, C4<0>, C4<0>;
L_0x555db7d741f0 .functor AND 1, L_0x555db7d74560, L_0x555db7d74690, C4<1>, C4<1>;
v0x555db6e67db0_0 .net "S", 0 0, L_0x555db7d74180;  alias, 1 drivers
v0x555db6e65650_0 .net "a", 0 0, L_0x555db7d74560;  alias, 1 drivers
v0x555db6de4690_0 .net "b", 0 0, L_0x555db7d74690;  alias, 1 drivers
v0x555db6de4730_0 .net "cout", 0 0, L_0x555db7d741f0;  alias, 1 drivers
S_0x555db751dff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7522e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d74260 .functor XOR 1, L_0x555db7d74e10, L_0x555db7d74180, C4<0>, C4<0>;
L_0x555db7d74360 .functor AND 1, L_0x555db7d74e10, L_0x555db7d74180, C4<1>, C4<1>;
v0x555db6e5d110_0 .net "S", 0 0, L_0x555db7d74260;  alias, 1 drivers
v0x555db6dd0dc0_0 .net "a", 0 0, L_0x555db7d74e10;  alias, 1 drivers
v0x555db6dde660_0 .net "b", 0 0, L_0x555db7d74180;  alias, 1 drivers
v0x555db6dde700_0 .net "cout", 0 0, L_0x555db7d74360;  alias, 1 drivers
S_0x555db751b8c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7527cb0;
 .timescale 0 0;
P_0x555db7831630 .param/l "i" 0 3 28, +C4<01>;
S_0x555db74e8c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db751b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d74a10 .functor OR 1, L_0x555db7d74830, L_0x555db7d749a0, C4<0>, C4<0>;
v0x555db6dac720_0 .net "S", 0 0, L_0x555db7d748a0;  1 drivers
v0x555db6da9ff0_0 .net "a", 0 0, L_0x555db7d74a80;  1 drivers
v0x555db6daa090_0 .net "b", 0 0, L_0x555db7d74c40;  1 drivers
v0x555db6d6aef0_0 .net "cin", 0 0, L_0x555db7d74460;  alias, 1 drivers
v0x555db6d68790_0 .net "cout", 0 0, L_0x555db7d74a10;  alias, 1 drivers
v0x555db6d68830_0 .net "cout1", 0 0, L_0x555db7d74830;  1 drivers
v0x555db6d72480_0 .net "cout2", 0 0, L_0x555db7d749a0;  1 drivers
v0x555db6d72520_0 .net "s1", 0 0, L_0x555db7d747c0;  1 drivers
S_0x555db74e6480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74e8c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d747c0 .functor XOR 1, L_0x555db7d74a80, L_0x555db7d74c40, C4<0>, C4<0>;
L_0x555db7d74830 .functor AND 1, L_0x555db7d74a80, L_0x555db7d74c40, C4<1>, C4<1>;
v0x555db6da78c0_0 .net "S", 0 0, L_0x555db7d747c0;  alias, 1 drivers
v0x555db6db63e0_0 .net "a", 0 0, L_0x555db7d74a80;  alias, 1 drivers
v0x555db6db3cb0_0 .net "b", 0 0, L_0x555db7d74c40;  alias, 1 drivers
v0x555db6db3d50_0 .net "cout", 0 0, L_0x555db7d74830;  alias, 1 drivers
S_0x555db74e3d50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74e8c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d748a0 .functor XOR 1, L_0x555db7d74460, L_0x555db7d747c0, C4<0>, C4<0>;
L_0x555db7d749a0 .functor AND 1, L_0x555db7d74460, L_0x555db7d747c0, C4<1>, C4<1>;
v0x555db6db1580_0 .net "S", 0 0, L_0x555db7d748a0;  alias, 1 drivers
v0x555db6da5160_0 .net "a", 0 0, L_0x555db7d74460;  alias, 1 drivers
v0x555db6daee50_0 .net "b", 0 0, L_0x555db7d747c0;  alias, 1 drivers
v0x555db6daeef0_0 .net "cout", 0 0, L_0x555db7d749a0;  alias, 1 drivers
S_0x555db74e1620 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db760c000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db78443a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d7aba0 .functor BUFZ 1, L_0x555db7d790d0, C4<0>, C4<0>, C4<0>;
L_0x555db7d7aca0 .functor BUFZ 1, L_0x555db7d7a790, C4<0>, C4<0>, C4<0>;
v0x555db6ce5740_0 .net "S", 3 0, L_0x555db7d7ab00;  alias, 1 drivers
v0x555db6cd4350_0 .net "a", 3 0, L_0x555db7d78fc0;  alias, 1 drivers
v0x555db6cd6b70_0 .net "b", 3 0, L_0x555db7d77360;  alias, 1 drivers
v0x555db6ccdce0 .array "carry", 0 4;
v0x555db6ccdce0_0 .net v0x555db6ccdce0 0, 0 0, L_0x555db7d7aba0; 1 drivers
v0x555db6ccdce0_1 .net v0x555db6ccdce0 1, 0 0, L_0x555db7d79510; 1 drivers
v0x555db6ccdce0_2 .net v0x555db6ccdce0 2, 0 0, L_0x555db7d79b50; 1 drivers
v0x555db6ccdce0_3 .net v0x555db6ccdce0 3, 0 0, L_0x555db7d7a190; 1 drivers
v0x555db6ccdce0_4 .net v0x555db6ccdce0 4, 0 0, L_0x555db7d7a790; 1 drivers
v0x555db6ccb580_0 .net "cin", 0 0, L_0x555db7d790d0;  alias, 1 drivers
v0x555db6cd2b40_0 .net "cout", 0 0, L_0x555db7d7aca0;  alias, 1 drivers
L_0x555db7d79610 .part L_0x555db7d78fc0, 0, 1;
L_0x555db7d797d0 .part L_0x555db7d77360, 0, 1;
L_0x555db7d79c50 .part L_0x555db7d78fc0, 1, 1;
L_0x555db7d79d80 .part L_0x555db7d77360, 1, 1;
L_0x555db7d7a290 .part L_0x555db7d78fc0, 2, 1;
L_0x555db7d7a3c0 .part L_0x555db7d77360, 2, 1;
L_0x555db7d7a850 .part L_0x555db7d78fc0, 3, 1;
L_0x555db7d7a980 .part L_0x555db7d77360, 3, 1;
L_0x555db7d7ab00 .concat8 [ 1 1 1 1], L_0x555db7d792c0, L_0x555db7d799e0, L_0x555db7d7a020, L_0x555db7d7a5d0;
S_0x555db74deef0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db74e1620;
 .timescale 0 0;
P_0x555db784fe70 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7518890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74deef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d79510 .functor OR 1, L_0x555db7d79200, L_0x555db7d79410, C4<0>, C4<0>;
v0x555db6d78c60_0 .net "S", 0 0, L_0x555db7d792c0;  1 drivers
v0x555db6d76500_0 .net "a", 0 0, L_0x555db7d79610;  1 drivers
v0x555db6d765a0_0 .net "b", 0 0, L_0x555db7d797d0;  1 drivers
v0x555db6d7dac0_0 .net "cin", 0 0, L_0x555db7d7aba0;  alias, 1 drivers
v0x555db6d7db60_0 .net "cout", 0 0, L_0x555db7d79510;  alias, 1 drivers
v0x555db6d7b390_0 .net "cout1", 0 0, L_0x555db7d79200;  1 drivers
v0x555db6d7b430_0 .net "cout2", 0 0, L_0x555db7d79410;  1 drivers
v0x555db6d5fc60_0 .net "s1", 0 0, L_0x555db7d79140;  1 drivers
S_0x555db7516060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7518890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d79140 .functor XOR 1, L_0x555db7d79610, L_0x555db7d797d0, C4<0>, C4<0>;
L_0x555db7d79200 .functor AND 1, L_0x555db7d79610, L_0x555db7d797d0, C4<1>, C4<1>;
v0x555db6d95c70_0 .net "S", 0 0, L_0x555db7d79140;  alias, 1 drivers
v0x555db6d84a40_0 .net "a", 0 0, L_0x555db7d79610;  alias, 1 drivers
v0x555db6d822e0_0 .net "b", 0 0, L_0x555db7d797d0;  alias, 1 drivers
v0x555db6d82380_0 .net "cout", 0 0, L_0x555db7d79200;  alias, 1 drivers
S_0x555db7513930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7518890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d792c0 .functor XOR 1, L_0x555db7d7aba0, L_0x555db7d79140, C4<0>, C4<0>;
L_0x555db7d79410 .functor AND 1, L_0x555db7d7aba0, L_0x555db7d79140, C4<1>, C4<1>;
v0x555db6d8bfd0_0 .net "S", 0 0, L_0x555db7d792c0;  alias, 1 drivers
v0x555db6d898a0_0 .net "a", 0 0, L_0x555db7d7aba0;  alias, 1 drivers
v0x555db6d87170_0 .net "b", 0 0, L_0x555db7d79140;  alias, 1 drivers
v0x555db6d87210_0 .net "cout", 0 0, L_0x555db7d79410;  alias, 1 drivers
S_0x555db7511200 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db74e1620;
 .timescale 0 0;
P_0x555db7903820 .param/l "i" 0 3 28, +C4<01>;
S_0x555db750ead0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7511200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d79b50 .functor OR 1, L_0x555db7d79970, L_0x555db7d79ae0, C4<0>, C4<0>;
v0x555db6d55260_0 .net "S", 0 0, L_0x555db7d799e0;  1 drivers
v0x555db6d52b00_0 .net "a", 0 0, L_0x555db7d79c50;  1 drivers
v0x555db6d52ba0_0 .net "b", 0 0, L_0x555db7d79d80;  1 drivers
v0x555db6d5a0c0_0 .net "cin", 0 0, L_0x555db7d79510;  alias, 1 drivers
v0x555db6d57990_0 .net "cout", 0 0, L_0x555db7d79b50;  alias, 1 drivers
v0x555db6d57a30_0 .net "cout1", 0 0, L_0x555db7d79970;  1 drivers
v0x555db6d4dd90_0 .net "cout2", 0 0, L_0x555db7d79ae0;  1 drivers
v0x555db6d4de30_0 .net "s1", 0 0, L_0x555db7d79900;  1 drivers
S_0x555db750c3a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db750ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d79900 .functor XOR 1, L_0x555db7d79c50, L_0x555db7d79d80, C4<0>, C4<0>;
L_0x555db7d79970 .functor AND 1, L_0x555db7d79c50, L_0x555db7d79d80, C4<1>, C4<1>;
v0x555db6d5d500_0 .net "S", 0 0, L_0x555db7d79900;  alias, 1 drivers
v0x555db6d64ac0_0 .net "a", 0 0, L_0x555db7d79c50;  alias, 1 drivers
v0x555db6d62390_0 .net "b", 0 0, L_0x555db7d79d80;  alias, 1 drivers
v0x555db6d62430_0 .net "cout", 0 0, L_0x555db7d79970;  alias, 1 drivers
S_0x555db7509c70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db750ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d799e0 .functor XOR 1, L_0x555db7d79510, L_0x555db7d79900, C4<0>, C4<0>;
L_0x555db7d79ae0 .functor AND 1, L_0x555db7d79510, L_0x555db7d79900, C4<1>, C4<1>;
v0x555db6d3c7a0_0 .net "S", 0 0, L_0x555db7d799e0;  alias, 1 drivers
v0x555db6d41670_0 .net "a", 0 0, L_0x555db7d79510;  alias, 1 drivers
v0x555db6d3ef10_0 .net "b", 0 0, L_0x555db7d79900;  alias, 1 drivers
v0x555db6d3efb0_0 .net "cout", 0 0, L_0x555db7d79ae0;  alias, 1 drivers
S_0x555db7507540 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db74e1620;
 .timescale 0 0;
P_0x555db7921800 .param/l "i" 0 3 28, +C4<010>;
S_0x555db74f5ee0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7507540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7a190 .functor OR 1, L_0x555db7d79fb0, L_0x555db7d7a120, C4<0>, C4<0>;
v0x555db6d1f540_0 .net "S", 0 0, L_0x555db7d7a020;  1 drivers
v0x555db6d28020_0 .net "a", 0 0, L_0x555db7d7a290;  1 drivers
v0x555db6d258c0_0 .net "b", 0 0, L_0x555db7d7a3c0;  1 drivers
v0x555db6d09780_0 .net "cin", 0 0, L_0x555db7d79b50;  alias, 1 drivers
v0x555db6d09820_0 .net "cout", 0 0, L_0x555db7d7a190;  alias, 1 drivers
v0x555db6d07020_0 .net "cout1", 0 0, L_0x555db7d79fb0;  1 drivers
v0x555db6d070c0_0 .net "cout2", 0 0, L_0x555db7d7a120;  1 drivers
v0x555db6d0e5e0_0 .net "s1", 0 0, L_0x555db7d79f40;  1 drivers
S_0x555db75027c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74f5ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d79f40 .functor XOR 1, L_0x555db7d7a290, L_0x555db7d7a3c0, C4<0>, C4<0>;
L_0x555db7d79fb0 .functor AND 1, L_0x555db7d7a290, L_0x555db7d7a3c0, C4<1>, C4<1>;
v0x555db6d4b630_0 .net "S", 0 0, L_0x555db7d79f40;  alias, 1 drivers
v0x555db6d48050_0 .net "a", 0 0, L_0x555db7d7a290;  alias, 1 drivers
v0x555db6d458f0_0 .net "b", 0 0, L_0x555db7d7a3c0;  alias, 1 drivers
v0x555db6d45990_0 .net "cout", 0 0, L_0x555db7d79fb0;  alias, 1 drivers
S_0x555db74fffd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74f5ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7a020 .functor XOR 1, L_0x555db7d79b50, L_0x555db7d79f40, C4<0>, C4<0>;
L_0x555db7d7a120 .functor AND 1, L_0x555db7d79b50, L_0x555db7d79f40, C4<1>, C4<1>;
v0x555db6d3a5f0_0 .net "S", 0 0, L_0x555db7d7a020;  alias, 1 drivers
v0x555db6d3bc20_0 .net "a", 0 0, L_0x555db7d79b50;  alias, 1 drivers
v0x555db6d29250_0 .net "b", 0 0, L_0x555db7d79f40;  alias, 1 drivers
v0x555db6d2d050_0 .net "cout", 0 0, L_0x555db7d7a120;  alias, 1 drivers
S_0x555db74fd8a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db74e1620;
 .timescale 0 0;
P_0x555db793f760 .param/l "i" 0 3 28, +C4<011>;
S_0x555db74fb170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74fd8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7a790 .functor OR 1, L_0x555db7d7a560, L_0x555db7d7a720, C4<0>, C4<0>;
v0x555db6d014b0_0 .net "S", 0 0, L_0x555db7d7a5d0;  1 drivers
v0x555db6cf78b0_0 .net "a", 0 0, L_0x555db7d7a850;  1 drivers
v0x555db6cf5150_0 .net "b", 0 0, L_0x555db7d7a980;  1 drivers
v0x555db6cf1b70_0 .net "cin", 0 0, L_0x555db7d7a190;  alias, 1 drivers
v0x555db6cf1c10_0 .net "cout", 0 0, L_0x555db7d7a790;  alias, 1 drivers
v0x555db6cef410_0 .net "cout1", 0 0, L_0x555db7d7a560;  1 drivers
v0x555db6cef4b0_0 .net "cout2", 0 0, L_0x555db7d7a720;  1 drivers
v0x555db6ce4110_0 .net "s1", 0 0, L_0x555db7d7a4f0;  1 drivers
S_0x555db74f8a40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74fb170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7a4f0 .functor XOR 1, L_0x555db7d7a850, L_0x555db7d7a980, C4<0>, C4<0>;
L_0x555db7d7a560 .functor AND 1, L_0x555db7d7a850, L_0x555db7d7a980, C4<1>, C4<1>;
v0x555db6d0beb0_0 .net "S", 0 0, L_0x555db7d7a4f0;  alias, 1 drivers
v0x555db6ce62c0_0 .net "a", 0 0, L_0x555db7d7a850;  alias, 1 drivers
v0x555db6ceb190_0 .net "b", 0 0, L_0x555db7d7a980;  alias, 1 drivers
v0x555db6ce8a30_0 .net "cout", 0 0, L_0x555db7d7a560;  alias, 1 drivers
S_0x555db74f4290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74fb170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7a5d0 .functor XOR 1, L_0x555db7d7a190, L_0x555db7d7a4f0, C4<0>, C4<0>;
L_0x555db7d7a720 .functor AND 1, L_0x555db7d7a190, L_0x555db7d7a4f0, C4<1>, C4<1>;
v0x555db6cfed80_0 .net "S", 0 0, L_0x555db7d7a5d0;  alias, 1 drivers
v0x555db6cfee20_0 .net "a", 0 0, L_0x555db7d7a190;  alias, 1 drivers
v0x555db6cfc620_0 .net "b", 0 0, L_0x555db7d7a4f0;  alias, 1 drivers
v0x555db6d03be0_0 .net "cout", 0 0, L_0x555db7d7a720;  alias, 1 drivers
S_0x555db74f1ac0 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7943390 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7d7e400 .functor NOT 2, L_0x555db7d7fa80, C4<00>, C4<00>, C4<00>;
L_0x7f49c55bb420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d7e600 .functor BUFZ 1, L_0x7f49c55bb420, C4<0>, C4<0>, C4<0>;
L_0x555db7d7e7f0 .functor NOT 1, L_0x555db7d7e6c0, C4<0>, C4<0>, C4<0>;
v0x555db6bcbdf0_0 .net "D", 1 0, L_0x555db7d7e360;  alias, 1 drivers
v0x555db6bc9690_0 .net *"_ivl_21", 0 0, L_0x555db7d7e600;  1 drivers
v0x555db6bdf9e0_0 .net "a", 1 0, L_0x555db7d7f9e0;  1 drivers
v0x555db6bdd280_0 .net "abs_D", 1 0, L_0x555db7d7f8b0;  alias, 1 drivers
v0x555db6be4840_0 .net "b", 1 0, L_0x555db7d7fa80;  1 drivers
v0x555db6be2110_0 .net "b_comp", 1 0, L_0x555db7d7e400;  1 drivers
v0x555db6bd8510_0 .net "carry", 2 0, L_0x555db7d7e470;  1 drivers
v0x555db6bd5db0_0 .net "cin", 0 0, L_0x7f49c55bb420;  1 drivers
v0x555db6bd27d0_0 .net "is_pos", 0 0, L_0x555db7d7e6c0;  1 drivers
v0x555db6bd0070_0 .net "negative", 0 0, L_0x555db7d7e7f0;  alias, 1 drivers
v0x555db6bc4d70_0 .net "twos", 1 0, L_0x555db7d7f730;  1 drivers
L_0x555db7d7d8e0 .part L_0x555db7d7f9e0, 0, 1;
L_0x555db7d7da10 .part L_0x555db7d7e400, 0, 1;
L_0x555db7d7db40 .part L_0x555db7d7e470, 0, 1;
L_0x555db7d7dfd0 .part L_0x555db7d7f9e0, 1, 1;
L_0x555db7d7e100 .part L_0x555db7d7e400, 1, 1;
L_0x555db7d7e230 .part L_0x555db7d7e470, 1, 1;
L_0x555db7d7e360 .concat8 [ 1 1 0 0], L_0x555db7d7d660, L_0x555db7d7dd50;
L_0x555db7d7e470 .concat8 [ 1 1 1 0], L_0x555db7d7e600, L_0x555db7d7d870, L_0x555db7d7df60;
L_0x555db7d7e6c0 .part L_0x555db7d7e470, 2, 1;
L_0x555db7d7f8b0 .functor MUXZ 2, L_0x555db7d7f730, L_0x555db7d7e360, L_0x555db7d7e6c0, C4<>;
S_0x555db74ef390 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db74f1ac0;
 .timescale 0 0;
P_0x555db7856490 .param/l "i" 0 3 50, +C4<00>;
S_0x555db74ecc60 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db74ef390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7d870 .functor OR 1, L_0x555db7d7d5a0, L_0x555db7d7d800, C4<0>, C4<0>;
v0x555db6c8d380_0 .net "S", 0 0, L_0x555db7d7d660;  1 drivers
v0x555db6c8ac50_0 .net "a", 0 0, L_0x555db7d7d8e0;  1 drivers
v0x555db6c8acf0_0 .net "b", 0 0, L_0x555db7d7da10;  1 drivers
v0x555db6c4bb50_0 .net "cin", 0 0, L_0x555db7d7db40;  1 drivers
v0x555db6c493f0_0 .net "cout", 0 0, L_0x555db7d7d870;  1 drivers
v0x555db6c530e0_0 .net "cout1", 0 0, L_0x555db7d7d5a0;  1 drivers
v0x555db6c509b0_0 .net "cout2", 0 0, L_0x555db7d7d800;  1 drivers
v0x555db6c4e280_0 .net "s1", 0 0, L_0x555db7d7d490;  1 drivers
S_0x555db74c5ee0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74ecc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7d490 .functor XOR 1, L_0x555db7d7d8e0, L_0x555db7d7da10, C4<0>, C4<0>;
L_0x555db7d7d5a0 .functor AND 1, L_0x555db7d7d8e0, L_0x555db7d7da10, C4<1>, C4<1>;
v0x555db6c885c0_0 .net "S", 0 0, L_0x555db7d7d490;  alias, 1 drivers
v0x555db6c97040_0 .net "a", 0 0, L_0x555db7d7d8e0;  alias, 1 drivers
v0x555db6c970e0_0 .net "b", 0 0, L_0x555db7d7da10;  alias, 1 drivers
v0x555db6c94910_0 .net "cout", 0 0, L_0x555db7d7d5a0;  alias, 1 drivers
S_0x555db74db290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74ecc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7d660 .functor XOR 1, L_0x555db7d7db40, L_0x555db7d7d490, C4<0>, C4<0>;
L_0x555db7d7d800 .functor AND 1, L_0x555db7d7db40, L_0x555db7d7d490, C4<1>, C4<1>;
v0x555db6c921e0_0 .net "S", 0 0, L_0x555db7d7d660;  alias, 1 drivers
v0x555db6c92280_0 .net "a", 0 0, L_0x555db7d7db40;  alias, 1 drivers
v0x555db6c85dc0_0 .net "b", 0 0, L_0x555db7d7d490;  alias, 1 drivers
v0x555db6c8fab0_0 .net "cout", 0 0, L_0x555db7d7d800;  alias, 1 drivers
S_0x555db74d8ac0 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db74f1ac0;
 .timescale 0 0;
P_0x555db78fc5a0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db74d6390 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db74d8ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7df60 .functor OR 1, L_0x555db7d7dce0, L_0x555db7d7def0, C4<0>, C4<0>;
v0x555db6c7b730_0 .net "S", 0 0, L_0x555db7d7dd50;  1 drivers
v0x555db6c79000_0 .net "a", 0 0, L_0x555db7d7dfd0;  1 drivers
v0x555db6c768d0_0 .net "b", 0 0, L_0x555db7d7e100;  1 drivers
v0x555db6c656a0_0 .net "cin", 0 0, L_0x555db7d7e230;  1 drivers
v0x555db6c62f40_0 .net "cout", 0 0, L_0x555db7d7df60;  1 drivers
v0x555db6c6cc30_0 .net "cout1", 0 0, L_0x555db7d7dce0;  1 drivers
v0x555db6c6ccd0_0 .net "cout2", 0 0, L_0x555db7d7def0;  1 drivers
v0x555db6c6a500_0 .net "s1", 0 0, L_0x555db7d7dc70;  1 drivers
S_0x555db74d3c60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74d6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7dc70 .functor XOR 1, L_0x555db7d7dfd0, L_0x555db7d7e100, C4<0>, C4<0>;
L_0x555db7d7dce0 .functor AND 1, L_0x555db7d7dfd0, L_0x555db7d7e100, C4<1>, C4<1>;
v0x555db6c4e320_0 .net "S", 0 0, L_0x555db7d7dc70;  alias, 1 drivers
v0x555db6c741a0_0 .net "a", 0 0, L_0x555db7d7dfd0;  alias, 1 drivers
v0x555db6c74240_0 .net "b", 0 0, L_0x555db7d7e100;  alias, 1 drivers
v0x555db6c82cc0_0 .net "cout", 0 0, L_0x555db7d7dce0;  alias, 1 drivers
S_0x555db74b7e00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74d6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7dd50 .functor XOR 1, L_0x555db7d7e230, L_0x555db7d7dc70, C4<0>, C4<0>;
L_0x555db7d7def0 .functor AND 1, L_0x555db7d7e230, L_0x555db7d7dc70, C4<1>, C4<1>;
v0x555db6c80590_0 .net "S", 0 0, L_0x555db7d7dd50;  alias, 1 drivers
v0x555db6c80630_0 .net "a", 0 0, L_0x555db7d7e230;  alias, 1 drivers
v0x555db6c7de60_0 .net "b", 0 0, L_0x555db7d7dc70;  alias, 1 drivers
v0x555db6c71a40_0 .net "cout", 0 0, L_0x555db7d7def0;  alias, 1 drivers
S_0x555db74b5670 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db74f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7880ee0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d7e8b0 .functor NOT 2, L_0x555db7d7e360, C4<00>, C4<00>, C4<00>;
v0x555db6be7c80_0 .net "cout", 0 0, L_0x555db7d7f840;  1 drivers
v0x555db6bef240_0 .net "i", 1 0, L_0x555db7d7e360;  alias, 1 drivers
v0x555db6becb10_0 .net "o", 1 0, L_0x555db7d7f730;  alias, 1 drivers
v0x555db6bc6f20_0 .net "temp2", 1 0, L_0x555db7d7e8b0;  1 drivers
S_0x555db74d0890 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db74b5670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db782bae0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bb3d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d7f7d0 .functor BUFZ 1, L_0x7f49c55bb3d8, C4<0>, C4<0>, C4<0>;
L_0x555db7d7f840 .functor BUFZ 1, L_0x555db7d7f380, C4<0>, C4<0>, C4<0>;
v0x555db6c0dcb0_0 .net "S", 1 0, L_0x555db7d7f730;  alias, 1 drivers
v0x555db6c001a0_0 .net "a", 1 0, L_0x555db7d7e8b0;  alias, 1 drivers
L_0x7f49c55bb390 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6c08c80_0 .net "b", 1 0, L_0x7f49c55bb390;  1 drivers
v0x555db6c06520 .array "carry", 0 2;
v0x555db6c06520_0 .net v0x555db6c06520 0, 0 0, L_0x555db7d7f7d0; 1 drivers
v0x555db6c06520_1 .net v0x555db6c06520 1, 0 0, L_0x555db7d7edd0; 1 drivers
v0x555db6c06520_2 .net v0x555db6c06520 2, 0 0, L_0x555db7d7f380; 1 drivers
v0x555db6bea3e0_0 .net "cin", 0 0, L_0x7f49c55bb3d8;  1 drivers
v0x555db6bea480_0 .net "cout", 0 0, L_0x555db7d7f840;  alias, 1 drivers
L_0x555db7d7eed0 .part L_0x555db7d7e8b0, 0, 1;
L_0x555db7d7f000 .part L_0x7f49c55bb390, 0, 1;
L_0x555db7d7f440 .part L_0x555db7d7e8b0, 1, 1;
L_0x555db7d7f600 .part L_0x7f49c55bb390, 1, 1;
L_0x555db7d7f730 .concat8 [ 1 1 0 0], L_0x555db7d7eb80, L_0x555db7d7f210;
S_0x555db74ce0c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db74d0890;
 .timescale 0 0;
P_0x555db77a1a40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db74cb990 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74ce0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7edd0 .functor OR 1, L_0x555db7d7eac0, L_0x555db7d7ecd0, C4<0>, C4<0>;
v0x555db6c408c0_0 .net "S", 0 0, L_0x555db7d7eb80;  1 drivers
v0x555db6c3e160_0 .net "a", 0 0, L_0x555db7d7eed0;  1 drivers
v0x555db6c45720_0 .net "b", 0 0, L_0x555db7d7f000;  1 drivers
v0x555db6c42ff0_0 .net "cin", 0 0, L_0x555db7d7f7d0;  alias, 1 drivers
v0x555db6c1d400_0 .net "cout", 0 0, L_0x555db7d7edd0;  alias, 1 drivers
v0x555db6c222d0_0 .net "cout1", 0 0, L_0x555db7d7eac0;  1 drivers
v0x555db6c22370_0 .net "cout2", 0 0, L_0x555db7d7ecd0;  1 drivers
v0x555db6c1fb70_0 .net "s1", 0 0, L_0x555db7d7ea00;  1 drivers
S_0x555db74c9260 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74cb990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7ea00 .functor XOR 1, L_0x555db7d7eed0, L_0x555db7d7f000, C4<0>, C4<0>;
L_0x555db7d7eac0 .functor AND 1, L_0x555db7d7eed0, L_0x555db7d7f000, C4<1>, C4<1>;
v0x555db6c6a5a0_0 .net "S", 0 0, L_0x555db7d7ea00;  alias, 1 drivers
v0x555db6c67dd0_0 .net "a", 0 0, L_0x555db7d7eed0;  alias, 1 drivers
v0x555db6c67e70_0 .net "b", 0 0, L_0x555db7d7f000;  alias, 1 drivers
v0x555db6c598c0_0 .net "cout", 0 0, L_0x555db7d7eac0;  alias, 1 drivers
S_0x555db74c4520 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74cb990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7eb80 .functor XOR 1, L_0x555db7d7f7d0, L_0x555db7d7ea00, C4<0>, C4<0>;
L_0x555db7d7ecd0 .functor AND 1, L_0x555db7d7f7d0, L_0x555db7d7ea00, C4<1>, C4<1>;
v0x555db6c57160_0 .net "S", 0 0, L_0x555db7d7eb80;  alias, 1 drivers
v0x555db6c57200_0 .net "a", 0 0, L_0x555db7d7f7d0;  alias, 1 drivers
v0x555db6c5e720_0 .net "b", 0 0, L_0x555db7d7ea00;  alias, 1 drivers
v0x555db6c5bff0_0 .net "cout", 0 0, L_0x555db7d7ecd0;  alias, 1 drivers
S_0x555db74c1d90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db74d0890;
 .timescale 0 0;
P_0x555db7798ee0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db74be7e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74c1d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d7f380 .functor OR 1, L_0x555db7d7f1a0, L_0x555db7d7f310, C4<0>, C4<0>;
v0x555db6c2c290_0 .net "S", 0 0, L_0x555db7d7f210;  1 drivers
v0x555db6c28cb0_0 .net "a", 0 0, L_0x555db7d7f440;  1 drivers
v0x555db6c26550_0 .net "b", 0 0, L_0x555db7d7f600;  1 drivers
v0x555db6c1b250_0 .net "cin", 0 0, L_0x555db7d7edd0;  alias, 1 drivers
v0x555db6c1b2f0_0 .net "cout", 0 0, L_0x555db7d7f380;  alias, 1 drivers
v0x555db6c1c880_0 .net "cout1", 0 0, L_0x555db7d7f1a0;  1 drivers
v0x555db6c1c920_0 .net "cout2", 0 0, L_0x555db7d7f310;  1 drivers
v0x555db6c09eb0_0 .net "s1", 0 0, L_0x555db7d7f130;  1 drivers
S_0x555db74bc050 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74be7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7f130 .functor XOR 1, L_0x555db7d7f440, L_0x555db7d7f600, C4<0>, C4<0>;
L_0x555db7d7f1a0 .functor AND 1, L_0x555db7d7f440, L_0x555db7d7f600, C4<1>, C4<1>;
v0x555db6c1fc10_0 .net "S", 0 0, L_0x555db7d7f130;  alias, 1 drivers
v0x555db6c35ec0_0 .net "a", 0 0, L_0x555db7d7f440;  alias, 1 drivers
v0x555db6c35f60_0 .net "b", 0 0, L_0x555db7d7f600;  alias, 1 drivers
v0x555db6c33760_0 .net "cout", 0 0, L_0x555db7d7f1a0;  alias, 1 drivers
S_0x555db74afb80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74be7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d7f210 .functor XOR 1, L_0x555db7d7edd0, L_0x555db7d7f130, C4<0>, C4<0>;
L_0x555db7d7f310 .functor AND 1, L_0x555db7d7edd0, L_0x555db7d7f130, C4<1>, C4<1>;
v0x555db6c3ad20_0 .net "S", 0 0, L_0x555db7d7f210;  alias, 1 drivers
v0x555db6c3adc0_0 .net "a", 0 0, L_0x555db7d7edd0;  alias, 1 drivers
v0x555db6c385f0_0 .net "b", 0 0, L_0x555db7d7f130;  alias, 1 drivers
v0x555db6c2e9f0_0 .net "cout", 0 0, L_0x555db7d7f310;  alias, 1 drivers
S_0x555db74a1cb0 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7d83bb0 .functor XOR 1, L_0x555db7d80b30, L_0x555db7d81cf0, C4<0>, C4<0>;
v0x555db788a570_0 .net "X", 1 0, L_0x555db7d7d220;  alias, 1 drivers
v0x555db78887c0_0 .net "Y", 1 0, L_0x555db7d7f8b0;  alias, 1 drivers
v0x555db7887e40_0 .net "Z", 3 0, L_0x555db7d8a170;  alias, 1 drivers
v0x555db7886090_0 .net *"_ivl_20", 0 0, L_0x555db7d83bb0;  1 drivers
L_0x7f49c55bb7c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7886130_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bb7c8;  1 drivers
L_0x7f49c55bb810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7885710_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bb810;  1 drivers
L_0x7f49c55bb858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db78857d0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bb858;  1 drivers
L_0x7f49c55bb8a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7884790_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bb8a0;  1 drivers
v0x555db78843e0_0 .net "a", 0 0, L_0x555db7d805b0;  1 drivers
v0x555db7884480_0 .net "a_abs", 0 0, L_0x555db7d812a0;  1 drivers
v0x555db7883810_0 .net "b", 0 0, L_0x555db7d81770;  1 drivers
v0x555db78838b0_0 .net "b_abs", 0 0, L_0x555db7d82410;  1 drivers
v0x555db7882fd0_0 .net "c1", 0 0, L_0x555db7d84ef0;  1 drivers
v0x555db7882c20_0 .net "c2", 0 0, L_0x555db7d860a0;  1 drivers
v0x555db7882cc0_0 .net "c3", 0 0, L_0x555db7d88370;  1 drivers
v0x555db787faa0_0 .net "c4", 0 0, L_0x555db7d8a350;  1 drivers
v0x555db787fb40_0 .net "neg_a", 0 0, L_0x555db7d80b30;  1 drivers
v0x555db787d370_0 .net "neg_b", 0 0, L_0x555db7d81cf0;  1 drivers
v0x555db787d410_0 .net "temp", 3 0, L_0x555db7d88240;  1 drivers
v0x555db787c9f0_0 .net "term1", 3 0, L_0x555db7d86130;  1 drivers
v0x555db787ca90_0 .net "term2", 3 0, L_0x555db7d861d0;  1 drivers
v0x555db787ac40_0 .net "term3", 3 0, L_0x555db7d86310;  1 drivers
v0x555db787a2c0_0 .net "z0", 1 0, L_0x555db7d80090;  1 drivers
v0x555db7878510_0 .net "z1", 1 0, L_0x555db7d85ec0;  1 drivers
v0x555db78785b0_0 .net "z1_1", 1 0, L_0x555db7d83c40;  1 drivers
v0x555db7877b90_0 .net "z1_2", 1 0, L_0x555db7d84dc0;  1 drivers
v0x555db7875de0_0 .net "z1_3", 1 0, L_0x555db7d82870;  1 drivers
v0x555db7875460_0 .net "z1_4", 1 0, L_0x555db7d839f0;  1 drivers
v0x555db78736b0_0 .net "z2", 1 0, L_0x555db7d7fbe0;  1 drivers
L_0x555db7d7fd20 .part L_0x555db7d7d220, 1, 1;
L_0x555db7d7fea0 .part L_0x555db7d7f8b0, 1, 1;
L_0x555db7d80180 .part L_0x555db7d7d220, 0, 1;
L_0x555db7d80270 .part L_0x555db7d7f8b0, 0, 1;
L_0x555db7d81340 .part L_0x555db7d7d220, 0, 1;
L_0x555db7d813e0 .part L_0x555db7d7d220, 1, 1;
L_0x555db7d824b0 .part L_0x555db7d7f8b0, 1, 1;
L_0x555db7d82550 .part L_0x555db7d7f8b0, 0, 1;
L_0x555db7d83c40 .functor MUXZ 2, L_0x555db7d82870, L_0x555db7d839f0, L_0x555db7d83bb0, C4<>;
L_0x555db7d86130 .concat [ 2 2 0 0], L_0x555db7d80090, L_0x7f49c55bb7c8;
L_0x555db7d861d0 .concat [ 1 2 1 0], L_0x7f49c55bb858, L_0x555db7d85ec0, L_0x7f49c55bb810;
L_0x555db7d86310 .concat [ 2 2 0 0], L_0x7f49c55bb8a0, L_0x555db7d7fbe0;
S_0x555db74a8530 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db77283f0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d808c0 .functor NOT 1, L_0x555db7d813e0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bb588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d809d0 .functor BUFZ 1, L_0x7f49c55bb588, C4<0>, C4<0>, C4<0>;
L_0x555db7d80b30 .functor NOT 1, L_0x555db7d80a90, C4<0>, C4<0>, C4<0>;
v0x555db73e22c0_0 .net "D", 0 0, L_0x555db7d805b0;  alias, 1 drivers
v0x555db73e2360_0 .net *"_ivl_9", 0 0, L_0x555db7d809d0;  1 drivers
v0x555db73dfb90_0 .net "a", 0 0, L_0x555db7d81340;  1 drivers
v0x555db73dd460_0 .net "abs_D", 0 0, L_0x555db7d812a0;  alias, 1 drivers
v0x555db73d1040_0 .net "b", 0 0, L_0x555db7d813e0;  1 drivers
v0x555db73dad30_0 .net "b_comp", 0 0, L_0x555db7d808c0;  1 drivers
v0x555db73d8600_0 .net "carry", 1 0, L_0x555db7d80930;  1 drivers
v0x555db73d5ed0_0 .net "cin", 0 0, L_0x7f49c55bb588;  1 drivers
v0x555db7859da0_0 .net "is_pos", 0 0, L_0x555db7d80a90;  1 drivers
v0x555db77b1d10_0 .net "negative", 0 0, L_0x555db7d80b30;  alias, 1 drivers
v0x555db7756920_0 .net "twos", 0 0, L_0x555db7d80eb0;  1 drivers
L_0x555db7d80790 .part L_0x555db7d80930, 0, 1;
L_0x555db7d80930 .concat8 [ 1 1 0 0], L_0x555db7d809d0, L_0x555db7d80720;
L_0x555db7d80a90 .part L_0x555db7d80930, 1, 1;
L_0x555db7d812a0 .functor MUXZ 1, L_0x555db7d80eb0, L_0x555db7d805b0, L_0x555db7d80a90, C4<>;
S_0x555db749e720 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db74a8530;
 .timescale 0 0;
P_0x555db76da3b0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db749c020 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db749e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d80720 .functor OR 1, L_0x555db7d803d0, L_0x555db7d806b0, C4<0>, C4<0>;
v0x555db6bb1070_0 .net "S", 0 0, L_0x555db7d805b0;  alias, 1 drivers
v0x555db6b8b480_0 .net "a", 0 0, L_0x555db7d81340;  alias, 1 drivers
v0x555db6b8b520_0 .net "b", 0 0, L_0x555db7d808c0;  alias, 1 drivers
v0x555db6b90350_0 .net "cin", 0 0, L_0x555db7d80790;  1 drivers
v0x555db6b8dbf0_0 .net "cout", 0 0, L_0x555db7d80720;  1 drivers
v0x555db6ba3f40_0 .net "cout1", 0 0, L_0x555db7d803d0;  1 drivers
v0x555db6ba17e0_0 .net "cout2", 0 0, L_0x555db7d806b0;  1 drivers
v0x555db6ba8da0_0 .net "s1", 0 0, L_0x555db7d80360;  1 drivers
S_0x555db746fa00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db749c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d80360 .functor XOR 1, L_0x555db7d81340, L_0x555db7d808c0, C4<0>, C4<0>;
L_0x555db7d803d0 .functor AND 1, L_0x555db7d81340, L_0x555db7d808c0, C4<1>, C4<1>;
v0x555db6bc6440_0 .net "S", 0 0, L_0x555db7d80360;  alias, 1 drivers
v0x555db6bb4fb0_0 .net "a", 0 0, L_0x555db7d81340;  alias, 1 drivers
v0x555db6bb5050_0 .net "b", 0 0, L_0x555db7d808c0;  alias, 1 drivers
v0x555db6bb77d0_0 .net "cout", 0 0, L_0x555db7d803d0;  alias, 1 drivers
S_0x555db7484db0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db749c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d805b0 .functor XOR 1, L_0x555db7d80790, L_0x555db7d80360, C4<0>, C4<0>;
L_0x555db7d806b0 .functor AND 1, L_0x555db7d80790, L_0x555db7d80360, C4<1>, C4<1>;
v0x555db6bae940_0 .net "S", 0 0, L_0x555db7d805b0;  alias, 1 drivers
v0x555db6bae9e0_0 .net "a", 0 0, L_0x555db7d80790;  alias, 1 drivers
v0x555db6bac1e0_0 .net "b", 0 0, L_0x555db7d80360;  alias, 1 drivers
v0x555db6bb37a0_0 .net "cout", 0 0, L_0x555db7d806b0;  alias, 1 drivers
S_0x555db74825e0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db74a8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db764bc00 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d80c40 .functor NOT 1, L_0x555db7d805b0, C4<0>, C4<0>, C4<0>;
v0x555db6db7d70_0 .net "cout", 0 0, L_0x555db7d81190;  1 drivers
v0x555db73bc3f0_0 .net "i", 0 0, L_0x555db7d805b0;  alias, 1 drivers
v0x555db73bc490_0 .net "o", 0 0, L_0x555db7d80eb0;  alias, 1 drivers
v0x555db73d37a0_0 .net "temp2", 0 0, L_0x555db7d80c40;  1 drivers
S_0x555db747feb0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db74825e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7644670 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bb540 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d81120 .functor BUFZ 1, L_0x7f49c55bb540, C4<0>, C4<0>, C4<0>;
L_0x555db7d81190 .functor BUFZ 1, L_0x555db7d810b0, C4<0>, C4<0>, C4<0>;
v0x555db6db9e90_0 .net "S", 0 0, L_0x555db7d80eb0;  alias, 1 drivers
v0x555db6dc7690_0 .net "a", 0 0, L_0x555db7d80c40;  alias, 1 drivers
L_0x7f49c55bb4f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6dc4f30_0 .net "b", 0 0, L_0x7f49c55bb4f8;  1 drivers
v0x555db6dc4fd0 .array "carry", 0 1;
v0x555db6dc4fd0_0 .net v0x555db6dc4fd0 0, 0 0, L_0x555db7d81120; 1 drivers
v0x555db6dc4fd0_1 .net v0x555db6dc4fd0 1, 0 0, L_0x555db7d810b0; 1 drivers
v0x555db6dcc4f0_0 .net "cin", 0 0, L_0x7f49c55bb540;  1 drivers
v0x555db6dc9dc0_0 .net "cout", 0 0, L_0x555db7d81190;  alias, 1 drivers
S_0x555db747d780 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db747feb0;
 .timescale 0 0;
P_0x555db761f0c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7461920 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db747d780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d810b0 .functor OR 1, L_0x555db7d80db0, L_0x555db7d80fb0, C4<0>, C4<0>;
v0x555db6b8a900_0 .net "S", 0 0, L_0x555db7d80eb0;  alias, 1 drivers
v0x555db6b7bd30_0 .net "a", 0 0, L_0x555db7d80c40;  alias, 1 drivers
v0x555db6bf2c50_0 .net "b", 0 0, L_0x7f49c55bb4f8;  alias, 1 drivers
v0x555db6bfb730_0 .net "cin", 0 0, L_0x555db7d81120;  alias, 1 drivers
v0x555db6bf8fd0_0 .net "cout", 0 0, L_0x555db7d810b0;  alias, 1 drivers
v0x555db6bf0a90_0 .net "cout1", 0 0, L_0x555db7d80db0;  1 drivers
v0x555db6bf0b30_0 .net "cout2", 0 0, L_0x555db7d80fb0;  1 drivers
v0x555db6db9df0_0 .net "s1", 0 0, L_0x555db7d80d40;  1 drivers
S_0x555db745f190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7461920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d80d40 .functor XOR 1, L_0x555db7d80c40, L_0x7f49c55bb4f8, C4<0>, C4<0>;
L_0x555db7d80db0 .functor AND 1, L_0x555db7d80c40, L_0x7f49c55bb4f8, C4<1>, C4<1>;
v0x555db6ba8e40_0 .net "S", 0 0, L_0x555db7d80d40;  alias, 1 drivers
v0x555db6ba6670_0 .net "a", 0 0, L_0x555db7d80c40;  alias, 1 drivers
v0x555db6b9ca70_0 .net "b", 0 0, L_0x7f49c55bb4f8;  alias, 1 drivers
v0x555db6b9a310_0 .net "cout", 0 0, L_0x555db7d80db0;  alias, 1 drivers
S_0x555db747a3b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7461920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d80eb0 .functor XOR 1, L_0x555db7d81120, L_0x555db7d80d40, C4<0>, C4<0>;
L_0x555db7d80fb0 .functor AND 1, L_0x555db7d81120, L_0x555db7d80d40, C4<1>, C4<1>;
v0x555db6b96d30_0 .net "S", 0 0, L_0x555db7d80eb0;  alias, 1 drivers
v0x555db6b96dd0_0 .net "a", 0 0, L_0x555db7d81120;  alias, 1 drivers
v0x555db6b945d0_0 .net "b", 0 0, L_0x555db7d80d40;  alias, 1 drivers
v0x555db6b892d0_0 .net "cout", 0 0, L_0x555db7d80fb0;  alias, 1 drivers
S_0x555db7477be0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d7fb70 .functor AND 1, L_0x555db7d7fd20, L_0x555db7d7fea0, C4<1>, C4<1>;
v0x555db771bfa0_0 .net "X", 0 0, L_0x555db7d7fd20;  1 drivers
v0x555db7714950_0 .net "Y", 0 0, L_0x555db7d7fea0;  1 drivers
v0x555db76c5ac0_0 .net "Z", 1 0, L_0x555db7d7fbe0;  alias, 1 drivers
L_0x7f49c55bb468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db76be470_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bb468;  1 drivers
v0x555db768a020_0 .net "z", 0 0, L_0x555db7d7fb70;  1 drivers
L_0x555db7d7fbe0 .concat [ 1 1 0 0], L_0x555db7d7fb70, L_0x7f49c55bb468;
S_0x555db74754b0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d80020 .functor AND 1, L_0x555db7d80180, L_0x555db7d80270, C4<1>, C4<1>;
v0x555db76829d0_0 .net "X", 0 0, L_0x555db7d80180;  1 drivers
v0x555db7609640_0 .net "Y", 0 0, L_0x555db7d80270;  1 drivers
v0x555db75cecc0_0 .net "Z", 1 0, L_0x555db7d80090;  alias, 1 drivers
L_0x7f49c55bb4b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db75c7670_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bb4b0;  1 drivers
v0x555db75787e0_0 .net "z", 0 0, L_0x555db7d80020;  1 drivers
L_0x555db7d80090 .concat [ 1 1 0 0], L_0x555db7d80020, L_0x7f49c55bb4b0;
S_0x555db7472d80 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db755b230 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7d81a80 .functor NOT 1, L_0x555db7d82550, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bb660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d81b90 .functor BUFZ 1, L_0x7f49c55bb660, C4<0>, C4<0>, C4<0>;
L_0x555db7d81cf0 .functor NOT 1, L_0x555db7d81c50, C4<0>, C4<0>, C4<0>;
v0x555db6e30380_0 .net "D", 0 0, L_0x555db7d81770;  alias, 1 drivers
v0x555db6e28d30_0 .net *"_ivl_9", 0 0, L_0x555db7d81b90;  1 drivers
v0x555db6df48e0_0 .net "a", 0 0, L_0x555db7d824b0;  1 drivers
v0x555db6ded290_0 .net "abs_D", 0 0, L_0x555db7d82410;  alias, 1 drivers
v0x555db6d73f00_0 .net "b", 0 0, L_0x555db7d82550;  1 drivers
v0x555db6d39580_0 .net "b_comp", 0 0, L_0x555db7d81a80;  1 drivers
v0x555db6d31f30_0 .net "carry", 1 0, L_0x555db7d81af0;  1 drivers
v0x555db6ce30a0_0 .net "cin", 0 0, L_0x7f49c55bb660;  1 drivers
v0x555db6cdba50_0 .net "is_pos", 0 0, L_0x555db7d81c50;  1 drivers
v0x555db6ca7600_0 .net "negative", 0 0, L_0x555db7d81cf0;  alias, 1 drivers
v0x555db6c9ffb0_0 .net "twos", 0 0, L_0x555db7d82070;  1 drivers
L_0x555db7d81950 .part L_0x555db7d81af0, 0, 1;
L_0x555db7d81af0 .concat8 [ 1 1 0 0], L_0x555db7d81b90, L_0x555db7d818e0;
L_0x555db7d81c50 .part L_0x555db7d81af0, 1, 1;
L_0x555db7d82410 .functor MUXZ 1, L_0x555db7d82070, L_0x555db7d81770, L_0x555db7d81c50, C4<>;
S_0x555db746e040 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7472d80;
 .timescale 0 0;
P_0x555db75252d0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db746b8b0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db746e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d818e0 .functor OR 1, L_0x555db7d81590, L_0x555db7d81870, C4<0>, C4<0>;
v0x555db741d9a0_0 .net "S", 0 0, L_0x555db7d81770;  alias, 1 drivers
v0x555db7416350_0 .net "a", 0 0, L_0x555db7d824b0;  alias, 1 drivers
v0x555db733cca0_0 .net "b", 0 0, L_0x555db7d81a80;  alias, 1 drivers
v0x555db72e18b0_0 .net "cin", 0 0, L_0x555db7d81950;  1 drivers
v0x555db72a6f30_0 .net "cout", 0 0, L_0x555db7d818e0;  1 drivers
v0x555db72a6fd0_0 .net "cout1", 0 0, L_0x555db7d81590;  1 drivers
v0x555db729f8e0_0 .net "cout2", 0 0, L_0x555db7d81870;  1 drivers
v0x555db7250a50_0 .net "s1", 0 0, L_0x555db7d81520;  1 drivers
S_0x555db7468300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db746b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d81520 .functor XOR 1, L_0x555db7d824b0, L_0x555db7d81a80, C4<0>, C4<0>;
L_0x555db7d81590 .functor AND 1, L_0x555db7d824b0, L_0x555db7d81a80, C4<1>, C4<1>;
v0x555db7571230_0 .net "S", 0 0, L_0x555db7d81520;  alias, 1 drivers
v0x555db753cd40_0 .net "a", 0 0, L_0x555db7d824b0;  alias, 1 drivers
v0x555db75356f0_0 .net "b", 0 0, L_0x555db7d81a80;  alias, 1 drivers
v0x555db74ea2a0_0 .net "cout", 0 0, L_0x555db7d81590;  alias, 1 drivers
S_0x555db7465b70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db746b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d81770 .functor XOR 1, L_0x555db7d81950, L_0x555db7d81520, C4<0>, C4<0>;
L_0x555db7d81870 .functor AND 1, L_0x555db7d81950, L_0x555db7d81520, C4<1>, C4<1>;
v0x555db74af920_0 .net "S", 0 0, L_0x555db7d81770;  alias, 1 drivers
v0x555db74a82d0_0 .net "a", 0 0, L_0x555db7d81950;  alias, 1 drivers
v0x555db7459440_0 .net "b", 0 0, L_0x555db7d81520;  alias, 1 drivers
v0x555db7451df0_0 .net "cout", 0 0, L_0x555db7d81870;  alias, 1 drivers
S_0x555db74596a0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7472d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db74f1810 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7d81e00 .functor NOT 1, L_0x555db7d81770, C4<0>, C4<0>, C4<0>;
v0x555db6e86860_0 .net "cout", 0 0, L_0x555db7d82350;  1 drivers
v0x555db6e86900_0 .net "i", 0 0, L_0x555db7d81770;  alias, 1 drivers
v0x555db6e7f210_0 .net "o", 0 0, L_0x555db7d82070;  alias, 1 drivers
v0x555db6e7f2b0_0 .net "temp2", 0 0, L_0x555db7d81e00;  1 drivers
S_0x555db744b7d0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db74596a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db74c8f80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bb618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d822e0 .functor BUFZ 1, L_0x7f49c55bb618, C4<0>, C4<0>, C4<0>;
L_0x555db7d82350 .functor BUFZ 1, L_0x555db7d82270, C4<0>, C4<0>, C4<0>;
v0x555db6fe4470_0 .net "S", 0 0, L_0x555db7d82070;  alias, 1 drivers
v0x555db6fdcd80_0 .net "a", 0 0, L_0x555db7d81e00;  alias, 1 drivers
L_0x7f49c55bb5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6fa8930_0 .net "b", 0 0, L_0x7f49c55bb5d0;  1 drivers
v0x555db6fa12e0 .array "carry", 0 1;
v0x555db6fa12e0_0 .net v0x555db6fa12e0 0, 0 0, L_0x555db7d822e0; 1 drivers
v0x555db6fa12e0_1 .net v0x555db6fa12e0 1, 0 0, L_0x555db7d82270; 1 drivers
v0x555db6f1c5d0_0 .net "cin", 0 0, L_0x7f49c55bb618;  1 drivers
v0x555db6ec11e0_0 .net "cout", 0 0, L_0x555db7d82350;  alias, 1 drivers
S_0x555db7452050 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db744b7d0;
 .timescale 0 0;
P_0x555db7461610 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7433f60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7452050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d82270 .functor OR 1, L_0x555db7d81f70, L_0x555db7d82170, C4<0>, C4<0>;
v0x555db70fc120_0 .net "S", 0 0, L_0x555db7d82070;  alias, 1 drivers
v0x555db70c7cd0_0 .net "a", 0 0, L_0x555db7d81e00;  alias, 1 drivers
v0x555db70c0680_0 .net "b", 0 0, L_0x7f49c55bb5d0;  alias, 1 drivers
v0x555db7075230_0 .net "cin", 0 0, L_0x555db7d822e0;  alias, 1 drivers
v0x555db703a8b0_0 .net "cout", 0 0, L_0x555db7d82270;  alias, 1 drivers
v0x555db703a950_0 .net "cout1", 0 0, L_0x555db7d81f70;  1 drivers
v0x555db7033260_0 .net "cout2", 0 0, L_0x555db7d82170;  1 drivers
v0x555db6fe43d0_0 .net "s1", 0 0, L_0x555db7d81f00;  1 drivers
S_0x555db7449310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7433f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d81f00 .functor XOR 1, L_0x555db7d81e00, L_0x7f49c55bb5d0, C4<0>, C4<0>;
L_0x555db7d81f70 .functor AND 1, L_0x555db7d81e00, L_0x7f49c55bb5d0, C4<1>, C4<1>;
v0x555db7250af0_0 .net "S", 0 0, L_0x555db7d81f00;  alias, 1 drivers
v0x555db7249400_0 .net "a", 0 0, L_0x555db7d81e00;  alias, 1 drivers
v0x555db7214fb0_0 .net "b", 0 0, L_0x7f49c55bb5d0;  alias, 1 drivers
v0x555db720d960_0 .net "cout", 0 0, L_0x555db7d81f70;  alias, 1 drivers
S_0x555db7446b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7433f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d82070 .functor XOR 1, L_0x555db7d822e0, L_0x555db7d81f00, C4<0>, C4<0>;
L_0x555db7d82170 .functor AND 1, L_0x555db7d822e0, L_0x555db7d81f00, C4<1>, C4<1>;
v0x555db71945d0_0 .net "S", 0 0, L_0x555db7d82070;  alias, 1 drivers
v0x555db7159c50_0 .net "a", 0 0, L_0x555db7d822e0;  alias, 1 drivers
v0x555db7152600_0 .net "b", 0 0, L_0x555db7d81f00;  alias, 1 drivers
v0x555db7103770_0 .net "cout", 0 0, L_0x555db7d82170;  alias, 1 drivers
S_0x555db7444410 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7d826e0 .functor AND 1, L_0x555db7d812a0, L_0x555db7d82410, C4<1>, C4<1>;
v0x555db6c54b60_0 .net "X", 0 0, L_0x555db7d812a0;  alias, 1 drivers
v0x555db6c54c00_0 .net "Y", 0 0, L_0x555db7d82410;  alias, 1 drivers
v0x555db6c1a1e0_0 .net "Z", 1 0, L_0x555db7d82870;  alias, 1 drivers
L_0x7f49c55bb6a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6c1a280_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bb6a8;  1 drivers
v0x555db6c12b90_0 .net "z", 0 0, L_0x555db7d826e0;  1 drivers
L_0x555db7d82870 .concat [ 1 1 0 0], L_0x555db7d826e0, L_0x7f49c55bb6a8;
S_0x555db7441ce0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db73fdd80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bb780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d84e60 .functor BUFZ 1, L_0x7f49c55bb780, C4<0>, C4<0>, C4<0>;
L_0x555db7d84ef0 .functor BUFZ 1, L_0x555db7d84ab0, C4<0>, C4<0>, C4<0>;
v0x555db7935500_0 .net "S", 1 0, L_0x555db7d84dc0;  alias, 1 drivers
v0x555db7934b80_0 .net "a", 1 0, L_0x555db7d80090;  alias, 1 drivers
v0x555db7932dd0_0 .net "b", 1 0, L_0x555db7d7fbe0;  alias, 1 drivers
v0x555db7932450 .array "carry", 0 2;
v0x555db7932450_0 .net v0x555db7932450 0, 0 0, L_0x555db7d84e60; 1 drivers
v0x555db7932450_1 .net v0x555db7932450 1, 0 0, L_0x555db7d842c0; 1 drivers
v0x555db7932450_2 .net v0x555db7932450 2, 0 0, L_0x555db7d84ab0; 1 drivers
v0x555db79306a0_0 .net "cin", 0 0, L_0x7f49c55bb780;  1 drivers
v0x555db792fd20_0 .net "cout", 0 0, L_0x555db7d84ef0;  alias, 1 drivers
L_0x555db7d84400 .part L_0x555db7d80090, 0, 1;
L_0x555db7d845e0 .part L_0x555db7d7fbe0, 0, 1;
L_0x555db7d84b60 .part L_0x555db7d80090, 1, 1;
L_0x555db7d84c90 .part L_0x555db7d7fbe0, 1, 1;
L_0x555db7d84dc0 .concat8 [ 1 1 0 0], L_0x555db7d84010, L_0x555db7d848e0;
S_0x555db7425e80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7441ce0;
 .timescale 0 0;
P_0x555db73acdb0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db74236f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7425e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d842c0 .functor OR 1, L_0x555db7d83f30, L_0x555db7d841a0, C4<0>, C4<0>;
v0x555db782f050_0 .net "S", 0 0, L_0x555db7d84010;  1 drivers
v0x555db6f99980_0 .net "a", 0 0, L_0x555db7d84400;  1 drivers
v0x555db7911c90_0 .net "b", 0 0, L_0x555db7d845e0;  1 drivers
v0x555db793ddf0_0 .net "cin", 0 0, L_0x555db7d84e60;  alias, 1 drivers
v0x555db7948e80_0 .net "cout", 0 0, L_0x555db7d842c0;  alias, 1 drivers
v0x555db7948f20_0 .net "cout1", 0 0, L_0x555db7d83f30;  1 drivers
v0x555db7948500_0 .net "cout2", 0 0, L_0x555db7d841a0;  1 drivers
v0x555db7946750_0 .net "s1", 0 0, L_0x555db7d83e30;  1 drivers
S_0x555db743e910 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74236f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d83e30 .functor XOR 1, L_0x555db7d84400, L_0x555db7d845e0, C4<0>, C4<0>;
L_0x555db7d83f30 .functor AND 1, L_0x555db7d84400, L_0x555db7d845e0, C4<1>, C4<1>;
v0x555db6bc3d00_0 .net "S", 0 0, L_0x555db7d83e30;  alias, 1 drivers
v0x555db6bbc6b0_0 .net "a", 0 0, L_0x555db7d84400;  alias, 1 drivers
v0x555db6b88260_0 .net "b", 0 0, L_0x555db7d845e0;  alias, 1 drivers
v0x555db6b80c10_0 .net "cout", 0 0, L_0x555db7d83f30;  alias, 1 drivers
S_0x555db743c140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74236f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d84010 .functor XOR 1, L_0x555db7d84e60, L_0x555db7d83e30, C4<0>, C4<0>;
L_0x555db7d841a0 .functor AND 1, L_0x555db7d84e60, L_0x555db7d83e30, C4<1>, C4<1>;
v0x555db73ba270_0 .net "S", 0 0, L_0x555db7d84010;  alias, 1 drivers
v0x555db73ba330_0 .net "a", 0 0, L_0x555db7d84e60;  alias, 1 drivers
v0x555db78ade90_0 .net "b", 0 0, L_0x555db7d83e30;  alias, 1 drivers
v0x555db6f99bd0_0 .net "cout", 0 0, L_0x555db7d841a0;  alias, 1 drivers
S_0x555db7439a10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7441ce0;
 .timescale 0 0;
P_0x555db7382fd0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db74372e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7439a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d84ab0 .functor OR 1, L_0x555db7d84850, L_0x555db7d84a20, C4<0>, C4<0>;
v0x555db793e840_0 .net "S", 0 0, L_0x555db7d848e0;  1 drivers
v0x555db793ca90_0 .net "a", 0 0, L_0x555db7d84b60;  1 drivers
v0x555db793c110_0 .net "b", 0 0, L_0x555db7d84c90;  1 drivers
v0x555db793a360_0 .net "cin", 0 0, L_0x555db7d842c0;  alias, 1 drivers
v0x555db79399e0_0 .net "cout", 0 0, L_0x555db7d84ab0;  alias, 1 drivers
v0x555db7937c30_0 .net "cout1", 0 0, L_0x555db7d84850;  1 drivers
v0x555db7937cd0_0 .net "cout2", 0 0, L_0x555db7d84a20;  1 drivers
v0x555db79372b0_0 .net "s1", 0 0, L_0x555db7d847a0;  1 drivers
S_0x555db74325a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74372e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d847a0 .functor XOR 1, L_0x555db7d84b60, L_0x555db7d84c90, C4<0>, C4<0>;
L_0x555db7d84850 .functor AND 1, L_0x555db7d84b60, L_0x555db7d84c90, C4<1>, C4<1>;
v0x555db7945dd0_0 .net "S", 0 0, L_0x555db7d847a0;  alias, 1 drivers
v0x555db7944020_0 .net "a", 0 0, L_0x555db7d84b60;  alias, 1 drivers
v0x555db79440e0_0 .net "b", 0 0, L_0x555db7d84c90;  alias, 1 drivers
v0x555db79436a0_0 .net "cout", 0 0, L_0x555db7d84850;  alias, 1 drivers
S_0x555db742fe10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74372e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d848e0 .functor XOR 1, L_0x555db7d842c0, L_0x555db7d847a0, C4<0>, C4<0>;
L_0x555db7d84a20 .functor AND 1, L_0x555db7d842c0, L_0x555db7d847a0, C4<1>, C4<1>;
v0x555db79418f0_0 .net "S", 0 0, L_0x555db7d848e0;  alias, 1 drivers
v0x555db79419b0_0 .net "a", 0 0, L_0x555db7d842c0;  alias, 1 drivers
v0x555db7940f70_0 .net "b", 0 0, L_0x555db7d847a0;  alias, 1 drivers
v0x555db793f1c0_0 .net "cout", 0 0, L_0x555db7d84a20;  alias, 1 drivers
S_0x555db742c860 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db734dd90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7d85f60 .functor BUFZ 1, L_0x555db7d84ef0, C4<0>, C4<0>, C4<0>;
L_0x555db7d860a0 .functor BUFZ 1, L_0x555db7d85b20, C4<0>, C4<0>, C4<0>;
v0x555db790e200_0 .net "S", 1 0, L_0x555db7d85ec0;  alias, 1 drivers
v0x555db790d880_0 .net "a", 1 0, L_0x555db7d84dc0;  alias, 1 drivers
v0x555db790bad0_0 .net "b", 1 0, L_0x555db7d83c40;  alias, 1 drivers
v0x555db790b150 .array "carry", 0 2;
v0x555db790b150_0 .net v0x555db790b150 0, 0 0, L_0x555db7d85f60; 1 drivers
v0x555db790b150_1 .net v0x555db790b150 1, 0 0, L_0x555db7d853c0; 1 drivers
v0x555db790b150_2 .net v0x555db790b150 2, 0 0, L_0x555db7d85b20; 1 drivers
v0x555db79093a0_0 .net "cin", 0 0, L_0x555db7d84ef0;  alias, 1 drivers
v0x555db7909440_0 .net "cout", 0 0, L_0x555db7d860a0;  alias, 1 drivers
L_0x555db7d85500 .part L_0x555db7d84dc0, 0, 1;
L_0x555db7d856e0 .part L_0x555db7d83c40, 0, 1;
L_0x555db7d85bd0 .part L_0x555db7d84dc0, 1, 1;
L_0x555db7d85d00 .part L_0x555db7d83c40, 1, 1;
L_0x555db7d85ec0 .concat8 [ 1 1 0 0], L_0x555db7d85110, L_0x555db7d85950;
S_0x555db742a0d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db742c860;
 .timescale 0 0;
P_0x555db72dd7e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db741dc00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db742a0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d853c0 .functor OR 1, L_0x555db7d85030, L_0x555db7d852a0, C4<0>, C4<0>;
v0x555db79269e0_0 .net "S", 0 0, L_0x555db7d85110;  1 drivers
v0x555db7926060_0 .net "a", 0 0, L_0x555db7d85500;  1 drivers
v0x555db79242b0_0 .net "b", 0 0, L_0x555db7d856e0;  1 drivers
v0x555db7923930_0 .net "cin", 0 0, L_0x555db7d85f60;  alias, 1 drivers
v0x555db7921b80_0 .net "cout", 0 0, L_0x555db7d853c0;  alias, 1 drivers
v0x555db7921c20_0 .net "cout1", 0 0, L_0x555db7d85030;  1 drivers
v0x555db7921200_0 .net "cout2", 0 0, L_0x555db7d852a0;  1 drivers
v0x555db791f450_0 .net "s1", 0 0, L_0x555db7d84f80;  1 drivers
S_0x555db740fd30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db741dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d84f80 .functor XOR 1, L_0x555db7d85500, L_0x555db7d856e0, C4<0>, C4<0>;
L_0x555db7d85030 .functor AND 1, L_0x555db7d85500, L_0x555db7d856e0, C4<1>, C4<1>;
v0x555db792df70_0 .net "S", 0 0, L_0x555db7d84f80;  alias, 1 drivers
v0x555db792d5f0_0 .net "a", 0 0, L_0x555db7d85500;  alias, 1 drivers
v0x555db792d6b0_0 .net "b", 0 0, L_0x555db7d856e0;  alias, 1 drivers
v0x555db792b840_0 .net "cout", 0 0, L_0x555db7d85030;  alias, 1 drivers
S_0x555db74165b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db741dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d85110 .functor XOR 1, L_0x555db7d85f60, L_0x555db7d84f80, C4<0>, C4<0>;
L_0x555db7d852a0 .functor AND 1, L_0x555db7d85f60, L_0x555db7d84f80, C4<1>, C4<1>;
v0x555db792aec0_0 .net "S", 0 0, L_0x555db7d85110;  alias, 1 drivers
v0x555db792af80_0 .net "a", 0 0, L_0x555db7d85f60;  alias, 1 drivers
v0x555db7929110_0 .net "b", 0 0, L_0x555db7d84f80;  alias, 1 drivers
v0x555db7928790_0 .net "cout", 0 0, L_0x555db7d852a0;  alias, 1 drivers
S_0x555db74911d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db742c860;
 .timescale 0 0;
P_0x555db72af100 .param/l "i" 0 3 28, +C4<01>;
S_0x555db748ead0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74911d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d85b20 .functor OR 1, L_0x555db7d858c0, L_0x555db7d85a90, C4<0>, C4<0>;
v0x555db7917540_0 .net "S", 0 0, L_0x555db7d85950;  1 drivers
v0x555db7915790_0 .net "a", 0 0, L_0x555db7d85bd0;  1 drivers
v0x555db7914e10_0 .net "b", 0 0, L_0x555db7d85d00;  1 drivers
v0x555db7913060_0 .net "cin", 0 0, L_0x555db7d853c0;  alias, 1 drivers
v0x555db79126e0_0 .net "cout", 0 0, L_0x555db7d85b20;  alias, 1 drivers
v0x555db7910930_0 .net "cout1", 0 0, L_0x555db7d858c0;  1 drivers
v0x555db79109d0_0 .net "cout2", 0 0, L_0x555db7d85a90;  1 drivers
v0x555db790ffb0_0 .net "s1", 0 0, L_0x555db7d85810;  1 drivers
S_0x555db7661fd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db748ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d85810 .functor XOR 1, L_0x555db7d85bd0, L_0x555db7d85d00, C4<0>, C4<0>;
L_0x555db7d858c0 .functor AND 1, L_0x555db7d85bd0, L_0x555db7d85d00, C4<1>, C4<1>;
v0x555db791ead0_0 .net "S", 0 0, L_0x555db7d85810;  alias, 1 drivers
v0x555db791cd20_0 .net "a", 0 0, L_0x555db7d85bd0;  alias, 1 drivers
v0x555db791cde0_0 .net "b", 0 0, L_0x555db7d85d00;  alias, 1 drivers
v0x555db791c3a0_0 .net "cout", 0 0, L_0x555db7d858c0;  alias, 1 drivers
S_0x555db765f890 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db748ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d85950 .functor XOR 1, L_0x555db7d853c0, L_0x555db7d85810, C4<0>, C4<0>;
L_0x555db7d85a90 .functor AND 1, L_0x555db7d853c0, L_0x555db7d85810, C4<1>, C4<1>;
v0x555db791a5f0_0 .net "S", 0 0, L_0x555db7d85950;  alias, 1 drivers
v0x555db791a6b0_0 .net "a", 0 0, L_0x555db7d853c0;  alias, 1 drivers
v0x555db7919c70_0 .net "b", 0 0, L_0x555db7d85810;  alias, 1 drivers
v0x555db7917ec0_0 .net "cout", 0 0, L_0x555db7d85a90;  alias, 1 drivers
S_0x555db765d160 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72405d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bb8e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d882e0 .functor BUFZ 1, L_0x7f49c55bb8e8, C4<0>, C4<0>, C4<0>;
L_0x555db7d88370 .functor BUFZ 1, L_0x555db7d87e90, C4<0>, C4<0>, C4<0>;
v0x555db78f00d0_0 .net "S", 3 0, L_0x555db7d88240;  alias, 1 drivers
v0x555db78fb160_0 .net "a", 3 0, L_0x555db7d86130;  alias, 1 drivers
v0x555db78fa7e0_0 .net "b", 3 0, L_0x555db7d861d0;  alias, 1 drivers
v0x555db78f8a30 .array "carry", 0 4;
v0x555db78f8a30_0 .net v0x555db78f8a30 0, 0 0, L_0x555db7d882e0; 1 drivers
v0x555db78f8a30_1 .net v0x555db78f8a30 1, 0 0, L_0x555db7d86960; 1 drivers
v0x555db78f8a30_2 .net v0x555db78f8a30 2, 0 0, L_0x555db7d87030; 1 drivers
v0x555db78f8a30_3 .net v0x555db78f8a30 3, 0 0, L_0x555db7d877e0; 1 drivers
v0x555db78f8a30_4 .net v0x555db78f8a30 4, 0 0, L_0x555db7d87e90; 1 drivers
v0x555db78f80b0_0 .net "cin", 0 0, L_0x7f49c55bb8e8;  1 drivers
v0x555db78f6300_0 .net "cout", 0 0, L_0x555db7d88370;  alias, 1 drivers
L_0x555db7d86aa0 .part L_0x555db7d86130, 0, 1;
L_0x555db7d86bf0 .part L_0x555db7d861d0, 0, 1;
L_0x555db7d87170 .part L_0x555db7d86130, 1, 1;
L_0x555db7d87330 .part L_0x555db7d861d0, 1, 1;
L_0x555db7d87920 .part L_0x555db7d86130, 2, 1;
L_0x555db7d87a50 .part L_0x555db7d861d0, 2, 1;
L_0x555db7d87f90 .part L_0x555db7d86130, 3, 1;
L_0x555db7d880c0 .part L_0x555db7d861d0, 3, 1;
L_0x555db7d88240 .concat8 [ 1 1 1 1], L_0x555db7d866b0, L_0x555db7d86e60, L_0x555db7d87610, L_0x555db7d87cc0;
S_0x555db765aa30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db765d160;
 .timescale 0 0;
P_0x555db7204e40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db740cc50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db765aa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d86960 .functor OR 1, L_0x555db7d865d0, L_0x555db7d86840, C4<0>, C4<0>;
v0x555db7901490_0 .net "S", 0 0, L_0x555db7d866b0;  1 drivers
v0x555db78ff730_0 .net "a", 0 0, L_0x555db7d86aa0;  1 drivers
v0x555db78feef0_0 .net "b", 0 0, L_0x555db7d86bf0;  1 drivers
v0x555db78fe190_0 .net "cin", 0 0, L_0x555db7d882e0;  alias, 1 drivers
v0x555db78fde80_0 .net "cout", 0 0, L_0x555db7d86960;  alias, 1 drivers
v0x555db78fdf20_0 .net "cout1", 0 0, L_0x555db7d865d0;  1 drivers
v0x555db78fd670_0 .net "cout2", 0 0, L_0x555db7d86840;  1 drivers
v0x555db7859900_0 .net "s1", 0 0, L_0x555db7d864c0;  1 drivers
S_0x555db740a420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db740cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d864c0 .functor XOR 1, L_0x555db7d86aa0, L_0x555db7d86bf0, C4<0>, C4<0>;
L_0x555db7d865d0 .functor AND 1, L_0x555db7d86aa0, L_0x555db7d86bf0, C4<1>, C4<1>;
v0x555db7908a20_0 .net "S", 0 0, L_0x555db7d864c0;  alias, 1 drivers
v0x555db7906c70_0 .net "a", 0 0, L_0x555db7d86aa0;  alias, 1 drivers
v0x555db7906d30_0 .net "b", 0 0, L_0x555db7d86bf0;  alias, 1 drivers
v0x555db79062f0_0 .net "cout", 0 0, L_0x555db7d865d0;  alias, 1 drivers
S_0x555db7407cf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db740cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d866b0 .functor XOR 1, L_0x555db7d882e0, L_0x555db7d864c0, C4<0>, C4<0>;
L_0x555db7d86840 .functor AND 1, L_0x555db7d882e0, L_0x555db7d864c0, C4<1>, C4<1>;
v0x555db7904540_0 .net "S", 0 0, L_0x555db7d866b0;  alias, 1 drivers
v0x555db7904600_0 .net "a", 0 0, L_0x555db7d882e0;  alias, 1 drivers
v0x555db7903bc0_0 .net "b", 0 0, L_0x555db7d864c0;  alias, 1 drivers
v0x555db7901e10_0 .net "cout", 0 0, L_0x555db7d86840;  alias, 1 drivers
S_0x555db74055c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db765d160;
 .timescale 0 0;
P_0x555db71aa050 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7402e90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74055c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d87030 .functor OR 1, L_0x555db7d86dd0, L_0x555db7d86fa0, C4<0>, C4<0>;
v0x555db7851fa0_0 .net "S", 0 0, L_0x555db7d86e60;  1 drivers
v0x555db78501f0_0 .net "a", 0 0, L_0x555db7d87170;  1 drivers
v0x555db784f870_0 .net "b", 0 0, L_0x555db7d87330;  1 drivers
v0x555db784dac0_0 .net "cin", 0 0, L_0x555db7d86960;  alias, 1 drivers
v0x555db784d140_0 .net "cout", 0 0, L_0x555db7d87030;  alias, 1 drivers
v0x555db784b390_0 .net "cout1", 0 0, L_0x555db7d86dd0;  1 drivers
v0x555db784b430_0 .net "cout2", 0 0, L_0x555db7d86fa0;  1 drivers
v0x555db784aa10_0 .net "s1", 0 0, L_0x555db7d86d20;  1 drivers
S_0x555db7400760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7402e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d86d20 .functor XOR 1, L_0x555db7d87170, L_0x555db7d87330, C4<0>, C4<0>;
L_0x555db7d86dd0 .functor AND 1, L_0x555db7d87170, L_0x555db7d87330, C4<1>, C4<1>;
v0x555db7858ae0_0 .net "S", 0 0, L_0x555db7d86d20;  alias, 1 drivers
v0x555db7857780_0 .net "a", 0 0, L_0x555db7d87170;  alias, 1 drivers
v0x555db7857840_0 .net "b", 0 0, L_0x555db7d87330;  alias, 1 drivers
v0x555db7856e00_0 .net "cout", 0 0, L_0x555db7d86dd0;  alias, 1 drivers
S_0x555db73fe030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7402e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d86e60 .functor XOR 1, L_0x555db7d86960, L_0x555db7d86d20, C4<0>, C4<0>;
L_0x555db7d86fa0 .functor AND 1, L_0x555db7d86960, L_0x555db7d86d20, C4<1>, C4<1>;
v0x555db7855050_0 .net "S", 0 0, L_0x555db7d86e60;  alias, 1 drivers
v0x555db7855110_0 .net "a", 0 0, L_0x555db7d86960;  alias, 1 drivers
v0x555db78546d0_0 .net "b", 0 0, L_0x555db7d86d20;  alias, 1 drivers
v0x555db7852920_0 .net "cout", 0 0, L_0x555db7d86fa0;  alias, 1 drivers
S_0x555db73fb900 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db765d160;
 .timescale 0 0;
P_0x555db711cdd0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7369f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73fb900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d877e0 .functor OR 1, L_0x555db7d87580, L_0x555db7d87750, C4<0>, C4<0>;
v0x555db78416d0_0 .net "S", 0 0, L_0x555db7d87610;  1 drivers
v0x555db7840d50_0 .net "a", 0 0, L_0x555db7d87920;  1 drivers
v0x555db783efa0_0 .net "b", 0 0, L_0x555db7d87a50;  1 drivers
v0x555db783e620_0 .net "cin", 0 0, L_0x555db7d87030;  alias, 1 drivers
v0x555db783c870_0 .net "cout", 0 0, L_0x555db7d877e0;  alias, 1 drivers
v0x555db783bef0_0 .net "cout1", 0 0, L_0x555db7d87580;  1 drivers
v0x555db783bf90_0 .net "cout2", 0 0, L_0x555db7d87750;  1 drivers
v0x555db783a140_0 .net "s1", 0 0, L_0x555db7d874f0;  1 drivers
S_0x555db73a5ad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7369f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d874f0 .functor XOR 1, L_0x555db7d87920, L_0x555db7d87a50, C4<0>, C4<0>;
L_0x555db7d87580 .functor AND 1, L_0x555db7d87920, L_0x555db7d87a50, C4<1>, C4<1>;
v0x555db7848c60_0 .net "S", 0 0, L_0x555db7d874f0;  alias, 1 drivers
v0x555db78482e0_0 .net "a", 0 0, L_0x555db7d87920;  alias, 1 drivers
v0x555db78483a0_0 .net "b", 0 0, L_0x555db7d87a50;  alias, 1 drivers
v0x555db7846530_0 .net "cout", 0 0, L_0x555db7d87580;  alias, 1 drivers
S_0x555db73a33a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7369f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d87610 .functor XOR 1, L_0x555db7d87030, L_0x555db7d874f0, C4<0>, C4<0>;
L_0x555db7d87750 .functor AND 1, L_0x555db7d87030, L_0x555db7d874f0, C4<1>, C4<1>;
v0x555db7845bb0_0 .net "S", 0 0, L_0x555db7d87610;  alias, 1 drivers
v0x555db7845c70_0 .net "a", 0 0, L_0x555db7d87030;  alias, 1 drivers
v0x555db7843e00_0 .net "b", 0 0, L_0x555db7d874f0;  alias, 1 drivers
v0x555db7843480_0 .net "cout", 0 0, L_0x555db7d87750;  alias, 1 drivers
S_0x555db73a0c70 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db765d160;
 .timescale 0 0;
P_0x555db6fb1dc0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db739e540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73a0c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d87e90 .functor OR 1, L_0x555db7d87c30, L_0x555db7d87e00, C4<0>, C4<0>;
v0x555db7832230_0 .net "S", 0 0, L_0x555db7d87cc0;  1 drivers
v0x555db78312b0_0 .net "a", 0 0, L_0x555db7d87f90;  1 drivers
v0x555db7830f00_0 .net "b", 0 0, L_0x555db7d880c0;  1 drivers
v0x555db78303d0_0 .net "cin", 0 0, L_0x555db7d877e0;  alias, 1 drivers
v0x555db782fb90_0 .net "cout", 0 0, L_0x555db7d87e90;  alias, 1 drivers
v0x555db782f830_0 .net "cout1", 0 0, L_0x555db7d87c30;  1 drivers
v0x555db782f8d0_0 .net "cout2", 0 0, L_0x555db7d87e00;  1 drivers
v0x555db78c3f70_0 .net "s1", 0 0, L_0x555db7d87b80;  1 drivers
S_0x555db739be10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db739e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d87b80 .functor XOR 1, L_0x555db7d87f90, L_0x555db7d880c0, C4<0>, C4<0>;
L_0x555db7d87c30 .functor AND 1, L_0x555db7d87f90, L_0x555db7d880c0, C4<1>, C4<1>;
v0x555db78397c0_0 .net "S", 0 0, L_0x555db7d87b80;  alias, 1 drivers
v0x555db7839880_0 .net "a", 0 0, L_0x555db7d87f90;  alias, 1 drivers
v0x555db7837a10_0 .net "b", 0 0, L_0x555db7d880c0;  alias, 1 drivers
v0x555db7837090_0 .net "cout", 0 0, L_0x555db7d87c30;  alias, 1 drivers
S_0x555db73996e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db739e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d87cc0 .functor XOR 1, L_0x555db7d877e0, L_0x555db7d87b80, C4<0>, C4<0>;
L_0x555db7d87e00 .functor AND 1, L_0x555db7d877e0, L_0x555db7d87b80, C4<1>, C4<1>;
v0x555db78352e0_0 .net "S", 0 0, L_0x555db7d87cc0;  alias, 1 drivers
v0x555db7835380_0 .net "a", 0 0, L_0x555db7d877e0;  alias, 1 drivers
v0x555db7834960_0 .net "b", 0 0, L_0x555db7d87b80;  alias, 1 drivers
v0x555db7832bb0_0 .net "cout", 0 0, L_0x555db7d87e00;  alias, 1 drivers
S_0x555db7396fb0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7077910 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7d82930 .functor NOT 2, L_0x555db7d82870, C4<00>, C4<00>, C4<00>;
v0x555db78d0db0_0 .net "cout", 0 0, L_0x555db7d83b20;  1 drivers
v0x555db78cf000_0 .net "i", 1 0, L_0x555db7d82870;  alias, 1 drivers
v0x555db78ce680_0 .net "o", 1 0, L_0x555db7d839f0;  alias, 1 drivers
v0x555db78cc8d0_0 .net "temp2", 1 0, L_0x555db7d82930;  1 drivers
S_0x555db7394880 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7396fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db703ba00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bb738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d83a90 .functor BUFZ 1, L_0x7f49c55bb738, C4<0>, C4<0>, C4<0>;
L_0x555db7d83b20 .functor BUFZ 1, L_0x555db7d83600, C4<0>, C4<0>, C4<0>;
v0x555db78d6590_0 .net "S", 1 0, L_0x555db7d839f0;  alias, 1 drivers
v0x555db78d5c10_0 .net "a", 1 0, L_0x555db7d82930;  alias, 1 drivers
L_0x7f49c55bb6f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db78d3e60_0 .net "b", 1 0, L_0x7f49c55bb6f0;  1 drivers
v0x555db78d34e0 .array "carry", 0 2;
v0x555db78d34e0_0 .net v0x555db78d34e0 0, 0 0, L_0x555db7d83a90; 1 drivers
v0x555db78d34e0_1 .net v0x555db78d34e0 1, 0 0, L_0x555db7d82f50; 1 drivers
v0x555db78d34e0_2 .net v0x555db78d34e0 2, 0 0, L_0x555db7d83600; 1 drivers
v0x555db78d1730_0 .net "cin", 0 0, L_0x7f49c55bb738;  1 drivers
v0x555db78d17d0_0 .net "cout", 0 0, L_0x555db7d83b20;  alias, 1 drivers
L_0x555db7d83090 .part L_0x555db7d82930, 0, 1;
L_0x555db7d831e0 .part L_0x7f49c55bb6f0, 0, 1;
L_0x555db7d83700 .part L_0x555db7d82930, 1, 1;
L_0x555db7d838c0 .part L_0x7f49c55bb6f0, 1, 1;
L_0x555db7d839f0 .concat8 [ 1 1 0 0], L_0x555db7d82ca0, L_0x555db7d83430;
S_0x555db7339070 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7394880;
 .timescale 0 0;
P_0x555db6ff6560 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7336940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7339070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d82f50 .functor OR 1, L_0x555db7d82bc0, L_0x555db7d82e30, C4<0>, C4<0>;
v0x555db78ee3f0_0 .net "S", 0 0, L_0x555db7d82ca0;  1 drivers
v0x555db78ee4b0_0 .net "a", 0 0, L_0x555db7d83090;  1 drivers
v0x555db78ec640_0 .net "b", 0 0, L_0x555db7d831e0;  1 drivers
v0x555db78ebcc0_0 .net "cin", 0 0, L_0x555db7d83a90;  alias, 1 drivers
v0x555db78e9f10_0 .net "cout", 0 0, L_0x555db7d82f50;  alias, 1 drivers
v0x555db78e9590_0 .net "cout1", 0 0, L_0x555db7d82bc0;  1 drivers
v0x555db78e9630_0 .net "cout2", 0 0, L_0x555db7d82e30;  1 drivers
v0x555db78e77e0_0 .net "s1", 0 0, L_0x555db7d82ac0;  1 drivers
S_0x555db7334210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7336940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d82ac0 .functor XOR 1, L_0x555db7d83090, L_0x555db7d831e0, C4<0>, C4<0>;
L_0x555db7d82bc0 .functor AND 1, L_0x555db7d83090, L_0x555db7d831e0, C4<1>, C4<1>;
v0x555db78f5980_0 .net "S", 0 0, L_0x555db7d82ac0;  alias, 1 drivers
v0x555db78f5a40_0 .net "a", 0 0, L_0x555db7d83090;  alias, 1 drivers
v0x555db78f3bd0_0 .net "b", 0 0, L_0x555db7d831e0;  alias, 1 drivers
v0x555db78f3250_0 .net "cout", 0 0, L_0x555db7d82bc0;  alias, 1 drivers
S_0x555db7331ae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7336940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d82ca0 .functor XOR 1, L_0x555db7d83a90, L_0x555db7d82ac0, C4<0>, C4<0>;
L_0x555db7d82e30 .functor AND 1, L_0x555db7d83a90, L_0x555db7d82ac0, C4<1>, C4<1>;
v0x555db78f14a0_0 .net "S", 0 0, L_0x555db7d82ca0;  alias, 1 drivers
v0x555db78f1540_0 .net "a", 0 0, L_0x555db7d83a90;  alias, 1 drivers
v0x555db78f0b20_0 .net "b", 0 0, L_0x555db7d82ac0;  alias, 1 drivers
v0x555db78eed70_0 .net "cout", 0 0, L_0x555db7d82e30;  alias, 1 drivers
S_0x555db732f3b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7394880;
 .timescale 0 0;
P_0x555db6fb74e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db732cc80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db732f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d83600 .functor OR 1, L_0x555db7d833a0, L_0x555db7d83570, C4<0>, C4<0>;
v0x555db78df8d0_0 .net "S", 0 0, L_0x555db7d83430;  1 drivers
v0x555db78ddb20_0 .net "a", 0 0, L_0x555db7d83700;  1 drivers
v0x555db78dd1a0_0 .net "b", 0 0, L_0x555db7d838c0;  1 drivers
v0x555db78db3f0_0 .net "cin", 0 0, L_0x555db7d82f50;  alias, 1 drivers
v0x555db78daa70_0 .net "cout", 0 0, L_0x555db7d83600;  alias, 1 drivers
v0x555db78d8cc0_0 .net "cout1", 0 0, L_0x555db7d833a0;  1 drivers
v0x555db78d8d60_0 .net "cout2", 0 0, L_0x555db7d83570;  1 drivers
v0x555db78d8340_0 .net "s1", 0 0, L_0x555db7d83310;  1 drivers
S_0x555db732a550 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db732cc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d83310 .functor XOR 1, L_0x555db7d83700, L_0x555db7d838c0, C4<0>, C4<0>;
L_0x555db7d833a0 .functor AND 1, L_0x555db7d83700, L_0x555db7d838c0, C4<1>, C4<1>;
v0x555db78e6e60_0 .net "S", 0 0, L_0x555db7d83310;  alias, 1 drivers
v0x555db78e50b0_0 .net "a", 0 0, L_0x555db7d83700;  alias, 1 drivers
v0x555db78e5170_0 .net "b", 0 0, L_0x555db7d838c0;  alias, 1 drivers
v0x555db78e4730_0 .net "cout", 0 0, L_0x555db7d833a0;  alias, 1 drivers
S_0x555db7327e20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db732cc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d83430 .functor XOR 1, L_0x555db7d82f50, L_0x555db7d83310, C4<0>, C4<0>;
L_0x555db7d83570 .functor AND 1, L_0x555db7d82f50, L_0x555db7d83310, C4<1>, C4<1>;
v0x555db78e2980_0 .net "S", 0 0, L_0x555db7d83430;  alias, 1 drivers
v0x555db78e2a40_0 .net "a", 0 0, L_0x555db7d82f50;  alias, 1 drivers
v0x555db78e2000_0 .net "b", 0 0, L_0x555db7d83310;  alias, 1 drivers
v0x555db78e0250_0 .net "cout", 0 0, L_0x555db7d83570;  alias, 1 drivers
S_0x555db737e420 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db74a1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f89fb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7d8a210 .functor BUFZ 1, L_0x555db7d88370, C4<0>, C4<0>, C4<0>;
L_0x555db7d8a350 .functor BUFZ 1, L_0x555db7d89dc0, C4<0>, C4<0>, C4<0>;
v0x555db7891b00_0 .net "S", 3 0, L_0x555db7d8a170;  alias, 1 drivers
v0x555db788fd50_0 .net "a", 3 0, L_0x555db7d88240;  alias, 1 drivers
v0x555db788f3d0_0 .net "b", 3 0, L_0x555db7d86310;  alias, 1 drivers
v0x555db788d620 .array "carry", 0 4;
v0x555db788d620_0 .net v0x555db788d620 0, 0 0, L_0x555db7d8a210; 1 drivers
v0x555db788d620_1 .net v0x555db788d620 1, 0 0, L_0x555db7d88890; 1 drivers
v0x555db788d620_2 .net v0x555db788d620 2, 0 0, L_0x555db7d88ff0; 1 drivers
v0x555db788d620_3 .net v0x555db788d620 3, 0 0, L_0x555db7d89710; 1 drivers
v0x555db788d620_4 .net v0x555db788d620 4, 0 0, L_0x555db7d89dc0; 1 drivers
v0x555db788cca0_0 .net "cin", 0 0, L_0x555db7d88370;  alias, 1 drivers
v0x555db788aef0_0 .net "cout", 0 0, L_0x555db7d8a350;  alias, 1 drivers
L_0x555db7d889d0 .part L_0x555db7d88240, 0, 1;
L_0x555db7d88bb0 .part L_0x555db7d86310, 0, 1;
L_0x555db7d89130 .part L_0x555db7d88240, 1, 1;
L_0x555db7d89260 .part L_0x555db7d86310, 1, 1;
L_0x555db7d89850 .part L_0x555db7d88240, 2, 1;
L_0x555db7d89980 .part L_0x555db7d86310, 2, 1;
L_0x555db7d89ec0 .part L_0x555db7d88240, 3, 1;
L_0x555db7d89ff0 .part L_0x555db7d86310, 3, 1;
L_0x555db7d8a170 .concat8 [ 1 1 1 1], L_0x555db7d885e0, L_0x555db7d88e20, L_0x555db7d89540, L_0x555db7d89bf0;
S_0x555db737bcf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db737e420;
 .timescale 0 0;
P_0x555db6f67760 .param/l "i" 0 3 28, +C4<00>;
S_0x555db73795c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db737bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d88890 .functor OR 1, L_0x555db7d88500, L_0x555db7d88770, C4<0>, C4<0>;
v0x555db78c49c0_0 .net "S", 0 0, L_0x555db7d885e0;  1 drivers
v0x555db78c2c10_0 .net "a", 0 0, L_0x555db7d889d0;  1 drivers
v0x555db78c2290_0 .net "b", 0 0, L_0x555db7d88bb0;  1 drivers
v0x555db78c04e0_0 .net "cin", 0 0, L_0x555db7d8a210;  alias, 1 drivers
v0x555db78bfb60_0 .net "cout", 0 0, L_0x555db7d88890;  alias, 1 drivers
v0x555db78bfc00_0 .net "cout1", 0 0, L_0x555db7d88500;  1 drivers
v0x555db78bddb0_0 .net "cout2", 0 0, L_0x555db7d88770;  1 drivers
v0x555db78bd430_0 .net "s1", 0 0, L_0x555db7d88400;  1 drivers
S_0x555db7376e90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73795c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d88400 .functor XOR 1, L_0x555db7d889d0, L_0x555db7d88bb0, C4<0>, C4<0>;
L_0x555db7d88500 .functor AND 1, L_0x555db7d889d0, L_0x555db7d88bb0, C4<1>, C4<1>;
v0x555db78cbf50_0 .net "S", 0 0, L_0x555db7d88400;  alias, 1 drivers
v0x555db78ca1a0_0 .net "a", 0 0, L_0x555db7d889d0;  alias, 1 drivers
v0x555db78ca260_0 .net "b", 0 0, L_0x555db7d88bb0;  alias, 1 drivers
v0x555db78c9820_0 .net "cout", 0 0, L_0x555db7d88500;  alias, 1 drivers
S_0x555db7374760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73795c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d885e0 .functor XOR 1, L_0x555db7d8a210, L_0x555db7d88400, C4<0>, C4<0>;
L_0x555db7d88770 .functor AND 1, L_0x555db7d8a210, L_0x555db7d88400, C4<1>, C4<1>;
v0x555db78c7a70_0 .net "S", 0 0, L_0x555db7d885e0;  alias, 1 drivers
v0x555db78c7b30_0 .net "a", 0 0, L_0x555db7d8a210;  alias, 1 drivers
v0x555db78c70f0_0 .net "b", 0 0, L_0x555db7d88400;  alias, 1 drivers
v0x555db78c5340_0 .net "cout", 0 0, L_0x555db7d88770;  alias, 1 drivers
S_0x555db7372030 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db737e420;
 .timescale 0 0;
P_0x555db6f212d0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db736f900 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7372030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d88ff0 .functor OR 1, L_0x555db7d88d90, L_0x555db7d88f60, C4<0>, C4<0>;
v0x555db78b40f0_0 .net "S", 0 0, L_0x555db7d88e20;  1 drivers
v0x555db78b3770_0 .net "a", 0 0, L_0x555db7d89130;  1 drivers
v0x555db78b19c0_0 .net "b", 0 0, L_0x555db7d89260;  1 drivers
v0x555db78b1040_0 .net "cin", 0 0, L_0x555db7d88890;  alias, 1 drivers
v0x555db78b0040_0 .net "cout", 0 0, L_0x555db7d88ff0;  alias, 1 drivers
v0x555db78afc90_0 .net "cout1", 0 0, L_0x555db7d88d90;  1 drivers
v0x555db78afd30_0 .net "cout2", 0 0, L_0x555db7d88f60;  1 drivers
v0x555db78af0c0_0 .net "s1", 0 0, L_0x555db7d88ce0;  1 drivers
S_0x555db736d1d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db736f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d88ce0 .functor XOR 1, L_0x555db7d89130, L_0x555db7d89260, C4<0>, C4<0>;
L_0x555db7d88d90 .functor AND 1, L_0x555db7d89130, L_0x555db7d89260, C4<1>, C4<1>;
v0x555db78bb680_0 .net "S", 0 0, L_0x555db7d88ce0;  alias, 1 drivers
v0x555db78bad00_0 .net "a", 0 0, L_0x555db7d89130;  alias, 1 drivers
v0x555db78badc0_0 .net "b", 0 0, L_0x555db7d89260;  alias, 1 drivers
v0x555db78b8f50_0 .net "cout", 0 0, L_0x555db7d88d90;  alias, 1 drivers
S_0x555db7352300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db736f900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d88e20 .functor XOR 1, L_0x555db7d88890, L_0x555db7d88ce0, C4<0>, C4<0>;
L_0x555db7d88f60 .functor AND 1, L_0x555db7d88890, L_0x555db7d88ce0, C4<1>, C4<1>;
v0x555db78b85d0_0 .net "S", 0 0, L_0x555db7d88e20;  alias, 1 drivers
v0x555db78b8690_0 .net "a", 0 0, L_0x555db7d88890;  alias, 1 drivers
v0x555db78b6820_0 .net "b", 0 0, L_0x555db7d88ce0;  alias, 1 drivers
v0x555db78b5ea0_0 .net "cout", 0 0, L_0x555db7d88f60;  alias, 1 drivers
S_0x555db7365ed0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db737e420;
 .timescale 0 0;
P_0x555db6ecae80 .param/l "i" 0 3 28, +C4<010>;
S_0x555db73637a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7365ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d89710 .functor OR 1, L_0x555db7d894b0, L_0x555db7d89680, C4<0>, C4<0>;
v0x555db78aa2e0_0 .net "S", 0 0, L_0x555db7d89540;  1 drivers
v0x555db78a8530_0 .net "a", 0 0, L_0x555db7d89850;  1 drivers
v0x555db78a7bb0_0 .net "b", 0 0, L_0x555db7d89980;  1 drivers
v0x555db78a5e00_0 .net "cin", 0 0, L_0x555db7d88ff0;  alias, 1 drivers
v0x555db78a5480_0 .net "cout", 0 0, L_0x555db7d89710;  alias, 1 drivers
v0x555db78a36d0_0 .net "cout1", 0 0, L_0x555db7d894b0;  1 drivers
v0x555db78a3770_0 .net "cout2", 0 0, L_0x555db7d89680;  1 drivers
v0x555db78a2d50_0 .net "s1", 0 0, L_0x555db7d89420;  1 drivers
S_0x555db7361070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73637a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d89420 .functor XOR 1, L_0x555db7d89850, L_0x555db7d89980, C4<0>, C4<0>;
L_0x555db7d894b0 .functor AND 1, L_0x555db7d89850, L_0x555db7d89980, C4<1>, C4<1>;
v0x555db78ae7e0_0 .net "S", 0 0, L_0x555db7d89420;  alias, 1 drivers
v0x555db78ae3e0_0 .net "a", 0 0, L_0x555db7d89850;  alias, 1 drivers
v0x555db78ae4a0_0 .net "b", 0 0, L_0x555db7d89980;  alias, 1 drivers
v0x555db78acab0_0 .net "cout", 0 0, L_0x555db7d894b0;  alias, 1 drivers
S_0x555db735e940 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73637a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d89540 .functor XOR 1, L_0x555db7d88ff0, L_0x555db7d89420, C4<0>, C4<0>;
L_0x555db7d89680 .functor AND 1, L_0x555db7d88ff0, L_0x555db7d89420, C4<1>, C4<1>;
v0x555db78819a0_0 .net "S", 0 0, L_0x555db7d89540;  alias, 1 drivers
v0x555db7881a60_0 .net "a", 0 0, L_0x555db7d88ff0;  alias, 1 drivers
v0x555db78abfc0_0 .net "b", 0 0, L_0x555db7d89420;  alias, 1 drivers
v0x555db78aac60_0 .net "cout", 0 0, L_0x555db7d89680;  alias, 1 drivers
S_0x555db735c210 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db737e420;
 .timescale 0 0;
P_0x555db6e3c7d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7359ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db735c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d89dc0 .functor OR 1, L_0x555db7d89b60, L_0x555db7d89d30, C4<0>, C4<0>;
v0x555db7899a10_0 .net "S", 0 0, L_0x555db7d89bf0;  1 drivers
v0x555db7899090_0 .net "a", 0 0, L_0x555db7d89ec0;  1 drivers
v0x555db78972e0_0 .net "b", 0 0, L_0x555db7d89ff0;  1 drivers
v0x555db7896960_0 .net "cin", 0 0, L_0x555db7d89710;  alias, 1 drivers
v0x555db7894bb0_0 .net "cout", 0 0, L_0x555db7d89dc0;  alias, 1 drivers
v0x555db7894230_0 .net "cout1", 0 0, L_0x555db7d89b60;  1 drivers
v0x555db78942d0_0 .net "cout2", 0 0, L_0x555db7d89d30;  1 drivers
v0x555db7892480_0 .net "s1", 0 0, L_0x555db7d89ab0;  1 drivers
S_0x555db73573b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7359ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d89ab0 .functor XOR 1, L_0x555db7d89ec0, L_0x555db7d89ff0, C4<0>, C4<0>;
L_0x555db7d89b60 .functor AND 1, L_0x555db7d89ec0, L_0x555db7d89ff0, C4<1>, C4<1>;
v0x555db78a0fa0_0 .net "S", 0 0, L_0x555db7d89ab0;  alias, 1 drivers
v0x555db78a1060_0 .net "a", 0 0, L_0x555db7d89ec0;  alias, 1 drivers
v0x555db78a0620_0 .net "b", 0 0, L_0x555db7d89ff0;  alias, 1 drivers
v0x555db789e870_0 .net "cout", 0 0, L_0x555db7d89b60;  alias, 1 drivers
S_0x555db7354c80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7359ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d89bf0 .functor XOR 1, L_0x555db7d89710, L_0x555db7d89ab0, C4<0>, C4<0>;
L_0x555db7d89d30 .functor AND 1, L_0x555db7d89710, L_0x555db7d89ab0, C4<1>, C4<1>;
v0x555db789def0_0 .net "S", 0 0, L_0x555db7d89bf0;  alias, 1 drivers
v0x555db789df90_0 .net "a", 0 0, L_0x555db7d89710;  alias, 1 drivers
v0x555db789c140_0 .net "b", 0 0, L_0x555db7d89ab0;  alias, 1 drivers
v0x555db789b7c0_0 .net "cout", 0 0, L_0x555db7d89d30;  alias, 1 drivers
S_0x555db7350870 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db6db1660 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db77dbf80_0 .net "S", 4 0, L_0x555db7d915e0;  alias, 1 drivers
L_0x7f49c55bba50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db77db600_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bba50;  1 drivers
v0x555db77db6c0_0 .net *"_ivl_4", 4 0, L_0x555db7d8eee0;  1 drivers
L_0x7f49c55bba98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db77d9850_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55bba98;  1 drivers
v0x555db77d9910_0 .net *"_ivl_8", 4 0, L_0x555db7d8efd0;  1 drivers
v0x555db77d8ed0_0 .net "a", 3 0, L_0x555db7d7ab00;  alias, 1 drivers
v0x555db77d8f90_0 .net "b", 3 0, L_0x555db7d715a0;  alias, 1 drivers
v0x555db77d7120_0 .net "c", 4 0, L_0x555db7d8cd50;  alias, 1 drivers
v0x555db77d67a0_0 .net "c1", 0 0, L_0x555db7d8ee00;  1 drivers
v0x555db77d49f0_0 .net "c2", 0 0, L_0x555db7d916f0;  1 drivers
v0x555db77d4070_0 .net "t_pad", 4 0, L_0x555db7d8f100;  1 drivers
v0x555db77d22c0_0 .net "temp", 3 0, L_0x555db7d8ecd0;  1 drivers
L_0x555db7d8eee0 .concat [ 4 1 0 0], L_0x555db7d8ecd0, L_0x7f49c55bba50;
L_0x555db7d8efd0 .concat [ 4 1 0 0], L_0x555db7d8ecd0, L_0x7f49c55bba98;
L_0x555db7d8f100 .functor MUXZ 5, L_0x555db7d8efd0, L_0x555db7d8eee0, L_0x555db7d8ee00, C4<>;
S_0x555db734e040 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db7350870;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d8c0b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bba08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d8ed70 .functor BUFZ 1, L_0x7f49c55bba08, C4<0>, C4<0>, C4<0>;
L_0x555db7d8ee00 .functor BUFZ 1, L_0x555db7d8e920, C4<0>, C4<0>, C4<0>;
v0x555db7813c70_0 .net "S", 3 0, L_0x555db7d8ecd0;  alias, 1 drivers
v0x555db7811ec0_0 .net "a", 3 0, L_0x555db7d7ab00;  alias, 1 drivers
v0x555db7811540_0 .net "b", 3 0, L_0x555db7d715a0;  alias, 1 drivers
v0x555db78115e0 .array "carry", 0 4;
v0x555db78115e0_0 .net v0x555db78115e0 0, 0 0, L_0x555db7d8ed70; 1 drivers
v0x555db78115e0_1 .net v0x555db78115e0 1, 0 0, L_0x555db7d8d320; 1 drivers
v0x555db78115e0_2 .net v0x555db78115e0 2, 0 0, L_0x555db7d8da40; 1 drivers
v0x555db78115e0_3 .net v0x555db78115e0 3, 0 0, L_0x555db7d8e120; 1 drivers
v0x555db78115e0_4 .net v0x555db78115e0 4, 0 0, L_0x555db7d8e920; 1 drivers
v0x555db780f790_0 .net "cin", 0 0, L_0x7f49c55bba08;  1 drivers
v0x555db780ee10_0 .net "cout", 0 0, L_0x555db7d8ee00;  alias, 1 drivers
L_0x555db7d8d460 .part L_0x555db7d7ab00, 0, 1;
L_0x555db7d8d5b0 .part L_0x555db7d715a0, 0, 1;
L_0x555db7d8db80 .part L_0x555db7d7ab00, 1, 1;
L_0x555db7d8dcb0 .part L_0x555db7d715a0, 1, 1;
L_0x555db7d8e260 .part L_0x555db7d7ab00, 2, 1;
L_0x555db7d8e4a0 .part L_0x555db7d715a0, 2, 1;
L_0x555db7d8ea20 .part L_0x555db7d7ab00, 3, 1;
L_0x555db7d8eb50 .part L_0x555db7d715a0, 3, 1;
L_0x555db7d8ecd0 .concat8 [ 1 1 1 1], L_0x555db7d8d070, L_0x555db7d8d820, L_0x555db7d8df00, L_0x555db7d8e790;
S_0x555db734b910 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db734e040;
 .timescale 0 0;
P_0x555db6d4b710 .param/l "i" 0 3 28, +C4<00>;
S_0x555db73491e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db734b910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8d320 .functor OR 1, L_0x555db7d8cfe0, L_0x555db7d8d200, C4<0>, C4<0>;
v0x555db786b7a0_0 .net "S", 0 0, L_0x555db7d8d070;  1 drivers
v0x555db78699f0_0 .net "a", 0 0, L_0x555db7d8d460;  1 drivers
v0x555db7869070_0 .net "b", 0 0, L_0x555db7d8d5b0;  1 drivers
v0x555db78672c0_0 .net "cin", 0 0, L_0x555db7d8ed70;  alias, 1 drivers
v0x555db7866940_0 .net "cout", 0 0, L_0x555db7d8d320;  alias, 1 drivers
v0x555db78669e0_0 .net "cout1", 0 0, L_0x555db7d8cfe0;  1 drivers
v0x555db7864b90_0 .net "cout2", 0 0, L_0x555db7d8d200;  1 drivers
v0x555db7864210_0 .net "s1", 0 0, L_0x555db7d8cf30;  1 drivers
S_0x555db7346ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73491e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8cf30 .functor XOR 1, L_0x555db7d8d460, L_0x555db7d8d5b0, C4<0>, C4<0>;
L_0x555db7d8cfe0 .functor AND 1, L_0x555db7d8d460, L_0x555db7d8d5b0, C4<1>, C4<1>;
v0x555db7872d30_0 .net "S", 0 0, L_0x555db7d8cf30;  alias, 1 drivers
v0x555db7870f80_0 .net "a", 0 0, L_0x555db7d8d460;  alias, 1 drivers
v0x555db7871040_0 .net "b", 0 0, L_0x555db7d8d5b0;  alias, 1 drivers
v0x555db7870600_0 .net "cout", 0 0, L_0x555db7d8cfe0;  alias, 1 drivers
S_0x555db7344380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73491e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8d070 .functor XOR 1, L_0x555db7d8ed70, L_0x555db7d8cf30, C4<0>, C4<0>;
L_0x555db7d8d200 .functor AND 1, L_0x555db7d8ed70, L_0x555db7d8cf30, C4<1>, C4<1>;
v0x555db786e850_0 .net "S", 0 0, L_0x555db7d8d070;  alias, 1 drivers
v0x555db786e910_0 .net "a", 0 0, L_0x555db7d8ed70;  alias, 1 drivers
v0x555db786ded0_0 .net "b", 0 0, L_0x555db7d8cf30;  alias, 1 drivers
v0x555db786c120_0 .net "cout", 0 0, L_0x555db7d8d200;  alias, 1 drivers
S_0x555db7341c50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db734e040;
 .timescale 0 0;
P_0x555db6cc5af0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db733f520 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7341c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8da40 .functor OR 1, L_0x555db7d8d790, L_0x555db7d8d9b0, C4<0>, C4<0>;
v0x555db785bd00_0 .net "S", 0 0, L_0x555db7d8d820;  1 drivers
v0x555db785b950_0 .net "a", 0 0, L_0x555db7d8db80;  1 drivers
v0x555db785ad80_0 .net "b", 0 0, L_0x555db7d8dcb0;  1 drivers
v0x555db785a540_0 .net "cin", 0 0, L_0x555db7d8d320;  alias, 1 drivers
v0x555db785a190_0 .net "cout", 0 0, L_0x555db7d8da40;  alias, 1 drivers
v0x555db764d270_0 .net "cout1", 0 0, L_0x555db7d8d790;  1 drivers
v0x555db764d310_0 .net "cout2", 0 0, L_0x555db7d8d9b0;  1 drivers
v0x555db782ec70_0 .net "s1", 0 0, L_0x555db7d8d6e0;  1 drivers
S_0x555db72fb870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db733f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8d6e0 .functor XOR 1, L_0x555db7d8db80, L_0x555db7d8dcb0, C4<0>, C4<0>;
L_0x555db7d8d790 .functor AND 1, L_0x555db7d8db80, L_0x555db7d8dcb0, C4<1>, C4<1>;
v0x555db7862460_0 .net "S", 0 0, L_0x555db7d8d6e0;  alias, 1 drivers
v0x555db7861ae0_0 .net "a", 0 0, L_0x555db7d8db80;  alias, 1 drivers
v0x555db7861ba0_0 .net "b", 0 0, L_0x555db7d8dcb0;  alias, 1 drivers
v0x555db785fd30_0 .net "cout", 0 0, L_0x555db7d8d790;  alias, 1 drivers
S_0x555db7324220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db733f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8d820 .functor XOR 1, L_0x555db7d8d320, L_0x555db7d8d6e0, C4<0>, C4<0>;
L_0x555db7d8d9b0 .functor AND 1, L_0x555db7d8d320, L_0x555db7d8d6e0, C4<1>, C4<1>;
v0x555db785f3b0_0 .net "S", 0 0, L_0x555db7d8d820;  alias, 1 drivers
v0x555db785f470_0 .net "a", 0 0, L_0x555db7d8d320;  alias, 1 drivers
v0x555db785d600_0 .net "b", 0 0, L_0x555db7d8d6e0;  alias, 1 drivers
v0x555db785cc80_0 .net "cout", 0 0, L_0x555db7d8d9b0;  alias, 1 drivers
S_0x555db73219f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db734e040;
 .timescale 0 0;
P_0x555db73dd540 .param/l "i" 0 3 28, +C4<010>;
S_0x555db731f2c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73219f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8e120 .functor OR 1, L_0x555db7d8de70, L_0x555db7d8e090, C4<0>, C4<0>;
v0x555db782c450_0 .net "S", 0 0, L_0x555db7d8df00;  1 drivers
v0x555db782a6a0_0 .net "a", 0 0, L_0x555db7d8e260;  1 drivers
v0x555db7829d20_0 .net "b", 0 0, L_0x555db7d8e4a0;  1 drivers
v0x555db7827f70_0 .net "cin", 0 0, L_0x555db7d8da40;  alias, 1 drivers
v0x555db78275f0_0 .net "cout", 0 0, L_0x555db7d8e120;  alias, 1 drivers
v0x555db7825840_0 .net "cout1", 0 0, L_0x555db7d8de70;  1 drivers
v0x555db78258e0_0 .net "cout2", 0 0, L_0x555db7d8e090;  1 drivers
v0x555db7824ec0_0 .net "s1", 0 0, L_0x555db7d8dde0;  1 drivers
S_0x555db731cb90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db731f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8dde0 .functor XOR 1, L_0x555db7d8e260, L_0x555db7d8e4a0, C4<0>, C4<0>;
L_0x555db7d8de70 .functor AND 1, L_0x555db7d8e260, L_0x555db7d8e4a0, C4<1>, C4<1>;
v0x555db78075c0_0 .net "S", 0 0, L_0x555db7d8dde0;  alias, 1 drivers
v0x555db77df780_0 .net "a", 0 0, L_0x555db7d8e260;  alias, 1 drivers
v0x555db77df840_0 .net "b", 0 0, L_0x555db7d8e4a0;  alias, 1 drivers
v0x555db752df00_0 .net "cout", 0 0, L_0x555db7d8de70;  alias, 1 drivers
S_0x555db731a460 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db731f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8df00 .functor XOR 1, L_0x555db7d8da40, L_0x555db7d8dde0, C4<0>, C4<0>;
L_0x555db7d8e090 .functor AND 1, L_0x555db7d8da40, L_0x555db7d8dde0, C4<1>, C4<1>;
v0x555db779a220_0 .net "S", 0 0, L_0x555db7d8df00;  alias, 1 drivers
v0x555db779a2e0_0 .net "a", 0 0, L_0x555db7d8da40;  alias, 1 drivers
v0x555db752dc60_0 .net "b", 0 0, L_0x555db7d8dde0;  alias, 1 drivers
v0x555db782cdd0_0 .net "cout", 0 0, L_0x555db7d8e090;  alias, 1 drivers
S_0x555db7317d30 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db734e040;
 .timescale 0 0;
P_0x555db6df49d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7315600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7317d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8e920 .functor OR 1, L_0x555db7d8e700, L_0x555db7d8e890, C4<0>, C4<0>;
v0x555db781bb80_0 .net "S", 0 0, L_0x555db7d8e790;  1 drivers
v0x555db781b200_0 .net "a", 0 0, L_0x555db7d8ea20;  1 drivers
v0x555db7819450_0 .net "b", 0 0, L_0x555db7d8eb50;  1 drivers
v0x555db7818ad0_0 .net "cin", 0 0, L_0x555db7d8e120;  alias, 1 drivers
v0x555db7816d20_0 .net "cout", 0 0, L_0x555db7d8e920;  alias, 1 drivers
v0x555db78163a0_0 .net "cout1", 0 0, L_0x555db7d8e700;  1 drivers
v0x555db7816440_0 .net "cout2", 0 0, L_0x555db7d8e890;  1 drivers
v0x555db78145f0_0 .net "s1", 0 0, L_0x555db7d8e650;  1 drivers
S_0x555db7312ed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7315600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8e650 .functor XOR 1, L_0x555db7d8ea20, L_0x555db7d8eb50, C4<0>, C4<0>;
L_0x555db7d8e700 .functor AND 1, L_0x555db7d8ea20, L_0x555db7d8eb50, C4<1>, C4<1>;
v0x555db7823110_0 .net "S", 0 0, L_0x555db7d8e650;  alias, 1 drivers
v0x555db78231d0_0 .net "a", 0 0, L_0x555db7d8ea20;  alias, 1 drivers
v0x555db7822790_0 .net "b", 0 0, L_0x555db7d8eb50;  alias, 1 drivers
v0x555db78209e0_0 .net "cout", 0 0, L_0x555db7d8e700;  alias, 1 drivers
S_0x555db72e0280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7315600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8e790 .functor XOR 1, L_0x555db7d8e120, L_0x555db7d8e650, C4<0>, C4<0>;
L_0x555db7d8e890 .functor AND 1, L_0x555db7d8e120, L_0x555db7d8e650, C4<1>, C4<1>;
v0x555db7820060_0 .net "S", 0 0, L_0x555db7d8e790;  alias, 1 drivers
v0x555db7820100_0 .net "a", 0 0, L_0x555db7d8e120;  alias, 1 drivers
v0x555db781e2b0_0 .net "b", 0 0, L_0x555db7d8e650;  alias, 1 drivers
v0x555db781d930_0 .net "cout", 0 0, L_0x555db7d8e890;  alias, 1 drivers
S_0x555db72dda90 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db7350870;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7929210 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55bbae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d91680 .functor BUFZ 1, L_0x7f49c55bbae0, C4<0>, C4<0>, C4<0>;
L_0x555db7d916f0 .functor BUFZ 1, L_0x555db7d91200, C4<0>, C4<0>, C4<0>;
v0x555db77e0a00_0 .net "S", 4 0, L_0x555db7d915e0;  alias, 1 drivers
v0x555db77e0120_0 .net "a", 4 0, L_0x555db7d8f100;  alias, 1 drivers
v0x555db77dfd20_0 .net "b", 4 0, L_0x555db7d8cd50;  alias, 1 drivers
v0x555db77de280 .array "carry", 0 5;
v0x555db77de280_0 .net v0x555db77de280 0, 0 0, L_0x555db7d91680; 1 drivers
v0x555db77de280_1 .net v0x555db77de280 1, 0 0, L_0x555db7d8f770; 1 drivers
v0x555db77de280_2 .net v0x555db77de280 2, 0 0, L_0x555db7d8fed0; 1 drivers
v0x555db77de280_3 .net v0x555db77de280 3, 0 0, L_0x555db7d905f0; 1 drivers
v0x555db77de280_4 .net v0x555db77de280 4, 0 0, L_0x555db7d90ca0; 1 drivers
v0x555db77de280_5 .net v0x555db77de280 5, 0 0, L_0x555db7d91200; 1 drivers
v0x555db77c64a0_0 .net "cin", 0 0, L_0x7f49c55bbae0;  1 drivers
v0x555db77ddf40_0 .net "cout", 0 0, L_0x555db7d916f0;  alias, 1 drivers
L_0x555db7d8f8b0 .part L_0x555db7d8f100, 0, 1;
L_0x555db7d8fa00 .part L_0x555db7d8cd50, 0, 1;
L_0x555db7d90010 .part L_0x555db7d8f100, 1, 1;
L_0x555db7d901d0 .part L_0x555db7d8cd50, 1, 1;
L_0x555db7d90730 .part L_0x555db7d8f100, 2, 1;
L_0x555db7d90860 .part L_0x555db7d8cd50, 2, 1;
L_0x555db7d90de0 .part L_0x555db7d8f100, 3, 1;
L_0x555db7d90f10 .part L_0x555db7d8cd50, 3, 1;
L_0x555db7d91270 .part L_0x555db7d8f100, 4, 1;
L_0x555db7d913a0 .part L_0x555db7d8cd50, 4, 1;
LS_0x555db7d915e0_0_0 .concat8 [ 1 1 1 1], L_0x555db7d8f4c0, L_0x555db7d8fd00, L_0x555db7d90420, L_0x555db7d90ad0;
LS_0x555db7d915e0_0_4 .concat8 [ 1 0 0 0], L_0x555db7d91090;
L_0x555db7d915e0 .concat8 [ 4 1 0 0], LS_0x555db7d915e0_0_0, LS_0x555db7d915e0_0_4;
S_0x555db72db360 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db72dda90;
 .timescale 0 0;
P_0x555db7914f10 .param/l "i" 0 3 28, +C4<00>;
S_0x555db72d8c30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72db360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8f770 .functor OR 1, L_0x555db7d8f3e0, L_0x555db7d8f650, C4<0>, C4<0>;
v0x555db78082e0_0 .net "S", 0 0, L_0x555db7d8f4c0;  1 drivers
v0x555db7807be0_0 .net "a", 0 0, L_0x555db7d8f8b0;  1 drivers
v0x555db7807880_0 .net "b", 0 0, L_0x555db7d8fa00;  1 drivers
v0x555db77b1780_0 .net "cin", 0 0, L_0x555db7d91680;  alias, 1 drivers
v0x555db779a640_0 .net "cout", 0 0, L_0x555db7d8f770;  alias, 1 drivers
v0x555db779a6e0_0 .net "cout1", 0 0, L_0x555db7d8f3e0;  1 drivers
v0x555db77b10e0_0 .net "cout2", 0 0, L_0x555db7d8f650;  1 drivers
v0x555db77af120_0 .net "s1", 0 0, L_0x555db7d8f290;  1 drivers
S_0x555db72d6500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72d8c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8f290 .functor XOR 1, L_0x555db7d8f8b0, L_0x555db7d8fa00, C4<0>, C4<0>;
L_0x555db7d8f3e0 .functor AND 1, L_0x555db7d8f8b0, L_0x555db7d8fa00, C4<1>, C4<1>;
v0x555db780d060_0 .net "S", 0 0, L_0x555db7d8f290;  alias, 1 drivers
v0x555db780c6e0_0 .net "a", 0 0, L_0x555db7d8f8b0;  alias, 1 drivers
v0x555db780c7a0_0 .net "b", 0 0, L_0x555db7d8fa00;  alias, 1 drivers
v0x555db780a930_0 .net "cout", 0 0, L_0x555db7d8f3e0;  alias, 1 drivers
S_0x555db730fea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72d8c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8f4c0 .functor XOR 1, L_0x555db7d91680, L_0x555db7d8f290, C4<0>, C4<0>;
L_0x555db7d8f650 .functor AND 1, L_0x555db7d91680, L_0x555db7d8f290, C4<1>, C4<1>;
v0x555db7809fb0_0 .net "S", 0 0, L_0x555db7d8f4c0;  alias, 1 drivers
v0x555db780a070_0 .net "a", 0 0, L_0x555db7d91680;  alias, 1 drivers
v0x555db7809030_0 .net "b", 0 0, L_0x555db7d8f290;  alias, 1 drivers
v0x555db7808c80_0 .net "cout", 0 0, L_0x555db7d8f650;  alias, 1 drivers
S_0x555db730d670 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db72dda90;
 .timescale 0 0;
P_0x555db783f0a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db730af40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db730d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8fed0 .functor OR 1, L_0x555db7d8fc70, L_0x555db7d8fe40, C4<0>, C4<0>;
v0x555db77a7210_0 .net "S", 0 0, L_0x555db7d8fd00;  1 drivers
v0x555db77a5460_0 .net "a", 0 0, L_0x555db7d90010;  1 drivers
v0x555db77a4ae0_0 .net "b", 0 0, L_0x555db7d901d0;  1 drivers
v0x555db77a2d30_0 .net "cin", 0 0, L_0x555db7d8f770;  alias, 1 drivers
v0x555db77a23b0_0 .net "cout", 0 0, L_0x555db7d8fed0;  alias, 1 drivers
v0x555db77a0600_0 .net "cout1", 0 0, L_0x555db7d8fc70;  1 drivers
v0x555db77a06a0_0 .net "cout2", 0 0, L_0x555db7d8fe40;  1 drivers
v0x555db779fc80_0 .net "s1", 0 0, L_0x555db7d8fbc0;  1 drivers
S_0x555db7308810 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db730af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8fbc0 .functor XOR 1, L_0x555db7d90010, L_0x555db7d901d0, C4<0>, C4<0>;
L_0x555db7d8fc70 .functor AND 1, L_0x555db7d90010, L_0x555db7d901d0, C4<1>, C4<1>;
v0x555db77ae7a0_0 .net "S", 0 0, L_0x555db7d8fbc0;  alias, 1 drivers
v0x555db77ac9f0_0 .net "a", 0 0, L_0x555db7d90010;  alias, 1 drivers
v0x555db77acab0_0 .net "b", 0 0, L_0x555db7d901d0;  alias, 1 drivers
v0x555db77ac070_0 .net "cout", 0 0, L_0x555db7d8fc70;  alias, 1 drivers
S_0x555db73060e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db730af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8fd00 .functor XOR 1, L_0x555db7d8f770, L_0x555db7d8fbc0, C4<0>, C4<0>;
L_0x555db7d8fe40 .functor AND 1, L_0x555db7d8f770, L_0x555db7d8fbc0, C4<1>, C4<1>;
v0x555db77aa2c0_0 .net "S", 0 0, L_0x555db7d8fd00;  alias, 1 drivers
v0x555db77aa380_0 .net "a", 0 0, L_0x555db7d8f770;  alias, 1 drivers
v0x555db77a9940_0 .net "b", 0 0, L_0x555db7d8fbc0;  alias, 1 drivers
v0x555db77a7b90_0 .net "cout", 0 0, L_0x555db7d8fe40;  alias, 1 drivers
S_0x555db73039b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db72dda90;
 .timescale 0 0;
P_0x555db78dd2a0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7301280 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73039b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d905f0 .functor OR 1, L_0x555db7d90390, L_0x555db7d90560, C4<0>, C4<0>;
v0x555db779ab40_0 .net "S", 0 0, L_0x555db7d90420;  1 drivers
v0x555db7805720_0 .net "a", 0 0, L_0x555db7d90730;  1 drivers
v0x555db7804da0_0 .net "b", 0 0, L_0x555db7d90860;  1 drivers
v0x555db7802ff0_0 .net "cin", 0 0, L_0x555db7d8fed0;  alias, 1 drivers
v0x555db7802670_0 .net "cout", 0 0, L_0x555db7d905f0;  alias, 1 drivers
v0x555db78008c0_0 .net "cout1", 0 0, L_0x555db7d90390;  1 drivers
v0x555db7800960_0 .net "cout2", 0 0, L_0x555db7d90560;  1 drivers
v0x555db77fff40_0 .net "s1", 0 0, L_0x555db7d90300;  1 drivers
S_0x555db72feb50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7301280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d90300 .functor XOR 1, L_0x555db7d90730, L_0x555db7d90860, C4<0>, C4<0>;
L_0x555db7d90390 .functor AND 1, L_0x555db7d90730, L_0x555db7d90860, C4<1>, C4<1>;
v0x555db779ded0_0 .net "S", 0 0, L_0x555db7d90300;  alias, 1 drivers
v0x555db779d550_0 .net "a", 0 0, L_0x555db7d90730;  alias, 1 drivers
v0x555db779d610_0 .net "b", 0 0, L_0x555db7d90860;  alias, 1 drivers
v0x555db779c660_0 .net "cout", 0 0, L_0x555db7d90390;  alias, 1 drivers
S_0x555db72ed4f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7301280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d90420 .functor XOR 1, L_0x555db7d8fed0, L_0x555db7d90300, C4<0>, C4<0>;
L_0x555db7d90560 .functor AND 1, L_0x555db7d8fed0, L_0x555db7d90300, C4<1>, C4<1>;
v0x555db779c2b0_0 .net "S", 0 0, L_0x555db7d90420;  alias, 1 drivers
v0x555db779c370_0 .net "a", 0 0, L_0x555db7d8fed0;  alias, 1 drivers
v0x555db779b780_0 .net "b", 0 0, L_0x555db7d90300;  alias, 1 drivers
v0x555db779af40_0 .net "cout", 0 0, L_0x555db7d90560;  alias, 1 drivers
S_0x555db72f9dd0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db72dda90;
 .timescale 0 0;
P_0x555db78ac0c0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db72f75e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72f9dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d90ca0 .functor OR 1, L_0x555db7d90a40, L_0x555db7d90c10, C4<0>, C4<0>;
v0x555db77f6c00_0 .net "S", 0 0, L_0x555db7d90ad0;  1 drivers
v0x555db77f6280_0 .net "a", 0 0, L_0x555db7d90de0;  1 drivers
v0x555db77f44d0_0 .net "b", 0 0, L_0x555db7d90f10;  1 drivers
v0x555db77f3b50_0 .net "cin", 0 0, L_0x555db7d905f0;  alias, 1 drivers
v0x555db77f1da0_0 .net "cout", 0 0, L_0x555db7d90ca0;  alias, 1 drivers
v0x555db77f1420_0 .net "cout1", 0 0, L_0x555db7d90a40;  1 drivers
v0x555db77f14c0_0 .net "cout2", 0 0, L_0x555db7d90c10;  1 drivers
v0x555db77ef670_0 .net "s1", 0 0, L_0x555db7d90990;  1 drivers
S_0x555db72f4eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72f75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d90990 .functor XOR 1, L_0x555db7d90de0, L_0x555db7d90f10, C4<0>, C4<0>;
L_0x555db7d90a40 .functor AND 1, L_0x555db7d90de0, L_0x555db7d90f10, C4<1>, C4<1>;
v0x555db77fe190_0 .net "S", 0 0, L_0x555db7d90990;  alias, 1 drivers
v0x555db77fe250_0 .net "a", 0 0, L_0x555db7d90de0;  alias, 1 drivers
v0x555db77fd810_0 .net "b", 0 0, L_0x555db7d90f10;  alias, 1 drivers
v0x555db77fba60_0 .net "cout", 0 0, L_0x555db7d90a40;  alias, 1 drivers
S_0x555db72f2780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72f75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d90ad0 .functor XOR 1, L_0x555db7d905f0, L_0x555db7d90990, C4<0>, C4<0>;
L_0x555db7d90c10 .functor AND 1, L_0x555db7d905f0, L_0x555db7d90990, C4<1>, C4<1>;
v0x555db77fb0e0_0 .net "S", 0 0, L_0x555db7d90ad0;  alias, 1 drivers
v0x555db77fb180_0 .net "a", 0 0, L_0x555db7d905f0;  alias, 1 drivers
v0x555db77f9330_0 .net "b", 0 0, L_0x555db7d90990;  alias, 1 drivers
v0x555db77f89b0_0 .net "cout", 0 0, L_0x555db7d90c10;  alias, 1 drivers
S_0x555db72f0050 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db72dda90;
 .timescale 0 0;
P_0x555db785d700 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db72eb8a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72f0050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d91200 .functor OR 1, L_0x555db7d91020, L_0x555db7d91190, C4<0>, C4<0>;
v0x555db77e7760_0 .net "S", 0 0, L_0x555db7d91090;  1 drivers
v0x555db77e59b0_0 .net "a", 0 0, L_0x555db7d91270;  1 drivers
v0x555db77e5030_0 .net "b", 0 0, L_0x555db7d913a0;  1 drivers
v0x555db77e3280_0 .net "cin", 0 0, L_0x555db7d90ca0;  alias, 1 drivers
v0x555db77e2900_0 .net "cout", 0 0, L_0x555db7d91200;  alias, 1 drivers
v0x555db77e1980_0 .net "cout1", 0 0, L_0x555db7d91020;  1 drivers
v0x555db77e1a20_0 .net "cout2", 0 0, L_0x555db7d91190;  1 drivers
v0x555db77e15d0_0 .net "s1", 0 0, L_0x555db7d90fb0;  1 drivers
S_0x555db72e90d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72eb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d90fb0 .functor XOR 1, L_0x555db7d91270, L_0x555db7d913a0, C4<0>, C4<0>;
L_0x555db7d91020 .functor AND 1, L_0x555db7d91270, L_0x555db7d913a0, C4<1>, C4<1>;
v0x555db77eecf0_0 .net "S", 0 0, L_0x555db7d90fb0;  alias, 1 drivers
v0x555db77eedb0_0 .net "a", 0 0, L_0x555db7d91270;  alias, 1 drivers
v0x555db77ecf40_0 .net "b", 0 0, L_0x555db7d913a0;  alias, 1 drivers
v0x555db77ec5c0_0 .net "cout", 0 0, L_0x555db7d91020;  alias, 1 drivers
S_0x555db72e69a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72eb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d91090 .functor XOR 1, L_0x555db7d90ca0, L_0x555db7d90fb0, C4<0>, C4<0>;
L_0x555db7d91190 .functor AND 1, L_0x555db7d90ca0, L_0x555db7d90fb0, C4<1>, C4<1>;
v0x555db77ea810_0 .net "S", 0 0, L_0x555db7d91090;  alias, 1 drivers
v0x555db77ea8b0_0 .net "a", 0 0, L_0x555db7d90ca0;  alias, 1 drivers
v0x555db77e9e90_0 .net "b", 0 0, L_0x555db7d90fb0;  alias, 1 drivers
v0x555db77e80e0_0 .net "cout", 0 0, L_0x555db7d91190;  alias, 1 drivers
S_0x555db72e4270 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7819550 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55bbc48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d94b00 .functor BUFZ 1, L_0x7f49c55bbc48, C4<0>, C4<0>, C4<0>;
L_0x555db7d94b70 .functor BUFZ 1, L_0x555db7d94700, C4<0>, C4<0>, C4<0>;
v0x555db7767eb0_0 .net "S", 7 0, L_0x555db7d94a60;  alias, 1 drivers
v0x555db7766100_0 .net "a", 7 0, L_0x555db7d91760;  alias, 1 drivers
v0x555db7765780_0 .net "b", 7 0, L_0x555db7d91800;  alias, 1 drivers
v0x555db7764890 .array "carry", 0 8;
v0x555db7764890_0 .net v0x555db7764890 0, 0 0, L_0x555db7d94b00; 1 drivers
v0x555db7764890_1 .net v0x555db7764890 1, 0 0, L_0x555db7d91c90; 1 drivers
v0x555db7764890_2 .net v0x555db7764890 2, 0 0, L_0x555db7d92240; 1 drivers
v0x555db7764890_3 .net v0x555db7764890 3, 0 0, L_0x555db7d92910; 1 drivers
v0x555db7764890_4 .net v0x555db7764890 4, 0 0, L_0x555db7d92ec0; 1 drivers
v0x555db7764890_5 .net v0x555db7764890 5, 0 0, L_0x555db7d93470; 1 drivers
v0x555db7764890_6 .net v0x555db7764890 6, 0 0, L_0x555db7d93a20; 1 drivers
v0x555db7764890_7 .net v0x555db7764890 7, 0 0, L_0x555db7d94140; 1 drivers
v0x555db7764890_8 .net v0x555db7764890 8, 0 0, L_0x555db7d94700; 1 drivers
v0x555db77644e0_0 .net "cin", 0 0, L_0x7f49c55bbc48;  1 drivers
v0x555db7763910_0 .net "cout", 0 0, L_0x555db7d94b70;  alias, 1 drivers
L_0x555db7d91d90 .part L_0x555db7d91760, 0, 1;
L_0x555db7d91ec0 .part L_0x555db7d91800, 0, 1;
L_0x555db7d92340 .part L_0x555db7d91760, 1, 1;
L_0x555db7d92500 .part L_0x555db7d91800, 1, 1;
L_0x555db7d92a10 .part L_0x555db7d91760, 2, 1;
L_0x555db7d92b40 .part L_0x555db7d91800, 2, 1;
L_0x555db7d92fc0 .part L_0x555db7d91760, 3, 1;
L_0x555db7d930f0 .part L_0x555db7d91800, 3, 1;
L_0x555db7d93570 .part L_0x555db7d91760, 4, 1;
L_0x555db7d936a0 .part L_0x555db7d91800, 4, 1;
L_0x555db7d93b20 .part L_0x555db7d91760, 5, 1;
L_0x555db7d93d60 .part L_0x555db7d91800, 5, 1;
L_0x555db7d94240 .part L_0x555db7d91760, 6, 1;
L_0x555db7d94370 .part L_0x555db7d91800, 6, 1;
L_0x555db7d94770 .part L_0x555db7d91760, 7, 1;
L_0x555db7d948a0 .part L_0x555db7d91800, 7, 1;
LS_0x555db7d94a60_0_0 .concat8 [ 1 1 1 1], L_0x555db7d91a90, L_0x555db7d920d0, L_0x555db7d927a0, L_0x555db7d92d50;
LS_0x555db7d94a60_0_4 .concat8 [ 1 1 1 1], L_0x555db7d93300, L_0x555db7d938b0, L_0x555db7d94060, L_0x555db7d94590;
L_0x555db7d94a60 .concat8 [ 4 4 0 0], LS_0x555db7d94a60_0_0, LS_0x555db7d94a60_0_4;
S_0x555db72bd4f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db72e4270;
 .timescale 0 0;
P_0x555db77a9a40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db72d28a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72bd4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d91c90 .functor OR 1, L_0x555db7d91a20, L_0x555db7d91b90, C4<0>, C4<0>;
v0x555db77ca3b0_0 .net "S", 0 0, L_0x555db7d91a90;  1 drivers
v0x555db77ca470_0 .net "a", 0 0, L_0x555db7d91d90;  1 drivers
v0x555db77c94c0_0 .net "b", 0 0, L_0x555db7d91ec0;  1 drivers
v0x555db77c9110_0 .net "cin", 0 0, L_0x555db7d94b00;  alias, 1 drivers
v0x555db77c8540_0 .net "cout", 0 0, L_0x555db7d91c90;  alias, 1 drivers
v0x555db77c7d00_0 .net "cout1", 0 0, L_0x555db7d91a20;  1 drivers
v0x555db77c7da0_0 .net "cout2", 0 0, L_0x555db7d91b90;  1 drivers
v0x555db77c7900_0 .net "s1", 0 0, L_0x555db7d919b0;  1 drivers
S_0x555db72d00d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72d28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d919b0 .functor XOR 1, L_0x555db7d91d90, L_0x555db7d91ec0, C4<0>, C4<0>;
L_0x555db7d91a20 .functor AND 1, L_0x555db7d91d90, L_0x555db7d91ec0, C4<1>, C4<1>;
v0x555db77d1940_0 .net "S", 0 0, L_0x555db7d919b0;  alias, 1 drivers
v0x555db77d1a00_0 .net "a", 0 0, L_0x555db7d91d90;  alias, 1 drivers
v0x555db77cfb90_0 .net "b", 0 0, L_0x555db7d91ec0;  alias, 1 drivers
v0x555db77cf210_0 .net "cout", 0 0, L_0x555db7d91a20;  alias, 1 drivers
S_0x555db72cd9a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72d28a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d91a90 .functor XOR 1, L_0x555db7d94b00, L_0x555db7d919b0, C4<0>, C4<0>;
L_0x555db7d91b90 .functor AND 1, L_0x555db7d94b00, L_0x555db7d919b0, C4<1>, C4<1>;
v0x555db77cd460_0 .net "S", 0 0, L_0x555db7d91a90;  alias, 1 drivers
v0x555db77cd500_0 .net "a", 0 0, L_0x555db7d94b00;  alias, 1 drivers
v0x555db77ccae0_0 .net "b", 0 0, L_0x555db7d919b0;  alias, 1 drivers
v0x555db77cad30_0 .net "cout", 0 0, L_0x555db7d91b90;  alias, 1 drivers
S_0x555db72cb270 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db72e4270;
 .timescale 0 0;
P_0x555db77e9f90 .param/l "i" 0 3 28, +C4<01>;
S_0x555db72af410 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72cb270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d92240 .functor OR 1, L_0x555db7d92060, L_0x555db7d921d0, C4<0>, C4<0>;
v0x555db77be910_0 .net "S", 0 0, L_0x555db7d920d0;  1 drivers
v0x555db77bcb60_0 .net "a", 0 0, L_0x555db7d92340;  1 drivers
v0x555db77bc1e0_0 .net "b", 0 0, L_0x555db7d92500;  1 drivers
v0x555db77ba430_0 .net "cin", 0 0, L_0x555db7d91c90;  alias, 1 drivers
v0x555db77b9ab0_0 .net "cout", 0 0, L_0x555db7d92240;  alias, 1 drivers
v0x555db77b7d00_0 .net "cout1", 0 0, L_0x555db7d92060;  1 drivers
v0x555db77b7da0_0 .net "cout2", 0 0, L_0x555db7d921d0;  1 drivers
v0x555db77b7380_0 .net "s1", 0 0, L_0x555db7d91ff0;  1 drivers
S_0x555db72acc80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72af410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d91ff0 .functor XOR 1, L_0x555db7d92340, L_0x555db7d92500, C4<0>, C4<0>;
L_0x555db7d92060 .functor AND 1, L_0x555db7d92340, L_0x555db7d92500, C4<1>, C4<1>;
v0x555db77c6130_0 .net "S", 0 0, L_0x555db7d91ff0;  alias, 1 drivers
v0x555db77c40f0_0 .net "a", 0 0, L_0x555db7d92340;  alias, 1 drivers
v0x555db77c41b0_0 .net "b", 0 0, L_0x555db7d92500;  alias, 1 drivers
v0x555db77c3770_0 .net "cout", 0 0, L_0x555db7d92060;  alias, 1 drivers
S_0x555db72c7ea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72af410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d920d0 .functor XOR 1, L_0x555db7d91c90, L_0x555db7d91ff0, C4<0>, C4<0>;
L_0x555db7d921d0 .functor AND 1, L_0x555db7d91c90, L_0x555db7d91ff0, C4<1>, C4<1>;
v0x555db77c19c0_0 .net "S", 0 0, L_0x555db7d920d0;  alias, 1 drivers
v0x555db77c1a60_0 .net "a", 0 0, L_0x555db7d91c90;  alias, 1 drivers
v0x555db77c1040_0 .net "b", 0 0, L_0x555db7d91ff0;  alias, 1 drivers
v0x555db77bf290_0 .net "cout", 0 0, L_0x555db7d921d0;  alias, 1 drivers
S_0x555db72c56d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db72e4270;
 .timescale 0 0;
P_0x555db77bc2e0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db72c2fa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72c56d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d92910 .functor OR 1, L_0x555db7d92730, L_0x555db7d928a0, C4<0>, C4<0>;
v0x555db77b21a0_0 .net "S", 0 0, L_0x555db7d927a0;  1 drivers
v0x555db76f2610_0 .net "a", 0 0, L_0x555db7d92a10;  1 drivers
v0x555db7799df0_0 .net "b", 0 0, L_0x555db7d92b40;  1 drivers
v0x555db7785a70_0 .net "cin", 0 0, L_0x555db7d92240;  alias, 1 drivers
v0x555db7771050_0 .net "cout", 0 0, L_0x555db7d92910;  alias, 1 drivers
v0x555db776ff80_0 .net "cout1", 0 0, L_0x555db7d92730;  1 drivers
v0x555db7770020_0 .net "cout2", 0 0, L_0x555db7d928a0;  1 drivers
v0x555db76b6ba0_0 .net "s1", 0 0, L_0x555db7d926c0;  1 drivers
S_0x555db72c0870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72c2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d926c0 .functor XOR 1, L_0x555db7d92a10, L_0x555db7d92b40, C4<0>, C4<0>;
L_0x555db7d92730 .functor AND 1, L_0x555db7d92a10, L_0x555db7d92b40, C4<1>, C4<1>;
v0x555db77b55d0_0 .net "S", 0 0, L_0x555db7d926c0;  alias, 1 drivers
v0x555db77b5690_0 .net "a", 0 0, L_0x555db7d92a10;  alias, 1 drivers
v0x555db77b4c50_0 .net "b", 0 0, L_0x555db7d92b40;  alias, 1 drivers
v0x555db77b3d60_0 .net "cout", 0 0, L_0x555db7d92730;  alias, 1 drivers
S_0x555db72bbb30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72c2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d927a0 .functor XOR 1, L_0x555db7d92240, L_0x555db7d926c0, C4<0>, C4<0>;
L_0x555db7d928a0 .functor AND 1, L_0x555db7d92240, L_0x555db7d926c0, C4<1>, C4<1>;
v0x555db77b39b0_0 .net "S", 0 0, L_0x555db7d927a0;  alias, 1 drivers
v0x555db77b3a70_0 .net "a", 0 0, L_0x555db7d92240;  alias, 1 drivers
v0x555db77b2de0_0 .net "b", 0 0, L_0x555db7d926c0;  alias, 1 drivers
v0x555db77b25a0_0 .net "cout", 0 0, L_0x555db7d928a0;  alias, 1 drivers
S_0x555db72b93a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db72e4270;
 .timescale 0 0;
P_0x555db7799ef0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db72b5df0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72b93a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d92ec0 .functor OR 1, L_0x555db7d92ce0, L_0x555db7d92e50, C4<0>, C4<0>;
v0x555db7792c40_0 .net "S", 0 0, L_0x555db7d92d50;  1 drivers
v0x555db77922c0_0 .net "a", 0 0, L_0x555db7d92fc0;  1 drivers
v0x555db7790510_0 .net "b", 0 0, L_0x555db7d930f0;  1 drivers
v0x555db778fb90_0 .net "cin", 0 0, L_0x555db7d92910;  alias, 1 drivers
v0x555db778dde0_0 .net "cout", 0 0, L_0x555db7d92ec0;  alias, 1 drivers
v0x555db778d460_0 .net "cout1", 0 0, L_0x555db7d92ce0;  1 drivers
v0x555db778d500_0 .net "cout2", 0 0, L_0x555db7d92e50;  1 drivers
v0x555db778b6b0_0 .net "s1", 0 0, L_0x555db7d92c70;  1 drivers
S_0x555db72b3660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72b5df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d92c70 .functor XOR 1, L_0x555db7d92fc0, L_0x555db7d930f0, C4<0>, C4<0>;
L_0x555db7d92ce0 .functor AND 1, L_0x555db7d92fc0, L_0x555db7d930f0, C4<1>, C4<1>;
v0x555db76b6900_0 .net "S", 0 0, L_0x555db7d92c70;  alias, 1 drivers
v0x555db76b69a0_0 .net "a", 0 0, L_0x555db7d92fc0;  alias, 1 drivers
v0x555db7799ae0_0 .net "b", 0 0, L_0x555db7d930f0;  alias, 1 drivers
v0x555db7797aa0_0 .net "cout", 0 0, L_0x555db7d92ce0;  alias, 1 drivers
S_0x555db72a7190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72b5df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d92d50 .functor XOR 1, L_0x555db7d92910, L_0x555db7d92c70, C4<0>, C4<0>;
L_0x555db7d92e50 .functor AND 1, L_0x555db7d92910, L_0x555db7d92c70, C4<1>, C4<1>;
v0x555db7797120_0 .net "S", 0 0, L_0x555db7d92d50;  alias, 1 drivers
v0x555db77971c0_0 .net "a", 0 0, L_0x555db7d92910;  alias, 1 drivers
v0x555db7795370_0 .net "b", 0 0, L_0x555db7d92c70;  alias, 1 drivers
v0x555db77949f0_0 .net "cout", 0 0, L_0x555db7d92e50;  alias, 1 drivers
S_0x555db72992c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db72e4270;
 .timescale 0 0;
P_0x555db72da500 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db729fb40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72992c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d93470 .functor OR 1, L_0x555db7d93290, L_0x555db7d93400, C4<0>, C4<0>;
v0x555db7786130_0 .net "S", 0 0, L_0x555db7d93300;  1 drivers
v0x555db7785d30_0 .net "a", 0 0, L_0x555db7d93570;  1 drivers
v0x555db77562f0_0 .net "b", 0 0, L_0x555db7d936a0;  1 drivers
v0x555db7748be0_0 .net "cin", 0 0, L_0x555db7d92ec0;  alias, 1 drivers
v0x555db7755bc0_0 .net "cout", 0 0, L_0x555db7d93470;  alias, 1 drivers
v0x555db7753b40_0 .net "cout1", 0 0, L_0x555db7d93290;  1 drivers
v0x555db7753be0_0 .net "cout2", 0 0, L_0x555db7d93400;  1 drivers
v0x555db77531c0_0 .net "s1", 0 0, L_0x555db7d93220;  1 drivers
S_0x555db7295d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db729fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d93220 .functor XOR 1, L_0x555db7d93570, L_0x555db7d936a0, C4<0>, C4<0>;
L_0x555db7d93290 .functor AND 1, L_0x555db7d93570, L_0x555db7d936a0, C4<1>, C4<1>;
v0x555db778ad30_0 .net "S", 0 0, L_0x555db7d93220;  alias, 1 drivers
v0x555db778adf0_0 .net "a", 0 0, L_0x555db7d93570;  alias, 1 drivers
v0x555db7788f80_0 .net "b", 0 0, L_0x555db7d936a0;  alias, 1 drivers
v0x555db7788600_0 .net "cout", 0 0, L_0x555db7d93290;  alias, 1 drivers
S_0x555db7293630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db729fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d93300 .functor XOR 1, L_0x555db7d92ec0, L_0x555db7d93220, C4<0>, C4<0>;
L_0x555db7d93400 .functor AND 1, L_0x555db7d92ec0, L_0x555db7d93220, C4<1>, C4<1>;
v0x555db7787710_0 .net "S", 0 0, L_0x555db7d93300;  alias, 1 drivers
v0x555db77877d0_0 .net "a", 0 0, L_0x555db7d92ec0;  alias, 1 drivers
v0x555db7787360_0 .net "b", 0 0, L_0x555db7d93220;  alias, 1 drivers
v0x555db7786970_0 .net "cout", 0 0, L_0x555db7d93400;  alias, 1 drivers
S_0x555db7267010 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db72e4270;
 .timescale 0 0;
P_0x555db77563f0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db727c3c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7267010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d93a20 .functor OR 1, L_0x555db7d93840, L_0x555db7d939b0, C4<0>, C4<0>;
v0x555db774ad40_0 .net "S", 0 0, L_0x555db7d938b0;  1 drivers
v0x555db774a990_0 .net "a", 0 0, L_0x555db7d93b20;  1 drivers
v0x555db7749dc0_0 .net "b", 0 0, L_0x555db7d93d60;  1 drivers
v0x555db77494e0_0 .net "cin", 0 0, L_0x555db7d93470;  alias, 1 drivers
v0x555db77490e0_0 .net "cout", 0 0, L_0x555db7d93a20;  alias, 1 drivers
v0x555db7785760_0 .net "cout1", 0 0, L_0x555db7d93840;  1 drivers
v0x555db7785800_0 .net "cout2", 0 0, L_0x555db7d939b0;  1 drivers
v0x555db7783720_0 .net "s1", 0 0, L_0x555db7d937d0;  1 drivers
S_0x555db7279bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db727c3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d937d0 .functor XOR 1, L_0x555db7d93b20, L_0x555db7d93d60, C4<0>, C4<0>;
L_0x555db7d93840 .functor AND 1, L_0x555db7d93b20, L_0x555db7d93d60, C4<1>, C4<1>;
v0x555db7751410_0 .net "S", 0 0, L_0x555db7d937d0;  alias, 1 drivers
v0x555db77514b0_0 .net "a", 0 0, L_0x555db7d93b20;  alias, 1 drivers
v0x555db7750a90_0 .net "b", 0 0, L_0x555db7d93d60;  alias, 1 drivers
v0x555db774ece0_0 .net "cout", 0 0, L_0x555db7d93840;  alias, 1 drivers
S_0x555db72774c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db727c3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d938b0 .functor XOR 1, L_0x555db7d93470, L_0x555db7d937d0, C4<0>, C4<0>;
L_0x555db7d939b0 .functor AND 1, L_0x555db7d93470, L_0x555db7d937d0, C4<1>, C4<1>;
v0x555db774e360_0 .net "S", 0 0, L_0x555db7d938b0;  alias, 1 drivers
v0x555db774e400_0 .net "a", 0 0, L_0x555db7d93470;  alias, 1 drivers
v0x555db774c5b0_0 .net "b", 0 0, L_0x555db7d937d0;  alias, 1 drivers
v0x555db774bc30_0 .net "cout", 0 0, L_0x555db7d939b0;  alias, 1 drivers
S_0x555db7274d90 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db72e4270;
 .timescale 0 0;
P_0x555db7749ec0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7258f30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7274d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d94140 .functor OR 1, L_0x555db7d93ff0, L_0x555db7d940d0, C4<0>, C4<0>;
v0x555db777b810_0 .net "S", 0 0, L_0x555db7d94060;  1 drivers
v0x555db7779a60_0 .net "a", 0 0, L_0x555db7d94240;  1 drivers
v0x555db77790e0_0 .net "b", 0 0, L_0x555db7d94370;  1 drivers
v0x555db7777330_0 .net "cin", 0 0, L_0x555db7d93a20;  alias, 1 drivers
v0x555db77769b0_0 .net "cout", 0 0, L_0x555db7d94140;  alias, 1 drivers
v0x555db7774c00_0 .net "cout1", 0 0, L_0x555db7d93ff0;  1 drivers
v0x555db7774ca0_0 .net "cout2", 0 0, L_0x555db7d940d0;  1 drivers
v0x555db7774280_0 .net "s1", 0 0, L_0x555db7d93f80;  1 drivers
S_0x555db72567a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7258f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d93f80 .functor XOR 1, L_0x555db7d94240, L_0x555db7d94370, C4<0>, C4<0>;
L_0x555db7d93ff0 .functor AND 1, L_0x555db7d94240, L_0x555db7d94370, C4<1>, C4<1>;
v0x555db7782da0_0 .net "S", 0 0, L_0x555db7d93f80;  alias, 1 drivers
v0x555db7782e40_0 .net "a", 0 0, L_0x555db7d94240;  alias, 1 drivers
v0x555db7780ff0_0 .net "b", 0 0, L_0x555db7d94370;  alias, 1 drivers
v0x555db7780670_0 .net "cout", 0 0, L_0x555db7d93ff0;  alias, 1 drivers
S_0x555db72719c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7258f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d94060 .functor XOR 1, L_0x555db7d93a20, L_0x555db7d93f80, C4<0>, C4<0>;
L_0x555db7d940d0 .functor AND 1, L_0x555db7d93a20, L_0x555db7d93f80, C4<1>, C4<1>;
v0x555db777e8c0_0 .net "S", 0 0, L_0x555db7d94060;  alias, 1 drivers
v0x555db777e960_0 .net "a", 0 0, L_0x555db7d93a20;  alias, 1 drivers
v0x555db777df40_0 .net "b", 0 0, L_0x555db7d93f80;  alias, 1 drivers
v0x555db777c190_0 .net "cout", 0 0, L_0x555db7d940d0;  alias, 1 drivers
S_0x555db726f1f0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db72e4270;
 .timescale 0 0;
P_0x555db77791e0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db726cac0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db726f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d94700 .functor OR 1, L_0x555db7d94520, L_0x555db7d94690, C4<0>, C4<0>;
v0x555db77615f0_0 .net "S", 0 0, L_0x555db7d94590;  1 drivers
v0x555db776f710_0 .net "a", 0 0, L_0x555db7d94770;  1 drivers
v0x555db776d690_0 .net "b", 0 0, L_0x555db7d948a0;  1 drivers
v0x555db776cd10_0 .net "cin", 0 0, L_0x555db7d94140;  alias, 1 drivers
v0x555db776af60_0 .net "cout", 0 0, L_0x555db7d94700;  alias, 1 drivers
v0x555db776a5e0_0 .net "cout1", 0 0, L_0x555db7d94520;  1 drivers
v0x555db776a680_0 .net "cout2", 0 0, L_0x555db7d94690;  1 drivers
v0x555db7768830_0 .net "s1", 0 0, L_0x555db7d93f10;  1 drivers
S_0x555db726a390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db726cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d93f10 .functor XOR 1, L_0x555db7d94770, L_0x555db7d948a0, C4<0>, C4<0>;
L_0x555db7d94520 .functor AND 1, L_0x555db7d94770, L_0x555db7d948a0, C4<1>, C4<1>;
v0x555db7773390_0 .net "S", 0 0, L_0x555db7d93f10;  alias, 1 drivers
v0x555db7773430_0 .net "a", 0 0, L_0x555db7d94770;  alias, 1 drivers
v0x555db7772fe0_0 .net "b", 0 0, L_0x555db7d948a0;  alias, 1 drivers
v0x555db7772410_0 .net "cout", 0 0, L_0x555db7d94520;  alias, 1 drivers
S_0x555db7265650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db726cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d94590 .functor XOR 1, L_0x555db7d94140, L_0x555db7d93f10, C4<0>, C4<0>;
L_0x555db7d94690 .functor AND 1, L_0x555db7d94140, L_0x555db7d93f10, C4<1>, C4<1>;
v0x555db7771a90_0 .net "S", 0 0, L_0x555db7d94590;  alias, 1 drivers
v0x555db7771b30_0 .net "a", 0 0, L_0x555db7d94140;  alias, 1 drivers
v0x555db77715f0_0 .net "b", 0 0, L_0x555db7d93f10;  alias, 1 drivers
v0x555db776faa0_0 .net "cout", 0 0, L_0x555db7d94690;  alias, 1 drivers
S_0x555db7262ec0 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db72cf270 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7d8a510 .functor NOT 5, L_0x555db7d8a3e0, C4<00000>, C4<00000>, C4<00000>;
v0x555db7726100_0 .net "cout", 0 0, L_0x555db7d8cc30;  1 drivers
v0x555db771ee30_0 .net "i", 4 0, L_0x555db7d8a3e0;  alias, 1 drivers
v0x555db771eef0_0 .net "o", 4 0, L_0x555db7d8cb00;  alias, 1 drivers
v0x555db7719c90_0 .net "temp2", 4 0, L_0x555db7d8a510;  1 drivers
S_0x555db725f910 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7262ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72ae550 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55bb9c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d8cba0 .functor BUFZ 1, L_0x7f49c55bb9c0, C4<0>, C4<0>, C4<0>;
L_0x555db7d8cc30 .functor BUFZ 1, L_0x555db7d8c7a0, C4<0>, C4<0>, C4<0>;
v0x555db7729710_0 .net "S", 4 0, L_0x555db7d8cb00;  alias, 1 drivers
v0x555db7728d90_0 .net "a", 4 0, L_0x555db7d8a510;  alias, 1 drivers
L_0x7f49c55bb978 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db7727ea0_0 .net "b", 4 0, L_0x7f49c55bb978;  1 drivers
v0x555db7727af0 .array "carry", 0 5;
v0x555db7727af0_0 .net v0x555db7727af0 0, 0 0, L_0x555db7d8cba0; 1 drivers
v0x555db7727af0_1 .net v0x555db7727af0 1, 0 0, L_0x555db7d8aaf0; 1 drivers
v0x555db7727af0_2 .net v0x555db7727af0 2, 0 0, L_0x555db7d8b1a0; 1 drivers
v0x555db7727af0_3 .net v0x555db7727af0 3, 0 0, L_0x555db7d8b910; 1 drivers
v0x555db7727af0_4 .net v0x555db7727af0 4, 0 0, L_0x555db7d8c010; 1 drivers
v0x555db7727af0_5 .net v0x555db7727af0 5, 0 0, L_0x555db7d8c7a0; 1 drivers
v0x555db7726f20_0 .net "cin", 0 0, L_0x7f49c55bb9c0;  1 drivers
v0x555db77265a0_0 .net "cout", 0 0, L_0x555db7d8cc30;  alias, 1 drivers
L_0x555db7d8ac30 .part L_0x555db7d8a510, 0, 1;
L_0x555db7d8ad80 .part L_0x7f49c55bb978, 0, 1;
L_0x555db7d8b2e0 .part L_0x555db7d8a510, 1, 1;
L_0x555db7d8b4a0 .part L_0x7f49c55bb978, 1, 1;
L_0x555db7d8ba50 .part L_0x555db7d8a510, 2, 1;
L_0x555db7d8bb80 .part L_0x7f49c55bb978, 2, 1;
L_0x555db7d8c150 .part L_0x555db7d8a510, 3, 1;
L_0x555db7d8c280 .part L_0x7f49c55bb978, 3, 1;
L_0x555db7d8c8a0 .part L_0x555db7d8a510, 4, 1;
L_0x555db7d8c9d0 .part L_0x7f49c55bb978, 4, 1;
LS_0x555db7d8cb00_0_0 .concat8 [ 1 1 1 1], L_0x555db7d8a840, L_0x555db7d8afd0, L_0x555db7d8b6f0, L_0x555db7d8bdf0;
LS_0x555db7d8cb00_0_4 .concat8 [ 1 0 0 0], L_0x555db7d8c5d0;
L_0x555db7d8cb00 .concat8 [ 4 1 0 0], LS_0x555db7d8cb00_0_0, LS_0x555db7d8cb00_0_4;
S_0x555db725d180 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db725f910;
 .timescale 0 0;
P_0x555db72c4870 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7250cb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db725d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8aaf0 .functor OR 1, L_0x555db7d8a760, L_0x555db7d8a9d0, C4<0>, C4<0>;
v0x555db775c0d0_0 .net "S", 0 0, L_0x555db7d8a840;  1 drivers
v0x555db775a320_0 .net "a", 0 0, L_0x555db7d8ac30;  1 drivers
v0x555db77599a0_0 .net "b", 0 0, L_0x555db7d8ad80;  1 drivers
v0x555db7758ab0_0 .net "cin", 0 0, L_0x555db7d8cba0;  alias, 1 drivers
v0x555db7758700_0 .net "cout", 0 0, L_0x555db7d8aaf0;  alias, 1 drivers
v0x555db77587a0_0 .net "cout1", 0 0, L_0x555db7d8a760;  1 drivers
v0x555db7757b30_0 .net "cout2", 0 0, L_0x555db7d8a9d0;  1 drivers
v0x555db77571b0_0 .net "s1", 0 0, L_0x555db7d8a610;  1 drivers
S_0x555db7242de0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7250cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8a610 .functor XOR 1, L_0x555db7d8ac30, L_0x555db7d8ad80, C4<0>, C4<0>;
L_0x555db7d8a760 .functor AND 1, L_0x555db7d8ac30, L_0x555db7d8ad80, C4<1>, C4<1>;
v0x555db7762f90_0 .net "S", 0 0, L_0x555db7d8a610;  alias, 1 drivers
v0x555db7763030_0 .net "a", 0 0, L_0x555db7d8ac30;  alias, 1 drivers
v0x555db7762af0_0 .net "b", 0 0, L_0x555db7d8ad80;  alias, 1 drivers
v0x555db7761230_0 .net "cout", 0 0, L_0x555db7d8a760;  alias, 1 drivers
S_0x555db7249660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7250cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8a840 .functor XOR 1, L_0x555db7d8cba0, L_0x555db7d8a610, C4<0>, C4<0>;
L_0x555db7d8a9d0 .functor AND 1, L_0x555db7d8cba0, L_0x555db7d8a610, C4<1>, C4<1>;
v0x555db775f180_0 .net "S", 0 0, L_0x555db7d8a840;  alias, 1 drivers
v0x555db775f240_0 .net "a", 0 0, L_0x555db7d8cba0;  alias, 1 drivers
v0x555db775e800_0 .net "b", 0 0, L_0x555db7d8a610;  alias, 1 drivers
v0x555db775ca50_0 .net "cout", 0 0, L_0x555db7d8a9d0;  alias, 1 drivers
S_0x555db722b570 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db725f910;
 .timescale 0 0;
P_0x555db7759aa0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7240920 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db722b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8b1a0 .functor OR 1, L_0x555db7d8af40, L_0x555db7d8b110, C4<0>, C4<0>;
v0x555db7731b30_0 .net "S", 0 0, L_0x555db7d8afd0;  1 drivers
v0x555db772bb80_0 .net "a", 0 0, L_0x555db7d8b2e0;  1 drivers
v0x555db771dda0_0 .net "b", 0 0, L_0x555db7d8b4a0;  1 drivers
v0x555db770df20_0 .net "cin", 0 0, L_0x555db7d8aaf0;  alias, 1 drivers
v0x555db7748230_0 .net "cout", 0 0, L_0x555db7d8b1a0;  alias, 1 drivers
v0x555db7746180_0 .net "cout1", 0 0, L_0x555db7d8af40;  1 drivers
v0x555db7746220_0 .net "cout2", 0 0, L_0x555db7d8b110;  1 drivers
v0x555db7745800_0 .net "s1", 0 0, L_0x555db7d8aeb0;  1 drivers
S_0x555db723e150 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7240920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8aeb0 .functor XOR 1, L_0x555db7d8b2e0, L_0x555db7d8b4a0, C4<0>, C4<0>;
L_0x555db7d8af40 .functor AND 1, L_0x555db7d8b2e0, L_0x555db7d8b4a0, C4<1>, C4<1>;
v0x555db7756db0_0 .net "S", 0 0, L_0x555db7d8aeb0;  alias, 1 drivers
v0x555db7756e70_0 .net "a", 0 0, L_0x555db7d8b2e0;  alias, 1 drivers
v0x555db7716750_0 .net "b", 0 0, L_0x555db7d8b4a0;  alias, 1 drivers
v0x555db770f7f0_0 .net "cout", 0 0, L_0x555db7d8af40;  alias, 1 drivers
S_0x555db723ba20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7240920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8afd0 .functor XOR 1, L_0x555db7d8aaf0, L_0x555db7d8aeb0, C4<0>, C4<0>;
L_0x555db7d8b110 .functor AND 1, L_0x555db7d8aaf0, L_0x555db7d8aeb0, C4<1>, C4<1>;
v0x555db770f410_0 .net "S", 0 0, L_0x555db7d8afd0;  alias, 1 drivers
v0x555db770f4d0_0 .net "a", 0 0, L_0x555db7d8aaf0;  alias, 1 drivers
v0x555db773db90_0 .net "b", 0 0, L_0x555db7d8aeb0;  alias, 1 drivers
v0x555db7732d70_0 .net "cout", 0 0, L_0x555db7d8b110;  alias, 1 drivers
S_0x555db72392f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db725f910;
 .timescale 0 0;
P_0x555db771dea0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db721d490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72392f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8b910 .functor OR 1, L_0x555db7d8b660, L_0x555db7d8b880, C4<0>, C4<0>;
v0x555db773eb30_0 .net "S", 0 0, L_0x555db7d8b6f0;  1 drivers
v0x555db773e2f0_0 .net "a", 0 0, L_0x555db7d8ba50;  1 drivers
v0x555db773def0_0 .net "b", 0 0, L_0x555db7d8bb80;  1 drivers
v0x555db7725570_0 .net "cin", 0 0, L_0x555db7d8b1a0;  alias, 1 drivers
v0x555db7724e40_0 .net "cout", 0 0, L_0x555db7d8b910;  alias, 1 drivers
v0x555db7722d30_0 .net "cout1", 0 0, L_0x555db7d8b660;  1 drivers
v0x555db7722dd0_0 .net "cout2", 0 0, L_0x555db7d8b880;  1 drivers
v0x555db77223b0_0 .net "s1", 0 0, L_0x555db7d8b5d0;  1 drivers
S_0x555db721ad00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db721d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8b5d0 .functor XOR 1, L_0x555db7d8ba50, L_0x555db7d8bb80, C4<0>, C4<0>;
L_0x555db7d8b660 .functor AND 1, L_0x555db7d8ba50, L_0x555db7d8bb80, C4<1>, C4<1>;
v0x555db7743a50_0 .net "S", 0 0, L_0x555db7d8b5d0;  alias, 1 drivers
v0x555db7743b10_0 .net "a", 0 0, L_0x555db7d8ba50;  alias, 1 drivers
v0x555db77430d0_0 .net "b", 0 0, L_0x555db7d8bb80;  alias, 1 drivers
v0x555db7741320_0 .net "cout", 0 0, L_0x555db7d8b660;  alias, 1 drivers
S_0x555db7235f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db721d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8b6f0 .functor XOR 1, L_0x555db7d8b1a0, L_0x555db7d8b5d0, C4<0>, C4<0>;
L_0x555db7d8b880 .functor AND 1, L_0x555db7d8b1a0, L_0x555db7d8b5d0, C4<1>, C4<1>;
v0x555db77409a0_0 .net "S", 0 0, L_0x555db7d8b6f0;  alias, 1 drivers
v0x555db7740a60_0 .net "a", 0 0, L_0x555db7d8b1a0;  alias, 1 drivers
v0x555db773fab0_0 .net "b", 0 0, L_0x555db7d8b5d0;  alias, 1 drivers
v0x555db773f700_0 .net "cout", 0 0, L_0x555db7d8b880;  alias, 1 drivers
S_0x555db7233750 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db725f910;
 .timescale 0 0;
P_0x555db773dff0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7231020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7233750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8c010 .functor OR 1, L_0x555db7d8bd60, L_0x555db7d8bf80, C4<0>, C4<0>;
v0x555db773b780_0 .net "S", 0 0, L_0x555db7d8bdf0;  1 drivers
v0x555db773ae00_0 .net "a", 0 0, L_0x555db7d8c150;  1 drivers
v0x555db7739050_0 .net "b", 0 0, L_0x555db7d8c280;  1 drivers
v0x555db77386d0_0 .net "cin", 0 0, L_0x555db7d8b910;  alias, 1 drivers
v0x555db7736920_0 .net "cout", 0 0, L_0x555db7d8c010;  alias, 1 drivers
v0x555db7735fa0_0 .net "cout1", 0 0, L_0x555db7d8bd60;  1 drivers
v0x555db7736040_0 .net "cout2", 0 0, L_0x555db7d8bf80;  1 drivers
v0x555db77350b0_0 .net "s1", 0 0, L_0x555db7d8bcb0;  1 drivers
S_0x555db722e8f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7231020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8bcb0 .functor XOR 1, L_0x555db7d8c150, L_0x555db7d8c280, C4<0>, C4<0>;
L_0x555db7d8bd60 .functor AND 1, L_0x555db7d8c150, L_0x555db7d8c280, C4<1>, C4<1>;
v0x555db77214c0_0 .net "S", 0 0, L_0x555db7d8bcb0;  alias, 1 drivers
v0x555db7721560_0 .net "a", 0 0, L_0x555db7d8c150;  alias, 1 drivers
v0x555db7721110_0 .net "b", 0 0, L_0x555db7d8c280;  alias, 1 drivers
v0x555db7720540_0 .net "cout", 0 0, L_0x555db7d8bd60;  alias, 1 drivers
S_0x555db7229bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7231020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8bdf0 .functor XOR 1, L_0x555db7d8b910, L_0x555db7d8bcb0, C4<0>, C4<0>;
L_0x555db7d8bf80 .functor AND 1, L_0x555db7d8b910, L_0x555db7d8bcb0, C4<1>, C4<1>;
v0x555db771fbc0_0 .net "S", 0 0, L_0x555db7d8bdf0;  alias, 1 drivers
v0x555db771fc60_0 .net "a", 0 0, L_0x555db7d8b910;  alias, 1 drivers
v0x555db771f720_0 .net "b", 0 0, L_0x555db7d8bcb0;  alias, 1 drivers
v0x555db773d830_0 .net "cout", 0 0, L_0x555db7d8bf80;  alias, 1 drivers
S_0x555db7227420 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db725f910;
 .timescale 0 0;
P_0x555db72558b0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7223e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7227420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d8c7a0 .functor OR 1, L_0x555db7d8c540, L_0x555db7d8c710, C4<0>, C4<0>;
v0x555db772ead0_0 .net "S", 0 0, L_0x555db7d8c5d0;  1 drivers
v0x555db772dbe0_0 .net "a", 0 0, L_0x555db7d8c8a0;  1 drivers
v0x555db772d830_0 .net "b", 0 0, L_0x555db7d8c9d0;  1 drivers
v0x555db772cc60_0 .net "cin", 0 0, L_0x555db7d8c010;  alias, 1 drivers
v0x555db772c2e0_0 .net "cout", 0 0, L_0x555db7d8c7a0;  alias, 1 drivers
v0x555db772bee0_0 .net "cout1", 0 0, L_0x555db7d8c540;  1 drivers
v0x555db772bf80_0 .net "cout2", 0 0, L_0x555db7d8c710;  1 drivers
v0x555db772b820_0 .net "s1", 0 0, L_0x555db7d8c490;  1 drivers
S_0x555db72216e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7223e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8c490 .functor XOR 1, L_0x555db7d8c8a0, L_0x555db7d8c9d0, C4<0>, C4<0>;
L_0x555db7d8c540 .functor AND 1, L_0x555db7d8c8a0, L_0x555db7d8c9d0, C4<1>, C4<1>;
v0x555db7734d00_0 .net "S", 0 0, L_0x555db7d8c490;  alias, 1 drivers
v0x555db7734dc0_0 .net "a", 0 0, L_0x555db7d8c8a0;  alias, 1 drivers
v0x555db7734130_0 .net "b", 0 0, L_0x555db7d8c9d0;  alias, 1 drivers
v0x555db77337b0_0 .net "cout", 0 0, L_0x555db7d8c540;  alias, 1 drivers
S_0x555db7215210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7223e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d8c5d0 .functor XOR 1, L_0x555db7d8c010, L_0x555db7d8c490, C4<0>, C4<0>;
L_0x555db7d8c710 .functor AND 1, L_0x555db7d8c010, L_0x555db7d8c490, C4<1>, C4<1>;
v0x555db7733310_0 .net "S", 0 0, L_0x555db7d8c5d0;  alias, 1 drivers
v0x555db77333d0_0 .net "a", 0 0, L_0x555db7d8c010;  alias, 1 drivers
v0x555db7731560_0 .net "b", 0 0, L_0x555db7d8c490;  alias, 1 drivers
v0x555db772f450_0 .net "cout", 0 0, L_0x555db7d8c710;  alias, 1 drivers
S_0x555db7207340 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db777d880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7731660 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55bbc90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7d97d30 .functor BUFZ 1, L_0x7f49c55bbc90, C4<0>, C4<0>, C4<0>;
L_0x555db7d97da0 .functor BUFZ 1, L_0x555db7d97930, C4<0>, C4<0>, C4<0>;
v0x555db76c4f00_0 .net "S", 7 0, L_0x555db7d97c90;  alias, 1 drivers
v0x555db76c4580_0 .net "a", 7 0, L_0x555db7d94a60;  alias, 1 drivers
v0x555db76c40e0_0 .net "b", 7 0, L_0x555db7d91910;  alias, 1 drivers
v0x555db76c26a0 .array "carry", 0 8;
v0x555db76c26a0_0 .net v0x555db76c26a0 0, 0 0, L_0x555db7d97d30; 1 drivers
v0x555db76c26a0_1 .net v0x555db76c26a0 1, 0 0, L_0x555db7d94ec0; 1 drivers
v0x555db76c26a0_2 .net v0x555db76c26a0 2, 0 0, L_0x555db7d95500; 1 drivers
v0x555db76c26a0_3 .net v0x555db76c26a0 3, 0 0, L_0x555db7d95b40; 1 drivers
v0x555db76c26a0_4 .net v0x555db76c26a0 4, 0 0, L_0x555db7d960f0; 1 drivers
v0x555db76c26a0_5 .net v0x555db76c26a0 5, 0 0, L_0x555db7d966a0; 1 drivers
v0x555db76c26a0_6 .net v0x555db76c26a0 6, 0 0, L_0x555db7d96cd0; 1 drivers
v0x555db76c26a0_7 .net v0x555db76c26a0 7, 0 0, L_0x555db7d97370; 1 drivers
v0x555db76c26a0_8 .net v0x555db76c26a0 8, 0 0, L_0x555db7d97930; 1 drivers
v0x555db76c19e0_0 .net "cin", 0 0, L_0x7f49c55bbc90;  1 drivers
v0x555db76c1060_0 .net "cout", 0 0, L_0x555db7d97da0;  alias, 1 drivers
L_0x555db7d94fc0 .part L_0x555db7d94a60, 0, 1;
L_0x555db7d95180 .part L_0x555db7d91910, 0, 1;
L_0x555db7d95600 .part L_0x555db7d94a60, 1, 1;
L_0x555db7d95730 .part L_0x555db7d91910, 1, 1;
L_0x555db7d95c40 .part L_0x555db7d94a60, 2, 1;
L_0x555db7d95d70 .part L_0x555db7d91910, 2, 1;
L_0x555db7d961f0 .part L_0x555db7d94a60, 3, 1;
L_0x555db7d96320 .part L_0x555db7d91910, 3, 1;
L_0x555db7d967a0 .part L_0x555db7d94a60, 4, 1;
L_0x555db7d969e0 .part L_0x555db7d91910, 4, 1;
L_0x555db7d96dd0 .part L_0x555db7d94a60, 5, 1;
L_0x555db7d96f00 .part L_0x555db7d91910, 5, 1;
L_0x555db7d97470 .part L_0x555db7d94a60, 6, 1;
L_0x555db7d975a0 .part L_0x555db7d91910, 6, 1;
L_0x555db7d979a0 .part L_0x555db7d94a60, 7, 1;
L_0x555db7d97ad0 .part L_0x555db7d91910, 7, 1;
LS_0x555db7d97c90_0_0 .concat8 [ 1 1 1 1], L_0x555db7d94cc0, L_0x555db7d95390, L_0x555db7d959d0, L_0x555db7d95f80;
LS_0x555db7d97c90_0_4 .concat8 [ 1 1 1 1], L_0x555db7d96530, L_0x555db7d96b60, L_0x555db7d97290, L_0x555db7d977c0;
L_0x555db7d97c90 .concat8 [ 4 4 0 0], LS_0x555db7d97c90_0_0, LS_0x555db7d97c90_0_4;
S_0x555db720dbc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7207340;
 .timescale 0 0;
P_0x555db7261fd0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db72887e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db720dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d94ec0 .functor OR 1, L_0x555db7d94c50, L_0x555db7d94dc0, C4<0>, C4<0>;
v0x555db7718b80_0 .net "S", 0 0, L_0x555db7d94cc0;  1 drivers
v0x555db7717ec0_0 .net "a", 0 0, L_0x555db7d94fc0;  1 drivers
v0x555db7717540_0 .net "b", 0 0, L_0x555db7d95180;  1 drivers
v0x555db77170a0_0 .net "cin", 0 0, L_0x555db7d97d30;  alias, 1 drivers
v0x555db770ed00_0 .net "cout", 0 0, L_0x555db7d94ec0;  alias, 1 drivers
v0x555db770eda0_0 .net "cout1", 0 0, L_0x555db7d94c50;  1 drivers
v0x555db770d930_0 .net "cout2", 0 0, L_0x555db7d94dc0;  1 drivers
v0x555db770d120_0 .net "s1", 0 0, L_0x555db7d94be0;  1 drivers
S_0x555db72860e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72887e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d94be0 .functor XOR 1, L_0x555db7d94fc0, L_0x555db7d95180, C4<0>, C4<0>;
L_0x555db7d94c50 .functor AND 1, L_0x555db7d94fc0, L_0x555db7d95180, C4<1>, C4<1>;
v0x555db771d2d0_0 .net "S", 0 0, L_0x555db7d94be0;  alias, 1 drivers
v0x555db771d390_0 .net "a", 0 0, L_0x555db7d94fc0;  alias, 1 drivers
v0x555db771a020_0 .net "b", 0 0, L_0x555db7d95180;  alias, 1 drivers
v0x555db771cb00_0 .net "cout", 0 0, L_0x555db7d94c50;  alias, 1 drivers
S_0x555db7203f30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72887e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d94cc0 .functor XOR 1, L_0x555db7d97d30, L_0x555db7d94be0, C4<0>, C4<0>;
L_0x555db7d94dc0 .functor AND 1, L_0x555db7d97d30, L_0x555db7d94be0, C4<1>, C4<1>;
v0x555db771b3e0_0 .net "S", 0 0, L_0x555db7d94cc0;  alias, 1 drivers
v0x555db771b4a0_0 .net "a", 0 0, L_0x555db7d97d30;  alias, 1 drivers
v0x555db771aa60_0 .net "b", 0 0, L_0x555db7d94be0;  alias, 1 drivers
v0x555db771a5c0_0 .net "cout", 0 0, L_0x555db7d94dc0;  alias, 1 drivers
S_0x555db72017f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7207340;
 .timescale 0 0;
P_0x555db7717640 .param/l "i" 0 3 28, +C4<01>;
S_0x555db71ff0c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72017f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d95500 .functor OR 1, L_0x555db7d95320, L_0x555db7d95490, C4<0>, C4<0>;
v0x555db7712f70_0 .net "S", 0 0, L_0x555db7d95390;  1 drivers
v0x555db7711530_0 .net "a", 0 0, L_0x555db7d95600;  1 drivers
v0x555db7710870_0 .net "b", 0 0, L_0x555db7d95730;  1 drivers
v0x555db770fef0_0 .net "cin", 0 0, L_0x555db7d94ec0;  alias, 1 drivers
v0x555db7705840_0 .net "cout", 0 0, L_0x555db7d95500;  alias, 1 drivers
v0x555db770be90_0 .net "cout1", 0 0, L_0x555db7d95320;  1 drivers
v0x555db770bf30_0 .net "cout2", 0 0, L_0x555db7d95490;  1 drivers
v0x555db7705bd0_0 .net "s1", 0 0, L_0x555db7d952b0;  1 drivers
S_0x555db71fc990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71ff0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d952b0 .functor XOR 1, L_0x555db7d95600, L_0x555db7d95730, C4<0>, C4<0>;
L_0x555db7d95320 .functor AND 1, L_0x555db7d95600, L_0x555db7d95730, C4<1>, C4<1>;
v0x555db7712640_0 .net "S", 0 0, L_0x555db7d952b0;  alias, 1 drivers
v0x555db7712700_0 .net "a", 0 0, L_0x555db7d95600;  alias, 1 drivers
v0x555db7715c80_0 .net "b", 0 0, L_0x555db7d95730;  alias, 1 drivers
v0x555db77129d0_0 .net "cout", 0 0, L_0x555db7d95320;  alias, 1 drivers
S_0x555db71ae590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71ff0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d95390 .functor XOR 1, L_0x555db7d94ec0, L_0x555db7d952b0, C4<0>, C4<0>;
L_0x555db7d95490 .functor AND 1, L_0x555db7d94ec0, L_0x555db7d952b0, C4<1>, C4<1>;
v0x555db77154b0_0 .net "S", 0 0, L_0x555db7d95390;  alias, 1 drivers
v0x555db7715570_0 .net "a", 0 0, L_0x555db7d94ec0;  alias, 1 drivers
v0x555db7713d90_0 .net "b", 0 0, L_0x555db7d952b0;  alias, 1 drivers
v0x555db7713410_0 .net "cout", 0 0, L_0x555db7d95490;  alias, 1 drivers
S_0x555db71d6f40 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7207340;
 .timescale 0 0;
P_0x555db7710970 .param/l "i" 0 3 28, +C4<010>;
S_0x555db71d4710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71d6f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d95b40 .functor OR 1, L_0x555db7d95960, L_0x555db7d95ad0, C4<0>, C4<0>;
v0x555db7706570_0 .net "S", 0 0, L_0x555db7d959d0;  1 drivers
v0x555db77060d0_0 .net "a", 0 0, L_0x555db7d95c40;  1 drivers
v0x555db77033a0_0 .net "b", 0 0, L_0x555db7d95d70;  1 drivers
v0x555db7702a20_0 .net "cin", 0 0, L_0x555db7d95500;  alias, 1 drivers
v0x555db77022d0_0 .net "cout", 0 0, L_0x555db7d95b40;  alias, 1 drivers
v0x555db77019e0_0 .net "cout1", 0 0, L_0x555db7d95960;  1 drivers
v0x555db7701a80_0 .net "cout2", 0 0, L_0x555db7d95ad0;  1 drivers
v0x555db7701630_0 .net "s1", 0 0, L_0x555db7d958f0;  1 drivers
S_0x555db71d1fe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71d4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d958f0 .functor XOR 1, L_0x555db7d95c40, L_0x555db7d95d70, C4<0>, C4<0>;
L_0x555db7d95960 .functor AND 1, L_0x555db7d95c40, L_0x555db7d95d70, C4<1>, C4<1>;
v0x555db770b760_0 .net "S", 0 0, L_0x555db7d958f0;  alias, 1 drivers
v0x555db770b820_0 .net "a", 0 0, L_0x555db7d95c40;  alias, 1 drivers
v0x555db77096e0_0 .net "b", 0 0, L_0x555db7d95d70;  alias, 1 drivers
v0x555db7708d60_0 .net "cout", 0 0, L_0x555db7d95960;  alias, 1 drivers
S_0x555db71cf8b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71d4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d959d0 .functor XOR 1, L_0x555db7d95500, L_0x555db7d958f0, C4<0>, C4<0>;
L_0x555db7d95ad0 .functor AND 1, L_0x555db7d95500, L_0x555db7d958f0, C4<1>, C4<1>;
v0x555db7707e70_0 .net "S", 0 0, L_0x555db7d959d0;  alias, 1 drivers
v0x555db7707f30_0 .net "a", 0 0, L_0x555db7d95500;  alias, 1 drivers
v0x555db7707ac0_0 .net "b", 0 0, L_0x555db7d958f0;  alias, 1 drivers
v0x555db7706ef0_0 .net "cout", 0 0, L_0x555db7d95ad0;  alias, 1 drivers
S_0x555db71cd180 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7207340;
 .timescale 0 0;
P_0x555db77034a0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db71caa50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71cd180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d960f0 .functor OR 1, L_0x555db7d95f10, L_0x555db7d96080, C4<0>, C4<0>;
v0x555db76e76b0_0 .net "S", 0 0, L_0x555db7d95f80;  1 drivers
v0x555db76dc890_0 .net "a", 0 0, L_0x555db7d961f0;  1 drivers
v0x555db76db650_0 .net "b", 0 0, L_0x555db7d96320;  1 drivers
v0x555db76d56a0_0 .net "cin", 0 0, L_0x555db7d95b40;  alias, 1 drivers
v0x555db76c78c0_0 .net "cout", 0 0, L_0x555db7d960f0;  alias, 1 drivers
v0x555db76b7a40_0 .net "cout1", 0 0, L_0x555db7d95f10;  1 drivers
v0x555db76b7ae0_0 .net "cout2", 0 0, L_0x555db7d96080;  1 drivers
v0x555db76f1d50_0 .net "s1", 0 0, L_0x555db7d95ea0;  1 drivers
S_0x555db71c8320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71caa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d95ea0 .functor XOR 1, L_0x555db7d961f0, L_0x555db7d96320, C4<0>, C4<0>;
L_0x555db7d95f10 .functor AND 1, L_0x555db7d961f0, L_0x555db7d96320, C4<1>, C4<1>;
v0x555db7700a60_0 .net "S", 0 0, L_0x555db7d95ea0;  alias, 1 drivers
v0x555db7700b00_0 .net "a", 0 0, L_0x555db7d961f0;  alias, 1 drivers
v0x555db77000e0_0 .net "b", 0 0, L_0x555db7d96320;  alias, 1 drivers
v0x555db76ffc40_0 .net "cout", 0 0, L_0x555db7d95f10;  alias, 1 drivers
S_0x555db71c5bf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71caa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d95f80 .functor XOR 1, L_0x555db7d95b40, L_0x555db7d95ea0, C4<0>, C4<0>;
L_0x555db7d96080 .functor AND 1, L_0x555db7d95b40, L_0x555db7d95ea0, C4<1>, C4<1>;
v0x555db76c0270_0 .net "S", 0 0, L_0x555db7d95f80;  alias, 1 drivers
v0x555db76c0310_0 .net "a", 0 0, L_0x555db7d95b40;  alias, 1 drivers
v0x555db76b9310_0 .net "b", 0 0, L_0x555db7d95ea0;  alias, 1 drivers
v0x555db76b8f30_0 .net "cout", 0 0, L_0x555db7d96080;  alias, 1 drivers
S_0x555db7192fa0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7207340;
 .timescale 0 0;
P_0x555db7216f50 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db71907b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7192fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d966a0 .functor OR 1, L_0x555db7d964c0, L_0x555db7d96630, C4<0>, C4<0>;
v0x555db76e95d0_0 .net "S", 0 0, L_0x555db7d96530;  1 drivers
v0x555db76e9220_0 .net "a", 0 0, L_0x555db7d967a0;  1 drivers
v0x555db76e8650_0 .net "b", 0 0, L_0x555db7d969e0;  1 drivers
v0x555db76e7e10_0 .net "cin", 0 0, L_0x555db7d960f0;  alias, 1 drivers
v0x555db76e7a10_0 .net "cout", 0 0, L_0x555db7d966a0;  alias, 1 drivers
v0x555db76cf090_0 .net "cout1", 0 0, L_0x555db7d964c0;  1 drivers
v0x555db76cf130_0 .net "cout2", 0 0, L_0x555db7d96630;  1 drivers
v0x555db76ce960_0 .net "s1", 0 0, L_0x555db7d96450;  1 drivers
S_0x555db718e080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71907b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d96450 .functor XOR 1, L_0x555db7d967a0, L_0x555db7d969e0, C4<0>, C4<0>;
L_0x555db7d964c0 .functor AND 1, L_0x555db7d967a0, L_0x555db7d969e0, C4<1>, C4<1>;
v0x555db76efca0_0 .net "S", 0 0, L_0x555db7d96450;  alias, 1 drivers
v0x555db76efd60_0 .net "a", 0 0, L_0x555db7d967a0;  alias, 1 drivers
v0x555db76ef320_0 .net "b", 0 0, L_0x555db7d969e0;  alias, 1 drivers
v0x555db76ed570_0 .net "cout", 0 0, L_0x555db7d964c0;  alias, 1 drivers
S_0x555db718b950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71907b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d96530 .functor XOR 1, L_0x555db7d960f0, L_0x555db7d96450, C4<0>, C4<0>;
L_0x555db7d96630 .functor AND 1, L_0x555db7d960f0, L_0x555db7d96450, C4<1>, C4<1>;
v0x555db76ecbf0_0 .net "S", 0 0, L_0x555db7d96530;  alias, 1 drivers
v0x555db76eccb0_0 .net "a", 0 0, L_0x555db7d960f0;  alias, 1 drivers
v0x555db76eae40_0 .net "b", 0 0, L_0x555db7d96450;  alias, 1 drivers
v0x555db76ea4c0_0 .net "cout", 0 0, L_0x555db7d96630;  alias, 1 drivers
S_0x555db7189220 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7207340;
 .timescale 0 0;
P_0x555db76e8750 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db71c2bc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7189220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d96cd0 .functor OR 1, L_0x555db7d96af0, L_0x555db7d96c60, C4<0>, C4<0>;
v0x555db76c9240_0 .net "S", 0 0, L_0x555db7d96b60;  1 drivers
v0x555db76e52a0_0 .net "a", 0 0, L_0x555db7d96dd0;  1 drivers
v0x555db76e4920_0 .net "b", 0 0, L_0x555db7d96f00;  1 drivers
v0x555db76e2b70_0 .net "cin", 0 0, L_0x555db7d966a0;  alias, 1 drivers
v0x555db76e21f0_0 .net "cout", 0 0, L_0x555db7d96cd0;  alias, 1 drivers
v0x555db76e0440_0 .net "cout1", 0 0, L_0x555db7d96af0;  1 drivers
v0x555db76e04e0_0 .net "cout2", 0 0, L_0x555db7d96c60;  1 drivers
v0x555db76dfac0_0 .net "s1", 0 0, L_0x555db7d96a80;  1 drivers
S_0x555db71c0390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71c2bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d96a80 .functor XOR 1, L_0x555db7d96dd0, L_0x555db7d96f00, C4<0>, C4<0>;
L_0x555db7d96af0 .functor AND 1, L_0x555db7d96dd0, L_0x555db7d96f00, C4<1>, C4<1>;
v0x555db76cc850_0 .net "S", 0 0, L_0x555db7d96a80;  alias, 1 drivers
v0x555db76cc8f0_0 .net "a", 0 0, L_0x555db7d96dd0;  alias, 1 drivers
v0x555db76cbed0_0 .net "b", 0 0, L_0x555db7d96f00;  alias, 1 drivers
v0x555db76cafe0_0 .net "cout", 0 0, L_0x555db7d96af0;  alias, 1 drivers
S_0x555db71bdc60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71c2bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d96b60 .functor XOR 1, L_0x555db7d966a0, L_0x555db7d96a80, C4<0>, C4<0>;
L_0x555db7d96c60 .functor AND 1, L_0x555db7d966a0, L_0x555db7d96a80, C4<1>, C4<1>;
v0x555db76cac30_0 .net "S", 0 0, L_0x555db7d96b60;  alias, 1 drivers
v0x555db76cacd0_0 .net "a", 0 0, L_0x555db7d966a0;  alias, 1 drivers
v0x555db76ca060_0 .net "b", 0 0, L_0x555db7d96a80;  alias, 1 drivers
v0x555db76c96e0_0 .net "cout", 0 0, L_0x555db7d96c60;  alias, 1 drivers
S_0x555db71bb530 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7207340;
 .timescale 0 0;
P_0x555db76e4a20 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db71b8e00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71bb530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d97370 .functor OR 1, L_0x555db7d97220, L_0x555db7d97300, C4<0>, C4<0>;
v0x555db76d8f70_0 .net "S", 0 0, L_0x555db7d97290;  1 drivers
v0x555db76d85f0_0 .net "a", 0 0, L_0x555db7d97470;  1 drivers
v0x555db76d7700_0 .net "b", 0 0, L_0x555db7d975a0;  1 drivers
v0x555db76d7350_0 .net "cin", 0 0, L_0x555db7d96cd0;  alias, 1 drivers
v0x555db76d6780_0 .net "cout", 0 0, L_0x555db7d97370;  alias, 1 drivers
v0x555db76d5e00_0 .net "cout1", 0 0, L_0x555db7d97220;  1 drivers
v0x555db76d5ea0_0 .net "cout2", 0 0, L_0x555db7d97300;  1 drivers
v0x555db76d5a00_0 .net "s1", 0 0, L_0x555db7d971b0;  1 drivers
S_0x555db71b66d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71b8e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d971b0 .functor XOR 1, L_0x555db7d97470, L_0x555db7d975a0, C4<0>, C4<0>;
L_0x555db7d97220 .functor AND 1, L_0x555db7d97470, L_0x555db7d975a0, C4<1>, C4<1>;
v0x555db76debd0_0 .net "S", 0 0, L_0x555db7d971b0;  alias, 1 drivers
v0x555db76dec70_0 .net "a", 0 0, L_0x555db7d97470;  alias, 1 drivers
v0x555db76de820_0 .net "b", 0 0, L_0x555db7d975a0;  alias, 1 drivers
v0x555db76ddc50_0 .net "cout", 0 0, L_0x555db7d97220;  alias, 1 drivers
S_0x555db71b3fa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71b8e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d97290 .functor XOR 1, L_0x555db7d96cd0, L_0x555db7d971b0, C4<0>, C4<0>;
L_0x555db7d97300 .functor AND 1, L_0x555db7d96cd0, L_0x555db7d971b0, C4<1>, C4<1>;
v0x555db76dd2d0_0 .net "S", 0 0, L_0x555db7d97290;  alias, 1 drivers
v0x555db76dd370_0 .net "a", 0 0, L_0x555db7d96cd0;  alias, 1 drivers
v0x555db76dce30_0 .net "b", 0 0, L_0x555db7d971b0;  alias, 1 drivers
v0x555db76db080_0 .net "cout", 0 0, L_0x555db7d97300;  alias, 1 drivers
S_0x555db71b1870 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7207340;
 .timescale 0 0;
P_0x555db76d7800 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db71a0210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71b1870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d97930 .functor OR 1, L_0x555db7d97750, L_0x555db7d978c0, C4<0>, C4<0>;
v0x555db76d00c0_0 .net "S", 0 0, L_0x555db7d977c0;  1 drivers
v0x555db76cfc20_0 .net "a", 0 0, L_0x555db7d979a0;  1 drivers
v0x555db76c8950_0 .net "b", 0 0, L_0x555db7d97ad0;  1 drivers
v0x555db76c37b0_0 .net "cin", 0 0, L_0x555db7d97370;  alias, 1 drivers
v0x555db76c6df0_0 .net "cout", 0 0, L_0x555db7d97930;  alias, 1 drivers
v0x555db76c3b40_0 .net "cout1", 0 0, L_0x555db7d97750;  1 drivers
v0x555db76c3be0_0 .net "cout2", 0 0, L_0x555db7d978c0;  1 drivers
v0x555db76c6620_0 .net "s1", 0 0, L_0x555db7d97140;  1 drivers
S_0x555db71acaf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71a0210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d97140 .functor XOR 1, L_0x555db7d979a0, L_0x555db7d97ad0, C4<0>, C4<0>;
L_0x555db7d97750 .functor AND 1, L_0x555db7d979a0, L_0x555db7d97ad0, C4<1>, C4<1>;
v0x555db76d5340_0 .net "S", 0 0, L_0x555db7d97140;  alias, 1 drivers
v0x555db76d53e0_0 .net "a", 0 0, L_0x555db7d979a0;  alias, 1 drivers
v0x555db76d3230_0 .net "b", 0 0, L_0x555db7d97ad0;  alias, 1 drivers
v0x555db76d28b0_0 .net "cout", 0 0, L_0x555db7d97750;  alias, 1 drivers
S_0x555db71aa300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71a0210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d977c0 .functor XOR 1, L_0x555db7d97370, L_0x555db7d97140, C4<0>, C4<0>;
L_0x555db7d978c0 .functor AND 1, L_0x555db7d97370, L_0x555db7d97140, C4<1>, C4<1>;
v0x555db76d19c0_0 .net "S", 0 0, L_0x555db7d977c0;  alias, 1 drivers
v0x555db76d1a60_0 .net "a", 0 0, L_0x555db7d97370;  alias, 1 drivers
v0x555db76d1610_0 .net "b", 0 0, L_0x555db7d97140;  alias, 1 drivers
v0x555db76d0a40_0 .net "cout", 0 0, L_0x555db7d978c0;  alias, 1 drivers
S_0x555db71a7bd0 .scope module, "ins32" "three_input_adder" 3 146, 3 68 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 9 "c";
    .port_info 3 /OUTPUT 9 "S";
P_0x555db76b7550 .param/l "N" 0 3 68, +C4<00000000000000000000000000001000>;
v0x555db75f5df0_0 .net "S", 8 0, L_0x555db7db23d0;  alias, 1 drivers
L_0x7f49c55bbdf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db75f4040_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bbdf8;  1 drivers
v0x555db75f4100_0 .net *"_ivl_4", 8 0, L_0x555db7daebe0;  1 drivers
L_0x7f49c55bbe40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db75f36c0_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55bbe40;  1 drivers
v0x555db75f3780_0 .net *"_ivl_8", 8 0, L_0x555db7daec80;  1 drivers
v0x555db75f27d0_0 .net "a", 7 0, L_0x555db7d5da40;  alias, 1 drivers
v0x555db75f2890_0 .net "b", 7 0, L_0x555db7d2ae70;  alias, 1 drivers
v0x555db75f2420_0 .net "c", 8 0, L_0x555db7dab9a0;  alias, 1 drivers
v0x555db75f1850_0 .net "c1", 0 0, L_0x555db7daeb70;  1 drivers
v0x555db75f1010_0 .net "c2", 0 0, L_0x555db7db24e0;  1 drivers
v0x555db75f0c10_0 .net "t_pad", 8 0, L_0x555db7daedb0;  1 drivers
v0x555db75d8290_0 .net "temp", 7 0, L_0x555db7daea60;  1 drivers
L_0x555db7daebe0 .concat [ 8 1 0 0], L_0x555db7daea60, L_0x7f49c55bbdf8;
L_0x555db7daec80 .concat [ 8 1 0 0], L_0x555db7daea60, L_0x7f49c55bbe40;
L_0x555db7daedb0 .functor MUXZ 9, L_0x555db7daec80, L_0x555db7daebe0, L_0x555db7daeb70, C4<>;
S_0x555db71a54a0 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db71a7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db718f950 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55bbdb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7daeb00 .functor BUFZ 1, L_0x7f49c55bbdb0, C4<0>, C4<0>, C4<0>;
L_0x555db7daeb70 .functor BUFZ 1, L_0x555db7dae700, C4<0>, C4<0>, C4<0>;
v0x555db76720c0_0 .net "S", 7 0, L_0x555db7daea60;  alias, 1 drivers
v0x555db76711d0_0 .net "a", 7 0, L_0x555db7d5da40;  alias, 1 drivers
v0x555db7670e20_0 .net "b", 7 0, L_0x555db7d2ae70;  alias, 1 drivers
v0x555db7670ec0 .array "carry", 0 8;
v0x555db7670ec0_0 .net v0x555db7670ec0 0, 0 0, L_0x555db7daeb00; 1 drivers
v0x555db7670ec0_1 .net v0x555db7670ec0 1, 0 0, L_0x555db7dabdb0; 1 drivers
v0x555db7670ec0_2 .net v0x555db7670ec0 2, 0 0, L_0x555db7dac360; 1 drivers
v0x555db7670ec0_3 .net v0x555db7670ec0 3, 0 0, L_0x555db7dac910; 1 drivers
v0x555db7670ec0_4 .net v0x555db7670ec0 4, 0 0, L_0x555db7dacfc0; 1 drivers
v0x555db7670ec0_5 .net v0x555db7670ec0 5, 0 0, L_0x555db7dad570; 1 drivers
v0x555db7670ec0_6 .net v0x555db7670ec0 6, 0 0, L_0x555db7dadb20; 1 drivers
v0x555db7670ec0_7 .net v0x555db7670ec0 7, 0 0, L_0x555db7dae140; 1 drivers
v0x555db7670ec0_8 .net v0x555db7670ec0 8, 0 0, L_0x555db7dae700; 1 drivers
v0x555db7670250_0 .net "cin", 0 0, L_0x7f49c55bbdb0;  1 drivers
v0x555db766fa10_0 .net "cout", 0 0, L_0x555db7daeb70;  alias, 1 drivers
L_0x555db7dabeb0 .part L_0x555db7d5da40, 0, 1;
L_0x555db7dabfe0 .part L_0x555db7d2ae70, 0, 1;
L_0x555db7dac460 .part L_0x555db7d5da40, 1, 1;
L_0x555db7dac590 .part L_0x555db7d2ae70, 1, 1;
L_0x555db7daca10 .part L_0x555db7d5da40, 2, 1;
L_0x555db7dacc50 .part L_0x555db7d2ae70, 2, 1;
L_0x555db7dad0c0 .part L_0x555db7d5da40, 3, 1;
L_0x555db7dad1f0 .part L_0x555db7d2ae70, 3, 1;
L_0x555db7dad670 .part L_0x555db7d5da40, 4, 1;
L_0x555db7dad7a0 .part L_0x555db7d2ae70, 4, 1;
L_0x555db7dadc20 .part L_0x555db7d5da40, 5, 1;
L_0x555db7dadd50 .part L_0x555db7d2ae70, 5, 1;
L_0x555db7dae240 .part L_0x555db7d5da40, 6, 1;
L_0x555db7dae370 .part L_0x555db7d2ae70, 6, 1;
L_0x555db7dae770 .part L_0x555db7d5da40, 7, 1;
L_0x555db7dae8a0 .part L_0x555db7d2ae70, 7, 1;
LS_0x555db7daea60_0_0 .concat8 [ 1 1 1 1], L_0x555db7dabbb0, L_0x555db7dac1f0, L_0x555db7dac7a0, L_0x555db7dacee0;
LS_0x555db7daea60_0_4 .concat8 [ 1 1 1 1], L_0x555db7dad400, L_0x555db7dad9b0, L_0x555db7dadfd0, L_0x555db7dae590;
L_0x555db7daea60 .concat8 [ 4 4 0 0], LS_0x555db7daea60_0_0, LS_0x555db7daea60_0_4;
S_0x555db71a2d70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db71a54a0;
 .timescale 0 0;
P_0x555db7188330 .param/l "i" 0 3 28, +C4<00>;
S_0x555db719e5c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71a2d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dabdb0 .functor OR 1, L_0x555db7dabb40, L_0x555db7dabcb0, C4<0>, C4<0>;
v0x555db76b1ad0_0 .net "S", 0 0, L_0x555db7dabbb0;  1 drivers
v0x555db76b1150_0 .net "a", 0 0, L_0x555db7dabeb0;  1 drivers
v0x555db76af3a0_0 .net "b", 0 0, L_0x555db7dabfe0;  1 drivers
v0x555db76aea20_0 .net "cin", 0 0, L_0x555db7daeb00;  alias, 1 drivers
v0x555db76adb30_0 .net "cout", 0 0, L_0x555db7dabdb0;  alias, 1 drivers
v0x555db76adbd0_0 .net "cout1", 0 0, L_0x555db7dabb40;  1 drivers
v0x555db76ad780_0 .net "cout2", 0 0, L_0x555db7dabcb0;  1 drivers
v0x555db76acbb0_0 .net "s1", 0 0, L_0x555db7dabad0;  1 drivers
S_0x555db719bdf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db719e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dabad0 .functor XOR 1, L_0x555db7dabeb0, L_0x555db7dabfe0, C4<0>, C4<0>;
L_0x555db7dabb40 .functor AND 1, L_0x555db7dabeb0, L_0x555db7dabfe0, C4<1>, C4<1>;
v0x555db7699cc0_0 .net "S", 0 0, L_0x555db7dabad0;  alias, 1 drivers
v0x555db768be20_0 .net "a", 0 0, L_0x555db7dabeb0;  alias, 1 drivers
v0x555db768bec0_0 .net "b", 0 0, L_0x555db7dabfe0;  alias, 1 drivers
v0x555db767bfa0_0 .net "cout", 0 0, L_0x555db7dabb40;  alias, 1 drivers
S_0x555db71996c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db719e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dabbb0 .functor XOR 1, L_0x555db7daeb00, L_0x555db7dabad0, C4<0>, C4<0>;
L_0x555db7dabcb0 .functor AND 1, L_0x555db7daeb00, L_0x555db7dabad0, C4<1>, C4<1>;
v0x555db76b62b0_0 .net "S", 0 0, L_0x555db7dabbb0;  alias, 1 drivers
v0x555db76b6370_0 .net "a", 0 0, L_0x555db7daeb00;  alias, 1 drivers
v0x555db76b4200_0 .net "b", 0 0, L_0x555db7dabad0;  alias, 1 drivers
v0x555db76b3880_0 .net "cout", 0 0, L_0x555db7dabcb0;  alias, 1 drivers
S_0x555db7196f90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db71a54a0;
 .timescale 0 0;
P_0x555db76af4a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7170210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7196f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dac360 .functor OR 1, L_0x555db7dac180, L_0x555db7dac2f0, C4<0>, C4<0>;
v0x555db768f540_0 .net "S", 0 0, L_0x555db7dac1f0;  1 drivers
v0x555db768f190_0 .net "a", 0 0, L_0x555db7dac460;  1 drivers
v0x555db768e5c0_0 .net "b", 0 0, L_0x555db7dac590;  1 drivers
v0x555db768dc40_0 .net "cin", 0 0, L_0x555db7dabdb0;  alias, 1 drivers
v0x555db768d7a0_0 .net "cout", 0 0, L_0x555db7dac360;  alias, 1 drivers
v0x555db76ab8b0_0 .net "cout1", 0 0, L_0x555db7dac180;  1 drivers
v0x555db76ab950_0 .net "cout2", 0 0, L_0x555db7dac2f0;  1 drivers
v0x555db76a9800_0 .net "s1", 0 0, L_0x555db7dac110;  1 drivers
S_0x555db71855c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7170210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dac110 .functor XOR 1, L_0x555db7dac460, L_0x555db7dac590, C4<0>, C4<0>;
L_0x555db7dac180 .functor AND 1, L_0x555db7dac460, L_0x555db7dac590, C4<1>, C4<1>;
v0x555db76ac370_0 .net "S", 0 0, L_0x555db7dac110;  alias, 1 drivers
v0x555db76ac430_0 .net "a", 0 0, L_0x555db7dac460;  alias, 1 drivers
v0x555db76abf70_0 .net "b", 0 0, L_0x555db7dac590;  alias, 1 drivers
v0x555db76935f0_0 .net "cout", 0 0, L_0x555db7dac180;  alias, 1 drivers
S_0x555db7182df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7170210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dac1f0 .functor XOR 1, L_0x555db7dabdb0, L_0x555db7dac110, C4<0>, C4<0>;
L_0x555db7dac2f0 .functor AND 1, L_0x555db7dabdb0, L_0x555db7dac110, C4<1>, C4<1>;
v0x555db7692ec0_0 .net "S", 0 0, L_0x555db7dac1f0;  alias, 1 drivers
v0x555db7692f80_0 .net "a", 0 0, L_0x555db7dabdb0;  alias, 1 drivers
v0x555db7690db0_0 .net "b", 0 0, L_0x555db7dac110;  alias, 1 drivers
v0x555db7690430_0 .net "cout", 0 0, L_0x555db7dac2f0;  alias, 1 drivers
S_0x555db71806c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db71a54a0;
 .timescale 0 0;
P_0x555db768e6c0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db717df90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71806c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dac910 .functor OR 1, L_0x555db7dac730, L_0x555db7dac8a0, C4<0>, C4<0>;
v0x555db76a2d80_0 .net "S", 0 0, L_0x555db7dac7a0;  1 drivers
v0x555db76a21b0_0 .net "a", 0 0, L_0x555db7daca10;  1 drivers
v0x555db76a1830_0 .net "b", 0 0, L_0x555db7dacc50;  1 drivers
v0x555db76a1390_0 .net "cin", 0 0, L_0x555db7dac360;  alias, 1 drivers
v0x555db769f5e0_0 .net "cout", 0 0, L_0x555db7dac910;  alias, 1 drivers
v0x555db769d4d0_0 .net "cout1", 0 0, L_0x555db7dac730;  1 drivers
v0x555db769d570_0 .net "cout2", 0 0, L_0x555db7dac8a0;  1 drivers
v0x555db769cb50_0 .net "s1", 0 0, L_0x555db7dac6c0;  1 drivers
S_0x555db7162130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db717df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dac6c0 .functor XOR 1, L_0x555db7daca10, L_0x555db7dacc50, C4<0>, C4<0>;
L_0x555db7dac730 .functor AND 1, L_0x555db7daca10, L_0x555db7dacc50, C4<1>, C4<1>;
v0x555db76a8e80_0 .net "S", 0 0, L_0x555db7dac6c0;  alias, 1 drivers
v0x555db76a8f40_0 .net "a", 0 0, L_0x555db7daca10;  alias, 1 drivers
v0x555db76a70d0_0 .net "b", 0 0, L_0x555db7dacc50;  alias, 1 drivers
v0x555db76a6750_0 .net "cout", 0 0, L_0x555db7dac730;  alias, 1 drivers
S_0x555db715f9a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db717df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dac7a0 .functor XOR 1, L_0x555db7dac360, L_0x555db7dac6c0, C4<0>, C4<0>;
L_0x555db7dac8a0 .functor AND 1, L_0x555db7dac360, L_0x555db7dac6c0, C4<1>, C4<1>;
v0x555db76a49a0_0 .net "S", 0 0, L_0x555db7dac7a0;  alias, 1 drivers
v0x555db76a4a60_0 .net "a", 0 0, L_0x555db7dac360;  alias, 1 drivers
v0x555db76a4020_0 .net "b", 0 0, L_0x555db7dac6c0;  alias, 1 drivers
v0x555db76a3130_0 .net "cout", 0 0, L_0x555db7dac8a0;  alias, 1 drivers
S_0x555db717abc0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db71a54a0;
 .timescale 0 0;
P_0x555db76a1930 .param/l "i" 0 3 28, +C4<011>;
S_0x555db71783f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db717abc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dacfc0 .functor OR 1, L_0x555db7dace70, L_0x555db7dacf50, C4<0>, C4<0>;
v0x555db7697790_0 .net "S", 0 0, L_0x555db7dacee0;  1 drivers
v0x555db7696e10_0 .net "a", 0 0, L_0x555db7dad0c0;  1 drivers
v0x555db7695f20_0 .net "b", 0 0, L_0x555db7dad1f0;  1 drivers
v0x555db7695b70_0 .net "cin", 0 0, L_0x555db7dac910;  alias, 1 drivers
v0x555db7694fa0_0 .net "cout", 0 0, L_0x555db7dacfc0;  alias, 1 drivers
v0x555db7694620_0 .net "cout1", 0 0, L_0x555db7dace70;  1 drivers
v0x555db76946c0_0 .net "cout2", 0 0, L_0x555db7dacf50;  1 drivers
v0x555db7694180_0 .net "s1", 0 0, L_0x555db7dace00;  1 drivers
S_0x555db7175cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71783f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dace00 .functor XOR 1, L_0x555db7dad0c0, L_0x555db7dad1f0, C4<0>, C4<0>;
L_0x555db7dace70 .functor AND 1, L_0x555db7dad0c0, L_0x555db7dad1f0, C4<1>, C4<1>;
v0x555db769bc60_0 .net "S", 0 0, L_0x555db7dace00;  alias, 1 drivers
v0x555db769bd00_0 .net "a", 0 0, L_0x555db7dad0c0;  alias, 1 drivers
v0x555db769b8b0_0 .net "b", 0 0, L_0x555db7dad1f0;  alias, 1 drivers
v0x555db769ace0_0 .net "cout", 0 0, L_0x555db7dace70;  alias, 1 drivers
S_0x555db7173590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71783f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dacee0 .functor XOR 1, L_0x555db7dac910, L_0x555db7dace00, C4<0>, C4<0>;
L_0x555db7dacf50 .functor AND 1, L_0x555db7dac910, L_0x555db7dace00, C4<1>, C4<1>;
v0x555db769a360_0 .net "S", 0 0, L_0x555db7dacee0;  alias, 1 drivers
v0x555db769a400_0 .net "a", 0 0, L_0x555db7dac910;  alias, 1 drivers
v0x555db7699f60_0 .net "b", 0 0, L_0x555db7dace00;  alias, 1 drivers
v0x555db76998a0_0 .net "cout", 0 0, L_0x555db7dacf50;  alias, 1 drivers
S_0x555db716e850 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db71a54a0;
 .timescale 0 0;
P_0x555db717d0a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db716c0c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db716e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dad570 .functor OR 1, L_0x555db7dad390, L_0x555db7dad500, C4<0>, C4<0>;
v0x555db7688ae0_0 .net "S", 0 0, L_0x555db7dad400;  1 drivers
v0x555db7688640_0 .net "a", 0 0, L_0x555db7dad670;  1 drivers
v0x555db7686c00_0 .net "b", 0 0, L_0x555db7dad7a0;  1 drivers
v0x555db7685f40_0 .net "cin", 0 0, L_0x555db7dacfc0;  alias, 1 drivers
v0x555db76855c0_0 .net "cout", 0 0, L_0x555db7dad570;  alias, 1 drivers
v0x555db7685120_0 .net "cout1", 0 0, L_0x555db7dad390;  1 drivers
v0x555db76851c0_0 .net "cout2", 0 0, L_0x555db7dad500;  1 drivers
v0x555db767cd80_0 .net "s1", 0 0, L_0x555db7dad320;  1 drivers
S_0x555db7168b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db716c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dad320 .functor XOR 1, L_0x555db7dad670, L_0x555db7dad7a0, C4<0>, C4<0>;
L_0x555db7dad390 .functor AND 1, L_0x555db7dad670, L_0x555db7dad7a0, C4<1>, C4<1>;
v0x555db768ceb0_0 .net "S", 0 0, L_0x555db7dad320;  alias, 1 drivers
v0x555db768cf70_0 .net "a", 0 0, L_0x555db7dad670;  alias, 1 drivers
v0x555db7687d10_0 .net "b", 0 0, L_0x555db7dad7a0;  alias, 1 drivers
v0x555db768b350_0 .net "cout", 0 0, L_0x555db7dad390;  alias, 1 drivers
S_0x555db7166380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db716c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dad400 .functor XOR 1, L_0x555db7dacfc0, L_0x555db7dad320, C4<0>, C4<0>;
L_0x555db7dad500 .functor AND 1, L_0x555db7dacfc0, L_0x555db7dad320, C4<1>, C4<1>;
v0x555db76880a0_0 .net "S", 0 0, L_0x555db7dad400;  alias, 1 drivers
v0x555db7688160_0 .net "a", 0 0, L_0x555db7dacfc0;  alias, 1 drivers
v0x555db768ab80_0 .net "b", 0 0, L_0x555db7dad320;  alias, 1 drivers
v0x555db7689460_0 .net "cout", 0 0, L_0x555db7dad500;  alias, 1 drivers
S_0x555db7159eb0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db71a54a0;
 .timescale 0 0;
P_0x555db7686d00 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db714bfe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7159eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dadb20 .functor OR 1, L_0x555db7dad940, L_0x555db7dadab0, C4<0>, C4<0>;
v0x555db7681e10_0 .net "S", 0 0, L_0x555db7dad9b0;  1 drivers
v0x555db7681490_0 .net "a", 0 0, L_0x555db7dadc20;  1 drivers
v0x555db7680ff0_0 .net "b", 0 0, L_0x555db7dadd50;  1 drivers
v0x555db767f5b0_0 .net "cin", 0 0, L_0x555db7dad570;  alias, 1 drivers
v0x555db767e8f0_0 .net "cout", 0 0, L_0x555db7dadb20;  alias, 1 drivers
v0x555db767df70_0 .net "cout1", 0 0, L_0x555db7dad940;  1 drivers
v0x555db767e010_0 .net "cout2", 0 0, L_0x555db7dadab0;  1 drivers
v0x555db76f82f0_0 .net "s1", 0 0, L_0x555db7dad8d0;  1 drivers
S_0x555db7152860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db714bfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dad8d0 .functor XOR 1, L_0x555db7dadc20, L_0x555db7dadd50, C4<0>, C4<0>;
L_0x555db7dad940 .functor AND 1, L_0x555db7dadc20, L_0x555db7dadd50, C4<1>, C4<1>;
v0x555db767b9b0_0 .net "S", 0 0, L_0x555db7dad8d0;  alias, 1 drivers
v0x555db767ba50_0 .net "a", 0 0, L_0x555db7dadc20;  alias, 1 drivers
v0x555db767b1a0_0 .net "b", 0 0, L_0x555db7dadd50;  alias, 1 drivers
v0x555db76806c0_0 .net "cout", 0 0, L_0x555db7dad940;  alias, 1 drivers
S_0x555db7148a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db714bfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dad9b0 .functor XOR 1, L_0x555db7dad570, L_0x555db7dad8d0, C4<0>, C4<0>;
L_0x555db7dadab0 .functor AND 1, L_0x555db7dad570, L_0x555db7dad8d0, C4<1>, C4<1>;
v0x555db7683d00_0 .net "S", 0 0, L_0x555db7dad9b0;  alias, 1 drivers
v0x555db7683da0_0 .net "a", 0 0, L_0x555db7dad570;  alias, 1 drivers
v0x555db7680a50_0 .net "b", 0 0, L_0x555db7dad8d0;  alias, 1 drivers
v0x555db7683530_0 .net "cout", 0 0, L_0x555db7dadab0;  alias, 1 drivers
S_0x555db7146350 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db71a54a0;
 .timescale 0 0;
P_0x555db76810f0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7119d30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7146350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dae140 .functor OR 1, L_0x555db7dadf60, L_0x555db7dae0d0, C4<0>, C4<0>;
v0x555db76fa570_0 .net "S", 0 0, L_0x555db7dadfd0;  1 drivers
v0x555db76f99a0_0 .net "a", 0 0, L_0x555db7dae240;  1 drivers
v0x555db76f9020_0 .net "b", 0 0, L_0x555db7dae370;  1 drivers
v0x555db76f8b80_0 .net "cin", 0 0, L_0x555db7dadb20;  alias, 1 drivers
v0x555db76f5e50_0 .net "cout", 0 0, L_0x555db7dae140;  alias, 1 drivers
v0x555db76f54d0_0 .net "cout1", 0 0, L_0x555db7dadf60;  1 drivers
v0x555db76f5570_0 .net "cout2", 0 0, L_0x555db7dae0d0;  1 drivers
v0x555db76f4d80_0 .net "s1", 0 0, L_0x555db7dadef0;  1 drivers
S_0x555db712f0e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7119d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dadef0 .functor XOR 1, L_0x555db7dae240, L_0x555db7dae370, C4<0>, C4<0>;
L_0x555db7dadf60 .functor AND 1, L_0x555db7dae240, L_0x555db7dae370, C4<1>, C4<1>;
v0x555db76fe940_0 .net "S", 0 0, L_0x555db7dadef0;  alias, 1 drivers
v0x555db76fe9e0_0 .net "a", 0 0, L_0x555db7dae240;  alias, 1 drivers
v0x555db76f8680_0 .net "b", 0 0, L_0x555db7dae370;  alias, 1 drivers
v0x555db76fe210_0 .net "cout", 0 0, L_0x555db7dadf60;  alias, 1 drivers
S_0x555db712c910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7119d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dadfd0 .functor XOR 1, L_0x555db7dadb20, L_0x555db7dadef0, C4<0>, C4<0>;
L_0x555db7dae0d0 .functor AND 1, L_0x555db7dadb20, L_0x555db7dadef0, C4<1>, C4<1>;
v0x555db76fc190_0 .net "S", 0 0, L_0x555db7dadfd0;  alias, 1 drivers
v0x555db76fc230_0 .net "a", 0 0, L_0x555db7dadb20;  alias, 1 drivers
v0x555db76fb810_0 .net "b", 0 0, L_0x555db7dadef0;  alias, 1 drivers
v0x555db76fa920_0 .net "cout", 0 0, L_0x555db7dae0d0;  alias, 1 drivers
S_0x555db712a1e0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db71a54a0;
 .timescale 0 0;
P_0x555db76f9120 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7127ab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db712a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dae700 .functor OR 1, L_0x555db7dae520, L_0x555db7dae690, C4<0>, C4<0>;
v0x555db766f110_0 .net "S", 0 0, L_0x555db7dae590;  1 drivers
v0x555db76798c0_0 .net "a", 0 0, L_0x555db7dae770;  1 drivers
v0x555db76778a0_0 .net "b", 0 0, L_0x555db7dae8a0;  1 drivers
v0x555db7676f20_0 .net "cin", 0 0, L_0x555db7dae140;  alias, 1 drivers
v0x555db7675170_0 .net "cout", 0 0, L_0x555db7dae700;  alias, 1 drivers
v0x555db76747f0_0 .net "cout1", 0 0, L_0x555db7dae520;  1 drivers
v0x555db7674890_0 .net "cout2", 0 0, L_0x555db7dae690;  1 drivers
v0x555db7672a40_0 .net "s1", 0 0, L_0x555db7dade80;  1 drivers
S_0x555db710bc50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7127ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dade80 .functor XOR 1, L_0x555db7dae770, L_0x555db7dae8a0, C4<0>, C4<0>;
L_0x555db7dae520 .functor AND 1, L_0x555db7dae770, L_0x555db7dae8a0, C4<1>, C4<1>;
v0x555db76f4490_0 .net "S", 0 0, L_0x555db7dade80;  alias, 1 drivers
v0x555db76f4530_0 .net "a", 0 0, L_0x555db7dae770;  alias, 1 drivers
v0x555db76f40e0_0 .net "b", 0 0, L_0x555db7dae8a0;  alias, 1 drivers
v0x555db76f3510_0 .net "cout", 0 0, L_0x555db7dae520;  alias, 1 drivers
S_0x555db71094c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7127ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dae590 .functor XOR 1, L_0x555db7dae140, L_0x555db7dade80, C4<0>, C4<0>;
L_0x555db7dae690 .functor AND 1, L_0x555db7dae140, L_0x555db7dade80, C4<1>, C4<1>;
v0x555db76f2c30_0 .net "S", 0 0, L_0x555db7dae590;  alias, 1 drivers
v0x555db76f2cd0_0 .net "a", 0 0, L_0x555db7dae140;  alias, 1 drivers
v0x555db766ed80_0 .net "b", 0 0, L_0x555db7dade80;  alias, 1 drivers
v0x555db7679ff0_0 .net "cout", 0 0, L_0x555db7dae690;  alias, 1 drivers
S_0x555db71246e0 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db71a7bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7129380 .param/l "N" 0 3 18, +C4<000000000000000000000000000001001>;
L_0x7f49c55bbe88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7db2470 .functor BUFZ 1, L_0x7f49c55bbe88, C4<0>, C4<0>, C4<0>;
L_0x555db7db24e0 .functor BUFZ 1, L_0x555db7db2060, C4<0>, C4<0>, C4<0>;
v0x555db75c0c40_0 .net "S", 8 0, L_0x555db7db23d0;  alias, 1 drivers
v0x555db75c0d00_0 .net "a", 8 0, L_0x555db7daedb0;  alias, 1 drivers
v0x555db75faf50_0 .net "b", 8 0, L_0x555db7dab9a0;  alias, 1 drivers
v0x555db75f8ea0 .array "carry", 0 9;
v0x555db75f8ea0_0 .net v0x555db75f8ea0 0, 0 0, L_0x555db7db2470; 1 drivers
v0x555db75f8ea0_1 .net v0x555db75f8ea0 1, 0 0, L_0x555db7daf130; 1 drivers
v0x555db75f8ea0_2 .net v0x555db75f8ea0 2, 0 0, L_0x555db7daf770; 1 drivers
v0x555db75f8ea0_3 .net v0x555db75f8ea0 3, 0 0, L_0x555db7dafdb0; 1 drivers
v0x555db75f8ea0_4 .net v0x555db75f8ea0 4, 0 0, L_0x555db7db0360; 1 drivers
v0x555db75f8ea0_5 .net v0x555db75f8ea0 5, 0 0, L_0x555db7db0910; 1 drivers
v0x555db75f8ea0_6 .net v0x555db75f8ea0 6, 0 0, L_0x555db7db0f40; 1 drivers
v0x555db75f8ea0_7 .net v0x555db75f8ea0 7, 0 0, L_0x555db7db15e0; 1 drivers
v0x555db75f8ea0_8 .net v0x555db75f8ea0 8, 0 0, L_0x555db7db1b20; 1 drivers
v0x555db75f8ea0_9 .net v0x555db75f8ea0 9, 0 0, L_0x555db7db2060; 1 drivers
v0x555db75f8520_0 .net "cin", 0 0, L_0x7f49c55bbe88;  1 drivers
v0x555db75f6770_0 .net "cout", 0 0, L_0x555db7db24e0;  alias, 1 drivers
L_0x555db7daf230 .part L_0x555db7daedb0, 0, 1;
L_0x555db7daf360 .part L_0x555db7dab9a0, 0, 1;
L_0x555db7daf870 .part L_0x555db7daedb0, 1, 1;
L_0x555db7dafa30 .part L_0x555db7dab9a0, 1, 1;
L_0x555db7dafeb0 .part L_0x555db7daedb0, 2, 1;
L_0x555db7daffe0 .part L_0x555db7dab9a0, 2, 1;
L_0x555db7db0460 .part L_0x555db7daedb0, 3, 1;
L_0x555db7db0590 .part L_0x555db7dab9a0, 3, 1;
L_0x555db7db0a10 .part L_0x555db7daedb0, 4, 1;
L_0x555db7db0b40 .part L_0x555db7dab9a0, 4, 1;
L_0x555db7db1040 .part L_0x555db7daedb0, 5, 1;
L_0x555db7db1280 .part L_0x555db7dab9a0, 5, 1;
L_0x555db7db16e0 .part L_0x555db7daedb0, 6, 1;
L_0x555db7db1810 .part L_0x555db7dab9a0, 6, 1;
L_0x555db7db1c20 .part L_0x555db7daedb0, 7, 1;
L_0x555db7db1d50 .part L_0x555db7dab9a0, 7, 1;
L_0x555db7db20d0 .part L_0x555db7daedb0, 8, 1;
L_0x555db7db2200 .part L_0x555db7dab9a0, 8, 1;
LS_0x555db7db23d0_0_0 .concat8 [ 1 1 1 1], L_0x555db7daef30, L_0x555db7daf600, L_0x555db7dafc40, L_0x555db7db01f0;
LS_0x555db7db23d0_0_4 .concat8 [ 1 1 1 1], L_0x555db7db07a0, L_0x555db7db0e60, L_0x555db7db1470, L_0x555db7db19b0;
LS_0x555db7db23d0_0_8 .concat8 [ 1 0 0 0], L_0x555db7dae4a0;
L_0x555db7db23d0 .concat8 [ 4 4 1 0], LS_0x555db7db23d0_0_0, LS_0x555db7db23d0_0_4, LS_0x555db7db23d0_0_8;
S_0x555db7121f10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db71085d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db711f7e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7121f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7daf130 .functor OR 1, L_0x555db7daeec0, L_0x555db7daf030, C4<0>, C4<0>;
v0x555db7669840_0 .net "S", 0 0, L_0x555db7daef30;  1 drivers
v0x555db7669900_0 .net "a", 0 0, L_0x555db7daf230;  1 drivers
v0x555db76690f0_0 .net "b", 0 0, L_0x555db7daf360;  1 drivers
v0x555db7668890_0 .net "cin", 0 0, L_0x555db7db2470;  alias, 1 drivers
v0x555db7667940_0 .net "cout", 0 0, L_0x555db7daf130;  alias, 1 drivers
v0x555db76679e0_0 .net "cout1", 0 0, L_0x555db7daeec0;  1 drivers
v0x555db7666fc0_0 .net "cout2", 0 0, L_0x555db7daf030;  1 drivers
v0x555db7666870_0 .net "s1", 0 0, L_0x555db7daee50;  1 drivers
S_0x555db711d0b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db711f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7daee50 .functor XOR 1, L_0x555db7daf230, L_0x555db7daf360, C4<0>, C4<0>;
L_0x555db7daeec0 .functor AND 1, L_0x555db7daf230, L_0x555db7daf360, C4<1>, C4<1>;
v0x555db766f610_0 .net "S", 0 0, L_0x555db7daee50;  alias, 1 drivers
v0x555db766f6b0_0 .net "a", 0 0, L_0x555db7daf230;  alias, 1 drivers
v0x555db766ca40_0 .net "b", 0 0, L_0x555db7daf360;  alias, 1 drivers
v0x555db766c0c0_0 .net "cout", 0 0, L_0x555db7daeec0;  alias, 1 drivers
S_0x555db7118370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db711f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7daef30 .functor XOR 1, L_0x555db7db2470, L_0x555db7daee50, C4<0>, C4<0>;
L_0x555db7daf030 .functor AND 1, L_0x555db7db2470, L_0x555db7daee50, C4<1>, C4<1>;
v0x555db766b970_0 .net "S", 0 0, L_0x555db7daef30;  alias, 1 drivers
v0x555db766ba30_0 .net "a", 0 0, L_0x555db7db2470;  alias, 1 drivers
v0x555db766b110_0 .net "b", 0 0, L_0x555db7daee50;  alias, 1 drivers
v0x555db766a1c0_0 .net "cout", 0 0, L_0x555db7daf030;  alias, 1 drivers
S_0x555db7115be0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db76691f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7112630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7115be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7daf770 .functor OR 1, L_0x555db7daf590, L_0x555db7daf700, C4<0>, C4<0>;
v0x555db764cb10_0 .net "S", 0 0, L_0x555db7daf600;  1 drivers
v0x555db7638790_0 .net "a", 0 0, L_0x555db7daf870;  1 drivers
v0x555db7623d70_0 .net "b", 0 0, L_0x555db7dafa30;  1 drivers
v0x555db7622ca0_0 .net "cin", 0 0, L_0x555db7daf130;  alias, 1 drivers
v0x555db75698c0_0 .net "cout", 0 0, L_0x555db7daf770;  alias, 1 drivers
v0x555db7569620_0 .net "cout1", 0 0, L_0x555db7daf590;  1 drivers
v0x555db75696c0_0 .net "cout2", 0 0, L_0x555db7daf700;  1 drivers
v0x555db764c800_0 .net "s1", 0 0, L_0x555db7daf520;  1 drivers
S_0x555db710fea0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7112630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7daf520 .functor XOR 1, L_0x555db7daf870, L_0x555db7dafa30, C4<0>, C4<0>;
L_0x555db7daf590 .functor AND 1, L_0x555db7daf870, L_0x555db7dafa30, C4<1>, C4<1>;
v0x555db7665f80_0 .net "S", 0 0, L_0x555db7daf520;  alias, 1 drivers
v0x555db7666040_0 .net "a", 0 0, L_0x555db7daf870;  alias, 1 drivers
v0x555db7665bd0_0 .net "b", 0 0, L_0x555db7dafa30;  alias, 1 drivers
v0x555db7665000_0 .net "cout", 0 0, L_0x555db7daf590;  alias, 1 drivers
S_0x555db71039d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7112630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7daf600 .functor XOR 1, L_0x555db7daf130, L_0x555db7daf520, C4<0>, C4<0>;
L_0x555db7daf700 .functor AND 1, L_0x555db7daf130, L_0x555db7daf520, C4<1>, C4<1>;
v0x555db7664680_0 .net "S", 0 0, L_0x555db7daf600;  alias, 1 drivers
v0x555db7664740_0 .net "a", 0 0, L_0x555db7daf130;  alias, 1 drivers
v0x555db76641e0_0 .net "b", 0 0, L_0x555db7daf520;  alias, 1 drivers
v0x555db75a5330_0 .net "cout", 0 0, L_0x555db7daf700;  alias, 1 drivers
S_0x555db70f5b00 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db7623e70 .param/l "i" 0 3 28, +C4<010>;
S_0x555db70fc380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70f5b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dafdb0 .functor OR 1, L_0x555db7dafbd0, L_0x555db7dafd40, C4<0>, C4<0>;
v0x555db7643230_0 .net "S", 0 0, L_0x555db7dafc40;  1 drivers
v0x555db76428b0_0 .net "a", 0 0, L_0x555db7dafeb0;  1 drivers
v0x555db7640b00_0 .net "b", 0 0, L_0x555db7daffe0;  1 drivers
v0x555db7640180_0 .net "cin", 0 0, L_0x555db7daf770;  alias, 1 drivers
v0x555db763e3d0_0 .net "cout", 0 0, L_0x555db7dafdb0;  alias, 1 drivers
v0x555db763da50_0 .net "cout1", 0 0, L_0x555db7dafbd0;  1 drivers
v0x555db763daf0_0 .net "cout2", 0 0, L_0x555db7dafd40;  1 drivers
v0x555db763bca0_0 .net "s1", 0 0, L_0x555db7dafb60;  1 drivers
S_0x555db70de290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70fc380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dafb60 .functor XOR 1, L_0x555db7dafeb0, L_0x555db7daffe0, C4<0>, C4<0>;
L_0x555db7dafbd0 .functor AND 1, L_0x555db7dafeb0, L_0x555db7daffe0, C4<1>, C4<1>;
v0x555db764a7c0_0 .net "S", 0 0, L_0x555db7dafb60;  alias, 1 drivers
v0x555db764a880_0 .net "a", 0 0, L_0x555db7dafeb0;  alias, 1 drivers
v0x555db7649e40_0 .net "b", 0 0, L_0x555db7daffe0;  alias, 1 drivers
v0x555db7648090_0 .net "cout", 0 0, L_0x555db7dafbd0;  alias, 1 drivers
S_0x555db70f3640 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70fc380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dafc40 .functor XOR 1, L_0x555db7daf770, L_0x555db7dafb60, C4<0>, C4<0>;
L_0x555db7dafd40 .functor AND 1, L_0x555db7daf770, L_0x555db7dafb60, C4<1>, C4<1>;
v0x555db7647710_0 .net "S", 0 0, L_0x555db7dafc40;  alias, 1 drivers
v0x555db76477d0_0 .net "a", 0 0, L_0x555db7daf770;  alias, 1 drivers
v0x555db7645960_0 .net "b", 0 0, L_0x555db7dafb60;  alias, 1 drivers
v0x555db7644fe0_0 .net "cout", 0 0, L_0x555db7dafd40;  alias, 1 drivers
S_0x555db70f0e70 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db7640c00 .param/l "i" 0 3 28, +C4<011>;
S_0x555db70ee740 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70f0e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db0360 .functor OR 1, L_0x555db7db0180, L_0x555db7db02f0, C4<0>, C4<0>;
v0x555db7609010_0 .net "S", 0 0, L_0x555db7db01f0;  1 drivers
v0x555db75fb900_0 .net "a", 0 0, L_0x555db7db0460;  1 drivers
v0x555db76088e0_0 .net "b", 0 0, L_0x555db7db0590;  1 drivers
v0x555db7606860_0 .net "cin", 0 0, L_0x555db7dafdb0;  alias, 1 drivers
v0x555db7605ee0_0 .net "cout", 0 0, L_0x555db7db0360;  alias, 1 drivers
v0x555db7604130_0 .net "cout1", 0 0, L_0x555db7db0180;  1 drivers
v0x555db76041d0_0 .net "cout2", 0 0, L_0x555db7db02f0;  1 drivers
v0x555db76037b0_0 .net "s1", 0 0, L_0x555db7db0110;  1 drivers
S_0x555db70ec010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db0110 .functor XOR 1, L_0x555db7db0460, L_0x555db7db0590, C4<0>, C4<0>;
L_0x555db7db0180 .functor AND 1, L_0x555db7db0460, L_0x555db7db0590, C4<1>, C4<1>;
v0x555db763b320_0 .net "S", 0 0, L_0x555db7db0110;  alias, 1 drivers
v0x555db763b3c0_0 .net "a", 0 0, L_0x555db7db0460;  alias, 1 drivers
v0x555db763a430_0 .net "b", 0 0, L_0x555db7db0590;  alias, 1 drivers
v0x555db763a080_0 .net "cout", 0 0, L_0x555db7db0180;  alias, 1 drivers
S_0x555db70d01b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70ee740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db01f0 .functor XOR 1, L_0x555db7dafdb0, L_0x555db7db0110, C4<0>, C4<0>;
L_0x555db7db02f0 .functor AND 1, L_0x555db7dafdb0, L_0x555db7db0110, C4<1>, C4<1>;
v0x555db7639690_0 .net "S", 0 0, L_0x555db7db01f0;  alias, 1 drivers
v0x555db7639730_0 .net "a", 0 0, L_0x555db7dafdb0;  alias, 1 drivers
v0x555db7638e50_0 .net "b", 0 0, L_0x555db7db0110;  alias, 1 drivers
v0x555db7638a50_0 .net "cout", 0 0, L_0x555db7db02f0;  alias, 1 drivers
S_0x555db70cda20 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db70e2ee0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db70e8c40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70cda20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db0910 .functor OR 1, L_0x555db7db0730, L_0x555db7db08a0, C4<0>, C4<0>;
v0x555db75fcae0_0 .net "S", 0 0, L_0x555db7db07a0;  1 drivers
v0x555db75fc200_0 .net "a", 0 0, L_0x555db7db0a10;  1 drivers
v0x555db75fbe00_0 .net "b", 0 0, L_0x555db7db0b40;  1 drivers
v0x555db7638480_0 .net "cin", 0 0, L_0x555db7db0360;  alias, 1 drivers
v0x555db7636440_0 .net "cout", 0 0, L_0x555db7db0910;  alias, 1 drivers
v0x555db7635ac0_0 .net "cout1", 0 0, L_0x555db7db0730;  1 drivers
v0x555db7635b60_0 .net "cout2", 0 0, L_0x555db7db08a0;  1 drivers
v0x555db7633d10_0 .net "s1", 0 0, L_0x555db7db06c0;  1 drivers
S_0x555db70e6470 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70e8c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db06c0 .functor XOR 1, L_0x555db7db0a10, L_0x555db7db0b40, C4<0>, C4<0>;
L_0x555db7db0730 .functor AND 1, L_0x555db7db0a10, L_0x555db7db0b40, C4<1>, C4<1>;
v0x555db7601a00_0 .net "S", 0 0, L_0x555db7db06c0;  alias, 1 drivers
v0x555db7601ac0_0 .net "a", 0 0, L_0x555db7db0a10;  alias, 1 drivers
v0x555db7601080_0 .net "b", 0 0, L_0x555db7db0b40;  alias, 1 drivers
v0x555db75ff2d0_0 .net "cout", 0 0, L_0x555db7db0730;  alias, 1 drivers
S_0x555db70e3d40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70e8c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db07a0 .functor XOR 1, L_0x555db7db0360, L_0x555db7db06c0, C4<0>, C4<0>;
L_0x555db7db08a0 .functor AND 1, L_0x555db7db0360, L_0x555db7db06c0, C4<1>, C4<1>;
v0x555db75fe950_0 .net "S", 0 0, L_0x555db7db07a0;  alias, 1 drivers
v0x555db75fea10_0 .net "a", 0 0, L_0x555db7db0360;  alias, 1 drivers
v0x555db75fda60_0 .net "b", 0 0, L_0x555db7db06c0;  alias, 1 drivers
v0x555db75fd6b0_0 .net "cout", 0 0, L_0x555db7db08a0;  alias, 1 drivers
S_0x555db70e1610 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db75fbf00 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db70dc8d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70e1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db0f40 .functor OR 1, L_0x555db7db0df0, L_0x555db7db0ed0, C4<0>, C4<0>;
v0x555db762be00_0 .net "S", 0 0, L_0x555db7db0e60;  1 drivers
v0x555db762a050_0 .net "a", 0 0, L_0x555db7db1040;  1 drivers
v0x555db76296d0_0 .net "b", 0 0, L_0x555db7db1280;  1 drivers
v0x555db7627920_0 .net "cin", 0 0, L_0x555db7db0910;  alias, 1 drivers
v0x555db7626fa0_0 .net "cout", 0 0, L_0x555db7db0f40;  alias, 1 drivers
v0x555db76260b0_0 .net "cout1", 0 0, L_0x555db7db0df0;  1 drivers
v0x555db7626150_0 .net "cout2", 0 0, L_0x555db7db0ed0;  1 drivers
v0x555db7625d00_0 .net "s1", 0 0, L_0x555db7db0d80;  1 drivers
S_0x555db70da140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70dc8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db0d80 .functor XOR 1, L_0x555db7db1040, L_0x555db7db1280, C4<0>, C4<0>;
L_0x555db7db0df0 .functor AND 1, L_0x555db7db1040, L_0x555db7db1280, C4<1>, C4<1>;
v0x555db7633390_0 .net "S", 0 0, L_0x555db7db0d80;  alias, 1 drivers
v0x555db7633430_0 .net "a", 0 0, L_0x555db7db1040;  alias, 1 drivers
v0x555db76315e0_0 .net "b", 0 0, L_0x555db7db1280;  alias, 1 drivers
v0x555db7630c60_0 .net "cout", 0 0, L_0x555db7db0df0;  alias, 1 drivers
S_0x555db70d6b90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70dc8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db0e60 .functor XOR 1, L_0x555db7db0910, L_0x555db7db0d80, C4<0>, C4<0>;
L_0x555db7db0ed0 .functor AND 1, L_0x555db7db0910, L_0x555db7db0d80, C4<1>, C4<1>;
v0x555db762eeb0_0 .net "S", 0 0, L_0x555db7db0e60;  alias, 1 drivers
v0x555db762ef50_0 .net "a", 0 0, L_0x555db7db0910;  alias, 1 drivers
v0x555db762e530_0 .net "b", 0 0, L_0x555db7db0d80;  alias, 1 drivers
v0x555db762c780_0 .net "cout", 0 0, L_0x555db7db0ed0;  alias, 1 drivers
S_0x555db70d4400 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db76297d0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db70c7f30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70d4400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db15e0 .functor OR 1, L_0x555db7db1400, L_0x555db7db1570, C4<0>, C4<0>;
v0x555db76203b0_0 .net "S", 0 0, L_0x555db7db1470;  1 drivers
v0x555db761fa30_0 .net "a", 0 0, L_0x555db7db16e0;  1 drivers
v0x555db761dc80_0 .net "b", 0 0, L_0x555db7db1810;  1 drivers
v0x555db761d300_0 .net "cin", 0 0, L_0x555db7db0f40;  alias, 1 drivers
v0x555db761b550_0 .net "cout", 0 0, L_0x555db7db15e0;  alias, 1 drivers
v0x555db761abd0_0 .net "cout1", 0 0, L_0x555db7db1400;  1 drivers
v0x555db761ac70_0 .net "cout2", 0 0, L_0x555db7db1570;  1 drivers
v0x555db7618e20_0 .net "s1", 0 0, L_0x555db7db1390;  1 drivers
S_0x555db70ba060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70c7f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db1390 .functor XOR 1, L_0x555db7db16e0, L_0x555db7db1810, C4<0>, C4<0>;
L_0x555db7db1400 .functor AND 1, L_0x555db7db16e0, L_0x555db7db1810, C4<1>, C4<1>;
v0x555db7625130_0 .net "S", 0 0, L_0x555db7db1390;  alias, 1 drivers
v0x555db76251d0_0 .net "a", 0 0, L_0x555db7db16e0;  alias, 1 drivers
v0x555db76247b0_0 .net "b", 0 0, L_0x555db7db1810;  alias, 1 drivers
v0x555db7624310_0 .net "cout", 0 0, L_0x555db7db1400;  alias, 1 drivers
S_0x555db70c08e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70c7f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db1470 .functor XOR 1, L_0x555db7db0f40, L_0x555db7db1390, C4<0>, C4<0>;
L_0x555db7db1570 .functor AND 1, L_0x555db7db0f40, L_0x555db7db1390, C4<1>, C4<1>;
v0x555db76227c0_0 .net "S", 0 0, L_0x555db7db1470;  alias, 1 drivers
v0x555db7622860_0 .net "a", 0 0, L_0x555db7db0f40;  alias, 1 drivers
v0x555db7614310_0 .net "b", 0 0, L_0x555db7db1390;  alias, 1 drivers
v0x555db7622430_0 .net "cout", 0 0, L_0x555db7db1570;  alias, 1 drivers
S_0x555db713b500 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db761dd80 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7138e00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db713b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db1b20 .functor OR 1, L_0x555db7db1940, L_0x555db7db1ab0, C4<0>, C4<0>;
v0x555db7613f50_0 .net "S", 0 0, L_0x555db7db19b0;  1 drivers
v0x555db7611ea0_0 .net "a", 0 0, L_0x555db7db1c20;  1 drivers
v0x555db7611520_0 .net "b", 0 0, L_0x555db7db1d50;  1 drivers
v0x555db760f770_0 .net "cin", 0 0, L_0x555db7db15e0;  alias, 1 drivers
v0x555db760edf0_0 .net "cout", 0 0, L_0x555db7db1b20;  alias, 1 drivers
v0x555db760d040_0 .net "cout1", 0 0, L_0x555db7db1940;  1 drivers
v0x555db760d0e0_0 .net "cout2", 0 0, L_0x555db7db1ab0;  1 drivers
v0x555db760c6c0_0 .net "s1", 0 0, L_0x555db7db1320;  1 drivers
S_0x555db708f1f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7138e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db1320 .functor XOR 1, L_0x555db7db1c20, L_0x555db7db1d50, C4<0>, C4<0>;
L_0x555db7db1940 .functor AND 1, L_0x555db7db1c20, L_0x555db7db1d50, C4<1>, C4<1>;
v0x555db76184a0_0 .net "S", 0 0, L_0x555db7db1320;  alias, 1 drivers
v0x555db7618540_0 .net "a", 0 0, L_0x555db7db1c20;  alias, 1 drivers
v0x555db76175b0_0 .net "b", 0 0, L_0x555db7db1d50;  alias, 1 drivers
v0x555db7617200_0 .net "cout", 0 0, L_0x555db7db1940;  alias, 1 drivers
S_0x555db70b7ba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7138e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db19b0 .functor XOR 1, L_0x555db7db15e0, L_0x555db7db1320, C4<0>, C4<0>;
L_0x555db7db1ab0 .functor AND 1, L_0x555db7db15e0, L_0x555db7db1320, C4<1>, C4<1>;
v0x555db7616630_0 .net "S", 0 0, L_0x555db7db19b0;  alias, 1 drivers
v0x555db76166d0_0 .net "a", 0 0, L_0x555db7db15e0;  alias, 1 drivers
v0x555db7615cb0_0 .net "b", 0 0, L_0x555db7db1320;  alias, 1 drivers
v0x555db7615810_0 .net "cout", 0 0, L_0x555db7db1ab0;  alias, 1 drivers
S_0x555db70b5370 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db71246e0;
 .timescale 0 0;
P_0x555db7611620 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db70b2c40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70b5370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db2060 .functor OR 1, L_0x555db7db1f80, L_0x555db7db1ff0, C4<0>, C4<0>;
v0x555db75c2510_0 .net "S", 0 0, L_0x555db7dae4a0;  1 drivers
v0x555db75c2130_0 .net "a", 0 0, L_0x555db7db20d0;  1 drivers
v0x555db75f08b0_0 .net "b", 0 0, L_0x555db7db2200;  1 drivers
v0x555db75e5a90_0 .net "cin", 0 0, L_0x555db7db1b20;  alias, 1 drivers
v0x555db75e4850_0 .net "cout", 0 0, L_0x555db7db2060;  alias, 1 drivers
v0x555db75de8a0_0 .net "cout1", 0 0, L_0x555db7db1f80;  1 drivers
v0x555db75de940_0 .net "cout2", 0 0, L_0x555db7db1ff0;  1 drivers
v0x555db75d0ac0_0 .net "s1", 0 0, L_0x555db7db1f10;  1 drivers
S_0x555db70b0510 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70b2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db1f10 .functor XOR 1, L_0x555db7db20d0, L_0x555db7db2200, C4<0>, C4<0>;
L_0x555db7db1f80 .functor AND 1, L_0x555db7db20d0, L_0x555db7db2200, C4<1>, C4<1>;
v0x555db760b7d0_0 .net "S", 0 0, L_0x555db7db1f10;  alias, 1 drivers
v0x555db760b870_0 .net "a", 0 0, L_0x555db7db20d0;  alias, 1 drivers
v0x555db760b420_0 .net "b", 0 0, L_0x555db7db2200;  alias, 1 drivers
v0x555db760a850_0 .net "cout", 0 0, L_0x555db7db1f80;  alias, 1 drivers
S_0x555db70adde0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70b2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dae4a0 .functor XOR 1, L_0x555db7db1b20, L_0x555db7db1f10, C4<0>, C4<0>;
L_0x555db7db1ff0 .functor AND 1, L_0x555db7db1b20, L_0x555db7db1f10, C4<1>, C4<1>;
v0x555db7609ed0_0 .net "S", 0 0, L_0x555db7dae4a0;  alias, 1 drivers
v0x555db7609f70_0 .net "a", 0 0, L_0x555db7db1b20;  alias, 1 drivers
v0x555db7609ad0_0 .net "b", 0 0, L_0x555db7db1f10;  alias, 1 drivers
v0x555db75c9470_0 .net "cout", 0 0, L_0x555db7db1ff0;  alias, 1 drivers
S_0x555db70ab6b0 .scope module, "ins6" "rca_Nbit" 3 150, 3 18 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7609bd0 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f49c55bbff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7db8ea0 .functor BUFZ 1, L_0x7f49c55bbff0, C4<0>, C4<0>, C4<0>;
L_0x555db7db8f10 .functor BUFZ 1, L_0x555db7db8990, C4<0>, C4<0>, C4<0>;
v0x555db754e5d0_0 .net "S", 15 0, L_0x555db7db8d70;  alias, 1 drivers
v0x555db754da00_0 .net "a", 15 0, L_0x555db7db2550;  alias, 1 drivers
v0x555db754d080_0 .net "b", 15 0, L_0x555db7db25f0;  alias, 1 drivers
v0x555db754cc80 .array "carry", 0 16;
v0x555db754cc80_0 .net v0x555db754cc80 0, 0 0, L_0x555db7db8ea0; 1 drivers
v0x555db754cc80_1 .net v0x555db754cc80 1, 0 0, L_0x555db7db2a80; 1 drivers
v0x555db754cc80_2 .net v0x555db754cc80 2, 0 0, L_0x555db7db3030; 1 drivers
v0x555db754cc80_3 .net v0x555db754cc80 3, 0 0, L_0x555db7db3700; 1 drivers
v0x555db754cc80_4 .net v0x555db754cc80 4, 0 0, L_0x555db7db3cb0; 1 drivers
v0x555db754cc80_5 .net v0x555db754cc80 5, 0 0, L_0x555db7db4260; 1 drivers
v0x555db754cc80_6 .net v0x555db754cc80 6, 0 0, L_0x555db7db4810; 1 drivers
v0x555db754cc80_7 .net v0x555db754cc80 7, 0 0, L_0x555db7db4f30; 1 drivers
v0x555db754cc80_8 .net v0x555db754cc80 8, 0 0, L_0x555db7db54f0; 1 drivers
v0x555db754cc80_9 .net v0x555db754cc80 9, 0 0, L_0x555db7db5b30; 1 drivers
v0x555db754cc80_10 .net v0x555db754cc80 10, 0 0, L_0x555db7db60f0; 1 drivers
v0x555db754cc80_11 .net v0x555db754cc80 11, 0 0, L_0x555db7db6750; 1 drivers
v0x555db754cc80_12 .net v0x555db754cc80 12, 0 0, L_0x555db7db6d20; 1 drivers
v0x555db754cc80_13 .net v0x555db754cc80 13, 0 0, L_0x555db7db73a0; 1 drivers
v0x555db754cc80_14 .net v0x555db754cc80 14, 0 0, L_0x555db7db7a30; 1 drivers
v0x555db754cc80_15 .net v0x555db754cc80 15, 0 0, L_0x555db7db82e0; 1 drivers
v0x555db754cc80_16 .net v0x555db754cc80 16, 0 0, L_0x555db7db8990; 1 drivers
v0x555db754c5c0_0 .net "cin", 0 0, L_0x7f49c55bbff0;  1 drivers
v0x555db754a4b0_0 .net "cout", 0 0, L_0x555db7db8f10;  alias, 1 drivers
L_0x555db7db2b80 .part L_0x555db7db2550, 0, 1;
L_0x555db7db2cb0 .part L_0x555db7db25f0, 0, 1;
L_0x555db7db3130 .part L_0x555db7db2550, 1, 1;
L_0x555db7db32f0 .part L_0x555db7db25f0, 1, 1;
L_0x555db7db3800 .part L_0x555db7db2550, 2, 1;
L_0x555db7db3930 .part L_0x555db7db25f0, 2, 1;
L_0x555db7db3db0 .part L_0x555db7db2550, 3, 1;
L_0x555db7db3ee0 .part L_0x555db7db25f0, 3, 1;
L_0x555db7db4360 .part L_0x555db7db2550, 4, 1;
L_0x555db7db4490 .part L_0x555db7db25f0, 4, 1;
L_0x555db7db4910 .part L_0x555db7db2550, 5, 1;
L_0x555db7db4b50 .part L_0x555db7db25f0, 5, 1;
L_0x555db7db5030 .part L_0x555db7db2550, 6, 1;
L_0x555db7db5160 .part L_0x555db7db25f0, 6, 1;
L_0x555db7db55f0 .part L_0x555db7db2550, 7, 1;
L_0x555db7db5720 .part L_0x555db7db25f0, 7, 1;
L_0x555db7db5c30 .part L_0x555db7db2550, 8, 1;
L_0x555db7db5d60 .part L_0x555db7db25f0, 8, 1;
L_0x555db7db61f0 .part L_0x555db7db2550, 9, 1;
L_0x555db7db6320 .part L_0x555db7db25f0, 9, 1;
L_0x555db7db5e90 .part L_0x555db7db2550, 10, 1;
L_0x555db7db68e0 .part L_0x555db7db25f0, 10, 1;
L_0x555db7db6e20 .part L_0x555db7db2550, 11, 1;
L_0x555db7db6f50 .part L_0x555db7db25f0, 11, 1;
L_0x555db7db74a0 .part L_0x555db7db2550, 12, 1;
L_0x555db7db75d0 .part L_0x555db7db25f0, 12, 1;
L_0x555db7db7b30 .part L_0x555db7db2550, 13, 1;
L_0x555db7db7c60 .part L_0x555db7db25f0, 13, 1;
L_0x555db7db83e0 .part L_0x555db7db2550, 14, 1;
L_0x555db7db8510 .part L_0x555db7db25f0, 14, 1;
L_0x555db7db8a00 .part L_0x555db7db2550, 15, 1;
L_0x555db7db8b30 .part L_0x555db7db25f0, 15, 1;
LS_0x555db7db8d70_0_0 .concat8 [ 1 1 1 1], L_0x555db7db2880, L_0x555db7db2ec0, L_0x555db7db3590, L_0x555db7db3b40;
LS_0x555db7db8d70_0_4 .concat8 [ 1 1 1 1], L_0x555db7db40f0, L_0x555db7db46a0, L_0x555db7db4e50, L_0x555db7db5380;
LS_0x555db7db8d70_0_8 .concat8 [ 1 1 1 1], L_0x555db7db59c0, L_0x555db7db6010, L_0x555db7db65e0, L_0x555db7db6bb0;
LS_0x555db7db8d70_0_12 .concat8 [ 1 1 1 1], L_0x555db7db7230, L_0x555db7db78c0, L_0x555db7db8170, L_0x555db7db8820;
L_0x555db7db8d70 .concat8 [ 4 4 4 4], LS_0x555db7db8d70_0_0, LS_0x555db7db8d70_0_4, LS_0x555db7db8d70_0_8, LS_0x555db7db8d70_0_12;
S_0x555db70a8f80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db7742760 .param/l "i" 0 3 28, +C4<00>;
S_0x555db70a6850 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70a8f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db2a80 .functor OR 1, L_0x555db7db2810, L_0x555db7db2980, C4<0>, C4<0>;
v0x555db75d28e0_0 .net "S", 0 0, L_0x555db7db2880;  1 drivers
v0x555db75d29a0_0 .net "a", 0 0, L_0x555db7db2b80;  1 drivers
v0x555db75d2440_0 .net "b", 0 0, L_0x555db7db2cb0;  1 drivers
v0x555db75f0550_0 .net "cin", 0 0, L_0x555db7db8ea0;  alias, 1 drivers
v0x555db75ee4a0_0 .net "cout", 0 0, L_0x555db7db2a80;  alias, 1 drivers
v0x555db75edb20_0 .net "cout1", 0 0, L_0x555db7db2810;  1 drivers
v0x555db75edbc0_0 .net "cout2", 0 0, L_0x555db7db2980;  1 drivers
v0x555db75ebd70_0 .net "s1", 0 0, L_0x555db7db27a0;  1 drivers
S_0x555db7073c00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70a6850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db27a0 .functor XOR 1, L_0x555db7db2b80, L_0x555db7db2cb0, C4<0>, C4<0>;
L_0x555db7db2810 .functor AND 1, L_0x555db7db2b80, L_0x555db7db2cb0, C4<1>, C4<1>;
v0x555db75d7b60_0 .net "S", 0 0, L_0x555db7db27a0;  alias, 1 drivers
v0x555db75d7c20_0 .net "a", 0 0, L_0x555db7db2b80;  alias, 1 drivers
v0x555db75d5a50_0 .net "b", 0 0, L_0x555db7db2cb0;  alias, 1 drivers
v0x555db75d50d0_0 .net "cout", 0 0, L_0x555db7db2810;  alias, 1 drivers
S_0x555db7071410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70a6850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db2880 .functor XOR 1, L_0x555db7db8ea0, L_0x555db7db27a0, C4<0>, C4<0>;
L_0x555db7db2980 .functor AND 1, L_0x555db7db8ea0, L_0x555db7db27a0, C4<1>, C4<1>;
v0x555db75d41e0_0 .net "S", 0 0, L_0x555db7db2880;  alias, 1 drivers
v0x555db75d4280_0 .net "a", 0 0, L_0x555db7db8ea0;  alias, 1 drivers
v0x555db75d3e30_0 .net "b", 0 0, L_0x555db7db27a0;  alias, 1 drivers
v0x555db75d3260_0 .net "cout", 0 0, L_0x555db7db2980;  alias, 1 drivers
S_0x555db706ece0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db6e6a3c0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db706c5b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db706ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db3030 .functor OR 1, L_0x555db7db2e50, L_0x555db7db2fc0, C4<0>, C4<0>;
v0x555db75e64d0_0 .net "S", 0 0, L_0x555db7db2ec0;  1 drivers
v0x555db75e6030_0 .net "a", 0 0, L_0x555db7db3130;  1 drivers
v0x555db75e4280_0 .net "b", 0 0, L_0x555db7db32f0;  1 drivers
v0x555db75e2170_0 .net "cin", 0 0, L_0x555db7db2a80;  alias, 1 drivers
v0x555db75e17f0_0 .net "cout", 0 0, L_0x555db7db3030;  alias, 1 drivers
v0x555db75e0900_0 .net "cout1", 0 0, L_0x555db7db2e50;  1 drivers
v0x555db75e09a0_0 .net "cout2", 0 0, L_0x555db7db2fc0;  1 drivers
v0x555db75e0550_0 .net "s1", 0 0, L_0x555db7db2de0;  1 drivers
S_0x555db7069e80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db706c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db2de0 .functor XOR 1, L_0x555db7db3130, L_0x555db7db32f0, C4<0>, C4<0>;
L_0x555db7db2e50 .functor AND 1, L_0x555db7db3130, L_0x555db7db32f0, C4<1>, C4<1>;
v0x555db75eb3f0_0 .net "S", 0 0, L_0x555db7db2de0;  alias, 1 drivers
v0x555db75e9640_0 .net "a", 0 0, L_0x555db7db3130;  alias, 1 drivers
v0x555db75e9700_0 .net "b", 0 0, L_0x555db7db32f0;  alias, 1 drivers
v0x555db75e8cc0_0 .net "cout", 0 0, L_0x555db7db2e50;  alias, 1 drivers
S_0x555db70a3820 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db706c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db2ec0 .functor XOR 1, L_0x555db7db2a80, L_0x555db7db2de0, C4<0>, C4<0>;
L_0x555db7db2fc0 .functor AND 1, L_0x555db7db2a80, L_0x555db7db2de0, C4<1>, C4<1>;
v0x555db75e7dd0_0 .net "S", 0 0, L_0x555db7db2ec0;  alias, 1 drivers
v0x555db75e7e90_0 .net "a", 0 0, L_0x555db7db2a80;  alias, 1 drivers
v0x555db75e7a20_0 .net "b", 0 0, L_0x555db7db2de0;  alias, 1 drivers
v0x555db75e6e50_0 .net "cout", 0 0, L_0x555db7db2fc0;  alias, 1 drivers
S_0x555db70a0ff0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db75e7b20 .param/l "i" 0 3 28, +C4<010>;
S_0x555db709e8c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70a0ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db3700 .functor OR 1, L_0x555db7db3520, L_0x555db7db3690, C4<0>, C4<0>;
v0x555db75dabc0_0 .net "S", 0 0, L_0x555db7db3590;  1 drivers
v0x555db75da810_0 .net "a", 0 0, L_0x555db7db3800;  1 drivers
v0x555db75d9c40_0 .net "b", 0 0, L_0x555db7db3930;  1 drivers
v0x555db75d92c0_0 .net "cin", 0 0, L_0x555db7db3030;  alias, 1 drivers
v0x555db75d8e20_0 .net "cout", 0 0, L_0x555db7db3700;  alias, 1 drivers
v0x555db75d1b50_0 .net "cout1", 0 0, L_0x555db7db3520;  1 drivers
v0x555db75d1bf0_0 .net "cout2", 0 0, L_0x555db7db3690;  1 drivers
v0x555db75cc9b0_0 .net "s1", 0 0, L_0x555db7db34b0;  1 drivers
S_0x555db709c190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db709e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db34b0 .functor XOR 1, L_0x555db7db3800, L_0x555db7db3930, C4<0>, C4<0>;
L_0x555db7db3520 .functor AND 1, L_0x555db7db3800, L_0x555db7db3930, C4<1>, C4<1>;
v0x555db75df980_0 .net "S", 0 0, L_0x555db7db34b0;  alias, 1 drivers
v0x555db75dfa20_0 .net "a", 0 0, L_0x555db7db3800;  alias, 1 drivers
v0x555db75df000_0 .net "b", 0 0, L_0x555db7db3930;  alias, 1 drivers
v0x555db75dec00_0 .net "cout", 0 0, L_0x555db7db3520;  alias, 1 drivers
S_0x555db7099a60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db709e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db3590 .functor XOR 1, L_0x555db7db3030, L_0x555db7db34b0, C4<0>, C4<0>;
L_0x555db7db3690 .functor AND 1, L_0x555db7db3030, L_0x555db7db34b0, C4<1>, C4<1>;
v0x555db75de540_0 .net "S", 0 0, L_0x555db7db3590;  alias, 1 drivers
v0x555db75de5e0_0 .net "a", 0 0, L_0x555db7db3030;  alias, 1 drivers
v0x555db75dc430_0 .net "b", 0 0, L_0x555db7db34b0;  alias, 1 drivers
v0x555db75dbab0_0 .net "cout", 0 0, L_0x555db7db3690;  alias, 1 drivers
S_0x555db7097330 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db75d9d40 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7094c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7097330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db3cb0 .functor OR 1, L_0x555db7db3ad0, L_0x555db7db3c40, C4<0>, C4<0>;
v0x555db75cb8a0_0 .net "S", 0 0, L_0x555db7db3b40;  1 drivers
v0x555db75cabe0_0 .net "a", 0 0, L_0x555db7db3db0;  1 drivers
v0x555db75ca260_0 .net "b", 0 0, L_0x555db7db3ee0;  1 drivers
v0x555db75c9dc0_0 .net "cin", 0 0, L_0x555db7db3700;  alias, 1 drivers
v0x555db75c1a20_0 .net "cout", 0 0, L_0x555db7db3cb0;  alias, 1 drivers
v0x555db75c0650_0 .net "cout1", 0 0, L_0x555db7db3ad0;  1 drivers
v0x555db75c06f0_0 .net "cout2", 0 0, L_0x555db7db3c40;  1 drivers
v0x555db75bfe40_0 .net "s1", 0 0, L_0x555db7db3a60;  1 drivers
S_0x555db70924d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7094c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db3a60 .functor XOR 1, L_0x555db7db3db0, L_0x555db7db3ee0, C4<0>, C4<0>;
L_0x555db7db3ad0 .functor AND 1, L_0x555db7db3db0, L_0x555db7db3ee0, C4<1>, C4<1>;
v0x555db75cfff0_0 .net "S", 0 0, L_0x555db7db3a60;  alias, 1 drivers
v0x555db75d0090_0 .net "a", 0 0, L_0x555db7db3db0;  alias, 1 drivers
v0x555db75ccd40_0 .net "b", 0 0, L_0x555db7db3ee0;  alias, 1 drivers
v0x555db75cf820_0 .net "cout", 0 0, L_0x555db7db3ad0;  alias, 1 drivers
S_0x555db7080e70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7094c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db3b40 .functor XOR 1, L_0x555db7db3700, L_0x555db7db3a60, C4<0>, C4<0>;
L_0x555db7db3c40 .functor AND 1, L_0x555db7db3700, L_0x555db7db3a60, C4<1>, C4<1>;
v0x555db75ce100_0 .net "S", 0 0, L_0x555db7db3b40;  alias, 1 drivers
v0x555db75ce1a0_0 .net "a", 0 0, L_0x555db7db3700;  alias, 1 drivers
v0x555db75cd780_0 .net "b", 0 0, L_0x555db7db3a60;  alias, 1 drivers
v0x555db75cd2e0_0 .net "cout", 0 0, L_0x555db7db3c40;  alias, 1 drivers
S_0x555db708d750 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db70794c0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db708af60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db708d750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db4260 .functor OR 1, L_0x555db7db4080, L_0x555db7db41f0, C4<0>, C4<0>;
v0x555db75c5c90_0 .net "S", 0 0, L_0x555db7db40f0;  1 drivers
v0x555db75c4250_0 .net "a", 0 0, L_0x555db7db4360;  1 drivers
v0x555db75c3590_0 .net "b", 0 0, L_0x555db7db4490;  1 drivers
v0x555db75c2c10_0 .net "cin", 0 0, L_0x555db7db3cb0;  alias, 1 drivers
v0x555db75b8560_0 .net "cout", 0 0, L_0x555db7db4260;  alias, 1 drivers
v0x555db75bebb0_0 .net "cout1", 0 0, L_0x555db7db4080;  1 drivers
v0x555db75bec50_0 .net "cout2", 0 0, L_0x555db7db41f0;  1 drivers
v0x555db75b88f0_0 .net "s1", 0 0, L_0x555db7db4010;  1 drivers
S_0x555db7088830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db708af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db4010 .functor XOR 1, L_0x555db7db4360, L_0x555db7db4490, C4<0>, C4<0>;
L_0x555db7db4080 .functor AND 1, L_0x555db7db4360, L_0x555db7db4490, C4<1>, C4<1>;
v0x555db75c5360_0 .net "S", 0 0, L_0x555db7db4010;  alias, 1 drivers
v0x555db75c5420_0 .net "a", 0 0, L_0x555db7db4360;  alias, 1 drivers
v0x555db75c89a0_0 .net "b", 0 0, L_0x555db7db4490;  alias, 1 drivers
v0x555db75c56f0_0 .net "cout", 0 0, L_0x555db7db4080;  alias, 1 drivers
S_0x555db7086100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db708af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db40f0 .functor XOR 1, L_0x555db7db3cb0, L_0x555db7db4010, C4<0>, C4<0>;
L_0x555db7db41f0 .functor AND 1, L_0x555db7db3cb0, L_0x555db7db4010, C4<1>, C4<1>;
v0x555db75c81d0_0 .net "S", 0 0, L_0x555db7db40f0;  alias, 1 drivers
v0x555db75c8290_0 .net "a", 0 0, L_0x555db7db3cb0;  alias, 1 drivers
v0x555db75c6ab0_0 .net "b", 0 0, L_0x555db7db4010;  alias, 1 drivers
v0x555db75c6130_0 .net "cout", 0 0, L_0x555db7db41f0;  alias, 1 drivers
S_0x555db70839d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db75c3690 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db707f220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70839d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db4810 .functor OR 1, L_0x555db7db4630, L_0x555db7db47a0, C4<0>, C4<0>;
v0x555db75b9290_0 .net "S", 0 0, L_0x555db7db46a0;  1 drivers
v0x555db75b8df0_0 .net "a", 0 0, L_0x555db7db4910;  1 drivers
v0x555db75b60c0_0 .net "b", 0 0, L_0x555db7db4b50;  1 drivers
v0x555db75b5740_0 .net "cin", 0 0, L_0x555db7db4260;  alias, 1 drivers
v0x555db75b4ff0_0 .net "cout", 0 0, L_0x555db7db4810;  alias, 1 drivers
v0x555db75b4700_0 .net "cout1", 0 0, L_0x555db7db4630;  1 drivers
v0x555db75b47a0_0 .net "cout2", 0 0, L_0x555db7db47a0;  1 drivers
v0x555db75b4350_0 .net "s1", 0 0, L_0x555db7db45c0;  1 drivers
S_0x555db707ca50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db707f220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db45c0 .functor XOR 1, L_0x555db7db4910, L_0x555db7db4b50, C4<0>, C4<0>;
L_0x555db7db4630 .functor AND 1, L_0x555db7db4910, L_0x555db7db4b50, C4<1>, C4<1>;
v0x555db75be480_0 .net "S", 0 0, L_0x555db7db45c0;  alias, 1 drivers
v0x555db75be520_0 .net "a", 0 0, L_0x555db7db4910;  alias, 1 drivers
v0x555db75bc400_0 .net "b", 0 0, L_0x555db7db4b50;  alias, 1 drivers
v0x555db75bba80_0 .net "cout", 0 0, L_0x555db7db4630;  alias, 1 drivers
S_0x555db707a320 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db707f220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db46a0 .functor XOR 1, L_0x555db7db4260, L_0x555db7db45c0, C4<0>, C4<0>;
L_0x555db7db47a0 .functor AND 1, L_0x555db7db4260, L_0x555db7db45c0, C4<1>, C4<1>;
v0x555db75bab90_0 .net "S", 0 0, L_0x555db7db46a0;  alias, 1 drivers
v0x555db75bac30_0 .net "a", 0 0, L_0x555db7db4260;  alias, 1 drivers
v0x555db75ba7e0_0 .net "b", 0 0, L_0x555db7db45c0;  alias, 1 drivers
v0x555db75b9c10_0 .net "cout", 0 0, L_0x555db7db47a0;  alias, 1 drivers
S_0x555db7077bf0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db75b61c0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7050e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7077bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db4f30 .functor OR 1, L_0x555db7db4de0, L_0x555db7db4ec0, C4<0>, C4<0>;
v0x555db759a3d0_0 .net "S", 0 0, L_0x555db7db4e50;  1 drivers
v0x555db758f5b0_0 .net "a", 0 0, L_0x555db7db5030;  1 drivers
v0x555db758e370_0 .net "b", 0 0, L_0x555db7db5160;  1 drivers
v0x555db75883c0_0 .net "cin", 0 0, L_0x555db7db4810;  alias, 1 drivers
v0x555db757a5e0_0 .net "cout", 0 0, L_0x555db7db4f30;  alias, 1 drivers
v0x555db756a760_0 .net "cout1", 0 0, L_0x555db7db4de0;  1 drivers
v0x555db756a800_0 .net "cout2", 0 0, L_0x555db7db4ec0;  1 drivers
v0x555db75a4a70_0 .net "s1", 0 0, L_0x555db7db4d70;  1 drivers
S_0x555db7066220 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7050e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db4d70 .functor XOR 1, L_0x555db7db5030, L_0x555db7db5160, C4<0>, C4<0>;
L_0x555db7db4de0 .functor AND 1, L_0x555db7db5030, L_0x555db7db5160, C4<1>, C4<1>;
v0x555db75b3780_0 .net "S", 0 0, L_0x555db7db4d70;  alias, 1 drivers
v0x555db75b3820_0 .net "a", 0 0, L_0x555db7db5030;  alias, 1 drivers
v0x555db75b2e00_0 .net "b", 0 0, L_0x555db7db5160;  alias, 1 drivers
v0x555db75b2960_0 .net "cout", 0 0, L_0x555db7db4de0;  alias, 1 drivers
S_0x555db7063a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7050e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db4e50 .functor XOR 1, L_0x555db7db4810, L_0x555db7db4d70, C4<0>, C4<0>;
L_0x555db7db4ec0 .functor AND 1, L_0x555db7db4810, L_0x555db7db4d70, C4<1>, C4<1>;
v0x555db7572f90_0 .net "S", 0 0, L_0x555db7db4e50;  alias, 1 drivers
v0x555db7573030_0 .net "a", 0 0, L_0x555db7db4810;  alias, 1 drivers
v0x555db756c030_0 .net "b", 0 0, L_0x555db7db4d70;  alias, 1 drivers
v0x555db756bc50_0 .net "cout", 0 0, L_0x555db7db4ec0;  alias, 1 drivers
S_0x555db7061320 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db758e470 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db705ebf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7061320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db54f0 .functor OR 1, L_0x555db7db5310, L_0x555db7db5480, C4<0>, C4<0>;
v0x555db759c2f0_0 .net "S", 0 0, L_0x555db7db5380;  1 drivers
v0x555db759bf40_0 .net "a", 0 0, L_0x555db7db55f0;  1 drivers
v0x555db759b370_0 .net "b", 0 0, L_0x555db7db5720;  1 drivers
v0x555db759ab30_0 .net "cin", 0 0, L_0x555db7db4f30;  alias, 1 drivers
v0x555db759a730_0 .net "cout", 0 0, L_0x555db7db54f0;  alias, 1 drivers
v0x555db7581db0_0 .net "cout1", 0 0, L_0x555db7db5310;  1 drivers
v0x555db7581e50_0 .net "cout2", 0 0, L_0x555db7db5480;  1 drivers
v0x555db7581680_0 .net "s1", 0 0, L_0x555db7db4d00;  1 drivers
S_0x555db7042d90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db705ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db4d00 .functor XOR 1, L_0x555db7db55f0, L_0x555db7db5720, C4<0>, C4<0>;
L_0x555db7db5310 .functor AND 1, L_0x555db7db55f0, L_0x555db7db5720, C4<1>, C4<1>;
v0x555db75a29c0_0 .net "S", 0 0, L_0x555db7db4d00;  alias, 1 drivers
v0x555db75a2a60_0 .net "a", 0 0, L_0x555db7db55f0;  alias, 1 drivers
v0x555db75a2040_0 .net "b", 0 0, L_0x555db7db5720;  alias, 1 drivers
v0x555db75a0290_0 .net "cout", 0 0, L_0x555db7db5310;  alias, 1 drivers
S_0x555db7040600 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db705ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db5380 .functor XOR 1, L_0x555db7db4f30, L_0x555db7db4d00, C4<0>, C4<0>;
L_0x555db7db5480 .functor AND 1, L_0x555db7db4f30, L_0x555db7db4d00, C4<1>, C4<1>;
v0x555db759f910_0 .net "S", 0 0, L_0x555db7db5380;  alias, 1 drivers
v0x555db759f9b0_0 .net "a", 0 0, L_0x555db7db4f30;  alias, 1 drivers
v0x555db759db60_0 .net "b", 0 0, L_0x555db7db4d00;  alias, 1 drivers
v0x555db759d1e0_0 .net "cout", 0 0, L_0x555db7db5480;  alias, 1 drivers
S_0x555db705b820 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db759b470 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7059050 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db705b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db5b30 .functor OR 1, L_0x555db7db5950, L_0x555db7db5ac0, C4<0>, C4<0>;
v0x555db757bf60_0 .net "S", 0 0, L_0x555db7db59c0;  1 drivers
v0x555db7597fc0_0 .net "a", 0 0, L_0x555db7db5c30;  1 drivers
v0x555db7597640_0 .net "b", 0 0, L_0x555db7db5d60;  1 drivers
v0x555db7595890_0 .net "cin", 0 0, L_0x555db7db54f0;  alias, 1 drivers
v0x555db7594f10_0 .net "cout", 0 0, L_0x555db7db5b30;  alias, 1 drivers
v0x555db7593160_0 .net "cout1", 0 0, L_0x555db7db5950;  1 drivers
v0x555db7593200_0 .net "cout2", 0 0, L_0x555db7db5ac0;  1 drivers
v0x555db75927e0_0 .net "s1", 0 0, L_0x555db7db58e0;  1 drivers
S_0x555db7056920 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7059050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db58e0 .functor XOR 1, L_0x555db7db5c30, L_0x555db7db5d60, C4<0>, C4<0>;
L_0x555db7db5950 .functor AND 1, L_0x555db7db5c30, L_0x555db7db5d60, C4<1>, C4<1>;
v0x555db757f570_0 .net "S", 0 0, L_0x555db7db58e0;  alias, 1 drivers
v0x555db757f610_0 .net "a", 0 0, L_0x555db7db5c30;  alias, 1 drivers
v0x555db757ebf0_0 .net "b", 0 0, L_0x555db7db5d60;  alias, 1 drivers
v0x555db757dd00_0 .net "cout", 0 0, L_0x555db7db5950;  alias, 1 drivers
S_0x555db70541f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7059050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db59c0 .functor XOR 1, L_0x555db7db54f0, L_0x555db7db58e0, C4<0>, C4<0>;
L_0x555db7db5ac0 .functor AND 1, L_0x555db7db54f0, L_0x555db7db58e0, C4<1>, C4<1>;
v0x555db757d950_0 .net "S", 0 0, L_0x555db7db59c0;  alias, 1 drivers
v0x555db757d9f0_0 .net "a", 0 0, L_0x555db7db54f0;  alias, 1 drivers
v0x555db757cd80_0 .net "b", 0 0, L_0x555db7db58e0;  alias, 1 drivers
v0x555db757c400_0 .net "cout", 0 0, L_0x555db7db5ac0;  alias, 1 drivers
S_0x555db704f4b0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db7597740 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db704cd20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db704f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db60f0 .functor OR 1, L_0x555db7db5fa0, L_0x555db7db6080, C4<0>, C4<0>;
v0x555db758bc90_0 .net "S", 0 0, L_0x555db7db6010;  1 drivers
v0x555db758b310_0 .net "a", 0 0, L_0x555db7db61f0;  1 drivers
v0x555db758a420_0 .net "b", 0 0, L_0x555db7db6320;  1 drivers
v0x555db758a070_0 .net "cin", 0 0, L_0x555db7db5b30;  alias, 1 drivers
v0x555db75894a0_0 .net "cout", 0 0, L_0x555db7db60f0;  alias, 1 drivers
v0x555db7588b20_0 .net "cout1", 0 0, L_0x555db7db5fa0;  1 drivers
v0x555db7588bc0_0 .net "cout2", 0 0, L_0x555db7db6080;  1 drivers
v0x555db7588720_0 .net "s1", 0 0, L_0x555db7db5f30;  1 drivers
S_0x555db7049770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db704cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db5f30 .functor XOR 1, L_0x555db7db61f0, L_0x555db7db6320, C4<0>, C4<0>;
L_0x555db7db5fa0 .functor AND 1, L_0x555db7db61f0, L_0x555db7db6320, C4<1>, C4<1>;
v0x555db75918f0_0 .net "S", 0 0, L_0x555db7db5f30;  alias, 1 drivers
v0x555db7591990_0 .net "a", 0 0, L_0x555db7db61f0;  alias, 1 drivers
v0x555db7591540_0 .net "b", 0 0, L_0x555db7db6320;  alias, 1 drivers
v0x555db7590970_0 .net "cout", 0 0, L_0x555db7db5fa0;  alias, 1 drivers
S_0x555db7046fe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db704cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db6010 .functor XOR 1, L_0x555db7db5b30, L_0x555db7db5f30, C4<0>, C4<0>;
L_0x555db7db6080 .functor AND 1, L_0x555db7db5b30, L_0x555db7db5f30, C4<1>, C4<1>;
v0x555db758fff0_0 .net "S", 0 0, L_0x555db7db6010;  alias, 1 drivers
v0x555db7590090_0 .net "a", 0 0, L_0x555db7db5b30;  alias, 1 drivers
v0x555db758fb50_0 .net "b", 0 0, L_0x555db7db5f30;  alias, 1 drivers
v0x555db758dda0_0 .net "cout", 0 0, L_0x555db7db6080;  alias, 1 drivers
S_0x555db703ab10 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db758a520 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db702cc40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db703ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db6750 .functor OR 1, L_0x555db7db6570, L_0x555db7db66e0, C4<0>, C4<0>;
v0x555db7582de0_0 .net "S", 0 0, L_0x555db7db65e0;  1 drivers
v0x555db7582940_0 .net "a", 0 0, L_0x555db7db5e90;  1 drivers
v0x555db757b670_0 .net "b", 0 0, L_0x555db7db68e0;  1 drivers
v0x555db75764d0_0 .net "cin", 0 0, L_0x555db7db60f0;  alias, 1 drivers
v0x555db7579b10_0 .net "cout", 0 0, L_0x555db7db6750;  alias, 1 drivers
v0x555db7576860_0 .net "cout1", 0 0, L_0x555db7db6570;  1 drivers
v0x555db7576900_0 .net "cout2", 0 0, L_0x555db7db66e0;  1 drivers
v0x555db7579340_0 .net "s1", 0 0, L_0x555db7db6500;  1 drivers
S_0x555db70334c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db702cc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db6500 .functor XOR 1, L_0x555db7db5e90, L_0x555db7db68e0, C4<0>, C4<0>;
L_0x555db7db6570 .functor AND 1, L_0x555db7db5e90, L_0x555db7db68e0, C4<1>, C4<1>;
v0x555db7588060_0 .net "S", 0 0, L_0x555db7db6500;  alias, 1 drivers
v0x555db7588100_0 .net "a", 0 0, L_0x555db7db5e90;  alias, 1 drivers
v0x555db7585f50_0 .net "b", 0 0, L_0x555db7db68e0;  alias, 1 drivers
v0x555db75855d0_0 .net "cout", 0 0, L_0x555db7db6570;  alias, 1 drivers
S_0x555db70296b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db702cc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db65e0 .functor XOR 1, L_0x555db7db60f0, L_0x555db7db6500, C4<0>, C4<0>;
L_0x555db7db66e0 .functor AND 1, L_0x555db7db60f0, L_0x555db7db6500, C4<1>, C4<1>;
v0x555db75846e0_0 .net "S", 0 0, L_0x555db7db65e0;  alias, 1 drivers
v0x555db7584780_0 .net "a", 0 0, L_0x555db7db60f0;  alias, 1 drivers
v0x555db7584330_0 .net "b", 0 0, L_0x555db7db6500;  alias, 1 drivers
v0x555db7583760_0 .net "cout", 0 0, L_0x555db7db66e0;  alias, 1 drivers
S_0x555db7026fb0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db757b770 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db6ffa990 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7026fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db6d20 .functor OR 1, L_0x555db7db6b40, L_0x555db7db6cb0, C4<0>, C4<0>;
v0x555db75738e0_0 .net "S", 0 0, L_0x555db7db6bb0;  1 drivers
v0x555db756b540_0 .net "a", 0 0, L_0x555db7db6e20;  1 drivers
v0x555db756a170_0 .net "b", 0 0, L_0x555db7db6f50;  1 drivers
v0x555db756ee80_0 .net "cin", 0 0, L_0x555db7db6750;  alias, 1 drivers
v0x555db75724c0_0 .net "cout", 0 0, L_0x555db7db6d20;  alias, 1 drivers
v0x555db756f210_0 .net "cout1", 0 0, L_0x555db7db6b40;  1 drivers
v0x555db756f2b0_0 .net "cout2", 0 0, L_0x555db7db6cb0;  1 drivers
v0x555db7571cf0_0 .net "s1", 0 0, L_0x555db7db6ad0;  1 drivers
S_0x555db700fd40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ffa990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db6ad0 .functor XOR 1, L_0x555db7db6e20, L_0x555db7db6f50, C4<0>, C4<0>;
L_0x555db7db6b40 .functor AND 1, L_0x555db7db6e20, L_0x555db7db6f50, C4<1>, C4<1>;
v0x555db7577c20_0 .net "S", 0 0, L_0x555db7db6ad0;  alias, 1 drivers
v0x555db7577cc0_0 .net "a", 0 0, L_0x555db7db6e20;  alias, 1 drivers
v0x555db75772a0_0 .net "b", 0 0, L_0x555db7db6f50;  alias, 1 drivers
v0x555db7576e00_0 .net "cout", 0 0, L_0x555db7db6b40;  alias, 1 drivers
S_0x555db700d570 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ffa990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db6bb0 .functor XOR 1, L_0x555db7db6750, L_0x555db7db6ad0, C4<0>, C4<0>;
L_0x555db7db6cb0 .functor AND 1, L_0x555db7db6750, L_0x555db7db6ad0, C4<1>, C4<1>;
v0x555db75753c0_0 .net "S", 0 0, L_0x555db7db6bb0;  alias, 1 drivers
v0x555db7575460_0 .net "a", 0 0, L_0x555db7db6750;  alias, 1 drivers
v0x555db7574700_0 .net "b", 0 0, L_0x555db7db6ad0;  alias, 1 drivers
v0x555db7573d80_0 .net "cout", 0 0, L_0x555db7db6cb0;  alias, 1 drivers
S_0x555db700ae40 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db756a270 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7008710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db700ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db73a0 .functor OR 1, L_0x555db7db71c0, L_0x555db7db7330, C4<0>, C4<0>;
v0x555db75374f0_0 .net "S", 0 0, L_0x555db7db7230;  1 drivers
v0x555db7530590_0 .net "a", 0 0, L_0x555db7db74a0;  1 drivers
v0x555db75301b0_0 .net "b", 0 0, L_0x555db7db75d0;  1 drivers
v0x555db755e930_0 .net "cin", 0 0, L_0x555db7db6d20;  alias, 1 drivers
v0x555db7553b10_0 .net "cout", 0 0, L_0x555db7db73a0;  alias, 1 drivers
v0x555db75528d0_0 .net "cout1", 0 0, L_0x555db7db71c0;  1 drivers
v0x555db7552970_0 .net "cout2", 0 0, L_0x555db7db7330;  1 drivers
v0x555db754c920_0 .net "s1", 0 0, L_0x555db7db7150;  1 drivers
S_0x555db6fec8b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7008710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db7150 .functor XOR 1, L_0x555db7db74a0, L_0x555db7db75d0, C4<0>, C4<0>;
L_0x555db7db71c0 .functor AND 1, L_0x555db7db74a0, L_0x555db7db75d0, C4<1>, C4<1>;
v0x555db75705d0_0 .net "S", 0 0, L_0x555db7db7150;  alias, 1 drivers
v0x555db7570670_0 .net "a", 0 0, L_0x555db7db74a0;  alias, 1 drivers
v0x555db756fc50_0 .net "b", 0 0, L_0x555db7db75d0;  alias, 1 drivers
v0x555db756f7b0_0 .net "cout", 0 0, L_0x555db7db71c0;  alias, 1 drivers
S_0x555db6fea120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7008710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db7230 .functor XOR 1, L_0x555db7db6d20, L_0x555db7db7150, C4<0>, C4<0>;
L_0x555db7db7330 .functor AND 1, L_0x555db7db6d20, L_0x555db7db7150, C4<1>, C4<1>;
v0x555db756dd70_0 .net "S", 0 0, L_0x555db7db7230;  alias, 1 drivers
v0x555db756de10_0 .net "a", 0 0, L_0x555db7db6d20;  alias, 1 drivers
v0x555db756d0b0_0 .net "b", 0 0, L_0x555db7db7150;  alias, 1 drivers
v0x555db756c730_0 .net "cout", 0 0, L_0x555db7db7330;  alias, 1 drivers
S_0x555db7005340 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db75302b0 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7002b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7005340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db7a30 .functor OR 1, L_0x555db7db7850, L_0x555db7db79c0, C4<0>, C4<0>;
v0x555db7563e70_0 .net "S", 0 0, L_0x555db7db78c0;  1 drivers
v0x555db75620c0_0 .net "a", 0 0, L_0x555db7db7b30;  1 drivers
v0x555db7561740_0 .net "b", 0 0, L_0x555db7db7c60;  1 drivers
v0x555db7560850_0 .net "cin", 0 0, L_0x555db7db73a0;  alias, 1 drivers
v0x555db75604a0_0 .net "cout", 0 0, L_0x555db7db7a30;  alias, 1 drivers
v0x555db755f8d0_0 .net "cout1", 0 0, L_0x555db7db7850;  1 drivers
v0x555db755f970_0 .net "cout2", 0 0, L_0x555db7db79c0;  1 drivers
v0x555db755f090_0 .net "s1", 0 0, L_0x555db7db77e0;  1 drivers
S_0x555db7000440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7002b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db77e0 .functor XOR 1, L_0x555db7db7b30, L_0x555db7db7c60, C4<0>, C4<0>;
L_0x555db7db7850 .functor AND 1, L_0x555db7db7b30, L_0x555db7db7c60, C4<1>, C4<1>;
v0x555db753eb40_0 .net "S", 0 0, L_0x555db7db77e0;  alias, 1 drivers
v0x555db753ebe0_0 .net "a", 0 0, L_0x555db7db7b30;  alias, 1 drivers
v0x555db752ed60_0 .net "b", 0 0, L_0x555db7db7c60;  alias, 1 drivers
v0x555db7568fd0_0 .net "cout", 0 0, L_0x555db7db7850;  alias, 1 drivers
S_0x555db6ffdd10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7002b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db78c0 .functor XOR 1, L_0x555db7db73a0, L_0x555db7db77e0, C4<0>, C4<0>;
L_0x555db7db79c0 .functor AND 1, L_0x555db7db73a0, L_0x555db7db77e0, C4<1>, C4<1>;
v0x555db7566f20_0 .net "S", 0 0, L_0x555db7db78c0;  alias, 1 drivers
v0x555db7566fc0_0 .net "a", 0 0, L_0x555db7db73a0;  alias, 1 drivers
v0x555db75665a0_0 .net "b", 0 0, L_0x555db7db77e0;  alias, 1 drivers
v0x555db75647f0_0 .net "cout", 0 0, L_0x555db7db79c0;  alias, 1 drivers
S_0x555db6ff8fd0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db7561840 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db6ff6840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ff8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db82e0 .functor OR 1, L_0x555db7db8100, L_0x555db7db8270, C4<0>, C4<0>;
v0x555db7541eb0_0 .net "S", 0 0, L_0x555db7db8170;  1 drivers
v0x555db75412e0_0 .net "a", 0 0, L_0x555db7db83e0;  1 drivers
v0x555db7540960_0 .net "b", 0 0, L_0x555db7db8510;  1 drivers
v0x555db75404c0_0 .net "cin", 0 0, L_0x555db7db7a30;  alias, 1 drivers
v0x555db755e5d0_0 .net "cout", 0 0, L_0x555db7db82e0;  alias, 1 drivers
v0x555db755c520_0 .net "cout1", 0 0, L_0x555db7db8100;  1 drivers
v0x555db755c5c0_0 .net "cout2", 0 0, L_0x555db7db8270;  1 drivers
v0x555db755bba0_0 .net "s1", 0 0, L_0x555db7db8090;  1 drivers
S_0x555db6ff3290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ff6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db8090 .functor XOR 1, L_0x555db7db83e0, L_0x555db7db8510, C4<0>, C4<0>;
L_0x555db7db8100 .functor AND 1, L_0x555db7db83e0, L_0x555db7db8510, C4<1>, C4<1>;
v0x555db755ec90_0 .net "S", 0 0, L_0x555db7db8090;  alias, 1 drivers
v0x555db755ed30_0 .net "a", 0 0, L_0x555db7db83e0;  alias, 1 drivers
v0x555db7546310_0 .net "b", 0 0, L_0x555db7db8510;  alias, 1 drivers
v0x555db7545be0_0 .net "cout", 0 0, L_0x555db7db8100;  alias, 1 drivers
S_0x555db6ff0b00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ff6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db8170 .functor XOR 1, L_0x555db7db7a30, L_0x555db7db8090, C4<0>, C4<0>;
L_0x555db7db8270 .functor AND 1, L_0x555db7db7a30, L_0x555db7db8090, C4<1>, C4<1>;
v0x555db7543ad0_0 .net "S", 0 0, L_0x555db7db8170;  alias, 1 drivers
v0x555db7543b70_0 .net "a", 0 0, L_0x555db7db7a30;  alias, 1 drivers
v0x555db7543150_0 .net "b", 0 0, L_0x555db7db8090;  alias, 1 drivers
v0x555db7542260_0 .net "cout", 0 0, L_0x555db7db8270;  alias, 1 drivers
S_0x555db6fe4630 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db70ab6b0;
 .timescale 0 0;
P_0x555db7540a60 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db6fd6760 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fe4630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db8990 .functor OR 1, L_0x555db7db87b0, L_0x555db7db8920, C4<0>, C4<0>;
v0x555db7554ed0_0 .net "S", 0 0, L_0x555db7db8820;  1 drivers
v0x555db7554550_0 .net "a", 0 0, L_0x555db7db8a00;  1 drivers
v0x555db75540b0_0 .net "b", 0 0, L_0x555db7db8b30;  1 drivers
v0x555db7552300_0 .net "cin", 0 0, L_0x555db7db82e0;  alias, 1 drivers
v0x555db75501f0_0 .net "cout", 0 0, L_0x555db7db8990;  alias, 1 drivers
v0x555db754f870_0 .net "cout1", 0 0, L_0x555db7db87b0;  1 drivers
v0x555db754f910_0 .net "cout2", 0 0, L_0x555db7db8920;  1 drivers
v0x555db754e980_0 .net "s1", 0 0, L_0x555db7db8740;  1 drivers
S_0x555db6fdcfe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6fd6760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db8740 .functor XOR 1, L_0x555db7db8a00, L_0x555db7db8b30, C4<0>, C4<0>;
L_0x555db7db87b0 .functor AND 1, L_0x555db7db8a00, L_0x555db7db8b30, C4<1>, C4<1>;
v0x555db7559df0_0 .net "S", 0 0, L_0x555db7db8740;  alias, 1 drivers
v0x555db7559e90_0 .net "a", 0 0, L_0x555db7db8a00;  alias, 1 drivers
v0x555db7559470_0 .net "b", 0 0, L_0x555db7db8b30;  alias, 1 drivers
v0x555db75576c0_0 .net "cout", 0 0, L_0x555db7db87b0;  alias, 1 drivers
S_0x555db6fbeef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6fd6760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db8820 .functor XOR 1, L_0x555db7db82e0, L_0x555db7db8740, C4<0>, C4<0>;
L_0x555db7db8920 .functor AND 1, L_0x555db7db82e0, L_0x555db7db8740, C4<1>, C4<1>;
v0x555db7556d40_0 .net "S", 0 0, L_0x555db7db8820;  alias, 1 drivers
v0x555db7556de0_0 .net "a", 0 0, L_0x555db7db82e0;  alias, 1 drivers
v0x555db7555e50_0 .net "b", 0 0, L_0x555db7db8740;  alias, 1 drivers
v0x555db7555aa0_0 .net "cout", 0 0, L_0x555db7db8920;  alias, 1 drivers
S_0x555db6fd42a0 .scope module, "ins69" "twos_compliment" 3 144, 3 61 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "i";
    .port_info 1 /OUTPUT 9 "o";
P_0x555db75541b0 .param/l "N" 0 3 61, +C4<00000000000000000000000000001001>;
L_0x555db7d97f40 .functor NOT 9, L_0x555db7d97e10, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555db74f9100_0 .net "cout", 0 0, L_0x555db7d9b920;  1 drivers
v0x555db74f8210_0 .net "i", 8 0, L_0x555db7d97e10;  alias, 1 drivers
v0x555db74f82d0_0 .net "o", 8 0, L_0x555db7d9b810;  alias, 1 drivers
v0x555db74f7e60_0 .net "temp2", 8 0, L_0x555db7d97f40;  1 drivers
S_0x555db6fd1ad0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6fd42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7014ff0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001001>;
L_0x7f49c55bbd68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7d9b8b0 .functor BUFZ 1, L_0x7f49c55bbd68, C4<0>, C4<0>, C4<0>;
L_0x555db7d9b920 .functor BUFZ 1, L_0x555db7d9b450, C4<0>, C4<0>, C4<0>;
v0x555db7500690_0 .net "S", 8 0, L_0x555db7d9b810;  alias, 1 drivers
v0x555db74fe8e0_0 .net "a", 8 0, L_0x555db7d97f40;  alias, 1 drivers
L_0x7f49c55bbd20 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555db74fdf60_0 .net "b", 8 0, L_0x7f49c55bbd20;  1 drivers
v0x555db74fc1b0 .array "carry", 0 9;
v0x555db74fc1b0_0 .net v0x555db74fc1b0 0, 0 0, L_0x555db7d9b8b0; 1 drivers
v0x555db74fc1b0_1 .net v0x555db74fc1b0 1, 0 0, L_0x555db7d98290; 1 drivers
v0x555db74fc1b0_2 .net v0x555db74fc1b0 2, 0 0, L_0x555db7d98840; 1 drivers
v0x555db74fc1b0_3 .net v0x555db74fc1b0 3, 0 0, L_0x555db7d98e80; 1 drivers
v0x555db74fc1b0_4 .net v0x555db74fc1b0 4, 0 0, L_0x555db7d99480; 1 drivers
v0x555db74fc1b0_5 .net v0x555db74fc1b0 5, 0 0, L_0x555db7d99b10; 1 drivers
v0x555db74fc1b0_6 .net v0x555db74fc1b0 6, 0 0, L_0x555db7d9a0c0; 1 drivers
v0x555db74fc1b0_7 .net v0x555db74fc1b0 7, 0 0, L_0x555db7d9a7b0; 1 drivers
v0x555db74fc1b0_8 .net v0x555db74fc1b0 8, 0 0, L_0x555db7d9ad40; 1 drivers
v0x555db74fc1b0_9 .net v0x555db74fc1b0 9, 0 0, L_0x555db7d9b450; 1 drivers
v0x555db74fb830_0 .net "cin", 0 0, L_0x7f49c55bbd68;  1 drivers
v0x555db74f9a80_0 .net "cout", 0 0, L_0x555db7d9b920;  alias, 1 drivers
L_0x555db7d98390 .part L_0x555db7d97f40, 0, 1;
L_0x555db7d984c0 .part L_0x7f49c55bbd20, 0, 1;
L_0x555db7d98940 .part L_0x555db7d97f40, 1, 1;
L_0x555db7d98b00 .part L_0x7f49c55bbd20, 1, 1;
L_0x555db7d98f80 .part L_0x555db7d97f40, 2, 1;
L_0x555db7d990b0 .part L_0x7f49c55bbd20, 2, 1;
L_0x555db7d99580 .part L_0x555db7d97f40, 3, 1;
L_0x555db7d996b0 .part L_0x7f49c55bbd20, 3, 1;
L_0x555db7d99c10 .part L_0x555db7d97f40, 4, 1;
L_0x555db7d99d40 .part L_0x7f49c55bbd20, 4, 1;
L_0x555db7d9a1c0 .part L_0x555db7d97f40, 5, 1;
L_0x555db7d9a400 .part L_0x7f49c55bbd20, 5, 1;
L_0x555db7d9a8b0 .part L_0x555db7d97f40, 6, 1;
L_0x555db7d9a9e0 .part L_0x7f49c55bbd20, 6, 1;
L_0x555db7d9ae40 .part L_0x555db7d97f40, 7, 1;
L_0x555db7d9af70 .part L_0x7f49c55bbd20, 7, 1;
L_0x555db7d9b510 .part L_0x555db7d97f40, 8, 1;
L_0x555db7d9b640 .part L_0x7f49c55bbd20, 8, 1;
LS_0x555db7d9b810_0_0 .concat8 [ 1 1 1 1], L_0x555db7d98090, L_0x555db7d986d0, L_0x555db7d98d10, L_0x555db7d992c0;
LS_0x555db7d9b810_0_4 .concat8 [ 1 1 1 1], L_0x555db7d999a0, L_0x555db7d99f50, L_0x555db7d9a5f0, L_0x555db7d9ab80;
LS_0x555db7d9b810_0_8 .concat8 [ 1 0 0 0], L_0x555db7d9b320;
L_0x555db7d9b810 .concat8 [ 4 4 1 0], LS_0x555db7d9b810_0_0, LS_0x555db7d9b810_0_4, LS_0x555db7d9b810_0_8;
S_0x555db6fcf3a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db71ec0f0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6fccc70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fcf3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d98290 .functor OR 1, L_0x555db7d98020, L_0x555db7d98190, C4<0>, C4<0>;
v0x555db753fbd0_0 .net "S", 0 0, L_0x555db7d98090;  1 drivers
v0x555db753fc90_0 .net "a", 0 0, L_0x555db7d98390;  1 drivers
v0x555db753aa30_0 .net "b", 0 0, L_0x555db7d984c0;  1 drivers
v0x555db753e070_0 .net "cin", 0 0, L_0x555db7d9b8b0;  alias, 1 drivers
v0x555db753adc0_0 .net "cout", 0 0, L_0x555db7d98290;  alias, 1 drivers
v0x555db753d8a0_0 .net "cout1", 0 0, L_0x555db7d98020;  1 drivers
v0x555db753d940_0 .net "cout2", 0 0, L_0x555db7d98190;  1 drivers
v0x555db753c180_0 .net "s1", 0 0, L_0x555db7d97fb0;  1 drivers
S_0x555db6fb0e10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6fccc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d97fb0 .functor XOR 1, L_0x555db7d98390, L_0x555db7d984c0, C4<0>, C4<0>;
L_0x555db7d98020 .functor AND 1, L_0x555db7d98390, L_0x555db7d984c0, C4<1>, C4<1>;
v0x555db7549b30_0 .net "S", 0 0, L_0x555db7d97fb0;  alias, 1 drivers
v0x555db7549bd0_0 .net "a", 0 0, L_0x555db7d98390;  alias, 1 drivers
v0x555db7548c40_0 .net "b", 0 0, L_0x555db7d984c0;  alias, 1 drivers
v0x555db7548890_0 .net "cout", 0 0, L_0x555db7d98020;  alias, 1 drivers
S_0x555db6fae680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6fccc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d98090 .functor XOR 1, L_0x555db7d9b8b0, L_0x555db7d97fb0, C4<0>, C4<0>;
L_0x555db7d98190 .functor AND 1, L_0x555db7d9b8b0, L_0x555db7d97fb0, C4<1>, C4<1>;
v0x555db7547cc0_0 .net "S", 0 0, L_0x555db7d98090;  alias, 1 drivers
v0x555db7547d60_0 .net "a", 0 0, L_0x555db7d9b8b0;  alias, 1 drivers
v0x555db7547340_0 .net "b", 0 0, L_0x555db7d97fb0;  alias, 1 drivers
v0x555db7546ea0_0 .net "cout", 0 0, L_0x555db7d98190;  alias, 1 drivers
S_0x555db6fc98a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db753ab30 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6fc70d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fc98a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d98840 .functor OR 1, L_0x555db7d98660, L_0x555db7d987d0, C4<0>, C4<0>;
v0x555db752faa0_0 .net "S", 0 0, L_0x555db7d986d0;  1 drivers
v0x555db752e810_0 .net "a", 0 0, L_0x555db7d98940;  1 drivers
v0x555db752e110_0 .net "b", 0 0, L_0x555db7d98b00;  1 drivers
v0x555db75333e0_0 .net "cin", 0 0, L_0x555db7d98290;  alias, 1 drivers
v0x555db7536a20_0 .net "cout", 0 0, L_0x555db7d98840;  alias, 1 drivers
v0x555db7533770_0 .net "cout1", 0 0, L_0x555db7d98660;  1 drivers
v0x555db7533810_0 .net "cout2", 0 0, L_0x555db7d987d0;  1 drivers
v0x555db7536250_0 .net "s1", 0 0, L_0x555db7d985f0;  1 drivers
S_0x555db6fc49a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6fc70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d985f0 .functor XOR 1, L_0x555db7d98940, L_0x555db7d98b00, C4<0>, C4<0>;
L_0x555db7d98660 .functor AND 1, L_0x555db7d98940, L_0x555db7d98b00, C4<1>, C4<1>;
v0x555db753b800_0 .net "S", 0 0, L_0x555db7d985f0;  alias, 1 drivers
v0x555db753b8c0_0 .net "a", 0 0, L_0x555db7d98940;  alias, 1 drivers
v0x555db753b360_0 .net "b", 0 0, L_0x555db7d98b00;  alias, 1 drivers
v0x555db7539920_0 .net "cout", 0 0, L_0x555db7d98660;  alias, 1 drivers
S_0x555db6fc2270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6fc70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d986d0 .functor XOR 1, L_0x555db7d98290, L_0x555db7d985f0, C4<0>, C4<0>;
L_0x555db7d987d0 .functor AND 1, L_0x555db7d98290, L_0x555db7d985f0, C4<1>, C4<1>;
v0x555db7538c60_0 .net "S", 0 0, L_0x555db7d986d0;  alias, 1 drivers
v0x555db7538d20_0 .net "a", 0 0, L_0x555db7d98290;  alias, 1 drivers
v0x555db75382e0_0 .net "b", 0 0, L_0x555db7d985f0;  alias, 1 drivers
v0x555db7537e40_0 .net "cout", 0 0, L_0x555db7d987d0;  alias, 1 drivers
S_0x555db6fbd530 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db752e210 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6fbada0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fbd530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d98e80 .functor OR 1, L_0x555db7d98ca0, L_0x555db7d98e10, C4<0>, C4<0>;
v0x555db75ab010_0 .net "S", 0 0, L_0x555db7d98d10;  1 drivers
v0x555db75b1660_0 .net "a", 0 0, L_0x555db7d98f80;  1 drivers
v0x555db75ab3a0_0 .net "b", 0 0, L_0x555db7d990b0;  1 drivers
v0x555db75b0f30_0 .net "cin", 0 0, L_0x555db7d98840;  alias, 1 drivers
v0x555db75aeeb0_0 .net "cout", 0 0, L_0x555db7d98e80;  alias, 1 drivers
v0x555db75ae530_0 .net "cout1", 0 0, L_0x555db7d98ca0;  1 drivers
v0x555db75ae5d0_0 .net "cout2", 0 0, L_0x555db7d98e10;  1 drivers
v0x555db75ad640_0 .net "s1", 0 0, L_0x555db7d98c30;  1 drivers
S_0x555db6fb77f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6fbada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d98c30 .functor XOR 1, L_0x555db7d98f80, L_0x555db7d990b0, C4<0>, C4<0>;
L_0x555db7d98ca0 .functor AND 1, L_0x555db7d98f80, L_0x555db7d990b0, C4<1>, C4<1>;
v0x555db7534b30_0 .net "S", 0 0, L_0x555db7d98c30;  alias, 1 drivers
v0x555db7534bf0_0 .net "a", 0 0, L_0x555db7d98f80;  alias, 1 drivers
v0x555db75341b0_0 .net "b", 0 0, L_0x555db7d990b0;  alias, 1 drivers
v0x555db7533d10_0 .net "cout", 0 0, L_0x555db7d98ca0;  alias, 1 drivers
S_0x555db6fb5060 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6fbada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d98d10 .functor XOR 1, L_0x555db7d98840, L_0x555db7d98c30, C4<0>, C4<0>;
L_0x555db7d98e10 .functor AND 1, L_0x555db7d98840, L_0x555db7d98c30, C4<1>, C4<1>;
v0x555db75322d0_0 .net "S", 0 0, L_0x555db7d98d10;  alias, 1 drivers
v0x555db7532390_0 .net "a", 0 0, L_0x555db7d98840;  alias, 1 drivers
v0x555db7531610_0 .net "b", 0 0, L_0x555db7d98c30;  alias, 1 drivers
v0x555db7530c90_0 .net "cout", 0 0, L_0x555db7d98e10;  alias, 1 drivers
S_0x555db6fa8b90 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db75ab4a0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6f9acc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fa8b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d99480 .functor OR 1, L_0x555db7d99250, L_0x555db7d99410, C4<0>, C4<0>;
v0x555db75a7aa0_0 .net "S", 0 0, L_0x555db7d992c0;  1 drivers
v0x555db75a71b0_0 .net "a", 0 0, L_0x555db7d99580;  1 drivers
v0x555db75a6e00_0 .net "b", 0 0, L_0x555db7d996b0;  1 drivers
v0x555db75a6230_0 .net "cin", 0 0, L_0x555db7d98e80;  alias, 1 drivers
v0x555db75a5950_0 .net "cout", 0 0, L_0x555db7d99480;  alias, 1 drivers
v0x555db7485f90_0 .net "cout1", 0 0, L_0x555db7d99250;  1 drivers
v0x555db7486030_0 .net "cout2", 0 0, L_0x555db7d99410;  1 drivers
v0x555db752d770_0 .net "s1", 0 0, L_0x555db7d991e0;  1 drivers
S_0x555db6fa1540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f9acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d991e0 .functor XOR 1, L_0x555db7d99580, L_0x555db7d996b0, C4<0>, C4<0>;
L_0x555db7d99250 .functor AND 1, L_0x555db7d99580, L_0x555db7d996b0, C4<1>, C4<1>;
v0x555db75ad290_0 .net "S", 0 0, L_0x555db7d991e0;  alias, 1 drivers
v0x555db75ad330_0 .net "a", 0 0, L_0x555db7d99580;  alias, 1 drivers
v0x555db75ac6c0_0 .net "b", 0 0, L_0x555db7d996b0;  alias, 1 drivers
v0x555db75abd40_0 .net "cout", 0 0, L_0x555db7d99250;  alias, 1 drivers
S_0x555db701c160 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f9acc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d992c0 .functor XOR 1, L_0x555db7d98e80, L_0x555db7d991e0, C4<0>, C4<0>;
L_0x555db7d99410 .functor AND 1, L_0x555db7d98e80, L_0x555db7d991e0, C4<1>, C4<1>;
v0x555db75ab8a0_0 .net "S", 0 0, L_0x555db7d992c0;  alias, 1 drivers
v0x555db75ab940_0 .net "a", 0 0, L_0x555db7d98e80;  alias, 1 drivers
v0x555db75a8b70_0 .net "b", 0 0, L_0x555db7d991e0;  alias, 1 drivers
v0x555db75a81f0_0 .net "cout", 0 0, L_0x555db7d99410;  alias, 1 drivers
S_0x555db7019a60 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db6f732d0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db71ecf60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7019a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d99b10 .functor OR 1, L_0x555db7d99930, L_0x555db7d99aa0, C4<0>, C4<0>;
v0x555db752b420_0 .net "S", 0 0, L_0x555db7d999a0;  1 drivers
v0x555db752aaa0_0 .net "a", 0 0, L_0x555db7d99c10;  1 drivers
v0x555db7528cf0_0 .net "b", 0 0, L_0x555db7d99d40;  1 drivers
v0x555db7528370_0 .net "cin", 0 0, L_0x555db7d99480;  alias, 1 drivers
v0x555db75265c0_0 .net "cout", 0 0, L_0x555db7d99b10;  alias, 1 drivers
v0x555db7525c40_0 .net "cout1", 0 0, L_0x555db7d99930;  1 drivers
v0x555db7525ce0_0 .net "cout2", 0 0, L_0x555db7d99aa0;  1 drivers
v0x555db7523e90_0 .net "s1", 0 0, L_0x555db7d998c0;  1 drivers
S_0x555db71ea820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71ecf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d998c0 .functor XOR 1, L_0x555db7d99c10, L_0x555db7d99d40, C4<0>, C4<0>;
L_0x555db7d99930 .functor AND 1, L_0x555db7d99c10, L_0x555db7d99d40, C4<1>, C4<1>;
v0x555db75193f0_0 .net "S", 0 0, L_0x555db7d998c0;  alias, 1 drivers
v0x555db75194b0_0 .net "a", 0 0, L_0x555db7d99c10;  alias, 1 drivers
v0x555db75049d0_0 .net "b", 0 0, L_0x555db7d99d40;  alias, 1 drivers
v0x555db7503900_0 .net "cout", 0 0, L_0x555db7d99930;  alias, 1 drivers
S_0x555db71e80f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71ecf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d999a0 .functor XOR 1, L_0x555db7d99480, L_0x555db7d998c0, C4<0>, C4<0>;
L_0x555db7d99aa0 .functor AND 1, L_0x555db7d99480, L_0x555db7d998c0, C4<1>, C4<1>;
v0x555db744a520_0 .net "S", 0 0, L_0x555db7d999a0;  alias, 1 drivers
v0x555db744a5e0_0 .net "a", 0 0, L_0x555db7d99480;  alias, 1 drivers
v0x555db744a280_0 .net "b", 0 0, L_0x555db7d998c0;  alias, 1 drivers
v0x555db752d460_0 .net "cout", 0 0, L_0x555db7d99aa0;  alias, 1 drivers
S_0x555db71e59c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db7528df0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db6f498b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71e59c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d9a0c0 .functor OR 1, L_0x555db7d99ee0, L_0x555db7d9a050, C4<0>, C4<0>;
v0x555db751bf80_0 .net "S", 0 0, L_0x555db7d99f50;  1 drivers
v0x555db751b090_0 .net "a", 0 0, L_0x555db7d9a1c0;  1 drivers
v0x555db751ace0_0 .net "b", 0 0, L_0x555db7d9a400;  1 drivers
v0x555db751a2f0_0 .net "cin", 0 0, L_0x555db7d99b10;  alias, 1 drivers
v0x555db7519ab0_0 .net "cout", 0 0, L_0x555db7d9a0c0;  alias, 1 drivers
v0x555db75196b0_0 .net "cout1", 0 0, L_0x555db7d99ee0;  1 drivers
v0x555db7519750_0 .net "cout2", 0 0, L_0x555db7d9a050;  1 drivers
v0x555db74e9c70_0 .net "s1", 0 0, L_0x555db7d99e70;  1 drivers
S_0x555db6f85400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f498b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d99e70 .functor XOR 1, L_0x555db7d9a1c0, L_0x555db7d9a400, C4<0>, C4<0>;
L_0x555db7d99ee0 .functor AND 1, L_0x555db7d9a1c0, L_0x555db7d9a400, C4<1>, C4<1>;
v0x555db7523510_0 .net "S", 0 0, L_0x555db7d99e70;  alias, 1 drivers
v0x555db75235b0_0 .net "a", 0 0, L_0x555db7d9a1c0;  alias, 1 drivers
v0x555db7521760_0 .net "b", 0 0, L_0x555db7d9a400;  alias, 1 drivers
v0x555db7520de0_0 .net "cout", 0 0, L_0x555db7d99ee0;  alias, 1 drivers
S_0x555db6f82cd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f498b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d99f50 .functor XOR 1, L_0x555db7d99b10, L_0x555db7d99e70, C4<0>, C4<0>;
L_0x555db7d9a050 .functor AND 1, L_0x555db7d99b10, L_0x555db7d99e70, C4<1>, C4<1>;
v0x555db751f030_0 .net "S", 0 0, L_0x555db7d99f50;  alias, 1 drivers
v0x555db751f0d0_0 .net "a", 0 0, L_0x555db7d99b10;  alias, 1 drivers
v0x555db751e6b0_0 .net "b", 0 0, L_0x555db7d99e70;  alias, 1 drivers
v0x555db751c900_0 .net "cout", 0 0, L_0x555db7d9a050;  alias, 1 drivers
S_0x555db6f805a0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db751ade0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db6f7de70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f805a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d9a7b0 .functor OR 1, L_0x555db7d9a580, L_0x555db7d9a740, C4<0>, C4<0>;
v0x555db74e2660_0 .net "S", 0 0, L_0x555db7d9a5f0;  1 drivers
v0x555db74e1ce0_0 .net "a", 0 0, L_0x555db7d9a8b0;  1 drivers
v0x555db74dff30_0 .net "b", 0 0, L_0x555db7d9a9e0;  1 drivers
v0x555db74df5b0_0 .net "cin", 0 0, L_0x555db7d9a0c0;  alias, 1 drivers
v0x555db74de6c0_0 .net "cout", 0 0, L_0x555db7d9a7b0;  alias, 1 drivers
v0x555db74de310_0 .net "cout1", 0 0, L_0x555db7d9a580;  1 drivers
v0x555db74de3b0_0 .net "cout2", 0 0, L_0x555db7d9a740;  1 drivers
v0x555db74dd740_0 .net "s1", 0 0, L_0x555db7d9a510;  1 drivers
S_0x555db6f7b740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f7de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d9a510 .functor XOR 1, L_0x555db7d9a8b0, L_0x555db7d9a9e0, C4<0>, C4<0>;
L_0x555db7d9a580 .functor AND 1, L_0x555db7d9a8b0, L_0x555db7d9a9e0, C4<1>, C4<1>;
v0x555db74dc560_0 .net "S", 0 0, L_0x555db7d9a510;  alias, 1 drivers
v0x555db74dc600_0 .net "a", 0 0, L_0x555db7d9a8b0;  alias, 1 drivers
v0x555db74e9540_0 .net "b", 0 0, L_0x555db7d9a9e0;  alias, 1 drivers
v0x555db74e74c0_0 .net "cout", 0 0, L_0x555db7d9a580;  alias, 1 drivers
S_0x555db6f79010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f7de70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d9a5f0 .functor XOR 1, L_0x555db7d9a0c0, L_0x555db7d9a510, C4<0>, C4<0>;
L_0x555db7d9a740 .functor AND 1, L_0x555db7d9a0c0, L_0x555db7d9a510, C4<1>, C4<1>;
v0x555db74e6b40_0 .net "S", 0 0, L_0x555db7d9a5f0;  alias, 1 drivers
v0x555db74e6be0_0 .net "a", 0 0, L_0x555db7d9a0c0;  alias, 1 drivers
v0x555db74e4d90_0 .net "b", 0 0, L_0x555db7d9a510;  alias, 1 drivers
v0x555db74e4410_0 .net "cout", 0 0, L_0x555db7d9a740;  alias, 1 drivers
S_0x555db6f768e0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db74e0030 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db6f741b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f768e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d9ad40 .functor OR 1, L_0x555db7d9ab10, L_0x555db7d9acd0, C4<0>, C4<0>;
v0x555db7513ff0_0 .net "S", 0 0, L_0x555db7d9ab80;  1 drivers
v0x555db7512240_0 .net "a", 0 0, L_0x555db7d9ae40;  1 drivers
v0x555db75118c0_0 .net "b", 0 0, L_0x555db7d9af70;  1 drivers
v0x555db750fb10_0 .net "cin", 0 0, L_0x555db7d9a7b0;  alias, 1 drivers
v0x555db750f190_0 .net "cout", 0 0, L_0x555db7d9ad40;  alias, 1 drivers
v0x555db750d3e0_0 .net "cout1", 0 0, L_0x555db7d9ab10;  1 drivers
v0x555db750d480_0 .net "cout2", 0 0, L_0x555db7d9acd0;  1 drivers
v0x555db750ca60_0 .net "s1", 0 0, L_0x555db7d9a4a0;  1 drivers
S_0x555db6f189a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f741b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d9a4a0 .functor XOR 1, L_0x555db7d9ae40, L_0x555db7d9af70, C4<0>, C4<0>;
L_0x555db7d9ab10 .functor AND 1, L_0x555db7d9ae40, L_0x555db7d9af70, C4<1>, C4<1>;
v0x555db74dce60_0 .net "S", 0 0, L_0x555db7d9a4a0;  alias, 1 drivers
v0x555db74dcf00_0 .net "a", 0 0, L_0x555db7d9ae40;  alias, 1 drivers
v0x555db74dca60_0 .net "b", 0 0, L_0x555db7d9af70;  alias, 1 drivers
v0x555db75190e0_0 .net "cout", 0 0, L_0x555db7d9ab10;  alias, 1 drivers
S_0x555db6f16270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f741b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d9ab80 .functor XOR 1, L_0x555db7d9a7b0, L_0x555db7d9a4a0, C4<0>, C4<0>;
L_0x555db7d9acd0 .functor AND 1, L_0x555db7d9a7b0, L_0x555db7d9a4a0, C4<1>, C4<1>;
v0x555db75170a0_0 .net "S", 0 0, L_0x555db7d9ab80;  alias, 1 drivers
v0x555db7517140_0 .net "a", 0 0, L_0x555db7d9a7b0;  alias, 1 drivers
v0x555db7516720_0 .net "b", 0 0, L_0x555db7d9a4a0;  alias, 1 drivers
v0x555db7514970_0 .net "cout", 0 0, L_0x555db7d9acd0;  alias, 1 drivers
S_0x555db6f13b40 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db6fd1ad0;
 .timescale 0 0;
P_0x555db75119c0 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db6f11410 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f13b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d9b450 .functor OR 1, L_0x555db7d9b2b0, L_0x555db7d9b3e0, C4<0>, C4<0>;
v0x555db7505d90_0 .net "S", 0 0, L_0x555db7d9b320;  1 drivers
v0x555db7505410_0 .net "a", 0 0, L_0x555db7d9b510;  1 drivers
v0x555db7504f70_0 .net "b", 0 0, L_0x555db7d9b640;  1 drivers
v0x555db7503420_0 .net "cin", 0 0, L_0x555db7d9ad40;  alias, 1 drivers
v0x555db74f4f70_0 .net "cout", 0 0, L_0x555db7d9b450;  alias, 1 drivers
v0x555db7503090_0 .net "cout1", 0 0, L_0x555db7d9b2b0;  1 drivers
v0x555db7503130_0 .net "cout2", 0 0, L_0x555db7d9b3e0;  1 drivers
v0x555db7501010_0 .net "s1", 0 0, L_0x555db7d9b240;  1 drivers
S_0x555db6f0ece0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f11410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d9b240 .functor XOR 1, L_0x555db7d9b510, L_0x555db7d9b640, C4<0>, C4<0>;
L_0x555db7d9b2b0 .functor AND 1, L_0x555db7d9b510, L_0x555db7d9b640, C4<1>, C4<1>;
v0x555db750acb0_0 .net "S", 0 0, L_0x555db7d9b240;  alias, 1 drivers
v0x555db750ad50_0 .net "a", 0 0, L_0x555db7d9b510;  alias, 1 drivers
v0x555db750a330_0 .net "b", 0 0, L_0x555db7d9b640;  alias, 1 drivers
v0x555db7508580_0 .net "cout", 0 0, L_0x555db7d9b2b0;  alias, 1 drivers
S_0x555db6f0c5b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f11410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d9b320 .functor XOR 1, L_0x555db7d9ad40, L_0x555db7d9b240, C4<0>, C4<0>;
L_0x555db7d9b3e0 .functor AND 1, L_0x555db7d9ad40, L_0x555db7d9b240, C4<1>, C4<1>;
v0x555db7507c00_0 .net "S", 0 0, L_0x555db7d9b320;  alias, 1 drivers
v0x555db7507ca0_0 .net "a", 0 0, L_0x555db7d9ad40;  alias, 1 drivers
v0x555db7506d10_0 .net "b", 0 0, L_0x555db7d9b240;  alias, 1 drivers
v0x555db7506960_0 .net "cout", 0 0, L_0x555db7d9b3e0;  alias, 1 drivers
S_0x555db6f09e80 .scope module, "ins7" "rca_Nbit" 3 151, 3 18 0, S_0x555db78cd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7506e10 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f49c55bc038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7dc0b70 .functor BUFZ 1, L_0x7f49c55bc038, C4<0>, C4<0>, C4<0>;
L_0x555db7dc0c00 .functor BUFZ 1, L_0x555db7dc05d0, C4<0>, C4<0>, C4<0>;
v0x555db7447b80_0 .net "S", 15 0, L_0x555db7dc0a40;  alias, 1 drivers
v0x555db7447200_0 .net "a", 15 0, L_0x555db7db8d70;  alias, 1 drivers
v0x555db7445450_0 .net "b", 15 0, L_0x555db7db2700;  alias, 1 drivers
v0x555db7444ad0 .array "carry", 0 16;
v0x555db7444ad0_0 .net v0x555db7444ad0 0, 0 0, L_0x555db7dc0b70; 1 drivers
v0x555db7444ad0_1 .net v0x555db7444ad0 1, 0 0, L_0x555db7db9440; 1 drivers
v0x555db7444ad0_2 .net v0x555db7444ad0 2, 0 0, L_0x555db7db9ba0; 1 drivers
v0x555db7444ad0_3 .net v0x555db7444ad0 3, 0 0, L_0x555db7dba2c0; 1 drivers
v0x555db7444ad0_4 .net v0x555db7444ad0 4, 0 0, L_0x555db7dba9c0; 1 drivers
v0x555db7444ad0_5 .net v0x555db7444ad0 5, 0 0, L_0x555db7dbb110; 1 drivers
v0x555db7444ad0_6 .net v0x555db7444ad0 6, 0 0, L_0x555db7dbb730; 1 drivers
v0x555db7444ad0_7 .net v0x555db7444ad0 7, 0 0, L_0x555db7dbbe10; 1 drivers
v0x555db7444ad0_8 .net v0x555db7444ad0 8, 0 0, L_0x555db7dbc4a0; 1 drivers
v0x555db7444ad0_9 .net v0x555db7444ad0 9, 0 0, L_0x555db7dbcc30; 1 drivers
v0x555db7444ad0_10 .net v0x555db7444ad0 10, 0 0, L_0x555db7dbd340; 1 drivers
v0x555db7444ad0_11 .net v0x555db7444ad0 11, 0 0, L_0x555db7dbdaf0; 1 drivers
v0x555db7444ad0_12 .net v0x555db7444ad0 12, 0 0, L_0x555db7dbe210; 1 drivers
v0x555db7444ad0_13 .net v0x555db7444ad0 13, 0 0, L_0x555db7dbe9e0; 1 drivers
v0x555db7444ad0_14 .net v0x555db7444ad0 14, 0 0, L_0x555db7dbf3d0; 1 drivers
v0x555db7444ad0_15 .net v0x555db7444ad0 15, 0 0, L_0x555db7dbfdd0; 1 drivers
v0x555db7444ad0_16 .net v0x555db7444ad0 16, 0 0, L_0x555db7dc05d0; 1 drivers
v0x555db7442d20_0 .net "cin", 0 0, L_0x7f49c55bc038;  1 drivers
v0x555db74423a0_0 .net "cout", 0 0, L_0x555db7dc0c00;  alias, 1 drivers
L_0x555db7db9580 .part L_0x555db7db8d70, 0, 1;
L_0x555db7db9760 .part L_0x555db7db2700, 0, 1;
L_0x555db7db9ce0 .part L_0x555db7db8d70, 1, 1;
L_0x555db7db9e10 .part L_0x555db7db2700, 1, 1;
L_0x555db7dba400 .part L_0x555db7db8d70, 2, 1;
L_0x555db7dba530 .part L_0x555db7db2700, 2, 1;
L_0x555db7dbab00 .part L_0x555db7db8d70, 3, 1;
L_0x555db7dbac30 .part L_0x555db7db2700, 3, 1;
L_0x555db7dbb250 .part L_0x555db7db8d70, 4, 1;
L_0x555db7dbb380 .part L_0x555db7db2700, 4, 1;
L_0x555db7dbb870 .part L_0x555db7db8d70, 5, 1;
L_0x555db7dbb9a0 .part L_0x555db7db2700, 5, 1;
L_0x555db7dbbf50 .part L_0x555db7db8d70, 6, 1;
L_0x555db7dbc080 .part L_0x555db7db2700, 6, 1;
L_0x555db7dbc5e0 .part L_0x555db7db8d70, 7, 1;
L_0x555db7dbc710 .part L_0x555db7db2700, 7, 1;
L_0x555db7dbcd70 .part L_0x555db7db8d70, 8, 1;
L_0x555db7dbcea0 .part L_0x555db7db2700, 8, 1;
L_0x555db7dbd480 .part L_0x555db7db8d70, 9, 1;
L_0x555db7dbd5b0 .part L_0x555db7db2700, 9, 1;
L_0x555db7dbcfd0 .part L_0x555db7db8d70, 10, 1;
L_0x555db7dbdcc0 .part L_0x555db7db2700, 10, 1;
L_0x555db7dbe350 .part L_0x555db7db8d70, 11, 1;
L_0x555db7dbe480 .part L_0x555db7db2700, 11, 1;
L_0x555db7dbeb20 .part L_0x555db7db8d70, 12, 1;
L_0x555db7dbee60 .part L_0x555db7db2700, 12, 1;
L_0x555db7dbf510 .part L_0x555db7db8d70, 13, 1;
L_0x555db7dbf640 .part L_0x555db7db2700, 13, 1;
L_0x555db7dbff10 .part L_0x555db7db8d70, 14, 1;
L_0x555db7dc0040 .part L_0x555db7db2700, 14, 1;
L_0x555db7dc06d0 .part L_0x555db7db8d70, 15, 1;
L_0x555db7dc0800 .part L_0x555db7db2700, 15, 1;
LS_0x555db7dc0a40_0_0 .concat8 [ 1 1 1 1], L_0x555db7db9190, L_0x555db7db99d0, L_0x555db7dba0f0, L_0x555db7dba7a0;
LS_0x555db7dc0a40_0_4 .concat8 [ 1 1 1 1], L_0x555db7dbaef0, L_0x555db7dbb560, L_0x555db7dbbc80, L_0x555db7dbc280;
LS_0x555db7dc0a40_0_8 .concat8 [ 1 1 1 1], L_0x555db7dbca10, L_0x555db7dbd1b0, L_0x555db7dbd8d0, L_0x555db7dbdff0;
LS_0x555db7dc0a40_0_12 .concat8 [ 1 1 1 1], L_0x555db7dbe7c0, L_0x555db7dbf1b0, L_0x555db7dbfbb0, L_0x555db7dc03b0;
L_0x555db7dc0a40 .concat8 [ 4 4 4 4], LS_0x555db7dc0a40_0_0, LS_0x555db7dc0a40_0_4, LS_0x555db7dc0a40_0_8, LS_0x555db7dc0a40_0_12;
S_0x555db6f07750 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db6f3fb40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f5dd50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f07750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db9440 .functor OR 1, L_0x555db7db90b0, L_0x555db7db9320, C4<0>, C4<0>;
v0x555db74f03d0_0 .net "S", 0 0, L_0x555db7db9190;  1 drivers
v0x555db74efa50_0 .net "a", 0 0, L_0x555db7db9580;  1 drivers
v0x555db74edca0_0 .net "b", 0 0, L_0x555db7db9760;  1 drivers
v0x555db74ed320_0 .net "cin", 0 0, L_0x555db7dc0b70;  alias, 1 drivers
v0x555db74ec430_0 .net "cout", 0 0, L_0x555db7db9440;  alias, 1 drivers
v0x555db74ec4d0_0 .net "cout1", 0 0, L_0x555db7db90b0;  1 drivers
v0x555db74ec080_0 .net "cout2", 0 0, L_0x555db7db9320;  1 drivers
v0x555db74eb4b0_0 .net "s1", 0 0, L_0x555db7db8f80;  1 drivers
S_0x555db6f5b620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f5dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db8f80 .functor XOR 1, L_0x555db7db9580, L_0x555db7db9760, C4<0>, C4<0>;
L_0x555db7db90b0 .functor AND 1, L_0x555db7db9580, L_0x555db7db9760, C4<1>, C4<1>;
v0x555db74f7290_0 .net "S", 0 0, L_0x555db7db8f80;  alias, 1 drivers
v0x555db74f7350_0 .net "a", 0 0, L_0x555db7db9580;  alias, 1 drivers
v0x555db74f6910_0 .net "b", 0 0, L_0x555db7db9760;  alias, 1 drivers
v0x555db74f6470_0 .net "cout", 0 0, L_0x555db7db90b0;  alias, 1 drivers
S_0x555db6f58ef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f5dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db9190 .functor XOR 1, L_0x555db7dc0b70, L_0x555db7db8f80, C4<0>, C4<0>;
L_0x555db7db9320 .functor AND 1, L_0x555db7dc0b70, L_0x555db7db8f80, C4<1>, C4<1>;
v0x555db74f4bb0_0 .net "S", 0 0, L_0x555db7db9190;  alias, 1 drivers
v0x555db74f4c70_0 .net "a", 0 0, L_0x555db7dc0b70;  alias, 1 drivers
v0x555db74f2b00_0 .net "b", 0 0, L_0x555db7db8f80;  alias, 1 drivers
v0x555db74f2180_0 .net "cout", 0 0, L_0x555db7db9320;  alias, 1 drivers
S_0x555db6f567c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db74edda0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6f54090 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f567c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7db9ba0 .functor OR 1, L_0x555db7db9940, L_0x555db7db9b10, C4<0>, C4<0>;
v0x555db74c66f0_0 .net "S", 0 0, L_0x555db7db99d0;  1 drivers
v0x555db74c54b0_0 .net "a", 0 0, L_0x555db7db9ce0;  1 drivers
v0x555db74bf500_0 .net "b", 0 0, L_0x555db7db9e10;  1 drivers
v0x555db74b1720_0 .net "cin", 0 0, L_0x555db7db9440;  alias, 1 drivers
v0x555db74a18a0_0 .net "cout", 0 0, L_0x555db7db9ba0;  alias, 1 drivers
v0x555db74dbbb0_0 .net "cout1", 0 0, L_0x555db7db9940;  1 drivers
v0x555db74dbc50_0 .net "cout2", 0 0, L_0x555db7db9b10;  1 drivers
v0x555db74d9b00_0 .net "s1", 0 0, L_0x555db7db9890;  1 drivers
S_0x555db6f51960 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f54090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db9890 .functor XOR 1, L_0x555db7db9ce0, L_0x555db7db9e10, C4<0>, C4<0>;
L_0x555db7db9940 .functor AND 1, L_0x555db7db9ce0, L_0x555db7db9e10, C4<1>, C4<1>;
v0x555db74eab30_0 .net "S", 0 0, L_0x555db7db9890;  alias, 1 drivers
v0x555db74eabf0_0 .net "a", 0 0, L_0x555db7db9ce0;  alias, 1 drivers
v0x555db74ea730_0 .net "b", 0 0, L_0x555db7db9e10;  alias, 1 drivers
v0x555db74aa0d0_0 .net "cout", 0 0, L_0x555db7db9940;  alias, 1 drivers
S_0x555db6f4f230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f54090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db99d0 .functor XOR 1, L_0x555db7db9440, L_0x555db7db9890, C4<0>, C4<0>;
L_0x555db7db9b10 .functor AND 1, L_0x555db7db9440, L_0x555db7db9890, C4<1>, C4<1>;
v0x555db74a3170_0 .net "S", 0 0, L_0x555db7db99d0;  alias, 1 drivers
v0x555db74a3230_0 .net "a", 0 0, L_0x555db7db9440;  alias, 1 drivers
v0x555db74a2d90_0 .net "b", 0 0, L_0x555db7db9890;  alias, 1 drivers
v0x555db74d1510_0 .net "cout", 0 0, L_0x555db7db9b10;  alias, 1 drivers
S_0x555db6f4cb00 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db74bf600 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6f31c30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f4cb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dba2c0 .functor OR 1, L_0x555db7dba060, L_0x555db7dba230, C4<0>, C4<0>;
v0x555db74d3080_0 .net "S", 0 0, L_0x555db7dba0f0;  1 drivers
v0x555db74d24b0_0 .net "a", 0 0, L_0x555db7dba400;  1 drivers
v0x555db74d1c70_0 .net "b", 0 0, L_0x555db7dba530;  1 drivers
v0x555db74d1870_0 .net "cin", 0 0, L_0x555db7db9ba0;  alias, 1 drivers
v0x555db74b8ef0_0 .net "cout", 0 0, L_0x555db7dba2c0;  alias, 1 drivers
v0x555db74b87c0_0 .net "cout1", 0 0, L_0x555db7dba060;  1 drivers
v0x555db74b8860_0 .net "cout2", 0 0, L_0x555db7dba230;  1 drivers
v0x555db74b66b0_0 .net "s1", 0 0, L_0x555db7db9fd0;  1 drivers
S_0x555db6f45800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f31c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7db9fd0 .functor XOR 1, L_0x555db7dba400, L_0x555db7dba530, C4<0>, C4<0>;
L_0x555db7dba060 .functor AND 1, L_0x555db7dba400, L_0x555db7dba530, C4<1>, C4<1>;
v0x555db74d9180_0 .net "S", 0 0, L_0x555db7db9fd0;  alias, 1 drivers
v0x555db74d9240_0 .net "a", 0 0, L_0x555db7dba400;  alias, 1 drivers
v0x555db74d73d0_0 .net "b", 0 0, L_0x555db7dba530;  alias, 1 drivers
v0x555db74d6a50_0 .net "cout", 0 0, L_0x555db7dba060;  alias, 1 drivers
S_0x555db6f430d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f31c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dba0f0 .functor XOR 1, L_0x555db7db9ba0, L_0x555db7db9fd0, C4<0>, C4<0>;
L_0x555db7dba230 .functor AND 1, L_0x555db7db9ba0, L_0x555db7db9fd0, C4<1>, C4<1>;
v0x555db74d4ca0_0 .net "S", 0 0, L_0x555db7dba0f0;  alias, 1 drivers
v0x555db74d4d60_0 .net "a", 0 0, L_0x555db7db9ba0;  alias, 1 drivers
v0x555db74d4320_0 .net "b", 0 0, L_0x555db7db9fd0;  alias, 1 drivers
v0x555db74d3430_0 .net "cout", 0 0, L_0x555db7dba230;  alias, 1 drivers
S_0x555db6f409a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db74d1d70 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6f3e270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f409a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dba9c0 .functor OR 1, L_0x555db7dba710, L_0x555db7dba930, C4<0>, C4<0>;
v0x555db74d11b0_0 .net "S", 0 0, L_0x555db7dba7a0;  1 drivers
v0x555db74cf100_0 .net "a", 0 0, L_0x555db7dbab00;  1 drivers
v0x555db74ce780_0 .net "b", 0 0, L_0x555db7dbac30;  1 drivers
v0x555db74cc9d0_0 .net "cin", 0 0, L_0x555db7dba2c0;  alias, 1 drivers
v0x555db74cc050_0 .net "cout", 0 0, L_0x555db7dba9c0;  alias, 1 drivers
v0x555db74ca2a0_0 .net "cout1", 0 0, L_0x555db7dba710;  1 drivers
v0x555db74ca340_0 .net "cout2", 0 0, L_0x555db7dba930;  1 drivers
v0x555db74c9920_0 .net "s1", 0 0, L_0x555db7dba660;  1 drivers
S_0x555db6f3bb40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f3e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dba660 .functor XOR 1, L_0x555db7dbab00, L_0x555db7dbac30, C4<0>, C4<0>;
L_0x555db7dba710 .functor AND 1, L_0x555db7dbab00, L_0x555db7dbac30, C4<1>, C4<1>;
v0x555db74b5d30_0 .net "S", 0 0, L_0x555db7dba660;  alias, 1 drivers
v0x555db74b5dd0_0 .net "a", 0 0, L_0x555db7dbab00;  alias, 1 drivers
v0x555db74b4e40_0 .net "b", 0 0, L_0x555db7dbac30;  alias, 1 drivers
v0x555db74b4a90_0 .net "cout", 0 0, L_0x555db7dba710;  alias, 1 drivers
S_0x555db6f39410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f3e270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dba7a0 .functor XOR 1, L_0x555db7dba2c0, L_0x555db7dba660, C4<0>, C4<0>;
L_0x555db7dba930 .functor AND 1, L_0x555db7dba2c0, L_0x555db7dba660, C4<1>, C4<1>;
v0x555db74b3ec0_0 .net "S", 0 0, L_0x555db7dba7a0;  alias, 1 drivers
v0x555db74b3f60_0 .net "a", 0 0, L_0x555db7dba2c0;  alias, 1 drivers
v0x555db74b3540_0 .net "b", 0 0, L_0x555db7dba660;  alias, 1 drivers
v0x555db74b30a0_0 .net "cout", 0 0, L_0x555db7dba930;  alias, 1 drivers
S_0x555db6f36ce0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db6eb7700 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db6f345b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f36ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbb110 .functor OR 1, L_0x555db7dbae60, L_0x555db7dbb080, C4<0>, C4<0>;
v0x555db74c2dd0_0 .net "S", 0 0, L_0x555db7dbaef0;  1 drivers
v0x555db74c2450_0 .net "a", 0 0, L_0x555db7dbb250;  1 drivers
v0x555db74c1560_0 .net "b", 0 0, L_0x555db7dbb380;  1 drivers
v0x555db74c11b0_0 .net "cin", 0 0, L_0x555db7dba9c0;  alias, 1 drivers
v0x555db74c05e0_0 .net "cout", 0 0, L_0x555db7dbb110;  alias, 1 drivers
v0x555db74bfc60_0 .net "cout1", 0 0, L_0x555db7dbae60;  1 drivers
v0x555db74bfd00_0 .net "cout2", 0 0, L_0x555db7dbb080;  1 drivers
v0x555db74bf860_0 .net "s1", 0 0, L_0x555db7dbadb0;  1 drivers
S_0x555db6f301a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f345b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbadb0 .functor XOR 1, L_0x555db7dbb250, L_0x555db7dbb380, C4<0>, C4<0>;
L_0x555db7dbae60 .functor AND 1, L_0x555db7dbb250, L_0x555db7dbb380, C4<1>, C4<1>;
v0x555db74c8a30_0 .net "S", 0 0, L_0x555db7dbadb0;  alias, 1 drivers
v0x555db74c8af0_0 .net "a", 0 0, L_0x555db7dbb250;  alias, 1 drivers
v0x555db74c8680_0 .net "b", 0 0, L_0x555db7dbb380;  alias, 1 drivers
v0x555db74c7ab0_0 .net "cout", 0 0, L_0x555db7dbae60;  alias, 1 drivers
S_0x555db6f2d970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f345b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbaef0 .functor XOR 1, L_0x555db7dba9c0, L_0x555db7dbadb0, C4<0>, C4<0>;
L_0x555db7dbb080 .functor AND 1, L_0x555db7dba9c0, L_0x555db7dbadb0, C4<1>, C4<1>;
v0x555db74c7130_0 .net "S", 0 0, L_0x555db7dbaef0;  alias, 1 drivers
v0x555db74c71f0_0 .net "a", 0 0, L_0x555db7dba9c0;  alias, 1 drivers
v0x555db74c6c90_0 .net "b", 0 0, L_0x555db7dbadb0;  alias, 1 drivers
v0x555db74c4ee0_0 .net "cout", 0 0, L_0x555db7dbb080;  alias, 1 drivers
S_0x555db6f2b240 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db74c1660 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db6f28b10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f2b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbb730 .functor OR 1, L_0x555db7dbb4d0, L_0x555db7dbb6a0, C4<0>, C4<0>;
v0x555db74b9f20_0 .net "S", 0 0, L_0x555db7dbb560;  1 drivers
v0x555db74b9a80_0 .net "a", 0 0, L_0x555db7dbb870;  1 drivers
v0x555db74b27b0_0 .net "b", 0 0, L_0x555db7dbb9a0;  1 drivers
v0x555db74ad610_0 .net "cin", 0 0, L_0x555db7dbb110;  alias, 1 drivers
v0x555db74b0c50_0 .net "cout", 0 0, L_0x555db7dbb730;  alias, 1 drivers
v0x555db74ad9a0_0 .net "cout1", 0 0, L_0x555db7dbb4d0;  1 drivers
v0x555db74ada40_0 .net "cout2", 0 0, L_0x555db7dbb6a0;  1 drivers
v0x555db74b0480_0 .net "s1", 0 0, L_0x555db7dbb420;  1 drivers
S_0x555db6f263e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f28b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbb420 .functor XOR 1, L_0x555db7dbb870, L_0x555db7dbb9a0, C4<0>, C4<0>;
L_0x555db7dbb4d0 .functor AND 1, L_0x555db7dbb870, L_0x555db7dbb9a0, C4<1>, C4<1>;
v0x555db74bf1a0_0 .net "S", 0 0, L_0x555db7dbb420;  alias, 1 drivers
v0x555db74bf240_0 .net "a", 0 0, L_0x555db7dbb870;  alias, 1 drivers
v0x555db74bd090_0 .net "b", 0 0, L_0x555db7dbb9a0;  alias, 1 drivers
v0x555db74bc710_0 .net "cout", 0 0, L_0x555db7dbb4d0;  alias, 1 drivers
S_0x555db6f23cb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f28b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbb560 .functor XOR 1, L_0x555db7dbb110, L_0x555db7dbb420, C4<0>, C4<0>;
L_0x555db7dbb6a0 .functor AND 1, L_0x555db7dbb110, L_0x555db7dbb420, C4<1>, C4<1>;
v0x555db74bb820_0 .net "S", 0 0, L_0x555db7dbb560;  alias, 1 drivers
v0x555db74bb8c0_0 .net "a", 0 0, L_0x555db7dbb110;  alias, 1 drivers
v0x555db74bb470_0 .net "b", 0 0, L_0x555db7dbb420;  alias, 1 drivers
v0x555db74ba8a0_0 .net "cout", 0 0, L_0x555db7dbb6a0;  alias, 1 drivers
S_0x555db6f21580 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db74b28b0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db6f1ee50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f21580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbbe10 .functor OR 1, L_0x555db7dbbbf0, L_0x555db7dbbd80, C4<0>, C4<0>;
v0x555db74aaa20_0 .net "S", 0 0, L_0x555db7dbbc80;  1 drivers
v0x555db74a2680_0 .net "a", 0 0, L_0x555db7dbbf50;  1 drivers
v0x555db74a12b0_0 .net "b", 0 0, L_0x555db7dbc080;  1 drivers
v0x555db74a0aa0_0 .net "cin", 0 0, L_0x555db7dbb730;  alias, 1 drivers
v0x555db74a5fc0_0 .net "cout", 0 0, L_0x555db7dbbe10;  alias, 1 drivers
v0x555db74a9600_0 .net "cout1", 0 0, L_0x555db7dbbbf0;  1 drivers
v0x555db74a96a0_0 .net "cout2", 0 0, L_0x555db7dbbd80;  1 drivers
v0x555db74a6350_0 .net "s1", 0 0, L_0x555db7dbbb40;  1 drivers
S_0x555db6edb1a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f1ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbbb40 .functor XOR 1, L_0x555db7dbbf50, L_0x555db7dbc080, C4<0>, C4<0>;
L_0x555db7dbbbf0 .functor AND 1, L_0x555db7dbbf50, L_0x555db7dbc080, C4<1>, C4<1>;
v0x555db74aed60_0 .net "S", 0 0, L_0x555db7dbbb40;  alias, 1 drivers
v0x555db74aee00_0 .net "a", 0 0, L_0x555db7dbbf50;  alias, 1 drivers
v0x555db74ae3e0_0 .net "b", 0 0, L_0x555db7dbc080;  alias, 1 drivers
v0x555db74adf40_0 .net "cout", 0 0, L_0x555db7dbbbf0;  alias, 1 drivers
S_0x555db6f03b50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f1ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbbc80 .functor XOR 1, L_0x555db7dbb730, L_0x555db7dbbb40, C4<0>, C4<0>;
L_0x555db7dbbd80 .functor AND 1, L_0x555db7dbb730, L_0x555db7dbbb40, C4<1>, C4<1>;
v0x555db74ac500_0 .net "S", 0 0, L_0x555db7dbbc80;  alias, 1 drivers
v0x555db74ac5a0_0 .net "a", 0 0, L_0x555db7dbb730;  alias, 1 drivers
v0x555db74ab840_0 .net "b", 0 0, L_0x555db7dbbb40;  alias, 1 drivers
v0x555db74aaec0_0 .net "cout", 0 0, L_0x555db7dbbd80;  alias, 1 drivers
S_0x555db6f01320 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db74a13b0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db6efebf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f01320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbc4a0 .functor OR 1, L_0x555db7dbc1f0, L_0x555db7dbc410, C4<0>, C4<0>;
v0x555db74a3870_0 .net "S", 0 0, L_0x555db7dbc280;  1 drivers
v0x555db74991c0_0 .net "a", 0 0, L_0x555db7dbc5e0;  1 drivers
v0x555db749f810_0 .net "b", 0 0, L_0x555db7dbc710;  1 drivers
v0x555db7499550_0 .net "cin", 0 0, L_0x555db7dbbe10;  alias, 1 drivers
v0x555db749f0e0_0 .net "cout", 0 0, L_0x555db7dbc4a0;  alias, 1 drivers
v0x555db749d060_0 .net "cout1", 0 0, L_0x555db7dbc1f0;  1 drivers
v0x555db749d100_0 .net "cout2", 0 0, L_0x555db7dbc410;  1 drivers
v0x555db749c6e0_0 .net "s1", 0 0, L_0x555db7dbbad0;  1 drivers
S_0x555db6efc4c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6efebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbbad0 .functor XOR 1, L_0x555db7dbc5e0, L_0x555db7dbc710, C4<0>, C4<0>;
L_0x555db7dbc1f0 .functor AND 1, L_0x555db7dbc5e0, L_0x555db7dbc710, C4<1>, C4<1>;
v0x555db74a8e30_0 .net "S", 0 0, L_0x555db7dbbad0;  alias, 1 drivers
v0x555db74a8ed0_0 .net "a", 0 0, L_0x555db7dbc5e0;  alias, 1 drivers
v0x555db74a7710_0 .net "b", 0 0, L_0x555db7dbc710;  alias, 1 drivers
v0x555db74a6d90_0 .net "cout", 0 0, L_0x555db7dbc1f0;  alias, 1 drivers
S_0x555db6ef9d90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6efebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbc280 .functor XOR 1, L_0x555db7dbbe10, L_0x555db7dbbad0, C4<0>, C4<0>;
L_0x555db7dbc410 .functor AND 1, L_0x555db7dbbe10, L_0x555db7dbbad0, C4<1>, C4<1>;
v0x555db74a68f0_0 .net "S", 0 0, L_0x555db7dbc280;  alias, 1 drivers
v0x555db74a6990_0 .net "a", 0 0, L_0x555db7dbbe10;  alias, 1 drivers
v0x555db74a4eb0_0 .net "b", 0 0, L_0x555db7dbbad0;  alias, 1 drivers
v0x555db74a41f0_0 .net "cout", 0 0, L_0x555db7dbc410;  alias, 1 drivers
S_0x555db6ef7660 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db749f910 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db6ef4f30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ef7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbcc30 .functor OR 1, L_0x555db7dbc980, L_0x555db7dbcba0, C4<0>, C4<0>;
v0x555db74963a0_0 .net "S", 0 0, L_0x555db7dbca10;  1 drivers
v0x555db7495c50_0 .net "a", 0 0, L_0x555db7dbcd70;  1 drivers
v0x555db7495360_0 .net "b", 0 0, L_0x555db7dbcea0;  1 drivers
v0x555db7494fb0_0 .net "cin", 0 0, L_0x555db7dbc4a0;  alias, 1 drivers
v0x555db74943e0_0 .net "cout", 0 0, L_0x555db7dbcc30;  alias, 1 drivers
v0x555db7493a60_0 .net "cout1", 0 0, L_0x555db7dbc980;  1 drivers
v0x555db7493b00_0 .net "cout2", 0 0, L_0x555db7dbcba0;  1 drivers
v0x555db74935c0_0 .net "s1", 0 0, L_0x555db7dbc8d0;  1 drivers
S_0x555db6ef2800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ef4f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbc8d0 .functor XOR 1, L_0x555db7dbcd70, L_0x555db7dbcea0, C4<0>, C4<0>;
L_0x555db7dbc980 .functor AND 1, L_0x555db7dbcd70, L_0x555db7dbcea0, C4<1>, C4<1>;
v0x555db749b7f0_0 .net "S", 0 0, L_0x555db7dbc8d0;  alias, 1 drivers
v0x555db749b890_0 .net "a", 0 0, L_0x555db7dbcd70;  alias, 1 drivers
v0x555db749b440_0 .net "b", 0 0, L_0x555db7dbcea0;  alias, 1 drivers
v0x555db749a870_0 .net "cout", 0 0, L_0x555db7dbc980;  alias, 1 drivers
S_0x555db6ebfbb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ef4f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbca10 .functor XOR 1, L_0x555db7dbc4a0, L_0x555db7dbc8d0, C4<0>, C4<0>;
L_0x555db7dbcba0 .functor AND 1, L_0x555db7dbc4a0, L_0x555db7dbc8d0, C4<1>, C4<1>;
v0x555db7499ef0_0 .net "S", 0 0, L_0x555db7dbca10;  alias, 1 drivers
v0x555db7499f90_0 .net "a", 0 0, L_0x555db7dbc4a0;  alias, 1 drivers
v0x555db7499a50_0 .net "b", 0 0, L_0x555db7dbc8d0;  alias, 1 drivers
v0x555db7496d20_0 .net "cout", 0 0, L_0x555db7dbcba0;  alias, 1 drivers
S_0x555db6ebd3c0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db7495460 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db6ebac90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ebd3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbd340 .functor OR 1, L_0x555db7dbd120, L_0x555db7dbd2b0, C4<0>, C4<0>;
v0x555db7469020_0 .net "S", 0 0, L_0x555db7dbd1b0;  1 drivers
v0x555db745b240_0 .net "a", 0 0, L_0x555db7dbd480;  1 drivers
v0x555db744b3c0_0 .net "b", 0 0, L_0x555db7dbd5b0;  1 drivers
v0x555db74856d0_0 .net "cin", 0 0, L_0x555db7dbcc30;  alias, 1 drivers
v0x555db7483620_0 .net "cout", 0 0, L_0x555db7dbd340;  alias, 1 drivers
v0x555db7482ca0_0 .net "cout1", 0 0, L_0x555db7dbd120;  1 drivers
v0x555db7482d40_0 .net "cout2", 0 0, L_0x555db7dbd2b0;  1 drivers
v0x555db7480ef0_0 .net "s1", 0 0, L_0x555db7dbd070;  1 drivers
S_0x555db6eb8560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ebac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbd070 .functor XOR 1, L_0x555db7dbd480, L_0x555db7dbd5b0, C4<0>, C4<0>;
L_0x555db7dbd120 .functor AND 1, L_0x555db7dbd480, L_0x555db7dbd5b0, C4<1>, C4<1>;
v0x555db7453bf0_0 .net "S", 0 0, L_0x555db7dbd070;  alias, 1 drivers
v0x555db7453c90_0 .net "a", 0 0, L_0x555db7dbd480;  alias, 1 drivers
v0x555db744cc90_0 .net "b", 0 0, L_0x555db7dbd5b0;  alias, 1 drivers
v0x555db744c8b0_0 .net "cout", 0 0, L_0x555db7dbd120;  alias, 1 drivers
S_0x555db6eb5e30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ebac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbd1b0 .functor XOR 1, L_0x555db7dbcc30, L_0x555db7dbd070, C4<0>, C4<0>;
L_0x555db7dbd2b0 .functor AND 1, L_0x555db7dbcc30, L_0x555db7dbd070, C4<1>, C4<1>;
v0x555db747b030_0 .net "S", 0 0, L_0x555db7dbd1b0;  alias, 1 drivers
v0x555db747b0d0_0 .net "a", 0 0, L_0x555db7dbcc30;  alias, 1 drivers
v0x555db7470210_0 .net "b", 0 0, L_0x555db7dbd070;  alias, 1 drivers
v0x555db746efd0_0 .net "cout", 0 0, L_0x555db7dbd2b0;  alias, 1 drivers
S_0x555db6eef7d0 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db744b4c0 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db6eecfa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6eef7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbdaf0 .functor OR 1, L_0x555db7dbd840, L_0x555db7dbda60, C4<0>, C4<0>;
v0x555db747b790_0 .net "S", 0 0, L_0x555db7dbd8d0;  1 drivers
v0x555db747b390_0 .net "a", 0 0, L_0x555db7dbcfd0;  1 drivers
v0x555db7462a10_0 .net "b", 0 0, L_0x555db7dbdcc0;  1 drivers
v0x555db74622e0_0 .net "cin", 0 0, L_0x555db7dbd340;  alias, 1 drivers
v0x555db74601d0_0 .net "cout", 0 0, L_0x555db7dbdaf0;  alias, 1 drivers
v0x555db745f850_0 .net "cout1", 0 0, L_0x555db7dbd840;  1 drivers
v0x555db745f8f0_0 .net "cout2", 0 0, L_0x555db7dbda60;  1 drivers
v0x555db745e960_0 .net "s1", 0 0, L_0x555db7dbd790;  1 drivers
S_0x555db6eea870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6eecfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbd790 .functor XOR 1, L_0x555db7dbcfd0, L_0x555db7dbdcc0, C4<0>, C4<0>;
L_0x555db7dbd840 .functor AND 1, L_0x555db7dbcfd0, L_0x555db7dbdcc0, C4<1>, C4<1>;
v0x555db7480570_0 .net "S", 0 0, L_0x555db7dbd790;  alias, 1 drivers
v0x555db7480610_0 .net "a", 0 0, L_0x555db7dbcfd0;  alias, 1 drivers
v0x555db747e7c0_0 .net "b", 0 0, L_0x555db7dbdcc0;  alias, 1 drivers
v0x555db747de40_0 .net "cout", 0 0, L_0x555db7dbd840;  alias, 1 drivers
S_0x555db6ee8140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6eecfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbd8d0 .functor XOR 1, L_0x555db7dbd340, L_0x555db7dbd790, C4<0>, C4<0>;
L_0x555db7dbda60 .functor AND 1, L_0x555db7dbd340, L_0x555db7dbd790, C4<1>, C4<1>;
v0x555db747cf50_0 .net "S", 0 0, L_0x555db7dbd8d0;  alias, 1 drivers
v0x555db747cff0_0 .net "a", 0 0, L_0x555db7dbd340;  alias, 1 drivers
v0x555db747cba0_0 .net "b", 0 0, L_0x555db7dbd790;  alias, 1 drivers
v0x555db747bfd0_0 .net "cout", 0 0, L_0x555db7dbda60;  alias, 1 drivers
S_0x555db6ee5a10 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db7462b10 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db6ee32e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ee5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbe210 .functor OR 1, L_0x555db7dbdf60, L_0x555db7dbe180, C4<0>, C4<0>;
v0x555db74764f0_0 .net "S", 0 0, L_0x555db7dbdff0;  1 drivers
v0x555db7475b70_0 .net "a", 0 0, L_0x555db7dbe350;  1 drivers
v0x555db7473dc0_0 .net "b", 0 0, L_0x555db7dbe480;  1 drivers
v0x555db7473440_0 .net "cin", 0 0, L_0x555db7dbdaf0;  alias, 1 drivers
v0x555db7472550_0 .net "cout", 0 0, L_0x555db7dbe210;  alias, 1 drivers
v0x555db74721a0_0 .net "cout1", 0 0, L_0x555db7dbdf60;  1 drivers
v0x555db7472240_0 .net "cout2", 0 0, L_0x555db7dbe180;  1 drivers
v0x555db74715d0_0 .net "s1", 0 0, L_0x555db7dbdeb0;  1 drivers
S_0x555db6ee0bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ee32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbdeb0 .functor XOR 1, L_0x555db7dbe350, L_0x555db7dbe480, C4<0>, C4<0>;
L_0x555db7dbdf60 .functor AND 1, L_0x555db7dbe350, L_0x555db7dbe480, C4<1>, C4<1>;
v0x555db745e5b0_0 .net "S", 0 0, L_0x555db7dbdeb0;  alias, 1 drivers
v0x555db745e650_0 .net "a", 0 0, L_0x555db7dbe350;  alias, 1 drivers
v0x555db745d9e0_0 .net "b", 0 0, L_0x555db7dbe480;  alias, 1 drivers
v0x555db745d060_0 .net "cout", 0 0, L_0x555db7dbdf60;  alias, 1 drivers
S_0x555db6ede480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ee32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbdff0 .functor XOR 1, L_0x555db7dbdaf0, L_0x555db7dbdeb0, C4<0>, C4<0>;
L_0x555db7dbe180 .functor AND 1, L_0x555db7dbdaf0, L_0x555db7dbdeb0, C4<1>, C4<1>;
v0x555db745cbc0_0 .net "S", 0 0, L_0x555db7dbdff0;  alias, 1 drivers
v0x555db745cc60_0 .net "a", 0 0, L_0x555db7dbdaf0;  alias, 1 drivers
v0x555db7478c20_0 .net "b", 0 0, L_0x555db7dbdeb0;  alias, 1 drivers
v0x555db74782a0_0 .net "cout", 0 0, L_0x555db7dbe180;  alias, 1 drivers
S_0x555db6ecce20 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db7473ec0 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db6ed9700 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ecce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbe9e0 .functor OR 1, L_0x555db7dbe730, L_0x555db7dbe950, C4<0>, C4<0>;
v0x555db746acd0_0 .net "S", 0 0, L_0x555db7dbe7c0;  1 drivers
v0x555db746a100_0 .net "a", 0 0, L_0x555db7dbeb20;  1 drivers
v0x555db7469780_0 .net "b", 0 0, L_0x555db7dbee60;  1 drivers
v0x555db7469380_0 .net "cin", 0 0, L_0x555db7dbe210;  alias, 1 drivers
v0x555db7468cc0_0 .net "cout", 0 0, L_0x555db7dbe9e0;  alias, 1 drivers
v0x555db7466bb0_0 .net "cout1", 0 0, L_0x555db7dbe730;  1 drivers
v0x555db7466c50_0 .net "cout2", 0 0, L_0x555db7dbe950;  1 drivers
v0x555db7466230_0 .net "s1", 0 0, L_0x555db7dbe680;  1 drivers
S_0x555db6ed6f10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ed9700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbe680 .functor XOR 1, L_0x555db7dbeb20, L_0x555db7dbee60, C4<0>, C4<0>;
L_0x555db7dbe730 .functor AND 1, L_0x555db7dbeb20, L_0x555db7dbee60, C4<1>, C4<1>;
v0x555db7470c50_0 .net "S", 0 0, L_0x555db7dbe680;  alias, 1 drivers
v0x555db7470cf0_0 .net "a", 0 0, L_0x555db7dbeb20;  alias, 1 drivers
v0x555db74707b0_0 .net "b", 0 0, L_0x555db7dbee60;  alias, 1 drivers
v0x555db746ea00_0 .net "cout", 0 0, L_0x555db7dbe730;  alias, 1 drivers
S_0x555db6ed47e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ed9700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbe7c0 .functor XOR 1, L_0x555db7dbe210, L_0x555db7dbe680, C4<0>, C4<0>;
L_0x555db7dbe950 .functor AND 1, L_0x555db7dbe210, L_0x555db7dbe680, C4<1>, C4<1>;
v0x555db746c8f0_0 .net "S", 0 0, L_0x555db7dbe7c0;  alias, 1 drivers
v0x555db746c990_0 .net "a", 0 0, L_0x555db7dbe210;  alias, 1 drivers
v0x555db746bf70_0 .net "b", 0 0, L_0x555db7dbe680;  alias, 1 drivers
v0x555db746b080_0 .net "cout", 0 0, L_0x555db7dbe950;  alias, 1 drivers
S_0x555db6ed20b0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db7469880 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db6ecf980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ed20b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbf3d0 .functor OR 1, L_0x555db7dbf120, L_0x555db7dbf340, C4<0>, C4<0>;
v0x555db7457130_0 .net "S", 0 0, L_0x555db7dbf1b0;  1 drivers
v0x555db745a770_0 .net "a", 0 0, L_0x555db7dbf510;  1 drivers
v0x555db74574c0_0 .net "b", 0 0, L_0x555db7dbf640;  1 drivers
v0x555db7459fa0_0 .net "cin", 0 0, L_0x555db7dbe9e0;  alias, 1 drivers
v0x555db7458880_0 .net "cout", 0 0, L_0x555db7dbf3d0;  alias, 1 drivers
v0x555db7457f00_0 .net "cout1", 0 0, L_0x555db7dbf120;  1 drivers
v0x555db7457fa0_0 .net "cout2", 0 0, L_0x555db7dbf340;  1 drivers
v0x555db7457a60_0 .net "s1", 0 0, L_0x555db7dbf070;  1 drivers
S_0x555db6ecb1d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ecf980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbf070 .functor XOR 1, L_0x555db7dbf510, L_0x555db7dbf640, C4<0>, C4<0>;
L_0x555db7dbf120 .functor AND 1, L_0x555db7dbf510, L_0x555db7dbf640, C4<1>, C4<1>;
v0x555db7465340_0 .net "S", 0 0, L_0x555db7dbf070;  alias, 1 drivers
v0x555db74653e0_0 .net "a", 0 0, L_0x555db7dbf510;  alias, 1 drivers
v0x555db7464f90_0 .net "b", 0 0, L_0x555db7dbf640;  alias, 1 drivers
v0x555db74643c0_0 .net "cout", 0 0, L_0x555db7dbf120;  alias, 1 drivers
S_0x555db6ec8a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ecf980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbf1b0 .functor XOR 1, L_0x555db7dbe9e0, L_0x555db7dbf070, C4<0>, C4<0>;
L_0x555db7dbf340 .functor AND 1, L_0x555db7dbe9e0, L_0x555db7dbf070, C4<1>, C4<1>;
v0x555db7463a40_0 .net "S", 0 0, L_0x555db7dbf1b0;  alias, 1 drivers
v0x555db7463ae0_0 .net "a", 0 0, L_0x555db7dbe9e0;  alias, 1 drivers
v0x555db74635a0_0 .net "b", 0 0, L_0x555db7dbf070;  alias, 1 drivers
v0x555db745c2d0_0 .net "cout", 0 0, L_0x555db7dbf340;  alias, 1 drivers
S_0x555db6ec62d0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db74575c0 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db6ec3ba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ec62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dbfdd0 .functor OR 1, L_0x555db7dbfb20, L_0x555db7dbfd40, C4<0>, C4<0>;
v0x555db744fae0_0 .net "S", 0 0, L_0x555db7dbfbb0;  1 drivers
v0x555db7453120_0 .net "a", 0 0, L_0x555db7dbff10;  1 drivers
v0x555db744fe70_0 .net "b", 0 0, L_0x555db7dc0040;  1 drivers
v0x555db7452950_0 .net "cin", 0 0, L_0x555db7dbf3d0;  alias, 1 drivers
v0x555db7451230_0 .net "cout", 0 0, L_0x555db7dbfdd0;  alias, 1 drivers
v0x555db74508b0_0 .net "cout1", 0 0, L_0x555db7dbfb20;  1 drivers
v0x555db7450950_0 .net "cout2", 0 0, L_0x555db7dbfd40;  1 drivers
v0x555db7450410_0 .net "s1", 0 0, L_0x555db7dbfa70;  1 drivers
S_0x555db6e9ce20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ec3ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbfa70 .functor XOR 1, L_0x555db7dbff10, L_0x555db7dc0040, C4<0>, C4<0>;
L_0x555db7dbfb20 .functor AND 1, L_0x555db7dbff10, L_0x555db7dc0040, C4<1>, C4<1>;
v0x555db7456020_0 .net "S", 0 0, L_0x555db7dbfa70;  alias, 1 drivers
v0x555db74560c0_0 .net "a", 0 0, L_0x555db7dbff10;  alias, 1 drivers
v0x555db7455360_0 .net "b", 0 0, L_0x555db7dc0040;  alias, 1 drivers
v0x555db74549e0_0 .net "cout", 0 0, L_0x555db7dbfb20;  alias, 1 drivers
S_0x555db6eb21d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ec3ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dbfbb0 .functor XOR 1, L_0x555db7dbf3d0, L_0x555db7dbfa70, C4<0>, C4<0>;
L_0x555db7dbfd40 .functor AND 1, L_0x555db7dbf3d0, L_0x555db7dbfa70, C4<1>, C4<1>;
v0x555db7454540_0 .net "S", 0 0, L_0x555db7dbfbb0;  alias, 1 drivers
v0x555db74545e0_0 .net "a", 0 0, L_0x555db7dbf3d0;  alias, 1 drivers
v0x555db744c1a0_0 .net "b", 0 0, L_0x555db7dbfa70;  alias, 1 drivers
v0x555db744add0_0 .net "cout", 0 0, L_0x555db7dbfd40;  alias, 1 drivers
S_0x555db6eafa00 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db6f09e80;
 .timescale 0 0;
P_0x555db744ff70 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db6ead2d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6eafa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc05d0 .functor OR 1, L_0x555db7dc0320, L_0x555db7dc0540, C4<0>, C4<0>;
v0x555db743f590_0 .net "S", 0 0, L_0x555db7dc03b0;  1 drivers
v0x555db7434770_0 .net "a", 0 0, L_0x555db7dc06d0;  1 drivers
v0x555db7433530_0 .net "b", 0 0, L_0x555db7dc0800;  1 drivers
v0x555db742d580_0 .net "cin", 0 0, L_0x555db7dbfdd0;  alias, 1 drivers
v0x555db741f7a0_0 .net "cout", 0 0, L_0x555db7dc05d0;  alias, 1 drivers
v0x555db740f920_0 .net "cout1", 0 0, L_0x555db7dc0320;  1 drivers
v0x555db740f9c0_0 .net "cout2", 0 0, L_0x555db7dc0540;  1 drivers
v0x555db7449c30_0 .net "s1", 0 0, L_0x555db7dc0270;  1 drivers
S_0x555db6eaaba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ead2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc0270 .functor XOR 1, L_0x555db7dc06d0, L_0x555db7dc0800, C4<0>, C4<0>;
L_0x555db7dc0320 .functor AND 1, L_0x555db7dc06d0, L_0x555db7dc0800, C4<1>, C4<1>;
v0x555db744e9d0_0 .net "S", 0 0, L_0x555db7dc0270;  alias, 1 drivers
v0x555db744ea70_0 .net "a", 0 0, L_0x555db7dc06d0;  alias, 1 drivers
v0x555db744dd10_0 .net "b", 0 0, L_0x555db7dc0800;  alias, 1 drivers
v0x555db744d390_0 .net "cout", 0 0, L_0x555db7dc0320;  alias, 1 drivers
S_0x555db6e8ed40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ead2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc03b0 .functor XOR 1, L_0x555db7dbfdd0, L_0x555db7dc0270, C4<0>, C4<0>;
L_0x555db7dc0540 .functor AND 1, L_0x555db7dbfdd0, L_0x555db7dc0270, C4<1>, C4<1>;
v0x555db7418150_0 .net "S", 0 0, L_0x555db7dc03b0;  alias, 1 drivers
v0x555db74181f0_0 .net "a", 0 0, L_0x555db7dbfdd0;  alias, 1 drivers
v0x555db74111f0_0 .net "b", 0 0, L_0x555db7dc0270;  alias, 1 drivers
v0x555db7410e10_0 .net "cout", 0 0, L_0x555db7dc0540;  alias, 1 drivers
S_0x555db6e8c5b0 .scope module, "ins12" "karatsuba_8" 3 162, 3 131 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x555db7e5faf0 .functor XOR 1, L_0x555db7e24be0, L_0x555db7e29540, C4<0>, C4<0>;
v0x555db7983960_0 .net "X", 7 0, L_0x555db7e76e40;  1 drivers
v0x555db7983a00_0 .net "Y", 7 0, L_0x555db7e76ee0;  1 drivers
v0x555db7983aa0_0 .net "Z", 15 0, L_0x555db7e76bf0;  alias, 1 drivers
L_0x7f49c55bfd40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7983b40_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55bfd40;  1 drivers
v0x555db7983be0_0 .net *"_ivl_24", 0 0, L_0x555db7e5faf0;  1 drivers
L_0x7f49c55bff38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db7983c80_0 .net/2u *"_ivl_28", 7 0, L_0x7f49c55bff38;  1 drivers
L_0x7f49c55bff80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555db7983d20_0 .net/2u *"_ivl_32", 2 0, L_0x7f49c55bff80;  1 drivers
L_0x7f49c55bffc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7983dc0_0 .net/2u *"_ivl_34", 3 0, L_0x7f49c55bffc8;  1 drivers
L_0x7f49c55c0010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db7983e60_0 .net/2u *"_ivl_38", 7 0, L_0x7f49c55c0010;  1 drivers
v0x555db7983f00_0 .net "a", 3 0, L_0x555db7e24990;  1 drivers
v0x555db7983fa0_0 .net "a_abs", 3 0, L_0x555db7e26bf0;  1 drivers
v0x555db7984040_0 .net "b", 3 0, L_0x555db7e292d0;  1 drivers
v0x555db79840e0_0 .net "b_abs", 3 0, L_0x555db7e2b6d0;  1 drivers
v0x555db7984180_0 .net "c3", 0 0, L_0x555db7e6f0d0;  1 drivers
v0x555db7984220_0 .net "c4", 0 0, L_0x555db7e76db0;  1 drivers
v0x555db79842c0_0 .net "neg_a", 0 0, L_0x555db7e24be0;  1 drivers
v0x555db7984360_0 .net "neg_b", 0 0, L_0x555db7e29540;  1 drivers
v0x555db7984510_0 .net "temp", 15 0, L_0x555db7e6ef10;  1 drivers
v0x555db79845b0_0 .net "term1", 15 0, L_0x555db7e66e70;  1 drivers
v0x555db7984650_0 .net "term2", 15 0, L_0x555db7e66fb0;  1 drivers
v0x555db79846f0_0 .net "term3", 15 0, L_0x555db7e67160;  1 drivers
v0x555db7984790_0 .net "z0", 7 0, L_0x555db7e22670;  1 drivers
v0x555db7984830_0 .net "z1_1", 8 0, L_0x555db7e5fb60;  1 drivers
v0x555db79848d0_0 .net "z1_3", 7 0, L_0x555db7e5bfd0;  1 drivers
v0x555db7984970_0 .net "z1_3_pad", 8 0, L_0x555db7e5c150;  1 drivers
v0x555db7984a10_0 .net "z1_4", 8 0, L_0x555db7e5f970;  1 drivers
v0x555db7984ab0_0 .net "z1_pad", 8 0, L_0x555db7e66cb0;  1 drivers
v0x555db7984b50_0 .net "z2", 7 0, L_0x555db7df3d50;  1 drivers
L_0x555db7df3f60 .part L_0x555db7e76e40, 4, 4;
L_0x555db7df4000 .part L_0x555db7e76ee0, 4, 4;
L_0x555db7e227f0 .part L_0x555db7e76e40, 0, 4;
L_0x555db7e22890 .part L_0x555db7e76ee0, 0, 4;
L_0x555db7e26dd0 .part L_0x555db7e76e40, 0, 4;
L_0x555db7e26e70 .part L_0x555db7e76e40, 4, 4;
L_0x555db7e2b8b0 .part L_0x555db7e76ee0, 4, 4;
L_0x555db7e2b950 .part L_0x555db7e76ee0, 0, 4;
L_0x555db7e5c150 .concat [ 8 1 0 0], L_0x555db7e5bfd0, L_0x7f49c55bfd40;
L_0x555db7e5fb60 .functor MUXZ 9, L_0x555db7e5c150, L_0x555db7e5f970, L_0x555db7e5faf0, C4<>;
L_0x555db7e66e70 .concat [ 8 8 0 0], L_0x555db7e22670, L_0x7f49c55bff38;
L_0x555db7e66fb0 .concat [ 4 9 3 0], L_0x7f49c55bffc8, L_0x555db7e66cb0, L_0x7f49c55bff80;
L_0x555db7e67160 .concat [ 8 8 0 0], L_0x7f49c55c0010, L_0x555db7df3d50;
S_0x555db6ea77d0 .scope module, "ins1" "subtractor_Nbit" 3 140, 3 36 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6e1a4f0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000100>;
L_0x555db7e24a30 .functor NOT 4, L_0x555db7e26e70, C4<0000>, C4<0000>, C4<0000>;
L_0x7f49c55be870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e24920 .functor BUFZ 1, L_0x7f49c55be870, C4<0>, C4<0>, C4<0>;
L_0x555db7e24be0 .functor NOT 1, L_0x555db7e24b40, C4<0>, C4<0>, C4<0>;
v0x555db73fa1f0_0 .net "D", 3 0, L_0x555db7e24990;  alias, 1 drivers
v0x555db73f99b0_0 .net *"_ivl_35", 0 0, L_0x555db7e24920;  1 drivers
v0x555db73f9a70_0 .net "a", 3 0, L_0x555db7e26dd0;  1 drivers
v0x555db73f9600_0 .net "abs_D", 3 0, L_0x555db7e26bf0;  alias, 1 drivers
v0x555db73f96c0_0 .net "b", 3 0, L_0x555db7e26e70;  1 drivers
v0x555db73f7f80_0 .net "b_comp", 3 0, L_0x555db7e24a30;  1 drivers
v0x555db73f7030_0 .net "carry", 4 0, L_0x555db7e24aa0;  1 drivers
v0x555db73f66b0_0 .net "cin", 0 0, L_0x7f49c55be870;  1 drivers
v0x555db73f6770_0 .net "is_pos", 0 0, L_0x555db7e24b40;  1 drivers
v0x555db73f5f60_0 .net "negative", 0 0, L_0x555db7e24be0;  alias, 1 drivers
v0x555db73f6000_0 .net "twos", 3 0, L_0x555db7e26a30;  1 drivers
L_0x555db7e22dd0 .part L_0x555db7e26dd0, 0, 1;
L_0x555db7e22f00 .part L_0x555db7e24a30, 0, 1;
L_0x555db7e23030 .part L_0x555db7e24aa0, 0, 1;
L_0x555db7e234c0 .part L_0x555db7e26dd0, 1, 1;
L_0x555db7e235f0 .part L_0x555db7e24a30, 1, 1;
L_0x555db7e23720 .part L_0x555db7e24aa0, 1, 1;
L_0x555db7e23ca0 .part L_0x555db7e26dd0, 2, 1;
L_0x555db7e23dd0 .part L_0x555db7e24a30, 2, 1;
L_0x555db7e23f50 .part L_0x555db7e24aa0, 2, 1;
L_0x555db7e243e0 .part L_0x555db7e26dd0, 3, 1;
L_0x555db7e245a0 .part L_0x555db7e24a30, 3, 1;
L_0x555db7e24760 .part L_0x555db7e24aa0, 3, 1;
L_0x555db7e24990 .concat8 [ 1 1 1 1], L_0x555db7e22b50, L_0x555db7e23240, L_0x555db7e23a20, L_0x555db7e24160;
LS_0x555db7e24aa0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e24920, L_0x555db7e22d60, L_0x555db7e23450, L_0x555db7e23c30;
LS_0x555db7e24aa0_0_4 .concat8 [ 1 0 0 0], L_0x555db7e24370;
L_0x555db7e24aa0 .concat8 [ 4 1 0 0], LS_0x555db7e24aa0_0_0, LS_0x555db7e24aa0_0_4;
L_0x555db7e24b40 .part L_0x555db7e24aa0, 4, 1;
L_0x555db7e26bf0 .functor MUXZ 4, L_0x555db7e26a30, L_0x555db7e24990, L_0x555db7e24b40, C4<>;
S_0x555db6ea5000 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6ea77d0;
 .timescale 0 0;
P_0x555db6df9740 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6ea28d0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6ea5000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e22d60 .functor OR 1, L_0x555db7e22a90, L_0x555db7e22cf0, C4<0>, C4<0>;
v0x555db7430e50_0 .net "S", 0 0, L_0x555db7e22b50;  1 drivers
v0x555db74304d0_0 .net "a", 0 0, L_0x555db7e22dd0;  1 drivers
v0x555db742f5e0_0 .net "b", 0 0, L_0x555db7e22f00;  1 drivers
v0x555db742f230_0 .net "cin", 0 0, L_0x555db7e23030;  1 drivers
v0x555db742e660_0 .net "cout", 0 0, L_0x555db7e22d60;  1 drivers
v0x555db742e700_0 .net "cout1", 0 0, L_0x555db7e22a90;  1 drivers
v0x555db742dce0_0 .net "cout2", 0 0, L_0x555db7e22cf0;  1 drivers
v0x555db742d8e0_0 .net "s1", 0 0, L_0x555db7e22980;  1 drivers
S_0x555db6ea01a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ea28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e22980 .functor XOR 1, L_0x555db7e22dd0, L_0x555db7e22f00, C4<0>, C4<0>;
L_0x555db7e22a90 .functor AND 1, L_0x555db7e22dd0, L_0x555db7e22f00, C4<1>, C4<1>;
v0x555db7436ab0_0 .net "S", 0 0, L_0x555db7e22980;  alias, 1 drivers
v0x555db7436b50_0 .net "a", 0 0, L_0x555db7e22dd0;  alias, 1 drivers
v0x555db7436700_0 .net "b", 0 0, L_0x555db7e22f00;  alias, 1 drivers
v0x555db7435b30_0 .net "cout", 0 0, L_0x555db7e22a90;  alias, 1 drivers
S_0x555db6e9b460 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ea28d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e22b50 .functor XOR 1, L_0x555db7e23030, L_0x555db7e22980, C4<0>, C4<0>;
L_0x555db7e22cf0 .functor AND 1, L_0x555db7e23030, L_0x555db7e22980, C4<1>, C4<1>;
v0x555db74351b0_0 .net "S", 0 0, L_0x555db7e22b50;  alias, 1 drivers
v0x555db7435270_0 .net "a", 0 0, L_0x555db7e23030;  alias, 1 drivers
v0x555db7434d10_0 .net "b", 0 0, L_0x555db7e22980;  alias, 1 drivers
v0x555db7432f60_0 .net "cout", 0 0, L_0x555db7e22cf0;  alias, 1 drivers
S_0x555db6e98cd0 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db6ea77d0;
 .timescale 0 0;
P_0x555db742f6e0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db6e95720 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6e98cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e23450 .functor OR 1, L_0x555db7e231d0, L_0x555db7e233e0, C4<0>, C4<0>;
v0x555db7427fa0_0 .net "S", 0 0, L_0x555db7e23240;  1 drivers
v0x555db7427b00_0 .net "a", 0 0, L_0x555db7e234c0;  1 drivers
v0x555db7420830_0 .net "b", 0 0, L_0x555db7e235f0;  1 drivers
v0x555db741b690_0 .net "cin", 0 0, L_0x555db7e23720;  1 drivers
v0x555db741ecd0_0 .net "cout", 0 0, L_0x555db7e23450;  1 drivers
v0x555db741ed70_0 .net "cout1", 0 0, L_0x555db7e231d0;  1 drivers
v0x555db741ba20_0 .net "cout2", 0 0, L_0x555db7e233e0;  1 drivers
v0x555db741e500_0 .net "s1", 0 0, L_0x555db7e23160;  1 drivers
S_0x555db6e92f90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e95720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e23160 .functor XOR 1, L_0x555db7e234c0, L_0x555db7e235f0, C4<0>, C4<0>;
L_0x555db7e231d0 .functor AND 1, L_0x555db7e234c0, L_0x555db7e235f0, C4<1>, C4<1>;
v0x555db742d220_0 .net "S", 0 0, L_0x555db7e23160;  alias, 1 drivers
v0x555db742d2e0_0 .net "a", 0 0, L_0x555db7e234c0;  alias, 1 drivers
v0x555db742b110_0 .net "b", 0 0, L_0x555db7e235f0;  alias, 1 drivers
v0x555db742a790_0 .net "cout", 0 0, L_0x555db7e231d0;  alias, 1 drivers
S_0x555db6e86ac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e95720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e23240 .functor XOR 1, L_0x555db7e23720, L_0x555db7e23160, C4<0>, C4<0>;
L_0x555db7e233e0 .functor AND 1, L_0x555db7e23720, L_0x555db7e23160, C4<1>, C4<1>;
v0x555db74298a0_0 .net "S", 0 0, L_0x555db7e23240;  alias, 1 drivers
v0x555db7429960_0 .net "a", 0 0, L_0x555db7e23720;  alias, 1 drivers
v0x555db74294f0_0 .net "b", 0 0, L_0x555db7e23160;  alias, 1 drivers
v0x555db7428920_0 .net "cout", 0 0, L_0x555db7e233e0;  alias, 1 drivers
S_0x555db6e78bf0 .scope generate, "genblk1[2]" "genblk1[2]" 3 50, 3 50 0, S_0x555db6ea77d0;
 .timescale 0 0;
P_0x555db7420930 .param/l "i" 0 3 50, +C4<010>;
S_0x555db6e7f470 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6e78bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e23c30 .functor OR 1, L_0x555db7e23960, L_0x555db7e23bc0, C4<0>, C4<0>;
v0x555db7418aa0_0 .net "S", 0 0, L_0x555db7e23a20;  1 drivers
v0x555db7418b60_0 .net "a", 0 0, L_0x555db7e23ca0;  1 drivers
v0x555db7410700_0 .net "b", 0 0, L_0x555db7e23dd0;  1 drivers
v0x555db740f330_0 .net "cin", 0 0, L_0x555db7e23f50;  1 drivers
v0x555db740eb20_0 .net "cout", 0 0, L_0x555db7e23c30;  1 drivers
v0x555db7414040_0 .net "cout1", 0 0, L_0x555db7e23960;  1 drivers
v0x555db74140e0_0 .net "cout2", 0 0, L_0x555db7e23bc0;  1 drivers
v0x555db7417680_0 .net "s1", 0 0, L_0x555db7e23850;  1 drivers
S_0x555db6e75660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e7f470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e23850 .functor XOR 1, L_0x555db7e23ca0, L_0x555db7e23dd0, C4<0>, C4<0>;
L_0x555db7e23960 .functor AND 1, L_0x555db7e23ca0, L_0x555db7e23dd0, C4<1>, C4<1>;
v0x555db741cde0_0 .net "S", 0 0, L_0x555db7e23850;  alias, 1 drivers
v0x555db741ce80_0 .net "a", 0 0, L_0x555db7e23ca0;  alias, 1 drivers
v0x555db741c460_0 .net "b", 0 0, L_0x555db7e23dd0;  alias, 1 drivers
v0x555db741bfc0_0 .net "cout", 0 0, L_0x555db7e23960;  alias, 1 drivers
S_0x555db6e72f60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e7f470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e23a20 .functor XOR 1, L_0x555db7e23f50, L_0x555db7e23850, C4<0>, C4<0>;
L_0x555db7e23bc0 .functor AND 1, L_0x555db7e23f50, L_0x555db7e23850, C4<1>, C4<1>;
v0x555db741a580_0 .net "S", 0 0, L_0x555db7e23a20;  alias, 1 drivers
v0x555db741a620_0 .net "a", 0 0, L_0x555db7e23f50;  alias, 1 drivers
v0x555db74198c0_0 .net "b", 0 0, L_0x555db7e23850;  alias, 1 drivers
v0x555db7418f40_0 .net "cout", 0 0, L_0x555db7e23bc0;  alias, 1 drivers
S_0x555db6e46940 .scope generate, "genblk1[3]" "genblk1[3]" 3 50, 3 50 0, S_0x555db6ea77d0;
 .timescale 0 0;
P_0x555db7410800 .param/l "i" 0 3 50, +C4<011>;
S_0x555db6e5bcf0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6e46940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e24370 .functor OR 1, L_0x555db7e240f0, L_0x555db7e24300, C4<0>, C4<0>;
v0x555db7412270_0 .net "S", 0 0, L_0x555db7e24160;  1 drivers
v0x555db74118f0_0 .net "a", 0 0, L_0x555db7e243e0;  1 drivers
v0x555db748bc70_0 .net "b", 0 0, L_0x555db7e245a0;  1 drivers
v0x555db74922c0_0 .net "cin", 0 0, L_0x555db7e24760;  1 drivers
v0x555db748c000_0 .net "cout", 0 0, L_0x555db7e24370;  1 drivers
v0x555db748c0a0_0 .net "cout1", 0 0, L_0x555db7e240f0;  1 drivers
v0x555db7491b90_0 .net "cout2", 0 0, L_0x555db7e24300;  1 drivers
v0x555db748fb10_0 .net "s1", 0 0, L_0x555db7e24080;  1 drivers
S_0x555db6e59520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e5bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e24080 .functor XOR 1, L_0x555db7e243e0, L_0x555db7e245a0, C4<0>, C4<0>;
L_0x555db7e240f0 .functor AND 1, L_0x555db7e243e0, L_0x555db7e245a0, C4<1>, C4<1>;
v0x555db74143d0_0 .net "S", 0 0, L_0x555db7e24080;  alias, 1 drivers
v0x555db7414490_0 .net "a", 0 0, L_0x555db7e243e0;  alias, 1 drivers
v0x555db7416eb0_0 .net "b", 0 0, L_0x555db7e245a0;  alias, 1 drivers
v0x555db7415790_0 .net "cout", 0 0, L_0x555db7e240f0;  alias, 1 drivers
S_0x555db6e56df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e5bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e24160 .functor XOR 1, L_0x555db7e24760, L_0x555db7e24080, C4<0>, C4<0>;
L_0x555db7e24300 .functor AND 1, L_0x555db7e24760, L_0x555db7e24080, C4<1>, C4<1>;
v0x555db7414e10_0 .net "S", 0 0, L_0x555db7e24160;  alias, 1 drivers
v0x555db7414ed0_0 .net "a", 0 0, L_0x555db7e24760;  alias, 1 drivers
v0x555db7414970_0 .net "b", 0 0, L_0x555db7e24080;  alias, 1 drivers
v0x555db7412f30_0 .net "cout", 0 0, L_0x555db7e24300;  alias, 1 drivers
S_0x555db6e546c0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6ea77d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x555db6dd0650 .param/l "N" 0 3 61, +C4<00000000000000000000000000000100>;
L_0x555db7e24c50 .functor NOT 4, L_0x555db7e24990, C4<0000>, C4<0000>, C4<0000>;
v0x555db73fbfc0_0 .net "cout", 0 0, L_0x555db7e26b60;  1 drivers
v0x555db73fb0d0_0 .net "i", 3 0, L_0x555db7e24990;  alias, 1 drivers
v0x555db73fb190_0 .net "o", 3 0, L_0x555db7e26a30;  alias, 1 drivers
v0x555db73fad20_0 .net "temp2", 3 0, L_0x555db7e24c50;  1 drivers
S_0x555db6e38860 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6e546c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6db31e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55be828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e26ad0 .functor BUFZ 1, L_0x7f49c55be828, C4<0>, C4<0>, C4<0>;
L_0x555db7e26b60 .functor BUFZ 1, L_0x555db7e265f0, C4<0>, C4<0>, C4<0>;
v0x555db7403550_0 .net "S", 3 0, L_0x555db7e26a30;  alias, 1 drivers
v0x555db74017a0_0 .net "a", 3 0, L_0x555db7e24c50;  alias, 1 drivers
L_0x7f49c55be7e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7400e20_0 .net "b", 3 0, L_0x7f49c55be7e0;  1 drivers
v0x555db73ff070 .array "carry", 0 4;
v0x555db73ff070_0 .net v0x555db73ff070 0, 0 0, L_0x555db7e26ad0; 1 drivers
v0x555db73ff070_1 .net v0x555db73ff070 1, 0 0, L_0x555db7e25170; 1 drivers
v0x555db73ff070_2 .net v0x555db73ff070 2, 0 0, L_0x555db7e25780; 1 drivers
v0x555db73ff070_3 .net v0x555db73ff070 3, 0 0, L_0x555db7e25ef0; 1 drivers
v0x555db73ff070_4 .net v0x555db73ff070 4, 0 0, L_0x555db7e265f0; 1 drivers
v0x555db73fe6f0_0 .net "cin", 0 0, L_0x7f49c55be828;  1 drivers
v0x555db73fc940_0 .net "cout", 0 0, L_0x555db7e26b60;  alias, 1 drivers
L_0x555db7e25270 .part L_0x555db7e24c50, 0, 1;
L_0x555db7e253a0 .part L_0x7f49c55be7e0, 0, 1;
L_0x555db7e258c0 .part L_0x555db7e24c50, 1, 1;
L_0x555db7e25a80 .part L_0x7f49c55be7e0, 1, 1;
L_0x555db7e26030 .part L_0x555db7e24c50, 2, 1;
L_0x555db7e26160 .part L_0x7f49c55be7e0, 2, 1;
L_0x555db7e266f0 .part L_0x555db7e24c50, 3, 1;
L_0x555db7e26820 .part L_0x7f49c55be7e0, 3, 1;
L_0x555db7e26a30 .concat8 [ 1 1 1 1], L_0x555db7e24f20, L_0x555db7e255b0, L_0x555db7e25cd0, L_0x555db7e263d0;
S_0x555db6e360d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6e38860;
 .timescale 0 0;
P_0x555db6dabc50 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6e512f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e360d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e25170 .functor OR 1, L_0x555db7e24e60, L_0x555db7e25070, C4<0>, C4<0>;
v0x555db74897d0_0 .net "S", 0 0, L_0x555db7e24f20;  1 drivers
v0x555db7489890_0 .net "a", 0 0, L_0x555db7e25270;  1 drivers
v0x555db7488e50_0 .net "b", 0 0, L_0x555db7e253a0;  1 drivers
v0x555db7488700_0 .net "cin", 0 0, L_0x555db7e26ad0;  alias, 1 drivers
v0x555db7487e10_0 .net "cout", 0 0, L_0x555db7e25170;  alias, 1 drivers
v0x555db7487a60_0 .net "cout1", 0 0, L_0x555db7e24e60;  1 drivers
v0x555db7487b00_0 .net "cout2", 0 0, L_0x555db7e25070;  1 drivers
v0x555db7486e90_0 .net "s1", 0 0, L_0x555db7e24da0;  1 drivers
S_0x555db6e4eb20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e512f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e24da0 .functor XOR 1, L_0x555db7e25270, L_0x555db7e253a0, C4<0>, C4<0>;
L_0x555db7e24e60 .functor AND 1, L_0x555db7e25270, L_0x555db7e253a0, C4<1>, C4<1>;
v0x555db748f190_0 .net "S", 0 0, L_0x555db7e24da0;  alias, 1 drivers
v0x555db748f230_0 .net "a", 0 0, L_0x555db7e25270;  alias, 1 drivers
v0x555db748e2a0_0 .net "b", 0 0, L_0x555db7e253a0;  alias, 1 drivers
v0x555db748def0_0 .net "cout", 0 0, L_0x555db7e24e60;  alias, 1 drivers
S_0x555db6e4c3f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e512f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e24f20 .functor XOR 1, L_0x555db7e26ad0, L_0x555db7e24da0, C4<0>, C4<0>;
L_0x555db7e25070 .functor AND 1, L_0x555db7e26ad0, L_0x555db7e24da0, C4<1>, C4<1>;
v0x555db748d320_0 .net "S", 0 0, L_0x555db7e24f20;  alias, 1 drivers
v0x555db748d3c0_0 .net "a", 0 0, L_0x555db7e26ad0;  alias, 1 drivers
v0x555db748c9a0_0 .net "b", 0 0, L_0x555db7e24da0;  alias, 1 drivers
v0x555db748c500_0 .net "cout", 0 0, L_0x555db7e25070;  alias, 1 drivers
S_0x555db6e49cc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6e38860;
 .timescale 0 0;
P_0x555db7488f50 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6e44f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e49cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e25780 .functor OR 1, L_0x555db7e25540, L_0x555db7e256f0, C4<0>, C4<0>;
v0x555db765ff50_0 .net "S", 0 0, L_0x555db7e255b0;  1 drivers
v0x555db765e1a0_0 .net "a", 0 0, L_0x555db7e258c0;  1 drivers
v0x555db765d820_0 .net "b", 0 0, L_0x555db7e25a80;  1 drivers
v0x555db765ba70_0 .net "cin", 0 0, L_0x555db7e25170;  alias, 1 drivers
v0x555db765b0f0_0 .net "cout", 0 0, L_0x555db7e25780;  alias, 1 drivers
v0x555db765a200_0 .net "cout1", 0 0, L_0x555db7e25540;  1 drivers
v0x555db765a2a0_0 .net "cout2", 0 0, L_0x555db7e256f0;  1 drivers
v0x555db7659e50_0 .net "s1", 0 0, L_0x555db7e254d0;  1 drivers
S_0x555db6e427f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e44f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e254d0 .functor XOR 1, L_0x555db7e258c0, L_0x555db7e25a80, C4<0>, C4<0>;
L_0x555db7e25540 .functor AND 1, L_0x555db7e258c0, L_0x555db7e25a80, C4<1>, C4<1>;
v0x555db74865b0_0 .net "S", 0 0, L_0x555db7e254d0;  alias, 1 drivers
v0x555db7486670_0 .net "a", 0 0, L_0x555db7e258c0;  alias, 1 drivers
v0x555db7657db0_0 .net "b", 0 0, L_0x555db7e25a80;  alias, 1 drivers
v0x555db7663020_0 .net "cout", 0 0, L_0x555db7e25540;  alias, 1 drivers
S_0x555db6e3f240 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e44f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e255b0 .functor XOR 1, L_0x555db7e25170, L_0x555db7e254d0, C4<0>, C4<0>;
L_0x555db7e256f0 .functor AND 1, L_0x555db7e25170, L_0x555db7e254d0, C4<1>, C4<1>;
v0x555db7658140_0 .net "S", 0 0, L_0x555db7e255b0;  alias, 1 drivers
v0x555db7658200_0 .net "a", 0 0, L_0x555db7e25170;  alias, 1 drivers
v0x555db76628f0_0 .net "b", 0 0, L_0x555db7e254d0;  alias, 1 drivers
v0x555db76608d0_0 .net "cout", 0 0, L_0x555db7e256f0;  alias, 1 drivers
S_0x555db6e3cab0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6e38860;
 .timescale 0 0;
P_0x555db765d920 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6e305e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e3cab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e25ef0 .functor OR 1, L_0x555db7e25c40, L_0x555db7e25e60, C4<0>, C4<0>;
v0x555db7654140_0 .net "S", 0 0, L_0x555db7e25cd0;  1 drivers
v0x555db76531f0_0 .net "a", 0 0, L_0x555db7e26030;  1 drivers
v0x555db7652870_0 .net "b", 0 0, L_0x555db7e26160;  1 drivers
v0x555db7652120_0 .net "cin", 0 0, L_0x555db7e25780;  alias, 1 drivers
v0x555db76518c0_0 .net "cout", 0 0, L_0x555db7e25ef0;  alias, 1 drivers
v0x555db7650970_0 .net "cout1", 0 0, L_0x555db7e25c40;  1 drivers
v0x555db7650a10_0 .net "cout2", 0 0, L_0x555db7e25e60;  1 drivers
v0x555db764fff0_0 .net "s1", 0 0, L_0x555db7e25bb0;  1 drivers
S_0x555db6e22710 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e305e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e25bb0 .functor XOR 1, L_0x555db7e26030, L_0x555db7e26160, C4<0>, C4<0>;
L_0x555db7e25c40 .functor AND 1, L_0x555db7e26030, L_0x555db7e26160, C4<1>, C4<1>;
v0x555db7659280_0 .net "S", 0 0, L_0x555db7e25bb0;  alias, 1 drivers
v0x555db7659340_0 .net "a", 0 0, L_0x555db7e26030;  alias, 1 drivers
v0x555db7658a40_0 .net "b", 0 0, L_0x555db7e26160;  alias, 1 drivers
v0x555db7658640_0 .net "cout", 0 0, L_0x555db7e25c40;  alias, 1 drivers
S_0x555db6e28f90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e305e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e25cd0 .functor XOR 1, L_0x555db7e25780, L_0x555db7e25bb0, C4<0>, C4<0>;
L_0x555db7e25e60 .functor AND 1, L_0x555db7e25780, L_0x555db7e25bb0, C4<1>, C4<1>;
v0x555db7655a70_0 .net "S", 0 0, L_0x555db7e25cd0;  alias, 1 drivers
v0x555db7655b30_0 .net "a", 0 0, L_0x555db7e25780;  alias, 1 drivers
v0x555db76550f0_0 .net "b", 0 0, L_0x555db7e25bb0;  alias, 1 drivers
v0x555db76549a0_0 .net "cout", 0 0, L_0x555db7e25e60;  alias, 1 drivers
S_0x555db6e0aea0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6e38860;
 .timescale 0 0;
P_0x555db7652970 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6e20250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e0aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e265f0 .functor OR 1, L_0x555db7e26340, L_0x555db7e26560, C4<0>, C4<0>;
v0x555db740b460_0 .net "S", 0 0, L_0x555db7e263d0;  1 drivers
v0x555db740aae0_0 .net "a", 0 0, L_0x555db7e266f0;  1 drivers
v0x555db7408d30_0 .net "b", 0 0, L_0x555db7e26820;  1 drivers
v0x555db74083b0_0 .net "cin", 0 0, L_0x555db7e25ef0;  alias, 1 drivers
v0x555db7406600_0 .net "cout", 0 0, L_0x555db7e265f0;  alias, 1 drivers
v0x555db7405c80_0 .net "cout1", 0 0, L_0x555db7e26340;  1 drivers
v0x555db7405d20_0 .net "cout2", 0 0, L_0x555db7e26560;  1 drivers
v0x555db7403ed0_0 .net "s1", 0 0, L_0x555db7e26290;  1 drivers
S_0x555db6e1da80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e20250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e26290 .functor XOR 1, L_0x555db7e266f0, L_0x555db7e26820, C4<0>, C4<0>;
L_0x555db7e26340 .functor AND 1, L_0x555db7e266f0, L_0x555db7e26820, C4<1>, C4<1>;
v0x555db764f8a0_0 .net "S", 0 0, L_0x555db7e26290;  alias, 1 drivers
v0x555db764f940_0 .net "a", 0 0, L_0x555db7e266f0;  alias, 1 drivers
v0x555db764efb0_0 .net "b", 0 0, L_0x555db7e26820;  alias, 1 drivers
v0x555db764ec00_0 .net "cout", 0 0, L_0x555db7e26340;  alias, 1 drivers
S_0x555db6e1b350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e20250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e263d0 .functor XOR 1, L_0x555db7e25ef0, L_0x555db7e26290, C4<0>, C4<0>;
L_0x555db7e26560 .functor AND 1, L_0x555db7e25ef0, L_0x555db7e26290, C4<1>, C4<1>;
v0x555db764e0d0_0 .net "S", 0 0, L_0x555db7e263d0;  alias, 1 drivers
v0x555db764e170_0 .net "a", 0 0, L_0x555db7e25ef0;  alias, 1 drivers
v0x555db764d890_0 .net "b", 0 0, L_0x555db7e26290;  alias, 1 drivers
v0x555db740d4a0_0 .net "cout", 0 0, L_0x555db7e26560;  alias, 1 drivers
S_0x555db6e18c20 .scope module, "ins11" "karatsuba_4" 3 138, 3 107 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7de74f0 .functor XOR 1, L_0x555db7dd73e0, L_0x555db7dd95b0, C4<0>, C4<0>;
v0x555db6f1fe90_0 .net "X", 3 0, L_0x555db7df3f60;  1 drivers
v0x555db6f1f510_0 .net "Y", 3 0, L_0x555db7df4000;  1 drivers
v0x555db6f1e620_0 .net "Z", 7 0, L_0x555db7df3d50;  alias, 1 drivers
L_0x7f49c55bd088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6f1e270_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55bd088;  1 drivers
v0x555db6f1e330_0 .net *"_ivl_24", 0 0, L_0x555db7de74f0;  1 drivers
L_0x7f49c55bd280 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db6f1d6a0_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55bd280;  1 drivers
L_0x7f49c55bd2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6f1ce60_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bd2c8;  1 drivers
L_0x7f49c55bd310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6f1ca60_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55bd310;  1 drivers
L_0x7f49c55bd358 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db6e5ced0_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55bd358;  1 drivers
v0x555db6f046b0_0 .net "a", 1 0, L_0x555db7dd7090;  1 drivers
v0x555db6ef0330_0 .net "a_abs", 1 0, L_0x555db7dd82c0;  1 drivers
v0x555db6ef03f0_0 .net "b", 1 0, L_0x555db7dd9260;  1 drivers
v0x555db6edb910_0 .net "b_abs", 1 0, L_0x555db7dda670;  1 drivers
v0x555db6eda840_0 .net "c3", 0 0, L_0x555db7df0120;  1 drivers
v0x555db6eda8e0_0 .net "c4", 0 0, L_0x555db7df3e80;  1 drivers
v0x555db6e21460_0 .net "neg_a", 0 0, L_0x555db7dd73e0;  1 drivers
v0x555db6e21500_0 .net "neg_b", 0 0, L_0x555db7dd95b0;  1 drivers
v0x555db6f043a0_0 .net "temp", 7 0, L_0x555db7defff0;  1 drivers
v0x555db6f04440_0 .net "term1", 7 0, L_0x555db7dec080;  1 drivers
v0x555db6f02360_0 .net "term2", 7 0, L_0x555db7dec170;  1 drivers
v0x555db6f02400_0 .net "term3", 7 0, L_0x555db7dec320;  1 drivers
v0x555db6f019e0_0 .net "z0", 3 0, L_0x555db7dd60a0;  1 drivers
v0x555db6f01a80_0 .net "z1_1", 4 0, L_0x555db7de7580;  1 drivers
v0x555db6effc30_0 .net "z1_3", 3 0, L_0x555db7de49a0;  1 drivers
v0x555db6eff2b0_0 .net "z1_3_pad", 4 0, L_0x555db7de4c10;  1 drivers
v0x555db6eff350_0 .net "z1_4", 4 0, L_0x555db7de7330;  1 drivers
v0x555db6efd500_0 .net "z1_pad", 4 0, L_0x555db7debec0;  1 drivers
v0x555db6efcb80_0 .net "z2", 3 0, L_0x555db7dcbab0;  1 drivers
L_0x555db7dcbd20 .part L_0x555db7df3f60, 2, 2;
L_0x555db7dcbdc0 .part L_0x555db7df4000, 2, 2;
L_0x555db7dd62b0 .part L_0x555db7df3f60, 0, 2;
L_0x555db7dd6350 .part L_0x555db7df4000, 0, 2;
L_0x555db7dd83f0 .part L_0x555db7df3f60, 0, 2;
L_0x555db7dd8490 .part L_0x555db7df3f60, 2, 2;
L_0x555db7dda7a0 .part L_0x555db7df4000, 2, 2;
L_0x555db7dda840 .part L_0x555db7df4000, 0, 2;
L_0x555db7de4c10 .concat [ 4 1 0 0], L_0x555db7de49a0, L_0x7f49c55bd088;
L_0x555db7de7580 .functor MUXZ 5, L_0x555db7de4c10, L_0x555db7de7330, L_0x555db7de74f0, C4<>;
L_0x555db7dec080 .concat [ 4 4 0 0], L_0x555db7dd60a0, L_0x7f49c55bd280;
L_0x555db7dec170 .concat [ 2 5 1 0], L_0x7f49c55bd310, L_0x555db7debec0, L_0x7f49c55bd2c8;
L_0x555db7dec320 .concat [ 4 4 0 0], L_0x7f49c55bd358, L_0x555db7dcbab0;
S_0x555db6dfcdc0 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6d759d0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7dd7130 .functor NOT 2, L_0x555db7dd8490, C4<00>, C4<00>, C4<00>;
L_0x7f49c55bcaa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dd7240 .functor BUFZ 1, L_0x7f49c55bcaa0, C4<0>, C4<0>, C4<0>;
L_0x555db7dd73e0 .functor NOT 1, L_0x555db7dd72b0, C4<0>, C4<0>, C4<0>;
v0x555db739ce50_0 .net "D", 1 0, L_0x555db7dd7090;  alias, 1 drivers
v0x555db739c4d0_0 .net *"_ivl_21", 0 0, L_0x555db7dd7240;  1 drivers
v0x555db739c590_0 .net "a", 1 0, L_0x555db7dd83f0;  1 drivers
v0x555db739a720_0 .net "abs_D", 1 0, L_0x555db7dd82c0;  alias, 1 drivers
v0x555db739a7e0_0 .net "b", 1 0, L_0x555db7dd8490;  1 drivers
v0x555db7399da0_0 .net "b_comp", 1 0, L_0x555db7dd7130;  1 drivers
v0x555db7397ff0_0 .net "carry", 2 0, L_0x555db7dd71a0;  1 drivers
v0x555db7397670_0 .net "cin", 0 0, L_0x7f49c55bcaa0;  1 drivers
v0x555db7397730_0 .net "is_pos", 0 0, L_0x555db7dd72b0;  1 drivers
v0x555db73958c0_0 .net "negative", 0 0, L_0x555db7dd73e0;  alias, 1 drivers
v0x555db7395960_0 .net "twos", 1 0, L_0x555db7dd8140;  1 drivers
L_0x555db7dd66b0 .part L_0x555db7dd83f0, 0, 1;
L_0x555db7dd67e0 .part L_0x555db7dd7130, 0, 1;
L_0x555db7dd6910 .part L_0x555db7dd71a0, 0, 1;
L_0x555db7dd6d00 .part L_0x555db7dd83f0, 1, 1;
L_0x555db7dd6e30 .part L_0x555db7dd7130, 1, 1;
L_0x555db7dd6f60 .part L_0x555db7dd71a0, 1, 1;
L_0x555db7dd7090 .concat8 [ 1 1 0 0], L_0x555db7dd64d0, L_0x555db7dd6b20;
L_0x555db7dd71a0 .concat8 [ 1 1 1 0], L_0x555db7dd7240, L_0x555db7dd6640, L_0x555db7dd6c90;
L_0x555db7dd72b0 .part L_0x555db7dd71a0, 2, 1;
L_0x555db7dd82c0 .functor MUXZ 2, L_0x555db7dd8140, L_0x555db7dd7090, L_0x555db7dd72b0, C4<>;
S_0x555db6dfa630 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6dfcdc0;
 .timescale 0 0;
P_0x555db6d3aff0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6e15850 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6dfa630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd6640 .functor OR 1, L_0x555db7dd6460, L_0x555db7dd65d0, C4<0>, C4<0>;
v0x555db73f15b0_0 .net "S", 0 0, L_0x555db7dd64d0;  1 drivers
v0x555db73f1670_0 .net "a", 0 0, L_0x555db7dd66b0;  1 drivers
v0x555db73f0e60_0 .net "b", 0 0, L_0x555db7dd67e0;  1 drivers
v0x555db73f0600_0 .net "cin", 0 0, L_0x555db7dd6910;  1 drivers
v0x555db73ef6b0_0 .net "cout", 0 0, L_0x555db7dd6640;  1 drivers
v0x555db73ef750_0 .net "cout1", 0 0, L_0x555db7dd6460;  1 drivers
v0x555db73eed30_0 .net "cout2", 0 0, L_0x555db7dd65d0;  1 drivers
v0x555db73ee5e0_0 .net "s1", 0 0, L_0x555db7dd63f0;  1 drivers
S_0x555db6e13080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e15850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd63f0 .functor XOR 1, L_0x555db7dd66b0, L_0x555db7dd67e0, C4<0>, C4<0>;
L_0x555db7dd6460 .functor AND 1, L_0x555db7dd66b0, L_0x555db7dd67e0, C4<1>, C4<1>;
v0x555db73f57a0_0 .net "S", 0 0, L_0x555db7dd63f0;  alias, 1 drivers
v0x555db73f47b0_0 .net "a", 0 0, L_0x555db7dd66b0;  alias, 1 drivers
v0x555db73f4850_0 .net "b", 0 0, L_0x555db7dd67e0;  alias, 1 drivers
v0x555db73f3e30_0 .net "cout", 0 0, L_0x555db7dd6460;  alias, 1 drivers
S_0x555db6e10950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e15850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd64d0 .functor XOR 1, L_0x555db7dd6910, L_0x555db7dd63f0, C4<0>, C4<0>;
L_0x555db7dd65d0 .functor AND 1, L_0x555db7dd6910, L_0x555db7dd63f0, C4<1>, C4<1>;
v0x555db73f36e0_0 .net "S", 0 0, L_0x555db7dd64d0;  alias, 1 drivers
v0x555db73f37a0_0 .net "a", 0 0, L_0x555db7dd6910;  alias, 1 drivers
v0x555db73f2e80_0 .net "b", 0 0, L_0x555db7dd63f0;  alias, 1 drivers
v0x555db73f1f30_0 .net "cout", 0 0, L_0x555db7dd65d0;  alias, 1 drivers
S_0x555db6e0e220 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db6dfcdc0;
 .timescale 0 0;
P_0x555db73f0f60 .param/l "i" 0 3 50, +C4<01>;
S_0x555db6e094e0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6e0e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd6c90 .functor OR 1, L_0x555db7dd6ab0, L_0x555db7dd6c20, C4<0>, C4<0>;
v0x555db73e9c30_0 .net "S", 0 0, L_0x555db7dd6b20;  1 drivers
v0x555db73e94e0_0 .net "a", 0 0, L_0x555db7dd6d00;  1 drivers
v0x555db73e8c80_0 .net "b", 0 0, L_0x555db7dd6e30;  1 drivers
v0x555db73e7d30_0 .net "cin", 0 0, L_0x555db7dd6f60;  1 drivers
v0x555db73e73b0_0 .net "cout", 0 0, L_0x555db7dd6c90;  1 drivers
v0x555db73e7450_0 .net "cout1", 0 0, L_0x555db7dd6ab0;  1 drivers
v0x555db73e6c60_0 .net "cout2", 0 0, L_0x555db7dd6c20;  1 drivers
v0x555db73e6370_0 .net "s1", 0 0, L_0x555db7dd6a40;  1 drivers
S_0x555db6e06d50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e094e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd6a40 .functor XOR 1, L_0x555db7dd6d00, L_0x555db7dd6e30, C4<0>, C4<0>;
L_0x555db7dd6ab0 .functor AND 1, L_0x555db7dd6d00, L_0x555db7dd6e30, C4<1>, C4<1>;
v0x555db73edd80_0 .net "S", 0 0, L_0x555db7dd6a40;  alias, 1 drivers
v0x555db73ede40_0 .net "a", 0 0, L_0x555db7dd6d00;  alias, 1 drivers
v0x555db73ece30_0 .net "b", 0 0, L_0x555db7dd6e30;  alias, 1 drivers
v0x555db73ec4b0_0 .net "cout", 0 0, L_0x555db7dd6ab0;  alias, 1 drivers
S_0x555db6e037a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e094e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd6b20 .functor XOR 1, L_0x555db7dd6f60, L_0x555db7dd6a40, C4<0>, C4<0>;
L_0x555db7dd6c20 .functor AND 1, L_0x555db7dd6f60, L_0x555db7dd6a40, C4<1>, C4<1>;
v0x555db73ebd60_0 .net "S", 0 0, L_0x555db7dd6b20;  alias, 1 drivers
v0x555db73ebe20_0 .net "a", 0 0, L_0x555db7dd6f60;  alias, 1 drivers
v0x555db73eb500_0 .net "b", 0 0, L_0x555db7dd6a40;  alias, 1 drivers
v0x555db73ea5b0_0 .net "cout", 0 0, L_0x555db7dd6c20;  alias, 1 drivers
S_0x555db6e01010 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6dfcdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db73e8d80 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7dd7450 .functor NOT 2, L_0x555db7dd7090, C4<00>, C4<00>, C4<00>;
v0x555db73a1330_0 .net "cout", 0 0, L_0x555db7dd8250;  1 drivers
v0x555db739f580_0 .net "i", 1 0, L_0x555db7dd7090;  alias, 1 drivers
v0x555db739f640_0 .net "o", 1 0, L_0x555db7dd8140;  alias, 1 drivers
v0x555db739ec00_0 .net "temp2", 1 0, L_0x555db7dd7450;  1 drivers
S_0x555db6df4b40 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6e01010;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d22060 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bca58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dd81e0 .functor BUFZ 1, L_0x7f49c55bca58, C4<0>, C4<0>, C4<0>;
L_0x555db7dd8250 .functor BUFZ 1, L_0x555db7dd7de0, C4<0>, C4<0>, C4<0>;
v0x555db73a6b10_0 .net "S", 1 0, L_0x555db7dd8140;  alias, 1 drivers
v0x555db73a6190_0 .net "a", 1 0, L_0x555db7dd7450;  alias, 1 drivers
L_0x7f49c55bca10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db73a43e0_0 .net "b", 1 0, L_0x7f49c55bca10;  1 drivers
v0x555db73a3a60 .array "carry", 0 2;
v0x555db73a3a60_0 .net v0x555db73a3a60 0, 0 0, L_0x555db7dd81e0; 1 drivers
v0x555db73a3a60_1 .net v0x555db73a3a60 1, 0 0, L_0x555db7dd7830; 1 drivers
v0x555db73a3a60_2 .net v0x555db73a3a60 2, 0 0, L_0x555db7dd7de0; 1 drivers
v0x555db73a1cb0_0 .net "cin", 0 0, L_0x7f49c55bca58;  1 drivers
v0x555db73a1d50_0 .net "cout", 0 0, L_0x555db7dd8250;  alias, 1 drivers
L_0x555db7dd7930 .part L_0x555db7dd7450, 0, 1;
L_0x555db7dd7a60 .part L_0x7f49c55bca10, 0, 1;
L_0x555db7dd7e50 .part L_0x555db7dd7450, 1, 1;
L_0x555db7dd8010 .part L_0x7f49c55bca10, 1, 1;
L_0x555db7dd8140 .concat8 [ 1 1 0 0], L_0x555db7dd7630, L_0x555db7dd7c70;
S_0x555db6de6c70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6df4b40;
 .timescale 0 0;
P_0x555db6d21210 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6ded4f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6de6c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd7830 .functor OR 1, L_0x555db7dd75c0, L_0x555db7dd7730, C4<0>, C4<0>;
v0x555db7392550_0 .net "S", 0 0, L_0x555db7dd7630;  1 drivers
v0x555db7392610_0 .net "a", 0 0, L_0x555db7dd7930;  1 drivers
v0x555db736a710_0 .net "b", 0 0, L_0x555db7dd7a60;  1 drivers
v0x555db70b8e90_0 .net "cin", 0 0, L_0x555db7dd81e0;  alias, 1 drivers
v0x555db73251b0_0 .net "cout", 0 0, L_0x555db7dd7830;  alias, 1 drivers
v0x555db70b8bf0_0 .net "cout1", 0 0, L_0x555db7dd75c0;  1 drivers
v0x555db70b8c90_0 .net "cout2", 0 0, L_0x555db7dd7730;  1 drivers
v0x555db73b7d60_0 .net "s1", 0 0, L_0x555db7dd7550;  1 drivers
S_0x555db6e68110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ded4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd7550 .functor XOR 1, L_0x555db7dd7930, L_0x555db7dd7a60, C4<0>, C4<0>;
L_0x555db7dd75c0 .functor AND 1, L_0x555db7dd7930, L_0x555db7dd7a60, C4<1>, C4<1>;
v0x555db73e5fc0_0 .net "S", 0 0, L_0x555db7dd7550;  alias, 1 drivers
v0x555db73e6060_0 .net "a", 0 0, L_0x555db7dd7930;  alias, 1 drivers
v0x555db73e53f0_0 .net "b", 0 0, L_0x555db7dd7a60;  alias, 1 drivers
v0x555db73e4a70_0 .net "cout", 0 0, L_0x555db7dd75c0;  alias, 1 drivers
S_0x555db6e65a10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ded4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd7630 .functor XOR 1, L_0x555db7dd81e0, L_0x555db7dd7550, C4<0>, C4<0>;
L_0x555db7dd7730 .functor AND 1, L_0x555db7dd81e0, L_0x555db7dd7550, C4<1>, C4<1>;
v0x555db73e45d0_0 .net "S", 0 0, L_0x555db7dd7630;  alias, 1 drivers
v0x555db73e4670_0 .net "a", 0 0, L_0x555db7dd81e0;  alias, 1 drivers
v0x555db71d8200_0 .net "b", 0 0, L_0x555db7dd7550;  alias, 1 drivers
v0x555db73b9c00_0 .net "cout", 0 0, L_0x555db7dd7730;  alias, 1 drivers
S_0x555db6de3860 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6df4b40;
 .timescale 0 0;
P_0x555db736a810 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6de1120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6de3860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd7de0 .functor OR 1, L_0x555db7dd7c00, L_0x555db7dd7d70, C4<0>, C4<0>;
v0x555db73afe50_0 .net "S", 0 0, L_0x555db7dd7c70;  1 drivers
v0x555db73ae0a0_0 .net "a", 0 0, L_0x555db7dd7e50;  1 drivers
v0x555db73ad720_0 .net "b", 0 0, L_0x555db7dd8010;  1 drivers
v0x555db73ab970_0 .net "cin", 0 0, L_0x555db7dd7830;  alias, 1 drivers
v0x555db73aaff0_0 .net "cout", 0 0, L_0x555db7dd7de0;  alias, 1 drivers
v0x555db73a9240_0 .net "cout1", 0 0, L_0x555db7dd7c00;  1 drivers
v0x555db73a92e0_0 .net "cout2", 0 0, L_0x555db7dd7d70;  1 drivers
v0x555db73a88c0_0 .net "s1", 0 0, L_0x555db7dd7b90;  1 drivers
S_0x555db6dde9f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6de1120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd7b90 .functor XOR 1, L_0x555db7dd7e50, L_0x555db7dd8010, C4<0>, C4<0>;
L_0x555db7dd7c00 .functor AND 1, L_0x555db7dd7e50, L_0x555db7dd8010, C4<1>, C4<1>;
v0x555db73b73e0_0 .net "S", 0 0, L_0x555db7dd7b90;  alias, 1 drivers
v0x555db73b74a0_0 .net "a", 0 0, L_0x555db7dd7e50;  alias, 1 drivers
v0x555db73b5630_0 .net "b", 0 0, L_0x555db7dd8010;  alias, 1 drivers
v0x555db73b4cb0_0 .net "cout", 0 0, L_0x555db7dd7c00;  alias, 1 drivers
S_0x555db6ddc2c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6de1120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd7c70 .functor XOR 1, L_0x555db7dd7830, L_0x555db7dd7b90, C4<0>, C4<0>;
L_0x555db7dd7d70 .functor AND 1, L_0x555db7dd7830, L_0x555db7dd7b90, C4<1>, C4<1>;
v0x555db73b2f00_0 .net "S", 0 0, L_0x555db7dd7c70;  alias, 1 drivers
v0x555db73b2fc0_0 .net "a", 0 0, L_0x555db7dd7830;  alias, 1 drivers
v0x555db73b2580_0 .net "b", 0 0, L_0x555db7dd7b90;  alias, 1 drivers
v0x555db73b07d0_0 .net "cout", 0 0, L_0x555db7dd7d70;  alias, 1 drivers
S_0x555db6d8dec0 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7dc54f0 .functor XOR 1, L_0x555db7dc1f00, L_0x555db7dc3380, C4<0>, C4<0>;
v0x555db728c970_0 .net "X", 1 0, L_0x555db7dcbd20;  1 drivers
v0x555db728c5c0_0 .net "Y", 1 0, L_0x555db7dcbdc0;  1 drivers
v0x555db728b9f0_0 .net "Z", 3 0, L_0x555db7dcbab0;  alias, 1 drivers
v0x555db728b070_0 .net *"_ivl_20", 0 0, L_0x555db7dc54f0;  1 drivers
L_0x7f49c55bc3e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db728b130_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bc3e0;  1 drivers
L_0x7f49c55bc428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db728abd0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bc428;  1 drivers
L_0x7f49c55bc470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db724b200_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bc470;  1 drivers
L_0x7f49c55bc4b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db72442a0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bc4b8;  1 drivers
v0x555db7243ec0_0 .net "a", 0 0, L_0x555db7dc18c0;  1 drivers
v0x555db7243f60_0 .net "a_abs", 0 0, L_0x555db7dc27d0;  1 drivers
v0x555db7272640_0 .net "b", 0 0, L_0x555db7dc2d40;  1 drivers
v0x555db72726e0_0 .net "b_abs", 0 0, L_0x555db7dc3c50;  1 drivers
v0x555db7267820_0 .net "c1", 0 0, L_0x555db7dc6830;  1 drivers
v0x555db72665e0_0 .net "c2", 0 0, L_0x555db7dc79e0;  1 drivers
v0x555db7266680_0 .net "c3", 0 0, L_0x555db7dc9cb0;  1 drivers
v0x555db7260630_0 .net "c4", 0 0, L_0x555db7dcbc90;  1 drivers
v0x555db72606d0_0 .net "neg_a", 0 0, L_0x555db7dc1f00;  1 drivers
v0x555db72429d0_0 .net "neg_b", 0 0, L_0x555db7dc3380;  1 drivers
v0x555db7242a70_0 .net "temp", 3 0, L_0x555db7dc9b80;  1 drivers
v0x555db727cce0_0 .net "term1", 3 0, L_0x555db7dc7a70;  1 drivers
v0x555db727cd80_0 .net "term2", 3 0, L_0x555db7dc7b10;  1 drivers
v0x555db727ac30_0 .net "term3", 3 0, L_0x555db7dc7c50;  1 drivers
v0x555db727a2b0_0 .net "z0", 1 0, L_0x555db7dc12b0;  1 drivers
v0x555db7278500_0 .net "z1", 1 0, L_0x555db7dc7800;  1 drivers
v0x555db72785a0_0 .net "z1_1", 1 0, L_0x555db7dc5580;  1 drivers
v0x555db7277b80_0 .net "z1_2", 1 0, L_0x555db7dc6700;  1 drivers
v0x555db7275dd0_0 .net "z1_3", 1 0, L_0x555db7dc4110;  1 drivers
v0x555db7275450_0 .net "z1_4", 1 0, L_0x555db7dc5330;  1 drivers
v0x555db7274560_0 .net "z2", 1 0, L_0x555db7dc0f20;  1 drivers
L_0x555db7dc1060 .part L_0x555db7dcbd20, 1, 1;
L_0x555db7dc1150 .part L_0x555db7dcbdc0, 1, 1;
L_0x555db7dc13f0 .part L_0x555db7dcbd20, 0, 1;
L_0x555db7dc1530 .part L_0x555db7dcbdc0, 0, 1;
L_0x555db7dc2870 .part L_0x555db7dcbd20, 0, 1;
L_0x555db7dc2910 .part L_0x555db7dcbd20, 1, 1;
L_0x555db7dc3cf0 .part L_0x555db7dcbdc0, 1, 1;
L_0x555db7dc3d90 .part L_0x555db7dcbdc0, 0, 1;
L_0x555db7dc5580 .functor MUXZ 2, L_0x555db7dc4110, L_0x555db7dc5330, L_0x555db7dc54f0, C4<>;
L_0x555db7dc7a70 .concat [ 2 2 0 0], L_0x555db7dc12b0, L_0x7f49c55bc3e0;
L_0x555db7dc7b10 .concat [ 1 2 1 0], L_0x7f49c55bc470, L_0x555db7dc7800, L_0x7f49c55bc428;
L_0x555db7dc7c50 .concat [ 2 2 0 0], L_0x7f49c55bc4b8, L_0x555db7dc0f20;
S_0x555db6db6870 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6d08cb0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7dc1c50 .functor NOT 1, L_0x555db7dc2910, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bc1a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dc1da0 .functor BUFZ 1, L_0x7f49c55bc1a0, C4<0>, C4<0>, C4<0>;
L_0x555db7dc1f00 .functor NOT 1, L_0x555db7dc1e60, C4<0>, C4<0>, C4<0>;
v0x555db738fd30_0 .net "D", 0 0, L_0x555db7dc18c0;  alias, 1 drivers
v0x555db738fdd0_0 .net *"_ivl_9", 0 0, L_0x555db7dc1da0;  1 drivers
v0x555db738df80_0 .net "a", 0 0, L_0x555db7dc2870;  1 drivers
v0x555db738d600_0 .net "abs_D", 0 0, L_0x555db7dc27d0;  alias, 1 drivers
v0x555db738d6c0_0 .net "b", 0 0, L_0x555db7dc2910;  1 drivers
v0x555db738b850_0 .net "b_comp", 0 0, L_0x555db7dc1c50;  1 drivers
v0x555db738aed0_0 .net "carry", 1 0, L_0x555db7dc1ce0;  1 drivers
v0x555db7389120_0 .net "cin", 0 0, L_0x7f49c55bc1a0;  1 drivers
v0x555db73891e0_0 .net "is_pos", 0 0, L_0x555db7dc1e60;  1 drivers
v0x555db73887a0_0 .net "negative", 0 0, L_0x555db7dc1f00;  alias, 1 drivers
v0x555db7388840_0 .net "twos", 0 0, L_0x555db7dc2300;  1 drivers
L_0x555db7dc1b20 .part L_0x555db7dc1ce0, 0, 1;
L_0x555db7dc1ce0 .concat8 [ 1 1 0 0], L_0x555db7dc1da0, L_0x555db7dc1a90;
L_0x555db7dc1e60 .part L_0x555db7dc1ce0, 1, 1;
L_0x555db7dc27d0 .functor MUXZ 1, L_0x555db7dc2300, L_0x555db7dc18c0, L_0x555db7dc1e60, C4<>;
S_0x555db6db4040 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6db6870;
 .timescale 0 0;
P_0x555db6ce7f00 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6db1910 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6db4040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc1a90 .functor OR 1, L_0x555db7dc16e0, L_0x555db7dc1a00, C4<0>, C4<0>;
v0x555db733c710_0 .net "S", 0 0, L_0x555db7dc18c0;  alias, 1 drivers
v0x555db733c7d0_0 .net "a", 0 0, L_0x555db7dc2870;  alias, 1 drivers
v0x555db73255d0_0 .net "b", 0 0, L_0x555db7dc1c50;  alias, 1 drivers
v0x555db733c070_0 .net "cin", 0 0, L_0x555db7dc1b20;  1 drivers
v0x555db733a0b0_0 .net "cout", 0 0, L_0x555db7dc1a90;  1 drivers
v0x555db733a150_0 .net "cout1", 0 0, L_0x555db7dc16e0;  1 drivers
v0x555db7339730_0 .net "cout2", 0 0, L_0x555db7dc1a00;  1 drivers
v0x555db7337980_0 .net "s1", 0 0, L_0x555db7dc1670;  1 drivers
S_0x555db6daf1e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6db1910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc1670 .functor XOR 1, L_0x555db7dc2870, L_0x555db7dc1c50, C4<0>, C4<0>;
L_0x555db7dc16e0 .functor AND 1, L_0x555db7dc2870, L_0x555db7dc1c50, C4<1>, C4<1>;
v0x555db7394fe0_0 .net "S", 0 0, L_0x555db7dc1670;  alias, 1 drivers
v0x555db7393fc0_0 .net "a", 0 0, L_0x555db7dc2870;  alias, 1 drivers
v0x555db7394060_0 .net "b", 0 0, L_0x555db7dc1c50;  alias, 1 drivers
v0x555db7393c10_0 .net "cout", 0 0, L_0x555db7dc16e0;  alias, 1 drivers
S_0x555db6dacab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6db1910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc18c0 .functor XOR 1, L_0x555db7dc1b20, L_0x555db7dc1670, C4<0>, C4<0>;
L_0x555db7dc1a00 .functor AND 1, L_0x555db7dc1b20, L_0x555db7dc1670, C4<1>, C4<1>;
v0x555db7393270_0 .net "S", 0 0, L_0x555db7dc18c0;  alias, 1 drivers
v0x555db7393330_0 .net "a", 0 0, L_0x555db7dc1b20;  alias, 1 drivers
v0x555db7392b70_0 .net "b", 0 0, L_0x555db7dc1670;  alias, 1 drivers
v0x555db7392810_0 .net "cout", 0 0, L_0x555db7dc1a00;  alias, 1 drivers
S_0x555db6daa380 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6db6870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db73256d0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7dc2010 .functor NOT 1, L_0x555db7dc18c0, C4<0>, C4<0>, C4<0>;
v0x555db7325ad0_0 .net "cout", 0 0, L_0x555db7dc26a0;  1 drivers
v0x555db7325b90_0 .net "i", 0 0, L_0x555db7dc18c0;  alias, 1 drivers
v0x555db73906b0_0 .net "o", 0 0, L_0x555db7dc2300;  alias, 1 drivers
v0x555db7390750_0 .net "temp2", 0 0, L_0x555db7dc2010;  1 drivers
S_0x555db6da7c50 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6daa380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6ca9070 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bc158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dc2610 .functor BUFZ 1, L_0x7f49c55bc158, C4<0>, C4<0>, C4<0>;
L_0x555db7dc26a0 .functor BUFZ 1, L_0x555db7dc2560, C4<0>, C4<0>, C4<0>;
v0x555db73284e0_0 .net "S", 0 0, L_0x555db7dc2300;  alias, 1 drivers
v0x555db73275f0_0 .net "a", 0 0, L_0x555db7dc2010;  alias, 1 drivers
L_0x7f49c55bc110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7327240_0 .net "b", 0 0, L_0x7f49c55bc110;  1 drivers
v0x555db73272e0 .array "carry", 0 1;
v0x555db73272e0_0 .net v0x555db73272e0 0, 0 0, L_0x555db7dc2610; 1 drivers
v0x555db73272e0_1 .net v0x555db73272e0 1, 0 0, L_0x555db7dc2560; 1 drivers
v0x555db7326710_0 .net "cin", 0 0, L_0x7f49c55bc158;  1 drivers
v0x555db7325ed0_0 .net "cout", 0 0, L_0x555db7dc26a0;  alias, 1 drivers
S_0x555db6da5520 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6da7c50;
 .timescale 0 0;
P_0x555db6ccf940 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d728d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6da5520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc2560 .functor OR 1, L_0x555db7dc21e0, L_0x555db7dc2440, C4<0>, C4<0>;
v0x555db732fa70_0 .net "S", 0 0, L_0x555db7dc2300;  alias, 1 drivers
v0x555db732fb30_0 .net "a", 0 0, L_0x555db7dc2010;  alias, 1 drivers
v0x555db732dcc0_0 .net "b", 0 0, L_0x7f49c55bc110;  alias, 1 drivers
v0x555db732d340_0 .net "cin", 0 0, L_0x555db7dc2610;  alias, 1 drivers
v0x555db732b590_0 .net "cout", 0 0, L_0x555db7dc2560;  alias, 1 drivers
v0x555db732b630_0 .net "cout1", 0 0, L_0x555db7dc21e0;  1 drivers
v0x555db732ac10_0 .net "cout2", 0 0, L_0x555db7dc2440;  1 drivers
v0x555db7328e60_0 .net "s1", 0 0, L_0x555db7dc2130;  1 drivers
S_0x555db6d700e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d728d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc2130 .functor XOR 1, L_0x555db7dc2010, L_0x7f49c55bc110, C4<0>, C4<0>;
L_0x555db7dc21e0 .functor AND 1, L_0x555db7dc2010, L_0x7f49c55bc110, C4<1>, C4<1>;
v0x555db7337000_0 .net "S", 0 0, L_0x555db7dc2130;  alias, 1 drivers
v0x555db73370a0_0 .net "a", 0 0, L_0x555db7dc2010;  alias, 1 drivers
v0x555db7335250_0 .net "b", 0 0, L_0x7f49c55bc110;  alias, 1 drivers
v0x555db73348d0_0 .net "cout", 0 0, L_0x555db7dc21e0;  alias, 1 drivers
S_0x555db6d6d9b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d728d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc2300 .functor XOR 1, L_0x555db7dc2610, L_0x555db7dc2130, C4<0>, C4<0>;
L_0x555db7dc2440 .functor AND 1, L_0x555db7dc2610, L_0x555db7dc2130, C4<1>, C4<1>;
v0x555db7332b20_0 .net "S", 0 0, L_0x555db7dc2300;  alias, 1 drivers
v0x555db7332be0_0 .net "a", 0 0, L_0x555db7dc2610;  alias, 1 drivers
v0x555db73321a0_0 .net "b", 0 0, L_0x555db7dc2130;  alias, 1 drivers
v0x555db73303f0_0 .net "cout", 0 0, L_0x555db7dc2440;  alias, 1 drivers
S_0x555db6d6b280 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dc0e90 .functor AND 1, L_0x555db7dc1060, L_0x555db7dc1150, C4<1>, C4<1>;
v0x555db73869f0_0 .net "X", 0 0, L_0x555db7dc1060;  1 drivers
v0x555db7386ab0_0 .net "Y", 0 0, L_0x555db7dc1150;  1 drivers
v0x555db7386070_0 .net "Z", 1 0, L_0x555db7dc0f20;  alias, 1 drivers
L_0x7f49c55bc080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7386110_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bc080;  1 drivers
v0x555db73842c0_0 .net "z", 0 0, L_0x555db7dc0e90;  1 drivers
L_0x555db7dc0f20 .concat [ 1 1 0 0], L_0x555db7dc0e90, L_0x7f49c55bc080;
S_0x555db6d68b50 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dc1240 .functor AND 1, L_0x555db7dc13f0, L_0x555db7dc1530, C4<1>, C4<1>;
v0x555db7383940_0 .net "X", 0 0, L_0x555db7dc13f0;  1 drivers
v0x555db73839e0_0 .net "Y", 0 0, L_0x555db7dc1530;  1 drivers
v0x555db7381b90_0 .net "Z", 1 0, L_0x555db7dc12b0;  alias, 1 drivers
L_0x7f49c55bc0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7381c30_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bc0c8;  1 drivers
v0x555db7381210_0 .net "z", 0 0, L_0x555db7dc1240;  1 drivers
L_0x555db7dc12b0 .concat [ 1 1 0 0], L_0x555db7dc1240, L_0x7f49c55bc0c8;
S_0x555db6da24f0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6cbb340 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7dc30d0 .functor NOT 1, L_0x555db7dc3d90, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bc278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dc3220 .functor BUFZ 1, L_0x7f49c55bc278, C4<0>, C4<0>, C4<0>;
L_0x555db7dc3380 .functor NOT 1, L_0x555db7dc32e0, C4<0>, C4<0>, C4<0>;
v0x555db735f000_0 .net "D", 0 0, L_0x555db7dc2d40;  alias, 1 drivers
v0x555db735f0a0_0 .net *"_ivl_9", 0 0, L_0x555db7dc3220;  1 drivers
v0x555db735d250_0 .net "a", 0 0, L_0x555db7dc3cf0;  1 drivers
v0x555db735c8d0_0 .net "abs_D", 0 0, L_0x555db7dc3c50;  alias, 1 drivers
v0x555db735c990_0 .net "b", 0 0, L_0x555db7dc3d90;  1 drivers
v0x555db735ab20_0 .net "b_comp", 0 0, L_0x555db7dc30d0;  1 drivers
v0x555db735a1a0_0 .net "carry", 1 0, L_0x555db7dc3160;  1 drivers
v0x555db73583f0_0 .net "cin", 0 0, L_0x7f49c55bc278;  1 drivers
v0x555db73584b0_0 .net "is_pos", 0 0, L_0x555db7dc32e0;  1 drivers
v0x555db7357a70_0 .net "negative", 0 0, L_0x555db7dc3380;  alias, 1 drivers
v0x555db7357b10_0 .net "twos", 0 0, L_0x555db7dc3780;  1 drivers
L_0x555db7dc2fa0 .part L_0x555db7dc3160, 0, 1;
L_0x555db7dc3160 .concat8 [ 1 1 0 0], L_0x555db7dc3220, L_0x555db7dc2f10;
L_0x555db7dc32e0 .part L_0x555db7dc3160, 1, 1;
L_0x555db7dc3c50 .functor MUXZ 1, L_0x555db7dc3780, L_0x555db7dc2d40, L_0x555db7dc32e0, C4<>;
S_0x555db6d9fcc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6da24f0;
 .timescale 0 0;
P_0x555db6cb2e40 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6d9d590 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6d9fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc2f10 .functor OR 1, L_0x555db7dc2b40, L_0x555db7dc2e80, C4<0>, C4<0>;
v0x555db7377ed0_0 .net "S", 0 0, L_0x555db7dc2d40;  alias, 1 drivers
v0x555db7377f90_0 .net "a", 0 0, L_0x555db7dc3cf0;  alias, 1 drivers
v0x555db7377550_0 .net "b", 0 0, L_0x555db7dc30d0;  alias, 1 drivers
v0x555db73757a0_0 .net "cin", 0 0, L_0x555db7dc2fa0;  1 drivers
v0x555db7374e20_0 .net "cout", 0 0, L_0x555db7dc2f10;  1 drivers
v0x555db7373070_0 .net "cout1", 0 0, L_0x555db7dc2b40;  1 drivers
v0x555db7373110_0 .net "cout2", 0 0, L_0x555db7dc2e80;  1 drivers
v0x555db73726f0_0 .net "s1", 0 0, L_0x555db7dc2a90;  1 drivers
S_0x555db6d9ae60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d9d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc2a90 .functor XOR 1, L_0x555db7dc3cf0, L_0x555db7dc30d0, C4<0>, C4<0>;
L_0x555db7dc2b40 .functor AND 1, L_0x555db7dc3cf0, L_0x555db7dc30d0, C4<1>, C4<1>;
v0x555db737f500_0 .net "S", 0 0, L_0x555db7dc2a90;  alias, 1 drivers
v0x555db737eae0_0 .net "a", 0 0, L_0x555db7dc3cf0;  alias, 1 drivers
v0x555db737eb80_0 .net "b", 0 0, L_0x555db7dc30d0;  alias, 1 drivers
v0x555db737cd30_0 .net "cout", 0 0, L_0x555db7dc2b40;  alias, 1 drivers
S_0x555db6d98730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d9d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc2d40 .functor XOR 1, L_0x555db7dc2fa0, L_0x555db7dc2a90, C4<0>, C4<0>;
L_0x555db7dc2e80 .functor AND 1, L_0x555db7dc2fa0, L_0x555db7dc2a90, C4<1>, C4<1>;
v0x555db737c3b0_0 .net "S", 0 0, L_0x555db7dc2d40;  alias, 1 drivers
v0x555db737c450_0 .net "a", 0 0, L_0x555db7dc2fa0;  alias, 1 drivers
v0x555db737a600_0 .net "b", 0 0, L_0x555db7dc2a90;  alias, 1 drivers
v0x555db7379c80_0 .net "cout", 0 0, L_0x555db7dc2e80;  alias, 1 drivers
S_0x555db6d96000 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6da24f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7377650 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7dc3490 .functor NOT 1, L_0x555db7dc2d40, C4<0>, C4<0>, C4<0>;
v0x555db7361730_0 .net "cout", 0 0, L_0x555db7dc3b20;  1 drivers
v0x555db73617f0_0 .net "i", 0 0, L_0x555db7dc2d40;  alias, 1 drivers
v0x555db735f980_0 .net "o", 0 0, L_0x555db7dc3780;  alias, 1 drivers
v0x555db735fa20_0 .net "temp2", 0 0, L_0x555db7dc3490;  1 drivers
S_0x555db6d938d0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6d96000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d1a000 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bc230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dc3a90 .functor BUFZ 1, L_0x7f49c55bc230, C4<0>, C4<0>, C4<0>;
L_0x555db7dc3b20 .functor BUFZ 1, L_0x555db7dc39e0, C4<0>, C4<0>, C4<0>;
v0x555db7366f10_0 .net "S", 0 0, L_0x555db7dc3780;  alias, 1 drivers
v0x555db7366590_0 .net "a", 0 0, L_0x555db7dc3490;  alias, 1 drivers
L_0x7f49c55bc1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db73647e0_0 .net "b", 0 0, L_0x7f49c55bc1e8;  1 drivers
v0x555db7364880 .array "carry", 0 1;
v0x555db7364880_0 .net v0x555db7364880 0, 0 0, L_0x555db7dc3a90; 1 drivers
v0x555db7364880_1 .net v0x555db7364880 1, 0 0, L_0x555db7dc39e0; 1 drivers
v0x555db7363e60_0 .net "cin", 0 0, L_0x7f49c55bc230;  1 drivers
v0x555db73620b0_0 .net "cout", 0 0, L_0x555db7dc3b20;  alias, 1 drivers
S_0x555db6d911a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6d938d0;
 .timescale 0 0;
P_0x555db6d11880 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d7fb40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d911a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc39e0 .functor OR 1, L_0x555db7dc3660, L_0x555db7dc38c0, C4<0>, C4<0>;
v0x555db736b990_0 .net "S", 0 0, L_0x555db7dc3780;  alias, 1 drivers
v0x555db736ba50_0 .net "a", 0 0, L_0x555db7dc3490;  alias, 1 drivers
v0x555db736b0b0_0 .net "b", 0 0, L_0x7f49c55bc1e8;  alias, 1 drivers
v0x555db736acb0_0 .net "cin", 0 0, L_0x555db7dc3a90;  alias, 1 drivers
v0x555db7369210_0 .net "cout", 0 0, L_0x555db7dc39e0;  alias, 1 drivers
v0x555db73692b0_0 .net "cout1", 0 0, L_0x555db7dc3660;  1 drivers
v0x555db7351430_0 .net "cout2", 0 0, L_0x555db7dc38c0;  1 drivers
v0x555db7368ed0_0 .net "s1", 0 0, L_0x555db7dc35b0;  1 drivers
S_0x555db6d8c420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d7fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc35b0 .functor XOR 1, L_0x555db7dc3490, L_0x7f49c55bc1e8, C4<0>, C4<0>;
L_0x555db7dc3660 .functor AND 1, L_0x555db7dc3490, L_0x7f49c55bc1e8, C4<1>, C4<1>;
v0x555db7370940_0 .net "S", 0 0, L_0x555db7dc35b0;  alias, 1 drivers
v0x555db73709e0_0 .net "a", 0 0, L_0x555db7dc3490;  alias, 1 drivers
v0x555db736ffc0_0 .net "b", 0 0, L_0x7f49c55bc1e8;  alias, 1 drivers
v0x555db736e210_0 .net "cout", 0 0, L_0x555db7dc3660;  alias, 1 drivers
S_0x555db6d89c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d7fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc3780 .functor XOR 1, L_0x555db7dc3a90, L_0x555db7dc35b0, C4<0>, C4<0>;
L_0x555db7dc38c0 .functor AND 1, L_0x555db7dc3a90, L_0x555db7dc35b0, C4<1>, C4<1>;
v0x555db736d890_0 .net "S", 0 0, L_0x555db7dc3780;  alias, 1 drivers
v0x555db736d950_0 .net "a", 0 0, L_0x555db7dc3a90;  alias, 1 drivers
v0x555db736c910_0 .net "b", 0 0, L_0x555db7dc35b0;  alias, 1 drivers
v0x555db736c560_0 .net "cout", 0 0, L_0x555db7dc38c0;  alias, 1 drivers
S_0x555db6d87500 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dc3f60 .functor AND 1, L_0x555db7dc27d0, L_0x555db7dc3c50, C4<1>, C4<1>;
v0x555db7355cc0_0 .net "X", 0 0, L_0x555db7dc27d0;  alias, 1 drivers
v0x555db7355d60_0 .net "Y", 0 0, L_0x555db7dc3c50;  alias, 1 drivers
v0x555db7355340_0 .net "Z", 1 0, L_0x555db7dc4110;  alias, 1 drivers
L_0x7f49c55bc2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db73553e0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bc2c0;  1 drivers
v0x555db7354450_0 .net "z", 0 0, L_0x555db7dc3f60;  1 drivers
L_0x555db7dc4110 .concat [ 1 1 0 0], L_0x555db7dc3f60, L_0x7f49c55bc2c0;
S_0x555db6d84dd0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c87a50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bc398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7dc67a0 .functor BUFZ 1, L_0x7f49c55bc398, C4<0>, C4<0>, C4<0>;
L_0x555db7dc6830 .functor BUFZ 1, L_0x555db7dc63f0, C4<0>, C4<0>, C4<0>;
v0x555db7324d80_0 .net "S", 1 0, L_0x555db7dc6700;  alias, 1 drivers
v0x555db7310a00_0 .net "a", 1 0, L_0x555db7dc12b0;  alias, 1 drivers
v0x555db72fbfe0_0 .net "b", 1 0, L_0x555db7dc0f20;  alias, 1 drivers
v0x555db72faf10 .array "carry", 0 2;
v0x555db72faf10_0 .net v0x555db72faf10 0, 0 0, L_0x555db7dc67a0; 1 drivers
v0x555db72faf10_1 .net v0x555db72faf10 1, 0 0, L_0x555db7dc5c00; 1 drivers
v0x555db72faf10_2 .net v0x555db72faf10 2, 0 0, L_0x555db7dc63f0; 1 drivers
v0x555db7241b30_0 .net "cin", 0 0, L_0x7f49c55bc398;  1 drivers
v0x555db7241890_0 .net "cout", 0 0, L_0x555db7dc6830;  alias, 1 drivers
L_0x555db7dc5d40 .part L_0x555db7dc12b0, 0, 1;
L_0x555db7dc5f20 .part L_0x555db7dc0f20, 0, 1;
L_0x555db7dc64a0 .part L_0x555db7dc12b0, 1, 1;
L_0x555db7dc65d0 .part L_0x555db7dc0f20, 1, 1;
L_0x555db7dc6700 .concat8 [ 1 1 0 0], L_0x555db7dc5950, L_0x555db7dc6220;
S_0x555db6d826a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6d84dd0;
 .timescale 0 0;
P_0x555db6c4fee0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d7def0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d826a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc5c00 .functor OR 1, L_0x555db7dc5870, L_0x555db7dc5ae0, C4<0>, C4<0>;
v0x555db734e700_0 .net "S", 0 0, L_0x555db7dc5950;  1 drivers
v0x555db734e7c0_0 .net "a", 0 0, L_0x555db7dc5d40;  1 drivers
v0x555db734c950_0 .net "b", 0 0, L_0x555db7dc5f20;  1 drivers
v0x555db734bfd0_0 .net "cin", 0 0, L_0x555db7dc67a0;  alias, 1 drivers
v0x555db734a220_0 .net "cout", 0 0, L_0x555db7dc5c00;  alias, 1 drivers
v0x555db734a2c0_0 .net "cout1", 0 0, L_0x555db7dc5870;  1 drivers
v0x555db73498a0_0 .net "cout2", 0 0, L_0x555db7dc5ae0;  1 drivers
v0x555db7347af0_0 .net "s1", 0 0, L_0x555db7dc5770;  1 drivers
S_0x555db6d7b720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d7def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc5770 .functor XOR 1, L_0x555db7dc5d40, L_0x555db7dc5f20, C4<0>, C4<0>;
L_0x555db7dc5870 .functor AND 1, L_0x555db7dc5d40, L_0x555db7dc5f20, C4<1>, C4<1>;
v0x555db73540a0_0 .net "S", 0 0, L_0x555db7dc5770;  alias, 1 drivers
v0x555db7354140_0 .net "a", 0 0, L_0x555db7dc5d40;  alias, 1 drivers
v0x555db73534d0_0 .net "b", 0 0, L_0x555db7dc5f20;  alias, 1 drivers
v0x555db7352c90_0 .net "cout", 0 0, L_0x555db7dc5870;  alias, 1 drivers
S_0x555db6d78ff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d7def0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc5950 .functor XOR 1, L_0x555db7dc67a0, L_0x555db7dc5770, C4<0>, C4<0>;
L_0x555db7dc5ae0 .functor AND 1, L_0x555db7dc67a0, L_0x555db7dc5770, C4<1>, C4<1>;
v0x555db7352890_0 .net "S", 0 0, L_0x555db7dc5950;  alias, 1 drivers
v0x555db7352950_0 .net "a", 0 0, L_0x555db7dc67a0;  alias, 1 drivers
v0x555db73510c0_0 .net "b", 0 0, L_0x555db7dc5770;  alias, 1 drivers
v0x555db734f080_0 .net "cout", 0 0, L_0x555db7dc5ae0;  alias, 1 drivers
S_0x555db6d768c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6d84dd0;
 .timescale 0 0;
P_0x555db734ca50 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6d4fb40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d768c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc63f0 .functor OR 1, L_0x555db7dc6190, L_0x555db7dc6360, C4<0>, C4<0>;
v0x555db733fbe0_0 .net "S", 0 0, L_0x555db7dc6220;  1 drivers
v0x555db733ecf0_0 .net "a", 0 0, L_0x555db7dc64a0;  1 drivers
v0x555db733e940_0 .net "b", 0 0, L_0x555db7dc65d0;  1 drivers
v0x555db733dd70_0 .net "cin", 0 0, L_0x555db7dc5c00;  alias, 1 drivers
v0x555db733d530_0 .net "cout", 0 0, L_0x555db7dc63f0;  alias, 1 drivers
v0x555db733d130_0 .net "cout1", 0 0, L_0x555db7dc6190;  1 drivers
v0x555db733d1d0_0 .net "cout2", 0 0, L_0x555db7dc6360;  1 drivers
v0x555db727d5a0_0 .net "s1", 0 0, L_0x555db7dc60e0;  1 drivers
S_0x555db6d64ef0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d4fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc60e0 .functor XOR 1, L_0x555db7dc64a0, L_0x555db7dc65d0, C4<0>, C4<0>;
L_0x555db7dc6190 .functor AND 1, L_0x555db7dc64a0, L_0x555db7dc65d0, C4<1>, C4<1>;
v0x555db7347170_0 .net "S", 0 0, L_0x555db7dc60e0;  alias, 1 drivers
v0x555db7347230_0 .net "a", 0 0, L_0x555db7dc64a0;  alias, 1 drivers
v0x555db73453c0_0 .net "b", 0 0, L_0x555db7dc65d0;  alias, 1 drivers
v0x555db7344a40_0 .net "cout", 0 0, L_0x555db7dc6190;  alias, 1 drivers
S_0x555db6d62720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d4fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc6220 .functor XOR 1, L_0x555db7dc5c00, L_0x555db7dc60e0, C4<0>, C4<0>;
L_0x555db7dc6360 .functor AND 1, L_0x555db7dc5c00, L_0x555db7dc60e0, C4<1>, C4<1>;
v0x555db7342c90_0 .net "S", 0 0, L_0x555db7dc6220;  alias, 1 drivers
v0x555db7342d50_0 .net "a", 0 0, L_0x555db7dc5c00;  alias, 1 drivers
v0x555db7342310_0 .net "b", 0 0, L_0x555db7dc60e0;  alias, 1 drivers
v0x555db7340560_0 .net "cout", 0 0, L_0x555db7dc6360;  alias, 1 drivers
S_0x555db6d5fff0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db733ea40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7dc78a0 .functor BUFZ 1, L_0x555db7dc6830, C4<0>, C4<0>, C4<0>;
L_0x555db7dc79e0 .functor BUFZ 1, L_0x555db7dc7460, C4<0>, C4<0>, C4<0>;
v0x555db72dba20_0 .net "S", 1 0, L_0x555db7dc7800;  alias, 1 drivers
v0x555db72d9c70_0 .net "a", 1 0, L_0x555db7dc6700;  alias, 1 drivers
v0x555db72d92f0_0 .net "b", 1 0, L_0x555db7dc5580;  alias, 1 drivers
v0x555db72d7540 .array "carry", 0 2;
v0x555db72d7540_0 .net v0x555db72d7540 0, 0 0, L_0x555db7dc78a0; 1 drivers
v0x555db72d7540_1 .net v0x555db72d7540 1, 0 0, L_0x555db7dc6d00; 1 drivers
v0x555db72d7540_2 .net v0x555db72d7540 2, 0 0, L_0x555db7dc7460; 1 drivers
v0x555db72d6bc0_0 .net "cin", 0 0, L_0x555db7dc6830;  alias, 1 drivers
v0x555db72d6c60_0 .net "cout", 0 0, L_0x555db7dc79e0;  alias, 1 drivers
L_0x555db7dc6e40 .part L_0x555db7dc6700, 0, 1;
L_0x555db7dc7020 .part L_0x555db7dc5580, 0, 1;
L_0x555db7dc7510 .part L_0x555db7dc6700, 1, 1;
L_0x555db7dc7640 .part L_0x555db7dc5580, 1, 1;
L_0x555db7dc7800 .concat8 [ 1 1 0 0], L_0x555db7dc6a50, L_0x555db7dc7290;
S_0x555db6d5d8c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6d5fff0;
 .timescale 0 0;
P_0x555db6c5b520 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d41a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d5d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc6d00 .functor OR 1, L_0x555db7dc6970, L_0x555db7dc6be0, C4<0>, C4<0>;
v0x555db731d250_0 .net "S", 0 0, L_0x555db7dc6a50;  1 drivers
v0x555db731b4a0_0 .net "a", 0 0, L_0x555db7dc6e40;  1 drivers
v0x555db731ab20_0 .net "b", 0 0, L_0x555db7dc7020;  1 drivers
v0x555db7318d70_0 .net "cin", 0 0, L_0x555db7dc78a0;  alias, 1 drivers
v0x555db73183f0_0 .net "cout", 0 0, L_0x555db7dc6d00;  alias, 1 drivers
v0x555db7318490_0 .net "cout1", 0 0, L_0x555db7dc6970;  1 drivers
v0x555db7316640_0 .net "cout2", 0 0, L_0x555db7dc6be0;  1 drivers
v0x555db7315cc0_0 .net "s1", 0 0, L_0x555db7dc68c0;  1 drivers
S_0x555db6d3f2d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d41a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc68c0 .functor XOR 1, L_0x555db7dc6e40, L_0x555db7dc7020, C4<0>, C4<0>;
L_0x555db7dc6970 .functor AND 1, L_0x555db7dc6e40, L_0x555db7dc7020, C4<1>, C4<1>;
v0x555db7324a70_0 .net "S", 0 0, L_0x555db7dc68c0;  alias, 1 drivers
v0x555db7324b30_0 .net "a", 0 0, L_0x555db7dc6e40;  alias, 1 drivers
v0x555db7322a30_0 .net "b", 0 0, L_0x555db7dc7020;  alias, 1 drivers
v0x555db73220b0_0 .net "cout", 0 0, L_0x555db7dc6970;  alias, 1 drivers
S_0x555db6d5a4f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d41a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc6a50 .functor XOR 1, L_0x555db7dc78a0, L_0x555db7dc68c0, C4<0>, C4<0>;
L_0x555db7dc6be0 .functor AND 1, L_0x555db7dc78a0, L_0x555db7dc68c0, C4<1>, C4<1>;
v0x555db7320300_0 .net "S", 0 0, L_0x555db7dc6a50;  alias, 1 drivers
v0x555db73203c0_0 .net "a", 0 0, L_0x555db7dc78a0;  alias, 1 drivers
v0x555db731f980_0 .net "b", 0 0, L_0x555db7dc68c0;  alias, 1 drivers
v0x555db731dbd0_0 .net "cout", 0 0, L_0x555db7dc6be0;  alias, 1 drivers
S_0x555db6d57d20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6d5fff0;
 .timescale 0 0;
P_0x555db731ac20 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6d555f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d57d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc7460 .functor OR 1, L_0x555db7dc7200, L_0x555db7dc73d0, C4<0>, C4<0>;
v0x555db7310cc0_0 .net "S", 0 0, L_0x555db7dc7290;  1 drivers
v0x555db72e1280_0 .net "a", 0 0, L_0x555db7dc7510;  1 drivers
v0x555db72d3b70_0 .net "b", 0 0, L_0x555db7dc7640;  1 drivers
v0x555db72e0b50_0 .net "cin", 0 0, L_0x555db7dc6d00;  alias, 1 drivers
v0x555db72dead0_0 .net "cout", 0 0, L_0x555db7dc7460;  alias, 1 drivers
v0x555db72de150_0 .net "cout1", 0 0, L_0x555db7dc7200;  1 drivers
v0x555db72de1f0_0 .net "cout2", 0 0, L_0x555db7dc73d0;  1 drivers
v0x555db72dc3a0_0 .net "s1", 0 0, L_0x555db7dc7150;  1 drivers
S_0x555db6d52ec0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d555f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc7150 .functor XOR 1, L_0x555db7dc7510, L_0x555db7dc7640, C4<0>, C4<0>;
L_0x555db7dc7200 .functor AND 1, L_0x555db7dc7510, L_0x555db7dc7640, C4<1>, C4<1>;
v0x555db7313f10_0 .net "S", 0 0, L_0x555db7dc7150;  alias, 1 drivers
v0x555db7313fd0_0 .net "a", 0 0, L_0x555db7dc7510;  alias, 1 drivers
v0x555db7313590_0 .net "b", 0 0, L_0x555db7dc7640;  alias, 1 drivers
v0x555db73126a0_0 .net "cout", 0 0, L_0x555db7dc7200;  alias, 1 drivers
S_0x555db6d4e180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d555f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc7290 .functor XOR 1, L_0x555db7dc6d00, L_0x555db7dc7150, C4<0>, C4<0>;
L_0x555db7dc73d0 .functor AND 1, L_0x555db7dc6d00, L_0x555db7dc7150, C4<1>, C4<1>;
v0x555db73122f0_0 .net "S", 0 0, L_0x555db7dc7290;  alias, 1 drivers
v0x555db73123b0_0 .net "a", 0 0, L_0x555db7dc6d00;  alias, 1 drivers
v0x555db7311900_0 .net "b", 0 0, L_0x555db7dc7150;  alias, 1 drivers
v0x555db73110c0_0 .net "cout", 0 0, L_0x555db7dc73d0;  alias, 1 drivers
S_0x555db6d4b9f0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72d3c70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bc500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7dc9c20 .functor BUFZ 1, L_0x7f49c55bc500, C4<0>, C4<0>, C4<0>;
L_0x555db7dc9cb0 .functor BUFZ 1, L_0x555db7dc97d0, C4<0>, C4<0>, C4<0>;
v0x555db72e2140_0 .net "S", 3 0, L_0x555db7dc9b80;  alias, 1 drivers
v0x555db72e1d40_0 .net "a", 3 0, L_0x555db7dc7a70;  alias, 1 drivers
v0x555db72a16e0_0 .net "b", 3 0, L_0x555db7dc7b10;  alias, 1 drivers
v0x555db729a780 .array "carry", 0 4;
v0x555db729a780_0 .net v0x555db729a780 0, 0 0, L_0x555db7dc9c20; 1 drivers
v0x555db729a780_1 .net v0x555db729a780 1, 0 0, L_0x555db7dc82a0; 1 drivers
v0x555db729a780_2 .net v0x555db729a780 2, 0 0, L_0x555db7dc8970; 1 drivers
v0x555db729a780_3 .net v0x555db729a780 3, 0 0, L_0x555db7dc9120; 1 drivers
v0x555db729a780_4 .net v0x555db729a780 4, 0 0, L_0x555db7dc97d0; 1 drivers
v0x555db729a3a0_0 .net "cin", 0 0, L_0x7f49c55bc500;  1 drivers
v0x555db72c8b20_0 .net "cout", 0 0, L_0x555db7dc9cb0;  alias, 1 drivers
L_0x555db7dc83e0 .part L_0x555db7dc7a70, 0, 1;
L_0x555db7dc8530 .part L_0x555db7dc7b10, 0, 1;
L_0x555db7dc8ab0 .part L_0x555db7dc7a70, 1, 1;
L_0x555db7dc8c70 .part L_0x555db7dc7b10, 1, 1;
L_0x555db7dc9260 .part L_0x555db7dc7a70, 2, 1;
L_0x555db7dc9390 .part L_0x555db7dc7b10, 2, 1;
L_0x555db7dc98d0 .part L_0x555db7dc7a70, 3, 1;
L_0x555db7dc9a00 .part L_0x555db7dc7b10, 3, 1;
L_0x555db7dc9b80 .concat8 [ 1 1 1 1], L_0x555db7dc7ff0, L_0x555db7dc87a0, L_0x555db7dc8f50, L_0x555db7dc9600;
S_0x555db6d48440 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6d4b9f0;
 .timescale 0 0;
P_0x555db6c21800 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d45cb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d48440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc82a0 .functor OR 1, L_0x555db7dc7f10, L_0x555db7dc8180, C4<0>, C4<0>;
v0x555db730e6b0_0 .net "S", 0 0, L_0x555db7dc7ff0;  1 drivers
v0x555db730e770_0 .net "a", 0 0, L_0x555db7dc83e0;  1 drivers
v0x555db730dd30_0 .net "b", 0 0, L_0x555db7dc8530;  1 drivers
v0x555db730bf80_0 .net "cin", 0 0, L_0x555db7dc9c20;  alias, 1 drivers
v0x555db730b600_0 .net "cout", 0 0, L_0x555db7dc82a0;  alias, 1 drivers
v0x555db7309850_0 .net "cout1", 0 0, L_0x555db7dc7f10;  1 drivers
v0x555db73098f0_0 .net "cout2", 0 0, L_0x555db7dc8180;  1 drivers
v0x555db7308ed0_0 .net "s1", 0 0, L_0x555db7dc7e00;  1 drivers
S_0x555db6d397e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc7e00 .functor XOR 1, L_0x555db7dc83e0, L_0x555db7dc8530, C4<0>, C4<0>;
L_0x555db7dc7f10 .functor AND 1, L_0x555db7dc83e0, L_0x555db7dc8530, C4<1>, C4<1>;
v0x555db72d5cd0_0 .net "S", 0 0, L_0x555db7dc7e00;  alias, 1 drivers
v0x555db72d5d70_0 .net "a", 0 0, L_0x555db7dc83e0;  alias, 1 drivers
v0x555db72d5920_0 .net "b", 0 0, L_0x555db7dc8530;  alias, 1 drivers
v0x555db72d4d50_0 .net "cout", 0 0, L_0x555db7dc7f10;  alias, 1 drivers
S_0x555db6d2b910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d45cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc7ff0 .functor XOR 1, L_0x555db7dc9c20, L_0x555db7dc7e00, C4<0>, C4<0>;
L_0x555db7dc8180 .functor AND 1, L_0x555db7dc9c20, L_0x555db7dc7e00, C4<1>, C4<1>;
v0x555db72d4470_0 .net "S", 0 0, L_0x555db7dc7ff0;  alias, 1 drivers
v0x555db72d4510_0 .net "a", 0 0, L_0x555db7dc9c20;  alias, 1 drivers
v0x555db72d4070_0 .net "b", 0 0, L_0x555db7dc7e00;  alias, 1 drivers
v0x555db73106f0_0 .net "cout", 0 0, L_0x555db7dc8180;  alias, 1 drivers
S_0x555db6d32190 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6d4b9f0;
 .timescale 0 0;
P_0x555db730de30 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6d28380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d32190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc8970 .functor OR 1, L_0x555db7dc8710, L_0x555db7dc88e0, C4<0>, C4<0>;
v0x555db72ffb90_0 .net "S", 0 0, L_0x555db7dc87a0;  1 drivers
v0x555db72ff210_0 .net "a", 0 0, L_0x555db7dc8ab0;  1 drivers
v0x555db72fe320_0 .net "b", 0 0, L_0x555db7dc8c70;  1 drivers
v0x555db72fdf70_0 .net "cin", 0 0, L_0x555db7dc82a0;  alias, 1 drivers
v0x555db72fd3a0_0 .net "cout", 0 0, L_0x555db7dc8970;  alias, 1 drivers
v0x555db72fca20_0 .net "cout1", 0 0, L_0x555db7dc8710;  1 drivers
v0x555db72fcac0_0 .net "cout2", 0 0, L_0x555db7dc88e0;  1 drivers
v0x555db72fc580_0 .net "s1", 0 0, L_0x555db7dc8660;  1 drivers
S_0x555db6d25c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d28380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc8660 .functor XOR 1, L_0x555db7dc8ab0, L_0x555db7dc8c70, C4<0>, C4<0>;
L_0x555db7dc8710 .functor AND 1, L_0x555db7dc8ab0, L_0x555db7dc8c70, C4<1>, C4<1>;
v0x555db7307120_0 .net "S", 0 0, L_0x555db7dc8660;  alias, 1 drivers
v0x555db73071e0_0 .net "a", 0 0, L_0x555db7dc8ab0;  alias, 1 drivers
v0x555db73067a0_0 .net "b", 0 0, L_0x555db7dc8c70;  alias, 1 drivers
v0x555db73049f0_0 .net "cout", 0 0, L_0x555db7dc8710;  alias, 1 drivers
S_0x555db6cf9660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d28380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc87a0 .functor XOR 1, L_0x555db7dc82a0, L_0x555db7dc8660, C4<0>, C4<0>;
L_0x555db7dc88e0 .functor AND 1, L_0x555db7dc82a0, L_0x555db7dc8660, C4<1>, C4<1>;
v0x555db7304070_0 .net "S", 0 0, L_0x555db7dc87a0;  alias, 1 drivers
v0x555db7304130_0 .net "a", 0 0, L_0x555db7dc82a0;  alias, 1 drivers
v0x555db73022c0_0 .net "b", 0 0, L_0x555db7dc8660;  alias, 1 drivers
v0x555db7301940_0 .net "cout", 0 0, L_0x555db7dc88e0;  alias, 1 drivers
S_0x555db6d0ea10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6d4b9f0;
 .timescale 0 0;
P_0x555db72fe420 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6d0c240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d0ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc9120 .functor OR 1, L_0x555db7dc8ec0, L_0x555db7dc9090, C4<0>, C4<0>;
v0x555db72f5570_0 .net "S", 0 0, L_0x555db7dc8f50;  1 drivers
v0x555db72f37c0_0 .net "a", 0 0, L_0x555db7dc9260;  1 drivers
v0x555db72f2e40_0 .net "b", 0 0, L_0x555db7dc9390;  1 drivers
v0x555db72f1090_0 .net "cin", 0 0, L_0x555db7dc8970;  alias, 1 drivers
v0x555db72f0710_0 .net "cout", 0 0, L_0x555db7dc9120;  alias, 1 drivers
v0x555db72ef820_0 .net "cout1", 0 0, L_0x555db7dc8ec0;  1 drivers
v0x555db72ef8c0_0 .net "cout2", 0 0, L_0x555db7dc9090;  1 drivers
v0x555db72ef470_0 .net "s1", 0 0, L_0x555db7dc8e30;  1 drivers
S_0x555db6d09b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d0c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc8e30 .functor XOR 1, L_0x555db7dc9260, L_0x555db7dc9390, C4<0>, C4<0>;
L_0x555db7dc8ec0 .functor AND 1, L_0x555db7dc9260, L_0x555db7dc9390, C4<1>, C4<1>;
v0x555db72faa30_0 .net "S", 0 0, L_0x555db7dc8e30;  alias, 1 drivers
v0x555db72faaf0_0 .net "a", 0 0, L_0x555db7dc9260;  alias, 1 drivers
v0x555db72ec580_0 .net "b", 0 0, L_0x555db7dc9390;  alias, 1 drivers
v0x555db72fa6a0_0 .net "cout", 0 0, L_0x555db7dc8ec0;  alias, 1 drivers
S_0x555db6d073e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d0c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc8f50 .functor XOR 1, L_0x555db7dc8970, L_0x555db7dc8e30, C4<0>, C4<0>;
L_0x555db7dc9090 .functor AND 1, L_0x555db7dc8970, L_0x555db7dc8e30, C4<1>, C4<1>;
v0x555db72f8620_0 .net "S", 0 0, L_0x555db7dc8f50;  alias, 1 drivers
v0x555db72f86e0_0 .net "a", 0 0, L_0x555db7dc8970;  alias, 1 drivers
v0x555db72f7ca0_0 .net "b", 0 0, L_0x555db7dc8e30;  alias, 1 drivers
v0x555db72f5ef0_0 .net "cout", 0 0, L_0x555db7dc9090;  alias, 1 drivers
S_0x555db6ceb580 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6d4b9f0;
 .timescale 0 0;
P_0x555db72f2f40 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6ce8df0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ceb580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc97d0 .functor OR 1, L_0x555db7dc9570, L_0x555db7dc9740, C4<0>, C4<0>;
v0x555db72e79e0_0 .net "S", 0 0, L_0x555db7dc9600;  1 drivers
v0x555db72e7060_0 .net "a", 0 0, L_0x555db7dc98d0;  1 drivers
v0x555db72e52b0_0 .net "b", 0 0, L_0x555db7dc9a00;  1 drivers
v0x555db72e4930_0 .net "cin", 0 0, L_0x555db7dc9120;  alias, 1 drivers
v0x555db72e3a40_0 .net "cout", 0 0, L_0x555db7dc97d0;  alias, 1 drivers
v0x555db72e3690_0 .net "cout1", 0 0, L_0x555db7dc9570;  1 drivers
v0x555db72e3730_0 .net "cout2", 0 0, L_0x555db7dc9740;  1 drivers
v0x555db72e2ac0_0 .net "s1", 0 0, L_0x555db7dc94c0;  1 drivers
S_0x555db6d04010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ce8df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc94c0 .functor XOR 1, L_0x555db7dc98d0, L_0x555db7dc9a00, C4<0>, C4<0>;
L_0x555db7dc9570 .functor AND 1, L_0x555db7dc98d0, L_0x555db7dc9a00, C4<1>, C4<1>;
v0x555db72ee8a0_0 .net "S", 0 0, L_0x555db7dc94c0;  alias, 1 drivers
v0x555db72ee940_0 .net "a", 0 0, L_0x555db7dc98d0;  alias, 1 drivers
v0x555db72edf20_0 .net "b", 0 0, L_0x555db7dc9a00;  alias, 1 drivers
v0x555db72eda80_0 .net "cout", 0 0, L_0x555db7dc9570;  alias, 1 drivers
S_0x555db6d01840 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ce8df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc9600 .functor XOR 1, L_0x555db7dc9120, L_0x555db7dc94c0, C4<0>, C4<0>;
L_0x555db7dc9740 .functor AND 1, L_0x555db7dc9120, L_0x555db7dc94c0, C4<1>, C4<1>;
v0x555db72ec1c0_0 .net "S", 0 0, L_0x555db7dc9600;  alias, 1 drivers
v0x555db72ec260_0 .net "a", 0 0, L_0x555db7dc9120;  alias, 1 drivers
v0x555db72ea110_0 .net "b", 0 0, L_0x555db7dc94c0;  alias, 1 drivers
v0x555db72e9790_0 .net "cout", 0 0, L_0x555db7dc9740;  alias, 1 drivers
S_0x555db6cff110 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6c8efe0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7dc4270 .functor NOT 2, L_0x555db7dc4110, C4<00>, C4<00>, C4<00>;
v0x555db72c18b0_0 .net "cout", 0 0, L_0x555db7dc5460;  1 drivers
v0x555db72c0f30_0 .net "i", 1 0, L_0x555db7dc4110;  alias, 1 drivers
v0x555db72c0040_0 .net "o", 1 0, L_0x555db7dc5330;  alias, 1 drivers
v0x555db72bfc90_0 .net "temp2", 1 0, L_0x555db7dc4270;  1 drivers
S_0x555db6cfc9e0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6cff110;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6be7150 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bc350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dc53d0 .functor BUFZ 1, L_0x7f49c55bc350, C4<0>, C4<0>, C4<0>;
L_0x555db7dc5460 .functor BUFZ 1, L_0x555db7dc4f40, C4<0>, C4<0>, C4<0>;
v0x555db72c87c0_0 .net "S", 1 0, L_0x555db7dc5330;  alias, 1 drivers
v0x555db72c6710_0 .net "a", 1 0, L_0x555db7dc4270;  alias, 1 drivers
L_0x7f49c55bc308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db72c5d90_0 .net "b", 1 0, L_0x7f49c55bc308;  1 drivers
v0x555db72c3fe0 .array "carry", 0 2;
v0x555db72c3fe0_0 .net v0x555db72c3fe0 0, 0 0, L_0x555db7dc53d0; 1 drivers
v0x555db72c3fe0_1 .net v0x555db72c3fe0 1, 0 0, L_0x555db7dc4890; 1 drivers
v0x555db72c3fe0_2 .net v0x555db72c3fe0 2, 0 0, L_0x555db7dc4f40; 1 drivers
v0x555db72c3660_0 .net "cin", 0 0, L_0x7f49c55bc350;  1 drivers
v0x555db72c3700_0 .net "cout", 0 0, L_0x555db7dc5460;  alias, 1 drivers
L_0x555db7dc49d0 .part L_0x555db7dc4270, 0, 1;
L_0x555db7dc4b20 .part L_0x7f49c55bc308, 0, 1;
L_0x555db7dc5040 .part L_0x555db7dc4270, 1, 1;
L_0x555db7dc5200 .part L_0x7f49c55bc308, 1, 1;
L_0x555db7dc5330 .concat8 [ 1 1 0 0], L_0x555db7dc45e0, L_0x555db7dc4d70;
S_0x555db6cf7ca0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6cfc9e0;
 .timescale 0 0;
P_0x555db6be3d70 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6cf5510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cf7ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc4890 .functor OR 1, L_0x555db7dc4500, L_0x555db7dc4770, C4<0>, C4<0>;
v0x555db72d1110_0 .net "S", 0 0, L_0x555db7dc45e0;  1 drivers
v0x555db72d0790_0 .net "a", 0 0, L_0x555db7dc49d0;  1 drivers
v0x555db72ce9e0_0 .net "b", 0 0, L_0x555db7dc4b20;  1 drivers
v0x555db72ce060_0 .net "cin", 0 0, L_0x555db7dc53d0;  alias, 1 drivers
v0x555db72cc2b0_0 .net "cout", 0 0, L_0x555db7dc4890;  alias, 1 drivers
v0x555db72cc350_0 .net "cout1", 0 0, L_0x555db7dc4500;  1 drivers
v0x555db72cb930_0 .net "cout2", 0 0, L_0x555db7dc4770;  1 drivers
v0x555db72caa40_0 .net "s1", 0 0, L_0x555db7dc4400;  1 drivers
S_0x555db6cf1f60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cf5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc4400 .functor XOR 1, L_0x555db7dc49d0, L_0x555db7dc4b20, C4<0>, C4<0>;
L_0x555db7dc4500 .functor AND 1, L_0x555db7dc49d0, L_0x555db7dc4b20, C4<1>, C4<1>;
v0x555db72bdd00_0 .net "S", 0 0, L_0x555db7dc4400;  alias, 1 drivers
v0x555db72bdda0_0 .net "a", 0 0, L_0x555db7dc49d0;  alias, 1 drivers
v0x555db72bcac0_0 .net "b", 0 0, L_0x555db7dc4b20;  alias, 1 drivers
v0x555db72b6b10_0 .net "cout", 0 0, L_0x555db7dc4500;  alias, 1 drivers
S_0x555db6cef7d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cf5510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc45e0 .functor XOR 1, L_0x555db7dc53d0, L_0x555db7dc4400, C4<0>, C4<0>;
L_0x555db7dc4770 .functor AND 1, L_0x555db7dc53d0, L_0x555db7dc4400, C4<1>, C4<1>;
v0x555db72a8d30_0 .net "S", 0 0, L_0x555db7dc45e0;  alias, 1 drivers
v0x555db72a8df0_0 .net "a", 0 0, L_0x555db7dc53d0;  alias, 1 drivers
v0x555db7298eb0_0 .net "b", 0 0, L_0x555db7dc4400;  alias, 1 drivers
v0x555db72d31c0_0 .net "cout", 0 0, L_0x555db7dc4770;  alias, 1 drivers
S_0x555db6ce3300 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6cfc9e0;
 .timescale 0 0;
P_0x555db72ceae0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6cd5430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ce3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dc4f40 .functor OR 1, L_0x555db7dc4ce0, L_0x555db7dc4eb0, C4<0>, C4<0>;
v0x555db72adcc0_0 .net "S", 0 0, L_0x555db7dc4d70;  1 drivers
v0x555db72ad340_0 .net "a", 0 0, L_0x555db7dc5040;  1 drivers
v0x555db72ac450_0 .net "b", 0 0, L_0x555db7dc5200;  1 drivers
v0x555db72ac0a0_0 .net "cin", 0 0, L_0x555db7dc4890;  alias, 1 drivers
v0x555db72ab4d0_0 .net "cout", 0 0, L_0x555db7dc4f40;  alias, 1 drivers
v0x555db72aab50_0 .net "cout1", 0 0, L_0x555db7dc4ce0;  1 drivers
v0x555db72aabf0_0 .net "cout2", 0 0, L_0x555db7dc4eb0;  1 drivers
v0x555db72aa6b0_0 .net "s1", 0 0, L_0x555db7dc4c50;  1 drivers
S_0x555db6cdbcb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cd5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc4c50 .functor XOR 1, L_0x555db7dc5040, L_0x555db7dc5200, C4<0>, C4<0>;
L_0x555db7dc4ce0 .functor AND 1, L_0x555db7dc5040, L_0x555db7dc5200, C4<1>, C4<1>;
v0x555db72ca690_0 .net "S", 0 0, L_0x555db7dc4c50;  alias, 1 drivers
v0x555db72ca750_0 .net "a", 0 0, L_0x555db7dc5040;  alias, 1 drivers
v0x555db72c9ac0_0 .net "b", 0 0, L_0x555db7dc5200;  alias, 1 drivers
v0x555db72c9280_0 .net "cout", 0 0, L_0x555db7dc4ce0;  alias, 1 drivers
S_0x555db6cbdbc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cd5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc4d70 .functor XOR 1, L_0x555db7dc4890, L_0x555db7dc4c50, C4<0>, C4<0>;
L_0x555db7dc4eb0 .functor AND 1, L_0x555db7dc4890, L_0x555db7dc4c50, C4<1>, C4<1>;
v0x555db72c8e80_0 .net "S", 0 0, L_0x555db7dc4d70;  alias, 1 drivers
v0x555db72c8f40_0 .net "a", 0 0, L_0x555db7dc4890;  alias, 1 drivers
v0x555db72b0500_0 .net "b", 0 0, L_0x555db7dc4c50;  alias, 1 drivers
v0x555db72afdd0_0 .net "cout", 0 0, L_0x555db7dc4eb0;  alias, 1 drivers
S_0x555db6cd2f70 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db6d8dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72ac550 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7dcbb50 .functor BUFZ 1, L_0x555db7dc9cb0, C4<0>, C4<0>, C4<0>;
L_0x555db7dcbc90 .functor BUFZ 1, L_0x555db7dcb700, C4<0>, C4<0>, C4<0>;
v0x555db7291e80_0 .net "S", 3 0, L_0x555db7dcbab0;  alias, 1 drivers
v0x555db7291500_0 .net "a", 3 0, L_0x555db7dc9b80;  alias, 1 drivers
v0x555db7291060_0 .net "b", 3 0, L_0x555db7dc7c50;  alias, 1 drivers
v0x555db728e330 .array "carry", 0 4;
v0x555db728e330_0 .net v0x555db728e330 0, 0 0, L_0x555db7dcbb50; 1 drivers
v0x555db728e330_1 .net v0x555db728e330 1, 0 0, L_0x555db7dca1d0; 1 drivers
v0x555db728e330_2 .net v0x555db728e330 2, 0 0, L_0x555db7dca930; 1 drivers
v0x555db728e330_3 .net v0x555db728e330 3, 0 0, L_0x555db7dcb050; 1 drivers
v0x555db728e330_4 .net v0x555db728e330 4, 0 0, L_0x555db7dcb700; 1 drivers
v0x555db728d9b0_0 .net "cin", 0 0, L_0x555db7dc9cb0;  alias, 1 drivers
v0x555db728d260_0 .net "cout", 0 0, L_0x555db7dcbc90;  alias, 1 drivers
L_0x555db7dca310 .part L_0x555db7dc9b80, 0, 1;
L_0x555db7dca4f0 .part L_0x555db7dc7c50, 0, 1;
L_0x555db7dcaa70 .part L_0x555db7dc9b80, 1, 1;
L_0x555db7dcaba0 .part L_0x555db7dc7c50, 1, 1;
L_0x555db7dcb190 .part L_0x555db7dc9b80, 2, 1;
L_0x555db7dcb2c0 .part L_0x555db7dc7c50, 2, 1;
L_0x555db7dcb800 .part L_0x555db7dc9b80, 3, 1;
L_0x555db7dcb930 .part L_0x555db7dc7c50, 3, 1;
L_0x555db7dcbab0 .concat8 [ 1 1 1 1], L_0x555db7dc9f20, L_0x555db7dca760, L_0x555db7dcae80, L_0x555db7dcb530;
S_0x555db6cd07a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6cd2f70;
 .timescale 0 0;
P_0x555db6bade70 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6cce070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cd07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dca1d0 .functor OR 1, L_0x555db7dc9e40, L_0x555db7dca0b0, C4<0>, C4<0>;
v0x555db72b8b70_0 .net "S", 0 0, L_0x555db7dc9f20;  1 drivers
v0x555db72b87c0_0 .net "a", 0 0, L_0x555db7dca310;  1 drivers
v0x555db72b7bf0_0 .net "b", 0 0, L_0x555db7dca4f0;  1 drivers
v0x555db72b7270_0 .net "cin", 0 0, L_0x555db7dcbb50;  alias, 1 drivers
v0x555db72b6e70_0 .net "cout", 0 0, L_0x555db7dca1d0;  alias, 1 drivers
v0x555db72b6f10_0 .net "cout1", 0 0, L_0x555db7dc9e40;  1 drivers
v0x555db72b67b0_0 .net "cout2", 0 0, L_0x555db7dca0b0;  1 drivers
v0x555db72b46a0_0 .net "s1", 0 0, L_0x555db7dc9d40;  1 drivers
S_0x555db6ccb940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cce070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc9d40 .functor XOR 1, L_0x555db7dca310, L_0x555db7dca4f0, C4<0>, C4<0>;
L_0x555db7dc9e40 .functor AND 1, L_0x555db7dca310, L_0x555db7dca4f0, C4<1>, C4<1>;
v0x555db72bf0c0_0 .net "S", 0 0, L_0x555db7dc9d40;  alias, 1 drivers
v0x555db72bf180_0 .net "a", 0 0, L_0x555db7dca310;  alias, 1 drivers
v0x555db72be740_0 .net "b", 0 0, L_0x555db7dca4f0;  alias, 1 drivers
v0x555db72be2a0_0 .net "cout", 0 0, L_0x555db7dc9e40;  alias, 1 drivers
S_0x555db6cafae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cce070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dc9f20 .functor XOR 1, L_0x555db7dcbb50, L_0x555db7dc9d40, C4<0>, C4<0>;
L_0x555db7dca0b0 .functor AND 1, L_0x555db7dcbb50, L_0x555db7dc9d40, C4<1>, C4<1>;
v0x555db72bc4f0_0 .net "S", 0 0, L_0x555db7dc9f20;  alias, 1 drivers
v0x555db72bc5b0_0 .net "a", 0 0, L_0x555db7dcbb50;  alias, 1 drivers
v0x555db72ba3e0_0 .net "b", 0 0, L_0x555db7dc9d40;  alias, 1 drivers
v0x555db72b9a60_0 .net "cout", 0 0, L_0x555db7dca0b0;  alias, 1 drivers
S_0x555db6cad350 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6cd2f70;
 .timescale 0 0;
P_0x555db72b7cf0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6cc8570 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cad350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dca930 .functor OR 1, L_0x555db7dca6d0, L_0x555db7dca8a0, C4<0>, C4<0>;
v0x555db72a9dc0_0 .net "S", 0 0, L_0x555db7dca760;  1 drivers
v0x555db72a4c20_0 .net "a", 0 0, L_0x555db7dcaa70;  1 drivers
v0x555db72a8260_0 .net "b", 0 0, L_0x555db7dcaba0;  1 drivers
v0x555db72a4fb0_0 .net "cin", 0 0, L_0x555db7dca1d0;  alias, 1 drivers
v0x555db72a7a90_0 .net "cout", 0 0, L_0x555db7dca930;  alias, 1 drivers
v0x555db72a6370_0 .net "cout1", 0 0, L_0x555db7dca6d0;  1 drivers
v0x555db72a6410_0 .net "cout2", 0 0, L_0x555db7dca8a0;  1 drivers
v0x555db72a59f0_0 .net "s1", 0 0, L_0x555db7dca620;  1 drivers
S_0x555db6cc5da0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cc8570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dca620 .functor XOR 1, L_0x555db7dcaa70, L_0x555db7dcaba0, C4<0>, C4<0>;
L_0x555db7dca6d0 .functor AND 1, L_0x555db7dcaa70, L_0x555db7dcaba0, C4<1>, C4<1>;
v0x555db72b3d20_0 .net "S", 0 0, L_0x555db7dca620;  alias, 1 drivers
v0x555db72b3de0_0 .net "a", 0 0, L_0x555db7dcaa70;  alias, 1 drivers
v0x555db72b2e30_0 .net "b", 0 0, L_0x555db7dcaba0;  alias, 1 drivers
v0x555db72b2a80_0 .net "cout", 0 0, L_0x555db7dca6d0;  alias, 1 drivers
S_0x555db6cc3670 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cc8570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dca760 .functor XOR 1, L_0x555db7dca1d0, L_0x555db7dca620, C4<0>, C4<0>;
L_0x555db7dca8a0 .functor AND 1, L_0x555db7dca1d0, L_0x555db7dca620, C4<1>, C4<1>;
v0x555db72b1eb0_0 .net "S", 0 0, L_0x555db7dca760;  alias, 1 drivers
v0x555db72b1f70_0 .net "a", 0 0, L_0x555db7dca1d0;  alias, 1 drivers
v0x555db72b1530_0 .net "b", 0 0, L_0x555db7dca620;  alias, 1 drivers
v0x555db72b1090_0 .net "cout", 0 0, L_0x555db7dca8a0;  alias, 1 drivers
S_0x555db6cc0f40 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6cd2f70;
 .timescale 0 0;
P_0x555db72a8360 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6cbc200 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cc0f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dcb050 .functor OR 1, L_0x555db7dcadf0, L_0x555db7dcafc0, C4<0>, C4<0>;
v0x555db72988c0_0 .net "S", 0 0, L_0x555db7dcae80;  1 drivers
v0x555db72980b0_0 .net "a", 0 0, L_0x555db7dcb190;  1 drivers
v0x555db729d5d0_0 .net "b", 0 0, L_0x555db7dcb2c0;  1 drivers
v0x555db72a0c10_0 .net "cin", 0 0, L_0x555db7dca930;  alias, 1 drivers
v0x555db729d960_0 .net "cout", 0 0, L_0x555db7dcb050;  alias, 1 drivers
v0x555db72a0440_0 .net "cout1", 0 0, L_0x555db7dcadf0;  1 drivers
v0x555db72a04e0_0 .net "cout2", 0 0, L_0x555db7dcafc0;  1 drivers
v0x555db729ed20_0 .net "s1", 0 0, L_0x555db7dcad60;  1 drivers
S_0x555db6cb9a70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cbc200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcad60 .functor XOR 1, L_0x555db7dcb190, L_0x555db7dcb2c0, C4<0>, C4<0>;
L_0x555db7dcadf0 .functor AND 1, L_0x555db7dcb190, L_0x555db7dcb2c0, C4<1>, C4<1>;
v0x555db72a5550_0 .net "S", 0 0, L_0x555db7dcad60;  alias, 1 drivers
v0x555db72a5610_0 .net "a", 0 0, L_0x555db7dcb190;  alias, 1 drivers
v0x555db72a3b10_0 .net "b", 0 0, L_0x555db7dcb2c0;  alias, 1 drivers
v0x555db72a2e50_0 .net "cout", 0 0, L_0x555db7dcadf0;  alias, 1 drivers
S_0x555db6cb64c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cbc200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcae80 .functor XOR 1, L_0x555db7dca930, L_0x555db7dcad60, C4<0>, C4<0>;
L_0x555db7dcafc0 .functor AND 1, L_0x555db7dca930, L_0x555db7dcad60, C4<1>, C4<1>;
v0x555db72a24d0_0 .net "S", 0 0, L_0x555db7dcae80;  alias, 1 drivers
v0x555db72a2590_0 .net "a", 0 0, L_0x555db7dca930;  alias, 1 drivers
v0x555db72a2030_0 .net "b", 0 0, L_0x555db7dcad60;  alias, 1 drivers
v0x555db7299c90_0 .net "cout", 0 0, L_0x555db7dcafc0;  alias, 1 drivers
S_0x555db6cb3d30 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6cd2f70;
 .timescale 0 0;
P_0x555db729d6d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6ca7860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cb3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dcb700 .functor OR 1, L_0x555db7dcb4a0, L_0x555db7dcb670, C4<0>, C4<0>;
v0x555db7296e20_0 .net "S", 0 0, L_0x555db7dcb530;  1 drivers
v0x555db7290b60_0 .net "a", 0 0, L_0x555db7dcb800;  1 drivers
v0x555db72966f0_0 .net "b", 0 0, L_0x555db7dcb930;  1 drivers
v0x555db7294670_0 .net "cin", 0 0, L_0x555db7dcb050;  alias, 1 drivers
v0x555db7293cf0_0 .net "cout", 0 0, L_0x555db7dcb700;  alias, 1 drivers
v0x555db7292e00_0 .net "cout1", 0 0, L_0x555db7dcb4a0;  1 drivers
v0x555db7292ea0_0 .net "cout2", 0 0, L_0x555db7dcb670;  1 drivers
v0x555db7292a50_0 .net "s1", 0 0, L_0x555db7dcb3f0;  1 drivers
S_0x555db6c99990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ca7860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcb3f0 .functor XOR 1, L_0x555db7dcb800, L_0x555db7dcb930, C4<0>, C4<0>;
L_0x555db7dcb4a0 .functor AND 1, L_0x555db7dcb800, L_0x555db7dcb930, C4<1>, C4<1>;
v0x555db729e3a0_0 .net "S", 0 0, L_0x555db7dcb3f0;  alias, 1 drivers
v0x555db729e440_0 .net "a", 0 0, L_0x555db7dcb800;  alias, 1 drivers
v0x555db729df00_0 .net "b", 0 0, L_0x555db7dcb930;  alias, 1 drivers
v0x555db729c4c0_0 .net "cout", 0 0, L_0x555db7dcb4a0;  alias, 1 drivers
S_0x555db6ca0210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ca7860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcb530 .functor XOR 1, L_0x555db7dcb050, L_0x555db7dcb3f0, C4<0>, C4<0>;
L_0x555db7dcb670 .functor AND 1, L_0x555db7dcb050, L_0x555db7dcb3f0, C4<1>, C4<1>;
v0x555db729b800_0 .net "S", 0 0, L_0x555db7dcb530;  alias, 1 drivers
v0x555db729b8a0_0 .net "a", 0 0, L_0x555db7dcb050;  alias, 1 drivers
v0x555db729ae80_0 .net "b", 0 0, L_0x555db7dcb3f0;  alias, 1 drivers
v0x555db72907d0_0 .net "cout", 0 0, L_0x555db7dcb670;  alias, 1 drivers
S_0x555db6d1ae30 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7db5290 .functor XOR 1, L_0x555db7dcce60, L_0x555db7dce2e0, C4<0>, C4<0>;
v0x555db7183e30_0 .net "X", 1 0, L_0x555db7dd62b0;  1 drivers
v0x555db71834b0_0 .net "Y", 1 0, L_0x555db7dd6350;  1 drivers
v0x555db7181700_0 .net "Z", 3 0, L_0x555db7dd60a0;  alias, 1 drivers
v0x555db7180d80_0 .net *"_ivl_20", 0 0, L_0x555db7db5290;  1 drivers
L_0x7f49c55bc8a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7180e40_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bc8a8;  1 drivers
L_0x7f49c55bc8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db717efd0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bc8f0;  1 drivers
L_0x7f49c55bc938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db717e650_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bc938;  1 drivers
L_0x7f49c55bc980 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db717d760_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bc980;  1 drivers
v0x555db717d3b0_0 .net "a", 0 0, L_0x555db7dcc820;  1 drivers
v0x555db717d450_0 .net "a_abs", 0 0, L_0x555db7dcd730;  1 drivers
v0x555db717c7e0_0 .net "b", 0 0, L_0x555db7dcdca0;  1 drivers
v0x555db717c880_0 .net "b_abs", 0 0, L_0x555db7dcebb0;  1 drivers
v0x555db717bfa0_0 .net "c1", 0 0, L_0x555db7dd1e10;  1 drivers
v0x555db717bba0_0 .net "c2", 0 0, L_0x555db7dd2ca0;  1 drivers
v0x555db717bc40_0 .net "c3", 0 0, L_0x555db7dd4850;  1 drivers
v0x555db7163220_0 .net "c4", 0 0, L_0x555db7dd6240;  1 drivers
v0x555db71632c0_0 .net "neg_a", 0 0, L_0x555db7dcce60;  1 drivers
v0x555db71609e0_0 .net "neg_b", 0 0, L_0x555db7dce2e0;  1 drivers
v0x555db7160a80_0 .net "temp", 3 0, L_0x555db7dd4740;  1 drivers
v0x555db7160060_0 .net "term1", 3 0, L_0x555db7dd2d10;  1 drivers
v0x555db7160100_0 .net "term2", 3 0, L_0x555db7dd2db0;  1 drivers
v0x555db715f170_0 .net "term3", 3 0, L_0x555db7dd2e50;  1 drivers
v0x555db715edc0_0 .net "z0", 1 0, L_0x555db7dcc210;  1 drivers
v0x555db715e1f0_0 .net "z1", 1 0, L_0x555db7dd2b00;  1 drivers
v0x555db715e290_0 .net "z1_1", 1 0, L_0x555db7d52150;  1 drivers
v0x555db715d870_0 .net "z1_2", 1 0, L_0x555db7dd1d00;  1 drivers
v0x555db715d3d0_0 .net "z1_3", 1 0, L_0x555db7dcf070;  1 drivers
v0x555db717b4e0_0 .net "z1_4", 1 0, L_0x555db7dd0290;  1 drivers
v0x555db7179430_0 .net "z2", 1 0, L_0x555db7dcbed0;  1 drivers
L_0x555db7dcbfc0 .part L_0x555db7dd62b0, 1, 1;
L_0x555db7dcc0b0 .part L_0x555db7dd6350, 1, 1;
L_0x555db7dcc350 .part L_0x555db7dd62b0, 0, 1;
L_0x555db7dcc490 .part L_0x555db7dd6350, 0, 1;
L_0x555db7dcd7d0 .part L_0x555db7dd62b0, 0, 1;
L_0x555db7dcd870 .part L_0x555db7dd62b0, 1, 1;
L_0x555db7dcec50 .part L_0x555db7dd6350, 1, 1;
L_0x555db7dcecf0 .part L_0x555db7dd6350, 0, 1;
L_0x555db7d52150 .functor MUXZ 2, L_0x555db7dcf070, L_0x555db7dd0290, L_0x555db7db5290, C4<>;
L_0x555db7dd2d10 .concat [ 2 2 0 0], L_0x555db7dcc210, L_0x7f49c55bc8a8;
L_0x555db7dd2db0 .concat [ 1 2 1 0], L_0x7f49c55bc938, L_0x555db7dd2b00, L_0x7f49c55bc8f0;
L_0x555db7dd2e50 .concat [ 2 2 0 0], L_0x7f49c55bc980, L_0x555db7dcbed0;
S_0x555db6d18730 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6db9680 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7dccbb0 .functor NOT 1, L_0x555db7dcd870, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bc668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dccd00 .functor BUFZ 1, L_0x7f49c55bc668, C4<0>, C4<0>, C4<0>;
L_0x555db7dcce60 .functor NOT 1, L_0x555db7dccdc0, C4<0>, C4<0>, C4<0>;
v0x555db7260990_0 .net "D", 0 0, L_0x555db7dcc820;  alias, 1 drivers
v0x555db7260a30_0 .net *"_ivl_9", 0 0, L_0x555db7dccd00;  1 drivers
v0x555db72602d0_0 .net "a", 0 0, L_0x555db7dcd7d0;  1 drivers
v0x555db725e1c0_0 .net "abs_D", 0 0, L_0x555db7dcd730;  alias, 1 drivers
v0x555db725e280_0 .net "b", 0 0, L_0x555db7dcd870;  1 drivers
v0x555db725d840_0 .net "b_comp", 0 0, L_0x555db7dccbb0;  1 drivers
v0x555db725c950_0 .net "carry", 1 0, L_0x555db7dccc40;  1 drivers
v0x555db725c5a0_0 .net "cin", 0 0, L_0x7f49c55bc668;  1 drivers
v0x555db725c660_0 .net "is_pos", 0 0, L_0x555db7dccdc0;  1 drivers
v0x555db725b9d0_0 .net "negative", 0 0, L_0x555db7dcce60;  alias, 1 drivers
v0x555db725ba70_0 .net "twos", 0 0, L_0x555db7dcd260;  1 drivers
L_0x555db7dcca80 .part L_0x555db7dccc40, 0, 1;
L_0x555db7dccc40 .concat8 [ 1 1 0 0], L_0x555db7dccd00, L_0x555db7dcc9f0;
L_0x555db7dccdc0 .part L_0x555db7dccc40, 1, 1;
L_0x555db7dcd730 .functor MUXZ 1, L_0x555db7dcd260, L_0x555db7dcc820, L_0x555db7dccdc0, C4<>;
S_0x555db6c6eb20 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6d18730;
 .timescale 0 0;
P_0x555db73df0c0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6c974d0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6c6eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dcc9f0 .functor OR 1, L_0x555db7dcc640, L_0x555db7dcc960, C4<0>, C4<0>;
v0x555db72577e0_0 .net "S", 0 0, L_0x555db7dcc820;  alias, 1 drivers
v0x555db72578a0_0 .net "a", 0 0, L_0x555db7dcd7d0;  alias, 1 drivers
v0x555db7256e60_0 .net "b", 0 0, L_0x555db7dccbb0;  alias, 1 drivers
v0x555db7255f70_0 .net "cin", 0 0, L_0x555db7dcca80;  1 drivers
v0x555db7255bc0_0 .net "cout", 0 0, L_0x555db7dcc9f0;  1 drivers
v0x555db7255c60_0 .net "cout1", 0 0, L_0x555db7dcc640;  1 drivers
v0x555db7254ff0_0 .net "cout2", 0 0, L_0x555db7dcc960;  1 drivers
v0x555db7254670_0 .net "s1", 0 0, L_0x555db7dcc5d0;  1 drivers
S_0x555db6c94ca0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c974d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcc5d0 .functor XOR 1, L_0x555db7dcd7d0, L_0x555db7dccbb0, C4<0>, C4<0>;
L_0x555db7dcc640 .functor AND 1, L_0x555db7dcd7d0, L_0x555db7dccbb0, C4<1>, C4<1>;
v0x555db7274250_0 .net "S", 0 0, L_0x555db7dcc5d0;  alias, 1 drivers
v0x555db72735e0_0 .net "a", 0 0, L_0x555db7dcd7d0;  alias, 1 drivers
v0x555db7273680_0 .net "b", 0 0, L_0x555db7dccbb0;  alias, 1 drivers
v0x555db7272da0_0 .net "cout", 0 0, L_0x555db7dcc640;  alias, 1 drivers
S_0x555db6c92570 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c974d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcc820 .functor XOR 1, L_0x555db7dcca80, L_0x555db7dcc5d0, C4<0>, C4<0>;
L_0x555db7dcc960 .functor AND 1, L_0x555db7dcca80, L_0x555db7dcc5d0, C4<1>, C4<1>;
v0x555db72729a0_0 .net "S", 0 0, L_0x555db7dcc820;  alias, 1 drivers
v0x555db7272a60_0 .net "a", 0 0, L_0x555db7dcca80;  alias, 1 drivers
v0x555db725a020_0 .net "b", 0 0, L_0x555db7dcc5d0;  alias, 1 drivers
v0x555db72598f0_0 .net "cout", 0 0, L_0x555db7dcc960;  alias, 1 drivers
S_0x555db6c8fe40 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6d18730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7256f60 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7dccf70 .functor NOT 1, L_0x555db7dcc820, C4<0>, C4<0>, C4<0>;
v0x555db7261710_0 .net "cout", 0 0, L_0x555db7dcd600;  1 drivers
v0x555db72617d0_0 .net "i", 0 0, L_0x555db7dcc820;  alias, 1 drivers
v0x555db7260d90_0 .net "o", 0 0, L_0x555db7dcd260;  alias, 1 drivers
v0x555db7260e30_0 .net "temp2", 0 0, L_0x555db7dccf70;  1 drivers
S_0x555db6c8d710 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6c8fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db73cd3c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bc620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dcd570 .functor BUFZ 1, L_0x7f49c55bc620, C4<0>, C4<0>, C4<0>;
L_0x555db7dcd600 .functor BUFZ 1, L_0x555db7dcd4c0, C4<0>, C4<0>, C4<0>;
v0x555db7266010_0 .net "S", 0 0, L_0x555db7dcd260;  alias, 1 drivers
v0x555db7263f00_0 .net "a", 0 0, L_0x555db7dccf70;  alias, 1 drivers
L_0x7f49c55bc5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7263580_0 .net "b", 0 0, L_0x7f49c55bc5d8;  1 drivers
v0x555db7263620 .array "carry", 0 1;
v0x555db7263620_0 .net v0x555db7263620 0, 0 0, L_0x555db7dcd570; 1 drivers
v0x555db7263620_1 .net v0x555db7263620 1, 0 0, L_0x555db7dcd4c0; 1 drivers
v0x555db7262690_0 .net "cin", 0 0, L_0x7f49c55bc620;  1 drivers
v0x555db72622e0_0 .net "cout", 0 0, L_0x555db7dcd600;  alias, 1 drivers
S_0x555db6c8afe0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c8d710;
 .timescale 0 0;
P_0x555db73c5a40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c888b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c8afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dcd4c0 .functor OR 1, L_0x555db7dcd140, L_0x555db7dcd3a0, C4<0>, C4<0>;
v0x555db726aa50_0 .net "S", 0 0, L_0x555db7dcd260;  alias, 1 drivers
v0x555db726ab10_0 .net "a", 0 0, L_0x555db7dccf70;  alias, 1 drivers
v0x555db7269b60_0 .net "b", 0 0, L_0x7f49c55bc5d8;  alias, 1 drivers
v0x555db72697b0_0 .net "cin", 0 0, L_0x555db7dcd570;  alias, 1 drivers
v0x555db7268be0_0 .net "cout", 0 0, L_0x555db7dcd4c0;  alias, 1 drivers
v0x555db7268c80_0 .net "cout1", 0 0, L_0x555db7dcd140;  1 drivers
v0x555db7268260_0 .net "cout2", 0 0, L_0x555db7dcd3a0;  1 drivers
v0x555db7267dc0_0 .net "s1", 0 0, L_0x555db7dcd090;  1 drivers
S_0x555db6c86180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c888b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcd090 .functor XOR 1, L_0x555db7dccf70, L_0x7f49c55bc5d8, C4<0>, C4<0>;
L_0x555db7dcd140 .functor AND 1, L_0x555db7dccf70, L_0x7f49c55bc5d8, C4<1>, C4<1>;
v0x555db72541d0_0 .net "S", 0 0, L_0x555db7dcd090;  alias, 1 drivers
v0x555db7254270_0 .net "a", 0 0, L_0x555db7dccf70;  alias, 1 drivers
v0x555db7270230_0 .net "b", 0 0, L_0x7f49c55bc5d8;  alias, 1 drivers
v0x555db726f8b0_0 .net "cout", 0 0, L_0x555db7dcd140;  alias, 1 drivers
S_0x555db6c53530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c888b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcd260 .functor XOR 1, L_0x555db7dcd570, L_0x555db7dcd090, C4<0>, C4<0>;
L_0x555db7dcd3a0 .functor AND 1, L_0x555db7dcd570, L_0x555db7dcd090, C4<1>, C4<1>;
v0x555db726db00_0 .net "S", 0 0, L_0x555db7dcd260;  alias, 1 drivers
v0x555db726dbc0_0 .net "a", 0 0, L_0x555db7dcd570;  alias, 1 drivers
v0x555db726d180_0 .net "b", 0 0, L_0x555db7dcd090;  alias, 1 drivers
v0x555db726b3d0_0 .net "cout", 0 0, L_0x555db7dcd3a0;  alias, 1 drivers
S_0x555db6c50d40 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dcbe60 .functor AND 1, L_0x555db7dcbfc0, L_0x555db7dcc0b0, C4<1>, C4<1>;
v0x555db725b050_0 .net "X", 0 0, L_0x555db7dcbfc0;  1 drivers
v0x555db725b110_0 .net "Y", 0 0, L_0x555db7dcc0b0;  1 drivers
v0x555db725abb0_0 .net "Z", 1 0, L_0x555db7dcbed0;  alias, 1 drivers
L_0x7f49c55bc548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db725ac50_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bc548;  1 drivers
v0x555db72538e0_0 .net "z", 0 0, L_0x555db7dcbe60;  1 drivers
L_0x555db7dcbed0 .concat [ 1 1 0 0], L_0x555db7dcbe60, L_0x7f49c55bc548;
S_0x555db6c4e610 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dcc1a0 .functor AND 1, L_0x555db7dcc350, L_0x555db7dcc490, C4<1>, C4<1>;
v0x555db724e740_0 .net "X", 0 0, L_0x555db7dcc350;  1 drivers
v0x555db724e7e0_0 .net "Y", 0 0, L_0x555db7dcc490;  1 drivers
v0x555db7251d80_0 .net "Z", 1 0, L_0x555db7dcc210;  alias, 1 drivers
L_0x7f49c55bc590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7251e20_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bc590;  1 drivers
v0x555db724ead0_0 .net "z", 0 0, L_0x555db7dcc1a0;  1 drivers
L_0x555db7dcc210 .concat [ 1 1 0 0], L_0x555db7dcc1a0, L_0x7f49c55bc590;
S_0x555db6c4bee0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6cf7980 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7dce030 .functor NOT 1, L_0x555db7dcecf0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bc740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dce180 .functor BUFZ 1, L_0x7f49c55bc740, C4<0>, C4<0>, C4<0>;
L_0x555db7dce2e0 .functor NOT 1, L_0x555db7dce240, C4<0>, C4<0>, C4<0>;
v0x555db723e810_0 .net "D", 0 0, L_0x555db7dcdca0;  alias, 1 drivers
v0x555db723e8b0_0 .net *"_ivl_9", 0 0, L_0x555db7dce180;  1 drivers
v0x555db723ca60_0 .net "a", 0 0, L_0x555db7dcec50;  1 drivers
v0x555db723c0e0_0 .net "abs_D", 0 0, L_0x555db7dcebb0;  alias, 1 drivers
v0x555db723c1a0_0 .net "b", 0 0, L_0x555db7dcecf0;  1 drivers
v0x555db723a330_0 .net "b_comp", 0 0, L_0x555db7dce030;  1 drivers
v0x555db72399b0_0 .net "carry", 1 0, L_0x555db7dce0c0;  1 drivers
v0x555db7238ac0_0 .net "cin", 0 0, L_0x7f49c55bc740;  1 drivers
v0x555db7238b80_0 .net "is_pos", 0 0, L_0x555db7dce240;  1 drivers
v0x555db7238710_0 .net "negative", 0 0, L_0x555db7dce2e0;  alias, 1 drivers
v0x555db72387b0_0 .net "twos", 0 0, L_0x555db7dce6e0;  1 drivers
L_0x555db7dcdf00 .part L_0x555db7dce0c0, 0, 1;
L_0x555db7dce0c0 .concat8 [ 1 1 0 0], L_0x555db7dce180, L_0x555db7dcde70;
L_0x555db7dce240 .part L_0x555db7dce0c0, 1, 1;
L_0x555db7dcebb0 .functor MUXZ 1, L_0x555db7dce6e0, L_0x555db7dcdca0, L_0x555db7dce240, C4<>;
S_0x555db6c497b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6c4bee0;
 .timescale 0 0;
P_0x555db6caf7c0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6c83150 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6c497b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dcde70 .functor OR 1, L_0x555db7dcdaa0, L_0x555db7dcdde0, C4<0>, C4<0>;
v0x555db724bff0_0 .net "S", 0 0, L_0x555db7dcdca0;  alias, 1 drivers
v0x555db724c0b0_0 .net "a", 0 0, L_0x555db7dcec50;  alias, 1 drivers
v0x555db724bb50_0 .net "b", 0 0, L_0x555db7dce030;  alias, 1 drivers
v0x555db72437b0_0 .net "cin", 0 0, L_0x555db7dcdf00;  1 drivers
v0x555db72423e0_0 .net "cout", 0 0, L_0x555db7dcde70;  1 drivers
v0x555db72470f0_0 .net "cout1", 0 0, L_0x555db7dcdaa0;  1 drivers
v0x555db7247190_0 .net "cout2", 0 0, L_0x555db7dcdde0;  1 drivers
v0x555db724a730_0 .net "s1", 0 0, L_0x555db7dcd9f0;  1 drivers
S_0x555db6c80920 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c83150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcd9f0 .functor XOR 1, L_0x555db7dcec50, L_0x555db7dce030, C4<0>, C4<0>;
L_0x555db7dcdaa0 .functor AND 1, L_0x555db7dcec50, L_0x555db7dce030, C4<1>, C4<1>;
v0x555db7251650_0 .net "S", 0 0, L_0x555db7dcd9f0;  alias, 1 drivers
v0x555db724fe90_0 .net "a", 0 0, L_0x555db7dcec50;  alias, 1 drivers
v0x555db724ff30_0 .net "b", 0 0, L_0x555db7dce030;  alias, 1 drivers
v0x555db724f510_0 .net "cout", 0 0, L_0x555db7dcdaa0;  alias, 1 drivers
S_0x555db6c7e1f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c83150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcdca0 .functor XOR 1, L_0x555db7dcdf00, L_0x555db7dcd9f0, C4<0>, C4<0>;
L_0x555db7dcdde0 .functor AND 1, L_0x555db7dcdf00, L_0x555db7dcd9f0, C4<1>, C4<1>;
v0x555db724f070_0 .net "S", 0 0, L_0x555db7dcdca0;  alias, 1 drivers
v0x555db724f110_0 .net "a", 0 0, L_0x555db7dcdf00;  alias, 1 drivers
v0x555db724d630_0 .net "b", 0 0, L_0x555db7dcd9f0;  alias, 1 drivers
v0x555db724c970_0 .net "cout", 0 0, L_0x555db7dcdde0;  alias, 1 drivers
S_0x555db6c7bac0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6c4bee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db724bc50 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7dce3f0 .functor NOT 1, L_0x555db7dcdca0, C4<0>, C4<0>, C4<0>;
v0x555db7241240_0 .net "cout", 0 0, L_0x555db7dcea80;  1 drivers
v0x555db7241300_0 .net "i", 0 0, L_0x555db7dcdca0;  alias, 1 drivers
v0x555db723f190_0 .net "o", 0 0, L_0x555db7dce6e0;  alias, 1 drivers
v0x555db723f230_0 .net "temp2", 0 0, L_0x555db7dce3f0;  1 drivers
S_0x555db6c79390 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6c7bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6b7be00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bc6f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dce9f0 .functor BUFZ 1, L_0x7f49c55bc6f8, C4<0>, C4<0>, C4<0>;
L_0x555db7dcea80 .functor BUFZ 1, L_0x555db7dce940, C4<0>, C4<0>, C4<0>;
v0x555db722bd80_0 .net "S", 0 0, L_0x555db7dce6e0;  alias, 1 drivers
v0x555db722ab40_0 .net "a", 0 0, L_0x555db7dce3f0;  alias, 1 drivers
L_0x7f49c55bc6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7224b90_0 .net "b", 0 0, L_0x7f49c55bc6b0;  1 drivers
v0x555db7224c30 .array "carry", 0 1;
v0x555db7224c30_0 .net v0x555db7224c30 0, 0 0, L_0x555db7dce9f0; 1 drivers
v0x555db7224c30_1 .net v0x555db7224c30 1, 0 0, L_0x555db7dce940; 1 drivers
v0x555db7216db0_0 .net "cin", 0 0, L_0x7f49c55bc6f8;  1 drivers
v0x555db7206f30_0 .net "cout", 0 0, L_0x555db7dcea80;  alias, 1 drivers
S_0x555db6c76c60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c79390;
 .timescale 0 0;
P_0x555db76be550 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c74530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c76c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dce940 .functor OR 1, L_0x555db7dce5c0, L_0x555db7dce820, C4<0>, C4<0>;
v0x555db7245320_0 .net "S", 0 0, L_0x555db7dce6e0;  alias, 1 drivers
v0x555db72453e0_0 .net "a", 0 0, L_0x555db7dce3f0;  alias, 1 drivers
v0x555db72449a0_0 .net "b", 0 0, L_0x7f49c55bc6b0;  alias, 1 drivers
v0x555db720f760_0 .net "cin", 0 0, L_0x555db7dce9f0;  alias, 1 drivers
v0x555db7208800_0 .net "cout", 0 0, L_0x555db7dce940;  alias, 1 drivers
v0x555db72088a0_0 .net "cout1", 0 0, L_0x555db7dce5c0;  1 drivers
v0x555db7208420_0 .net "cout2", 0 0, L_0x555db7dce820;  1 drivers
v0x555db7236ba0_0 .net "s1", 0 0, L_0x555db7dce510;  1 drivers
S_0x555db6c71e00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c74530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dce510 .functor XOR 1, L_0x555db7dce3f0, L_0x7f49c55bc6b0, C4<0>, C4<0>;
L_0x555db7dce5c0 .functor AND 1, L_0x555db7dce3f0, L_0x7f49c55bc6b0, C4<1>, C4<1>;
v0x555db7247480_0 .net "S", 0 0, L_0x555db7dce510;  alias, 1 drivers
v0x555db7247520_0 .net "a", 0 0, L_0x555db7dce3f0;  alias, 1 drivers
v0x555db7249f60_0 .net "b", 0 0, L_0x7f49c55bc6b0;  alias, 1 drivers
v0x555db7248840_0 .net "cout", 0 0, L_0x555db7dce5c0;  alias, 1 drivers
S_0x555db6c607a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c74530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dce6e0 .functor XOR 1, L_0x555db7dce9f0, L_0x555db7dce510, C4<0>, C4<0>;
L_0x555db7dce820 .functor AND 1, L_0x555db7dce9f0, L_0x555db7dce510, C4<1>, C4<1>;
v0x555db7247ec0_0 .net "S", 0 0, L_0x555db7dce6e0;  alias, 1 drivers
v0x555db7247f80_0 .net "a", 0 0, L_0x555db7dce9f0;  alias, 1 drivers
v0x555db7247a20_0 .net "b", 0 0, L_0x555db7dce510;  alias, 1 drivers
v0x555db7245fe0_0 .net "cout", 0 0, L_0x555db7dce820;  alias, 1 drivers
S_0x555db6c6d080 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dceec0 .functor AND 1, L_0x555db7dcd730, L_0x555db7dcebb0, C4<1>, C4<1>;
v0x555db7237b40_0 .net "X", 0 0, L_0x555db7dcd730;  alias, 1 drivers
v0x555db7237be0_0 .net "Y", 0 0, L_0x555db7dcebb0;  alias, 1 drivers
v0x555db7237300_0 .net "Z", 1 0, L_0x555db7dcf070;  alias, 1 drivers
L_0x7f49c55bc788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db72373a0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bc788;  1 drivers
v0x555db7236f00_0 .net "z", 0 0, L_0x555db7dceec0;  1 drivers
L_0x555db7dcf070 .concat [ 1 1 0 0], L_0x555db7dceec0, L_0x7f49c55bc788;
S_0x555db6c6a890 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db793a450 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bc860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7dd1da0 .functor BUFZ 1, L_0x7f49c55bc860, C4<0>, C4<0>, C4<0>;
L_0x555db7dd1e10 .functor BUFZ 1, L_0x555db7dd1a30, C4<0>, C4<0>, C4<0>;
v0x555db7226840_0 .net "S", 1 0, L_0x555db7dd1d00;  alias, 1 drivers
v0x555db7225c70_0 .net "a", 1 0, L_0x555db7dcc210;  alias, 1 drivers
v0x555db72252f0_0 .net "b", 1 0, L_0x555db7dcbed0;  alias, 1 drivers
v0x555db7224ef0 .array "carry", 0 2;
v0x555db7224ef0_0 .net v0x555db7224ef0 0, 0 0, L_0x555db7dd1da0; 1 drivers
v0x555db7224ef0_1 .net v0x555db7224ef0 1, 0 0, L_0x555db7d527d0; 1 drivers
v0x555db7224ef0_2 .net v0x555db7224ef0 2, 0 0, L_0x555db7dd1a30; 1 drivers
v0x555db7224830_0 .net "cin", 0 0, L_0x7f49c55bc860;  1 drivers
v0x555db7222720_0 .net "cout", 0 0, L_0x555db7dd1e10;  alias, 1 drivers
L_0x555db7dd1460 .part L_0x555db7dcc210, 0, 1;
L_0x555db7dd1620 .part L_0x555db7dcbed0, 0, 1;
L_0x555db7dd1aa0 .part L_0x555db7dcc210, 1, 1;
L_0x555db7dd1bd0 .part L_0x555db7dcbed0, 1, 1;
L_0x555db7dd1d00 .concat8 [ 1 1 0 0], L_0x555db7d52520, L_0x555db7dd18c0;
S_0x555db6c68160 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c6a890;
 .timescale 0 0;
P_0x555db7934c70 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c65a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c68160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7d527d0 .functor OR 1, L_0x555db7d52440, L_0x555db7d526b0, C4<0>, C4<0>;
v0x555db7219550_0 .net "S", 0 0, L_0x555db7d52520;  1 drivers
v0x555db7219610_0 .net "a", 0 0, L_0x555db7dd1460;  1 drivers
v0x555db7218bd0_0 .net "b", 0 0, L_0x555db7dd1620;  1 drivers
v0x555db7218730_0 .net "cin", 0 0, L_0x555db7dd1da0;  alias, 1 drivers
v0x555db7236840_0 .net "cout", 0 0, L_0x555db7d527d0;  alias, 1 drivers
v0x555db72368e0_0 .net "cout1", 0 0, L_0x555db7d52440;  1 drivers
v0x555db7234790_0 .net "cout2", 0 0, L_0x555db7d526b0;  1 drivers
v0x555db7233e10_0 .net "s1", 0 0, L_0x555db7d52340;  1 drivers
S_0x555db6c63300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c65a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d52340 .functor XOR 1, L_0x555db7dd1460, L_0x555db7dd1620, C4<0>, C4<0>;
L_0x555db7d52440 .functor AND 1, L_0x555db7dd1460, L_0x555db7dd1620, C4<1>, C4<1>;
v0x555db721e580_0 .net "S", 0 0, L_0x555db7d52340;  alias, 1 drivers
v0x555db721e620_0 .net "a", 0 0, L_0x555db7dd1460;  alias, 1 drivers
v0x555db721de50_0 .net "b", 0 0, L_0x555db7dd1620;  alias, 1 drivers
v0x555db721bd40_0 .net "cout", 0 0, L_0x555db7d52440;  alias, 1 drivers
S_0x555db6c5eb50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c65a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7d52520 .functor XOR 1, L_0x555db7dd1da0, L_0x555db7d52340, C4<0>, C4<0>;
L_0x555db7d526b0 .functor AND 1, L_0x555db7dd1da0, L_0x555db7d52340, C4<1>, C4<1>;
v0x555db721b3c0_0 .net "S", 0 0, L_0x555db7d52520;  alias, 1 drivers
v0x555db721b480_0 .net "a", 0 0, L_0x555db7dd1da0;  alias, 1 drivers
v0x555db721a4d0_0 .net "b", 0 0, L_0x555db7d52340;  alias, 1 drivers
v0x555db721a120_0 .net "cout", 0 0, L_0x555db7d526b0;  alias, 1 drivers
S_0x555db6c5c380 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6c6a890;
 .timescale 0 0;
P_0x555db7218cd0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6c59c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c5c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd1a30 .functor OR 1, L_0x555db7dd1850, L_0x555db7dd19c0, C4<0>, C4<0>;
v0x555db722d140_0 .net "S", 0 0, L_0x555db7dd18c0;  1 drivers
v0x555db722c7c0_0 .net "a", 0 0, L_0x555db7dd1aa0;  1 drivers
v0x555db722c320_0 .net "b", 0 0, L_0x555db7dd1bd0;  1 drivers
v0x555db722a570_0 .net "cin", 0 0, L_0x555db7d527d0;  alias, 1 drivers
v0x555db7228460_0 .net "cout", 0 0, L_0x555db7dd1a30;  alias, 1 drivers
v0x555db7227ae0_0 .net "cout1", 0 0, L_0x555db7dd1850;  1 drivers
v0x555db7227b80_0 .net "cout2", 0 0, L_0x555db7dd19c0;  1 drivers
v0x555db7226bf0_0 .net "s1", 0 0, L_0x555db7dd17e0;  1 drivers
S_0x555db6c57520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c59c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd17e0 .functor XOR 1, L_0x555db7dd1aa0, L_0x555db7dd1bd0, C4<0>, C4<0>;
L_0x555db7dd1850 .functor AND 1, L_0x555db7dd1aa0, L_0x555db7dd1bd0, C4<1>, C4<1>;
v0x555db7232060_0 .net "S", 0 0, L_0x555db7dd17e0;  alias, 1 drivers
v0x555db7232120_0 .net "a", 0 0, L_0x555db7dd1aa0;  alias, 1 drivers
v0x555db72316e0_0 .net "b", 0 0, L_0x555db7dd1bd0;  alias, 1 drivers
v0x555db722f930_0 .net "cout", 0 0, L_0x555db7dd1850;  alias, 1 drivers
S_0x555db6c307a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c59c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd18c0 .functor XOR 1, L_0x555db7d527d0, L_0x555db7dd17e0, C4<0>, C4<0>;
L_0x555db7dd19c0 .functor AND 1, L_0x555db7d527d0, L_0x555db7dd17e0, C4<1>, C4<1>;
v0x555db722efb0_0 .net "S", 0 0, L_0x555db7dd18c0;  alias, 1 drivers
v0x555db722f070_0 .net "a", 0 0, L_0x555db7d527d0;  alias, 1 drivers
v0x555db722e0c0_0 .net "b", 0 0, L_0x555db7dd17e0;  alias, 1 drivers
v0x555db722dd10_0 .net "cout", 0 0, L_0x555db7dd19c0;  alias, 1 drivers
S_0x555db6c45b50 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db722c420 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7dd2ba0 .functor BUFZ 1, L_0x555db7dd1e10, C4<0>, C4<0>, C4<0>;
L_0x555db7dd2ca0 .functor BUFZ 1, L_0x555db7dd27a0, C4<0>, C4<0>, C4<0>;
v0x555db720c420_0 .net "S", 1 0, L_0x555db7dd2b00;  alias, 1 drivers
v0x555db720bf80_0 .net "a", 1 0, L_0x555db7dd1d00;  alias, 1 drivers
v0x555db720a540_0 .net "b", 1 0, L_0x555db7d52150;  alias, 1 drivers
v0x555db7209880 .array "carry", 0 2;
v0x555db7209880_0 .net v0x555db7209880 0, 0 0, L_0x555db7dd2ba0; 1 drivers
v0x555db7209880_1 .net v0x555db7209880 1, 0 0, L_0x555db7dd2160; 1 drivers
v0x555db7209880_2 .net v0x555db7209880 2, 0 0, L_0x555db7dd27a0; 1 drivers
v0x555db7208f00_0 .net "cin", 0 0, L_0x555db7dd1e10;  alias, 1 drivers
v0x555db7208fa0_0 .net "cout", 0 0, L_0x555db7dd2ca0;  alias, 1 drivers
L_0x555db7dd2260 .part L_0x555db7dd1d00, 0, 1;
L_0x555db7dd2420 .part L_0x555db7d52150, 0, 1;
L_0x555db7dd2810 .part L_0x555db7dd1d00, 1, 1;
L_0x555db7dd2940 .part L_0x555db7d52150, 1, 1;
L_0x555db7dd2b00 .concat8 [ 1 1 0 0], L_0x555db7dd1f60, L_0x555db7dd2630;
S_0x555db6c43380 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c45b50;
 .timescale 0 0;
P_0x555db7901580 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c40c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c43380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd2160 .functor OR 1, L_0x555db7dd1ef0, L_0x555db7dd2060, C4<0>, C4<0>;
v0x555db7217e40_0 .net "S", 0 0, L_0x555db7dd1f60;  1 drivers
v0x555db7212ca0_0 .net "a", 0 0, L_0x555db7dd2260;  1 drivers
v0x555db72162e0_0 .net "b", 0 0, L_0x555db7dd2420;  1 drivers
v0x555db7213030_0 .net "cin", 0 0, L_0x555db7dd2ba0;  alias, 1 drivers
v0x555db7215b10_0 .net "cout", 0 0, L_0x555db7dd2160;  alias, 1 drivers
v0x555db7215bb0_0 .net "cout1", 0 0, L_0x555db7dd1ef0;  1 drivers
v0x555db72143f0_0 .net "cout2", 0 0, L_0x555db7dd2060;  1 drivers
v0x555db7213a70_0 .net "s1", 0 0, L_0x555db7dd1e80;  1 drivers
S_0x555db6c3e520 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c40c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd1e80 .functor XOR 1, L_0x555db7dd2260, L_0x555db7dd2420, C4<0>, C4<0>;
L_0x555db7dd1ef0 .functor AND 1, L_0x555db7dd2260, L_0x555db7dd2420, C4<1>, C4<1>;
v0x555db7221da0_0 .net "S", 0 0, L_0x555db7dd1e80;  alias, 1 drivers
v0x555db7221e60_0 .net "a", 0 0, L_0x555db7dd2260;  alias, 1 drivers
v0x555db7220eb0_0 .net "b", 0 0, L_0x555db7dd2420;  alias, 1 drivers
v0x555db7220b00_0 .net "cout", 0 0, L_0x555db7dd1ef0;  alias, 1 drivers
S_0x555db6c226c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c40c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd1f60 .functor XOR 1, L_0x555db7dd2ba0, L_0x555db7dd1e80, C4<0>, C4<0>;
L_0x555db7dd2060 .functor AND 1, L_0x555db7dd2ba0, L_0x555db7dd1e80, C4<1>, C4<1>;
v0x555db721ff30_0 .net "S", 0 0, L_0x555db7dd1f60;  alias, 1 drivers
v0x555db721fff0_0 .net "a", 0 0, L_0x555db7dd2ba0;  alias, 1 drivers
v0x555db721f5b0_0 .net "b", 0 0, L_0x555db7dd1e80;  alias, 1 drivers
v0x555db721f110_0 .net "cout", 0 0, L_0x555db7dd2060;  alias, 1 drivers
S_0x555db6c1ff30 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6c45b50;
 .timescale 0 0;
P_0x555db72163e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6c3b150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c1ff30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd27a0 .functor OR 1, L_0x555db7dd25c0, L_0x555db7dd2730, C4<0>, C4<0>;
v0x555db7206940_0 .net "S", 0 0, L_0x555db7dd2630;  1 drivers
v0x555db7206130_0 .net "a", 0 0, L_0x555db7dd2810;  1 drivers
v0x555db720b650_0 .net "b", 0 0, L_0x555db7dd2940;  1 drivers
v0x555db720ec90_0 .net "cin", 0 0, L_0x555db7dd2160;  alias, 1 drivers
v0x555db720b9e0_0 .net "cout", 0 0, L_0x555db7dd27a0;  alias, 1 drivers
v0x555db720e4c0_0 .net "cout1", 0 0, L_0x555db7dd25c0;  1 drivers
v0x555db720e560_0 .net "cout2", 0 0, L_0x555db7dd2730;  1 drivers
v0x555db720cda0_0 .net "s1", 0 0, L_0x555db7dd2550;  1 drivers
S_0x555db6c38980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c3b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd2550 .functor XOR 1, L_0x555db7dd2810, L_0x555db7dd2940, C4<0>, C4<0>;
L_0x555db7dd25c0 .functor AND 1, L_0x555db7dd2810, L_0x555db7dd2940, C4<1>, C4<1>;
v0x555db72135d0_0 .net "S", 0 0, L_0x555db7dd2550;  alias, 1 drivers
v0x555db7213690_0 .net "a", 0 0, L_0x555db7dd2810;  alias, 1 drivers
v0x555db7211b90_0 .net "b", 0 0, L_0x555db7dd2940;  alias, 1 drivers
v0x555db7210ed0_0 .net "cout", 0 0, L_0x555db7dd25c0;  alias, 1 drivers
S_0x555db6c36250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c3b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd2630 .functor XOR 1, L_0x555db7dd2160, L_0x555db7dd2550, C4<0>, C4<0>;
L_0x555db7dd2730 .functor AND 1, L_0x555db7dd2160, L_0x555db7dd2550, C4<1>, C4<1>;
v0x555db7210550_0 .net "S", 0 0, L_0x555db7dd2630;  alias, 1 drivers
v0x555db7210610_0 .net "a", 0 0, L_0x555db7dd2160;  alias, 1 drivers
v0x555db72100b0_0 .net "b", 0 0, L_0x555db7dd2550;  alias, 1 drivers
v0x555db7207d10_0 .net "cout", 0 0, L_0x555db7dd2730;  alias, 1 drivers
S_0x555db6c33b20 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db720b750 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bc9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7dd47e0 .functor BUFZ 1, L_0x7f49c55bc9c8, C4<0>, C4<0>, C4<0>;
L_0x555db7dd4850 .functor BUFZ 1, L_0x555db7dd4470, C4<0>, C4<0>, C4<0>;
v0x555db71c3720_0 .net "S", 3 0, L_0x555db7dd4740;  alias, 1 drivers
v0x555db71aed00_0 .net "a", 3 0, L_0x555db7dd2d10;  alias, 1 drivers
v0x555db71adc30_0 .net "b", 3 0, L_0x555db7dd2db0;  alias, 1 drivers
v0x555db70f4850 .array "carry", 0 4;
v0x555db70f4850_0 .net v0x555db70f4850 0, 0 0, L_0x555db7dd47e0; 1 drivers
v0x555db70f4850_1 .net v0x555db70f4850 1, 0 0, L_0x555db7dd3240; 1 drivers
v0x555db70f4850_2 .net v0x555db70f4850 2, 0 0, L_0x555db7dd37f0; 1 drivers
v0x555db70f4850_3 .net v0x555db70f4850 3, 0 0, L_0x555db7dd3ec0; 1 drivers
v0x555db70f4850_4 .net v0x555db70f4850 4, 0 0, L_0x555db7dd4470; 1 drivers
v0x555db70f45b0_0 .net "cin", 0 0, L_0x7f49c55bc9c8;  1 drivers
v0x555db71d7790_0 .net "cout", 0 0, L_0x555db7dd4850;  alias, 1 drivers
L_0x555db7dd3340 .part L_0x555db7dd2d10, 0, 1;
L_0x555db7dd3470 .part L_0x555db7dd2db0, 0, 1;
L_0x555db7dd38f0 .part L_0x555db7dd2d10, 1, 1;
L_0x555db7dd3ab0 .part L_0x555db7dd2db0, 1, 1;
L_0x555db7dd3fc0 .part L_0x555db7dd2d10, 2, 1;
L_0x555db7dd40f0 .part L_0x555db7dd2db0, 2, 1;
L_0x555db7dd44e0 .part L_0x555db7dd2d10, 3, 1;
L_0x555db7dd4610 .part L_0x555db7dd2db0, 3, 1;
L_0x555db7dd4740 .concat8 [ 1 1 1 1], L_0x555db7dd3040, L_0x555db7dd3680, L_0x555db7dd3d50, L_0x555db7dd4300;
S_0x555db6c2ede0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c33b20;
 .timescale 0 0;
P_0x555db78df9c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c2c650 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c2ede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd3240 .functor OR 1, L_0x555db7dd2fd0, L_0x555db7dd3140, C4<0>, C4<0>;
v0x555db72858b0_0 .net "S", 0 0, L_0x555db7dd3040;  1 drivers
v0x555db7285970_0 .net "a", 0 0, L_0x555db7dd3340;  1 drivers
v0x555db7285500_0 .net "b", 0 0, L_0x555db7dd3470;  1 drivers
v0x555db7284930_0 .net "cin", 0 0, L_0x555db7dd47e0;  alias, 1 drivers
v0x555db7283fb0_0 .net "cout", 0 0, L_0x555db7dd3240;  alias, 1 drivers
v0x555db7283b10_0 .net "cout1", 0 0, L_0x555db7dd2fd0;  1 drivers
v0x555db7283bb0_0 .net "cout2", 0 0, L_0x555db7dd3140;  1 drivers
v0x555db7280de0_0 .net "s1", 0 0, L_0x555db7dd2f60;  1 drivers
S_0x555db6c290a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c2c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd2f60 .functor XOR 1, L_0x555db7dd3340, L_0x555db7dd3470, C4<0>, C4<0>;
L_0x555db7dd2fd0 .functor AND 1, L_0x555db7dd3340, L_0x555db7dd3470, C4<1>, C4<1>;
v0x555db7283280_0 .net "S", 0 0, L_0x555db7dd2f60;  alias, 1 drivers
v0x555db7283320_0 .net "a", 0 0, L_0x555db7dd3340;  alias, 1 drivers
v0x555db72898d0_0 .net "b", 0 0, L_0x555db7dd3470;  alias, 1 drivers
v0x555db7283610_0 .net "cout", 0 0, L_0x555db7dd2fd0;  alias, 1 drivers
S_0x555db6c26910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c2c650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd3040 .functor XOR 1, L_0x555db7dd47e0, L_0x555db7dd2f60, C4<0>, C4<0>;
L_0x555db7dd3140 .functor AND 1, L_0x555db7dd47e0, L_0x555db7dd2f60, C4<1>, C4<1>;
v0x555db72891a0_0 .net "S", 0 0, L_0x555db7dd3040;  alias, 1 drivers
v0x555db7289240_0 .net "a", 0 0, L_0x555db7dd47e0;  alias, 1 drivers
v0x555db7287120_0 .net "b", 0 0, L_0x555db7dd2f60;  alias, 1 drivers
v0x555db72867a0_0 .net "cout", 0 0, L_0x555db7dd3140;  alias, 1 drivers
S_0x555db6c1a440 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6c33b20;
 .timescale 0 0;
P_0x555db7285600 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6c0c570 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c1a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd37f0 .functor OR 1, L_0x555db7dd3610, L_0x555db7dd3780, C4<0>, C4<0>;
v0x555db71f9d10_0 .net "S", 0 0, L_0x555db7dd3680;  1 drivers
v0x555db7204f80_0 .net "a", 0 0, L_0x555db7dd38f0;  1 drivers
v0x555db71fa0a0_0 .net "b", 0 0, L_0x555db7dd3ab0;  1 drivers
v0x555db7204850_0 .net "cin", 0 0, L_0x555db7dd3240;  alias, 1 drivers
v0x555db7202830_0 .net "cout", 0 0, L_0x555db7dd37f0;  alias, 1 drivers
v0x555db7201eb0_0 .net "cout1", 0 0, L_0x555db7dd3610;  1 drivers
v0x555db7201f50_0 .net "cout2", 0 0, L_0x555db7dd3780;  1 drivers
v0x555db7200100_0 .net "s1", 0 0, L_0x555db7dd35a0;  1 drivers
S_0x555db6c12df0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd35a0 .functor XOR 1, L_0x555db7dd38f0, L_0x555db7dd3ab0, C4<0>, C4<0>;
L_0x555db7dd3610 .functor AND 1, L_0x555db7dd38f0, L_0x555db7dd3ab0, C4<1>, C4<1>;
v0x555db7280460_0 .net "S", 0 0, L_0x555db7dd35a0;  alias, 1 drivers
v0x555db7280520_0 .net "a", 0 0, L_0x555db7dd38f0;  alias, 1 drivers
v0x555db727fd10_0 .net "b", 0 0, L_0x555db7dd3ab0;  alias, 1 drivers
v0x555db727f420_0 .net "cout", 0 0, L_0x555db7dd3610;  alias, 1 drivers
S_0x555db6c08fe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c0c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd3680 .functor XOR 1, L_0x555db7dd3240, L_0x555db7dd35a0, C4<0>, C4<0>;
L_0x555db7dd3780 .functor AND 1, L_0x555db7dd3240, L_0x555db7dd35a0, C4<1>, C4<1>;
v0x555db727f070_0 .net "S", 0 0, L_0x555db7dd3680;  alias, 1 drivers
v0x555db727f130_0 .net "a", 0 0, L_0x555db7dd3240;  alias, 1 drivers
v0x555db727e4a0_0 .net "b", 0 0, L_0x555db7dd35a0;  alias, 1 drivers
v0x555db727dbc0_0 .net "cout", 0 0, L_0x555db7dd3780;  alias, 1 drivers
S_0x555db6c068e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6c33b20;
 .timescale 0 0;
P_0x555db71fa1a0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6bda2c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c068e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd3ec0 .functor OR 1, L_0x555db7dd3ce0, L_0x555db7dd3e50, C4<0>, C4<0>;
v0x555db71fa9a0_0 .net "S", 0 0, L_0x555db7dd3d50;  1 drivers
v0x555db71fa5a0_0 .net "a", 0 0, L_0x555db7dd3fc0;  1 drivers
v0x555db71f79d0_0 .net "b", 0 0, L_0x555db7dd40f0;  1 drivers
v0x555db71f7050_0 .net "cin", 0 0, L_0x555db7dd37f0;  alias, 1 drivers
v0x555db71f6900_0 .net "cout", 0 0, L_0x555db7dd3ec0;  alias, 1 drivers
v0x555db71f60a0_0 .net "cout1", 0 0, L_0x555db7dd3ce0;  1 drivers
v0x555db71f6140_0 .net "cout2", 0 0, L_0x555db7dd3e50;  1 drivers
v0x555db71f5150_0 .net "s1", 0 0, L_0x555db7dd3c70;  1 drivers
S_0x555db6bef670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bda2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd3c70 .functor XOR 1, L_0x555db7dd3fc0, L_0x555db7dd40f0, C4<0>, C4<0>;
L_0x555db7dd3ce0 .functor AND 1, L_0x555db7dd3fc0, L_0x555db7dd40f0, C4<1>, C4<1>;
v0x555db71ff780_0 .net "S", 0 0, L_0x555db7dd3c70;  alias, 1 drivers
v0x555db71ff840_0 .net "a", 0 0, L_0x555db7dd3fc0;  alias, 1 drivers
v0x555db71fd9d0_0 .net "b", 0 0, L_0x555db7dd40f0;  alias, 1 drivers
v0x555db71fd050_0 .net "cout", 0 0, L_0x555db7dd3ce0;  alias, 1 drivers
S_0x555db6becea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bda2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd3d50 .functor XOR 1, L_0x555db7dd37f0, L_0x555db7dd3c70, C4<0>, C4<0>;
L_0x555db7dd3e50 .functor AND 1, L_0x555db7dd37f0, L_0x555db7dd3c70, C4<1>, C4<1>;
v0x555db71fc160_0 .net "S", 0 0, L_0x555db7dd3d50;  alias, 1 drivers
v0x555db71fc220_0 .net "a", 0 0, L_0x555db7dd37f0;  alias, 1 drivers
v0x555db71fbdb0_0 .net "b", 0 0, L_0x555db7dd3c70;  alias, 1 drivers
v0x555db71fb1e0_0 .net "cout", 0 0, L_0x555db7dd3e50;  alias, 1 drivers
S_0x555db6bea770 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6c33b20;
 .timescale 0 0;
P_0x555db71f7ad0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6be8040 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bea770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd4470 .functor OR 1, L_0x555db7dd4290, L_0x555db7dd4400, C4<0>, C4<0>;
v0x555db71f0f10_0 .net "S", 0 0, L_0x555db7dd4300;  1 drivers
v0x555db71f0b60_0 .net "a", 0 0, L_0x555db7dd44e0;  1 drivers
v0x555db71eff90_0 .net "b", 0 0, L_0x555db7dd4610;  1 drivers
v0x555db71ef610_0 .net "cin", 0 0, L_0x555db7dd3ec0;  alias, 1 drivers
v0x555db71ef170_0 .net "cout", 0 0, L_0x555db7dd4470;  alias, 1 drivers
v0x555db71302c0_0 .net "cout1", 0 0, L_0x555db7dd4290;  1 drivers
v0x555db7130360_0 .net "cout2", 0 0, L_0x555db7dd4400;  1 drivers
v0x555db71d7aa0_0 .net "s1", 0 0, L_0x555db7dd4220;  1 drivers
S_0x555db6bcc1e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6be8040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd4220 .functor XOR 1, L_0x555db7dd44e0, L_0x555db7dd4610, C4<0>, C4<0>;
L_0x555db7dd4290 .functor AND 1, L_0x555db7dd44e0, L_0x555db7dd4610, C4<1>, C4<1>;
v0x555db71f47d0_0 .net "S", 0 0, L_0x555db7dd4220;  alias, 1 drivers
v0x555db71f4870_0 .net "a", 0 0, L_0x555db7dd44e0;  alias, 1 drivers
v0x555db71f4080_0 .net "b", 0 0, L_0x555db7dd4610;  alias, 1 drivers
v0x555db71f3820_0 .net "cout", 0 0, L_0x555db7dd4290;  alias, 1 drivers
S_0x555db6bc9a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6be8040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd4300 .functor XOR 1, L_0x555db7dd3ec0, L_0x555db7dd4220, C4<0>, C4<0>;
L_0x555db7dd4400 .functor AND 1, L_0x555db7dd3ec0, L_0x555db7dd4220, C4<1>, C4<1>;
v0x555db71f28d0_0 .net "S", 0 0, L_0x555db7dd4300;  alias, 1 drivers
v0x555db71f2970_0 .net "a", 0 0, L_0x555db7dd3ec0;  alias, 1 drivers
v0x555db71f1f50_0 .net "b", 0 0, L_0x555db7dd4220;  alias, 1 drivers
v0x555db71f1800_0 .net "cout", 0 0, L_0x555db7dd4400;  alias, 1 drivers
S_0x555db6be4c70 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db782f140 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7dcf1d0 .functor NOT 2, L_0x555db7dcf070, C4<00>, C4<00>, C4<00>;
v0x555db7188640_0 .net "cout", 0 0, L_0x555db7dd03c0;  1 drivers
v0x555db7187a70_0 .net "i", 1 0, L_0x555db7dcf070;  alias, 1 drivers
v0x555db7187190_0 .net "o", 1 0, L_0x555db7dd0290;  alias, 1 drivers
v0x555db7186d90_0 .net "temp2", 1 0, L_0x555db7dcf1d0;  1 drivers
S_0x555db6be24a0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6be4c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7875ed0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bc818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dd0330 .functor BUFZ 1, L_0x7f49c55bc818, C4<0>, C4<0>, C4<0>;
L_0x555db7dd03c0 .functor BUFZ 1, L_0x555db7dcfea0, C4<0>, C4<0>, C4<0>;
v0x555db718c990_0 .net "S", 1 0, L_0x555db7dd0290;  alias, 1 drivers
v0x555db718c010_0 .net "a", 1 0, L_0x555db7dcf1d0;  alias, 1 drivers
L_0x7f49c55bc7d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db718a260_0 .net "b", 1 0, L_0x7f49c55bc7d0;  1 drivers
v0x555db71898e0 .array "carry", 0 2;
v0x555db71898e0_0 .net v0x555db71898e0 0, 0 0, L_0x555db7dd0330; 1 drivers
v0x555db71898e0_1 .net v0x555db71898e0 1, 0 0, L_0x555db7dcf7f0; 1 drivers
v0x555db71898e0_2 .net v0x555db71898e0 2, 0 0, L_0x555db7dcfea0; 1 drivers
v0x555db71889f0_0 .net "cin", 0 0, L_0x7f49c55bc818;  1 drivers
v0x555db7188a90_0 .net "cout", 0 0, L_0x555db7dd03c0;  alias, 1 drivers
L_0x555db7dcf930 .part L_0x555db7dcf1d0, 0, 1;
L_0x555db7dcfa80 .part L_0x7f49c55bc7d0, 0, 1;
L_0x555db7dcffa0 .part L_0x555db7dcf1d0, 1, 1;
L_0x555db7dd0160 .part L_0x7f49c55bc7d0, 1, 1;
L_0x555db7dd0290 .concat8 [ 1 1 0 0], L_0x555db7dcf540, L_0x555db7dcfcd0;
S_0x555db6bdfd70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6be24a0;
 .timescale 0 0;
P_0x555db786b890 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6bdd640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bdfd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dcf7f0 .functor OR 1, L_0x555db7dcf460, L_0x555db7dcf6d0, C4<0>, C4<0>;
v0x555db71ce1c0_0 .net "S", 0 0, L_0x555db7dcf540;  1 drivers
v0x555db71cd840_0 .net "a", 0 0, L_0x555db7dcf930;  1 drivers
v0x555db71cba90_0 .net "b", 0 0, L_0x555db7dcfa80;  1 drivers
v0x555db71cb110_0 .net "cin", 0 0, L_0x555db7dd0330;  alias, 1 drivers
v0x555db71c9360_0 .net "cout", 0 0, L_0x555db7dcf7f0;  alias, 1 drivers
v0x555db71c9400_0 .net "cout1", 0 0, L_0x555db7dcf460;  1 drivers
v0x555db71c89e0_0 .net "cout2", 0 0, L_0x555db7dcf6d0;  1 drivers
v0x555db71c6c30_0 .net "s1", 0 0, L_0x555db7dcf360;  1 drivers
S_0x555db6bd8900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bdd640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcf360 .functor XOR 1, L_0x555db7dcf930, L_0x555db7dcfa80, C4<0>, C4<0>;
L_0x555db7dcf460 .functor AND 1, L_0x555db7dcf930, L_0x555db7dcfa80, C4<1>, C4<1>;
v0x555db71d5750_0 .net "S", 0 0, L_0x555db7dcf360;  alias, 1 drivers
v0x555db71d57f0_0 .net "a", 0 0, L_0x555db7dcf930;  alias, 1 drivers
v0x555db71d4dd0_0 .net "b", 0 0, L_0x555db7dcfa80;  alias, 1 drivers
v0x555db71d3020_0 .net "cout", 0 0, L_0x555db7dcf460;  alias, 1 drivers
S_0x555db6bd6170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bdd640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcf540 .functor XOR 1, L_0x555db7dd0330, L_0x555db7dcf360, C4<0>, C4<0>;
L_0x555db7dcf6d0 .functor AND 1, L_0x555db7dd0330, L_0x555db7dcf360, C4<1>, C4<1>;
v0x555db71d26a0_0 .net "S", 0 0, L_0x555db7dcf540;  alias, 1 drivers
v0x555db71d2760_0 .net "a", 0 0, L_0x555db7dd0330;  alias, 1 drivers
v0x555db71d08f0_0 .net "b", 0 0, L_0x555db7dcf360;  alias, 1 drivers
v0x555db71cff70_0 .net "cout", 0 0, L_0x555db7dcf6d0;  alias, 1 drivers
S_0x555db6bd2bc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6be24a0;
 .timescale 0 0;
P_0x555db71cbb90 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6bd0430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bd2bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dcfea0 .functor OR 1, L_0x555db7dcfc40, L_0x555db7dcfe10, C4<0>, C4<0>;
v0x555db7193fa0_0 .net "S", 0 0, L_0x555db7dcfcd0;  1 drivers
v0x555db7186890_0 .net "a", 0 0, L_0x555db7dcffa0;  1 drivers
v0x555db7193870_0 .net "b", 0 0, L_0x555db7dd0160;  1 drivers
v0x555db71917f0_0 .net "cin", 0 0, L_0x555db7dcf7f0;  alias, 1 drivers
v0x555db7190e70_0 .net "cout", 0 0, L_0x555db7dcfea0;  alias, 1 drivers
v0x555db718f0c0_0 .net "cout1", 0 0, L_0x555db7dcfc40;  1 drivers
v0x555db718f160_0 .net "cout2", 0 0, L_0x555db7dcfe10;  1 drivers
v0x555db718e740_0 .net "s1", 0 0, L_0x555db7dcfbb0;  1 drivers
S_0x555db6bc3f60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bd0430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcfbb0 .functor XOR 1, L_0x555db7dcffa0, L_0x555db7dd0160, C4<0>, C4<0>;
L_0x555db7dcfc40 .functor AND 1, L_0x555db7dcffa0, L_0x555db7dd0160, C4<1>, C4<1>;
v0x555db71c62b0_0 .net "S", 0 0, L_0x555db7dcfbb0;  alias, 1 drivers
v0x555db71c6370_0 .net "a", 0 0, L_0x555db7dcffa0;  alias, 1 drivers
v0x555db71c53c0_0 .net "b", 0 0, L_0x555db7dd0160;  alias, 1 drivers
v0x555db71c5010_0 .net "cout", 0 0, L_0x555db7dcfc40;  alias, 1 drivers
S_0x555db6bb6090 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bd0430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dcfcd0 .functor XOR 1, L_0x555db7dcf7f0, L_0x555db7dcfbb0, C4<0>, C4<0>;
L_0x555db7dcfe10 .functor AND 1, L_0x555db7dcf7f0, L_0x555db7dcfbb0, C4<1>, C4<1>;
v0x555db71c4620_0 .net "S", 0 0, L_0x555db7dcfcd0;  alias, 1 drivers
v0x555db71c46e0_0 .net "a", 0 0, L_0x555db7dcf7f0;  alias, 1 drivers
v0x555db71c3de0_0 .net "b", 0 0, L_0x555db7dcfbb0;  alias, 1 drivers
v0x555db71c39e0_0 .net "cout", 0 0, L_0x555db7dcfe10;  alias, 1 drivers
S_0x555db6bbc910 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db6d1ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7193970 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7dd6140 .functor BUFZ 1, L_0x555db7dd4850, C4<0>, C4<0>, C4<0>;
L_0x555db7dd6240 .functor BUFZ 1, L_0x555db7dd5dd0, C4<0>, C4<0>, C4<0>;
v0x555db7170a20_0 .net "S", 3 0, L_0x555db7dd60a0;  alias, 1 drivers
v0x555db716f7e0_0 .net "a", 3 0, L_0x555db7dd4740;  alias, 1 drivers
v0x555db7169830_0 .net "b", 3 0, L_0x555db7dd2e50;  alias, 1 drivers
v0x555db715ba50 .array "carry", 0 4;
v0x555db715ba50_0 .net v0x555db715ba50 0, 0 0, L_0x555db7dd6140; 1 drivers
v0x555db715ba50_1 .net v0x555db715ba50 1, 0 0, L_0x555db7dd4ba0; 1 drivers
v0x555db715ba50_2 .net v0x555db715ba50 2, 0 0, L_0x555db7dd51e0; 1 drivers
v0x555db715ba50_3 .net v0x555db715ba50 3, 0 0, L_0x555db7dd5820; 1 drivers
v0x555db715ba50_4 .net v0x555db715ba50 4, 0 0, L_0x555db7dd5dd0; 1 drivers
v0x555db714bbd0_0 .net "cin", 0 0, L_0x555db7dd4850;  alias, 1 drivers
v0x555db7185ee0_0 .net "cout", 0 0, L_0x555db7dd6240;  alias, 1 drivers
L_0x555db7dd4ca0 .part L_0x555db7dd4740, 0, 1;
L_0x555db7dd4e60 .part L_0x555db7dd2e50, 0, 1;
L_0x555db7dd52e0 .part L_0x555db7dd4740, 1, 1;
L_0x555db7dd5410 .part L_0x555db7dd2e50, 1, 1;
L_0x555db7dd5920 .part L_0x555db7dd4740, 2, 1;
L_0x555db7dd5a50 .part L_0x555db7dd2e50, 2, 1;
L_0x555db7dd5e40 .part L_0x555db7dd4740, 3, 1;
L_0x555db7dd5f70 .part L_0x555db7dd2e50, 3, 1;
L_0x555db7dd60a0 .concat8 [ 1 1 1 1], L_0x555db7dd49a0, L_0x555db7dd5070, L_0x555db7dd56b0, L_0x555db7dd5c60;
S_0x555db6b9e820 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6bbc910;
 .timescale 0 0;
P_0x555db781da20 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6bb3bd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6b9e820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd4ba0 .functor OR 1, L_0x555db7dd4930, L_0x555db7dd4aa0, C4<0>, C4<0>;
v0x555db71bbbf0_0 .net "S", 0 0, L_0x555db7dd49a0;  1 drivers
v0x555db71b9e40_0 .net "a", 0 0, L_0x555db7dd4ca0;  1 drivers
v0x555db71b94c0_0 .net "b", 0 0, L_0x555db7dd4e60;  1 drivers
v0x555db71b7710_0 .net "cin", 0 0, L_0x555db7dd6140;  alias, 1 drivers
v0x555db71b6d90_0 .net "cout", 0 0, L_0x555db7dd4ba0;  alias, 1 drivers
v0x555db71b6e30_0 .net "cout1", 0 0, L_0x555db7dd4930;  1 drivers
v0x555db71b4fe0_0 .net "cout2", 0 0, L_0x555db7dd4aa0;  1 drivers
v0x555db71b4660_0 .net "s1", 0 0, L_0x555db7dd48c0;  1 drivers
S_0x555db6bb1400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bb3bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd48c0 .functor XOR 1, L_0x555db7dd4ca0, L_0x555db7dd4e60, C4<0>, C4<0>;
L_0x555db7dd4930 .functor AND 1, L_0x555db7dd4ca0, L_0x555db7dd4e60, C4<1>, C4<1>;
v0x555db71c3410_0 .net "S", 0 0, L_0x555db7dd48c0;  alias, 1 drivers
v0x555db71c34d0_0 .net "a", 0 0, L_0x555db7dd4ca0;  alias, 1 drivers
v0x555db71c13d0_0 .net "b", 0 0, L_0x555db7dd4e60;  alias, 1 drivers
v0x555db71c0a50_0 .net "cout", 0 0, L_0x555db7dd4930;  alias, 1 drivers
S_0x555db6baecd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bb3bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd49a0 .functor XOR 1, L_0x555db7dd6140, L_0x555db7dd48c0, C4<0>, C4<0>;
L_0x555db7dd4aa0 .functor AND 1, L_0x555db7dd6140, L_0x555db7dd48c0, C4<1>, C4<1>;
v0x555db71beca0_0 .net "S", 0 0, L_0x555db7dd49a0;  alias, 1 drivers
v0x555db71bed60_0 .net "a", 0 0, L_0x555db7dd6140;  alias, 1 drivers
v0x555db71be320_0 .net "b", 0 0, L_0x555db7dd48c0;  alias, 1 drivers
v0x555db71bc570_0 .net "cout", 0 0, L_0x555db7dd4aa0;  alias, 1 drivers
S_0x555db6bac5a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6bbc910;
 .timescale 0 0;
P_0x555db71b95c0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6b90740 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bac5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd51e0 .functor OR 1, L_0x555db7dd5000, L_0x555db7dd5170, C4<0>, C4<0>;
v0x555db71af2a0_0 .net "S", 0 0, L_0x555db7dd5070;  1 drivers
v0x555db71ad750_0 .net "a", 0 0, L_0x555db7dd52e0;  1 drivers
v0x555db719f2a0_0 .net "b", 0 0, L_0x555db7dd5410;  1 drivers
v0x555db71ad3c0_0 .net "cin", 0 0, L_0x555db7dd4ba0;  alias, 1 drivers
v0x555db71ab340_0 .net "cout", 0 0, L_0x555db7dd51e0;  alias, 1 drivers
v0x555db71aa9c0_0 .net "cout1", 0 0, L_0x555db7dd5000;  1 drivers
v0x555db71aaa60_0 .net "cout2", 0 0, L_0x555db7dd5170;  1 drivers
v0x555db71a8c10_0 .net "s1", 0 0, L_0x555db7dd4f90;  1 drivers
S_0x555db6b8dfb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6b90740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd4f90 .functor XOR 1, L_0x555db7dd52e0, L_0x555db7dd5410, C4<0>, C4<0>;
L_0x555db7dd5000 .functor AND 1, L_0x555db7dd52e0, L_0x555db7dd5410, C4<1>, C4<1>;
v0x555db71b28b0_0 .net "S", 0 0, L_0x555db7dd4f90;  alias, 1 drivers
v0x555db71b2970_0 .net "a", 0 0, L_0x555db7dd52e0;  alias, 1 drivers
v0x555db71b1f30_0 .net "b", 0 0, L_0x555db7dd5410;  alias, 1 drivers
v0x555db71b1040_0 .net "cout", 0 0, L_0x555db7dd5000;  alias, 1 drivers
S_0x555db6ba91d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6b90740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd5070 .functor XOR 1, L_0x555db7dd4ba0, L_0x555db7dd4f90, C4<0>, C4<0>;
L_0x555db7dd5170 .functor AND 1, L_0x555db7dd4ba0, L_0x555db7dd4f90, C4<1>, C4<1>;
v0x555db71b0c90_0 .net "S", 0 0, L_0x555db7dd5070;  alias, 1 drivers
v0x555db71b0d50_0 .net "a", 0 0, L_0x555db7dd4ba0;  alias, 1 drivers
v0x555db71b00c0_0 .net "b", 0 0, L_0x555db7dd4f90;  alias, 1 drivers
v0x555db71af740_0 .net "cout", 0 0, L_0x555db7dd5170;  alias, 1 drivers
S_0x555db6ba6a00 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6bbc910;
 .timescale 0 0;
P_0x555db719f3a0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6ba42d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ba6a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd5820 .functor OR 1, L_0x555db7dd5640, L_0x555db7dd57b0, C4<0>, C4<0>;
v0x555db71a2190_0 .net "S", 0 0, L_0x555db7dd56b0;  1 drivers
v0x555db71a15c0_0 .net "a", 0 0, L_0x555db7dd5920;  1 drivers
v0x555db71a0c40_0 .net "b", 0 0, L_0x555db7dd5a50;  1 drivers
v0x555db71a07a0_0 .net "cin", 0 0, L_0x555db7dd51e0;  alias, 1 drivers
v0x555db719eee0_0 .net "cout", 0 0, L_0x555db7dd5820;  alias, 1 drivers
v0x555db719ce30_0 .net "cout1", 0 0, L_0x555db7dd5640;  1 drivers
v0x555db719ced0_0 .net "cout2", 0 0, L_0x555db7dd57b0;  1 drivers
v0x555db719c4b0_0 .net "s1", 0 0, L_0x555db7dd55d0;  1 drivers
S_0x555db6ba1ba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ba42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd55d0 .functor XOR 1, L_0x555db7dd5920, L_0x555db7dd5a50, C4<0>, C4<0>;
L_0x555db7dd5640 .functor AND 1, L_0x555db7dd5920, L_0x555db7dd5a50, C4<1>, C4<1>;
v0x555db71a8290_0 .net "S", 0 0, L_0x555db7dd55d0;  alias, 1 drivers
v0x555db71a8350_0 .net "a", 0 0, L_0x555db7dd5920;  alias, 1 drivers
v0x555db71a64e0_0 .net "b", 0 0, L_0x555db7dd5a50;  alias, 1 drivers
v0x555db71a5b60_0 .net "cout", 0 0, L_0x555db7dd5640;  alias, 1 drivers
S_0x555db6b9ce60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ba42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd56b0 .functor XOR 1, L_0x555db7dd51e0, L_0x555db7dd55d0, C4<0>, C4<0>;
L_0x555db7dd57b0 .functor AND 1, L_0x555db7dd51e0, L_0x555db7dd55d0, C4<1>, C4<1>;
v0x555db71a3db0_0 .net "S", 0 0, L_0x555db7dd56b0;  alias, 1 drivers
v0x555db71a3e70_0 .net "a", 0 0, L_0x555db7dd51e0;  alias, 1 drivers
v0x555db71a3430_0 .net "b", 0 0, L_0x555db7dd55d0;  alias, 1 drivers
v0x555db71a2540_0 .net "cout", 0 0, L_0x555db7dd57b0;  alias, 1 drivers
S_0x555db6b9a6d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6bbc910;
 .timescale 0 0;
P_0x555db71a0d40 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6b97120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6b9a6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd5dd0 .functor OR 1, L_0x555db7dd5bf0, L_0x555db7dd5d60, C4<0>, C4<0>;
v0x555db71957e0_0 .net "S", 0 0, L_0x555db7dd5c60;  1 drivers
v0x555db7194e60_0 .net "a", 0 0, L_0x555db7dd5e40;  1 drivers
v0x555db7194a60_0 .net "b", 0 0, L_0x555db7dd5f70;  1 drivers
v0x555db7154400_0 .net "cin", 0 0, L_0x555db7dd5820;  alias, 1 drivers
v0x555db714d4a0_0 .net "cout", 0 0, L_0x555db7dd5dd0;  alias, 1 drivers
v0x555db714d0c0_0 .net "cout1", 0 0, L_0x555db7dd5bf0;  1 drivers
v0x555db714d160_0 .net "cout2", 0 0, L_0x555db7dd5d60;  1 drivers
v0x555db717b840_0 .net "s1", 0 0, L_0x555db7dd5b80;  1 drivers
S_0x555db6b94990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6b97120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd5b80 .functor XOR 1, L_0x555db7dd5e40, L_0x555db7dd5f70, C4<0>, C4<0>;
L_0x555db7dd5bf0 .functor AND 1, L_0x555db7dd5e40, L_0x555db7dd5f70, C4<1>, C4<1>;
v0x555db719a700_0 .net "S", 0 0, L_0x555db7dd5b80;  alias, 1 drivers
v0x555db719a7a0_0 .net "a", 0 0, L_0x555db7dd5e40;  alias, 1 drivers
v0x555db7199d80_0 .net "b", 0 0, L_0x555db7dd5f70;  alias, 1 drivers
v0x555db7197fd0_0 .net "cout", 0 0, L_0x555db7dd5bf0;  alias, 1 drivers
S_0x555db6b884c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6b97120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd5c60 .functor XOR 1, L_0x555db7dd5820, L_0x555db7dd5b80, C4<0>, C4<0>;
L_0x555db7dd5d60 .functor AND 1, L_0x555db7dd5820, L_0x555db7dd5b80, C4<1>, C4<1>;
v0x555db7197650_0 .net "S", 0 0, L_0x555db7dd5c60;  alias, 1 drivers
v0x555db71976f0_0 .net "a", 0 0, L_0x555db7dd5820;  alias, 1 drivers
v0x555db7196760_0 .net "b", 0 0, L_0x555db7dd5b80;  alias, 1 drivers
v0x555db71963b0_0 .net "cout", 0 0, L_0x555db7dd5d60;  alias, 1 drivers
S_0x555db6b7a7a0 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db77dfe10 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7dd9300 .functor NOT 2, L_0x555db7dda840, C4<00>, C4<00>, C4<00>;
L_0x7f49c55bcb78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dd9410 .functor BUFZ 1, L_0x7f49c55bcb78, C4<0>, C4<0>, C4<0>;
L_0x555db7dd95b0 .functor NOT 1, L_0x555db7dd9480, C4<0>, C4<0>, C4<0>;
v0x555db7145770_0 .net "D", 1 0, L_0x555db7dd9260;  alias, 1 drivers
v0x555db7144ba0_0 .net *"_ivl_21", 0 0, L_0x555db7dd9410;  1 drivers
v0x555db7144c60_0 .net "a", 1 0, L_0x555db7dda7a0;  1 drivers
v0x555db7144220_0 .net "abs_D", 1 0, L_0x555db7dda670;  alias, 1 drivers
v0x555db71442e0_0 .net "b", 1 0, L_0x555db7dda840;  1 drivers
v0x555db7143d80_0 .net "b_comp", 1 0, L_0x555db7dd9300;  1 drivers
v0x555db7141050_0 .net "carry", 2 0, L_0x555db7dd9370;  1 drivers
v0x555db71406d0_0 .net "cin", 0 0, L_0x7f49c55bcb78;  1 drivers
v0x555db7140790_0 .net "is_pos", 0 0, L_0x555db7dd9480;  1 drivers
v0x555db713ff80_0 .net "negative", 0 0, L_0x555db7dd95b0;  alias, 1 drivers
v0x555db7140020_0 .net "twos", 1 0, L_0x555db7dda4a0;  1 drivers
L_0x555db7dd8880 .part L_0x555db7dda7a0, 0, 1;
L_0x555db7dd89b0 .part L_0x555db7dd9300, 0, 1;
L_0x555db7dd8ae0 .part L_0x555db7dd9370, 0, 1;
L_0x555db7dd8ed0 .part L_0x555db7dda7a0, 1, 1;
L_0x555db7dd9000 .part L_0x555db7dd9300, 1, 1;
L_0x555db7dd9130 .part L_0x555db7dd9370, 1, 1;
L_0x555db7dd9260 .concat8 [ 1 1 0 0], L_0x555db7dd86a0, L_0x555db7dd8cf0;
L_0x555db7dd9370 .concat8 [ 1 1 1 0], L_0x555db7dd9410, L_0x555db7dd8810, L_0x555db7dd8e60;
L_0x555db7dd9480 .part L_0x555db7dd9370, 2, 1;
L_0x555db7dda670 .functor MUXZ 2, L_0x555db7dda4a0, L_0x555db7dd9260, L_0x555db7dd9480, C4<>;
S_0x555db6b80e70 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6b7a7a0;
 .timescale 0 0;
P_0x555db77c8630 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6bfba90 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6b80e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd8810 .functor OR 1, L_0x555db7dd8630, L_0x555db7dd87a0, C4<0>, C4<0>;
v0x555db71729b0_0 .net "S", 0 0, L_0x555db7dd86a0;  1 drivers
v0x555db7172a70_0 .net "a", 0 0, L_0x555db7dd8880;  1 drivers
v0x555db7171de0_0 .net "b", 0 0, L_0x555db7dd89b0;  1 drivers
v0x555db7171460_0 .net "cin", 0 0, L_0x555db7dd8ae0;  1 drivers
v0x555db7170fc0_0 .net "cout", 0 0, L_0x555db7dd8810;  1 drivers
v0x555db7171060_0 .net "cout1", 0 0, L_0x555db7dd8630;  1 drivers
v0x555db716f210_0 .net "cout2", 0 0, L_0x555db7dd87a0;  1 drivers
v0x555db716d100_0 .net "s1", 0 0, L_0x555db7dd85c0;  1 drivers
S_0x555db6bf9390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bfba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd85c0 .functor XOR 1, L_0x555db7dd8880, L_0x555db7dd89b0, C4<0>, C4<0>;
L_0x555db7dd8630 .functor AND 1, L_0x555db7dd8880, L_0x555db7dd89b0, C4<1>, C4<1>;
v0x555db7178b50_0 .net "S", 0 0, L_0x555db7dd85c0;  alias, 1 drivers
v0x555db7176d00_0 .net "a", 0 0, L_0x555db7dd8880;  alias, 1 drivers
v0x555db7176da0_0 .net "b", 0 0, L_0x555db7dd89b0;  alias, 1 drivers
v0x555db7176380_0 .net "cout", 0 0, L_0x555db7dd8630;  alias, 1 drivers
S_0x555db6dcc890 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bfba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd86a0 .functor XOR 1, L_0x555db7dd8ae0, L_0x555db7dd85c0, C4<0>, C4<0>;
L_0x555db7dd87a0 .functor AND 1, L_0x555db7dd8ae0, L_0x555db7dd85c0, C4<1>, C4<1>;
v0x555db71745d0_0 .net "S", 0 0, L_0x555db7dd86a0;  alias, 1 drivers
v0x555db7174690_0 .net "a", 0 0, L_0x555db7dd8ae0;  alias, 1 drivers
v0x555db7173c50_0 .net "b", 0 0, L_0x555db7dd85c0;  alias, 1 drivers
v0x555db7172d60_0 .net "cout", 0 0, L_0x555db7dd87a0;  alias, 1 drivers
S_0x555db6dca150 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db6b7a7a0;
 .timescale 0 0;
P_0x555db7171ee0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db6dc7a20 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6dca150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd8e60 .functor OR 1, L_0x555db7dd8c80, L_0x555db7dd8df0, C4<0>, C4<0>;
v0x555db71694d0_0 .net "S", 0 0, L_0x555db7dd8cf0;  1 drivers
v0x555db71673c0_0 .net "a", 0 0, L_0x555db7dd8ed0;  1 drivers
v0x555db7166a40_0 .net "b", 0 0, L_0x555db7dd9000;  1 drivers
v0x555db7165b50_0 .net "cin", 0 0, L_0x555db7dd9130;  1 drivers
v0x555db71657a0_0 .net "cout", 0 0, L_0x555db7dd8e60;  1 drivers
v0x555db7165840_0 .net "cout1", 0 0, L_0x555db7dd8c80;  1 drivers
v0x555db7164bd0_0 .net "cout2", 0 0, L_0x555db7dd8df0;  1 drivers
v0x555db7164250_0 .net "s1", 0 0, L_0x555db7dd8c10;  1 drivers
S_0x555db6dc52f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6dc7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd8c10 .functor XOR 1, L_0x555db7dd8ed0, L_0x555db7dd9000, C4<0>, C4<0>;
L_0x555db7dd8c80 .functor AND 1, L_0x555db7dd8ed0, L_0x555db7dd9000, C4<1>, C4<1>;
v0x555db716c780_0 .net "S", 0 0, L_0x555db7dd8c10;  alias, 1 drivers
v0x555db716c840_0 .net "a", 0 0, L_0x555db7dd8ed0;  alias, 1 drivers
v0x555db716b890_0 .net "b", 0 0, L_0x555db7dd9000;  alias, 1 drivers
v0x555db716b4e0_0 .net "cout", 0 0, L_0x555db7dd8c80;  alias, 1 drivers
S_0x555db73e2750 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6dc7a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd8cf0 .functor XOR 1, L_0x555db7dd9130, L_0x555db7dd8c10, C4<0>, C4<0>;
L_0x555db7dd8df0 .functor AND 1, L_0x555db7dd9130, L_0x555db7dd8c10, C4<1>, C4<1>;
v0x555db716a910_0 .net "S", 0 0, L_0x555db7dd8cf0;  alias, 1 drivers
v0x555db716a9d0_0 .net "a", 0 0, L_0x555db7dd9130;  alias, 1 drivers
v0x555db7169f90_0 .net "b", 0 0, L_0x555db7dd8c10;  alias, 1 drivers
v0x555db7169b90_0 .net "cout", 0 0, L_0x555db7dd8df0;  alias, 1 drivers
S_0x555db73dff20 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6b7a7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7166b40 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7dd9620 .functor NOT 2, L_0x555db7dd9260, C4<00>, C4<00>, C4<00>;
v0x555db7147390_0 .net "cout", 0 0, L_0x555db7dda5b0;  1 drivers
v0x555db7146a10_0 .net "i", 1 0, L_0x555db7dd9260;  alias, 1 drivers
v0x555db7146ad0_0 .net "o", 1 0, L_0x555db7dda4a0;  alias, 1 drivers
v0x555db7145b20_0 .net "temp2", 1 0, L_0x555db7dd9620;  1 drivers
S_0x555db73dd7f0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db73dff20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db77532b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bcb30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dda540 .functor BUFZ 1, L_0x7f49c55bcb30, C4<0>, C4<0>, C4<0>;
L_0x555db7dda5b0 .functor BUFZ 1, L_0x555db7dda0f0, C4<0>, C4<0>, C4<0>;
v0x555db714dba0_0 .net "S", 1 0, L_0x555db7dda4a0;  alias, 1 drivers
v0x555db71434f0_0 .net "a", 1 0, L_0x555db7dd9620;  alias, 1 drivers
L_0x7f49c55bcae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7149b40_0 .net "b", 1 0, L_0x7f49c55bcae8;  1 drivers
v0x555db7143880 .array "carry", 0 2;
v0x555db7143880_0 .net v0x555db7143880 0, 0 0, L_0x555db7dda540; 1 drivers
v0x555db7143880_1 .net v0x555db7143880 1, 0 0, L_0x555db7dd9aa0; 1 drivers
v0x555db7143880_2 .net v0x555db7143880 2, 0 0, L_0x555db7dda0f0; 1 drivers
v0x555db7149410_0 .net "cin", 0 0, L_0x7f49c55bcb30;  1 drivers
v0x555db71494b0_0 .net "cout", 0 0, L_0x555db7dda5b0;  alias, 1 drivers
L_0x555db7dd9ba0 .part L_0x555db7dd9620, 0, 1;
L_0x555db7dd9cd0 .part L_0x7f49c55bcae8, 0, 1;
L_0x555db7dda1b0 .part L_0x555db7dd9620, 1, 1;
L_0x555db7dda370 .part L_0x7f49c55bcae8, 1, 1;
L_0x555db7dda4a0 .concat8 [ 1 1 0 0], L_0x555db7dd9850, L_0x555db7dd9f30;
S_0x555db73db0c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db73dd7f0;
 .timescale 0 0;
P_0x555db77495d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db73d8990 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73db0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd9aa0 .functor OR 1, L_0x555db7dd9790, L_0x555db7dd99a0, C4<0>, C4<0>;
v0x555db7159090_0 .net "S", 0 0, L_0x555db7dd9850;  1 drivers
v0x555db7159150_0 .net "a", 0 0, L_0x555db7dd9ba0;  1 drivers
v0x555db7158710_0 .net "b", 0 0, L_0x555db7dd9cd0;  1 drivers
v0x555db7158270_0 .net "cin", 0 0, L_0x555db7dda540;  alias, 1 drivers
v0x555db7156830_0 .net "cout", 0 0, L_0x555db7dd9aa0;  alias, 1 drivers
v0x555db7155b70_0 .net "cout1", 0 0, L_0x555db7dd9790;  1 drivers
v0x555db7155c10_0 .net "cout2", 0 0, L_0x555db7dd99a0;  1 drivers
v0x555db71551f0_0 .net "s1", 0 0, L_0x555db7dd9720;  1 drivers
S_0x555db73d6260 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73d8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd9720 .functor XOR 1, L_0x555db7dd9ba0, L_0x555db7dd9cd0, C4<0>, C4<0>;
L_0x555db7dd9790 .functor AND 1, L_0x555db7dd9ba0, L_0x555db7dd9cd0, C4<1>, C4<1>;
v0x555db7163db0_0 .net "S", 0 0, L_0x555db7dd9720;  alias, 1 drivers
v0x555db7163e50_0 .net "a", 0 0, L_0x555db7dd9ba0;  alias, 1 drivers
v0x555db715cae0_0 .net "b", 0 0, L_0x555db7dd9cd0;  alias, 1 drivers
v0x555db7157940_0 .net "cout", 0 0, L_0x555db7dd9790;  alias, 1 drivers
S_0x555db73d3b30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73d8990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd9850 .functor XOR 1, L_0x555db7dda540, L_0x555db7dd9720, C4<0>, C4<0>;
L_0x555db7dd99a0 .functor AND 1, L_0x555db7dda540, L_0x555db7dd9720, C4<1>, C4<1>;
v0x555db715af80_0 .net "S", 0 0, L_0x555db7dd9850;  alias, 1 drivers
v0x555db715b020_0 .net "a", 0 0, L_0x555db7dda540;  alias, 1 drivers
v0x555db7157cd0_0 .net "b", 0 0, L_0x555db7dd9720;  alias, 1 drivers
v0x555db715a7b0_0 .net "cout", 0 0, L_0x555db7dd99a0;  alias, 1 drivers
S_0x555db73d1400 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db73dd7f0;
 .timescale 0 0;
P_0x555db7158810 .param/l "i" 0 3 28, +C4<01>;
S_0x555db77b0d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73d1400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dda0f0 .functor OR 1, L_0x555db7dd9e70, L_0x555db7dda080, C4<0>, C4<0>;
v0x555db7150680_0 .net "S", 0 0, L_0x555db7dd9f30;  1 drivers
v0x555db7153160_0 .net "a", 0 0, L_0x555db7dda1b0;  1 drivers
v0x555db7151a40_0 .net "b", 0 0, L_0x555db7dda370;  1 drivers
v0x555db71510c0_0 .net "cin", 0 0, L_0x555db7dd9aa0;  alias, 1 drivers
v0x555db7150c20_0 .net "cout", 0 0, L_0x555db7dda0f0;  alias, 1 drivers
v0x555db714f1e0_0 .net "cout1", 0 0, L_0x555db7dd9e70;  1 drivers
v0x555db714f280_0 .net "cout2", 0 0, L_0x555db7dda080;  1 drivers
v0x555db714e520_0 .net "s1", 0 0, L_0x555db7dd9e00;  1 drivers
S_0x555db77ddbc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77b0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd9e00 .functor XOR 1, L_0x555db7dda1b0, L_0x555db7dda370, C4<0>, C4<0>;
L_0x555db7dd9e70 .functor AND 1, L_0x555db7dda1b0, L_0x555db7dda370, C4<1>, C4<1>;
v0x555db7154d50_0 .net "S", 0 0, L_0x555db7dd9e00;  alias, 1 drivers
v0x555db7154df0_0 .net "a", 0 0, L_0x555db7dda1b0;  alias, 1 drivers
v0x555db714c9b0_0 .net "b", 0 0, L_0x555db7dda370;  alias, 1 drivers
v0x555db714b5e0_0 .net "cout", 0 0, L_0x555db7dd9e70;  alias, 1 drivers
S_0x555db77c5db0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77b0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd9f30 .functor XOR 1, L_0x555db7dd9aa0, L_0x555db7dd9e00, C4<0>, C4<0>;
L_0x555db7dda080 .functor AND 1, L_0x555db7dd9aa0, L_0x555db7dd9e00, C4<1>, C4<1>;
v0x555db714add0_0 .net "S", 0 0, L_0x555db7dd9f30;  alias, 1 drivers
v0x555db714ae70_0 .net "a", 0 0, L_0x555db7dd9aa0;  alias, 1 drivers
v0x555db71502f0_0 .net "b", 0 0, L_0x555db7dd9e00;  alias, 1 drivers
v0x555db7153930_0 .net "cout", 0 0, L_0x555db7dda080;  alias, 1 drivers
S_0x555db7799760 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7dde800 .functor XOR 1, L_0x555db7ddb980, L_0x555db7ddcb40, C4<0>, C4<0>;
v0x555db705e3c0_0 .net "X", 1 0, L_0x555db7dd82c0;  alias, 1 drivers
v0x555db705e010_0 .net "Y", 1 0, L_0x555db7dda670;  alias, 1 drivers
v0x555db705d440_0 .net "Z", 3 0, L_0x555db7de49a0;  alias, 1 drivers
v0x555db705cc00_0 .net *"_ivl_20", 0 0, L_0x555db7dde800;  1 drivers
L_0x7f49c55bcf20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db705cca0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bcf20;  1 drivers
L_0x7f49c55bcf68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db705c800_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bcf68;  1 drivers
L_0x7f49c55bcfb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db705c8c0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bcfb0;  1 drivers
L_0x7f49c55bcff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7043e80_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bcff8;  1 drivers
v0x555db7043750_0 .net "a", 0 0, L_0x555db7ddb400;  1 drivers
v0x555db70437f0_0 .net "a_abs", 0 0, L_0x555db7ddc0f0;  1 drivers
v0x555db7041640_0 .net "b", 0 0, L_0x555db7ddc5c0;  1 drivers
v0x555db70416e0_0 .net "b_abs", 0 0, L_0x555db7ddd2b0;  1 drivers
v0x555db7040cc0_0 .net "c1", 0 0, L_0x555db7ddf8c0;  1 drivers
v0x555db703fdd0_0 .net "c2", 0 0, L_0x555db7de08d0;  1 drivers
v0x555db703fe70_0 .net "c3", 0 0, L_0x555db7de2ba0;  1 drivers
v0x555db703fa20_0 .net "c4", 0 0, L_0x555db7de4b80;  1 drivers
v0x555db703fac0_0 .net "neg_a", 0 0, L_0x555db7ddb980;  1 drivers
v0x555db703e4d0_0 .net "neg_b", 0 0, L_0x555db7ddcb40;  1 drivers
v0x555db703e570_0 .net "temp", 3 0, L_0x555db7de2a70;  1 drivers
v0x555db703e030_0 .net "term1", 3 0, L_0x555db7de0960;  1 drivers
v0x555db703e0d0_0 .net "term2", 3 0, L_0x555db7de0a00;  1 drivers
v0x555db705c140_0 .net "term3", 3 0, L_0x555db7de0b40;  1 drivers
v0x555db705a090_0 .net "z0", 1 0, L_0x555db7ddaee0;  1 drivers
v0x555db7059710_0 .net "z1", 1 0, L_0x555db7de06f0;  1 drivers
v0x555db70597b0_0 .net "z1_1", 1 0, L_0x555db7dde870;  1 drivers
v0x555db7057960_0 .net "z1_2", 1 0, L_0x555db7ddf7b0;  1 drivers
v0x555db7056fe0_0 .net "z1_3", 1 0, L_0x555db7ddd710;  1 drivers
v0x555db7055230_0 .net "z1_4", 1 0, L_0x555db7dde680;  1 drivers
v0x555db70548b0_0 .net "z2", 1 0, L_0x555db7ddaa80;  1 drivers
L_0x555db7ddabc0 .part L_0x555db7dd82c0, 1, 1;
L_0x555db7ddad40 .part L_0x555db7dda670, 1, 1;
L_0x555db7ddafd0 .part L_0x555db7dd82c0, 0, 1;
L_0x555db7ddb0c0 .part L_0x555db7dda670, 0, 1;
L_0x555db7ddc190 .part L_0x555db7dd82c0, 0, 1;
L_0x555db7ddc230 .part L_0x555db7dd82c0, 1, 1;
L_0x555db7ddd350 .part L_0x555db7dda670, 1, 1;
L_0x555db7ddd3f0 .part L_0x555db7dda670, 0, 1;
L_0x555db7dde870 .functor MUXZ 2, L_0x555db7ddd710, L_0x555db7dde680, L_0x555db7dde800, C4<>;
L_0x555db7de0960 .concat [ 2 2 0 0], L_0x555db7ddaee0, L_0x7f49c55bcf20;
L_0x555db7de0a00 .concat [ 1 2 1 0], L_0x7f49c55bcfb0, L_0x555db7de06f0, L_0x7f49c55bcf68;
L_0x555db7de0b40 .concat [ 2 2 0 0], L_0x7f49c55bcff8, L_0x555db7ddaa80;
S_0x555db77557f0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db776ce00 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ddb710 .functor NOT 1, L_0x555db7ddc230, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bcce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ddb820 .functor BUFZ 1, L_0x7f49c55bcce0, C4<0>, C4<0>, C4<0>;
L_0x555db7ddb980 .functor NOT 1, L_0x555db7ddb8e0, C4<0>, C4<0>, C4<0>;
v0x555db7107390_0 .net "D", 0 0, L_0x555db7ddb400;  alias, 1 drivers
v0x555db7107430_0 .net *"_ivl_9", 0 0, L_0x555db7ddb820;  1 drivers
v0x555db7106ef0_0 .net "a", 0 0, L_0x555db7ddc190;  1 drivers
v0x555db7122f50_0 .net "abs_D", 0 0, L_0x555db7ddc0f0;  alias, 1 drivers
v0x555db7123010_0 .net "b", 0 0, L_0x555db7ddc230;  1 drivers
v0x555db71225d0_0 .net "b_comp", 0 0, L_0x555db7ddb710;  1 drivers
v0x555db7120820_0 .net "carry", 1 0, L_0x555db7ddb780;  1 drivers
v0x555db711fea0_0 .net "cin", 0 0, L_0x7f49c55bcce0;  1 drivers
v0x555db711ff60_0 .net "is_pos", 0 0, L_0x555db7ddb8e0;  1 drivers
v0x555db711e0f0_0 .net "negative", 0 0, L_0x555db7ddb980;  alias, 1 drivers
v0x555db711e190_0 .net "twos", 0 0, L_0x555db7ddbd00;  1 drivers
L_0x555db7ddb5e0 .part L_0x555db7ddb780, 0, 1;
L_0x555db7ddb780 .concat8 [ 1 1 0 0], L_0x555db7ddb820, L_0x555db7ddb570;
L_0x555db7ddb8e0 .part L_0x555db7ddb780, 1, 1;
L_0x555db7ddc0f0 .functor MUXZ 1, L_0x555db7ddbd00, L_0x555db7ddb400, L_0x555db7ddb8e0, C4<>;
S_0x555db77853e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db77557f0;
 .timescale 0 0;
P_0x555db7765870 .param/l "i" 0 3 50, +C4<00>;
S_0x555db776f340 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db77853e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ddb570 .functor OR 1, L_0x555db7ddb220, L_0x555db7ddb500, C4<0>, C4<0>;
v0x555db70f6fc0_0 .net "S", 0 0, L_0x555db7ddb400;  alias, 1 drivers
v0x555db70f6be0_0 .net "a", 0 0, L_0x555db7ddc190;  alias, 1 drivers
v0x555db7125360_0 .net "b", 0 0, L_0x555db7ddb710;  alias, 1 drivers
v0x555db711a540_0 .net "cin", 0 0, L_0x555db7ddb5e0;  1 drivers
v0x555db7119300_0 .net "cout", 0 0, L_0x555db7ddb570;  1 drivers
v0x555db71193a0_0 .net "cout1", 0 0, L_0x555db7ddb220;  1 drivers
v0x555db7113350_0 .net "cout2", 0 0, L_0x555db7ddb500;  1 drivers
v0x555db7105570_0 .net "s1", 0 0, L_0x555db7ddb1b0;  1 drivers
S_0x555db7760e10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db776f340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddb1b0 .functor XOR 1, L_0x555db7ddc190, L_0x555db7ddb710, C4<0>, C4<0>;
L_0x555db7ddb220 .functor AND 1, L_0x555db7ddc190, L_0x555db7ddb710, C4<1>, C4<1>;
v0x555db713f730_0 .net "S", 0 0, L_0x555db7ddb1b0;  alias, 1 drivers
v0x555db713f2e0_0 .net "a", 0 0, L_0x555db7ddc190;  alias, 1 drivers
v0x555db713f380_0 .net "b", 0 0, L_0x555db7ddb710;  alias, 1 drivers
v0x555db713e710_0 .net "cout", 0 0, L_0x555db7ddb220;  alias, 1 drivers
S_0x555db7747e10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db776f340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddb400 .functor XOR 1, L_0x555db7ddb5e0, L_0x555db7ddb1b0, C4<0>, C4<0>;
L_0x555db7ddb500 .functor AND 1, L_0x555db7ddb5e0, L_0x555db7ddb1b0, C4<1>, C4<1>;
v0x555db713dd90_0 .net "S", 0 0, L_0x555db7ddb400;  alias, 1 drivers
v0x555db713de30_0 .net "a", 0 0, L_0x555db7ddb5e0;  alias, 1 drivers
v0x555db713d8f0_0 .net "b", 0 0, L_0x555db7ddb1b0;  alias, 1 drivers
v0x555db70fdf20_0 .net "cout", 0 0, L_0x555db7ddb500;  alias, 1 drivers
S_0x555db77249d0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db77557f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7125460 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ddba90 .functor NOT 1, L_0x555db7ddb400, C4<0>, C4<0>, C4<0>;
v0x555db71088e0_0 .net "cout", 0 0, L_0x555db7ddbfe0;  1 drivers
v0x555db71089a0_0 .net "i", 0 0, L_0x555db7ddb400;  alias, 1 drivers
v0x555db7107d10_0 .net "o", 0 0, L_0x555db7ddbd00;  alias, 1 drivers
v0x555db7107db0_0 .net "temp2", 0 0, L_0x555db7ddba90;  1 drivers
S_0x555db773d410 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db77249d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db77387c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bcc98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ddbf70 .functor BUFZ 1, L_0x7f49c55bcc98, C4<0>, C4<0>, C4<0>;
L_0x555db7ddbfe0 .functor BUFZ 1, L_0x555db7ddbf00, C4<0>, C4<0>, C4<0>;
v0x555db710cd40_0 .net "S", 0 0, L_0x555db7ddbd00;  alias, 1 drivers
v0x555db710c610_0 .net "a", 0 0, L_0x555db7ddba90;  alias, 1 drivers
L_0x7f49c55bcc50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db710a500_0 .net "b", 0 0, L_0x7f49c55bcc50;  1 drivers
v0x555db710a5a0 .array "carry", 0 1;
v0x555db710a5a0_0 .net v0x555db710a5a0 0, 0 0, L_0x555db7ddbf70; 1 drivers
v0x555db710a5a0_1 .net v0x555db710a5a0 1, 0 0, L_0x555db7ddbf00; 1 drivers
v0x555db7109b80_0 .net "cin", 0 0, L_0x7f49c55bcc98;  1 drivers
v0x555db7108c90_0 .net "cout", 0 0, L_0x555db7ddbfe0;  alias, 1 drivers
S_0x555db77310f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db773d410;
 .timescale 0 0;
P_0x555db772ebc0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db772b3b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77310f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ddbf00 .functor OR 1, L_0x555db7ddbc00, L_0x555db7ddbe00, C4<0>, C4<0>;
v0x555db7128af0_0 .net "S", 0 0, L_0x555db7ddbd00;  alias, 1 drivers
v0x555db7128170_0 .net "a", 0 0, L_0x555db7ddba90;  alias, 1 drivers
v0x555db7127280_0 .net "b", 0 0, L_0x7f49c55bcc50;  alias, 1 drivers
v0x555db7126ed0_0 .net "cin", 0 0, L_0x555db7ddbf70;  alias, 1 drivers
v0x555db7126300_0 .net "cout", 0 0, L_0x555db7ddbf00;  alias, 1 drivers
v0x555db7125ac0_0 .net "cout1", 0 0, L_0x555db7ddbc00;  1 drivers
v0x555db7125b60_0 .net "cout2", 0 0, L_0x555db7ddbe00;  1 drivers
v0x555db71256c0_0 .net "s1", 0 0, L_0x555db7ddbb90;  1 drivers
S_0x555db771c690 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db772b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddbb90 .functor XOR 1, L_0x555db7ddba90, L_0x7f49c55bcc50, C4<0>, C4<0>;
L_0x555db7ddbc00 .functor AND 1, L_0x555db7ddba90, L_0x7f49c55bcc50, C4<1>, C4<1>;
v0x555db70f56f0_0 .net "S", 0 0, L_0x555db7ddbb90;  alias, 1 drivers
v0x555db70f5790_0 .net "a", 0 0, L_0x555db7ddba90;  alias, 1 drivers
v0x555db712fa00_0 .net "b", 0 0, L_0x7f49c55bcc50;  alias, 1 drivers
v0x555db712d950_0 .net "cout", 0 0, L_0x555db7ddbc00;  alias, 1 drivers
S_0x555db7715040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db772b3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddbd00 .functor XOR 1, L_0x555db7ddbf70, L_0x555db7ddbb90, C4<0>, C4<0>;
L_0x555db7ddbe00 .functor AND 1, L_0x555db7ddbf70, L_0x555db7ddbb90, C4<1>, C4<1>;
v0x555db712cfd0_0 .net "S", 0 0, L_0x555db7ddbd00;  alias, 1 drivers
v0x555db712d070_0 .net "a", 0 0, L_0x555db7ddbf70;  alias, 1 drivers
v0x555db712b220_0 .net "b", 0 0, L_0x555db7ddbb90;  alias, 1 drivers
v0x555db712a8a0_0 .net "cout", 0 0, L_0x555db7ddbe00;  alias, 1 drivers
S_0x555db770b2f0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ddaa10 .functor AND 1, L_0x555db7ddabc0, L_0x555db7ddad40, C4<1>, C4<1>;
v0x555db711d770_0 .net "X", 0 0, L_0x555db7ddabc0;  1 drivers
v0x555db711c880_0 .net "Y", 0 0, L_0x555db7ddad40;  1 drivers
v0x555db711c940_0 .net "Z", 1 0, L_0x555db7ddaa80;  alias, 1 drivers
L_0x7f49c55bcbc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db711c4d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bcbc0;  1 drivers
v0x555db711c590_0 .net "z", 0 0, L_0x555db7ddaa10;  1 drivers
L_0x555db7ddaa80 .concat [ 1 1 0 0], L_0x555db7ddaa10, L_0x7f49c55bcbc0;
S_0x555db76f1930 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ddae70 .functor AND 1, L_0x555db7ddafd0, L_0x555db7ddb0c0, C4<1>, C4<1>;
v0x555db711b900_0 .net "X", 0 0, L_0x555db7ddafd0;  1 drivers
v0x555db711b9a0_0 .net "Y", 0 0, L_0x555db7ddb0c0;  1 drivers
v0x555db711af80_0 .net "Z", 1 0, L_0x555db7ddaee0;  alias, 1 drivers
L_0x7f49c55bcc08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db711b020_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bcc08;  1 drivers
v0x555db711aae0_0 .net "z", 0 0, L_0x555db7ddae70;  1 drivers
L_0x555db7ddaee0 .concat [ 1 1 0 0], L_0x555db7ddae70, L_0x7f49c55bcc08;
S_0x555db76ce4f0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7713060 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ddc8d0 .functor NOT 1, L_0x555db7ddd3f0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bcdb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ddc9e0 .functor BUFZ 1, L_0x7f49c55bcdb8, C4<0>, C4<0>, C4<0>;
L_0x555db7ddcb40 .functor NOT 1, L_0x555db7ddcaa0, C4<0>, C4<0>, C4<0>;
v0x555db70fcc80_0 .net "D", 0 0, L_0x555db7ddc5c0;  alias, 1 drivers
v0x555db70fcd20_0 .net *"_ivl_9", 0 0, L_0x555db7ddc9e0;  1 drivers
v0x555db70fb560_0 .net "a", 0 0, L_0x555db7ddd350;  1 drivers
v0x555db70fabe0_0 .net "abs_D", 0 0, L_0x555db7ddd2b0;  alias, 1 drivers
v0x555db70faca0_0 .net "b", 0 0, L_0x555db7ddd3f0;  1 drivers
v0x555db70fa740_0 .net "b_comp", 0 0, L_0x555db7ddc8d0;  1 drivers
v0x555db70f8d00_0 .net "carry", 1 0, L_0x555db7ddc940;  1 drivers
v0x555db70f8040_0 .net "cin", 0 0, L_0x7f49c55bcdb8;  1 drivers
v0x555db70f8100_0 .net "is_pos", 0 0, L_0x555db7ddcaa0;  1 drivers
v0x555db70f76c0_0 .net "negative", 0 0, L_0x555db7ddcb40;  alias, 1 drivers
v0x555db70f7760_0 .net "twos", 0 0, L_0x555db7ddcec0;  1 drivers
L_0x555db7ddc7a0 .part L_0x555db7ddc940, 0, 1;
L_0x555db7ddc940 .concat8 [ 1 1 0 0], L_0x555db7ddc9e0, L_0x555db7ddc730;
L_0x555db7ddcaa0 .part L_0x555db7ddc940, 1, 1;
L_0x555db7ddd2b0 .functor MUXZ 1, L_0x555db7ddcec0, L_0x555db7ddc5c0, L_0x555db7ddcaa0, C4<>;
S_0x555db76e6f30 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db76ce4f0;
 .timescale 0 0;
P_0x555db7705cc0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db76dac10 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db76e6f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ddc730 .functor OR 1, L_0x555db7ddc3e0, L_0x555db7ddc6c0, C4<0>, C4<0>;
v0x555db7113ab0_0 .net "S", 0 0, L_0x555db7ddc5c0;  alias, 1 drivers
v0x555db71136b0_0 .net "a", 0 0, L_0x555db7ddd350;  alias, 1 drivers
v0x555db7112ff0_0 .net "b", 0 0, L_0x555db7ddc8d0;  alias, 1 drivers
v0x555db7110ee0_0 .net "cin", 0 0, L_0x555db7ddc7a0;  1 drivers
v0x555db7110560_0 .net "cout", 0 0, L_0x555db7ddc730;  1 drivers
v0x555db710f670_0 .net "cout1", 0 0, L_0x555db7ddc3e0;  1 drivers
v0x555db710f710_0 .net "cout2", 0 0, L_0x555db7ddc6c0;  1 drivers
v0x555db710f2c0_0 .net "s1", 0 0, L_0x555db7ddc370;  1 drivers
S_0x555db76d4ed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76dac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddc370 .functor XOR 1, L_0x555db7ddd350, L_0x555db7ddc8d0, C4<0>, C4<0>;
L_0x555db7ddc3e0 .functor AND 1, L_0x555db7ddd350, L_0x555db7ddc8d0, C4<1>, C4<1>;
v0x555db7118dd0_0 .net "S", 0 0, L_0x555db7ddc370;  alias, 1 drivers
v0x555db7116c20_0 .net "a", 0 0, L_0x555db7ddd350;  alias, 1 drivers
v0x555db7116cc0_0 .net "b", 0 0, L_0x555db7ddc8d0;  alias, 1 drivers
v0x555db71162a0_0 .net "cout", 0 0, L_0x555db7ddc3e0;  alias, 1 drivers
S_0x555db76c61b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76dac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddc5c0 .functor XOR 1, L_0x555db7ddc7a0, L_0x555db7ddc370, C4<0>, C4<0>;
L_0x555db7ddc6c0 .functor AND 1, L_0x555db7ddc7a0, L_0x555db7ddc370, C4<1>, C4<1>;
v0x555db71153b0_0 .net "S", 0 0, L_0x555db7ddc5c0;  alias, 1 drivers
v0x555db7115450_0 .net "a", 0 0, L_0x555db7ddc7a0;  alias, 1 drivers
v0x555db7115000_0 .net "b", 0 0, L_0x555db7ddc370;  alias, 1 drivers
v0x555db7114430_0 .net "cout", 0 0, L_0x555db7ddc6c0;  alias, 1 drivers
S_0x555db76beb60 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db76ce4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db71130f0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ddcc50 .functor NOT 1, L_0x555db7ddc5c0, C4<0>, C4<0>, C4<0>;
v0x555db70fd450_0 .net "cout", 0 0, L_0x555db7ddd1a0;  1 drivers
v0x555db70fd510_0 .net "i", 0 0, L_0x555db7ddc5c0;  alias, 1 drivers
v0x555db70fa1a0_0 .net "o", 0 0, L_0x555db7ddcec0;  alias, 1 drivers
v0x555db70fa240_0 .net "temp2", 0 0, L_0x555db7ddcc50;  1 drivers
S_0x555db76b5e90 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db76beb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db76d5790 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bcd70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ddd130 .functor BUFZ 1, L_0x7f49c55bcd70, C4<0>, C4<0>, C4<0>;
L_0x555db7ddd1a0 .functor BUFZ 1, L_0x555db7ddd0c0, C4<0>, C4<0>, C4<0>;
v0x555db70fed10_0 .net "S", 0 0, L_0x555db7ddcec0;  alias, 1 drivers
v0x555db70fe870_0 .net "a", 0 0, L_0x555db7ddcc50;  alias, 1 drivers
L_0x7f49c55bcd28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db70f64d0_0 .net "b", 0 0, L_0x7f49c55bcd28;  1 drivers
v0x555db70f6570 .array "carry", 0 1;
v0x555db70f6570_0 .net v0x555db70f6570 0, 0 0, L_0x555db7ddd130; 1 drivers
v0x555db70f6570_1 .net v0x555db70f6570 1, 0 0, L_0x555db7ddd0c0; 1 drivers
v0x555db70f5100_0 .net "cin", 0 0, L_0x7f49c55bcd70;  1 drivers
v0x555db70f9e10_0 .net "cout", 0 0, L_0x555db7ddd1a0;  alias, 1 drivers
S_0x555db7692a50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76b5e90;
 .timescale 0 0;
P_0x555db76e96c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76ab490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7692a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ddd0c0 .functor OR 1, L_0x555db7ddcdc0, L_0x555db7ddcfc0, C4<0>, C4<0>;
v0x555db71017f0_0 .net "S", 0 0, L_0x555db7ddcec0;  alias, 1 drivers
v0x555db71042d0_0 .net "a", 0 0, L_0x555db7ddcc50;  alias, 1 drivers
v0x555db7102bb0_0 .net "b", 0 0, L_0x7f49c55bcd28;  alias, 1 drivers
v0x555db7102230_0 .net "cin", 0 0, L_0x555db7ddd130;  alias, 1 drivers
v0x555db7101d90_0 .net "cout", 0 0, L_0x555db7ddd0c0;  alias, 1 drivers
v0x555db7100350_0 .net "cout1", 0 0, L_0x555db7ddcdc0;  1 drivers
v0x555db71003f0_0 .net "cout2", 0 0, L_0x555db7ddcfc0;  1 drivers
v0x555db70ff690_0 .net "s1", 0 0, L_0x555db7ddcd50;  1 drivers
S_0x555db769f170 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76ab490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddcd50 .functor XOR 1, L_0x555db7ddcc50, L_0x7f49c55bcd28, C4<0>, C4<0>;
L_0x555db7ddcdc0 .functor AND 1, L_0x555db7ddcc50, L_0x7f49c55bcd28, C4<1>, C4<1>;
v0x555db710e6f0_0 .net "S", 0 0, L_0x555db7ddcd50;  alias, 1 drivers
v0x555db710e790_0 .net "a", 0 0, L_0x555db7ddcc50;  alias, 1 drivers
v0x555db710dd70_0 .net "b", 0 0, L_0x7f49c55bcd28;  alias, 1 drivers
v0x555db710d8d0_0 .net "cout", 0 0, L_0x555db7ddcdc0;  alias, 1 drivers
S_0x555db7699430 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76ab490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddcec0 .functor XOR 1, L_0x555db7ddd130, L_0x555db7ddcd50, C4<0>, C4<0>;
L_0x555db7ddcfc0 .functor AND 1, L_0x555db7ddd130, L_0x555db7ddcd50, C4<1>, C4<1>;
v0x555db7106600_0 .net "S", 0 0, L_0x555db7ddcec0;  alias, 1 drivers
v0x555db71066a0_0 .net "a", 0 0, L_0x555db7ddd130;  alias, 1 drivers
v0x555db7101460_0 .net "b", 0 0, L_0x555db7ddcd50;  alias, 1 drivers
v0x555db7104aa0_0 .net "cout", 0 0, L_0x555db7ddcfc0;  alias, 1 drivers
S_0x555db768a710 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ddd580 .functor AND 1, L_0x555db7ddc0f0, L_0x555db7ddd2b0, C4<1>, C4<1>;
v0x555db70c2480_0 .net "X", 0 0, L_0x555db7ddc0f0;  alias, 1 drivers
v0x555db70c2520_0 .net "Y", 0 0, L_0x555db7ddd2b0;  alias, 1 drivers
v0x555db70bb520_0 .net "Z", 1 0, L_0x555db7ddd710;  alias, 1 drivers
L_0x7f49c55bce00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db70bb5c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bce00;  1 drivers
v0x555db70bb140_0 .net "z", 0 0, L_0x555db7ddd580;  1 drivers
L_0x555db7ddd710 .concat [ 1 1 0 0], L_0x555db7ddd580, L_0x7f49c55bce00;
S_0x555db76830c0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db76dfbb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bced8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ddf850 .functor BUFZ 1, L_0x7f49c55bced8, C4<0>, C4<0>, C4<0>;
L_0x555db7ddf8c0 .functor BUFZ 1, L_0x555db7ddf4e0, C4<0>, C4<0>, C4<0>;
v0x555db70cb8f0_0 .net "S", 1 0, L_0x555db7ddf7b0;  alias, 1 drivers
v0x555db70cb450_0 .net "a", 1 0, L_0x555db7ddaee0;  alias, 1 drivers
v0x555db70e9560_0 .net "b", 1 0, L_0x555db7ddaa80;  alias, 1 drivers
v0x555db70e74b0 .array "carry", 0 2;
v0x555db70e74b0_0 .net v0x555db70e74b0 0, 0 0, L_0x555db7ddf850; 1 drivers
v0x555db70e74b0_1 .net v0x555db70e74b0 1, 0 0, L_0x555db7ddee10; 1 drivers
v0x555db70e74b0_2 .net v0x555db70e74b0 2, 0 0, L_0x555db7ddf4e0; 1 drivers
v0x555db70e6b30_0 .net "cin", 0 0, L_0x7f49c55bced8;  1 drivers
v0x555db70e4d80_0 .net "cout", 0 0, L_0x555db7ddf8c0;  alias, 1 drivers
L_0x555db7ddef10 .part L_0x555db7ddaee0, 0, 1;
L_0x555db7ddf0d0 .part L_0x555db7ddaa80, 0, 1;
L_0x555db7ddf550 .part L_0x555db7ddaee0, 1, 1;
L_0x555db7ddf680 .part L_0x555db7ddaa80, 1, 1;
L_0x555db7ddf7b0 .concat8 [ 1 1 0 0], L_0x555db7ddebc0, L_0x555db7ddf370;
S_0x555db76fdda0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76830c0;
 .timescale 0 0;
P_0x555db76d7440 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76794a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76fdda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ddee10 .functor OR 1, L_0x555db7ddeb00, L_0x555db7dded10, C4<0>, C4<0>;
v0x555db70f3f60_0 .net "S", 0 0, L_0x555db7ddebc0;  1 drivers
v0x555db70f1eb0_0 .net "a", 0 0, L_0x555db7ddef10;  1 drivers
v0x555db70f1530_0 .net "b", 0 0, L_0x555db7ddf0d0;  1 drivers
v0x555db70ef780_0 .net "cin", 0 0, L_0x555db7ddf850;  alias, 1 drivers
v0x555db70eee00_0 .net "cout", 0 0, L_0x555db7ddee10;  alias, 1 drivers
v0x555db70ed050_0 .net "cout1", 0 0, L_0x555db7ddeb00;  1 drivers
v0x555db70ed0f0_0 .net "cout2", 0 0, L_0x555db7dded10;  1 drivers
v0x555db70ec6d0_0 .net "s1", 0 0, L_0x555db7ddea40;  1 drivers
S_0x555db764c480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76794a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddea40 .functor XOR 1, L_0x555db7ddef10, L_0x555db7ddf0d0, C4<0>, C4<0>;
L_0x555db7ddeb00 .functor AND 1, L_0x555db7ddef10, L_0x555db7ddf0d0, C4<1>, C4<1>;
v0x555db70e98c0_0 .net "S", 0 0, L_0x555db7ddea40;  alias, 1 drivers
v0x555db70e9960_0 .net "a", 0 0, L_0x555db7ddef10;  alias, 1 drivers
v0x555db70deaa0_0 .net "b", 0 0, L_0x555db7ddf0d0;  alias, 1 drivers
v0x555db70dd860_0 .net "cout", 0 0, L_0x555db7ddeb00;  alias, 1 drivers
S_0x555db7608510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76794a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddebc0 .functor XOR 1, L_0x555db7ddf850, L_0x555db7ddea40, C4<0>, C4<0>;
L_0x555db7dded10 .functor AND 1, L_0x555db7ddf850, L_0x555db7ddea40, C4<1>, C4<1>;
v0x555db70d78b0_0 .net "S", 0 0, L_0x555db7ddebc0;  alias, 1 drivers
v0x555db70d7950_0 .net "a", 0 0, L_0x555db7ddf850;  alias, 1 drivers
v0x555db70c9ad0_0 .net "b", 0 0, L_0x555db7ddea40;  alias, 1 drivers
v0x555db70b9cf0_0 .net "cout", 0 0, L_0x555db7dded10;  alias, 1 drivers
S_0x555db7638100 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db76830c0;
 .timescale 0 0;
P_0x555db70f1630 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7622060 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7638100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ddf4e0 .functor OR 1, L_0x555db7ddf300, L_0x555db7ddf470, C4<0>, C4<0>;
v0x555db70d0b70_0 .net "S", 0 0, L_0x555db7ddf370;  1 drivers
v0x555db70d0c30_0 .net "a", 0 0, L_0x555db7ddf550;  1 drivers
v0x555db70cea60_0 .net "b", 0 0, L_0x555db7ddf680;  1 drivers
v0x555db70ce0e0_0 .net "cin", 0 0, L_0x555db7ddee10;  alias, 1 drivers
v0x555db70cd1f0_0 .net "cout", 0 0, L_0x555db7ddf4e0;  alias, 1 drivers
v0x555db70cce40_0 .net "cout1", 0 0, L_0x555db7ddf300;  1 drivers
v0x555db70ccee0_0 .net "cout2", 0 0, L_0x555db7ddf470;  1 drivers
v0x555db70cc270_0 .net "s1", 0 0, L_0x555db7ddf290;  1 drivers
S_0x555db7613b30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7622060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddf290 .functor XOR 1, L_0x555db7ddf550, L_0x555db7ddf680, C4<0>, C4<0>;
L_0x555db7ddf300 .functor AND 1, L_0x555db7ddf550, L_0x555db7ddf680, C4<1>, C4<1>;
v0x555db70eb7e0_0 .net "S", 0 0, L_0x555db7ddf290;  alias, 1 drivers
v0x555db70eb880_0 .net "a", 0 0, L_0x555db7ddf550;  alias, 1 drivers
v0x555db70eb430_0 .net "b", 0 0, L_0x555db7ddf680;  alias, 1 drivers
v0x555db70ea860_0 .net "cout", 0 0, L_0x555db7ddf300;  alias, 1 drivers
S_0x555db75fab30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7622060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddf370 .functor XOR 1, L_0x555db7ddee10, L_0x555db7ddf290, C4<0>, C4<0>;
L_0x555db7ddf470 .functor AND 1, L_0x555db7ddee10, L_0x555db7ddf290, C4<1>, C4<1>;
v0x555db70ea020_0 .net "S", 0 0, L_0x555db7ddf370;  alias, 1 drivers
v0x555db70ea0c0_0 .net "a", 0 0, L_0x555db7ddee10;  alias, 1 drivers
v0x555db70e9c20_0 .net "b", 0 0, L_0x555db7ddf290;  alias, 1 drivers
v0x555db70d12a0_0 .net "cout", 0 0, L_0x555db7ddf470;  alias, 1 drivers
S_0x555db75d76f0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db70ceb60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7de0790 .functor BUFZ 1, L_0x555db7ddf8c0, C4<0>, C4<0>, C4<0>;
L_0x555db7de08d0 .functor BUFZ 1, L_0x555db7de0350, C4<0>, C4<0>, C4<0>;
v0x555db70c59c0_0 .net "S", 1 0, L_0x555db7de06f0;  alias, 1 drivers
v0x555db70c9000_0 .net "a", 1 0, L_0x555db7ddf7b0;  alias, 1 drivers
v0x555db70c5d50_0 .net "b", 1 0, L_0x555db7dde870;  alias, 1 drivers
v0x555db70c8830 .array "carry", 0 2;
v0x555db70c8830_0 .net v0x555db70c8830 0, 0 0, L_0x555db7de0790; 1 drivers
v0x555db70c8830_1 .net v0x555db70c8830 1, 0 0, L_0x555db7ddfcb0; 1 drivers
v0x555db70c8830_2 .net v0x555db70c8830 2, 0 0, L_0x555db7de0350; 1 drivers
v0x555db70c7110_0 .net "cin", 0 0, L_0x555db7ddf8c0;  alias, 1 drivers
v0x555db70c71b0_0 .net "cout", 0 0, L_0x555db7de08d0;  alias, 1 drivers
L_0x555db7ddfdb0 .part L_0x555db7ddf7b0, 0, 1;
L_0x555db7ddff70 .part L_0x555db7dde870, 0, 1;
L_0x555db7de0400 .part L_0x555db7ddf7b0, 1, 1;
L_0x555db7de0530 .part L_0x555db7dde870, 1, 1;
L_0x555db7de06f0 .concat8 [ 1 1 0 0], L_0x555db7ddfa60, L_0x555db7de0180;
S_0x555db75f0130 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75d76f0;
 .timescale 0 0;
P_0x555db768d890 .param/l "i" 0 3 28, +C4<00>;
S_0x555db75e3e10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75f0130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ddfcb0 .functor OR 1, L_0x555db7ddf9a0, L_0x555db7ddfbb0, C4<0>, C4<0>;
v0x555db70df4e0_0 .net "S", 0 0, L_0x555db7ddfa60;  1 drivers
v0x555db70df040_0 .net "a", 0 0, L_0x555db7ddfdb0;  1 drivers
v0x555db70dd290_0 .net "b", 0 0, L_0x555db7ddff70;  1 drivers
v0x555db70db180_0 .net "cin", 0 0, L_0x555db7de0790;  alias, 1 drivers
v0x555db70da800_0 .net "cout", 0 0, L_0x555db7ddfcb0;  alias, 1 drivers
v0x555db70da8a0_0 .net "cout1", 0 0, L_0x555db7ddf9a0;  1 drivers
v0x555db70d9910_0 .net "cout2", 0 0, L_0x555db7ddfbb0;  1 drivers
v0x555db70d9560_0 .net "s1", 0 0, L_0x555db7ddf930;  1 drivers
S_0x555db75de0d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75e3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddf930 .functor XOR 1, L_0x555db7ddfdb0, L_0x555db7ddff70, C4<0>, C4<0>;
L_0x555db7ddf9a0 .functor AND 1, L_0x555db7ddfdb0, L_0x555db7ddff70, C4<1>, C4<1>;
v0x555db70e4400_0 .net "S", 0 0, L_0x555db7ddf930;  alias, 1 drivers
v0x555db70e44a0_0 .net "a", 0 0, L_0x555db7ddfdb0;  alias, 1 drivers
v0x555db70e2650_0 .net "b", 0 0, L_0x555db7ddff70;  alias, 1 drivers
v0x555db70e1cd0_0 .net "cout", 0 0, L_0x555db7ddf9a0;  alias, 1 drivers
S_0x555db75cf3b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75e3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddfa60 .functor XOR 1, L_0x555db7de0790, L_0x555db7ddf930, C4<0>, C4<0>;
L_0x555db7ddfbb0 .functor AND 1, L_0x555db7de0790, L_0x555db7ddf930, C4<1>, C4<1>;
v0x555db70e0de0_0 .net "S", 0 0, L_0x555db7ddfa60;  alias, 1 drivers
v0x555db70e0ea0_0 .net "a", 0 0, L_0x555db7de0790;  alias, 1 drivers
v0x555db70e0a30_0 .net "b", 0 0, L_0x555db7ddf930;  alias, 1 drivers
v0x555db70dfe60_0 .net "cout", 0 0, L_0x555db7ddfbb0;  alias, 1 drivers
S_0x555db75c7d60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db75d76f0;
 .timescale 0 0;
P_0x555db70dd390 .param/l "i" 0 3 28, +C4<01>;
S_0x555db75be010 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75c7d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de0350 .functor OR 1, L_0x555db7de0110, L_0x555db7de02c0, C4<0>, C4<0>;
v0x555db70d3bd0_0 .net "S", 0 0, L_0x555db7de0180;  1 drivers
v0x555db70d3c90_0 .net "a", 0 0, L_0x555db7de0400;  1 drivers
v0x555db70d3820_0 .net "b", 0 0, L_0x555db7de0530;  1 drivers
v0x555db70d2c50_0 .net "cin", 0 0, L_0x555db7ddfcb0;  alias, 1 drivers
v0x555db70d22d0_0 .net "cout", 0 0, L_0x555db7de0350;  alias, 1 drivers
v0x555db70d1e30_0 .net "cout1", 0 0, L_0x555db7de0110;  1 drivers
v0x555db70d1ed0_0 .net "cout2", 0 0, L_0x555db7de02c0;  1 drivers
v0x555db70cab60_0 .net "s1", 0 0, L_0x555db7de00a0;  1 drivers
S_0x555db75a4650 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de00a0 .functor XOR 1, L_0x555db7de0400, L_0x555db7de0530, C4<0>, C4<0>;
L_0x555db7de0110 .functor AND 1, L_0x555db7de0400, L_0x555db7de0530, C4<1>, C4<1>;
v0x555db70d8990_0 .net "S", 0 0, L_0x555db7de00a0;  alias, 1 drivers
v0x555db70d8a30_0 .net "a", 0 0, L_0x555db7de0400;  alias, 1 drivers
v0x555db70d8010_0 .net "b", 0 0, L_0x555db7de0530;  alias, 1 drivers
v0x555db70d7c10_0 .net "cout", 0 0, L_0x555db7de0110;  alias, 1 drivers
S_0x555db7581210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75be010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de0180 .functor XOR 1, L_0x555db7ddfcb0, L_0x555db7de00a0, C4<0>, C4<0>;
L_0x555db7de02c0 .functor AND 1, L_0x555db7ddfcb0, L_0x555db7de00a0, C4<1>, C4<1>;
v0x555db70d7550_0 .net "S", 0 0, L_0x555db7de0180;  alias, 1 drivers
v0x555db70d75f0_0 .net "a", 0 0, L_0x555db7ddfcb0;  alias, 1 drivers
v0x555db70d5440_0 .net "b", 0 0, L_0x555db7de00a0;  alias, 1 drivers
v0x555db70d4ac0_0 .net "cout", 0 0, L_0x555db7de02c0;  alias, 1 drivers
S_0x555db7599c50 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db70d3920 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bd040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7de2b10 .functor BUFZ 1, L_0x7f49c55bd040, C4<0>, C4<0>, C4<0>;
L_0x555db7de2ba0 .functor BUFZ 1, L_0x555db7de26c0, C4<0>, C4<0>, C4<0>;
v0x555db70b1550_0 .net "S", 3 0, L_0x555db7de2a70;  alias, 1 drivers
v0x555db70b0bd0_0 .net "a", 3 0, L_0x555db7de0960;  alias, 1 drivers
v0x555db70aee20_0 .net "b", 3 0, L_0x555db7de0a00;  alias, 1 drivers
v0x555db70ae4a0 .array "carry", 0 4;
v0x555db70ae4a0_0 .net v0x555db70ae4a0 0, 0 0, L_0x555db7de2b10; 1 drivers
v0x555db70ae4a0_1 .net v0x555db70ae4a0 1, 0 0, L_0x555db7de1190; 1 drivers
v0x555db70ae4a0_2 .net v0x555db70ae4a0 2, 0 0, L_0x555db7de1860; 1 drivers
v0x555db70ae4a0_3 .net v0x555db70ae4a0 3, 0 0, L_0x555db7de2010; 1 drivers
v0x555db70ae4a0_4 .net v0x555db70ae4a0 4, 0 0, L_0x555db7de26c0; 1 drivers
v0x555db70ac6f0_0 .net "cin", 0 0, L_0x7f49c55bd040;  1 drivers
v0x555db70abd70_0 .net "cout", 0 0, L_0x555db7de2ba0;  alias, 1 drivers
L_0x555db7de12d0 .part L_0x555db7de0960, 0, 1;
L_0x555db7de1420 .part L_0x555db7de0a00, 0, 1;
L_0x555db7de19a0 .part L_0x555db7de0960, 1, 1;
L_0x555db7de1b60 .part L_0x555db7de0a00, 1, 1;
L_0x555db7de2150 .part L_0x555db7de0960, 2, 1;
L_0x555db7de2280 .part L_0x555db7de0a00, 2, 1;
L_0x555db7de27c0 .part L_0x555db7de0960, 3, 1;
L_0x555db7de28f0 .part L_0x555db7de0a00, 3, 1;
L_0x555db7de2a70 .concat8 [ 1 1 1 1], L_0x555db7de0ee0, L_0x555db7de1690, L_0x555db7de1e40, L_0x555db7de24f0;
S_0x555db758d930 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7599c50;
 .timescale 0 0;
P_0x555db7694270 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7587bf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db758d930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de1190 .functor OR 1, L_0x555db7de0e00, L_0x555db7de1070, C4<0>, C4<0>;
v0x555db70baa30_0 .net "S", 0 0, L_0x555db7de0ee0;  1 drivers
v0x555db70baaf0_0 .net "a", 0 0, L_0x555db7de12d0;  1 drivers
v0x555db70b97a0_0 .net "b", 0 0, L_0x555db7de1420;  1 drivers
v0x555db70b90a0_0 .net "cin", 0 0, L_0x555db7de2b10;  alias, 1 drivers
v0x555db70be370_0 .net "cout", 0 0, L_0x555db7de1190;  alias, 1 drivers
v0x555db70c19b0_0 .net "cout1", 0 0, L_0x555db7de0e00;  1 drivers
v0x555db70c1a50_0 .net "cout2", 0 0, L_0x555db7de1070;  1 drivers
v0x555db70be700_0 .net "s1", 0 0, L_0x555db7de0cf0;  1 drivers
S_0x555db7578ed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7587bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de0cf0 .functor XOR 1, L_0x555db7de12d0, L_0x555db7de1420, C4<0>, C4<0>;
L_0x555db7de0e00 .functor AND 1, L_0x555db7de12d0, L_0x555db7de1420, C4<1>, C4<1>;
v0x555db70c6790_0 .net "S", 0 0, L_0x555db7de0cf0;  alias, 1 drivers
v0x555db70c6830_0 .net "a", 0 0, L_0x555db7de12d0;  alias, 1 drivers
v0x555db70c62f0_0 .net "b", 0 0, L_0x555db7de1420;  alias, 1 drivers
v0x555db70c48b0_0 .net "cout", 0 0, L_0x555db7de0e00;  alias, 1 drivers
S_0x555db7571880 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7587bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de0ee0 .functor XOR 1, L_0x555db7de2b10, L_0x555db7de0cf0, C4<0>, C4<0>;
L_0x555db7de1070 .functor AND 1, L_0x555db7de2b10, L_0x555db7de0cf0, C4<1>, C4<1>;
v0x555db70c3bf0_0 .net "S", 0 0, L_0x555db7de0ee0;  alias, 1 drivers
v0x555db70c3c90_0 .net "a", 0 0, L_0x555db7de2b10;  alias, 1 drivers
v0x555db70c3270_0 .net "b", 0 0, L_0x555db7de0cf0;  alias, 1 drivers
v0x555db70c2dd0_0 .net "cout", 0 0, L_0x555db7de1070;  alias, 1 drivers
S_0x555db7568bb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7599c50;
 .timescale 0 0;
P_0x555db70b98a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7545770 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7568bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de1860 .functor OR 1, L_0x555db7de1600, L_0x555db7de17d0, C4<0>, C4<0>;
v0x555db70bbc20_0 .net "S", 0 0, L_0x555db7de1690;  1 drivers
v0x555db70bbce0_0 .net "a", 0 0, L_0x555db7de19a0;  1 drivers
v0x555db7135fa0_0 .net "b", 0 0, L_0x555db7de1b60;  1 drivers
v0x555db713c5f0_0 .net "cin", 0 0, L_0x555db7de1190;  alias, 1 drivers
v0x555db7136330_0 .net "cout", 0 0, L_0x555db7de1860;  alias, 1 drivers
v0x555db713bec0_0 .net "cout1", 0 0, L_0x555db7de1600;  1 drivers
v0x555db713bf60_0 .net "cout2", 0 0, L_0x555db7de17d0;  1 drivers
v0x555db7139e40_0 .net "s1", 0 0, L_0x555db7de1550;  1 drivers
S_0x555db755e1b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7545770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de1550 .functor XOR 1, L_0x555db7de19a0, L_0x555db7de1b60, C4<0>, C4<0>;
L_0x555db7de1600 .functor AND 1, L_0x555db7de19a0, L_0x555db7de1b60, C4<1>, C4<1>;
v0x555db70c11e0_0 .net "S", 0 0, L_0x555db7de1550;  alias, 1 drivers
v0x555db70c1280_0 .net "a", 0 0, L_0x555db7de19a0;  alias, 1 drivers
v0x555db70bfac0_0 .net "b", 0 0, L_0x555db7de1b60;  alias, 1 drivers
v0x555db70bf140_0 .net "cout", 0 0, L_0x555db7de1600;  alias, 1 drivers
S_0x555db7551e90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7545770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de1690 .functor XOR 1, L_0x555db7de1190, L_0x555db7de1550, C4<0>, C4<0>;
L_0x555db7de17d0 .functor AND 1, L_0x555db7de1190, L_0x555db7de1550, C4<1>, C4<1>;
v0x555db70beca0_0 .net "S", 0 0, L_0x555db7de1690;  alias, 1 drivers
v0x555db70bed40_0 .net "a", 0 0, L_0x555db7de1190;  alias, 1 drivers
v0x555db70bd260_0 .net "b", 0 0, L_0x555db7de1550;  alias, 1 drivers
v0x555db70bc5a0_0 .net "cout", 0 0, L_0x555db7de17d0;  alias, 1 drivers
S_0x555db754c150 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7599c50;
 .timescale 0 0;
P_0x555db71360a0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db753d430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db754c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de2010 .functor OR 1, L_0x555db7de1db0, L_0x555db7de1f80, C4<0>, C4<0>;
v0x555db7133b00_0 .net "S", 0 0, L_0x555db7de1e40;  1 drivers
v0x555db7133bc0_0 .net "a", 0 0, L_0x555db7de2150;  1 drivers
v0x555db7133180_0 .net "b", 0 0, L_0x555db7de2280;  1 drivers
v0x555db7132a30_0 .net "cin", 0 0, L_0x555db7de1860;  alias, 1 drivers
v0x555db7132140_0 .net "cout", 0 0, L_0x555db7de2010;  alias, 1 drivers
v0x555db7131d90_0 .net "cout1", 0 0, L_0x555db7de1db0;  1 drivers
v0x555db7131e30_0 .net "cout2", 0 0, L_0x555db7de1f80;  1 drivers
v0x555db71311c0_0 .net "s1", 0 0, L_0x555db7de1d20;  1 drivers
S_0x555db7535de0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db753d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de1d20 .functor XOR 1, L_0x555db7de2150, L_0x555db7de2280, C4<0>, C4<0>;
L_0x555db7de1db0 .functor AND 1, L_0x555db7de2150, L_0x555db7de2280, C4<1>, C4<1>;
v0x555db71394c0_0 .net "S", 0 0, L_0x555db7de1d20;  alias, 1 drivers
v0x555db7139560_0 .net "a", 0 0, L_0x555db7de2150;  alias, 1 drivers
v0x555db71385d0_0 .net "b", 0 0, L_0x555db7de2280;  alias, 1 drivers
v0x555db7138220_0 .net "cout", 0 0, L_0x555db7de1db0;  alias, 1 drivers
S_0x555db75b0ac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db753d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de1e40 .functor XOR 1, L_0x555db7de1860, L_0x555db7de1d20, C4<0>, C4<0>;
L_0x555db7de1f80 .functor AND 1, L_0x555db7de1860, L_0x555db7de1d20, C4<1>, C4<1>;
v0x555db7137650_0 .net "S", 0 0, L_0x555db7de1e40;  alias, 1 drivers
v0x555db71376f0_0 .net "a", 0 0, L_0x555db7de1860;  alias, 1 drivers
v0x555db7136cd0_0 .net "b", 0 0, L_0x555db7de1d20;  alias, 1 drivers
v0x555db7136830_0 .net "cout", 0 0, L_0x555db7de1f80;  alias, 1 drivers
S_0x555db752d0e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7599c50;
 .timescale 0 0;
P_0x555db7133280 .param/l "i" 0 3 28, +C4<011>;
S_0x555db74e9170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db752d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de26c0 .functor OR 1, L_0x555db7de2460, L_0x555db7de2630, C4<0>, C4<0>;
v0x555db6fd54b0_0 .net "S", 0 0, L_0x555db7de24f0;  1 drivers
v0x555db6fd5210_0 .net "a", 0 0, L_0x555db7de27c0;  1 drivers
v0x555db70b83f0_0 .net "b", 0 0, L_0x555db7de28f0;  1 drivers
v0x555db70b63b0_0 .net "cin", 0 0, L_0x555db7de2010;  alias, 1 drivers
v0x555db70b5a30_0 .net "cout", 0 0, L_0x555db7de26c0;  alias, 1 drivers
v0x555db70b3c80_0 .net "cout1", 0 0, L_0x555db7de2460;  1 drivers
v0x555db70b3d20_0 .net "cout2", 0 0, L_0x555db7de2630;  1 drivers
v0x555db70b3300_0 .net "s1", 0 0, L_0x555db7de23b0;  1 drivers
S_0x555db7518d60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74e9170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de23b0 .functor XOR 1, L_0x555db7de27c0, L_0x555db7de28f0, C4<0>, C4<0>;
L_0x555db7de2460 .functor AND 1, L_0x555db7de27c0, L_0x555db7de28f0, C4<1>, C4<1>;
v0x555db71308e0_0 .net "S", 0 0, L_0x555db7de23b0;  alias, 1 drivers
v0x555db7130980_0 .net "a", 0 0, L_0x555db7de27c0;  alias, 1 drivers
v0x555db7010f20_0 .net "b", 0 0, L_0x555db7de28f0;  alias, 1 drivers
v0x555db70b8700_0 .net "cout", 0 0, L_0x555db7de2460;  alias, 1 drivers
S_0x555db7502cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74e9170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de24f0 .functor XOR 1, L_0x555db7de2010, L_0x555db7de23b0, C4<0>, C4<0>;
L_0x555db7de2630 .functor AND 1, L_0x555db7de2010, L_0x555db7de23b0, C4<1>, C4<1>;
v0x555db70a4380_0 .net "S", 0 0, L_0x555db7de24f0;  alias, 1 drivers
v0x555db70a4420_0 .net "a", 0 0, L_0x555db7de2010;  alias, 1 drivers
v0x555db708f960_0 .net "b", 0 0, L_0x555db7de23b0;  alias, 1 drivers
v0x555db708e890_0 .net "cout", 0 0, L_0x555db7de2630;  alias, 1 drivers
S_0x555db74f4790 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db76c9330 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7ddd800 .functor NOT 2, L_0x555db7ddd710, C4<00>, C4<00>, C4<00>;
v0x555db709ef80_0 .net "cout", 0 0, L_0x555db7dde790;  1 drivers
v0x555db709d1d0_0 .net "i", 1 0, L_0x555db7ddd710;  alias, 1 drivers
v0x555db709c850_0 .net "o", 1 0, L_0x555db7dde680;  alias, 1 drivers
v0x555db709aaa0_0 .net "temp2", 1 0, L_0x555db7ddd800;  1 drivers
S_0x555db74db790 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db74f4790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7643320 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bce90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dde720 .functor BUFZ 1, L_0x7f49c55bce90, C4<0>, C4<0>, C4<0>;
L_0x555db7dde790 .functor BUFZ 1, L_0x555db7dde2d0, C4<0>, C4<0>, C4<0>;
v0x555db70679f0_0 .net "S", 1 0, L_0x555db7dde680;  alias, 1 drivers
v0x555db70a4070_0 .net "a", 1 0, L_0x555db7ddd800;  alias, 1 drivers
L_0x7f49c55bce48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db70a2030_0 .net "b", 1 0, L_0x7f49c55bce48;  1 drivers
v0x555db70a16b0 .array "carry", 0 2;
v0x555db70a16b0_0 .net v0x555db70a16b0 0, 0 0, L_0x555db7dde720; 1 drivers
v0x555db70a16b0_1 .net v0x555db70a16b0 1, 0 0, L_0x555db7dddd20; 1 drivers
v0x555db70a16b0_2 .net v0x555db70a16b0 2, 0 0, L_0x555db7dde2d0; 1 drivers
v0x555db709f900_0 .net "cin", 0 0, L_0x7f49c55bce90;  1 drivers
v0x555db709f9a0_0 .net "cout", 0 0, L_0x555db7dde790;  alias, 1 drivers
L_0x555db7ddde20 .part L_0x555db7ddd800, 0, 1;
L_0x555db7dddf50 .part L_0x7f49c55bce48, 0, 1;
L_0x555db7dde390 .part L_0x555db7ddd800, 1, 1;
L_0x555db7dde550 .part L_0x7f49c55bce48, 1, 1;
L_0x555db7dde680 .concat8 [ 1 1 0 0], L_0x555db7dddad0, L_0x555db7dde160;
S_0x555db74b8350 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db74db790;
 .timescale 0 0;
P_0x555db763bd90 .param/l "i" 0 3 28, +C4<00>;
S_0x555db74d0d90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74b8350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dddd20 .functor OR 1, L_0x555db7ddda10, L_0x555db7dddc20, C4<0>, C4<0>;
v0x555db70a5280_0 .net "S", 0 0, L_0x555db7dddad0;  1 drivers
v0x555db70a5340_0 .net "a", 0 0, L_0x555db7ddde20;  1 drivers
v0x555db70a4a40_0 .net "b", 0 0, L_0x555db7dddf50;  1 drivers
v0x555db70a4640_0 .net "cin", 0 0, L_0x555db7dde720;  alias, 1 drivers
v0x555db7074c00_0 .net "cout", 0 0, L_0x555db7dddd20;  alias, 1 drivers
v0x555db70674f0_0 .net "cout1", 0 0, L_0x555db7ddda10;  1 drivers
v0x555db7067590_0 .net "cout2", 0 0, L_0x555db7dddc20;  1 drivers
v0x555db70744d0_0 .net "s1", 0 0, L_0x555db7ddd950;  1 drivers
S_0x555db74c4a70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74d0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ddd950 .functor XOR 1, L_0x555db7ddde20, L_0x555db7dddf50, C4<0>, C4<0>;
L_0x555db7ddda10 .functor AND 1, L_0x555db7ddde20, L_0x555db7dddf50, C4<1>, C4<1>;
v0x555db70a9fc0_0 .net "S", 0 0, L_0x555db7ddd950;  alias, 1 drivers
v0x555db70aa060_0 .net "a", 0 0, L_0x555db7ddde20;  alias, 1 drivers
v0x555db70a9640_0 .net "b", 0 0, L_0x555db7dddf50;  alias, 1 drivers
v0x555db70a7890_0 .net "cout", 0 0, L_0x555db7ddda10;  alias, 1 drivers
S_0x555db74bed30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74d0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dddad0 .functor XOR 1, L_0x555db7dde720, L_0x555db7ddd950, C4<0>, C4<0>;
L_0x555db7dddc20 .functor AND 1, L_0x555db7dde720, L_0x555db7ddd950, C4<1>, C4<1>;
v0x555db70a6f10_0 .net "S", 0 0, L_0x555db7dddad0;  alias, 1 drivers
v0x555db70a6fb0_0 .net "a", 0 0, L_0x555db7dde720;  alias, 1 drivers
v0x555db70a6020_0 .net "b", 0 0, L_0x555db7ddd950;  alias, 1 drivers
v0x555db70a5c70_0 .net "cout", 0 0, L_0x555db7dddc20;  alias, 1 drivers
S_0x555db74b0010 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db74db790;
 .timescale 0 0;
P_0x555db70a4b40 .param/l "i" 0 3 28, +C4<01>;
S_0x555db74a89c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74b0010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dde2d0 .functor OR 1, L_0x555db7dde0f0, L_0x555db7dde260, C4<0>, C4<0>;
v0x555db706aec0_0 .net "S", 0 0, L_0x555db7dde160;  1 drivers
v0x555db706af80_0 .net "a", 0 0, L_0x555db7dde390;  1 drivers
v0x555db706a540_0 .net "b", 0 0, L_0x555db7dde550;  1 drivers
v0x555db7069650_0 .net "cin", 0 0, L_0x555db7dddd20;  alias, 1 drivers
v0x555db70692a0_0 .net "cout", 0 0, L_0x555db7dde2d0;  alias, 1 drivers
v0x555db70686d0_0 .net "cout1", 0 0, L_0x555db7dde0f0;  1 drivers
v0x555db7068770_0 .net "cout2", 0 0, L_0x555db7dde260;  1 drivers
v0x555db7067df0_0 .net "s1", 0 0, L_0x555db7dde080;  1 drivers
S_0x555db749ec70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74a89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dde080 .functor XOR 1, L_0x555db7dde390, L_0x555db7dde550, C4<0>, C4<0>;
L_0x555db7dde0f0 .functor AND 1, L_0x555db7dde390, L_0x555db7dde550, C4<1>, C4<1>;
v0x555db7072450_0 .net "S", 0 0, L_0x555db7dde080;  alias, 1 drivers
v0x555db70724f0_0 .net "a", 0 0, L_0x555db7dde390;  alias, 1 drivers
v0x555db7071ad0_0 .net "b", 0 0, L_0x555db7dde550;  alias, 1 drivers
v0x555db706fd20_0 .net "cout", 0 0, L_0x555db7dde0f0;  alias, 1 drivers
S_0x555db74852b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74a89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dde160 .functor XOR 1, L_0x555db7dddd20, L_0x555db7dde080, C4<0>, C4<0>;
L_0x555db7dde260 .functor AND 1, L_0x555db7dddd20, L_0x555db7dde080, C4<1>, C4<1>;
v0x555db706f3a0_0 .net "S", 0 0, L_0x555db7dde160;  alias, 1 drivers
v0x555db706f440_0 .net "a", 0 0, L_0x555db7dddd20;  alias, 1 drivers
v0x555db706d5f0_0 .net "b", 0 0, L_0x555db7dde080;  alias, 1 drivers
v0x555db706cc70_0 .net "cout", 0 0, L_0x555db7dde260;  alias, 1 drivers
S_0x555db7461e70 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7799760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db706a640 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7de4a40 .functor BUFZ 1, L_0x555db7de2ba0, C4<0>, C4<0>, C4<0>;
L_0x555db7de4b80 .functor BUFZ 1, L_0x555db7de45f0, C4<0>, C4<0>, C4<0>;
v0x555db7064a90_0 .net "S", 3 0, L_0x555db7de49a0;  alias, 1 drivers
v0x555db7064110_0 .net "a", 3 0, L_0x555db7de2a70;  alias, 1 drivers
v0x555db7062360_0 .net "b", 3 0, L_0x555db7de0b40;  alias, 1 drivers
v0x555db70619e0 .array "carry", 0 4;
v0x555db70619e0_0 .net v0x555db70619e0 0, 0 0, L_0x555db7de4a40; 1 drivers
v0x555db70619e0_1 .net v0x555db70619e0 1, 0 0, L_0x555db7de30c0; 1 drivers
v0x555db70619e0_2 .net v0x555db70619e0 2, 0 0, L_0x555db7de3820; 1 drivers
v0x555db70619e0_3 .net v0x555db70619e0 3, 0 0, L_0x555db7de3f40; 1 drivers
v0x555db70619e0_4 .net v0x555db70619e0 4, 0 0, L_0x555db7de45f0; 1 drivers
v0x555db705fc30_0 .net "cin", 0 0, L_0x555db7de2ba0;  alias, 1 drivers
v0x555db705f2b0_0 .net "cout", 0 0, L_0x555db7de4b80;  alias, 1 drivers
L_0x555db7de3200 .part L_0x555db7de2a70, 0, 1;
L_0x555db7de33e0 .part L_0x555db7de0b40, 0, 1;
L_0x555db7de3960 .part L_0x555db7de2a70, 1, 1;
L_0x555db7de3a90 .part L_0x555db7de0b40, 1, 1;
L_0x555db7de4080 .part L_0x555db7de2a70, 2, 1;
L_0x555db7de41b0 .part L_0x555db7de0b40, 2, 1;
L_0x555db7de46f0 .part L_0x555db7de2a70, 3, 1;
L_0x555db7de4820 .part L_0x555db7de0b40, 3, 1;
L_0x555db7de49a0 .concat8 [ 1 1 1 1], L_0x555db7de2e10, L_0x555db7de3650, L_0x555db7de3d70, L_0x555db7de4420;
S_0x555db747a8b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7461e70;
 .timescale 0 0;
P_0x555db761b640 .param/l "i" 0 3 28, +C4<00>;
S_0x555db746e590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db747a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de30c0 .functor OR 1, L_0x555db7de2d30, L_0x555db7de2fa0, C4<0>, C4<0>;
v0x555db7092b90_0 .net "S", 0 0, L_0x555db7de2e10;  1 drivers
v0x555db7091ca0_0 .net "a", 0 0, L_0x555db7de3200;  1 drivers
v0x555db70918f0_0 .net "b", 0 0, L_0x555db7de33e0;  1 drivers
v0x555db7090d20_0 .net "cin", 0 0, L_0x555db7de4a40;  alias, 1 drivers
v0x555db70903a0_0 .net "cout", 0 0, L_0x555db7de30c0;  alias, 1 drivers
v0x555db7090440_0 .net "cout1", 0 0, L_0x555db7de2d30;  1 drivers
v0x555db708ff00_0 .net "cout2", 0 0, L_0x555db7de2fa0;  1 drivers
v0x555db708e3b0_0 .net "s1", 0 0, L_0x555db7de2c30;  1 drivers
S_0x555db7468850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db746e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de2c30 .functor XOR 1, L_0x555db7de3200, L_0x555db7de33e0, C4<0>, C4<0>;
L_0x555db7de2d30 .functor AND 1, L_0x555db7de3200, L_0x555db7de33e0, C4<1>, C4<1>;
v0x555db709a120_0 .net "S", 0 0, L_0x555db7de2c30;  alias, 1 drivers
v0x555db709a1c0_0 .net "a", 0 0, L_0x555db7de3200;  alias, 1 drivers
v0x555db7098370_0 .net "b", 0 0, L_0x555db7de33e0;  alias, 1 drivers
v0x555db70979f0_0 .net "cout", 0 0, L_0x555db7de2d30;  alias, 1 drivers
S_0x555db7459b30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db746e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de2e10 .functor XOR 1, L_0x555db7de4a40, L_0x555db7de2c30, C4<0>, C4<0>;
L_0x555db7de2fa0 .functor AND 1, L_0x555db7de4a40, L_0x555db7de2c30, C4<1>, C4<1>;
v0x555db7095c40_0 .net "S", 0 0, L_0x555db7de2e10;  alias, 1 drivers
v0x555db7095d00_0 .net "a", 0 0, L_0x555db7de4a40;  alias, 1 drivers
v0x555db70952c0_0 .net "b", 0 0, L_0x555db7de2c30;  alias, 1 drivers
v0x555db7093510_0 .net "cout", 0 0, L_0x555db7de2fa0;  alias, 1 drivers
S_0x555db74524e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7461e70;
 .timescale 0 0;
P_0x555db70919f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7449810 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74524e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de3820 .functor OR 1, L_0x555db7de35c0, L_0x555db7de3790, C4<0>, C4<0>;
v0x555db7087140_0 .net "S", 0 0, L_0x555db7de3650;  1 drivers
v0x555db7087200_0 .net "a", 0 0, L_0x555db7de3960;  1 drivers
v0x555db70867c0_0 .net "b", 0 0, L_0x555db7de3a90;  1 drivers
v0x555db7084a10_0 .net "cin", 0 0, L_0x555db7de30c0;  alias, 1 drivers
v0x555db7084090_0 .net "cout", 0 0, L_0x555db7de3820;  alias, 1 drivers
v0x555db70831a0_0 .net "cout1", 0 0, L_0x555db7de35c0;  1 drivers
v0x555db7083240_0 .net "cout2", 0 0, L_0x555db7de3790;  1 drivers
v0x555db7082df0_0 .net "s1", 0 0, L_0x555db7de3510;  1 drivers
S_0x555db74263d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7449810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de3510 .functor XOR 1, L_0x555db7de3960, L_0x555db7de3a90, C4<0>, C4<0>;
L_0x555db7de35c0 .functor AND 1, L_0x555db7de3960, L_0x555db7de3a90, C4<1>, C4<1>;
v0x555db707ff00_0 .net "S", 0 0, L_0x555db7de3510;  alias, 1 drivers
v0x555db707ffa0_0 .net "a", 0 0, L_0x555db7de3960;  alias, 1 drivers
v0x555db708e020_0 .net "b", 0 0, L_0x555db7de3a90;  alias, 1 drivers
v0x555db708bfa0_0 .net "cout", 0 0, L_0x555db7de35c0;  alias, 1 drivers
S_0x555db743ee10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7449810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de3650 .functor XOR 1, L_0x555db7de30c0, L_0x555db7de3510, C4<0>, C4<0>;
L_0x555db7de3790 .functor AND 1, L_0x555db7de30c0, L_0x555db7de3510, C4<1>, C4<1>;
v0x555db708b620_0 .net "S", 0 0, L_0x555db7de3650;  alias, 1 drivers
v0x555db708b6c0_0 .net "a", 0 0, L_0x555db7de30c0;  alias, 1 drivers
v0x555db7089870_0 .net "b", 0 0, L_0x555db7de3510;  alias, 1 drivers
v0x555db7088ef0_0 .net "cout", 0 0, L_0x555db7de3790;  alias, 1 drivers
S_0x555db7432af0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7461e70;
 .timescale 0 0;
P_0x555db70868c0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db742cdb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7432af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de3f40 .functor OR 1, L_0x555db7de3ce0, L_0x555db7de3eb0, C4<0>, C4<0>;
v0x555db707b360_0 .net "S", 0 0, L_0x555db7de3d70;  1 drivers
v0x555db707b420_0 .net "a", 0 0, L_0x555db7de4080;  1 drivers
v0x555db707a9e0_0 .net "b", 0 0, L_0x555db7de41b0;  1 drivers
v0x555db7078c30_0 .net "cin", 0 0, L_0x555db7de3820;  alias, 1 drivers
v0x555db70782b0_0 .net "cout", 0 0, L_0x555db7de3f40;  alias, 1 drivers
v0x555db70773c0_0 .net "cout1", 0 0, L_0x555db7de3ce0;  1 drivers
v0x555db7077460_0 .net "cout2", 0 0, L_0x555db7de3eb0;  1 drivers
v0x555db7077010_0 .net "s1", 0 0, L_0x555db7de3c50;  1 drivers
S_0x555db741e090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db742cdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de3c50 .functor XOR 1, L_0x555db7de4080, L_0x555db7de41b0, C4<0>, C4<0>;
L_0x555db7de3ce0 .functor AND 1, L_0x555db7de4080, L_0x555db7de41b0, C4<1>, C4<1>;
v0x555db7082220_0 .net "S", 0 0, L_0x555db7de3c50;  alias, 1 drivers
v0x555db70822c0_0 .net "a", 0 0, L_0x555db7de4080;  alias, 1 drivers
v0x555db70818a0_0 .net "b", 0 0, L_0x555db7de41b0;  alias, 1 drivers
v0x555db7081400_0 .net "cout", 0 0, L_0x555db7de3ce0;  alias, 1 drivers
S_0x555db7416a40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db742cdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de3d70 .functor XOR 1, L_0x555db7de3820, L_0x555db7de3c50, C4<0>, C4<0>;
L_0x555db7de3eb0 .functor AND 1, L_0x555db7de3820, L_0x555db7de3c50, C4<1>, C4<1>;
v0x555db707fb40_0 .net "S", 0 0, L_0x555db7de3d70;  alias, 1 drivers
v0x555db707fbe0_0 .net "a", 0 0, L_0x555db7de3820;  alias, 1 drivers
v0x555db707da90_0 .net "b", 0 0, L_0x555db7de3c50;  alias, 1 drivers
v0x555db707d110_0 .net "cout", 0 0, L_0x555db7de3eb0;  alias, 1 drivers
S_0x555db7491720 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7461e70;
 .timescale 0 0;
P_0x555db707aae0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db76624d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7491720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de45f0 .functor OR 1, L_0x555db7de4390, L_0x555db7de4560, C4<0>, C4<0>;
v0x555db705c4a0_0 .net "S", 0 0, L_0x555db7de4420;  1 drivers
v0x555db7051680_0 .net "a", 0 0, L_0x555db7de46f0;  1 drivers
v0x555db7050440_0 .net "b", 0 0, L_0x555db7de4820;  1 drivers
v0x555db704a490_0 .net "cin", 0 0, L_0x555db7de3f40;  alias, 1 drivers
v0x555db703c6b0_0 .net "cout", 0 0, L_0x555db7de45f0;  alias, 1 drivers
v0x555db702c830_0 .net "cout1", 0 0, L_0x555db7de4390;  1 drivers
v0x555db702c8d0_0 .net "cout2", 0 0, L_0x555db7de4560;  1 drivers
v0x555db7066b40_0 .net "s1", 0 0, L_0x555db7de42e0;  1 drivers
S_0x555db740d120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76624d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de42e0 .functor XOR 1, L_0x555db7de46f0, L_0x555db7de4820, C4<0>, C4<0>;
L_0x555db7de4390 .functor AND 1, L_0x555db7de46f0, L_0x555db7de4820, C4<1>, C4<1>;
v0x555db7076440_0 .net "S", 0 0, L_0x555db7de42e0;  alias, 1 drivers
v0x555db70764e0_0 .net "a", 0 0, L_0x555db7de46f0;  alias, 1 drivers
v0x555db7075ac0_0 .net "b", 0 0, L_0x555db7de4820;  alias, 1 drivers
v0x555db70756c0_0 .net "cout", 0 0, L_0x555db7de4390;  alias, 1 drivers
S_0x555db733bcf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76624d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de4420 .functor XOR 1, L_0x555db7de3f40, L_0x555db7de42e0, C4<0>, C4<0>;
L_0x555db7de4560 .functor AND 1, L_0x555db7de3f40, L_0x555db7de42e0, C4<1>, C4<1>;
v0x555db7035060_0 .net "S", 0 0, L_0x555db7de4420;  alias, 1 drivers
v0x555db7035100_0 .net "a", 0 0, L_0x555db7de3f40;  alias, 1 drivers
v0x555db702e100_0 .net "b", 0 0, L_0x555db7de42e0;  alias, 1 drivers
v0x555db702dd20_0 .net "cout", 0 0, L_0x555db7de4560;  alias, 1 drivers
S_0x555db7368b50 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db75ccaa0 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db6fe7260_0 .net "S", 4 0, L_0x555db7debec0;  alias, 1 drivers
L_0x7f49c55bd1a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db6fe20c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bd1a8;  1 drivers
v0x555db6fe2180_0 .net *"_ivl_4", 4 0, L_0x555db7de9540;  1 drivers
L_0x7f49c55bd1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6fe5700_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55bd1f0;  1 drivers
v0x555db6fe57c0_0 .net *"_ivl_8", 4 0, L_0x555db7de9630;  1 drivers
v0x555db6fe2450_0 .net "a", 3 0, L_0x555db7dd60a0;  alias, 1 drivers
v0x555db6fe2510_0 .net "b", 3 0, L_0x555db7dcbab0;  alias, 1 drivers
v0x555db6fe4f30_0 .net "c", 4 0, L_0x555db7de7580;  alias, 1 drivers
v0x555db6fe3810_0 .net "c1", 0 0, L_0x555db7de9460;  1 drivers
v0x555db6fe2e90_0 .net "c2", 0 0, L_0x555db7debff0;  1 drivers
v0x555db6fe29f0_0 .net "t_pad", 4 0, L_0x555db7de9760;  1 drivers
v0x555db6fe0fb0_0 .net "temp", 3 0, L_0x555db7de9330;  1 drivers
L_0x555db7de9540 .concat [ 4 1 0 0], L_0x555db7de9330, L_0x7f49c55bd1a8;
L_0x555db7de9630 .concat [ 4 1 0 0], L_0x555db7de9330, L_0x7f49c55bd1f0;
L_0x555db7de9760 .functor MUXZ 5, L_0x555db7de9630, L_0x555db7de9540, L_0x555db7de9460, C4<>;
S_0x555db7350d40 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db7368b50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db75c9eb0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bd160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7de93d0 .functor BUFZ 1, L_0x7f49c55bd160, C4<0>, C4<0>, C4<0>;
L_0x555db7de9460 .functor BUFZ 1, L_0x555db7de8f80, C4<0>, C4<0>, C4<0>;
v0x555db7027ff0_0 .net "S", 3 0, L_0x555db7de9330;  alias, 1 drivers
v0x555db7027670_0 .net "a", 3 0, L_0x555db7dd60a0;  alias, 1 drivers
v0x555db7026780_0 .net "b", 3 0, L_0x555db7dcbab0;  alias, 1 drivers
v0x555db7026820 .array "carry", 0 4;
v0x555db7026820_0 .net v0x555db7026820 0, 0 0, L_0x555db7de93d0; 1 drivers
v0x555db7026820_1 .net v0x555db7026820 1, 0 0, L_0x555db7de7ba0; 1 drivers
v0x555db7026820_2 .net v0x555db7026820 2, 0 0, L_0x555db7de82c0; 1 drivers
v0x555db7026820_3 .net v0x555db7026820 3, 0 0, L_0x555db7de89a0; 1 drivers
v0x555db7026820_4 .net v0x555db7026820 4, 0 0, L_0x555db7de8f80; 1 drivers
v0x555db70263d0_0 .net "cin", 0 0, L_0x7f49c55bd160;  1 drivers
v0x555db7025800_0 .net "cout", 0 0, L_0x555db7de9460;  alias, 1 drivers
L_0x555db7de7ce0 .part L_0x555db7dd60a0, 0, 1;
L_0x555db7de7e30 .part L_0x555db7dcbab0, 0, 1;
L_0x555db7de8400 .part L_0x555db7dd60a0, 1, 1;
L_0x555db7de8530 .part L_0x555db7dcbab0, 1, 1;
L_0x555db7de8ae0 .part L_0x555db7dd60a0, 2, 1;
L_0x555db7de8c10 .part L_0x555db7dcbab0, 2, 1;
L_0x555db7de9080 .part L_0x555db7dd60a0, 3, 1;
L_0x555db7de91b0 .part L_0x555db7dcbab0, 3, 1;
L_0x555db7de9330 .concat8 [ 1 1 1 1], L_0x555db7de78f0, L_0x555db7de80a0, L_0x555db7de8780, L_0x555db7de8df0;
S_0x555db73246f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7350d40;
 .timescale 0 0;
P_0x555db75c5d80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db72e0780 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73246f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de7ba0 .functor OR 1, L_0x555db7de7810, L_0x555db7de7a80, C4<0>, C4<0>;
v0x555db704dd60_0 .net "S", 0 0, L_0x555db7de78f0;  1 drivers
v0x555db704d3e0_0 .net "a", 0 0, L_0x555db7de7ce0;  1 drivers
v0x555db704c4f0_0 .net "b", 0 0, L_0x555db7de7e30;  1 drivers
v0x555db704c140_0 .net "cin", 0 0, L_0x555db7de93d0;  alias, 1 drivers
v0x555db704b570_0 .net "cout", 0 0, L_0x555db7de7ba0;  alias, 1 drivers
v0x555db704abf0_0 .net "cout1", 0 0, L_0x555db7de7810;  1 drivers
v0x555db704ac90_0 .net "cout2", 0 0, L_0x555db7de7a80;  1 drivers
v0x555db704a7f0_0 .net "s1", 0 0, L_0x555db7de7760;  1 drivers
S_0x555db7310370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72e0780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de7760 .functor XOR 1, L_0x555db7de7ce0, L_0x555db7de7e30, C4<0>, C4<0>;
L_0x555db7de7810 .functor AND 1, L_0x555db7de7ce0, L_0x555db7de7e30, C4<1>, C4<1>;
v0x555db70539c0_0 .net "S", 0 0, L_0x555db7de7760;  alias, 1 drivers
v0x555db7053a60_0 .net "a", 0 0, L_0x555db7de7ce0;  alias, 1 drivers
v0x555db7053610_0 .net "b", 0 0, L_0x555db7de7e30;  alias, 1 drivers
v0x555db7052a40_0 .net "cout", 0 0, L_0x555db7de7810;  alias, 1 drivers
S_0x555db72fa2d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72e0780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de78f0 .functor XOR 1, L_0x555db7de93d0, L_0x555db7de7760, C4<0>, C4<0>;
L_0x555db7de7a80 .functor AND 1, L_0x555db7de93d0, L_0x555db7de7760, C4<1>, C4<1>;
v0x555db70520c0_0 .net "S", 0 0, L_0x555db7de78f0;  alias, 1 drivers
v0x555db7052160_0 .net "a", 0 0, L_0x555db7de93d0;  alias, 1 drivers
v0x555db7051c20_0 .net "b", 0 0, L_0x555db7de7760;  alias, 1 drivers
v0x555db704fe70_0 .net "cout", 0 0, L_0x555db7de7a80;  alias, 1 drivers
S_0x555db72ebda0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7350d40;
 .timescale 0 0;
P_0x555db704c5f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db72d2da0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72ebda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de82c0 .functor OR 1, L_0x555db7de8010, L_0x555db7de8230, C4<0>, C4<0>;
v0x555db7044eb0_0 .net "S", 0 0, L_0x555db7de80a0;  1 drivers
v0x555db7044f70_0 .net "a", 0 0, L_0x555db7de8400;  1 drivers
v0x555db7044a10_0 .net "b", 0 0, L_0x555db7de8530;  1 drivers
v0x555db703d740_0 .net "cin", 0 0, L_0x555db7de7ba0;  alias, 1 drivers
v0x555db70385a0_0 .net "cout", 0 0, L_0x555db7de82c0;  alias, 1 drivers
v0x555db703bbe0_0 .net "cout1", 0 0, L_0x555db7de8010;  1 drivers
v0x555db703bc80_0 .net "cout2", 0 0, L_0x555db7de8230;  1 drivers
v0x555db7038930_0 .net "s1", 0 0, L_0x555db7de7f60;  1 drivers
S_0x555db72af960 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72d2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de7f60 .functor XOR 1, L_0x555db7de8400, L_0x555db7de8530, C4<0>, C4<0>;
L_0x555db7de8010 .functor AND 1, L_0x555db7de8400, L_0x555db7de8530, C4<1>, C4<1>;
v0x555db704a130_0 .net "S", 0 0, L_0x555db7de7f60;  alias, 1 drivers
v0x555db704a1d0_0 .net "a", 0 0, L_0x555db7de8400;  alias, 1 drivers
v0x555db7048020_0 .net "b", 0 0, L_0x555db7de8530;  alias, 1 drivers
v0x555db70476a0_0 .net "cout", 0 0, L_0x555db7de8010;  alias, 1 drivers
S_0x555db72c83a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72d2da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de80a0 .functor XOR 1, L_0x555db7de7ba0, L_0x555db7de7f60, C4<0>, C4<0>;
L_0x555db7de8230 .functor AND 1, L_0x555db7de7ba0, L_0x555db7de7f60, C4<1>, C4<1>;
v0x555db70467b0_0 .net "S", 0 0, L_0x555db7de80a0;  alias, 1 drivers
v0x555db7046850_0 .net "a", 0 0, L_0x555db7de7ba0;  alias, 1 drivers
v0x555db7046400_0 .net "b", 0 0, L_0x555db7de7f60;  alias, 1 drivers
v0x555db7045830_0 .net "cout", 0 0, L_0x555db7de8230;  alias, 1 drivers
S_0x555db72bc080 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7350d40;
 .timescale 0 0;
P_0x555db7044b10 .param/l "i" 0 3 28, +C4<010>;
S_0x555db72b6340 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72bc080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de89a0 .functor OR 1, L_0x555db7de86f0, L_0x555db7de8910, C4<0>, C4<0>;
v0x555db7035e50_0 .net "S", 0 0, L_0x555db7de8780;  1 drivers
v0x555db7035f10_0 .net "a", 0 0, L_0x555db7de8ae0;  1 drivers
v0x555db70359b0_0 .net "b", 0 0, L_0x555db7de8c10;  1 drivers
v0x555db702d610_0 .net "cin", 0 0, L_0x555db7de82c0;  alias, 1 drivers
v0x555db702c240_0 .net "cout", 0 0, L_0x555db7de89a0;  alias, 1 drivers
v0x555db702ba30_0 .net "cout1", 0 0, L_0x555db7de86f0;  1 drivers
v0x555db702bad0_0 .net "cout2", 0 0, L_0x555db7de8910;  1 drivers
v0x555db7030f50_0 .net "s1", 0 0, L_0x555db7de8660;  1 drivers
S_0x555db72a7620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72b6340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de8660 .functor XOR 1, L_0x555db7de8ae0, L_0x555db7de8c10, C4<0>, C4<0>;
L_0x555db7de86f0 .functor AND 1, L_0x555db7de8ae0, L_0x555db7de8c10, C4<1>, C4<1>;
v0x555db703b410_0 .net "S", 0 0, L_0x555db7de8660;  alias, 1 drivers
v0x555db703b4b0_0 .net "a", 0 0, L_0x555db7de8ae0;  alias, 1 drivers
v0x555db7039cf0_0 .net "b", 0 0, L_0x555db7de8c10;  alias, 1 drivers
v0x555db7039370_0 .net "cout", 0 0, L_0x555db7de86f0;  alias, 1 drivers
S_0x555db729ffd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72b6340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de8780 .functor XOR 1, L_0x555db7de82c0, L_0x555db7de8660, C4<0>, C4<0>;
L_0x555db7de8910 .functor AND 1, L_0x555db7de82c0, L_0x555db7de8660, C4<1>, C4<1>;
v0x555db7038ed0_0 .net "S", 0 0, L_0x555db7de8780;  alias, 1 drivers
v0x555db7038f70_0 .net "a", 0 0, L_0x555db7de82c0;  alias, 1 drivers
v0x555db7037490_0 .net "b", 0 0, L_0x555db7de8660;  alias, 1 drivers
v0x555db70367d0_0 .net "cout", 0 0, L_0x555db7de8910;  alias, 1 drivers
S_0x555db7296280 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7350d40;
 .timescale 0 0;
P_0x555db7035ab0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db727c8c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7296280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de8f80 .functor OR 1, L_0x555db7de8d60, L_0x555db7de8ef0, C4<0>, C4<0>;
v0x555db702fe40_0 .net "S", 0 0, L_0x555db7de8df0;  1 drivers
v0x555db702f180_0 .net "a", 0 0, L_0x555db7de9080;  1 drivers
v0x555db702e800_0 .net "b", 0 0, L_0x555db7de91b0;  1 drivers
v0x555db7024150_0 .net "cin", 0 0, L_0x555db7de89a0;  alias, 1 drivers
v0x555db702a7a0_0 .net "cout", 0 0, L_0x555db7de8f80;  alias, 1 drivers
v0x555db70244e0_0 .net "cout1", 0 0, L_0x555db7de8d60;  1 drivers
v0x555db7024580_0 .net "cout2", 0 0, L_0x555db7de8ef0;  1 drivers
v0x555db702a070_0 .net "s1", 0 0, L_0x555db7de8cb0;  1 drivers
S_0x555db7259480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db727c8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de8cb0 .functor XOR 1, L_0x555db7de9080, L_0x555db7de91b0, C4<0>, C4<0>;
L_0x555db7de8d60 .functor AND 1, L_0x555db7de9080, L_0x555db7de91b0, C4<1>, C4<1>;
v0x555db7034590_0 .net "S", 0 0, L_0x555db7de8cb0;  alias, 1 drivers
v0x555db7034630_0 .net "a", 0 0, L_0x555db7de9080;  alias, 1 drivers
v0x555db70312e0_0 .net "b", 0 0, L_0x555db7de91b0;  alias, 1 drivers
v0x555db7033dc0_0 .net "cout", 0 0, L_0x555db7de8d60;  alias, 1 drivers
S_0x555db7271ec0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db727c8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de8df0 .functor XOR 1, L_0x555db7de89a0, L_0x555db7de8cb0, C4<0>, C4<0>;
L_0x555db7de8ef0 .functor AND 1, L_0x555db7de89a0, L_0x555db7de8cb0, C4<1>, C4<1>;
v0x555db70326a0_0 .net "S", 0 0, L_0x555db7de8df0;  alias, 1 drivers
v0x555db7032740_0 .net "a", 0 0, L_0x555db7de89a0;  alias, 1 drivers
v0x555db7031d20_0 .net "b", 0 0, L_0x555db7de8cb0;  alias, 1 drivers
v0x555db7031880_0 .net "cout", 0 0, L_0x555db7de8ef0;  alias, 1 drivers
S_0x555db7265ba0 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db7368b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db758bd80 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55bd238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7debf60 .functor BUFZ 1, L_0x7f49c55bd238, C4<0>, C4<0>, C4<0>;
L_0x555db7debff0 .functor BUFZ 1, L_0x555db7deba50, C4<0>, C4<0>, C4<0>;
v0x555db6ff11c0_0 .net "S", 4 0, L_0x555db7debec0;  alias, 1 drivers
v0x555db6ff02d0_0 .net "a", 4 0, L_0x555db7de9760;  alias, 1 drivers
v0x555db6feff20_0 .net "b", 4 0, L_0x555db7de7580;  alias, 1 drivers
v0x555db6fef350 .array "carry", 0 5;
v0x555db6fef350_0 .net v0x555db6fef350 0, 0 0, L_0x555db7debf60; 1 drivers
v0x555db6fef350_1 .net v0x555db6fef350 1, 0 0, L_0x555db7de9dd0; 1 drivers
v0x555db6fef350_2 .net v0x555db6fef350 2, 0 0, L_0x555db7dea530; 1 drivers
v0x555db6fef350_3 .net v0x555db6fef350 3, 0 0, L_0x555db7deac50; 1 drivers
v0x555db6fef350_4 .net v0x555db6fef350 4, 0 0, L_0x555db7deb300; 1 drivers
v0x555db6fef350_5 .net v0x555db6fef350 5, 0 0, L_0x555db7deba50; 1 drivers
v0x555db6fee9d0_0 .net "cin", 0 0, L_0x7f49c55bd238;  1 drivers
v0x555db6fee530_0 .net "cout", 0 0, L_0x555db7debff0;  alias, 1 drivers
L_0x555db7de9f10 .part L_0x555db7de9760, 0, 1;
L_0x555db7dea060 .part L_0x555db7de7580, 0, 1;
L_0x555db7dea670 .part L_0x555db7de9760, 1, 1;
L_0x555db7dea830 .part L_0x555db7de7580, 1, 1;
L_0x555db7dead90 .part L_0x555db7de9760, 2, 1;
L_0x555db7deaec0 .part L_0x555db7de7580, 2, 1;
L_0x555db7deb440 .part L_0x555db7de9760, 3, 1;
L_0x555db7deb570 .part L_0x555db7de7580, 3, 1;
L_0x555db7debb50 .part L_0x555db7de9760, 4, 1;
L_0x555db7debc80 .part L_0x555db7de7580, 4, 1;
LS_0x555db7debec0_0_0 .concat8 [ 1 1 1 1], L_0x555db7de9b20, L_0x555db7dea360, L_0x555db7deaa80, L_0x555db7deb130;
LS_0x555db7debec0_0_4 .concat8 [ 1 0 0 0], L_0x555db7deb830;
L_0x555db7debec0 .concat8 [ 4 1 0 0], LS_0x555db7debec0_0_0, LS_0x555db7debec0_0_4;
S_0x555db725fe60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7265ba0;
 .timescale 0 0;
P_0x555db7588810 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7251140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db725fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de9dd0 .functor OR 1, L_0x555db7de9a40, L_0x555db7de9cb0, C4<0>, C4<0>;
v0x555db701ff40_0 .net "S", 0 0, L_0x555db7de9b20;  1 drivers
v0x555db7020000_0 .net "a", 0 0, L_0x555db7de9f10;  1 drivers
v0x555db701f370_0 .net "b", 0 0, L_0x555db7dea060;  1 drivers
v0x555db701e9f0_0 .net "cin", 0 0, L_0x555db7debf60;  alias, 1 drivers
v0x555db701e550_0 .net "cout", 0 0, L_0x555db7de9dd0;  alias, 1 drivers
v0x555db6fdeb80_0 .net "cout1", 0 0, L_0x555db7de9a40;  1 drivers
v0x555db6fdec20_0 .net "cout2", 0 0, L_0x555db7de9cb0;  1 drivers
v0x555db6fd7c20_0 .net "s1", 0 0, L_0x555db7de98f0;  1 drivers
S_0x555db7249af0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7251140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de98f0 .functor XOR 1, L_0x555db7de9f10, L_0x555db7dea060, C4<0>, C4<0>;
L_0x555db7de9a40 .functor AND 1, L_0x555db7de9f10, L_0x555db7dea060, C4<1>, C4<1>;
v0x555db7024e80_0 .net "S", 0 0, L_0x555db7de98f0;  alias, 1 drivers
v0x555db7024f20_0 .net "a", 0 0, L_0x555db7de9f10;  alias, 1 drivers
v0x555db70249e0_0 .net "b", 0 0, L_0x555db7dea060;  alias, 1 drivers
v0x555db7021cb0_0 .net "cout", 0 0, L_0x555db7de9a40;  alias, 1 drivers
S_0x555db7240e20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7251140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de9b20 .functor XOR 1, L_0x555db7debf60, L_0x555db7de98f0, C4<0>, C4<0>;
L_0x555db7de9cb0 .functor AND 1, L_0x555db7debf60, L_0x555db7de98f0, C4<1>, C4<1>;
v0x555db7021330_0 .net "S", 0 0, L_0x555db7de9b20;  alias, 1 drivers
v0x555db70213d0_0 .net "a", 0 0, L_0x555db7debf60;  alias, 1 drivers
v0x555db7020be0_0 .net "b", 0 0, L_0x555db7de98f0;  alias, 1 drivers
v0x555db70202f0_0 .net "cout", 0 0, L_0x555db7de9cb0;  alias, 1 drivers
S_0x555db721d9e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7265ba0;
 .timescale 0 0;
P_0x555db701f470 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7236420 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db721d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dea530 .functor OR 1, L_0x555db7dea2d0, L_0x555db7dea4a0, C4<0>, C4<0>;
v0x555db6fd6350_0 .net "S", 0 0, L_0x555db7dea360;  1 drivers
v0x555db6fd6410_0 .net "a", 0 0, L_0x555db7dea670;  1 drivers
v0x555db7010660_0 .net "b", 0 0, L_0x555db7dea830;  1 drivers
v0x555db700e5b0_0 .net "cin", 0 0, L_0x555db7de9dd0;  alias, 1 drivers
v0x555db700dc30_0 .net "cout", 0 0, L_0x555db7dea530;  alias, 1 drivers
v0x555db700be80_0 .net "cout1", 0 0, L_0x555db7dea2d0;  1 drivers
v0x555db700bf20_0 .net "cout2", 0 0, L_0x555db7dea4a0;  1 drivers
v0x555db700b500_0 .net "s1", 0 0, L_0x555db7dea220;  1 drivers
S_0x555db722a100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7236420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dea220 .functor XOR 1, L_0x555db7dea670, L_0x555db7dea830, C4<0>, C4<0>;
L_0x555db7dea2d0 .functor AND 1, L_0x555db7dea670, L_0x555db7dea830, C4<1>, C4<1>;
v0x555db6fd7840_0 .net "S", 0 0, L_0x555db7dea220;  alias, 1 drivers
v0x555db6fd78e0_0 .net "a", 0 0, L_0x555db7dea670;  alias, 1 drivers
v0x555db7005fc0_0 .net "b", 0 0, L_0x555db7dea830;  alias, 1 drivers
v0x555db6ffb1a0_0 .net "cout", 0 0, L_0x555db7dea2d0;  alias, 1 drivers
S_0x555db72243c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7236420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dea360 .functor XOR 1, L_0x555db7de9dd0, L_0x555db7dea220, C4<0>, C4<0>;
L_0x555db7dea4a0 .functor AND 1, L_0x555db7de9dd0, L_0x555db7dea220, C4<1>, C4<1>;
v0x555db6ff9f60_0 .net "S", 0 0, L_0x555db7dea360;  alias, 1 drivers
v0x555db6ffa000_0 .net "a", 0 0, L_0x555db7de9dd0;  alias, 1 drivers
v0x555db6ff3fb0_0 .net "b", 0 0, L_0x555db7dea220;  alias, 1 drivers
v0x555db6fe61d0_0 .net "cout", 0 0, L_0x555db7dea4a0;  alias, 1 drivers
S_0x555db72156a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7265ba0;
 .timescale 0 0;
P_0x555db7010760 .param/l "i" 0 3 28, +C4<010>;
S_0x555db720e050 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72156a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7deac50 .functor OR 1, L_0x555db7dea9f0, L_0x555db7deabc0, C4<0>, C4<0>;
v0x555db7006320_0 .net "S", 0 0, L_0x555db7deaa80;  1 drivers
v0x555db70063e0_0 .net "a", 0 0, L_0x555db7dead90;  1 drivers
v0x555db6fed9a0_0 .net "b", 0 0, L_0x555db7deaec0;  1 drivers
v0x555db6fed270_0 .net "cin", 0 0, L_0x555db7dea530;  alias, 1 drivers
v0x555db6feb160_0 .net "cout", 0 0, L_0x555db7deac50;  alias, 1 drivers
v0x555db6fea7e0_0 .net "cout1", 0 0, L_0x555db7dea9f0;  1 drivers
v0x555db6fea880_0 .net "cout2", 0 0, L_0x555db7deabc0;  1 drivers
v0x555db6fe98f0_0 .net "s1", 0 0, L_0x555db7dea960;  1 drivers
S_0x555db7288d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db720e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dea960 .functor XOR 1, L_0x555db7dead90, L_0x555db7deaec0, C4<0>, C4<0>;
L_0x555db7dea9f0 .functor AND 1, L_0x555db7dead90, L_0x555db7deaec0, C4<1>, C4<1>;
v0x555db7009750_0 .net "S", 0 0, L_0x555db7dea960;  alias, 1 drivers
v0x555db70097f0_0 .net "a", 0 0, L_0x555db7dead90;  alias, 1 drivers
v0x555db7008dd0_0 .net "b", 0 0, L_0x555db7deaec0;  alias, 1 drivers
v0x555db7007ee0_0 .net "cout", 0 0, L_0x555db7dea9f0;  alias, 1 drivers
S_0x555db7204430 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db720e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7deaa80 .functor XOR 1, L_0x555db7dea530, L_0x555db7dea960, C4<0>, C4<0>;
L_0x555db7deabc0 .functor AND 1, L_0x555db7dea530, L_0x555db7dea960, C4<1>, C4<1>;
v0x555db7007b30_0 .net "S", 0 0, L_0x555db7deaa80;  alias, 1 drivers
v0x555db7007bd0_0 .net "a", 0 0, L_0x555db7dea530;  alias, 1 drivers
v0x555db7006f60_0 .net "b", 0 0, L_0x555db7dea960;  alias, 1 drivers
v0x555db7006720_0 .net "cout", 0 0, L_0x555db7deabc0;  alias, 1 drivers
S_0x555db71d7410 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7265ba0;
 .timescale 0 0;
P_0x555db6fedaa0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db71934a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71d7410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7deb300 .functor OR 1, L_0x555db7deb0a0, L_0x555db7deb270, C4<0>, C4<0>;
v0x555db7001480_0 .net "S", 0 0, L_0x555db7deb130;  1 drivers
v0x555db7000b00_0 .net "a", 0 0, L_0x555db7deb440;  1 drivers
v0x555db6ffed50_0 .net "b", 0 0, L_0x555db7deb570;  1 drivers
v0x555db6ffe3d0_0 .net "cin", 0 0, L_0x555db7deac50;  alias, 1 drivers
v0x555db6ffd4e0_0 .net "cout", 0 0, L_0x555db7deb300;  alias, 1 drivers
v0x555db6ffd130_0 .net "cout1", 0 0, L_0x555db7deb0a0;  1 drivers
v0x555db6ffd1d0_0 .net "cout2", 0 0, L_0x555db7deb270;  1 drivers
v0x555db6ffc560_0 .net "s1", 0 0, L_0x555db7deaff0;  1 drivers
S_0x555db71c3090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71934a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7deaff0 .functor XOR 1, L_0x555db7deb440, L_0x555db7deb570, C4<0>, C4<0>;
L_0x555db7deb0a0 .functor AND 1, L_0x555db7deb440, L_0x555db7deb570, C4<1>, C4<1>;
v0x555db6fe9540_0 .net "S", 0 0, L_0x555db7deaff0;  alias, 1 drivers
v0x555db6fe95e0_0 .net "a", 0 0, L_0x555db7deb440;  alias, 1 drivers
v0x555db6fe8970_0 .net "b", 0 0, L_0x555db7deb570;  alias, 1 drivers
v0x555db6fe7ff0_0 .net "cout", 0 0, L_0x555db7deb0a0;  alias, 1 drivers
S_0x555db71acff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71934a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7deb130 .functor XOR 1, L_0x555db7deac50, L_0x555db7deaff0, C4<0>, C4<0>;
L_0x555db7deb270 .functor AND 1, L_0x555db7deac50, L_0x555db7deaff0, C4<1>, C4<1>;
v0x555db6fe7b50_0 .net "S", 0 0, L_0x555db7deb130;  alias, 1 drivers
v0x555db6fe7bf0_0 .net "a", 0 0, L_0x555db7deac50;  alias, 1 drivers
v0x555db7003bb0_0 .net "b", 0 0, L_0x555db7deaff0;  alias, 1 drivers
v0x555db7003230_0 .net "cout", 0 0, L_0x555db7deb270;  alias, 1 drivers
S_0x555db719eac0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7265ba0;
 .timescale 0 0;
P_0x555db755bc90 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7185ac0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db719eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7deba50 .functor OR 1, L_0x555db7deb7a0, L_0x555db7deb9c0, C4<0>, C4<0>;
v0x555db6ff5c60_0 .net "S", 0 0, L_0x555db7deb830;  1 drivers
v0x555db6ff5d20_0 .net "a", 0 0, L_0x555db7debb50;  1 drivers
v0x555db6ff5090_0 .net "b", 0 0, L_0x555db7debc80;  1 drivers
v0x555db6ff4710_0 .net "cin", 0 0, L_0x555db7deb300;  alias, 1 drivers
v0x555db6ff4310_0 .net "cout", 0 0, L_0x555db7deba50;  alias, 1 drivers
v0x555db6ff3c50_0 .net "cout1", 0 0, L_0x555db7deb7a0;  1 drivers
v0x555db6ff3cf0_0 .net "cout2", 0 0, L_0x555db7deb9c0;  1 drivers
v0x555db6ff1b40_0 .net "s1", 0 0, L_0x555db7deb6f0;  1 drivers
S_0x555db7162680 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7185ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7deb6f0 .functor XOR 1, L_0x555db7debb50, L_0x555db7debc80, C4<0>, C4<0>;
L_0x555db7deb7a0 .functor AND 1, L_0x555db7debb50, L_0x555db7debc80, C4<1>, C4<1>;
v0x555db6ffbbe0_0 .net "S", 0 0, L_0x555db7deb6f0;  alias, 1 drivers
v0x555db6ffbc80_0 .net "a", 0 0, L_0x555db7debb50;  alias, 1 drivers
v0x555db6ffb740_0 .net "b", 0 0, L_0x555db7debc80;  alias, 1 drivers
v0x555db6ff9990_0 .net "cout", 0 0, L_0x555db7deb7a0;  alias, 1 drivers
S_0x555db717b0c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7185ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7deb830 .functor XOR 1, L_0x555db7deb300, L_0x555db7deb6f0, C4<0>, C4<0>;
L_0x555db7deb9c0 .functor AND 1, L_0x555db7deb300, L_0x555db7deb6f0, C4<1>, C4<1>;
v0x555db6ff7880_0 .net "S", 0 0, L_0x555db7deb830;  alias, 1 drivers
v0x555db6ff7920_0 .net "a", 0 0, L_0x555db7deb300;  alias, 1 drivers
v0x555db6ff6f00_0 .net "b", 0 0, L_0x555db7deb6f0;  alias, 1 drivers
v0x555db6ff6010_0 .net "cout", 0 0, L_0x555db7deb9c0;  alias, 1 drivers
S_0x555db716eda0 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6ff7000 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55bd3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7df0090 .functor BUFZ 1, L_0x7f49c55bd3a0, C4<0>, C4<0>, C4<0>;
L_0x555db7df0120 .functor BUFZ 1, L_0x555db7defc00, C4<0>, C4<0>, C4<0>;
v0x555db7016f90_0 .net "S", 7 0, L_0x555db7defff0;  alias, 1 drivers
v0x555db701cb20_0 .net "a", 7 0, L_0x555db7dec080;  alias, 1 drivers
v0x555db701aaa0_0 .net "b", 7 0, L_0x555db7dec170;  alias, 1 drivers
v0x555db701a120 .array "carry", 0 8;
v0x555db701a120_0 .net v0x555db701a120 0, 0 0, L_0x555db7df0090; 1 drivers
v0x555db701a120_1 .net v0x555db701a120 1, 0 0, L_0x555db7dec900; 1 drivers
v0x555db701a120_2 .net v0x555db701a120 2, 0 0, L_0x555db7ded020; 1 drivers
v0x555db701a120_3 .net v0x555db701a120 3, 0 0, L_0x555db7ded7d0; 1 drivers
v0x555db701a120_4 .net v0x555db701a120 4, 0 0, L_0x555db7dede80; 1 drivers
v0x555db701a120_5 .net v0x555db701a120 5, 0 0, L_0x555db7dee5d0; 1 drivers
v0x555db701a120_6 .net v0x555db701a120 6, 0 0, L_0x555db7deec80; 1 drivers
v0x555db701a120_7 .net v0x555db701a120 7, 0 0, L_0x555db7def4f0; 1 drivers
v0x555db701a120_8 .net v0x555db701a120 8, 0 0, L_0x555db7defc00; 1 drivers
v0x555db7019230_0 .net "cin", 0 0, L_0x7f49c55bd3a0;  1 drivers
v0x555db7018e80_0 .net "cout", 0 0, L_0x555db7df0120;  alias, 1 drivers
L_0x555db7deca40 .part L_0x555db7dec080, 0, 1;
L_0x555db7decb90 .part L_0x555db7dec170, 0, 1;
L_0x555db7ded160 .part L_0x555db7dec080, 1, 1;
L_0x555db7ded320 .part L_0x555db7dec170, 1, 1;
L_0x555db7ded910 .part L_0x555db7dec080, 2, 1;
L_0x555db7deda40 .part L_0x555db7dec170, 2, 1;
L_0x555db7dedfc0 .part L_0x555db7dec080, 3, 1;
L_0x555db7dee0f0 .part L_0x555db7dec170, 3, 1;
L_0x555db7dee710 .part L_0x555db7dec080, 4, 1;
L_0x555db7dee840 .part L_0x555db7dec170, 4, 1;
L_0x555db7deedc0 .part L_0x555db7dec080, 5, 1;
L_0x555db7def000 .part L_0x555db7dec170, 5, 1;
L_0x555db7def630 .part L_0x555db7dec080, 6, 1;
L_0x555db7def760 .part L_0x555db7dec170, 6, 1;
L_0x555db7defd00 .part L_0x555db7dec080, 7, 1;
L_0x555db7defe30 .part L_0x555db7dec170, 7, 1;
LS_0x555db7defff0_0_0 .concat8 [ 1 1 1 1], L_0x555db7dec650, L_0x555db7dece00, L_0x555db7ded600, L_0x555db7dedcb0;
LS_0x555db7defff0_0_4 .concat8 [ 1 1 1 1], L_0x555db7dee3b0, L_0x555db7deeab0, L_0x555db7def360, L_0x555db7def9e0;
L_0x555db7defff0 .concat8 [ 4 4 0 0], LS_0x555db7defff0_0_0, LS_0x555db7defff0_0_4;
S_0x555db7169060 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db716eda0;
 .timescale 0 0;
P_0x555db754d170 .param/l "i" 0 3 28, +C4<00>;
S_0x555db715a340 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7169060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dec900 .functor OR 1, L_0x555db7dec570, L_0x555db7dec7e0, C4<0>, C4<0>;
v0x555db6fde0b0_0 .net "S", 0 0, L_0x555db7dec650;  1 drivers
v0x555db6fde170_0 .net "a", 0 0, L_0x555db7deca40;  1 drivers
v0x555db6fdae00_0 .net "b", 0 0, L_0x555db7decb90;  1 drivers
v0x555db6fdd8e0_0 .net "cin", 0 0, L_0x555db7df0090;  alias, 1 drivers
v0x555db6fdc1c0_0 .net "cout", 0 0, L_0x555db7dec900;  alias, 1 drivers
v0x555db6fdb840_0 .net "cout1", 0 0, L_0x555db7dec570;  1 drivers
v0x555db6fdb8e0_0 .net "cout2", 0 0, L_0x555db7dec7e0;  1 drivers
v0x555db6fdb3a0_0 .net "s1", 0 0, L_0x555db7dec460;  1 drivers
S_0x555db7152cf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db715a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dec460 .functor XOR 1, L_0x555db7deca40, L_0x555db7decb90, C4<0>, C4<0>;
L_0x555db7dec570 .functor AND 1, L_0x555db7deca40, L_0x555db7decb90, C4<1>, C4<1>;
v0x555db6fe02f0_0 .net "S", 0 0, L_0x555db7dec460;  alias, 1 drivers
v0x555db6fe0390_0 .net "a", 0 0, L_0x555db7deca40;  alias, 1 drivers
v0x555db6fdf970_0 .net "b", 0 0, L_0x555db7decb90;  alias, 1 drivers
v0x555db6fdf4d0_0 .net "cout", 0 0, L_0x555db7dec570;  alias, 1 drivers
S_0x555db7148fa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db715a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dec650 .functor XOR 1, L_0x555db7df0090, L_0x555db7dec460, C4<0>, C4<0>;
L_0x555db7dec7e0 .functor AND 1, L_0x555db7df0090, L_0x555db7dec460, C4<1>, C4<1>;
v0x555db6fd7130_0 .net "S", 0 0, L_0x555db7dec650;  alias, 1 drivers
v0x555db6fd71d0_0 .net "a", 0 0, L_0x555db7df0090;  alias, 1 drivers
v0x555db6fd5d60_0 .net "b", 0 0, L_0x555db7dec460;  alias, 1 drivers
v0x555db6fdaa70_0 .net "cout", 0 0, L_0x555db7dec7e0;  alias, 1 drivers
S_0x555db712f5e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db716eda0;
 .timescale 0 0;
P_0x555db6fdaf00 .param/l "i" 0 3 28, +C4<01>;
S_0x555db710c1a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db712f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ded020 .functor OR 1, L_0x555db7decd70, L_0x555db7decf90, C4<0>, C4<0>;
v0x555db6fca520_0 .net "S", 0 0, L_0x555db7dece00;  1 drivers
v0x555db6fca5e0_0 .net "a", 0 0, L_0x555db7ded160;  1 drivers
v0x555db6fbf700_0 .net "b", 0 0, L_0x555db7ded320;  1 drivers
v0x555db6fbe4c0_0 .net "cin", 0 0, L_0x555db7dec900;  alias, 1 drivers
v0x555db6fb8510_0 .net "cout", 0 0, L_0x555db7ded020;  alias, 1 drivers
v0x555db6faa730_0 .net "cout1", 0 0, L_0x555db7decd70;  1 drivers
v0x555db6faa7d0_0 .net "cout2", 0 0, L_0x555db7decf90;  1 drivers
v0x555db6f9a950_0 .net "s1", 0 0, L_0x555db7deccc0;  1 drivers
S_0x555db7124be0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db710c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7deccc0 .functor XOR 1, L_0x555db7ded160, L_0x555db7ded320, C4<0>, C4<0>;
L_0x555db7decd70 .functor AND 1, L_0x555db7ded160, L_0x555db7ded320, C4<1>, C4<1>;
v0x555db6fd9960_0 .net "S", 0 0, L_0x555db7deccc0;  alias, 1 drivers
v0x555db6fd9a00_0 .net "a", 0 0, L_0x555db7ded160;  alias, 1 drivers
v0x555db6fd8ca0_0 .net "b", 0 0, L_0x555db7ded320;  alias, 1 drivers
v0x555db6fd8320_0 .net "cout", 0 0, L_0x555db7decd70;  alias, 1 drivers
S_0x555db71188c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db710c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dece00 .functor XOR 1, L_0x555db7dec900, L_0x555db7deccc0, C4<0>, C4<0>;
L_0x555db7decf90 .functor AND 1, L_0x555db7dec900, L_0x555db7deccc0, C4<1>, C4<1>;
v0x555db6fa30e0_0 .net "S", 0 0, L_0x555db7dece00;  alias, 1 drivers
v0x555db6fa3180_0 .net "a", 0 0, L_0x555db7dec900;  alias, 1 drivers
v0x555db6f9c180_0 .net "b", 0 0, L_0x555db7deccc0;  alias, 1 drivers
v0x555db6f9bda0_0 .net "cout", 0 0, L_0x555db7decf90;  alias, 1 drivers
S_0x555db7112b80 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db716eda0;
 .timescale 0 0;
P_0x555db6fbf800 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7103e60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7112b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ded7d0 .functor OR 1, L_0x555db7ded570, L_0x555db7ded740, C4<0>, C4<0>;
v0x555db6fcd330_0 .net "S", 0 0, L_0x555db7ded600;  1 drivers
v0x555db6fcd3f0_0 .net "a", 0 0, L_0x555db7ded910;  1 drivers
v0x555db6fcc440_0 .net "b", 0 0, L_0x555db7deda40;  1 drivers
v0x555db6fcc090_0 .net "cin", 0 0, L_0x555db7ded020;  alias, 1 drivers
v0x555db6fcb4c0_0 .net "cout", 0 0, L_0x555db7ded7d0;  alias, 1 drivers
v0x555db6fcac80_0 .net "cout1", 0 0, L_0x555db7ded570;  1 drivers
v0x555db6fcad20_0 .net "cout2", 0 0, L_0x555db7ded740;  1 drivers
v0x555db6fca880_0 .net "s1", 0 0, L_0x555db7ded4e0;  1 drivers
S_0x555db70fc810 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7103e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ded4e0 .functor XOR 1, L_0x555db7ded910, L_0x555db7deda40, C4<0>, C4<0>;
L_0x555db7ded570 .functor AND 1, L_0x555db7ded910, L_0x555db7deda40, C4<1>, C4<1>;
v0x555db6fd4bc0_0 .net "S", 0 0, L_0x555db7ded4e0;  alias, 1 drivers
v0x555db6fd4c60_0 .net "a", 0 0, L_0x555db7ded910;  alias, 1 drivers
v0x555db6fd2b10_0 .net "b", 0 0, L_0x555db7deda40;  alias, 1 drivers
v0x555db6fd2190_0 .net "cout", 0 0, L_0x555db7ded570;  alias, 1 drivers
S_0x555db70f3b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7103e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ded600 .functor XOR 1, L_0x555db7ded020, L_0x555db7ded4e0, C4<0>, C4<0>;
L_0x555db7ded740 .functor AND 1, L_0x555db7ded020, L_0x555db7ded4e0, C4<1>, C4<1>;
v0x555db6fd03e0_0 .net "S", 0 0, L_0x555db7ded600;  alias, 1 drivers
v0x555db6fd0480_0 .net "a", 0 0, L_0x555db7ded020;  alias, 1 drivers
v0x555db6fcfa60_0 .net "b", 0 0, L_0x555db7ded4e0;  alias, 1 drivers
v0x555db6fcdcb0_0 .net "cout", 0 0, L_0x555db7ded740;  alias, 1 drivers
S_0x555db70d0700 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db716eda0;
 .timescale 0 0;
P_0x555db6fcc540 .param/l "i" 0 3 28, +C4<011>;
S_0x555db70e9140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70d0700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dede80 .functor OR 1, L_0x555db7dedc20, L_0x555db7deddf0, C4<0>, C4<0>;
v0x555db6faced0_0 .net "S", 0 0, L_0x555db7dedcb0;  1 drivers
v0x555db6fac550_0 .net "a", 0 0, L_0x555db7dedfc0;  1 drivers
v0x555db6fac0b0_0 .net "b", 0 0, L_0x555db7dee0f0;  1 drivers
v0x555db6fca1c0_0 .net "cin", 0 0, L_0x555db7ded7d0;  alias, 1 drivers
v0x555db6fc8110_0 .net "cout", 0 0, L_0x555db7dede80;  alias, 1 drivers
v0x555db6fc7790_0 .net "cout1", 0 0, L_0x555db7dedc20;  1 drivers
v0x555db6fc7830_0 .net "cout2", 0 0, L_0x555db7deddf0;  1 drivers
v0x555db6fc59e0_0 .net "s1", 0 0, L_0x555db7dedb70;  1 drivers
S_0x555db70dce20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70e9140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dedb70 .functor XOR 1, L_0x555db7dedfc0, L_0x555db7dee0f0, C4<0>, C4<0>;
L_0x555db7dedc20 .functor AND 1, L_0x555db7dedfc0, L_0x555db7dee0f0, C4<1>, C4<1>;
v0x555db6fb1f00_0 .net "S", 0 0, L_0x555db7dedb70;  alias, 1 drivers
v0x555db6fb1fa0_0 .net "a", 0 0, L_0x555db7dedfc0;  alias, 1 drivers
v0x555db6fb17d0_0 .net "b", 0 0, L_0x555db7dee0f0;  alias, 1 drivers
v0x555db6faf6c0_0 .net "cout", 0 0, L_0x555db7dedc20;  alias, 1 drivers
S_0x555db70d70e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70e9140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dedcb0 .functor XOR 1, L_0x555db7ded7d0, L_0x555db7dedb70, C4<0>, C4<0>;
L_0x555db7deddf0 .functor AND 1, L_0x555db7ded7d0, L_0x555db7dedb70, C4<1>, C4<1>;
v0x555db6faed40_0 .net "S", 0 0, L_0x555db7dedcb0;  alias, 1 drivers
v0x555db6faede0_0 .net "a", 0 0, L_0x555db7ded7d0;  alias, 1 drivers
v0x555db6fade50_0 .net "b", 0 0, L_0x555db7dedb70;  alias, 1 drivers
v0x555db6fadaa0_0 .net "cout", 0 0, L_0x555db7deddf0;  alias, 1 drivers
S_0x555db70c83c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db716eda0;
 .timescale 0 0;
P_0x555db7519ba0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db70c0d70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70c83c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dee5d0 .functor OR 1, L_0x555db7dee320, L_0x555db7dee540, C4<0>, C4<0>;
v0x555db6fc0140_0 .net "S", 0 0, L_0x555db7dee3b0;  1 drivers
v0x555db6fc0200_0 .net "a", 0 0, L_0x555db7dee710;  1 drivers
v0x555db6fbfca0_0 .net "b", 0 0, L_0x555db7dee840;  1 drivers
v0x555db6fbdef0_0 .net "cin", 0 0, L_0x555db7dede80;  alias, 1 drivers
v0x555db6fbbde0_0 .net "cout", 0 0, L_0x555db7dee5d0;  alias, 1 drivers
v0x555db6fbb460_0 .net "cout1", 0 0, L_0x555db7dee320;  1 drivers
v0x555db6fbb500_0 .net "cout2", 0 0, L_0x555db7dee540;  1 drivers
v0x555db6fba570_0 .net "s1", 0 0, L_0x555db7dee270;  1 drivers
S_0x555db713ba50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70c0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dee270 .functor XOR 1, L_0x555db7dee710, L_0x555db7dee840, C4<0>, C4<0>;
L_0x555db7dee320 .functor AND 1, L_0x555db7dee710, L_0x555db7dee840, C4<1>, C4<1>;
v0x555db6fc5060_0 .net "S", 0 0, L_0x555db7dee270;  alias, 1 drivers
v0x555db6fc5100_0 .net "a", 0 0, L_0x555db7dee710;  alias, 1 drivers
v0x555db6fc32b0_0 .net "b", 0 0, L_0x555db7dee840;  alias, 1 drivers
v0x555db6fc2930_0 .net "cout", 0 0, L_0x555db7dee320;  alias, 1 drivers
S_0x555db70b8070 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70c0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dee3b0 .functor XOR 1, L_0x555db7dede80, L_0x555db7dee270, C4<0>, C4<0>;
L_0x555db7dee540 .functor AND 1, L_0x555db7dede80, L_0x555db7dee270, C4<1>, C4<1>;
v0x555db6fc1a40_0 .net "S", 0 0, L_0x555db7dee3b0;  alias, 1 drivers
v0x555db6fc1ae0_0 .net "a", 0 0, L_0x555db7dede80;  alias, 1 drivers
v0x555db6fc1690_0 .net "b", 0 0, L_0x555db7dee270;  alias, 1 drivers
v0x555db6fc0ac0_0 .net "cout", 0 0, L_0x555db7dee540;  alias, 1 drivers
S_0x555db7074100 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db716eda0;
 .timescale 0 0;
P_0x555db6fbfda0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db70a3cf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7074100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7deec80 .functor OR 1, L_0x555db7deea20, L_0x555db7deebf0, C4<0>, C4<0>;
v0x555db6fb5720_0 .net "S", 0 0, L_0x555db7deeab0;  1 drivers
v0x555db6fb4830_0 .net "a", 0 0, L_0x555db7deedc0;  1 drivers
v0x555db6fb4480_0 .net "b", 0 0, L_0x555db7def000;  1 drivers
v0x555db6fb38b0_0 .net "cin", 0 0, L_0x555db7dee5d0;  alias, 1 drivers
v0x555db6fb2f30_0 .net "cout", 0 0, L_0x555db7deec80;  alias, 1 drivers
v0x555db6fb2a90_0 .net "cout1", 0 0, L_0x555db7deea20;  1 drivers
v0x555db6fb2b30_0 .net "cout2", 0 0, L_0x555db7deebf0;  1 drivers
v0x555db6fab7c0_0 .net "s1", 0 0, L_0x555db7dee970;  1 drivers
S_0x555db708dc50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70a3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dee970 .functor XOR 1, L_0x555db7deedc0, L_0x555db7def000, C4<0>, C4<0>;
L_0x555db7deea20 .functor AND 1, L_0x555db7deedc0, L_0x555db7def000, C4<1>, C4<1>;
v0x555db6fba1c0_0 .net "S", 0 0, L_0x555db7dee970;  alias, 1 drivers
v0x555db6fba260_0 .net "a", 0 0, L_0x555db7deedc0;  alias, 1 drivers
v0x555db6fb95f0_0 .net "b", 0 0, L_0x555db7def000;  alias, 1 drivers
v0x555db6fb8c70_0 .net "cout", 0 0, L_0x555db7deea20;  alias, 1 drivers
S_0x555db707f720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70a3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7deeab0 .functor XOR 1, L_0x555db7dee5d0, L_0x555db7dee970, C4<0>, C4<0>;
L_0x555db7deebf0 .functor AND 1, L_0x555db7dee5d0, L_0x555db7dee970, C4<1>, C4<1>;
v0x555db6fb8870_0 .net "S", 0 0, L_0x555db7deeab0;  alias, 1 drivers
v0x555db6fb8910_0 .net "a", 0 0, L_0x555db7dee5d0;  alias, 1 drivers
v0x555db6fb81b0_0 .net "b", 0 0, L_0x555db7dee970;  alias, 1 drivers
v0x555db6fb60a0_0 .net "cout", 0 0, L_0x555db7deebf0;  alias, 1 drivers
S_0x555db7066720 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db716eda0;
 .timescale 0 0;
P_0x555db6fb4580 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db70432e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7066720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7def4f0 .functor OR 1, L_0x555db7def2d0, L_0x555db7def460, C4<0>, C4<0>;
v0x555db6fa6f50_0 .net "S", 0 0, L_0x555db7def360;  1 drivers
v0x555db6fa5510_0 .net "a", 0 0, L_0x555db7def630;  1 drivers
v0x555db6fa4850_0 .net "b", 0 0, L_0x555db7def760;  1 drivers
v0x555db6fa3ed0_0 .net "cin", 0 0, L_0x555db7deec80;  alias, 1 drivers
v0x555db6fa3a30_0 .net "cout", 0 0, L_0x555db7def4f0;  alias, 1 drivers
v0x555db6f9b690_0 .net "cout1", 0 0, L_0x555db7def2d0;  1 drivers
v0x555db6f9b730_0 .net "cout2", 0 0, L_0x555db7def460;  1 drivers
v0x555db6f9a4a0_0 .net "s1", 0 0, L_0x555db7def220;  1 drivers
S_0x555db705bd20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70432e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7def220 .functor XOR 1, L_0x555db7def630, L_0x555db7def760, C4<0>, C4<0>;
L_0x555db7def2d0 .functor AND 1, L_0x555db7def630, L_0x555db7def760, C4<1>, C4<1>;
v0x555db6fa6620_0 .net "S", 0 0, L_0x555db7def220;  alias, 1 drivers
v0x555db6fa66c0_0 .net "a", 0 0, L_0x555db7def630;  alias, 1 drivers
v0x555db6fa9c60_0 .net "b", 0 0, L_0x555db7def760;  alias, 1 drivers
v0x555db6fa69b0_0 .net "cout", 0 0, L_0x555db7def2d0;  alias, 1 drivers
S_0x555db704fa00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70432e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7def360 .functor XOR 1, L_0x555db7deec80, L_0x555db7def220, C4<0>, C4<0>;
L_0x555db7def460 .functor AND 1, L_0x555db7deec80, L_0x555db7def220, C4<1>, C4<1>;
v0x555db6fa9490_0 .net "S", 0 0, L_0x555db7def360;  alias, 1 drivers
v0x555db6fa9530_0 .net "a", 0 0, L_0x555db7deec80;  alias, 1 drivers
v0x555db6fa7d70_0 .net "b", 0 0, L_0x555db7def220;  alias, 1 drivers
v0x555db6fa73f0_0 .net "cout", 0 0, L_0x555db7def460;  alias, 1 drivers
S_0x555db7049cc0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db716eda0;
 .timescale 0 0;
P_0x555db6fa4950 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db703afa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7049cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7defc00 .functor OR 1, L_0x555db7def950, L_0x555db7defb70, C4<0>, C4<0>;
v0x555db6f9fda0_0 .net "S", 0 0, L_0x555db7def9e0;  1 drivers
v0x555db6f9f900_0 .net "a", 0 0, L_0x555db7defd00;  1 drivers
v0x555db6f9dec0_0 .net "b", 0 0, L_0x555db7defe30;  1 drivers
v0x555db6f9d200_0 .net "cin", 0 0, L_0x555db7def4f0;  alias, 1 drivers
v0x555db6f9c880_0 .net "cout", 0 0, L_0x555db7defc00;  alias, 1 drivers
v0x555db7016c00_0 .net "cout1", 0 0, L_0x555db7def950;  1 drivers
v0x555db7016ca0_0 .net "cout2", 0 0, L_0x555db7defb70;  1 drivers
v0x555db701d250_0 .net "s1", 0 0, L_0x555db7def1b0;  1 drivers
S_0x555db7033950 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db703afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7def1b0 .functor XOR 1, L_0x555db7defd00, L_0x555db7defe30, C4<0>, C4<0>;
L_0x555db7def950 .functor AND 1, L_0x555db7defd00, L_0x555db7defe30, C4<1>, C4<1>;
v0x555db6f99e40_0 .net "S", 0 0, L_0x555db7def1b0;  alias, 1 drivers
v0x555db6f99ee0_0 .net "a", 0 0, L_0x555db7defd00;  alias, 1 drivers
v0x555db6f9efd0_0 .net "b", 0 0, L_0x555db7defe30;  alias, 1 drivers
v0x555db6fa2610_0 .net "cout", 0 0, L_0x555db7def950;  alias, 1 drivers
S_0x555db7029c00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db703afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7def9e0 .functor XOR 1, L_0x555db7def4f0, L_0x555db7def1b0, C4<0>, C4<0>;
L_0x555db7defb70 .functor AND 1, L_0x555db7def4f0, L_0x555db7def1b0, C4<1>, C4<1>;
v0x555db6f9f360_0 .net "S", 0 0, L_0x555db7def9e0;  alias, 1 drivers
v0x555db6f9f400_0 .net "a", 0 0, L_0x555db7def4f0;  alias, 1 drivers
v0x555db6fa1e40_0 .net "b", 0 0, L_0x555db7def1b0;  alias, 1 drivers
v0x555db6fa0720_0 .net "cout", 0 0, L_0x555db7defb70;  alias, 1 drivers
S_0x555db7010240 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db74a1990 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7de4d40 .functor NOT 5, L_0x555db7de4c10, C4<00000>, C4<00000>, C4<00000>;
v0x555db6f7e530_0 .net "cout", 0 0, L_0x555db7de7460;  1 drivers
v0x555db6f7c780_0 .net "i", 4 0, L_0x555db7de4c10;  alias, 1 drivers
v0x555db6f7c840_0 .net "o", 4 0, L_0x555db7de7330;  alias, 1 drivers
v0x555db6f7be00_0 .net "temp2", 4 0, L_0x555db7de4d40;  1 drivers
S_0x555db6fece00 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7010240;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db74d1960 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55bd118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7de73d0 .functor BUFZ 1, L_0x7f49c55bd118, C4<0>, C4<0>, C4<0>;
L_0x555db7de7460 .functor BUFZ 1, L_0x555db7de6fd0, C4<0>, C4<0>, C4<0>;
v0x555db6f85ac0_0 .net "S", 4 0, L_0x555db7de7330;  alias, 1 drivers
v0x555db6f83d10_0 .net "a", 4 0, L_0x555db7de4d40;  alias, 1 drivers
L_0x7f49c55bd0d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db6f83390_0 .net "b", 4 0, L_0x7f49c55bd0d0;  1 drivers
v0x555db6f815e0 .array "carry", 0 5;
v0x555db6f815e0_0 .net v0x555db6f815e0 0, 0 0, L_0x555db7de73d0; 1 drivers
v0x555db6f815e0_1 .net v0x555db6f815e0 1, 0 0, L_0x555db7de5320; 1 drivers
v0x555db6f815e0_2 .net v0x555db6f815e0 2, 0 0, L_0x555db7de59d0; 1 drivers
v0x555db6f815e0_3 .net v0x555db6f815e0 3, 0 0, L_0x555db7de6140; 1 drivers
v0x555db6f815e0_4 .net v0x555db6f815e0 4, 0 0, L_0x555db7de6840; 1 drivers
v0x555db6f815e0_5 .net v0x555db6f815e0 5, 0 0, L_0x555db7de6fd0; 1 drivers
v0x555db6f80c60_0 .net "cin", 0 0, L_0x7f49c55bd118;  1 drivers
v0x555db6f7eeb0_0 .net "cout", 0 0, L_0x555db7de7460;  alias, 1 drivers
L_0x555db7de5460 .part L_0x555db7de4d40, 0, 1;
L_0x555db7de55b0 .part L_0x7f49c55bd0d0, 0, 1;
L_0x555db7de5b10 .part L_0x555db7de4d40, 1, 1;
L_0x555db7de5cd0 .part L_0x7f49c55bd0d0, 1, 1;
L_0x555db7de6280 .part L_0x555db7de4d40, 2, 1;
L_0x555db7de63b0 .part L_0x7f49c55bd0d0, 2, 1;
L_0x555db7de6980 .part L_0x555db7de4d40, 3, 1;
L_0x555db7de6ab0 .part L_0x7f49c55bd0d0, 3, 1;
L_0x555db7de70d0 .part L_0x555db7de4d40, 4, 1;
L_0x555db7de7200 .part L_0x7f49c55bd0d0, 4, 1;
LS_0x555db7de7330_0_0 .concat8 [ 1 1 1 1], L_0x555db7de5070, L_0x555db7de5800, L_0x555db7de5f20, L_0x555db7de6620;
LS_0x555db7de7330_0_4 .concat8 [ 1 0 0 0], L_0x555db7de6e00;
L_0x555db7de7330 .concat8 [ 4 1 0 0], LS_0x555db7de7330_0_0, LS_0x555db7de7330_0_4;
S_0x555db7005840 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6fece00;
 .timescale 0 0;
P_0x555db74b3190 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6ff9520 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7005840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de5320 .functor OR 1, L_0x555db7de4f90, L_0x555db7de5200, C4<0>, C4<0>;
v0x555db7012da0_0 .net "S", 0 0, L_0x555db7de5070;  1 drivers
v0x555db70129f0_0 .net "a", 0 0, L_0x555db7de5460;  1 drivers
v0x555db7011e20_0 .net "b", 0 0, L_0x555db7de55b0;  1 drivers
v0x555db7011540_0 .net "cin", 0 0, L_0x555db7de73d0;  alias, 1 drivers
v0x555db71e2d40_0 .net "cout", 0 0, L_0x555db7de5320;  alias, 1 drivers
v0x555db71e2de0_0 .net "cout1", 0 0, L_0x555db7de4f90;  1 drivers
v0x555db71edfb0_0 .net "cout2", 0 0, L_0x555db7de5200;  1 drivers
v0x555db71e30d0_0 .net "s1", 0 0, L_0x555db7de4e40;  1 drivers
S_0x555db6ff37e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ff9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de4e40 .functor XOR 1, L_0x555db7de5460, L_0x555db7de55b0, C4<0>, C4<0>;
L_0x555db7de4f90 .functor AND 1, L_0x555db7de5460, L_0x555db7de55b0, C4<1>, C4<1>;
v0x555db70182b0_0 .net "S", 0 0, L_0x555db7de4e40;  alias, 1 drivers
v0x555db7018350_0 .net "a", 0 0, L_0x555db7de5460;  alias, 1 drivers
v0x555db7017930_0 .net "b", 0 0, L_0x555db7de55b0;  alias, 1 drivers
v0x555db7017490_0 .net "cout", 0 0, L_0x555db7de4f90;  alias, 1 drivers
S_0x555db6fe4ac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ff9520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de5070 .functor XOR 1, L_0x555db7de73d0, L_0x555db7de4e40, C4<0>, C4<0>;
L_0x555db7de5200 .functor AND 1, L_0x555db7de73d0, L_0x555db7de4e40, C4<1>, C4<1>;
v0x555db7014760_0 .net "S", 0 0, L_0x555db7de5070;  alias, 1 drivers
v0x555db7014800_0 .net "a", 0 0, L_0x555db7de73d0;  alias, 1 drivers
v0x555db7013de0_0 .net "b", 0 0, L_0x555db7de4e40;  alias, 1 drivers
v0x555db7013690_0 .net "cout", 0 0, L_0x555db7de5200;  alias, 1 drivers
S_0x555db6fdd470 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6fece00;
 .timescale 0 0;
P_0x555db7011f20 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6fd47a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fdd470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de59d0 .functor OR 1, L_0x555db7de5770, L_0x555db7de5940, C4<0>, C4<0>;
v0x555db71e6080_0 .net "S", 0 0, L_0x555db7de5800;  1 drivers
v0x555db71e6140_0 .net "a", 0 0, L_0x555db7de5b10;  1 drivers
v0x555db71e5190_0 .net "b", 0 0, L_0x555db7de5cd0;  1 drivers
v0x555db71e4de0_0 .net "cin", 0 0, L_0x555db7de5320;  alias, 1 drivers
v0x555db71e4210_0 .net "cout", 0 0, L_0x555db7de59d0;  alias, 1 drivers
v0x555db71e39d0_0 .net "cout1", 0 0, L_0x555db7de5770;  1 drivers
v0x555db71e3a70_0 .net "cout2", 0 0, L_0x555db7de5940;  1 drivers
v0x555db71e35d0_0 .net "s1", 0 0, L_0x555db7de56e0;  1 drivers
S_0x555db6fb1360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6fd47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de56e0 .functor XOR 1, L_0x555db7de5b10, L_0x555db7de5cd0, C4<0>, C4<0>;
L_0x555db7de5770 .functor AND 1, L_0x555db7de5b10, L_0x555db7de5cd0, C4<1>, C4<1>;
v0x555db71ed880_0 .net "S", 0 0, L_0x555db7de56e0;  alias, 1 drivers
v0x555db71ed920_0 .net "a", 0 0, L_0x555db7de5b10;  alias, 1 drivers
v0x555db71eb860_0 .net "b", 0 0, L_0x555db7de5cd0;  alias, 1 drivers
v0x555db71eaee0_0 .net "cout", 0 0, L_0x555db7de5770;  alias, 1 drivers
S_0x555db6fc9da0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6fd47a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de5800 .functor XOR 1, L_0x555db7de5320, L_0x555db7de56e0, C4<0>, C4<0>;
L_0x555db7de5940 .functor AND 1, L_0x555db7de5320, L_0x555db7de56e0, C4<1>, C4<1>;
v0x555db71e9130_0 .net "S", 0 0, L_0x555db7de5800;  alias, 1 drivers
v0x555db71e91d0_0 .net "a", 0 0, L_0x555db7de5320;  alias, 1 drivers
v0x555db71e87b0_0 .net "b", 0 0, L_0x555db7de56e0;  alias, 1 drivers
v0x555db71e6a00_0 .net "cout", 0 0, L_0x555db7de5940;  alias, 1 drivers
S_0x555db6fbda80 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6fece00;
 .timescale 0 0;
P_0x555db71e5290 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6fb7d40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fbda80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de6140 .functor OR 1, L_0x555db7de5e90, L_0x555db7de60b0, C4<0>, C4<0>;
v0x555db71dd0b0_0 .net "S", 0 0, L_0x555db7de5f20;  1 drivers
v0x555db71dd170_0 .net "a", 0 0, L_0x555db7de6280;  1 drivers
v0x555db71dc850_0 .net "b", 0 0, L_0x555db7de63b0;  1 drivers
v0x555db71db900_0 .net "cin", 0 0, L_0x555db7de59d0;  alias, 1 drivers
v0x555db71daf80_0 .net "cout", 0 0, L_0x555db7de6140;  alias, 1 drivers
v0x555db71da830_0 .net "cout1", 0 0, L_0x555db7de5e90;  1 drivers
v0x555db71da8d0_0 .net "cout2", 0 0, L_0x555db7de60b0;  1 drivers
v0x555db71d9f40_0 .net "s1", 0 0, L_0x555db7de5e00;  1 drivers
S_0x555db6fa9020 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6fb7d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de5e00 .functor XOR 1, L_0x555db7de6280, L_0x555db7de63b0, C4<0>, C4<0>;
L_0x555db7de5e90 .functor AND 1, L_0x555db7de6280, L_0x555db7de63b0, C4<1>, C4<1>;
v0x555db71e0a00_0 .net "S", 0 0, L_0x555db7de5e00;  alias, 1 drivers
v0x555db71e0aa0_0 .net "a", 0 0, L_0x555db7de6280;  alias, 1 drivers
v0x555db71e0080_0 .net "b", 0 0, L_0x555db7de63b0;  alias, 1 drivers
v0x555db71df930_0 .net "cout", 0 0, L_0x555db7de5e90;  alias, 1 drivers
S_0x555db6fa19d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6fb7d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de5f20 .functor XOR 1, L_0x555db7de59d0, L_0x555db7de5e00, C4<0>, C4<0>;
L_0x555db7de60b0 .functor AND 1, L_0x555db7de59d0, L_0x555db7de5e00, C4<1>, C4<1>;
v0x555db71df0d0_0 .net "S", 0 0, L_0x555db7de5f20;  alias, 1 drivers
v0x555db71df170_0 .net "a", 0 0, L_0x555db7de59d0;  alias, 1 drivers
v0x555db71de180_0 .net "b", 0 0, L_0x555db7de5e00;  alias, 1 drivers
v0x555db71dd800_0 .net "cout", 0 0, L_0x555db7de60b0;  alias, 1 drivers
S_0x555db701c6b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6fece00;
 .timescale 0 0;
P_0x555db71dc950 .param/l "i" 0 3 28, +C4<011>;
S_0x555db71ed460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db701c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de6840 .functor OR 1, L_0x555db7de6590, L_0x555db7de67b0, C4<0>, C4<0>;
v0x555db6f4a040_0 .net "S", 0 0, L_0x555db7de6620;  1 drivers
v0x555db6c987c0_0 .net "a", 0 0, L_0x555db7de6980;  1 drivers
v0x555db6f04ae0_0 .net "b", 0 0, L_0x555db7de6ab0;  1 drivers
v0x555db6c98520_0 .net "cin", 0 0, L_0x555db7de6140;  alias, 1 drivers
v0x555db6f97690_0 .net "cout", 0 0, L_0x555db7de6840;  alias, 1 drivers
v0x555db6f96d10_0 .net "cout1", 0 0, L_0x555db7de6590;  1 drivers
v0x555db6f96db0_0 .net "cout2", 0 0, L_0x555db7de67b0;  1 drivers
v0x555db6f94f60_0 .net "s1", 0 0, L_0x555db7de64e0;  1 drivers
S_0x555db6f1b620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71ed460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de64e0 .functor XOR 1, L_0x555db7de6980, L_0x555db7de6ab0, C4<0>, C4<0>;
L_0x555db7de6590 .functor AND 1, L_0x555db7de6980, L_0x555db7de6ab0, C4<1>, C4<1>;
v0x555db71d9b90_0 .net "S", 0 0, L_0x555db7de64e0;  alias, 1 drivers
v0x555db71d9c30_0 .net "a", 0 0, L_0x555db7de6980;  alias, 1 drivers
v0x555db71d9060_0 .net "b", 0 0, L_0x555db7de6ab0;  alias, 1 drivers
v0x555db71d8820_0 .net "cout", 0 0, L_0x555db7de6590;  alias, 1 drivers
S_0x555db6f48480 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71ed460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de6620 .functor XOR 1, L_0x555db7de6140, L_0x555db7de64e0, C4<0>, C4<0>;
L_0x555db7de67b0 .functor AND 1, L_0x555db7de6140, L_0x555db7de64e0, C4<1>, C4<1>;
v0x555db6db7b30_0 .net "S", 0 0, L_0x555db7de6620;  alias, 1 drivers
v0x555db6db7bd0_0 .net "a", 0 0, L_0x555db7de6140;  alias, 1 drivers
v0x555db6f99530_0 .net "b", 0 0, L_0x555db7de64e0;  alias, 1 drivers
v0x555db6f71e80_0 .net "cout", 0 0, L_0x555db7de67b0;  alias, 1 drivers
S_0x555db6f30670 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db6fece00;
 .timescale 0 0;
P_0x555db7496490 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db6f04020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f30670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7de6fd0 .functor OR 1, L_0x555db7de6d70, L_0x555db7de6f40, C4<0>, C4<0>;
v0x555db6f8d050_0 .net "S", 0 0, L_0x555db7de6e00;  1 drivers
v0x555db6f8d110_0 .net "a", 0 0, L_0x555db7de70d0;  1 drivers
v0x555db6f8b2a0_0 .net "b", 0 0, L_0x555db7de7200;  1 drivers
v0x555db6f8a920_0 .net "cin", 0 0, L_0x555db7de6840;  alias, 1 drivers
v0x555db6f88b70_0 .net "cout", 0 0, L_0x555db7de6fd0;  alias, 1 drivers
v0x555db6f881f0_0 .net "cout1", 0 0, L_0x555db7de6d70;  1 drivers
v0x555db6f88290_0 .net "cout2", 0 0, L_0x555db7de6f40;  1 drivers
v0x555db6f86440_0 .net "s1", 0 0, L_0x555db7de6cc0;  1 drivers
S_0x555db6ec00b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f04020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de6cc0 .functor XOR 1, L_0x555db7de70d0, L_0x555db7de7200, C4<0>, C4<0>;
L_0x555db7de6d70 .functor AND 1, L_0x555db7de70d0, L_0x555db7de7200, C4<1>, C4<1>;
v0x555db6f945e0_0 .net "S", 0 0, L_0x555db7de6cc0;  alias, 1 drivers
v0x555db6f94680_0 .net "a", 0 0, L_0x555db7de70d0;  alias, 1 drivers
v0x555db6f92830_0 .net "b", 0 0, L_0x555db7de7200;  alias, 1 drivers
v0x555db6f91eb0_0 .net "cout", 0 0, L_0x555db7de6d70;  alias, 1 drivers
S_0x555db6eefca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f04020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7de6e00 .functor XOR 1, L_0x555db7de6840, L_0x555db7de6cc0, C4<0>, C4<0>;
L_0x555db7de6f40 .functor AND 1, L_0x555db7de6840, L_0x555db7de6cc0, C4<1>, C4<1>;
v0x555db6f90100_0 .net "S", 0 0, L_0x555db7de6e00;  alias, 1 drivers
v0x555db6f901a0_0 .net "a", 0 0, L_0x555db7de6840;  alias, 1 drivers
v0x555db6f8f780_0 .net "b", 0 0, L_0x555db7de6cc0;  alias, 1 drivers
v0x555db6f8d9d0_0 .net "cout", 0 0, L_0x555db7de6f40;  alias, 1 drivers
S_0x555db6ed9c00 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db6e18c20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f8f880 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55bd3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7df3df0 .functor BUFZ 1, L_0x7f49c55bd3e8, C4<0>, C4<0>, C4<0>;
L_0x555db7df3e80 .functor BUFZ 1, L_0x555db7df3960, C4<0>, C4<0>, C4<0>;
v0x555db6f27420_0 .net "S", 7 0, L_0x555db7df3d50;  alias, 1 drivers
v0x555db6f26aa0_0 .net "a", 7 0, L_0x555db7defff0;  alias, 1 drivers
v0x555db6f24cf0_0 .net "b", 7 0, L_0x555db7dec320;  alias, 1 drivers
v0x555db6f24370 .array "carry", 0 8;
v0x555db6f24370_0 .net v0x555db6f24370 0, 0 0, L_0x555db7df3df0; 1 drivers
v0x555db6f24370_1 .net v0x555db6f24370 1, 0 0, L_0x555db7df06e0; 1 drivers
v0x555db6f24370_2 .net v0x555db6f24370 2, 0 0, L_0x555db7df0e40; 1 drivers
v0x555db6f24370_3 .net v0x555db6f24370 3, 0 0, L_0x555db7df1560; 1 drivers
v0x555db6f24370_4 .net v0x555db6f24370 4, 0 0, L_0x555db7df1c60; 1 drivers
v0x555db6f24370_5 .net v0x555db6f24370 5, 0 0, L_0x555db7df23b0; 1 drivers
v0x555db6f24370_6 .net v0x555db6f24370 6, 0 0, L_0x555db7df2ae0; 1 drivers
v0x555db6f24370_7 .net v0x555db6f24370 7, 0 0, L_0x555db7df32d0; 1 drivers
v0x555db6f24370_8 .net v0x555db6f24370 8, 0 0, L_0x555db7df3960; 1 drivers
v0x555db6f225c0_0 .net "cin", 0 0, L_0x7f49c55bd3e8;  1 drivers
v0x555db6f21c40_0 .net "cout", 0 0, L_0x555db7df3e80;  alias, 1 drivers
L_0x555db7df0820 .part L_0x555db7defff0, 0, 1;
L_0x555db7df0a00 .part L_0x555db7dec320, 0, 1;
L_0x555db7df0f80 .part L_0x555db7defff0, 1, 1;
L_0x555db7df10b0 .part L_0x555db7dec320, 1, 1;
L_0x555db7df16a0 .part L_0x555db7defff0, 2, 1;
L_0x555db7df17d0 .part L_0x555db7dec320, 2, 1;
L_0x555db7df1da0 .part L_0x555db7defff0, 3, 1;
L_0x555db7df1ed0 .part L_0x555db7dec320, 3, 1;
L_0x555db7df24f0 .part L_0x555db7defff0, 4, 1;
L_0x555db7df2730 .part L_0x555db7dec320, 4, 1;
L_0x555db7df2c20 .part L_0x555db7defff0, 5, 1;
L_0x555db7df2d50 .part L_0x555db7dec320, 5, 1;
L_0x555db7df3410 .part L_0x555db7defff0, 6, 1;
L_0x555db7df3540 .part L_0x555db7dec320, 6, 1;
L_0x555db7df3a60 .part L_0x555db7defff0, 7, 1;
L_0x555db7df3b90 .part L_0x555db7dec320, 7, 1;
LS_0x555db7df3d50_0_0 .concat8 [ 1 1 1 1], L_0x555db7df0430, L_0x555db7df0c70, L_0x555db7df1390, L_0x555db7df1a40;
LS_0x555db7df3d50_0_4 .concat8 [ 1 1 1 1], L_0x555db7df2190, L_0x555db7df2910, L_0x555db7df3140, L_0x555db7df3740;
L_0x555db7df3d50 .concat8 [ 4 4 0 0], LS_0x555db7df3d50_0_0, LS_0x555db7df3d50_0_4;
S_0x555db6ecb6d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6ed9c00;
 .timescale 0 0;
P_0x555db7478390 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6eb26d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ecb6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df06e0 .functor OR 1, L_0x555db7df0350, L_0x555db7df05c0, C4<0>, C4<0>;
v0x555db6f738f0_0 .net "S", 0 0, L_0x555db7df0430;  1 drivers
v0x555db6f73540_0 .net "a", 0 0, L_0x555db7df0820;  1 drivers
v0x555db6f72ba0_0 .net "b", 0 0, L_0x555db7df0a00;  1 drivers
v0x555db6f724a0_0 .net "cin", 0 0, L_0x555db7df3df0;  alias, 1 drivers
v0x555db6f72140_0 .net "cout", 0 0, L_0x555db7df06e0;  alias, 1 drivers
v0x555db6f721e0_0 .net "cout1", 0 0, L_0x555db7df0350;  1 drivers
v0x555db6f1c040_0 .net "cout2", 0 0, L_0x555db7df05c0;  1 drivers
v0x555db6f04f00_0 .net "s1", 0 0, L_0x555db7df0200;  1 drivers
S_0x555db6e8f290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6eb26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df0200 .functor XOR 1, L_0x555db7df0820, L_0x555db7df0a00, C4<0>, C4<0>;
L_0x555db7df0350 .functor AND 1, L_0x555db7df0820, L_0x555db7df0a00, C4<1>, C4<1>;
v0x555db6f7a050_0 .net "S", 0 0, L_0x555db7df0200;  alias, 1 drivers
v0x555db6f7a0f0_0 .net "a", 0 0, L_0x555db7df0820;  alias, 1 drivers
v0x555db6f796d0_0 .net "b", 0 0, L_0x555db7df0a00;  alias, 1 drivers
v0x555db6f77920_0 .net "cout", 0 0, L_0x555db7df0350;  alias, 1 drivers
S_0x555db6ea7cd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6eb26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df0430 .functor XOR 1, L_0x555db7df3df0, L_0x555db7df0200, C4<0>, C4<0>;
L_0x555db7df05c0 .functor AND 1, L_0x555db7df3df0, L_0x555db7df0200, C4<1>, C4<1>;
v0x555db6f76fa0_0 .net "S", 0 0, L_0x555db7df0430;  alias, 1 drivers
v0x555db6f77060_0 .net "a", 0 0, L_0x555db7df3df0;  alias, 1 drivers
v0x555db6f751f0_0 .net "b", 0 0, L_0x555db7df0200;  alias, 1 drivers
v0x555db6f74870_0 .net "cout", 0 0, L_0x555db7df05c0;  alias, 1 drivers
S_0x555db6e9b9b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6ed9c00;
 .timescale 0 0;
P_0x555db6f72ca0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6e95c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e9b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df0e40 .functor OR 1, L_0x555db7df0be0, L_0x555db7df0db0, C4<0>, C4<0>;
v0x555db6f14200_0 .net "S", 0 0, L_0x555db7df0c70;  1 drivers
v0x555db6f142c0_0 .net "a", 0 0, L_0x555db7df0f80;  1 drivers
v0x555db6f12450_0 .net "b", 0 0, L_0x555db7df10b0;  1 drivers
v0x555db6f11ad0_0 .net "cin", 0 0, L_0x555db7df06e0;  alias, 1 drivers
v0x555db6f0fd20_0 .net "cout", 0 0, L_0x555db7df0e40;  alias, 1 drivers
v0x555db6f0f3a0_0 .net "cout1", 0 0, L_0x555db7df0be0;  1 drivers
v0x555db6f0f440_0 .net "cout2", 0 0, L_0x555db7df0db0;  1 drivers
v0x555db6f0d5f0_0 .net "s1", 0 0, L_0x555db7df0b30;  1 drivers
S_0x555db6e86f50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e95c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df0b30 .functor XOR 1, L_0x555db7df0f80, L_0x555db7df10b0, C4<0>, C4<0>;
L_0x555db7df0be0 .functor AND 1, L_0x555db7df0f80, L_0x555db7df10b0, C4<1>, C4<1>;
v0x555db6f1b9a0_0 .net "S", 0 0, L_0x555db7df0b30;  alias, 1 drivers
v0x555db6f1ba40_0 .net "a", 0 0, L_0x555db7df0f80;  alias, 1 drivers
v0x555db6f199e0_0 .net "b", 0 0, L_0x555db7df10b0;  alias, 1 drivers
v0x555db6f19060_0 .net "cout", 0 0, L_0x555db7df0be0;  alias, 1 drivers
S_0x555db6e7f900 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e95c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df0c70 .functor XOR 1, L_0x555db7df06e0, L_0x555db7df0b30, C4<0>, C4<0>;
L_0x555db7df0db0 .functor AND 1, L_0x555db7df06e0, L_0x555db7df0b30, C4<1>, C4<1>;
v0x555db6f172b0_0 .net "S", 0 0, L_0x555db7df0c70;  alias, 1 drivers
v0x555db6f17350_0 .net "a", 0 0, L_0x555db7df06e0;  alias, 1 drivers
v0x555db6f16930_0 .net "b", 0 0, L_0x555db7df0b30;  alias, 1 drivers
v0x555db6f14b80_0 .net "cout", 0 0, L_0x555db7df0db0;  alias, 1 drivers
S_0x555db6e75bb0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6ed9c00;
 .timescale 0 0;
P_0x555db6f12550 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6e5c1f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e75bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df1560 .functor OR 1, L_0x555db7df1300, L_0x555db7df14d0, C4<0>, C4<0>;
v0x555db6f06b70_0 .net "S", 0 0, L_0x555db7df1390;  1 drivers
v0x555db6f06c30_0 .net "a", 0 0, L_0x555db7df16a0;  1 drivers
v0x555db6f06040_0 .net "b", 0 0, L_0x555db7df17d0;  1 drivers
v0x555db6f05800_0 .net "cin", 0 0, L_0x555db7df0e40;  alias, 1 drivers
v0x555db6f05400_0 .net "cout", 0 0, L_0x555db7df1560;  alias, 1 drivers
v0x555db6f6ffe0_0 .net "cout1", 0 0, L_0x555db7df1300;  1 drivers
v0x555db6f70080_0 .net "cout2", 0 0, L_0x555db7df14d0;  1 drivers
v0x555db6f6f660_0 .net "s1", 0 0, L_0x555db7df1270;  1 drivers
S_0x555db6e38db0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e5c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df1270 .functor XOR 1, L_0x555db7df16a0, L_0x555db7df17d0, C4<0>, C4<0>;
L_0x555db7df1300 .functor AND 1, L_0x555db7df16a0, L_0x555db7df17d0, C4<1>, C4<1>;
v0x555db6f0cc70_0 .net "S", 0 0, L_0x555db7df1270;  alias, 1 drivers
v0x555db6f0cd10_0 .net "a", 0 0, L_0x555db7df16a0;  alias, 1 drivers
v0x555db6f0aec0_0 .net "b", 0 0, L_0x555db7df17d0;  alias, 1 drivers
v0x555db6f0a540_0 .net "cout", 0 0, L_0x555db7df1300;  alias, 1 drivers
S_0x555db6e517f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e5c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df1390 .functor XOR 1, L_0x555db7df0e40, L_0x555db7df1270, C4<0>, C4<0>;
L_0x555db7df14d0 .functor AND 1, L_0x555db7df0e40, L_0x555db7df1270, C4<1>, C4<1>;
v0x555db6f08790_0 .net "S", 0 0, L_0x555db7df1390;  alias, 1 drivers
v0x555db6f08830_0 .net "a", 0 0, L_0x555db7df0e40;  alias, 1 drivers
v0x555db6f07e10_0 .net "b", 0 0, L_0x555db7df1270;  alias, 1 drivers
v0x555db6f06f20_0 .net "cout", 0 0, L_0x555db7df14d0;  alias, 1 drivers
S_0x555db6e454d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6ed9c00;
 .timescale 0 0;
P_0x555db6f06140 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6e3f790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e454d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df1c60 .functor OR 1, L_0x555db7df19b0, L_0x555db7df1bd0, C4<0>, C4<0>;
v0x555db6f66320_0 .net "S", 0 0, L_0x555db7df1a40;  1 drivers
v0x555db6f659a0_0 .net "a", 0 0, L_0x555db7df1da0;  1 drivers
v0x555db6f63bf0_0 .net "b", 0 0, L_0x555db7df1ed0;  1 drivers
v0x555db6f63270_0 .net "cin", 0 0, L_0x555db7df1560;  alias, 1 drivers
v0x555db6f614c0_0 .net "cout", 0 0, L_0x555db7df1c60;  alias, 1 drivers
v0x555db6f60b40_0 .net "cout1", 0 0, L_0x555db7df19b0;  1 drivers
v0x555db6f60be0_0 .net "cout2", 0 0, L_0x555db7df1bd0;  1 drivers
v0x555db6f5ed90_0 .net "s1", 0 0, L_0x555db7df1900;  1 drivers
S_0x555db6e30a70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e3f790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df1900 .functor XOR 1, L_0x555db7df1da0, L_0x555db7df1ed0, C4<0>, C4<0>;
L_0x555db7df19b0 .functor AND 1, L_0x555db7df1da0, L_0x555db7df1ed0, C4<1>, C4<1>;
v0x555db6f6d8b0_0 .net "S", 0 0, L_0x555db7df1900;  alias, 1 drivers
v0x555db6f6d950_0 .net "a", 0 0, L_0x555db7df1da0;  alias, 1 drivers
v0x555db6f6cf30_0 .net "b", 0 0, L_0x555db7df1ed0;  alias, 1 drivers
v0x555db6f6b180_0 .net "cout", 0 0, L_0x555db7df19b0;  alias, 1 drivers
S_0x555db6e29420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e3f790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df1a40 .functor XOR 1, L_0x555db7df1560, L_0x555db7df1900, C4<0>, C4<0>;
L_0x555db7df1bd0 .functor AND 1, L_0x555db7df1560, L_0x555db7df1900, C4<1>, C4<1>;
v0x555db6f6a800_0 .net "S", 0 0, L_0x555db7df1a40;  alias, 1 drivers
v0x555db6f6a8a0_0 .net "a", 0 0, L_0x555db7df1560;  alias, 1 drivers
v0x555db6f68a50_0 .net "b", 0 0, L_0x555db7df1900;  alias, 1 drivers
v0x555db6f680d0_0 .net "cout", 0 0, L_0x555db7df1bd0;  alias, 1 drivers
S_0x555db6e20750 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db6ed9c00;
 .timescale 0 0;
P_0x555db7449d20 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db6dfd310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e20750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df23b0 .functor OR 1, L_0x555db7df2100, L_0x555db7df2320, C4<0>, C4<0>;
v0x555db6f56e80_0 .net "S", 0 0, L_0x555db7df2190;  1 drivers
v0x555db6f56f40_0 .net "a", 0 0, L_0x555db7df24f0;  1 drivers
v0x555db6f550d0_0 .net "b", 0 0, L_0x555db7df2730;  1 drivers
v0x555db6f54750_0 .net "cin", 0 0, L_0x555db7df1c60;  alias, 1 drivers
v0x555db6f529a0_0 .net "cout", 0 0, L_0x555db7df23b0;  alias, 1 drivers
v0x555db6f52020_0 .net "cout1", 0 0, L_0x555db7df2100;  1 drivers
v0x555db6f520c0_0 .net "cout2", 0 0, L_0x555db7df2320;  1 drivers
v0x555db6f50270_0 .net "s1", 0 0, L_0x555db7df2050;  1 drivers
S_0x555db6e15d50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6dfd310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df2050 .functor XOR 1, L_0x555db7df24f0, L_0x555db7df2730, C4<0>, C4<0>;
L_0x555db7df2100 .functor AND 1, L_0x555db7df24f0, L_0x555db7df2730, C4<1>, C4<1>;
v0x555db6f5e410_0 .net "S", 0 0, L_0x555db7df2050;  alias, 1 drivers
v0x555db6f5e4b0_0 .net "a", 0 0, L_0x555db7df24f0;  alias, 1 drivers
v0x555db6f5c660_0 .net "b", 0 0, L_0x555db7df2730;  alias, 1 drivers
v0x555db6f5bce0_0 .net "cout", 0 0, L_0x555db7df2100;  alias, 1 drivers
S_0x555db6e09a30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6dfd310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df2190 .functor XOR 1, L_0x555db7df1c60, L_0x555db7df2050, C4<0>, C4<0>;
L_0x555db7df2320 .functor AND 1, L_0x555db7df1c60, L_0x555db7df2050, C4<1>, C4<1>;
v0x555db6f59f30_0 .net "S", 0 0, L_0x555db7df2190;  alias, 1 drivers
v0x555db6f59fd0_0 .net "a", 0 0, L_0x555db7df1c60;  alias, 1 drivers
v0x555db6f595b0_0 .net "b", 0 0, L_0x555db7df2050;  alias, 1 drivers
v0x555db6f57800_0 .net "cout", 0 0, L_0x555db7df2320;  alias, 1 drivers
S_0x555db6e03cf0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db6ed9c00;
 .timescale 0 0;
P_0x555db6f551d0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db6df4fd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e03cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df2ae0 .functor OR 1, L_0x555db7df2880, L_0x555db7df2a50, C4<0>, C4<0>;
v0x555db6f4a9e0_0 .net "S", 0 0, L_0x555db7df2910;  1 drivers
v0x555db6f4a5e0_0 .net "a", 0 0, L_0x555db7df2c20;  1 drivers
v0x555db6f48b40_0 .net "b", 0 0, L_0x555db7df2d50;  1 drivers
v0x555db6f30d60_0 .net "cin", 0 0, L_0x555db7df23b0;  alias, 1 drivers
v0x555db6f48800_0 .net "cout", 0 0, L_0x555db7df2ae0;  alias, 1 drivers
v0x555db6f46840_0 .net "cout1", 0 0, L_0x555db7df2880;  1 drivers
v0x555db6f468e0_0 .net "cout2", 0 0, L_0x555db7df2a50;  1 drivers
v0x555db6f45ec0_0 .net "s1", 0 0, L_0x555db7df27d0;  1 drivers
S_0x555db6ded980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6df4fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df27d0 .functor XOR 1, L_0x555db7df2c20, L_0x555db7df2d50, C4<0>, C4<0>;
L_0x555db7df2880 .functor AND 1, L_0x555db7df2c20, L_0x555db7df2d50, C4<1>, C4<1>;
v0x555db6f4f8f0_0 .net "S", 0 0, L_0x555db7df27d0;  alias, 1 drivers
v0x555db6f4f990_0 .net "a", 0 0, L_0x555db7df2c20;  alias, 1 drivers
v0x555db6f4db40_0 .net "b", 0 0, L_0x555db7df2d50;  alias, 1 drivers
v0x555db6f4d1c0_0 .net "cout", 0 0, L_0x555db7df2880;  alias, 1 drivers
S_0x555db6e68660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6df4fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df2910 .functor XOR 1, L_0x555db7df23b0, L_0x555db7df27d0, C4<0>, C4<0>;
L_0x555db7df2a50 .functor AND 1, L_0x555db7df23b0, L_0x555db7df27d0, C4<1>, C4<1>;
v0x555db6f4c240_0 .net "S", 0 0, L_0x555db7df2910;  alias, 1 drivers
v0x555db6f4c2e0_0 .net "a", 0 0, L_0x555db7df23b0;  alias, 1 drivers
v0x555db6f4be90_0 .net "b", 0 0, L_0x555db7df27d0;  alias, 1 drivers
v0x555db6f4b2c0_0 .net "cout", 0 0, L_0x555db7df2a50;  alias, 1 drivers
S_0x555db6de3d60 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db6ed9c00;
 .timescale 0 0;
P_0x555db6f48c40 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db6db6d40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6de3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df32d0 .functor OR 1, L_0x555db7df30b0, L_0x555db7df3240, C4<0>, C4<0>;
v0x555db6f3cb80_0 .net "S", 0 0, L_0x555db7df3140;  1 drivers
v0x555db6f3c200_0 .net "a", 0 0, L_0x555db7df3410;  1 drivers
v0x555db6f3a450_0 .net "b", 0 0, L_0x555db7df3540;  1 drivers
v0x555db6f39ad0_0 .net "cin", 0 0, L_0x555db7df2ae0;  alias, 1 drivers
v0x555db6f37d20_0 .net "cout", 0 0, L_0x555db7df32d0;  alias, 1 drivers
v0x555db6f373a0_0 .net "cout1", 0 0, L_0x555db7df30b0;  1 drivers
v0x555db6f37440_0 .net "cout2", 0 0, L_0x555db7df3240;  1 drivers
v0x555db6f355f0_0 .net "s1", 0 0, L_0x555db7df3000;  1 drivers
S_0x555db6d72dd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6db6d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df3000 .functor XOR 1, L_0x555db7df3410, L_0x555db7df3540, C4<0>, C4<0>;
L_0x555db7df30b0 .functor AND 1, L_0x555db7df3410, L_0x555db7df3540, C4<1>, C4<1>;
v0x555db6f44110_0 .net "S", 0 0, L_0x555db7df3000;  alias, 1 drivers
v0x555db6f441b0_0 .net "a", 0 0, L_0x555db7df3410;  alias, 1 drivers
v0x555db6f43790_0 .net "b", 0 0, L_0x555db7df3540;  alias, 1 drivers
v0x555db6f419e0_0 .net "cout", 0 0, L_0x555db7df30b0;  alias, 1 drivers
S_0x555db6da29c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6db6d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df3140 .functor XOR 1, L_0x555db7df2ae0, L_0x555db7df3000, C4<0>, C4<0>;
L_0x555db7df3240 .functor AND 1, L_0x555db7df2ae0, L_0x555db7df3000, C4<1>, C4<1>;
v0x555db6f41060_0 .net "S", 0 0, L_0x555db7df3140;  alias, 1 drivers
v0x555db6f41100_0 .net "a", 0 0, L_0x555db7df2ae0;  alias, 1 drivers
v0x555db6f3f2b0_0 .net "b", 0 0, L_0x555db7df3000;  alias, 1 drivers
v0x555db6f3e930_0 .net "cout", 0 0, L_0x555db7df3240;  alias, 1 drivers
S_0x555db6d8c920 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db6ed9c00;
 .timescale 0 0;
P_0x555db6f3a550 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db6d7e3f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d8c920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df3960 .functor OR 1, L_0x555db7df36b0, L_0x555db7df38d0, C4<0>, C4<0>;
v0x555db6f309f0_0 .net "S", 0 0, L_0x555db7df3740;  1 drivers
v0x555db6f2e9b0_0 .net "a", 0 0, L_0x555db7df3a60;  1 drivers
v0x555db6f2e030_0 .net "b", 0 0, L_0x555db7df3b90;  1 drivers
v0x555db6f2c280_0 .net "cin", 0 0, L_0x555db7df32d0;  alias, 1 drivers
v0x555db6f2b900_0 .net "cout", 0 0, L_0x555db7df3960;  alias, 1 drivers
v0x555db6f29b50_0 .net "cout1", 0 0, L_0x555db7df36b0;  1 drivers
v0x555db6f29bf0_0 .net "cout2", 0 0, L_0x555db7df38d0;  1 drivers
v0x555db6f291d0_0 .net "s1", 0 0, L_0x555db7df2f90;  1 drivers
S_0x555db6d653f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d7e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df2f90 .functor XOR 1, L_0x555db7df3a60, L_0x555db7df3b90, C4<0>, C4<0>;
L_0x555db7df36b0 .functor AND 1, L_0x555db7df3a60, L_0x555db7df3b90, C4<1>, C4<1>;
v0x555db6f34c70_0 .net "S", 0 0, L_0x555db7df2f90;  alias, 1 drivers
v0x555db6f34d10_0 .net "a", 0 0, L_0x555db7df3a60;  alias, 1 drivers
v0x555db6f33d80_0 .net "b", 0 0, L_0x555db7df3b90;  alias, 1 drivers
v0x555db6f339d0_0 .net "cout", 0 0, L_0x555db7df36b0;  alias, 1 drivers
S_0x555db6d41fb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d7e3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df3740 .functor XOR 1, L_0x555db7df32d0, L_0x555db7df2f90, C4<0>, C4<0>;
L_0x555db7df38d0 .functor AND 1, L_0x555db7df32d0, L_0x555db7df2f90, C4<1>, C4<1>;
v0x555db6f32e00_0 .net "S", 0 0, L_0x555db7df3740;  alias, 1 drivers
v0x555db6f32ea0_0 .net "a", 0 0, L_0x555db7df32d0;  alias, 1 drivers
v0x555db6f325c0_0 .net "b", 0 0, L_0x555db7df2f90;  alias, 1 drivers
v0x555db6f321c0_0 .net "cout", 0 0, L_0x555db7df38d0;  alias, 1 drivers
S_0x555db6d5a9f0 .scope module, "ins12" "karatsuba_4" 3 139, 3 107 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7e183c0 .functor XOR 1, L_0x555db7e077e0, L_0x555db7e0a2d0, C4<0>, C4<0>;
v0x555db7829150_0 .net "X", 3 0, L_0x555db7e227f0;  1 drivers
v0x555db7826a20_0 .net "Y", 3 0, L_0x555db7e22890;  1 drivers
v0x555db78242f0_0 .net "Z", 7 0, L_0x555db7e22670;  alias, 1 drivers
L_0x7f49c55be438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7821bc0_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55be438;  1 drivers
v0x555db7821c80_0 .net *"_ivl_24", 0 0, L_0x555db7e183c0;  1 drivers
L_0x7f49c55be630 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db781f490_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55be630;  1 drivers
L_0x7f49c55be678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db781cd60_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55be678;  1 drivers
L_0x7f49c55be6c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db781a630_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55be6c0;  1 drivers
L_0x7f49c55be708 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7817f00_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55be708;  1 drivers
v0x555db78157d0_0 .net "a", 1 0, L_0x555db7e07330;  1 drivers
v0x555db78130a0_0 .net "a_abs", 1 0, L_0x555db7e08b00;  1 drivers
v0x555db7813160_0 .net "b", 1 0, L_0x555db7e09e20;  1 drivers
v0x555db7810970_0 .net "b_abs", 1 0, L_0x555db7e0b640;  1 drivers
v0x555db780e240_0 .net "c3", 0 0, L_0x555db7e1f5d0;  1 drivers
v0x555db780e2e0_0 .net "c4", 0 0, L_0x555db7e22780;  1 drivers
v0x555db780bb10_0 .net "neg_a", 0 0, L_0x555db7e077e0;  1 drivers
v0x555db780bbb0_0 .net "neg_b", 0 0, L_0x555db7e0a2d0;  1 drivers
v0x555db77b0300_0 .net "temp", 7 0, L_0x555db7e1f4c0;  1 drivers
v0x555db77b03a0_0 .net "term1", 7 0, L_0x555db7e1c1c0;  1 drivers
v0x555db77adbd0_0 .net "term2", 7 0, L_0x555db7e1c260;  1 drivers
v0x555db77adc70_0 .net "term3", 7 0, L_0x555db7e1c370;  1 drivers
v0x555db77ab4a0_0 .net "z0", 3 0, L_0x555db7e05f00;  1 drivers
v0x555db77ab540_0 .net "z1_1", 4 0, L_0x555db7e18430;  1 drivers
v0x555db77a8d70_0 .net "z1_3", 3 0, L_0x555db7e16100;  1 drivers
v0x555db77a6640_0 .net "z1_3_pad", 4 0, L_0x555db7e16310;  1 drivers
v0x555db77a66e0_0 .net "z1_4", 4 0, L_0x555db7e18240;  1 drivers
v0x555db77a3f10_0 .net "z1_pad", 4 0, L_0x555db7e1c040;  1 drivers
v0x555db77a17e0_0 .net "z2", 3 0, L_0x555db7dfc6d0;  1 drivers
L_0x555db7dfc8e0 .part L_0x555db7e227f0, 2, 2;
L_0x555db7dfc980 .part L_0x555db7e22890, 2, 2;
L_0x555db7e06170 .part L_0x555db7e227f0, 0, 2;
L_0x555db7e06210 .part L_0x555db7e22890, 0, 2;
L_0x555db7e08c50 .part L_0x555db7e227f0, 0, 2;
L_0x555db7e08cf0 .part L_0x555db7e227f0, 2, 2;
L_0x555db7e0b790 .part L_0x555db7e22890, 2, 2;
L_0x555db7e0b830 .part L_0x555db7e22890, 0, 2;
L_0x555db7e16310 .concat [ 4 1 0 0], L_0x555db7e16100, L_0x7f49c55be438;
L_0x555db7e18430 .functor MUXZ 5, L_0x555db7e16310, L_0x555db7e18240, L_0x555db7e183c0, C4<>;
L_0x555db7e1c1c0 .concat [ 4 4 0 0], L_0x555db7e05f00, L_0x7f49c55be630;
L_0x555db7e1c260 .concat [ 2 5 1 0], L_0x7f49c55be6c0, L_0x555db7e1c040, L_0x7f49c55be678;
L_0x555db7e1c370 .concat [ 4 4 0 0], L_0x7f49c55be708, L_0x555db7dfc6d0;
S_0x555db6d4e6d0 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db74084a0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7e073d0 .functor NOT 2, L_0x555db7e08cf0, C4<00>, C4<00>, C4<00>;
L_0x7f49c55bde50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e075f0 .functor BUFZ 1, L_0x7f49c55bde50, C4<0>, C4<0>, C4<0>;
L_0x555db7e077e0 .functor NOT 1, L_0x555db7e076b0, C4<0>, C4<0>, C4<0>;
v0x555db6ed09c0_0 .net "D", 1 0, L_0x555db7e07330;  alias, 1 drivers
v0x555db6ed0040_0 .net *"_ivl_21", 0 0, L_0x555db7e075f0;  1 drivers
v0x555db6ed0100_0 .net "a", 1 0, L_0x555db7e08c50;  1 drivers
v0x555db6ecf150_0 .net "abs_D", 1 0, L_0x555db7e08b00;  alias, 1 drivers
v0x555db6ecf210_0 .net "b", 1 0, L_0x555db7e08cf0;  1 drivers
v0x555db6eceda0_0 .net "b_comp", 1 0, L_0x555db7e073d0;  1 drivers
v0x555db6ece1d0_0 .net "carry", 2 0, L_0x555db7e07460;  1 drivers
v0x555db6ecd850_0 .net "cin", 0 0, L_0x7f49c55bde50;  1 drivers
v0x555db6ecd910_0 .net "is_pos", 0 0, L_0x555db7e076b0;  1 drivers
v0x555db6ecd3b0_0 .net "negative", 0 0, L_0x555db7e077e0;  alias, 1 drivers
v0x555db6ecd450_0 .net "twos", 1 0, L_0x555db7e08940;  1 drivers
L_0x555db7e06810 .part L_0x555db7e08c50, 0, 1;
L_0x555db7e06940 .part L_0x555db7e073d0, 0, 1;
L_0x555db7e06a70 .part L_0x555db7e07460, 0, 1;
L_0x555db7e06fa0 .part L_0x555db7e08c50, 1, 1;
L_0x555db7e070d0 .part L_0x555db7e073d0, 1, 1;
L_0x555db7e07200 .part L_0x555db7e07460, 1, 1;
L_0x555db7e07330 .concat8 [ 1 1 0 0], L_0x555db7e06510, L_0x555db7e06ca0;
L_0x555db7e07460 .concat8 [ 1 1 1 0], L_0x555db7e075f0, L_0x555db7e06780, L_0x555db7e06f10;
L_0x555db7e076b0 .part L_0x555db7e07460, 2, 1;
L_0x555db7e08b00 .functor MUXZ 2, L_0x555db7e08940, L_0x555db7e07330, L_0x555db7e076b0, C4<>;
S_0x555db6d48990 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6d4e6d0;
 .timescale 0 0;
P_0x555db7400f10 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6d39c70 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6d48990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e06780 .functor OR 1, L_0x555db7e06430, L_0x555db7e066f0, C4<0>, C4<0>;
v0x555db6ef3840_0 .net "S", 0 0, L_0x555db7e06510;  1 drivers
v0x555db6ef2ec0_0 .net "a", 0 0, L_0x555db7e06810;  1 drivers
v0x555db6ef1fd0_0 .net "b", 0 0, L_0x555db7e06940;  1 drivers
v0x555db6ef1c20_0 .net "cin", 0 0, L_0x555db7e06a70;  1 drivers
v0x555db6ef1230_0 .net "cout", 0 0, L_0x555db7e06780;  1 drivers
v0x555db6ef09f0_0 .net "cout1", 0 0, L_0x555db7e06430;  1 drivers
v0x555db6ef0a90_0 .net "cout2", 0 0, L_0x555db7e066f0;  1 drivers
v0x555db6ef05f0_0 .net "s1", 0 0, L_0x555db7e06300;  1 drivers
S_0x555db6d32620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d39c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e06300 .functor XOR 1, L_0x555db7e06810, L_0x555db7e06940, C4<0>, C4<0>;
L_0x555db7e06430 .functor AND 1, L_0x555db7e06810, L_0x555db7e06940, C4<1>, C4<1>;
v0x555db6efadd0_0 .net "S", 0 0, L_0x555db7e06300;  alias, 1 drivers
v0x555db6efae70_0 .net "a", 0 0, L_0x555db7e06810;  alias, 1 drivers
v0x555db6efa450_0 .net "b", 0 0, L_0x555db7e06940;  alias, 1 drivers
v0x555db6ef86a0_0 .net "cout", 0 0, L_0x555db7e06430;  alias, 1 drivers
S_0x555db6d288d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d39c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e06510 .functor XOR 1, L_0x555db7e06a70, L_0x555db7e06300, C4<0>, C4<0>;
L_0x555db7e066f0 .functor AND 1, L_0x555db7e06a70, L_0x555db7e06300, C4<1>, C4<1>;
v0x555db6ef7d20_0 .net "S", 0 0, L_0x555db7e06510;  alias, 1 drivers
v0x555db6ef7dc0_0 .net "a", 0 0, L_0x555db7e06a70;  alias, 1 drivers
v0x555db6ef5f70_0 .net "b", 0 0, L_0x555db7e06300;  alias, 1 drivers
v0x555db6ef55f0_0 .net "cout", 0 0, L_0x555db7e066f0;  alias, 1 drivers
S_0x555db6d0ef10 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db6d4e6d0;
 .timescale 0 0;
P_0x555db6ef20d0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db6cebad0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6d0ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e06f10 .functor OR 1, L_0x555db7e06c10, L_0x555db7e06e80, C4<0>, C4<0>;
v0x555db6ebb350_0 .net "S", 0 0, L_0x555db7e06ca0;  1 drivers
v0x555db6ebb410_0 .net "a", 0 0, L_0x555db7e06fa0;  1 drivers
v0x555db6eb95a0_0 .net "b", 0 0, L_0x555db7e070d0;  1 drivers
v0x555db6eb8c20_0 .net "cin", 0 0, L_0x555db7e07200;  1 drivers
v0x555db6eb6e70_0 .net "cout", 0 0, L_0x555db7e06f10;  1 drivers
v0x555db6eb64f0_0 .net "cout1", 0 0, L_0x555db7e06c10;  1 drivers
v0x555db6eb6590_0 .net "cout2", 0 0, L_0x555db7e06e80;  1 drivers
v0x555db6eb5600_0 .net "s1", 0 0, L_0x555db7e06ba0;  1 drivers
S_0x555db6d04510 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cebad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e06ba0 .functor XOR 1, L_0x555db7e06fa0, L_0x555db7e070d0, C4<0>, C4<0>;
L_0x555db7e06c10 .functor AND 1, L_0x555db7e06fa0, L_0x555db7e070d0, C4<1>, C4<1>;
v0x555db6ec0bb0_0 .net "S", 0 0, L_0x555db7e06ba0;  alias, 1 drivers
v0x555db6ec0c50_0 .net "a", 0 0, L_0x555db7e06fa0;  alias, 1 drivers
v0x555db6eb34a0_0 .net "b", 0 0, L_0x555db7e070d0;  alias, 1 drivers
v0x555db6ec0480_0 .net "cout", 0 0, L_0x555db7e06c10;  alias, 1 drivers
S_0x555db6cf81f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cebad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e06ca0 .functor XOR 1, L_0x555db7e07200, L_0x555db7e06ba0, C4<0>, C4<0>;
L_0x555db7e06e80 .functor AND 1, L_0x555db7e07200, L_0x555db7e06ba0, C4<1>, C4<1>;
v0x555db6ebe400_0 .net "S", 0 0, L_0x555db7e06ca0;  alias, 1 drivers
v0x555db6ebe4a0_0 .net "a", 0 0, L_0x555db7e07200;  alias, 1 drivers
v0x555db6ebda80_0 .net "b", 0 0, L_0x555db7e06ba0;  alias, 1 drivers
v0x555db6ebbcd0_0 .net "cout", 0 0, L_0x555db7e06e80;  alias, 1 drivers
S_0x555db6cf24b0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6d4e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6eb96a0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e078a0 .functor NOT 2, L_0x555db7e07330, C4<00>, C4<00>, C4<00>;
v0x555db6ed4ea0_0 .net "cout", 0 0, L_0x555db7e08a70;  1 drivers
v0x555db6ed30f0_0 .net "i", 1 0, L_0x555db7e07330;  alias, 1 drivers
v0x555db6ed31b0_0 .net "o", 1 0, L_0x555db7e08940;  alias, 1 drivers
v0x555db6ed2770_0 .net "temp2", 1 0, L_0x555db7e078a0;  1 drivers
S_0x555db6ce3790 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6cf24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db73ab0e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bde08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e089e0 .functor BUFZ 1, L_0x7f49c55bde08, C4<0>, C4<0>, C4<0>;
L_0x555db7e08a70 .functor BUFZ 1, L_0x555db7e08550, C4<0>, C4<0>, C4<0>;
v0x555db6ecbeb0_0 .net "S", 1 0, L_0x555db7e08940;  alias, 1 drivers
v0x555db6ed9fd0_0 .net "a", 1 0, L_0x555db7e078a0;  alias, 1 drivers
L_0x7f49c55bddc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6ed7f50_0 .net "b", 1 0, L_0x7f49c55bddc0;  1 drivers
v0x555db6ed75d0 .array "carry", 0 2;
v0x555db6ed75d0_0 .net v0x555db6ed75d0 0, 0 0, L_0x555db7e089e0; 1 drivers
v0x555db6ed75d0_1 .net v0x555db6ed75d0 1, 0 0, L_0x555db7e07ea0; 1 drivers
v0x555db6ed75d0_2 .net v0x555db6ed75d0 2, 0 0, L_0x555db7e08550; 1 drivers
v0x555db6ed5820_0 .net "cin", 0 0, L_0x7f49c55bde08;  1 drivers
v0x555db6ed58c0_0 .net "cout", 0 0, L_0x555db7e08a70;  alias, 1 drivers
L_0x555db7e07fe0 .part L_0x555db7e078a0, 0, 1;
L_0x555db7e08130 .part L_0x7f49c55bddc0, 0, 1;
L_0x555db7e08650 .part L_0x555db7e078a0, 1, 1;
L_0x555db7e08810 .part L_0x7f49c55bddc0, 1, 1;
L_0x555db7e08940 .concat8 [ 1 1 0 0], L_0x555db7e07bf0, L_0x555db7e08380;
S_0x555db6cdc140 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6ce3790;
 .timescale 0 0;
P_0x555db739cf40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6cd3470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cdc140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e07ea0 .functor OR 1, L_0x555db7e07b10, L_0x555db7e07d80, C4<0>, C4<0>;
v0x555db6eed660_0 .net "S", 0 0, L_0x555db7e07bf0;  1 drivers
v0x555db6eeb8b0_0 .net "a", 0 0, L_0x555db7e07fe0;  1 drivers
v0x555db6eeaf30_0 .net "b", 0 0, L_0x555db7e08130;  1 drivers
v0x555db6ee9180_0 .net "cin", 0 0, L_0x555db7e089e0;  alias, 1 drivers
v0x555db6ee8800_0 .net "cout", 0 0, L_0x555db7e07ea0;  alias, 1 drivers
v0x555db6ee6a50_0 .net "cout1", 0 0, L_0x555db7e07b10;  1 drivers
v0x555db6ee6af0_0 .net "cout2", 0 0, L_0x555db7e07d80;  1 drivers
v0x555db6ee60d0_0 .net "s1", 0 0, L_0x555db7e07a10;  1 drivers
S_0x555db6cb0030 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cd3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e07a10 .functor XOR 1, L_0x555db7e07fe0, L_0x555db7e08130, C4<0>, C4<0>;
L_0x555db7e07b10 .functor AND 1, L_0x555db7e07fe0, L_0x555db7e08130, C4<1>, C4<1>;
v0x555db6eb5250_0 .net "S", 0 0, L_0x555db7e07a10;  alias, 1 drivers
v0x555db6eb52f0_0 .net "a", 0 0, L_0x555db7e07fe0;  alias, 1 drivers
v0x555db6eb4680_0 .net "b", 0 0, L_0x555db7e08130;  alias, 1 drivers
v0x555db6eb3da0_0 .net "cout", 0 0, L_0x555db7e07b10;  alias, 1 drivers
S_0x555db6cc8a70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cd3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e07bf0 .functor XOR 1, L_0x555db7e089e0, L_0x555db7e07a10, C4<0>, C4<0>;
L_0x555db7e07d80 .functor AND 1, L_0x555db7e089e0, L_0x555db7e07a10, C4<1>, C4<1>;
v0x555db6eb39a0_0 .net "S", 0 0, L_0x555db7e07bf0;  alias, 1 drivers
v0x555db6eb3a40_0 .net "a", 0 0, L_0x555db7e089e0;  alias, 1 drivers
v0x555db6ef0020_0 .net "b", 0 0, L_0x555db7e07a10;  alias, 1 drivers
v0x555db6eedfe0_0 .net "cout", 0 0, L_0x555db7e07d80;  alias, 1 drivers
S_0x555db6cbc750 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6ce3790;
 .timescale 0 0;
P_0x555db6eeb030 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6cb6a10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cbc750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e08550 .functor OR 1, L_0x555db7e082f0, L_0x555db7e084c0, C4<0>, C4<0>;
v0x555db6eddc50_0 .net "S", 0 0, L_0x555db7e08380;  1 drivers
v0x555db6eddd10_0 .net "a", 0 0, L_0x555db7e08650;  1 drivers
v0x555db6edd8a0_0 .net "b", 0 0, L_0x555db7e08810;  1 drivers
v0x555db6edccd0_0 .net "cin", 0 0, L_0x555db7e07ea0;  alias, 1 drivers
v0x555db6edc350_0 .net "cout", 0 0, L_0x555db7e08550;  alias, 1 drivers
v0x555db6edbeb0_0 .net "cout1", 0 0, L_0x555db7e082f0;  1 drivers
v0x555db6edbf50_0 .net "cout2", 0 0, L_0x555db7e084c0;  1 drivers
v0x555db6eda360_0 .net "s1", 0 0, L_0x555db7e08260;  1 drivers
S_0x555db6ca7cf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cb6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e08260 .functor XOR 1, L_0x555db7e08650, L_0x555db7e08810, C4<0>, C4<0>;
L_0x555db7e082f0 .functor AND 1, L_0x555db7e08650, L_0x555db7e08810, C4<1>, C4<1>;
v0x555db6ee4320_0 .net "S", 0 0, L_0x555db7e08260;  alias, 1 drivers
v0x555db6ee43c0_0 .net "a", 0 0, L_0x555db7e08650;  alias, 1 drivers
v0x555db6ee39a0_0 .net "b", 0 0, L_0x555db7e08810;  alias, 1 drivers
v0x555db6ee1bf0_0 .net "cout", 0 0, L_0x555db7e082f0;  alias, 1 drivers
S_0x555db6ca06a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cb6a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e08380 .functor XOR 1, L_0x555db7e07ea0, L_0x555db7e08260, C4<0>, C4<0>;
L_0x555db7e084c0 .functor AND 1, L_0x555db7e07ea0, L_0x555db7e08260, C4<1>, C4<1>;
v0x555db6ee1270_0 .net "S", 0 0, L_0x555db7e08380;  alias, 1 drivers
v0x555db6ee1310_0 .net "a", 0 0, L_0x555db7e07ea0;  alias, 1 drivers
v0x555db6edf4c0_0 .net "b", 0 0, L_0x555db7e08260;  alias, 1 drivers
v0x555db6edeb40_0 .net "cout", 0 0, L_0x555db7e084c0;  alias, 1 drivers
S_0x555db6d1b380 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7df7510 .functor XOR 1, L_0x555db7df4c00, L_0x555db7df5bd0, C4<0>, C4<0>;
v0x555db6debd50_0 .net "X", 1 0, L_0x555db7dfc8e0;  1 drivers
v0x555db6deb8b0_0 .net "Y", 1 0, L_0x555db7dfc980;  1 drivers
v0x555db6de9e70_0 .net "Z", 3 0, L_0x555db7dfc6d0;  alias, 1 drivers
v0x555db6de91b0_0 .net *"_ivl_20", 0 0, L_0x555db7df7510;  1 drivers
L_0x7f49c55bd790 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6de9270_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bd790;  1 drivers
L_0x7f49c55bd7d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6de8830_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bd7d8;  1 drivers
L_0x7f49c55bd820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e62bb0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bd820;  1 drivers
L_0x7f49c55bd868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6e69200_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bd868;  1 drivers
v0x555db6e62f40_0 .net "a", 0 0, L_0x555db7df46d0;  1 drivers
v0x555db6e62fe0_0 .net "a_abs", 0 0, L_0x555db7df5230;  1 drivers
v0x555db6e68ad0_0 .net "b", 0 0, L_0x555db7df56a0;  1 drivers
v0x555db6e68b70_0 .net "b_abs", 0 0, L_0x555db7df6200;  1 drivers
v0x555db6e66a50_0 .net "c1", 0 0, L_0x555db7df8440;  1 drivers
v0x555db6e660d0_0 .net "c2", 0 0, L_0x555db7df92d0;  1 drivers
v0x555db6e66170_0 .net "c3", 0 0, L_0x555db7dfae80;  1 drivers
v0x555db6e651e0_0 .net "c4", 0 0, L_0x555db7dfc870;  1 drivers
v0x555db6e65280_0 .net "neg_a", 0 0, L_0x555db7df4c00;  1 drivers
v0x555db6e64260_0 .net "neg_b", 0 0, L_0x555db7df5bd0;  1 drivers
v0x555db6e64300_0 .net "temp", 3 0, L_0x555db7dfad70;  1 drivers
v0x555db6e638e0_0 .net "term1", 3 0, L_0x555db7df9340;  1 drivers
v0x555db6e63980_0 .net "term2", 3 0, L_0x555db7df93e0;  1 drivers
v0x555db6e63440_0 .net "term3", 3 0, L_0x555db7df9480;  1 drivers
v0x555db6e60710_0 .net "z0", 1 0, L_0x555db7df42f0;  1 drivers
v0x555db6e5fd90_0 .net "z1", 1 0, L_0x555db7df9130;  1 drivers
v0x555db6e5fe30_0 .net "z1_1", 1 0, L_0x555db7df7580;  1 drivers
v0x555db6e5f640_0 .net "z1_2", 1 0, L_0x555db7df8330;  1 drivers
v0x555db6e5ed50_0 .net "z1_3", 1 0, L_0x555db7df6600;  1 drivers
v0x555db6e5e9a0_0 .net "z1_4", 1 0, L_0x555db7df7390;  1 drivers
v0x555db6e5ddd0_0 .net "z2", 1 0, L_0x555db7df40a0;  1 drivers
L_0x555db7df4140 .part L_0x555db7dfc8e0, 1, 1;
L_0x555db7df41e0 .part L_0x555db7dfc980, 1, 1;
L_0x555db7df4390 .part L_0x555db7dfc8e0, 0, 1;
L_0x555db7df4430 .part L_0x555db7dfc980, 0, 1;
L_0x555db7df52d0 .part L_0x555db7dfc8e0, 0, 1;
L_0x555db7df5370 .part L_0x555db7dfc8e0, 1, 1;
L_0x555db7df62a0 .part L_0x555db7dfc980, 1, 1;
L_0x555db7df6340 .part L_0x555db7dfc980, 0, 1;
L_0x555db7df7580 .functor MUXZ 2, L_0x555db7df6600, L_0x555db7df7390, L_0x555db7df7510, C4<>;
L_0x555db7df9340 .concat [ 2 2 0 0], L_0x555db7df42f0, L_0x7f49c55bd790;
L_0x555db7df93e0 .concat [ 1 2 1 0], L_0x7f49c55bd820, L_0x555db7df9130, L_0x7f49c55bd7d8;
L_0x555db7df9480 .concat [ 2 2 0 0], L_0x7f49c55bd868, L_0x555db7df40a0;
S_0x555db6c979a0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db72fb000 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7df49e0 .functor NOT 1, L_0x555db7df5370, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bd550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7df4af0 .functor BUFZ 1, L_0x7f49c55bd550, C4<0>, C4<0>, C4<0>;
L_0x555db7df4c00 .functor NOT 1, L_0x555db7df4b60, C4<0>, C4<0>, C4<0>;
v0x555db6ea87b0_0 .net "D", 0 0, L_0x555db7df46d0;  alias, 1 drivers
v0x555db6ea8850_0 .net *"_ivl_9", 0 0, L_0x555db7df4af0;  1 drivers
v0x555db6e8fe30_0 .net "a", 0 0, L_0x555db7df52d0;  1 drivers
v0x555db6e8f700_0 .net "abs_D", 0 0, L_0x555db7df5230;  alias, 1 drivers
v0x555db6e8f7c0_0 .net "b", 0 0, L_0x555db7df5370;  1 drivers
v0x555db6e8d5f0_0 .net "b_comp", 0 0, L_0x555db7df49e0;  1 drivers
v0x555db6e8cc70_0 .net "carry", 1 0, L_0x555db7df4a50;  1 drivers
v0x555db6e8bd80_0 .net "cin", 0 0, L_0x7f49c55bd550;  1 drivers
v0x555db6e8be40_0 .net "is_pos", 0 0, L_0x555db7df4b60;  1 drivers
v0x555db6e8b9d0_0 .net "negative", 0 0, L_0x555db7df4c00;  alias, 1 drivers
v0x555db6e8ba70_0 .net "twos", 0 0, L_0x555db7df4ee0;  1 drivers
L_0x555db7df48b0 .part L_0x555db7df4a50, 0, 1;
L_0x555db7df4a50 .concat8 [ 1 1 0 0], L_0x555db7df4af0, L_0x555db7df4840;
L_0x555db7df4b60 .part L_0x555db7df4a50, 1, 1;
L_0x555db7df5230 .functor MUXZ 1, L_0x555db7df4ee0, L_0x555db7df46d0, L_0x555db7df4b60, C4<>;
S_0x555db6c53a30 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6c979a0;
 .timescale 0 0;
P_0x555db7315db0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6c83620 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6c53a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df4840 .functor OR 1, L_0x555db7df4540, L_0x555db7df47d0, C4<0>, C4<0>;
v0x555db6ec4260_0 .net "S", 0 0, L_0x555db7df46d0;  alias, 1 drivers
v0x555db6ec4320_0 .net "a", 0 0, L_0x555db7df52d0;  alias, 1 drivers
v0x555db6ec3370_0 .net "b", 0 0, L_0x555db7df49e0;  alias, 1 drivers
v0x555db6ec2fc0_0 .net "cin", 0 0, L_0x555db7df48b0;  1 drivers
v0x555db6ec23f0_0 .net "cout", 0 0, L_0x555db7df4840;  1 drivers
v0x555db6ec1a70_0 .net "cout1", 0 0, L_0x555db7df4540;  1 drivers
v0x555db6ec1b10_0 .net "cout2", 0 0, L_0x555db7df47d0;  1 drivers
v0x555db6ec1670_0 .net "s1", 0 0, L_0x555db7df44d0;  1 drivers
S_0x555db6c6d580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c83620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df44d0 .functor XOR 1, L_0x555db7df52d0, L_0x555db7df49e0, C4<0>, C4<0>;
L_0x555db7df4540 .functor AND 1, L_0x555db7df52d0, L_0x555db7df49e0, C4<1>, C4<1>;
v0x555db6ecbb90_0 .net "S", 0 0, L_0x555db7df44d0;  alias, 1 drivers
v0x555db6ec9a40_0 .net "a", 0 0, L_0x555db7df52d0;  alias, 1 drivers
v0x555db6ec9ae0_0 .net "b", 0 0, L_0x555db7df49e0;  alias, 1 drivers
v0x555db6ec90c0_0 .net "cout", 0 0, L_0x555db7df4540;  alias, 1 drivers
S_0x555db6c5f050 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c83620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df46d0 .functor XOR 1, L_0x555db7df48b0, L_0x555db7df44d0, C4<0>, C4<0>;
L_0x555db7df47d0 .functor AND 1, L_0x555db7df48b0, L_0x555db7df44d0, C4<1>, C4<1>;
v0x555db6ec7310_0 .net "S", 0 0, L_0x555db7df46d0;  alias, 1 drivers
v0x555db6ec73b0_0 .net "a", 0 0, L_0x555db7df48b0;  alias, 1 drivers
v0x555db6ec6990_0 .net "b", 0 0, L_0x555db7df44d0;  alias, 1 drivers
v0x555db6ec4be0_0 .net "cout", 0 0, L_0x555db7df47d0;  alias, 1 drivers
S_0x555db6c46050 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6c979a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6ec3470 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7df4c70 .functor NOT 1, L_0x555db7df46d0, C4<0>, C4<0>, C4<0>;
v0x555db6ea93f0_0 .net "cout", 0 0, L_0x555db7df51c0;  1 drivers
v0x555db6ea94b0_0 .net "i", 0 0, L_0x555db7df46d0;  alias, 1 drivers
v0x555db6ea8bb0_0 .net "o", 0 0, L_0x555db7df4ee0;  alias, 1 drivers
v0x555db6ea8c50_0 .net "temp2", 0 0, L_0x555db7df4c70;  1 drivers
S_0x555db6c22c10 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6c46050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7308fc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bd508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7df5150 .functor BUFZ 1, L_0x7f49c55bd508, C4<0>, C4<0>, C4<0>;
L_0x555db7df51c0 .functor BUFZ 1, L_0x555db7df50e0, C4<0>, C4<0>, C4<0>;
v0x555db6ead990_0 .net "S", 0 0, L_0x555db7df4ee0;  alias, 1 drivers
v0x555db6eabbe0_0 .net "a", 0 0, L_0x555db7df4c70;  alias, 1 drivers
L_0x7f49c55bd4c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6eab260_0 .net "b", 0 0, L_0x7f49c55bd4c0;  1 drivers
v0x555db6eab300 .array "carry", 0 1;
v0x555db6eab300_0 .net v0x555db6eab300 0, 0 0, L_0x555db7df5150; 1 drivers
v0x555db6eab300_1 .net v0x555db6eab300 1, 0 0, L_0x555db7df50e0; 1 drivers
v0x555db6eaa370_0 .net "cin", 0 0, L_0x7f49c55bd508;  1 drivers
v0x555db6ea9fc0_0 .net "cout", 0 0, L_0x555db7df51c0;  alias, 1 drivers
S_0x555db6c3b650 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6c22c10;
 .timescale 0 0;
P_0x555db72fd490 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6c2f330 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c3b650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df50e0 .functor OR 1, L_0x555db7df4de0, L_0x555db7df4fe0, C4<0>, C4<0>;
v0x555db6e96440_0 .net "S", 0 0, L_0x555db7df4ee0;  alias, 1 drivers
v0x555db6e88660_0 .net "a", 0 0, L_0x555db7df4c70;  alias, 1 drivers
v0x555db6e787e0_0 .net "b", 0 0, L_0x7f49c55bd4c0;  alias, 1 drivers
v0x555db6eb2af0_0 .net "cin", 0 0, L_0x555db7df5150;  alias, 1 drivers
v0x555db6eb0a40_0 .net "cout", 0 0, L_0x555db7df50e0;  alias, 1 drivers
v0x555db6eb00c0_0 .net "cout1", 0 0, L_0x555db7df4de0;  1 drivers
v0x555db6eb0160_0 .net "cout2", 0 0, L_0x555db7df4fe0;  1 drivers
v0x555db6eae310_0 .net "s1", 0 0, L_0x555db7df4d70;  1 drivers
S_0x555db6c295f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df4d70 .functor XOR 1, L_0x555db7df4c70, L_0x7f49c55bd4c0, C4<0>, C4<0>;
L_0x555db7df4de0 .functor AND 1, L_0x555db7df4c70, L_0x7f49c55bd4c0, C4<1>, C4<1>;
v0x555db6e81010_0 .net "S", 0 0, L_0x555db7df4d70;  alias, 1 drivers
v0x555db6e810b0_0 .net "a", 0 0, L_0x555db7df4c70;  alias, 1 drivers
v0x555db6e7a0b0_0 .net "b", 0 0, L_0x7f49c55bd4c0;  alias, 1 drivers
v0x555db6e79cd0_0 .net "cout", 0 0, L_0x555db7df4de0;  alias, 1 drivers
S_0x555db6c1a8d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c2f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df4ee0 .functor XOR 1, L_0x555db7df5150, L_0x555db7df4d70, C4<0>, C4<0>;
L_0x555db7df4fe0 .functor AND 1, L_0x555db7df5150, L_0x555db7df4d70, C4<1>, C4<1>;
v0x555db6ea8450_0 .net "S", 0 0, L_0x555db7df4ee0;  alias, 1 drivers
v0x555db6ea84f0_0 .net "a", 0 0, L_0x555db7df5150;  alias, 1 drivers
v0x555db6e9d630_0 .net "b", 0 0, L_0x555db7df4d70;  alias, 1 drivers
v0x555db6e9c3f0_0 .net "cout", 0 0, L_0x555db7df4fe0;  alias, 1 drivers
S_0x555db6c13280 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7def890 .functor AND 1, L_0x555db7df4140, L_0x555db7df41e0, C4<1>, C4<1>;
v0x555db6e8ae00_0 .net "X", 0 0, L_0x555db7df4140;  1 drivers
v0x555db6e8a480_0 .net "Y", 0 0, L_0x555db7df41e0;  1 drivers
v0x555db6e8a540_0 .net "Z", 1 0, L_0x555db7df40a0;  alias, 1 drivers
L_0x7f49c55bd430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e89fe0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bd430;  1 drivers
v0x555db6e8a0a0_0 .net "z", 0 0, L_0x555db7def890;  1 drivers
L_0x555db7df40a0 .concat [ 1 1 0 0], L_0x555db7def890, L_0x7f49c55bd430;
S_0x555db6c09530 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7df4280 .functor AND 1, L_0x555db7df4390, L_0x555db7df4430, C4<1>, C4<1>;
v0x555db6ea80f0_0 .net "X", 0 0, L_0x555db7df4390;  1 drivers
v0x555db6ea8190_0 .net "Y", 0 0, L_0x555db7df4430;  1 drivers
v0x555db6ea6040_0 .net "Z", 1 0, L_0x555db7df42f0;  alias, 1 drivers
L_0x7f49c55bd478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ea60e0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bd478;  1 drivers
v0x555db6ea56c0_0 .net "z", 0 0, L_0x555db7df4280;  1 drivers
L_0x555db7df42f0 .concat [ 1 1 0 0], L_0x555db7df4280, L_0x7f49c55bd478;
S_0x555db6befb70 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db72e2bb0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7df59b0 .functor NOT 1, L_0x555db7df6340, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bd628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7df5ac0 .functor BUFZ 1, L_0x7f49c55bd628, C4<0>, C4<0>, C4<0>;
L_0x555db7df5bd0 .functor NOT 1, L_0x555db7df5b30, C4<0>, C4<0>, C4<0>;
v0x555db6e83440_0 .net "D", 0 0, L_0x555db7df56a0;  alias, 1 drivers
v0x555db6e834e0_0 .net *"_ivl_9", 0 0, L_0x555db7df5ac0;  1 drivers
v0x555db6e82780_0 .net "a", 0 0, L_0x555db7df62a0;  1 drivers
v0x555db6e81e00_0 .net "abs_D", 0 0, L_0x555db7df6200;  alias, 1 drivers
v0x555db6e81ec0_0 .net "b", 0 0, L_0x555db7df6340;  1 drivers
v0x555db6e81960_0 .net "b_comp", 0 0, L_0x555db7df59b0;  1 drivers
v0x555db6e795c0_0 .net "carry", 1 0, L_0x555db7df5a20;  1 drivers
v0x555db6e781f0_0 .net "cin", 0 0, L_0x7f49c55bd628;  1 drivers
v0x555db6e782b0_0 .net "is_pos", 0 0, L_0x555db7df5b30;  1 drivers
v0x555db6e779e0_0 .net "negative", 0 0, L_0x555db7df5bd0;  alias, 1 drivers
v0x555db6e77a80_0 .net "twos", 0 0, L_0x555db7df5eb0;  1 drivers
L_0x555db7df5880 .part L_0x555db7df5a20, 0, 1;
L_0x555db7df5a20 .concat8 [ 1 1 0 0], L_0x555db7df5ac0, L_0x555db7df5810;
L_0x555db7df5b30 .part L_0x555db7df5a20, 1, 1;
L_0x555db7df6200 .functor MUXZ 1, L_0x555db7df5eb0, L_0x555db7df56a0, L_0x555db7df5b30, C4<>;
S_0x555db6bcc730 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6befb70;
 .timescale 0 0;
P_0x555db72d1200 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6be5170 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6bcc730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df5810 .functor OR 1, L_0x555db7df5510, L_0x555db7df57a0, C4<0>, C4<0>;
v0x555db6e9e9f0_0 .net "S", 0 0, L_0x555db7df56a0;  alias, 1 drivers
v0x555db6e9e070_0 .net "a", 0 0, L_0x555db7df62a0;  alias, 1 drivers
v0x555db6e9dbd0_0 .net "b", 0 0, L_0x555db7df59b0;  alias, 1 drivers
v0x555db6e9be20_0 .net "cin", 0 0, L_0x555db7df5880;  1 drivers
v0x555db6e99d10_0 .net "cout", 0 0, L_0x555db7df5810;  1 drivers
v0x555db6e99390_0 .net "cout1", 0 0, L_0x555db7df5510;  1 drivers
v0x555db6e99430_0 .net "cout2", 0 0, L_0x555db7df57a0;  1 drivers
v0x555db6e984a0_0 .net "s1", 0 0, L_0x555db7df54a0;  1 drivers
S_0x555db6bd8e50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6be5170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df54a0 .functor XOR 1, L_0x555db7df62a0, L_0x555db7df59b0, C4<0>, C4<0>;
L_0x555db7df5510 .functor AND 1, L_0x555db7df62a0, L_0x555db7df59b0, C4<1>, C4<1>;
v0x555db6ea39b0_0 .net "S", 0 0, L_0x555db7df54a0;  alias, 1 drivers
v0x555db6ea2f90_0 .net "a", 0 0, L_0x555db7df62a0;  alias, 1 drivers
v0x555db6ea3030_0 .net "b", 0 0, L_0x555db7df59b0;  alias, 1 drivers
v0x555db6ea11e0_0 .net "cout", 0 0, L_0x555db7df5510;  alias, 1 drivers
S_0x555db6bd3110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6be5170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df56a0 .functor XOR 1, L_0x555db7df5880, L_0x555db7df54a0, C4<0>, C4<0>;
L_0x555db7df57a0 .functor AND 1, L_0x555db7df5880, L_0x555db7df54a0, C4<1>, C4<1>;
v0x555db6ea0860_0 .net "S", 0 0, L_0x555db7df56a0;  alias, 1 drivers
v0x555db6ea0900_0 .net "a", 0 0, L_0x555db7df5880;  alias, 1 drivers
v0x555db6e9f970_0 .net "b", 0 0, L_0x555db7df54a0;  alias, 1 drivers
v0x555db6e9f5c0_0 .net "cout", 0 0, L_0x555db7df57a0;  alias, 1 drivers
S_0x555db6bc43f0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6befb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6e9dcd0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7df5c40 .functor NOT 1, L_0x555db7df56a0, C4<0>, C4<0>, C4<0>;
v0x555db6e85320_0 .net "cout", 0 0, L_0x555db7df6190;  1 drivers
v0x555db6e853e0_0 .net "i", 0 0, L_0x555db7df56a0;  alias, 1 drivers
v0x555db6e84e80_0 .net "o", 0 0, L_0x555db7df5eb0;  alias, 1 drivers
v0x555db6e84f20_0 .net "temp2", 0 0, L_0x555db7df5c40;  1 drivers
S_0x555db6bbcda0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6bc43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72bfd80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bd5e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7df6120 .functor BUFZ 1, L_0x7f49c55bd5e0, C4<0>, C4<0>, C4<0>;
L_0x555db7df6190 .functor BUFZ 1, L_0x555db7df60b0, C4<0>, C4<0>, C4<0>;
v0x555db6e84550_0 .net "S", 0 0, L_0x555db7df5eb0;  alias, 1 drivers
v0x555db6e87b90_0 .net "a", 0 0, L_0x555db7df5c40;  alias, 1 drivers
L_0x7f49c55bd598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e848e0_0 .net "b", 0 0, L_0x7f49c55bd598;  1 drivers
v0x555db6e84980 .array "carry", 0 1;
v0x555db6e84980_0 .net v0x555db6e84980 0, 0 0, L_0x555db7df6120; 1 drivers
v0x555db6e84980_1 .net v0x555db6e84980 1, 0 0, L_0x555db7df60b0; 1 drivers
v0x555db6e873c0_0 .net "cin", 0 0, L_0x7f49c55bd5e0;  1 drivers
v0x555db6e85ca0_0 .net "cout", 0 0, L_0x555db7df6190;  alias, 1 drivers
S_0x555db6bb40d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6bbcda0;
 .timescale 0 0;
P_0x555db72a9eb0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6b90c90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bb40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df60b0 .functor OR 1, L_0x555db7df5db0, L_0x555db7df5fb0, C4<0>, C4<0>;
v0x555db6e93650_0 .net "S", 0 0, L_0x555db7df5eb0;  alias, 1 drivers
v0x555db6e92760_0 .net "a", 0 0, L_0x555db7df5c40;  alias, 1 drivers
v0x555db6e923b0_0 .net "b", 0 0, L_0x7f49c55bd598;  alias, 1 drivers
v0x555db6e917e0_0 .net "cin", 0 0, L_0x555db7df6120;  alias, 1 drivers
v0x555db6e90e60_0 .net "cout", 0 0, L_0x555db7df60b0;  alias, 1 drivers
v0x555db6e909c0_0 .net "cout1", 0 0, L_0x555db7df5db0;  1 drivers
v0x555db6e90a60_0 .net "cout2", 0 0, L_0x555db7df5fb0;  1 drivers
v0x555db6e896f0_0 .net "s1", 0 0, L_0x555db7df5d40;  1 drivers
S_0x555db6ba96d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6b90c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df5d40 .functor XOR 1, L_0x555db7df5c40, L_0x7f49c55bd598, C4<0>, C4<0>;
L_0x555db7df5db0 .functor AND 1, L_0x555db7df5c40, L_0x7f49c55bd598, C4<1>, C4<1>;
v0x555db6e980f0_0 .net "S", 0 0, L_0x555db7df5d40;  alias, 1 drivers
v0x555db6e98190_0 .net "a", 0 0, L_0x555db7df5c40;  alias, 1 drivers
v0x555db6e97520_0 .net "b", 0 0, L_0x7f49c55bd598;  alias, 1 drivers
v0x555db6e96ba0_0 .net "cout", 0 0, L_0x555db7df5db0;  alias, 1 drivers
S_0x555db6b9d3b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6b90c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df5eb0 .functor XOR 1, L_0x555db7df6120, L_0x555db7df5d40, C4<0>, C4<0>;
L_0x555db7df5fb0 .functor AND 1, L_0x555db7df6120, L_0x555db7df5d40, C4<1>, C4<1>;
v0x555db6e967a0_0 .net "S", 0 0, L_0x555db7df5eb0;  alias, 1 drivers
v0x555db6e96840_0 .net "a", 0 0, L_0x555db7df6120;  alias, 1 drivers
v0x555db6e960e0_0 .net "b", 0 0, L_0x555db7df5d40;  alias, 1 drivers
v0x555db6e93fd0_0 .net "cout", 0 0, L_0x555db7df5fb0;  alias, 1 drivers
S_0x555db6b97670 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7df6470 .functor AND 1, L_0x555db7df5230, L_0x555db7df6200, C4<1>, C4<1>;
v0x555db6e7cf00_0 .net "X", 0 0, L_0x555db7df5230;  alias, 1 drivers
v0x555db6e7cfa0_0 .net "Y", 0 0, L_0x555db7df6200;  alias, 1 drivers
v0x555db6e80540_0 .net "Z", 1 0, L_0x555db7df6600;  alias, 1 drivers
L_0x7f49c55bd670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6e805e0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bd670;  1 drivers
v0x555db6e7d290_0 .net "z", 0 0, L_0x555db7df6470;  1 drivers
L_0x555db7df6600 .concat [ 1 1 0 0], L_0x555db7df6470, L_0x7f49c55bd670;
S_0x555db6b88950 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db727a3a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bd748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7df83d0 .functor BUFZ 1, L_0x7f49c55bd748, C4<0>, C4<0>, C4<0>;
L_0x555db7df8440 .functor BUFZ 1, L_0x555db7df8060, C4<0>, C4<0>, C4<0>;
v0x555db6e6a500_0 .net "S", 1 0, L_0x555db7df8330;  alias, 1 drivers
v0x555db6e2ab30_0 .net "a", 1 0, L_0x555db7df42f0;  alias, 1 drivers
v0x555db6e23bd0_0 .net "b", 1 0, L_0x555db7df40a0;  alias, 1 drivers
v0x555db6e237f0 .array "carry", 0 2;
v0x555db6e237f0_0 .net v0x555db6e237f0 0, 0 0, L_0x555db7df83d0; 1 drivers
v0x555db6e237f0_1 .net v0x555db6e237f0 1, 0 0, L_0x555db7df7990; 1 drivers
v0x555db6e237f0_2 .net v0x555db6e237f0 2, 0 0, L_0x555db7df8060; 1 drivers
v0x555db6e51f70_0 .net "cin", 0 0, L_0x7f49c55bd748;  1 drivers
v0x555db6e47150_0 .net "cout", 0 0, L_0x555db7df8440;  alias, 1 drivers
L_0x555db7df7a90 .part L_0x555db7df42f0, 0, 1;
L_0x555db7df7c50 .part L_0x555db7df40a0, 0, 1;
L_0x555db7df80d0 .part L_0x555db7df42f0, 1, 1;
L_0x555db7df8200 .part L_0x555db7df40a0, 1, 1;
L_0x555db7df8330 .concat8 [ 1 1 0 0], L_0x555db7df7790, L_0x555db7df7ef0;
S_0x555db6b81300 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6b88950;
 .timescale 0 0;
P_0x555db7275540 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6bfbfe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6b81300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df7990 .functor OR 1, L_0x555db7df7720, L_0x555db7df7890, C4<0>, C4<0>;
v0x555db6e7a7b0_0 .net "S", 0 0, L_0x555db7df7790;  1 drivers
v0x555db6e70100_0 .net "a", 0 0, L_0x555db7df7a90;  1 drivers
v0x555db6e76750_0 .net "b", 0 0, L_0x555db7df7c50;  1 drivers
v0x555db6e70490_0 .net "cin", 0 0, L_0x555db7df83d0;  alias, 1 drivers
v0x555db6e76020_0 .net "cout", 0 0, L_0x555db7df7990;  alias, 1 drivers
v0x555db6e73fa0_0 .net "cout1", 0 0, L_0x555db7df7720;  1 drivers
v0x555db6e74040_0 .net "cout2", 0 0, L_0x555db7df7890;  1 drivers
v0x555db6e73620_0 .net "s1", 0 0, L_0x555db7df76b0;  1 drivers
S_0x555db6dccd90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bfbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df76b0 .functor XOR 1, L_0x555db7df7a90, L_0x555db7df7c50, C4<0>, C4<0>;
L_0x555db7df7720 .functor AND 1, L_0x555db7df7a90, L_0x555db7df7c50, C4<1>, C4<1>;
v0x555db6e7fd70_0 .net "S", 0 0, L_0x555db7df76b0;  alias, 1 drivers
v0x555db6e7fe10_0 .net "a", 0 0, L_0x555db7df7a90;  alias, 1 drivers
v0x555db6e7e650_0 .net "b", 0 0, L_0x555db7df7c50;  alias, 1 drivers
v0x555db6e7dcd0_0 .net "cout", 0 0, L_0x555db7df7720;  alias, 1 drivers
S_0x555db73e2c20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bfbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df7790 .functor XOR 1, L_0x555db7df83d0, L_0x555db7df76b0, C4<0>, C4<0>;
L_0x555db7df7890 .functor AND 1, L_0x555db7df83d0, L_0x555db7df76b0, C4<1>, C4<1>;
v0x555db6e7d830_0 .net "S", 0 0, L_0x555db7df7790;  alias, 1 drivers
v0x555db6e7d8d0_0 .net "a", 0 0, L_0x555db7df83d0;  alias, 1 drivers
v0x555db6e7bdf0_0 .net "b", 0 0, L_0x555db7df76b0;  alias, 1 drivers
v0x555db6e7b130_0 .net "cout", 0 0, L_0x555db7df7890;  alias, 1 drivers
S_0x555db6757460 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6b88950;
 .timescale 0 0;
P_0x555db6e76850 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6947180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6757460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df8060 .functor OR 1, L_0x555db7df7e80, L_0x555db7df7ff0, C4<0>, C4<0>;
v0x555db6e6d2e0_0 .net "S", 0 0, L_0x555db7df7ef0;  1 drivers
v0x555db6e6d3a0_0 .net "a", 0 0, L_0x555db7df80d0;  1 drivers
v0x555db6e6cb90_0 .net "b", 0 0, L_0x555db7df8200;  1 drivers
v0x555db6e6c2a0_0 .net "cin", 0 0, L_0x555db7df7990;  alias, 1 drivers
v0x555db6e6bef0_0 .net "cout", 0 0, L_0x555db7df8060;  alias, 1 drivers
v0x555db6e6b320_0 .net "cout1", 0 0, L_0x555db7df7e80;  1 drivers
v0x555db6e6b3c0_0 .net "cout2", 0 0, L_0x555db7df7ff0;  1 drivers
v0x555db6e6a9a0_0 .net "s1", 0 0, L_0x555db7df7e10;  1 drivers
S_0x555db683f480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6947180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df7e10 .functor XOR 1, L_0x555db7df80d0, L_0x555db7df8200, C4<0>, C4<0>;
L_0x555db7df7e80 .functor AND 1, L_0x555db7df80d0, L_0x555db7df8200, C4<1>, C4<1>;
v0x555db6e72730_0 .net "S", 0 0, L_0x555db7df7e10;  alias, 1 drivers
v0x555db6e727d0_0 .net "a", 0 0, L_0x555db7df80d0;  alias, 1 drivers
v0x555db6e72380_0 .net "b", 0 0, L_0x555db7df8200;  alias, 1 drivers
v0x555db6e717b0_0 .net "cout", 0 0, L_0x555db7df7e80;  alias, 1 drivers
S_0x555db675aa40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6947180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df7ef0 .functor XOR 1, L_0x555db7df7990, L_0x555db7df7e10, C4<0>, C4<0>;
L_0x555db7df7ff0 .functor AND 1, L_0x555db7df7990, L_0x555db7df7e10, C4<1>, C4<1>;
v0x555db6e70e30_0 .net "S", 0 0, L_0x555db7df7ef0;  alias, 1 drivers
v0x555db6e70ed0_0 .net "a", 0 0, L_0x555db7df7990;  alias, 1 drivers
v0x555db6e70990_0 .net "b", 0 0, L_0x555db7df7e10;  alias, 1 drivers
v0x555db6e6dc60_0 .net "cout", 0 0, L_0x555db7df7ff0;  alias, 1 drivers
S_0x555db63cf0c0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e6cc90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7df91d0 .functor BUFZ 1, L_0x555db7df8440, C4<0>, C4<0>, C4<0>;
L_0x555db7df92d0 .functor BUFZ 1, L_0x555db7df8dd0, C4<0>, C4<0>, C4<0>;
v0x555db6e4fb60_0 .net "S", 1 0, L_0x555db7df9130;  alias, 1 drivers
v0x555db6e4f1e0_0 .net "a", 1 0, L_0x555db7df8330;  alias, 1 drivers
v0x555db6e4f2a0_0 .net "b", 1 0, L_0x555db7df7580;  alias, 1 drivers
v0x555db6e4d430 .array "carry", 0 2;
v0x555db6e4d430_0 .net v0x555db6e4d430 0, 0 0, L_0x555db7df91d0; 1 drivers
v0x555db6e4d430_1 .net v0x555db6e4d430 1, 0 0, L_0x555db7df8790; 1 drivers
v0x555db6e4d430_2 .net v0x555db6e4d430 2, 0 0, L_0x555db7df8dd0; 1 drivers
v0x555db6e4cab0_0 .net "cin", 0 0, L_0x555db7df8440;  alias, 1 drivers
v0x555db6e4ad00_0 .net "cout", 0 0, L_0x555db7df92d0;  alias, 1 drivers
L_0x555db7df8890 .part L_0x555db7df8330, 0, 1;
L_0x555db7df8a50 .part L_0x555db7df7580, 0, 1;
L_0x555db7df8e40 .part L_0x555db7df8330, 1, 1;
L_0x555db7df8f70 .part L_0x555db7df7580, 1, 1;
L_0x555db7df9130 .concat8 [ 1 1 0 0], L_0x555db7df8590, L_0x555db7df8c60;
S_0x555db65bede0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db63cf0c0;
 .timescale 0 0;
P_0x555db722be70 .param/l "i" 0 3 28, +C4<00>;
S_0x555db64b70e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db65bede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df8790 .functor OR 1, L_0x555db7df8520, L_0x555db7df8690, C4<0>, C4<0>;
v0x555db6e59be0_0 .net "S", 0 0, L_0x555db7df8590;  1 drivers
v0x555db6e57e30_0 .net "a", 0 0, L_0x555db7df8890;  1 drivers
v0x555db6e574b0_0 .net "b", 0 0, L_0x555db7df8a50;  1 drivers
v0x555db6e55700_0 .net "cin", 0 0, L_0x555db7df91d0;  alias, 1 drivers
v0x555db6e54d80_0 .net "cout", 0 0, L_0x555db7df8790;  alias, 1 drivers
v0x555db6e54e20_0 .net "cout1", 0 0, L_0x555db7df8520;  1 drivers
v0x555db6e53e90_0 .net "cout2", 0 0, L_0x555db7df8690;  1 drivers
v0x555db6e53ae0_0 .net "s1", 0 0, L_0x555db7df84b0;  1 drivers
S_0x555db63d26a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db64b70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df84b0 .functor XOR 1, L_0x555db7df8890, L_0x555db7df8a50, C4<0>, C4<0>;
L_0x555db7df8520 .functor AND 1, L_0x555db7df8890, L_0x555db7df8a50, C4<1>, C4<1>;
v0x555db6e45f10_0 .net "S", 0 0, L_0x555db7df84b0;  alias, 1 drivers
v0x555db6e45fb0_0 .net "a", 0 0, L_0x555db7df8890;  alias, 1 drivers
v0x555db6e3ff60_0 .net "b", 0 0, L_0x555db7df8a50;  alias, 1 drivers
v0x555db6e32180_0 .net "cout", 0 0, L_0x555db7df8520;  alias, 1 drivers
S_0x555db6277f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db64b70e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df8590 .functor XOR 1, L_0x555db7df91d0, L_0x555db7df84b0, C4<0>, C4<0>;
L_0x555db7df8690 .functor AND 1, L_0x555db7df91d0, L_0x555db7df84b0, C4<1>, C4<1>;
v0x555db6e22300_0 .net "S", 0 0, L_0x555db7df8590;  alias, 1 drivers
v0x555db6e223c0_0 .net "a", 0 0, L_0x555db7df91d0;  alias, 1 drivers
v0x555db6e5c610_0 .net "b", 0 0, L_0x555db7df84b0;  alias, 1 drivers
v0x555db6e5a560_0 .net "cout", 0 0, L_0x555db7df8690;  alias, 1 drivers
S_0x555db6170ca0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db63cf0c0;
 .timescale 0 0;
P_0x555db6e575b0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7949dd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6170ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df8dd0 .functor OR 1, L_0x555db7df8bf0, L_0x555db7df8d60, C4<0>, C4<0>;
v0x555db6e36790_0 .net "S", 0 0, L_0x555db7df8c60;  1 drivers
v0x555db6e36850_0 .net "a", 0 0, L_0x555db7df8e40;  1 drivers
v0x555db6e358a0_0 .net "b", 0 0, L_0x555db7df8f70;  1 drivers
v0x555db6e354f0_0 .net "cin", 0 0, L_0x555db7df8790;  alias, 1 drivers
v0x555db6e34920_0 .net "cout", 0 0, L_0x555db7df8dd0;  alias, 1 drivers
v0x555db6e33fa0_0 .net "cout1", 0 0, L_0x555db7df8bf0;  1 drivers
v0x555db6e34040_0 .net "cout2", 0 0, L_0x555db7df8d60;  1 drivers
v0x555db6e33b00_0 .net "s1", 0 0, L_0x555db7df8b80;  1 drivers
S_0x555db7922ad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7949dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df8b80 .functor XOR 1, L_0x555db7df8e40, L_0x555db7df8f70, C4<0>, C4<0>;
L_0x555db7df8bf0 .functor AND 1, L_0x555db7df8e40, L_0x555db7df8f70, C4<1>, C4<1>;
v0x555db6e52f10_0 .net "S", 0 0, L_0x555db7df8b80;  alias, 1 drivers
v0x555db6e52fb0_0 .net "a", 0 0, L_0x555db7df8e40;  alias, 1 drivers
v0x555db6e526d0_0 .net "b", 0 0, L_0x555db7df8f70;  alias, 1 drivers
v0x555db6e522d0_0 .net "cout", 0 0, L_0x555db7df8bf0;  alias, 1 drivers
S_0x555db79203a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7949dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df8c60 .functor XOR 1, L_0x555db7df8790, L_0x555db7df8b80, C4<0>, C4<0>;
L_0x555db7df8d60 .functor AND 1, L_0x555db7df8790, L_0x555db7df8b80, C4<1>, C4<1>;
v0x555db6e39950_0 .net "S", 0 0, L_0x555db7df8c60;  alias, 1 drivers
v0x555db6e399f0_0 .net "a", 0 0, L_0x555db7df8790;  alias, 1 drivers
v0x555db6e39220_0 .net "b", 0 0, L_0x555db7df8b80;  alias, 1 drivers
v0x555db6e37110_0 .net "cout", 0 0, L_0x555db7df8d60;  alias, 1 drivers
S_0x555db791dc70 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e359a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bd8b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7dfae10 .functor BUFZ 1, L_0x7f49c55bd8b0, C4<0>, C4<0>, C4<0>;
L_0x555db7dfae80 .functor BUFZ 1, L_0x555db7dfaaa0, C4<0>, C4<0>, C4<0>;
v0x555db6e25910_0 .net "S", 3 0, L_0x555db7dfad70;  alias, 1 drivers
v0x555db6e24c50_0 .net "a", 3 0, L_0x555db7df9340;  alias, 1 drivers
v0x555db6e242d0_0 .net "b", 3 0, L_0x555db7df93e0;  alias, 1 drivers
v0x555db6e24390 .array "carry", 0 4;
v0x555db6e24390_0 .net v0x555db6e24390 0, 0 0, L_0x555db7dfae10; 1 drivers
v0x555db6e24390_1 .net v0x555db6e24390 1, 0 0, L_0x555db7df9870; 1 drivers
v0x555db6e24390_2 .net v0x555db6e24390 2, 0 0, L_0x555db7df9e20; 1 drivers
v0x555db6e24390_3 .net v0x555db6e24390 3, 0 0, L_0x555db7dfa4f0; 1 drivers
v0x555db6e24390_4 .net v0x555db6e24390 4, 0 0, L_0x555db7dfaaa0; 1 drivers
v0x555db6def090_0 .net "cin", 0 0, L_0x7f49c55bd8b0;  1 drivers
v0x555db6de8130_0 .net "cout", 0 0, L_0x555db7dfae80;  alias, 1 drivers
L_0x555db7df9970 .part L_0x555db7df9340, 0, 1;
L_0x555db7df9aa0 .part L_0x555db7df93e0, 0, 1;
L_0x555db7df9f20 .part L_0x555db7df9340, 1, 1;
L_0x555db7dfa0e0 .part L_0x555db7df93e0, 1, 1;
L_0x555db7dfa5f0 .part L_0x555db7df9340, 2, 1;
L_0x555db7dfa720 .part L_0x555db7df93e0, 2, 1;
L_0x555db7dfab10 .part L_0x555db7df9340, 3, 1;
L_0x555db7dfac40 .part L_0x555db7df93e0, 3, 1;
L_0x555db7dfad70 .concat8 [ 1 1 1 1], L_0x555db7df9670, L_0x555db7df9cb0, L_0x555db7dfa380, L_0x555db7dfa930;
S_0x555db791b540 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db791dc70;
 .timescale 0 0;
P_0x555db72840a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7918e10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db791b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df9870 .functor OR 1, L_0x555db7df9600, L_0x555db7df9770, C4<0>, C4<0>;
v0x555db6e45940_0 .net "S", 0 0, L_0x555db7df9670;  1 drivers
v0x555db6e45a00_0 .net "a", 0 0, L_0x555db7df9970;  1 drivers
v0x555db6e43830_0 .net "b", 0 0, L_0x555db7df9aa0;  1 drivers
v0x555db6e42eb0_0 .net "cin", 0 0, L_0x555db7dfae10;  alias, 1 drivers
v0x555db6e41fc0_0 .net "cout", 0 0, L_0x555db7df9870;  alias, 1 drivers
v0x555db6e41c10_0 .net "cout1", 0 0, L_0x555db7df9600;  1 drivers
v0x555db6e41cb0_0 .net "cout2", 0 0, L_0x555db7df9770;  1 drivers
v0x555db6e41040_0 .net "s1", 0 0, L_0x555db7df9590;  1 drivers
S_0x555db79166e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7918e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df9590 .functor XOR 1, L_0x555db7df9970, L_0x555db7df9aa0, C4<0>, C4<0>;
L_0x555db7df9600 .functor AND 1, L_0x555db7df9970, L_0x555db7df9aa0, C4<1>, C4<1>;
v0x555db6e4a380_0 .net "S", 0 0, L_0x555db7df9590;  alias, 1 drivers
v0x555db6e4a440_0 .net "a", 0 0, L_0x555db7df9970;  alias, 1 drivers
v0x555db6e49490_0 .net "b", 0 0, L_0x555db7df9aa0;  alias, 1 drivers
v0x555db6e490e0_0 .net "cout", 0 0, L_0x555db7df9600;  alias, 1 drivers
S_0x555db7913fb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7918e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df9670 .functor XOR 1, L_0x555db7dfae10, L_0x555db7df9590, C4<0>, C4<0>;
L_0x555db7df9770 .functor AND 1, L_0x555db7dfae10, L_0x555db7df9590, C4<1>, C4<1>;
v0x555db6e48510_0 .net "S", 0 0, L_0x555db7df9670;  alias, 1 drivers
v0x555db6e485b0_0 .net "a", 0 0, L_0x555db7dfae10;  alias, 1 drivers
v0x555db6e47b90_0 .net "b", 0 0, L_0x555db7df9590;  alias, 1 drivers
v0x555db6e476f0_0 .net "cout", 0 0, L_0x555db7df9770;  alias, 1 drivers
S_0x555db7911880 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db791dc70;
 .timescale 0 0;
P_0x555db72001f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db790f150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7911880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df9e20 .functor OR 1, L_0x555db7df9c40, L_0x555db7df9db0, C4<0>, C4<0>;
v0x555db6e3c280_0 .net "S", 0 0, L_0x555db7df9cb0;  1 drivers
v0x555db6e3c340_0 .net "a", 0 0, L_0x555db7df9f20;  1 drivers
v0x555db6e3bed0_0 .net "b", 0 0, L_0x555db7dfa0e0;  1 drivers
v0x555db6e3b300_0 .net "cin", 0 0, L_0x555db7df9870;  alias, 1 drivers
v0x555db6e3b3a0_0 .net "cout", 0 0, L_0x555db7df9e20;  alias, 1 drivers
v0x555db6e3a980_0 .net "cout1", 0 0, L_0x555db7df9c40;  1 drivers
v0x555db6e3aa20_0 .net "cout2", 0 0, L_0x555db7df9db0;  1 drivers
v0x555db6e3a4e0_0 .net "s1", 0 0, L_0x555db7df9bd0;  1 drivers
S_0x555db790ca20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db790f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df9bd0 .functor XOR 1, L_0x555db7df9f20, L_0x555db7dfa0e0, C4<0>, C4<0>;
L_0x555db7df9c40 .functor AND 1, L_0x555db7df9f20, L_0x555db7dfa0e0, C4<1>, C4<1>;
v0x555db6e406c0_0 .net "S", 0 0, L_0x555db7df9bd0;  alias, 1 drivers
v0x555db6e40760_0 .net "a", 0 0, L_0x555db7df9f20;  alias, 1 drivers
v0x555db6e402c0_0 .net "b", 0 0, L_0x555db7dfa0e0;  alias, 1 drivers
v0x555db6e40360_0 .net "cout", 0 0, L_0x555db7df9c40;  alias, 1 drivers
S_0x555db790a2f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db790f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df9cb0 .functor XOR 1, L_0x555db7df9870, L_0x555db7df9bd0, C4<0>, C4<0>;
L_0x555db7df9db0 .functor AND 1, L_0x555db7df9870, L_0x555db7df9bd0, C4<1>, C4<1>;
v0x555db6e3fc00_0 .net "S", 0 0, L_0x555db7df9cb0;  alias, 1 drivers
v0x555db6e3fcc0_0 .net "a", 0 0, L_0x555db7df9870;  alias, 1 drivers
v0x555db6e3daf0_0 .net "b", 0 0, L_0x555db7df9bd0;  alias, 1 drivers
v0x555db6e3d170_0 .net "cout", 0 0, L_0x555db7df9db0;  alias, 1 drivers
S_0x555db7907bc0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db791dc70;
 .timescale 0 0;
P_0x555db71f1000 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7905490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7907bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfa4f0 .functor OR 1, L_0x555db7dfa310, L_0x555db7dfa480, C4<0>, C4<0>;
v0x555db6e2f7c0_0 .net "S", 0 0, L_0x555db7dfa380;  1 drivers
v0x555db6e2f880_0 .net "a", 0 0, L_0x555db7dfa5f0;  1 drivers
v0x555db6e2ee40_0 .net "b", 0 0, L_0x555db7dfa720;  1 drivers
v0x555db6e2e9a0_0 .net "cin", 0 0, L_0x555db7df9e20;  alias, 1 drivers
v0x555db6e2ea40_0 .net "cout", 0 0, L_0x555db7dfa4f0;  alias, 1 drivers
v0x555db6e2cf60_0 .net "cout1", 0 0, L_0x555db7dfa310;  1 drivers
v0x555db6e2d000_0 .net "cout2", 0 0, L_0x555db7dfa480;  1 drivers
v0x555db6e2c2a0_0 .net "s1", 0 0, L_0x555db7dfa2a0;  1 drivers
S_0x555db7902d60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7905490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfa2a0 .functor XOR 1, L_0x555db7dfa5f0, L_0x555db7dfa720, C4<0>, C4<0>;
L_0x555db7dfa310 .functor AND 1, L_0x555db7dfa5f0, L_0x555db7dfa720, C4<1>, C4<1>;
v0x555db6e33210_0 .net "S", 0 0, L_0x555db7dfa2a0;  alias, 1 drivers
v0x555db6e332b0_0 .net "a", 0 0, L_0x555db7dfa5f0;  alias, 1 drivers
v0x555db6e2e070_0 .net "b", 0 0, L_0x555db7dfa720;  alias, 1 drivers
v0x555db6e2e110_0 .net "cout", 0 0, L_0x555db7dfa310;  alias, 1 drivers
S_0x555db7900630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7905490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfa380 .functor XOR 1, L_0x555db7df9e20, L_0x555db7dfa2a0, C4<0>, C4<0>;
L_0x555db7dfa480 .functor AND 1, L_0x555db7df9e20, L_0x555db7dfa2a0, C4<1>, C4<1>;
v0x555db6e316b0_0 .net "S", 0 0, L_0x555db7dfa380;  alias, 1 drivers
v0x555db6e31770_0 .net "a", 0 0, L_0x555db7df9e20;  alias, 1 drivers
v0x555db6e2e400_0 .net "b", 0 0, L_0x555db7dfa2a0;  alias, 1 drivers
v0x555db6e30ee0_0 .net "cout", 0 0, L_0x555db7dfa480;  alias, 1 drivers
S_0x555db78586d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db791dc70;
 .timescale 0 0;
P_0x555db71ce2b0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7855fa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78586d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfaaa0 .functor OR 1, L_0x555db7dfa8c0, L_0x555db7dfaa30, C4<0>, C4<0>;
v0x555db6e2a060_0 .net "S", 0 0, L_0x555db7dfa930;  1 drivers
v0x555db6e2a120_0 .net "a", 0 0, L_0x555db7dfab10;  1 drivers
v0x555db6e26db0_0 .net "b", 0 0, L_0x555db7dfac40;  1 drivers
v0x555db6e29890_0 .net "cin", 0 0, L_0x555db7dfa4f0;  alias, 1 drivers
v0x555db6e28170_0 .net "cout", 0 0, L_0x555db7dfaaa0;  alias, 1 drivers
v0x555db6e277f0_0 .net "cout1", 0 0, L_0x555db7dfa8c0;  1 drivers
v0x555db6e27890_0 .net "cout2", 0 0, L_0x555db7dfaa30;  1 drivers
v0x555db6e27350_0 .net "s1", 0 0, L_0x555db7dfa850;  1 drivers
S_0x555db7853870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7855fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfa850 .functor XOR 1, L_0x555db7dfab10, L_0x555db7dfac40, C4<0>, C4<0>;
L_0x555db7dfa8c0 .functor AND 1, L_0x555db7dfab10, L_0x555db7dfac40, C4<1>, C4<1>;
v0x555db6e2b920_0 .net "S", 0 0, L_0x555db7dfa850;  alias, 1 drivers
v0x555db6e2b9c0_0 .net "a", 0 0, L_0x555db7dfab10;  alias, 1 drivers
v0x555db6e2b480_0 .net "b", 0 0, L_0x555db7dfac40;  alias, 1 drivers
v0x555db6e2b520_0 .net "cout", 0 0, L_0x555db7dfa8c0;  alias, 1 drivers
S_0x555db7851140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7855fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfa930 .functor XOR 1, L_0x555db7dfa4f0, L_0x555db7dfa850, C4<0>, C4<0>;
L_0x555db7dfaa30 .functor AND 1, L_0x555db7dfa4f0, L_0x555db7dfa850, C4<1>, C4<1>;
v0x555db6e230e0_0 .net "S", 0 0, L_0x555db7dfa930;  alias, 1 drivers
v0x555db6e23180_0 .net "a", 0 0, L_0x555db7dfa4f0;  alias, 1 drivers
v0x555db6e21d10_0 .net "b", 0 0, L_0x555db7dfa850;  alias, 1 drivers
v0x555db6e26a20_0 .net "cout", 0 0, L_0x555db7dfaa30;  alias, 1 drivers
S_0x555db784ea10 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db72915f0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7df66a0 .functor NOT 2, L_0x555db7df6600, C4<00>, C4<00>, C4<00>;
v0x555db6df8e80_0 .net "cout", 0 0, L_0x555db7df74a0;  1 drivers
v0x555db6df8500_0 .net "i", 1 0, L_0x555db7df6600;  alias, 1 drivers
v0x555db6df8060_0 .net "o", 1 0, L_0x555db7df7390;  alias, 1 drivers
v0x555db6e16170_0 .net "temp2", 1 0, L_0x555db7df66a0;  1 drivers
S_0x555db784c2e0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db784ea10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db71a0890 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bd700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7df7430 .functor BUFZ 1, L_0x7f49c55bd700, C4<0>, C4<0>, C4<0>;
L_0x555db7df74a0 .functor BUFZ 1, L_0x555db7df7030, C4<0>, C4<0>, C4<0>;
v0x555db6dfb670_0 .net "S", 1 0, L_0x555db7df7390;  alias, 1 drivers
v0x555db6dfb730_0 .net "a", 1 0, L_0x555db7df66a0;  alias, 1 drivers
L_0x7f49c55bd6b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6dfacf0_0 .net "b", 1 0, L_0x7f49c55bd6b8;  1 drivers
v0x555db6dfadb0 .array "carry", 0 2;
v0x555db6dfadb0_0 .net v0x555db6dfadb0 0, 0 0, L_0x555db7df7430; 1 drivers
v0x555db6dfadb0_1 .net v0x555db6dfadb0 1, 0 0, L_0x555db7df6a80; 1 drivers
v0x555db6dfadb0_2 .net v0x555db6dfadb0 2, 0 0, L_0x555db7df7030; 1 drivers
v0x555db6df9e00_0 .net "cin", 0 0, L_0x7f49c55bd700;  1 drivers
v0x555db6df9a50_0 .net "cout", 0 0, L_0x555db7df74a0;  alias, 1 drivers
L_0x555db7df6b80 .part L_0x555db7df66a0, 0, 1;
L_0x555db7df6cb0 .part L_0x7f49c55bd6b8, 0, 1;
L_0x555db7df70a0 .part L_0x555db7df66a0, 1, 1;
L_0x555db7df7260 .part L_0x7f49c55bd6b8, 1, 1;
L_0x555db7df7390 .concat8 [ 1 1 0 0], L_0x555db7df6880, L_0x555db7df6ec0;
S_0x555db7849bb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db784c2e0;
 .timescale 0 0;
P_0x555db71964a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7847480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7849bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df6a80 .functor OR 1, L_0x555db7df6810, L_0x555db7df6980, C4<0>, C4<0>;
v0x555db6df66e0_0 .net "S", 0 0, L_0x555db7df6880;  1 drivers
v0x555db6df67a0_0 .net "a", 0 0, L_0x555db7df6b80;  1 drivers
v0x555db6de6860_0 .net "b", 0 0, L_0x555db7df6cb0;  1 drivers
v0x555db6e20b70_0 .net "cin", 0 0, L_0x555db7df7430;  alias, 1 drivers
v0x555db6e1eac0_0 .net "cout", 0 0, L_0x555db7df6a80;  alias, 1 drivers
v0x555db6e1e140_0 .net "cout1", 0 0, L_0x555db7df6810;  1 drivers
v0x555db6e1e1e0_0 .net "cout2", 0 0, L_0x555db7df6980;  1 drivers
v0x555db6e1c390_0 .net "s1", 0 0, L_0x555db7df67a0;  1 drivers
S_0x555db7844d50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7847480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df67a0 .functor XOR 1, L_0x555db7df6b80, L_0x555db7df6cb0, C4<0>, C4<0>;
L_0x555db7df6810 .functor AND 1, L_0x555db7df6b80, L_0x555db7df6cb0, C4<1>, C4<1>;
v0x555db6de7d50_0 .net "S", 0 0, L_0x555db7df67a0;  alias, 1 drivers
v0x555db6de7df0_0 .net "a", 0 0, L_0x555db7df6b80;  alias, 1 drivers
v0x555db6e164d0_0 .net "b", 0 0, L_0x555db7df6cb0;  alias, 1 drivers
v0x555db6e16570_0 .net "cout", 0 0, L_0x555db7df6810;  alias, 1 drivers
S_0x555db7842620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7847480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df6880 .functor XOR 1, L_0x555db7df7430, L_0x555db7df67a0, C4<0>, C4<0>;
L_0x555db7df6980 .functor AND 1, L_0x555db7df7430, L_0x555db7df67a0, C4<1>, C4<1>;
v0x555db6e0b6b0_0 .net "S", 0 0, L_0x555db7df6880;  alias, 1 drivers
v0x555db6e0b770_0 .net "a", 0 0, L_0x555db7df7430;  alias, 1 drivers
v0x555db6e0a470_0 .net "b", 0 0, L_0x555db7df67a0;  alias, 1 drivers
v0x555db6e044c0_0 .net "cout", 0 0, L_0x555db7df6980;  alias, 1 drivers
S_0x555db783fef0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db784c2e0;
 .timescale 0 0;
P_0x555db716f8d0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db783d7c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db783fef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7df7030 .functor OR 1, L_0x555db7df6e50, L_0x555db7df6fc0, C4<0>, C4<0>;
v0x555db6e17470_0 .net "S", 0 0, L_0x555db7df6ec0;  1 drivers
v0x555db6e17530_0 .net "a", 0 0, L_0x555db7df70a0;  1 drivers
v0x555db6e16c30_0 .net "b", 0 0, L_0x555db7df7260;  1 drivers
v0x555db6e16830_0 .net "cin", 0 0, L_0x555db7df6a80;  alias, 1 drivers
v0x555db6e168d0_0 .net "cout", 0 0, L_0x555db7df7030;  alias, 1 drivers
v0x555db6dfdeb0_0 .net "cout1", 0 0, L_0x555db7df6e50;  1 drivers
v0x555db6dfdf50_0 .net "cout2", 0 0, L_0x555db7df6fc0;  1 drivers
v0x555db6dfd780_0 .net "s1", 0 0, L_0x555db7df6de0;  1 drivers
S_0x555db783b090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db783d7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df6de0 .functor XOR 1, L_0x555db7df70a0, L_0x555db7df7260, C4<0>, C4<0>;
L_0x555db7df6e50 .functor AND 1, L_0x555db7df70a0, L_0x555db7df7260, C4<1>, C4<1>;
v0x555db6e1ba10_0 .net "S", 0 0, L_0x555db7df6de0;  alias, 1 drivers
v0x555db6e1bab0_0 .net "a", 0 0, L_0x555db7df70a0;  alias, 1 drivers
v0x555db6e19c60_0 .net "b", 0 0, L_0x555db7df7260;  alias, 1 drivers
v0x555db6e19d00_0 .net "cout", 0 0, L_0x555db7df6e50;  alias, 1 drivers
S_0x555db7838960 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db783d7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7df6ec0 .functor XOR 1, L_0x555db7df6a80, L_0x555db7df6de0, C4<0>, C4<0>;
L_0x555db7df6fc0 .functor AND 1, L_0x555db7df6a80, L_0x555db7df6de0, C4<1>, C4<1>;
v0x555db6e192e0_0 .net "S", 0 0, L_0x555db7df6ec0;  alias, 1 drivers
v0x555db6e193a0_0 .net "a", 0 0, L_0x555db7df6a80;  alias, 1 drivers
v0x555db6e183f0_0 .net "b", 0 0, L_0x555db7df6de0;  alias, 1 drivers
v0x555db6e18040_0 .net "cout", 0 0, L_0x555db7df6fc0;  alias, 1 drivers
S_0x555db7836230 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db6d1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db717b5d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7dfc770 .functor BUFZ 1, L_0x555db7dfae80, C4<0>, C4<0>, C4<0>;
L_0x555db7dfc870 .functor BUFZ 1, L_0x555db7dfc400, C4<0>, C4<0>, C4<0>;
v0x555db6deaf80_0 .net "S", 3 0, L_0x555db7dfc6d0;  alias, 1 drivers
v0x555db6dee5c0_0 .net "a", 3 0, L_0x555db7dfad70;  alias, 1 drivers
v0x555db6dee680_0 .net "b", 3 0, L_0x555db7df9480;  alias, 1 drivers
v0x555db6deb310 .array "carry", 0 4;
v0x555db6deb310_0 .net v0x555db6deb310 0, 0 0, L_0x555db7dfc770; 1 drivers
v0x555db6deb310_1 .net v0x555db6deb310 1, 0 0, L_0x555db7dfb1d0; 1 drivers
v0x555db6deb310_2 .net v0x555db6deb310 2, 0 0, L_0x555db7dfb810; 1 drivers
v0x555db6deb310_3 .net v0x555db6deb310 3, 0 0, L_0x555db7dfbe50; 1 drivers
v0x555db6deb310_4 .net v0x555db6deb310 4, 0 0, L_0x555db7dfc400; 1 drivers
v0x555db6deddf0_0 .net "cin", 0 0, L_0x555db7dfae80;  alias, 1 drivers
v0x555db6dec6d0_0 .net "cout", 0 0, L_0x555db7dfc870;  alias, 1 drivers
L_0x555db7dfb2d0 .part L_0x555db7dfad70, 0, 1;
L_0x555db7dfb490 .part L_0x555db7df9480, 0, 1;
L_0x555db7dfb910 .part L_0x555db7dfad70, 1, 1;
L_0x555db7dfba40 .part L_0x555db7df9480, 1, 1;
L_0x555db7dfbf50 .part L_0x555db7dfad70, 2, 1;
L_0x555db7dfc080 .part L_0x555db7df9480, 2, 1;
L_0x555db7dfc470 .part L_0x555db7dfad70, 3, 1;
L_0x555db7dfc5a0 .part L_0x555db7df9480, 3, 1;
L_0x555db7dfc6d0 .concat8 [ 1 1 1 1], L_0x555db7dfafd0, L_0x555db7dfb6a0, L_0x555db7dfbce0, L_0x555db7dfc290;
S_0x555db7833b00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7836230;
 .timescale 0 0;
P_0x555db716d1f0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db78fc0b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7833b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfb1d0 .functor OR 1, L_0x555db7dfaf60, L_0x555db7dfb0d0, C4<0>, C4<0>;
v0x555db6e0e8e0_0 .net "S", 0 0, L_0x555db7dfafd0;  1 drivers
v0x555db6e0e9a0_0 .net "a", 0 0, L_0x555db7dfb2d0;  1 drivers
v0x555db6e0d9f0_0 .net "b", 0 0, L_0x555db7dfb490;  1 drivers
v0x555db6e0d640_0 .net "cin", 0 0, L_0x555db7dfc770;  alias, 1 drivers
v0x555db6e0ca70_0 .net "cout", 0 0, L_0x555db7dfb1d0;  alias, 1 drivers
v0x555db6e0c0f0_0 .net "cout1", 0 0, L_0x555db7dfaf60;  1 drivers
v0x555db6e0c190_0 .net "cout2", 0 0, L_0x555db7dfb0d0;  1 drivers
v0x555db6e0bc50_0 .net "s1", 0 0, L_0x555db7dfaef0;  1 drivers
S_0x555db78d4db0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78fc0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfaef0 .functor XOR 1, L_0x555db7dfb2d0, L_0x555db7dfb490, C4<0>, C4<0>;
L_0x555db7dfaf60 .functor AND 1, L_0x555db7dfb2d0, L_0x555db7dfb490, C4<1>, C4<1>;
v0x555db6e140c0_0 .net "S", 0 0, L_0x555db7dfaef0;  alias, 1 drivers
v0x555db6e14160_0 .net "a", 0 0, L_0x555db7dfb2d0;  alias, 1 drivers
v0x555db6e13740_0 .net "b", 0 0, L_0x555db7dfb490;  alias, 1 drivers
v0x555db6e137e0_0 .net "cout", 0 0, L_0x555db7dfaf60;  alias, 1 drivers
S_0x555db78d2680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78fc0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfafd0 .functor XOR 1, L_0x555db7dfc770, L_0x555db7dfaef0, C4<0>, C4<0>;
L_0x555db7dfb0d0 .functor AND 1, L_0x555db7dfc770, L_0x555db7dfaef0, C4<1>, C4<1>;
v0x555db6e11990_0 .net "S", 0 0, L_0x555db7dfafd0;  alias, 1 drivers
v0x555db6e11a30_0 .net "a", 0 0, L_0x555db7dfc770;  alias, 1 drivers
v0x555db6e11010_0 .net "b", 0 0, L_0x555db7dfaef0;  alias, 1 drivers
v0x555db6e0f260_0 .net "cout", 0 0, L_0x555db7dfb0d0;  alias, 1 drivers
S_0x555db78cff50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7836230;
 .timescale 0 0;
P_0x555db7153a20 .param/l "i" 0 3 28, +C4<01>;
S_0x555db78cd820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78cff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfb810 .functor OR 1, L_0x555db7dfb630, L_0x555db7dfb7a0, C4<0>, C4<0>;
v0x555db6e055a0_0 .net "S", 0 0, L_0x555db7dfb6a0;  1 drivers
v0x555db6e05660_0 .net "a", 0 0, L_0x555db7dfb910;  1 drivers
v0x555db6e04c20_0 .net "b", 0 0, L_0x555db7dfba40;  1 drivers
v0x555db6e04820_0 .net "cin", 0 0, L_0x555db7dfb1d0;  alias, 1 drivers
v0x555db6e048c0_0 .net "cout", 0 0, L_0x555db7dfb810;  alias, 1 drivers
v0x555db6e04160_0 .net "cout1", 0 0, L_0x555db7dfb630;  1 drivers
v0x555db6e04200_0 .net "cout2", 0 0, L_0x555db7dfb7a0;  1 drivers
v0x555db6e02050_0 .net "s1", 0 0, L_0x555db7dfb5c0;  1 drivers
S_0x555db78cb0f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78cd820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfb5c0 .functor XOR 1, L_0x555db7dfb910, L_0x555db7dfba40, C4<0>, C4<0>;
L_0x555db7dfb630 .functor AND 1, L_0x555db7dfb910, L_0x555db7dfba40, C4<1>, C4<1>;
v0x555db6e09ea0_0 .net "S", 0 0, L_0x555db7dfb5c0;  alias, 1 drivers
v0x555db6e09f40_0 .net "a", 0 0, L_0x555db7dfb910;  alias, 1 drivers
v0x555db6e07d90_0 .net "b", 0 0, L_0x555db7dfba40;  alias, 1 drivers
v0x555db6e07e30_0 .net "cout", 0 0, L_0x555db7dfb630;  alias, 1 drivers
S_0x555db78c89c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78cd820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfb6a0 .functor XOR 1, L_0x555db7dfb1d0, L_0x555db7dfb5c0, C4<0>, C4<0>;
L_0x555db7dfb7a0 .functor AND 1, L_0x555db7dfb1d0, L_0x555db7dfb5c0, C4<1>, C4<1>;
v0x555db6e07410_0 .net "S", 0 0, L_0x555db7dfb6a0;  alias, 1 drivers
v0x555db6e074d0_0 .net "a", 0 0, L_0x555db7dfb1d0;  alias, 1 drivers
v0x555db6e06520_0 .net "b", 0 0, L_0x555db7dfb5c0;  alias, 1 drivers
v0x555db6e06170_0 .net "cout", 0 0, L_0x555db7dfb7a0;  alias, 1 drivers
S_0x555db78c6290 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7836230;
 .timescale 0 0;
P_0x555db7109c70 .param/l "i" 0 3 28, +C4<010>;
S_0x555db78c3b60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78c6290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfbe50 .functor OR 1, L_0x555db7dfbc70, L_0x555db7dfbde0, C4<0>, C4<0>;
v0x555db6dfea40_0 .net "S", 0 0, L_0x555db7dfbce0;  1 drivers
v0x555db6dfeb00_0 .net "a", 0 0, L_0x555db7dfbf50;  1 drivers
v0x555db6df7770_0 .net "b", 0 0, L_0x555db7dfc080;  1 drivers
v0x555db6df25d0_0 .net "cin", 0 0, L_0x555db7dfb810;  alias, 1 drivers
v0x555db6df2670_0 .net "cout", 0 0, L_0x555db7dfbe50;  alias, 1 drivers
v0x555db6df5c10_0 .net "cout1", 0 0, L_0x555db7dfbc70;  1 drivers
v0x555db6df5cb0_0 .net "cout2", 0 0, L_0x555db7dfbde0;  1 drivers
v0x555db6df2960_0 .net "s1", 0 0, L_0x555db7dfbc00;  1 drivers
S_0x555db78c1430 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78c3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfbc00 .functor XOR 1, L_0x555db7dfbf50, L_0x555db7dfc080, C4<0>, C4<0>;
L_0x555db7dfbc70 .functor AND 1, L_0x555db7dfbf50, L_0x555db7dfc080, C4<1>, C4<1>;
v0x555db6e016d0_0 .net "S", 0 0, L_0x555db7dfbc00;  alias, 1 drivers
v0x555db6e01770_0 .net "a", 0 0, L_0x555db7dfbf50;  alias, 1 drivers
v0x555db6e007e0_0 .net "b", 0 0, L_0x555db7dfc080;  alias, 1 drivers
v0x555db6e00880_0 .net "cout", 0 0, L_0x555db7dfbc70;  alias, 1 drivers
S_0x555db78bed00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78c3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfbce0 .functor XOR 1, L_0x555db7dfb810, L_0x555db7dfbc00, C4<0>, C4<0>;
L_0x555db7dfbde0 .functor AND 1, L_0x555db7dfb810, L_0x555db7dfbc00, C4<1>, C4<1>;
v0x555db6e00430_0 .net "S", 0 0, L_0x555db7dfbce0;  alias, 1 drivers
v0x555db6e004f0_0 .net "a", 0 0, L_0x555db7dfb810;  alias, 1 drivers
v0x555db6dff860_0 .net "b", 0 0, L_0x555db7dfbc00;  alias, 1 drivers
v0x555db6dfeee0_0 .net "cout", 0 0, L_0x555db7dfbde0;  alias, 1 drivers
S_0x555db78bc5d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7836230;
 .timescale 0 0;
P_0x555db710f3b0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db78b9ea0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78bc5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfc400 .functor OR 1, L_0x555db7dfc220, L_0x555db7dfc390, C4<0>, C4<0>;
v0x555db6df0800_0 .net "S", 0 0, L_0x555db7dfc290;  1 drivers
v0x555db6df08c0_0 .net "a", 0 0, L_0x555db7dfc470;  1 drivers
v0x555db6defe80_0 .net "b", 0 0, L_0x555db7dfc5a0;  1 drivers
v0x555db6def9e0_0 .net "cin", 0 0, L_0x555db7dfbe50;  alias, 1 drivers
v0x555db6de7640_0 .net "cout", 0 0, L_0x555db7dfc400;  alias, 1 drivers
v0x555db6de6270_0 .net "cout1", 0 0, L_0x555db7dfc220;  1 drivers
v0x555db6de6310_0 .net "cout2", 0 0, L_0x555db7dfc390;  1 drivers
v0x555db6de5a60_0 .net "s1", 0 0, L_0x555db7dfc1b0;  1 drivers
S_0x555db78b7770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78b9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfc1b0 .functor XOR 1, L_0x555db7dfc470, L_0x555db7dfc5a0, C4<0>, C4<0>;
L_0x555db7dfc220 .functor AND 1, L_0x555db7dfc470, L_0x555db7dfc5a0, C4<1>, C4<1>;
v0x555db6df5440_0 .net "S", 0 0, L_0x555db7dfc1b0;  alias, 1 drivers
v0x555db6df54e0_0 .net "a", 0 0, L_0x555db7dfc470;  alias, 1 drivers
v0x555db6df3d20_0 .net "b", 0 0, L_0x555db7dfc5a0;  alias, 1 drivers
v0x555db6df3dc0_0 .net "cout", 0 0, L_0x555db7dfc220;  alias, 1 drivers
S_0x555db78b5040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78b9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfc290 .functor XOR 1, L_0x555db7dfbe50, L_0x555db7dfc1b0, C4<0>, C4<0>;
L_0x555db7dfc390 .functor AND 1, L_0x555db7dfbe50, L_0x555db7dfc1b0, C4<1>, C4<1>;
v0x555db6df33a0_0 .net "S", 0 0, L_0x555db7dfc290;  alias, 1 drivers
v0x555db6df3440_0 .net "a", 0 0, L_0x555db7dfbe50;  alias, 1 drivers
v0x555db6df2f00_0 .net "b", 0 0, L_0x555db7dfc1b0;  alias, 1 drivers
v0x555db6df14c0_0 .net "cout", 0 0, L_0x555db7dfc390;  alias, 1 drivers
S_0x555db78b2910 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7e001d0 .functor XOR 1, L_0x555db7dfd5f0, L_0x555db7dfe5c0, C4<0>, C4<0>;
v0x555db6cfda20_0 .net "X", 1 0, L_0x555db7e06170;  1 drivers
v0x555db6cfd0a0_0 .net "Y", 1 0, L_0x555db7e06210;  1 drivers
v0x555db6cfc1b0_0 .net "Z", 3 0, L_0x555db7e05f00;  alias, 1 drivers
v0x555db6cfbe00_0 .net *"_ivl_20", 0 0, L_0x555db7e001d0;  1 drivers
L_0x7f49c55bdc58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6cfbec0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bdc58;  1 drivers
L_0x7f49c55bdca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6cfb230_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bdca0;  1 drivers
L_0x7f49c55bdce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6cfa8b0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bdce8;  1 drivers
L_0x7f49c55bdd30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6cfa410_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bdd30;  1 drivers
v0x555db6cf8660_0 .net "a", 0 0, L_0x555db7dfd0c0;  1 drivers
v0x555db6cf8700_0 .net "a_abs", 0 0, L_0x555db7dfdc20;  1 drivers
v0x555db6cf6550_0 .net "b", 0 0, L_0x555db7dfe090;  1 drivers
v0x555db6cf65f0_0 .net "b_abs", 0 0, L_0x555db7dfec40;  1 drivers
v0x555db6cf5bd0_0 .net "c1", 0 0, L_0x555db7e01290;  1 drivers
v0x555db6cf4ce0_0 .net "c2", 0 0, L_0x555db7e021c0;  1 drivers
v0x555db6cf4d80_0 .net "c3", 0 0, L_0x555db7e04100;  1 drivers
v0x555db6cf4930_0 .net "c4", 0 0, L_0x555db7e060e0;  1 drivers
v0x555db6cf49d0_0 .net "neg_a", 0 0, L_0x555db7dfd5f0;  1 drivers
v0x555db6cf33e0_0 .net "neg_b", 0 0, L_0x555db7dfe5c0;  1 drivers
v0x555db6cf3480_0 .net "temp", 3 0, L_0x555db7e03fd0;  1 drivers
v0x555db6cf2fe0_0 .net "term1", 3 0, L_0x555db7e02230;  1 drivers
v0x555db6cf3080_0 .net "term2", 3 0, L_0x555db7e022d0;  1 drivers
v0x555db6cf2920_0 .net "term3", 3 0, L_0x555db7e02410;  1 drivers
v0x555db6cf0810_0 .net "z0", 1 0, L_0x555db7dfcce0;  1 drivers
v0x555db6cefe90_0 .net "z1", 1 0, L_0x555db7e02020;  1 drivers
v0x555db6ceff30_0 .net "z1_1", 1 0, L_0x555db7e00240;  1 drivers
v0x555db6ceefa0_0 .net "z1_2", 1 0, L_0x555db7e01180;  1 drivers
v0x555db6ceebf0_0 .net "z1_3", 1 0, L_0x555db7dff130;  1 drivers
v0x555db6cee020_0 .net "z1_4", 1 0, L_0x555db7e00050;  1 drivers
v0x555db6ced6a0_0 .net "z2", 1 0, L_0x555db7dfca90;  1 drivers
L_0x555db7dfcb30 .part L_0x555db7e06170, 1, 1;
L_0x555db7dfcbd0 .part L_0x555db7e06210, 1, 1;
L_0x555db7dfcd80 .part L_0x555db7e06170, 0, 1;
L_0x555db7dfce20 .part L_0x555db7e06210, 0, 1;
L_0x555db7dfdcc0 .part L_0x555db7e06170, 0, 1;
L_0x555db7dfdd60 .part L_0x555db7e06170, 1, 1;
L_0x555db7dfece0 .part L_0x555db7e06210, 1, 1;
L_0x555db7dfed80 .part L_0x555db7e06210, 0, 1;
L_0x555db7e00240 .functor MUXZ 2, L_0x555db7dff130, L_0x555db7e00050, L_0x555db7e001d0, C4<>;
L_0x555db7e02230 .concat [ 2 2 0 0], L_0x555db7dfcce0, L_0x7f49c55bdc58;
L_0x555db7e022d0 .concat [ 1 2 1 0], L_0x7f49c55bdce8, L_0x555db7e02020, L_0x7f49c55bdca0;
L_0x555db7e02410 .concat [ 2 2 0 0], L_0x7f49c55bdd30, L_0x555db7dfca90;
S_0x555db78abbb0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db70fa830 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7dfd3d0 .functor NOT 1, L_0x555db7dfdd60, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bda18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dfd4e0 .functor BUFZ 1, L_0x7f49c55bda18, C4<0>, C4<0>, C4<0>;
L_0x555db7dfd5f0 .functor NOT 1, L_0x555db7dfd550, C4<0>, C4<0>, C4<0>;
v0x555db6dcf8c0_0 .net "D", 0 0, L_0x555db7dfd0c0;  alias, 1 drivers
v0x555db6dcf980_0 .net *"_ivl_9", 0 0, L_0x555db7dfd4e0;  1 drivers
v0x555db6dcef40_0 .net "a", 0 0, L_0x555db7dfdcc0;  1 drivers
v0x555db6dceaa0_0 .net "abs_D", 0 0, L_0x555db7dfdc20;  alias, 1 drivers
v0x555db6d0fbf0_0 .net "b", 0 0, L_0x555db7dfdd60;  1 drivers
v0x555db6db73d0_0 .net "b_comp", 0 0, L_0x555db7dfd3d0;  1 drivers
v0x555db6da3050_0 .net "carry", 1 0, L_0x555db7dfd440;  1 drivers
v0x555db6d8e630_0 .net "cin", 0 0, L_0x7f49c55bda18;  1 drivers
v0x555db6d8e6f0_0 .net "is_pos", 0 0, L_0x555db7dfd550;  1 drivers
v0x555db6d8d560_0 .net "negative", 0 0, L_0x555db7dfd5f0;  alias, 1 drivers
v0x555db6d8d620_0 .net "twos", 0 0, L_0x555db7dfd8d0;  1 drivers
L_0x555db7dfd2a0 .part L_0x555db7dfd440, 0, 1;
L_0x555db7dfd440 .concat8 [ 1 1 0 0], L_0x555db7dfd4e0, L_0x555db7dfd230;
L_0x555db7dfd550 .part L_0x555db7dfd440, 1, 1;
L_0x555db7dfdc20 .functor MUXZ 1, L_0x555db7dfd8d0, L_0x555db7dfd0c0, L_0x555db7dfd550, C4<>;
S_0x555db78a9480 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db78abbb0;
 .timescale 0 0;
P_0x555db70eeef0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db78a6d50 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db78a9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfd230 .functor OR 1, L_0x555db7dfcf30, L_0x555db7dfd1c0, C4<0>, C4<0>;
v0x555db6de2160_0 .net "S", 0 0, L_0x555db7dfd0c0;  alias, 1 drivers
v0x555db6de2220_0 .net "a", 0 0, L_0x555db7dfdcc0;  alias, 1 drivers
v0x555db6de17e0_0 .net "b", 0 0, L_0x555db7dfd3d0;  alias, 1 drivers
v0x555db6ddfa30_0 .net "cin", 0 0, L_0x555db7dfd2a0;  1 drivers
v0x555db6ddf0b0_0 .net "cout", 0 0, L_0x555db7dfd230;  1 drivers
v0x555db6ddd300_0 .net "cout1", 0 0, L_0x555db7dfcf30;  1 drivers
v0x555db6ddd3a0_0 .net "cout2", 0 0, L_0x555db7dfd1c0;  1 drivers
v0x555db6ddc980_0 .net "s1", 0 0, L_0x555db7dfcec0;  1 drivers
S_0x555db78a4620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfcec0 .functor XOR 1, L_0x555db7dfdcc0, L_0x555db7dfd3d0, C4<0>, C4<0>;
L_0x555db7dfcf30 .functor AND 1, L_0x555db7dfdcc0, L_0x555db7dfd3d0, C4<1>, C4<1>;
v0x555db6e5d590_0 .net "S", 0 0, L_0x555db7dfcec0;  alias, 1 drivers
v0x555db6dd9640_0 .net "a", 0 0, L_0x555db7dfdcc0;  alias, 1 drivers
v0x555db6dd96e0_0 .net "b", 0 0, L_0x555db7dfd3d0;  alias, 1 drivers
v0x555db6de48b0_0 .net "cout", 0 0, L_0x555db7dfcf30;  alias, 1 drivers
S_0x555db78a1ef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78a6d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfd0c0 .functor XOR 1, L_0x555db7dfd2a0, L_0x555db7dfcec0, C4<0>, C4<0>;
L_0x555db7dfd1c0 .functor AND 1, L_0x555db7dfd2a0, L_0x555db7dfcec0, C4<1>, C4<1>;
v0x555db6de4950_0 .net "S", 0 0, L_0x555db7dfd0c0;  alias, 1 drivers
v0x555db6dd99d0_0 .net "a", 0 0, L_0x555db7dfd2a0;  alias, 1 drivers
v0x555db6dd9a90_0 .net "b", 0 0, L_0x555db7dfcec0;  alias, 1 drivers
v0x555db6de4180_0 .net "cout", 0 0, L_0x555db7dfd1c0;  alias, 1 drivers
S_0x555db789f7c0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db78abbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6de18e0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7dfd660 .functor NOT 1, L_0x555db7dfd0c0, C4<0>, C4<0>, C4<0>;
v0x555db6dd0840_0 .net "cout", 0 0, L_0x555db7dfdbb0;  1 drivers
v0x555db6dd0900_0 .net "i", 0 0, L_0x555db7dfd0c0;  alias, 1 drivers
v0x555db6dd0490_0 .net "o", 0 0, L_0x555db7dfd8d0;  alias, 1 drivers
v0x555db6dd0530_0 .net "temp2", 0 0, L_0x555db7dfd660;  1 drivers
S_0x555db789d090 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db789f7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db70e75a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bd9d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dfdb40 .functor BUFZ 1, L_0x7f49c55bd9d0, C4<0>, C4<0>, C4<0>;
L_0x555db7dfdbb0 .functor BUFZ 1, L_0x555db7dfdad0, C4<0>, C4<0>, C4<0>;
v0x555db6dd39b0_0 .net "S", 0 0, L_0x555db7dfd8d0;  alias, 1 drivers
v0x555db6dd3150_0 .net "a", 0 0, L_0x555db7dfd660;  alias, 1 drivers
L_0x7f49c55bd988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6dd2200_0 .net "b", 0 0, L_0x7f49c55bd988;  1 drivers
v0x555db6dd22a0 .array "carry", 0 1;
v0x555db6dd22a0_0 .net v0x555db6dd22a0 0, 0 0, L_0x555db7dfdb40; 1 drivers
v0x555db6dd22a0_1 .net v0x555db6dd22a0 1, 0 0, L_0x555db7dfdad0; 1 drivers
v0x555db6dd1880_0 .net "cin", 0 0, L_0x7f49c55bd9d0;  1 drivers
v0x555db6dd1130_0 .net "cout", 0 0, L_0x555db7dfdbb0;  alias, 1 drivers
S_0x555db789a960 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db789d090;
 .timescale 0 0;
P_0x555db70d9650 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7898230 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db789a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfdad0 .functor OR 1, L_0x555db7dfd7d0, L_0x555db7dfd9d0, C4<0>, C4<0>;
v0x555db6dd7300_0 .net "S", 0 0, L_0x555db7dfd8d0;  alias, 1 drivers
v0x555db6dd73c0_0 .net "a", 0 0, L_0x555db7dfd660;  alias, 1 drivers
v0x555db6dd6980_0 .net "b", 0 0, L_0x7f49c55bd988;  alias, 1 drivers
v0x555db6dd6230_0 .net "cin", 0 0, L_0x555db7dfdb40;  alias, 1 drivers
v0x555db6dd59d0_0 .net "cout", 0 0, L_0x555db7dfdad0;  alias, 1 drivers
v0x555db6dd4a80_0 .net "cout1", 0 0, L_0x555db7dfd7d0;  1 drivers
v0x555db6dd4b20_0 .net "cout2", 0 0, L_0x555db7dfd9d0;  1 drivers
v0x555db6dd4100_0 .net "s1", 0 0, L_0x555db7dfd760;  1 drivers
S_0x555db7895b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7898230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfd760 .functor XOR 1, L_0x555db7dfd660, L_0x7f49c55bd988, C4<0>, C4<0>;
L_0x555db7dfd7d0 .functor AND 1, L_0x555db7dfd660, L_0x7f49c55bd988, C4<1>, C4<1>;
v0x555db6ddba90_0 .net "S", 0 0, L_0x555db7dfd760;  alias, 1 drivers
v0x555db6ddbb30_0 .net "a", 0 0, L_0x555db7dfd660;  alias, 1 drivers
v0x555db6ddb6e0_0 .net "b", 0 0, L_0x7f49c55bd988;  alias, 1 drivers
v0x555db6ddb780_0 .net "cout", 0 0, L_0x555db7dfd7d0;  alias, 1 drivers
S_0x555db78933d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7898230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfd8d0 .functor XOR 1, L_0x555db7dfdb40, L_0x555db7dfd760, C4<0>, C4<0>;
L_0x555db7dfd9d0 .functor AND 1, L_0x555db7dfdb40, L_0x555db7dfd760, C4<1>, C4<1>;
v0x555db6ddab10_0 .net "S", 0 0, L_0x555db7dfd8d0;  alias, 1 drivers
v0x555db6ddabd0_0 .net "a", 0 0, L_0x555db7dfdb40;  alias, 1 drivers
v0x555db6dda2d0_0 .net "b", 0 0, L_0x555db7dfd760;  alias, 1 drivers
v0x555db6dd9ed0_0 .net "cout", 0 0, L_0x555db7dfd9d0;  alias, 1 drivers
S_0x555db7890ca0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dfca20 .functor AND 1, L_0x555db7dfcb30, L_0x555db7dfcbd0, C4<1>, C4<1>;
v0x555db6cd4180_0 .net "X", 0 0, L_0x555db7dfcb30;  1 drivers
v0x555db6cd3ee0_0 .net "Y", 0 0, L_0x555db7dfcbd0;  1 drivers
v0x555db6cd3fa0_0 .net "Z", 1 0, L_0x555db7dfca90;  alias, 1 drivers
L_0x7f49c55bd8f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6db70c0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bd8f8;  1 drivers
v0x555db6db5080_0 .net "z", 0 0, L_0x555db7dfca20;  1 drivers
L_0x555db7dfca90 .concat [ 1 1 0 0], L_0x555db7dfca20, L_0x7f49c55bd8f8;
S_0x555db788e570 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dfcc70 .functor AND 1, L_0x555db7dfcd80, L_0x555db7dfce20, C4<1>, C4<1>;
v0x555db6db4700_0 .net "X", 0 0, L_0x555db7dfcd80;  1 drivers
v0x555db6db47a0_0 .net "Y", 0 0, L_0x555db7dfce20;  1 drivers
v0x555db6db2950_0 .net "Z", 1 0, L_0x555db7dfcce0;  alias, 1 drivers
L_0x7f49c55bd940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6db2a10_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bd940;  1 drivers
v0x555db6db1fd0_0 .net "z", 0 0, L_0x555db7dfcc70;  1 drivers
L_0x555db7dfcce0 .concat [ 1 1 0 0], L_0x555db7dfcc70, L_0x7f49c55bd940;
S_0x555db788be40 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6f2e130 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7dfe3a0 .functor NOT 1, L_0x555db7dfed80, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bdaf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dfe4b0 .functor BUFZ 1, L_0x7f49c55bdaf0, C4<0>, C4<0>, C4<0>;
L_0x555db7dfe5c0 .functor NOT 1, L_0x555db7dfe520, C4<0>, C4<0>, C4<0>;
v0x555db6da2d40_0 .net "D", 0 0, L_0x555db7dfe090;  alias, 1 drivers
v0x555db6da2e00_0 .net *"_ivl_9", 0 0, L_0x555db7dfe4b0;  1 drivers
v0x555db6da0d00_0 .net "a", 0 0, L_0x555db7dfece0;  1 drivers
v0x555db6da0380_0 .net "abs_D", 0 0, L_0x555db7dfec40;  alias, 1 drivers
v0x555db6d9e5d0_0 .net "b", 0 0, L_0x555db7dfed80;  1 drivers
v0x555db6d9dc50_0 .net "b_comp", 0 0, L_0x555db7dfe3a0;  1 drivers
v0x555db6d9bea0_0 .net "carry", 1 0, L_0x555db7dfe410;  1 drivers
v0x555db6d9b520_0 .net "cin", 0 0, L_0x7f49c55bdaf0;  1 drivers
v0x555db6d9b5e0_0 .net "is_pos", 0 0, L_0x555db7dfe520;  1 drivers
v0x555db6d99770_0 .net "negative", 0 0, L_0x555db7dfe5c0;  alias, 1 drivers
v0x555db6d99830_0 .net "twos", 0 0, L_0x555db7dfe8a0;  1 drivers
L_0x555db7dfe270 .part L_0x555db7dfe410, 0, 1;
L_0x555db7dfe410 .concat8 [ 1 1 0 0], L_0x555db7dfe4b0, L_0x555db7dfe200;
L_0x555db7dfe520 .part L_0x555db7dfe410, 1, 1;
L_0x555db7dfec40 .functor MUXZ 1, L_0x555db7dfe8a0, L_0x555db7dfe090, L_0x555db7dfe520, C4<>;
S_0x555db7889710 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db788be40;
 .timescale 0 0;
P_0x555db7127380 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7886fe0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7889710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfe200 .functor OR 1, L_0x555db7dfdf00, L_0x555db7dfe190, C4<0>, C4<0>;
v0x555db6da8c90_0 .net "S", 0 0, L_0x555db7dfe090;  alias, 1 drivers
v0x555db6da8d50_0 .net "a", 0 0, L_0x555db7dfece0;  alias, 1 drivers
v0x555db6da8310_0 .net "b", 0 0, L_0x555db7dfe3a0;  alias, 1 drivers
v0x555db6da6560_0 .net "cin", 0 0, L_0x555db7dfe270;  1 drivers
v0x555db6da5be0_0 .net "cout", 0 0, L_0x555db7dfe200;  1 drivers
v0x555db6da4cf0_0 .net "cout1", 0 0, L_0x555db7dfdf00;  1 drivers
v0x555db6da4d90_0 .net "cout2", 0 0, L_0x555db7dfe190;  1 drivers
v0x555db6da4940_0 .net "s1", 0 0, L_0x555db7dfde90;  1 drivers
S_0x555db78809f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7886fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfde90 .functor XOR 1, L_0x555db7dfece0, L_0x555db7dfe3a0, C4<0>, C4<0>;
L_0x555db7dfdf00 .functor AND 1, L_0x555db7dfece0, L_0x555db7dfe3a0, C4<1>, C4<1>;
v0x555db6db02c0_0 .net "S", 0 0, L_0x555db7dfde90;  alias, 1 drivers
v0x555db6daf8a0_0 .net "a", 0 0, L_0x555db7dfece0;  alias, 1 drivers
v0x555db6daf940_0 .net "b", 0 0, L_0x555db7dfe3a0;  alias, 1 drivers
v0x555db6dadaf0_0 .net "cout", 0 0, L_0x555db7dfdf00;  alias, 1 drivers
S_0x555db787e2c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7886fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfe090 .functor XOR 1, L_0x555db7dfe270, L_0x555db7dfde90, C4<0>, C4<0>;
L_0x555db7dfe190 .functor AND 1, L_0x555db7dfe270, L_0x555db7dfde90, C4<1>, C4<1>;
v0x555db6dad170_0 .net "S", 0 0, L_0x555db7dfe090;  alias, 1 drivers
v0x555db6dab3c0_0 .net "a", 0 0, L_0x555db7dfe270;  alias, 1 drivers
v0x555db6dab480_0 .net "b", 0 0, L_0x555db7dfde90;  alias, 1 drivers
v0x555db6daaa40_0 .net "cout", 0 0, L_0x555db7dfe190;  alias, 1 drivers
S_0x555db787bb90 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db788be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db729af80 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7dfe630 .functor NOT 1, L_0x555db7dfe090, C4<0>, C4<0>, C4<0>;
v0x555db6d66ac0_0 .net "cout", 0 0, L_0x555db7dfeb80;  1 drivers
v0x555db6d66b80_0 .net "i", 0 0, L_0x555db7dfe090;  alias, 1 drivers
v0x555db6d666c0_0 .net "o", 0 0, L_0x555db7dfe8a0;  alias, 1 drivers
v0x555db6d66760_0 .net "temp2", 0 0, L_0x555db7dfe630;  1 drivers
S_0x555db7879460 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db787bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db75a6f00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bdaa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7dfeb10 .functor BUFZ 1, L_0x7f49c55bdaa8, C4<0>, C4<0>, C4<0>;
L_0x555db7dfeb80 .functor BUFZ 1, L_0x555db7dfeaa0, C4<0>, C4<0>, C4<0>;
v0x555db6d69b90_0 .net "S", 0 0, L_0x555db7dfe8a0;  alias, 1 drivers
v0x555db6d69210_0 .net "a", 0 0, L_0x555db7dfe630;  alias, 1 drivers
L_0x7f49c55bda60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6d68320_0 .net "b", 0 0, L_0x7f49c55bda60;  1 drivers
v0x555db6d683c0 .array "carry", 0 1;
v0x555db6d683c0_0 .net v0x555db6d683c0 0, 0 0, L_0x555db7dfeb10; 1 drivers
v0x555db6d683c0_1 .net v0x555db6d683c0 1, 0 0, L_0x555db7dfeaa0; 1 drivers
v0x555db6d67f70_0 .net "cin", 0 0, L_0x7f49c55bdaa8;  1 drivers
v0x555db6d673a0_0 .net "cout", 0 0, L_0x555db7dfeb80;  alias, 1 drivers
S_0x555db7876d30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7879460;
 .timescale 0 0;
P_0x555db7132230 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7874600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7876d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dfeaa0 .functor OR 1, L_0x555db7dfe7a0, L_0x555db7dfe9a0, C4<0>, C4<0>;
v0x555db6d71120_0 .net "S", 0 0, L_0x555db7dfe8a0;  alias, 1 drivers
v0x555db6d711e0_0 .net "a", 0 0, L_0x555db7dfe630;  alias, 1 drivers
v0x555db6d707a0_0 .net "b", 0 0, L_0x7f49c55bda60;  alias, 1 drivers
v0x555db6d6e9f0_0 .net "cin", 0 0, L_0x555db7dfeb10;  alias, 1 drivers
v0x555db6d6e070_0 .net "cout", 0 0, L_0x555db7dfeaa0;  alias, 1 drivers
v0x555db6d6c2c0_0 .net "cout1", 0 0, L_0x555db7dfe7a0;  1 drivers
v0x555db6d6c360_0 .net "cout2", 0 0, L_0x555db7dfe9a0;  1 drivers
v0x555db6d6b940_0 .net "s1", 0 0, L_0x555db7dfe730;  1 drivers
S_0x555db7871ed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7874600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfe730 .functor XOR 1, L_0x555db7dfe630, L_0x7f49c55bda60, C4<0>, C4<0>;
L_0x555db7dfe7a0 .functor AND 1, L_0x555db7dfe630, L_0x7f49c55bda60, C4<1>, C4<1>;
v0x555db6da3f50_0 .net "S", 0 0, L_0x555db7dfe730;  alias, 1 drivers
v0x555db6da4010_0 .net "a", 0 0, L_0x555db7dfe630;  alias, 1 drivers
v0x555db6da3710_0 .net "b", 0 0, L_0x7f49c55bda60;  alias, 1 drivers
v0x555db6da3310_0 .net "cout", 0 0, L_0x555db7dfe7a0;  alias, 1 drivers
S_0x555db786f7a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7874600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dfe8a0 .functor XOR 1, L_0x555db7dfeb10, L_0x555db7dfe730, C4<0>, C4<0>;
L_0x555db7dfe9a0 .functor AND 1, L_0x555db7dfeb10, L_0x555db7dfe730, C4<1>, C4<1>;
v0x555db6d738d0_0 .net "S", 0 0, L_0x555db7dfe8a0;  alias, 1 drivers
v0x555db6d73990_0 .net "a", 0 0, L_0x555db7dfeb10;  alias, 1 drivers
v0x555db6d661c0_0 .net "b", 0 0, L_0x555db7dfe730;  alias, 1 drivers
v0x555db6d731a0_0 .net "cout", 0 0, L_0x555db7dfe9a0;  alias, 1 drivers
S_0x555db786d070 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7dfefa0 .functor AND 1, L_0x555db7dfdc20, L_0x555db7dfec40, C4<1>, C4<1>;
v0x555db6d98df0_0 .net "X", 0 0, L_0x555db7dfdc20;  alias, 1 drivers
v0x555db6d98eb0_0 .net "Y", 0 0, L_0x555db7dfec40;  alias, 1 drivers
v0x555db6d97040_0 .net "Z", 1 0, L_0x555db7dff130;  alias, 1 drivers
L_0x7f49c55bdb38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6d970e0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bdb38;  1 drivers
v0x555db6d966c0_0 .net "z", 0 0, L_0x555db7dfefa0;  1 drivers
L_0x555db7dff130 .concat [ 1 1 0 0], L_0x555db7dfefa0, L_0x7f49c55bdb38;
S_0x555db786a940 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db70aef10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bdc10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e01220 .functor BUFZ 1, L_0x7f49c55bdc10, C4<0>, C4<0>, C4<0>;
L_0x555db7e01290 .functor BUFZ 1, L_0x555db7e00eb0, C4<0>, C4<0>, C4<0>;
v0x555db6d81e70_0 .net "S", 1 0, L_0x555db7e01180;  alias, 1 drivers
v0x555db6d81f30_0 .net "a", 1 0, L_0x555db7dfcce0;  alias, 1 drivers
v0x555db6d81ac0_0 .net "b", 1 0, L_0x555db7dfca90;  alias, 1 drivers
v0x555db6d80ef0 .array "carry", 0 2;
v0x555db6d80ef0_0 .net v0x555db6d80ef0 0, 0 0, L_0x555db7e01220; 1 drivers
v0x555db6d80ef0_1 .net v0x555db6d80ef0 1, 0 0, L_0x555db7e007e0; 1 drivers
v0x555db6d80ef0_2 .net v0x555db6d80ef0 2, 0 0, L_0x555db7e00eb0; 1 drivers
v0x555db6d80570_0 .net "cin", 0 0, L_0x7f49c55bdc10;  1 drivers
v0x555db6d800d0_0 .net "cout", 0 0, L_0x555db7e01290;  alias, 1 drivers
L_0x555db7e008e0 .part L_0x555db7dfcce0, 0, 1;
L_0x555db7e00aa0 .part L_0x555db7dfca90, 0, 1;
L_0x555db7e00f20 .part L_0x555db7dfcce0, 1, 1;
L_0x555db7e01050 .part L_0x555db7dfca90, 1, 1;
L_0x555db7e01180 .concat8 [ 1 1 0 0], L_0x555db7e00590, L_0x555db7e00d40;
S_0x555db7868210 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db786a940;
 .timescale 0 0;
P_0x555db7074cf0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7865ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7868210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e007e0 .functor OR 1, L_0x555db7e004d0, L_0x555db7e006e0, C4<0>, C4<0>;
v0x555db6d90970_0 .net "S", 0 0, L_0x555db7e00590;  1 drivers
v0x555db6d90a30_0 .net "a", 0 0, L_0x555db7e008e0;  1 drivers
v0x555db6d905c0_0 .net "b", 0 0, L_0x555db7e00aa0;  1 drivers
v0x555db6d8f9f0_0 .net "cin", 0 0, L_0x555db7e01220;  alias, 1 drivers
v0x555db6d8f070_0 .net "cout", 0 0, L_0x555db7e007e0;  alias, 1 drivers
v0x555db6d8ebd0_0 .net "cout1", 0 0, L_0x555db7e004d0;  1 drivers
v0x555db6d8ec70_0 .net "cout2", 0 0, L_0x555db7e006e0;  1 drivers
v0x555db6d8d080_0 .net "s1", 0 0, L_0x555db7e00410;  1 drivers
S_0x555db78633b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7865ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e00410 .functor XOR 1, L_0x555db7e008e0, L_0x555db7e00aa0, C4<0>, C4<0>;
L_0x555db7e004d0 .functor AND 1, L_0x555db7e008e0, L_0x555db7e00aa0, C4<1>, C4<1>;
v0x555db6d94910_0 .net "S", 0 0, L_0x555db7e00410;  alias, 1 drivers
v0x555db6d949b0_0 .net "a", 0 0, L_0x555db7e008e0;  alias, 1 drivers
v0x555db6d93f90_0 .net "b", 0 0, L_0x555db7e00aa0;  alias, 1 drivers
v0x555db6d94030_0 .net "cout", 0 0, L_0x555db7e004d0;  alias, 1 drivers
S_0x555db7860c80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7865ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e00590 .functor XOR 1, L_0x555db7e01220, L_0x555db7e00410, C4<0>, C4<0>;
L_0x555db7e006e0 .functor AND 1, L_0x555db7e01220, L_0x555db7e00410, C4<1>, C4<1>;
v0x555db6d921e0_0 .net "S", 0 0, L_0x555db7e00590;  alias, 1 drivers
v0x555db6d92280_0 .net "a", 0 0, L_0x555db7e01220;  alias, 1 drivers
v0x555db6d91860_0 .net "b", 0 0, L_0x555db7e00410;  alias, 1 drivers
v0x555db6d91900_0 .net "cout", 0 0, L_0x555db7e006e0;  alias, 1 drivers
S_0x555db785e550 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db786a940;
 .timescale 0 0;
P_0x555db7067ee0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db782dd20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db785e550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e00eb0 .functor OR 1, L_0x555db7e00cd0, L_0x555db7e00e40, C4<0>, C4<0>;
v0x555db6d87bc0_0 .net "S", 0 0, L_0x555db7e00d40;  1 drivers
v0x555db6d87c80_0 .net "a", 0 0, L_0x555db7e00f20;  1 drivers
v0x555db6d85e10_0 .net "b", 0 0, L_0x555db7e01050;  1 drivers
v0x555db6d85490_0 .net "cin", 0 0, L_0x555db7e007e0;  alias, 1 drivers
v0x555db6d85530_0 .net "cout", 0 0, L_0x555db7e00eb0;  alias, 1 drivers
v0x555db6d836e0_0 .net "cout1", 0 0, L_0x555db7e00cd0;  1 drivers
v0x555db6d83780_0 .net "cout2", 0 0, L_0x555db7e00e40;  1 drivers
v0x555db6d82d60_0 .net "s1", 0 0, L_0x555db7e00c60;  1 drivers
S_0x555db782b5f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db782dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e00c60 .functor XOR 1, L_0x555db7e00f20, L_0x555db7e01050, C4<0>, C4<0>;
L_0x555db7e00cd0 .functor AND 1, L_0x555db7e00f20, L_0x555db7e01050, C4<1>, C4<1>;
v0x555db6d7ebd0_0 .net "S", 0 0, L_0x555db7e00c60;  alias, 1 drivers
v0x555db6d7ec70_0 .net "a", 0 0, L_0x555db7e00f20;  alias, 1 drivers
v0x555db6d8ccf0_0 .net "b", 0 0, L_0x555db7e01050;  alias, 1 drivers
v0x555db6d8cd90_0 .net "cout", 0 0, L_0x555db7e00cd0;  alias, 1 drivers
S_0x555db7828ec0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db782dd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e00d40 .functor XOR 1, L_0x555db7e007e0, L_0x555db7e00c60, C4<0>, C4<0>;
L_0x555db7e00e40 .functor AND 1, L_0x555db7e007e0, L_0x555db7e00c60, C4<1>, C4<1>;
v0x555db6d8ac70_0 .net "S", 0 0, L_0x555db7e00d40;  alias, 1 drivers
v0x555db6d8ad30_0 .net "a", 0 0, L_0x555db7e007e0;  alias, 1 drivers
v0x555db6d8a2f0_0 .net "b", 0 0, L_0x555db7e00c60;  alias, 1 drivers
v0x555db6d88540_0 .net "cout", 0 0, L_0x555db7e00e40;  alias, 1 drivers
S_0x555db7826790 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db702de10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7e020c0 .functor BUFZ 1, L_0x555db7e01290, C4<0>, C4<0>, C4<0>;
L_0x555db7e021c0 .functor BUFZ 1, L_0x555db7e01cc0, C4<0>, C4<0>, C4<0>;
v0x555db6d65810_0 .net "S", 1 0, L_0x555db7e02020;  alias, 1 drivers
v0x555db6d658d0_0 .net "a", 1 0, L_0x555db7e01180;  alias, 1 drivers
v0x555db6d63760_0 .net "b", 1 0, L_0x555db7e00240;  alias, 1 drivers
v0x555db6d62de0 .array "carry", 0 2;
v0x555db6d62de0_0 .net v0x555db6d62de0 0, 0 0, L_0x555db7e020c0; 1 drivers
v0x555db6d62de0_1 .net v0x555db6d62de0 1, 0 0, L_0x555db7e01680; 1 drivers
v0x555db6d62de0_2 .net v0x555db6d62de0 2, 0 0, L_0x555db7e01cc0; 1 drivers
v0x555db6d61030_0 .net "cin", 0 0, L_0x555db7e01290;  alias, 1 drivers
v0x555db6d606b0_0 .net "cout", 0 0, L_0x555db7e021c0;  alias, 1 drivers
L_0x555db7e01780 .part L_0x555db7e01180, 0, 1;
L_0x555db7e01940 .part L_0x555db7e00240, 0, 1;
L_0x555db7e01d30 .part L_0x555db7e01180, 1, 1;
L_0x555db7e01e60 .part L_0x555db7e00240, 1, 1;
L_0x555db7e02020 .concat8 [ 1 1 0 0], L_0x555db7e01430, L_0x555db7e01b50;
S_0x555db7824060 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7826790;
 .timescale 0 0;
P_0x555db703c7a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7821930 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7824060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e01680 .functor OR 1, L_0x555db7e01370, L_0x555db7e01580, C4<0>, C4<0>;
v0x555db6d77900_0 .net "S", 0 0, L_0x555db7e01430;  1 drivers
v0x555db6d779c0_0 .net "a", 0 0, L_0x555db7e01780;  1 drivers
v0x555db6d76f80_0 .net "b", 0 0, L_0x555db7e01940;  1 drivers
v0x555db6d76090_0 .net "cin", 0 0, L_0x555db7e020c0;  alias, 1 drivers
v0x555db6d75ce0_0 .net "cout", 0 0, L_0x555db7e01680;  alias, 1 drivers
v0x555db6d75110_0 .net "cout1", 0 0, L_0x555db7e01370;  1 drivers
v0x555db6d751b0_0 .net "cout2", 0 0, L_0x555db7e01580;  1 drivers
v0x555db6d74790_0 .net "s1", 0 0, L_0x555db7e01300;  1 drivers
S_0x555db781f200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7821930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e01300 .functor XOR 1, L_0x555db7e01780, L_0x555db7e01940, C4<0>, C4<0>;
L_0x555db7e01370 .functor AND 1, L_0x555db7e01780, L_0x555db7e01940, C4<1>, C4<1>;
v0x555db6d7e810_0 .net "S", 0 0, L_0x555db7e01300;  alias, 1 drivers
v0x555db6d7e8b0_0 .net "a", 0 0, L_0x555db7e01780;  alias, 1 drivers
v0x555db6d7c760_0 .net "b", 0 0, L_0x555db7e01940;  alias, 1 drivers
v0x555db6d7c800_0 .net "cout", 0 0, L_0x555db7e01370;  alias, 1 drivers
S_0x555db781cad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7821930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e01430 .functor XOR 1, L_0x555db7e020c0, L_0x555db7e01300, C4<0>, C4<0>;
L_0x555db7e01580 .functor AND 1, L_0x555db7e020c0, L_0x555db7e01300, C4<1>, C4<1>;
v0x555db6d7bde0_0 .net "S", 0 0, L_0x555db7e01430;  alias, 1 drivers
v0x555db6d7be80_0 .net "a", 0 0, L_0x555db7e020c0;  alias, 1 drivers
v0x555db6d7a030_0 .net "b", 0 0, L_0x555db7e01300;  alias, 1 drivers
v0x555db6d796b0_0 .net "cout", 0 0, L_0x555db7e01580;  alias, 1 drivers
S_0x555db781a3a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7826790;
 .timescale 0 0;
P_0x555db705a180 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7817c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db781a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e01cc0 .functor OR 1, L_0x555db7e01ae0, L_0x555db7e01c50, C4<0>, C4<0>;
v0x555db6d50350_0 .net "S", 0 0, L_0x555db7e01b50;  1 drivers
v0x555db6d50410_0 .net "a", 0 0, L_0x555db7e01d30;  1 drivers
v0x555db6d4f110_0 .net "b", 0 0, L_0x555db7e01e60;  1 drivers
v0x555db6d49160_0 .net "cin", 0 0, L_0x555db7e01680;  alias, 1 drivers
v0x555db6d49200_0 .net "cout", 0 0, L_0x555db7e01cc0;  alias, 1 drivers
v0x555db6d3b380_0 .net "cout1", 0 0, L_0x555db7e01ae0;  1 drivers
v0x555db6d3b420_0 .net "cout2", 0 0, L_0x555db7e01c50;  1 drivers
v0x555db6d2b500_0 .net "s1", 0 0, L_0x555db7e01a70;  1 drivers
S_0x555db7815540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7817c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e01a70 .functor XOR 1, L_0x555db7e01d30, L_0x555db7e01e60, C4<0>, C4<0>;
L_0x555db7e01ae0 .functor AND 1, L_0x555db7e01d30, L_0x555db7e01e60, C4<1>, C4<1>;
v0x555db6d74390_0 .net "S", 0 0, L_0x555db7e01a70;  alias, 1 drivers
v0x555db6d74430_0 .net "a", 0 0, L_0x555db7e01d30;  alias, 1 drivers
v0x555db6d33d30_0 .net "b", 0 0, L_0x555db7e01e60;  alias, 1 drivers
v0x555db6d33dd0_0 .net "cout", 0 0, L_0x555db7e01ae0;  alias, 1 drivers
S_0x555db7812e10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7817c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e01b50 .functor XOR 1, L_0x555db7e01680, L_0x555db7e01a70, C4<0>, C4<0>;
L_0x555db7e01c50 .functor AND 1, L_0x555db7e01680, L_0x555db7e01a70, C4<1>, C4<1>;
v0x555db6d2cdd0_0 .net "S", 0 0, L_0x555db7e01b50;  alias, 1 drivers
v0x555db6d2ce90_0 .net "a", 0 0, L_0x555db7e01680;  alias, 1 drivers
v0x555db6d2c9f0_0 .net "b", 0 0, L_0x555db7e01a70;  alias, 1 drivers
v0x555db6d5b170_0 .net "cout", 0 0, L_0x555db7e01c50;  alias, 1 drivers
S_0x555db78106e0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db704a8e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bdd78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e04070 .functor BUFZ 1, L_0x7f49c55bdd78, C4<0>, C4<0>, C4<0>;
L_0x555db7e04100 .functor BUFZ 1, L_0x555db7e03c60, C4<0>, C4<0>, C4<0>;
v0x555db6d43b80_0 .net "S", 3 0, L_0x555db7e03fd0;  alias, 1 drivers
v0x555db6d436e0_0 .net "a", 3 0, L_0x555db7e02230;  alias, 1 drivers
v0x555db6d3c410_0 .net "b", 3 0, L_0x555db7e022d0;  alias, 1 drivers
v0x555db6d3c4d0 .array "carry", 0 4;
v0x555db6d3c4d0_0 .net v0x555db6d3c4d0 0, 0 0, L_0x555db7e04070; 1 drivers
v0x555db6d3c4d0_1 .net v0x555db6d3c4d0 1, 0 0, L_0x555db7e029e0; 1 drivers
v0x555db6d3c4d0_2 .net v0x555db6d3c4d0 2, 0 0, L_0x555db7e02fe0; 1 drivers
v0x555db6d3c4d0_3 .net v0x555db6d3c4d0 3, 0 0, L_0x555db7e036b0; 1 drivers
v0x555db6d3c4d0_4 .net v0x555db6d3c4d0 4, 0 0, L_0x555db7e03c60; 1 drivers
v0x555db6d37270_0 .net "cin", 0 0, L_0x7f49c55bdd78;  1 drivers
v0x555db6d3a8b0_0 .net "cout", 0 0, L_0x555db7e04100;  alias, 1 drivers
L_0x555db7e02ae0 .part L_0x555db7e02230, 0, 1;
L_0x555db7e02c10 .part L_0x555db7e022d0, 0, 1;
L_0x555db7e030e0 .part L_0x555db7e02230, 1, 1;
L_0x555db7e032a0 .part L_0x555db7e022d0, 1, 1;
L_0x555db7e037b0 .part L_0x555db7e02230, 2, 1;
L_0x555db7e038e0 .part L_0x555db7e022d0, 2, 1;
L_0x555db7e03d20 .part L_0x555db7e02230, 3, 1;
L_0x555db7e03e50 .part L_0x555db7e022d0, 3, 1;
L_0x555db7e03fd0 .concat8 [ 1 1 1 1], L_0x555db7e02790, L_0x555db7e02e20, L_0x555db7e03540, L_0x555db7e03af0;
S_0x555db780dfb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db78106e0;
 .timescale 0 0;
P_0x555db7038690 .param/l "i" 0 3 28, +C4<00>;
S_0x555db780b880 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db780dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e029e0 .functor OR 1, L_0x555db7e026d0, L_0x555db7e028e0, C4<0>, C4<0>;
v0x555db6d5b8d0_0 .net "S", 0 0, L_0x555db7e02790;  1 drivers
v0x555db6d5b990_0 .net "a", 0 0, L_0x555db7e02ae0;  1 drivers
v0x555db6d5b4d0_0 .net "b", 0 0, L_0x555db7e02c10;  1 drivers
v0x555db6d42b50_0 .net "cin", 0 0, L_0x555db7e04070;  alias, 1 drivers
v0x555db6d42420_0 .net "cout", 0 0, L_0x555db7e029e0;  alias, 1 drivers
v0x555db6d40310_0 .net "cout1", 0 0, L_0x555db7e026d0;  1 drivers
v0x555db6d403b0_0 .net "cout2", 0 0, L_0x555db7e028e0;  1 drivers
v0x555db6d3f990_0 .net "s1", 0 0, L_0x555db7e025c0;  1 drivers
S_0x555db77b0070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db780b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e025c0 .functor XOR 1, L_0x555db7e02ae0, L_0x555db7e02c10, C4<0>, C4<0>;
L_0x555db7e026d0 .functor AND 1, L_0x555db7e02ae0, L_0x555db7e02c10, C4<1>, C4<1>;
v0x555db6d5e900_0 .net "S", 0 0, L_0x555db7e025c0;  alias, 1 drivers
v0x555db6d5e9a0_0 .net "a", 0 0, L_0x555db7e02ae0;  alias, 1 drivers
v0x555db6d5df80_0 .net "b", 0 0, L_0x555db7e02c10;  alias, 1 drivers
v0x555db6d5e020_0 .net "cout", 0 0, L_0x555db7e026d0;  alias, 1 drivers
S_0x555db77ad940 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db780b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e02790 .functor XOR 1, L_0x555db7e04070, L_0x555db7e025c0, C4<0>, C4<0>;
L_0x555db7e028e0 .functor AND 1, L_0x555db7e04070, L_0x555db7e025c0, C4<1>, C4<1>;
v0x555db6d5d090_0 .net "S", 0 0, L_0x555db7e02790;  alias, 1 drivers
v0x555db6d5d130_0 .net "a", 0 0, L_0x555db7e04070;  alias, 1 drivers
v0x555db6d5cce0_0 .net "b", 0 0, L_0x555db7e025c0;  alias, 1 drivers
v0x555db6d5c110_0 .net "cout", 0 0, L_0x555db7e028e0;  alias, 1 drivers
S_0x555db77ab210 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db78106e0;
 .timescale 0 0;
P_0x555db7031040 .param/l "i" 0 3 28, +C4<01>;
S_0x555db77a8ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77ab210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e02fe0 .functor OR 1, L_0x555db7e02db0, L_0x555db7e02f70, C4<0>, C4<0>;
v0x555db6d5ae10_0 .net "S", 0 0, L_0x555db7e02e20;  1 drivers
v0x555db6d5aed0_0 .net "a", 0 0, L_0x555db7e030e0;  1 drivers
v0x555db6d58d60_0 .net "b", 0 0, L_0x555db7e032a0;  1 drivers
v0x555db6d583e0_0 .net "cin", 0 0, L_0x555db7e029e0;  alias, 1 drivers
v0x555db6d58480_0 .net "cout", 0 0, L_0x555db7e02fe0;  alias, 1 drivers
v0x555db6d56630_0 .net "cout1", 0 0, L_0x555db7e02db0;  1 drivers
v0x555db6d566d0_0 .net "cout2", 0 0, L_0x555db7e02f70;  1 drivers
v0x555db6d55cb0_0 .net "s1", 0 0, L_0x555db7e02d40;  1 drivers
S_0x555db77a63b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77a8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e02d40 .functor XOR 1, L_0x555db7e030e0, L_0x555db7e032a0, C4<0>, C4<0>;
L_0x555db7e02db0 .functor AND 1, L_0x555db7e030e0, L_0x555db7e032a0, C4<1>, C4<1>;
v0x555db6d3eaa0_0 .net "S", 0 0, L_0x555db7e02d40;  alias, 1 drivers
v0x555db6d3eb40_0 .net "a", 0 0, L_0x555db7e030e0;  alias, 1 drivers
v0x555db6d3e6f0_0 .net "b", 0 0, L_0x555db7e032a0;  alias, 1 drivers
v0x555db6d3e790_0 .net "cout", 0 0, L_0x555db7e02db0;  alias, 1 drivers
S_0x555db77a3c80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77a8ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e02e20 .functor XOR 1, L_0x555db7e029e0, L_0x555db7e02d40, C4<0>, C4<0>;
L_0x555db7e02f70 .functor AND 1, L_0x555db7e029e0, L_0x555db7e02d40, C4<1>, C4<1>;
v0x555db6d3db20_0 .net "S", 0 0, L_0x555db7e02e20;  alias, 1 drivers
v0x555db6d3dbe0_0 .net "a", 0 0, L_0x555db7e029e0;  alias, 1 drivers
v0x555db6d3d1a0_0 .net "b", 0 0, L_0x555db7e02d40;  alias, 1 drivers
v0x555db6d3cd00_0 .net "cout", 0 0, L_0x555db7e02f70;  alias, 1 drivers
S_0x555db77a1550 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db78106e0;
 .timescale 0 0;
P_0x555db6fed360 .param/l "i" 0 3 28, +C4<010>;
S_0x555db779ee20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77a1550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e036b0 .functor OR 1, L_0x555db7e034d0, L_0x555db7e03640, C4<0>, C4<0>;
v0x555db6d50d90_0 .net "S", 0 0, L_0x555db7e03540;  1 drivers
v0x555db6d50e50_0 .net "a", 0 0, L_0x555db7e037b0;  1 drivers
v0x555db6d508f0_0 .net "b", 0 0, L_0x555db7e038e0;  1 drivers
v0x555db6d4eb40_0 .net "cin", 0 0, L_0x555db7e02fe0;  alias, 1 drivers
v0x555db6d4ebe0_0 .net "cout", 0 0, L_0x555db7e036b0;  alias, 1 drivers
v0x555db6d4ca30_0 .net "cout1", 0 0, L_0x555db7e034d0;  1 drivers
v0x555db6d4cad0_0 .net "cout2", 0 0, L_0x555db7e03640;  1 drivers
v0x555db6d4c0b0_0 .net "s1", 0 0, L_0x555db7e03460;  1 drivers
S_0x555db7806670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db779ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e03460 .functor XOR 1, L_0x555db7e037b0, L_0x555db7e038e0, C4<0>, C4<0>;
L_0x555db7e034d0 .functor AND 1, L_0x555db7e037b0, L_0x555db7e038e0, C4<1>, C4<1>;
v0x555db6d53f00_0 .net "S", 0 0, L_0x555db7e03460;  alias, 1 drivers
v0x555db6d53fa0_0 .net "a", 0 0, L_0x555db7e037b0;  alias, 1 drivers
v0x555db6d53580_0 .net "b", 0 0, L_0x555db7e038e0;  alias, 1 drivers
v0x555db6d53620_0 .net "cout", 0 0, L_0x555db7e034d0;  alias, 1 drivers
S_0x555db7803f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db779ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e03540 .functor XOR 1, L_0x555db7e02fe0, L_0x555db7e03460, C4<0>, C4<0>;
L_0x555db7e03640 .functor AND 1, L_0x555db7e02fe0, L_0x555db7e03460, C4<1>, C4<1>;
v0x555db6d52690_0 .net "S", 0 0, L_0x555db7e03540;  alias, 1 drivers
v0x555db6d52750_0 .net "a", 0 0, L_0x555db7e02fe0;  alias, 1 drivers
v0x555db6d522e0_0 .net "b", 0 0, L_0x555db7e03460;  alias, 1 drivers
v0x555db6d51710_0 .net "cout", 0 0, L_0x555db7e03640;  alias, 1 drivers
S_0x555db7801810 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db78106e0;
 .timescale 0 0;
P_0x555db6ffd5d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db77ff0e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7801810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e03c60 .functor OR 1, L_0x555db7e03a80, L_0x555db7e03bf0, C4<0>, C4<0>;
v0x555db6d48e00_0 .net "S", 0 0, L_0x555db7e03af0;  1 drivers
v0x555db6d48ec0_0 .net "a", 0 0, L_0x555db7e03d20;  1 drivers
v0x555db6d46cf0_0 .net "b", 0 0, L_0x555db7e03e50;  1 drivers
v0x555db6d46370_0 .net "cin", 0 0, L_0x555db7e036b0;  alias, 1 drivers
v0x555db6d45480_0 .net "cout", 0 0, L_0x555db7e03c60;  alias, 1 drivers
v0x555db6d450d0_0 .net "cout1", 0 0, L_0x555db7e03a80;  1 drivers
v0x555db6d45170_0 .net "cout2", 0 0, L_0x555db7e03bf0;  1 drivers
v0x555db6d44500_0 .net "s1", 0 0, L_0x555db7e03a10;  1 drivers
S_0x555db77fc9b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77ff0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e03a10 .functor XOR 1, L_0x555db7e03d20, L_0x555db7e03e50, C4<0>, C4<0>;
L_0x555db7e03a80 .functor AND 1, L_0x555db7e03d20, L_0x555db7e03e50, C4<1>, C4<1>;
v0x555db6d4b1c0_0 .net "S", 0 0, L_0x555db7e03a10;  alias, 1 drivers
v0x555db6d4b260_0 .net "a", 0 0, L_0x555db7e03d20;  alias, 1 drivers
v0x555db6d4ae10_0 .net "b", 0 0, L_0x555db7e03e50;  alias, 1 drivers
v0x555db6d4aeb0_0 .net "cout", 0 0, L_0x555db7e03a80;  alias, 1 drivers
S_0x555db77fa280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77ff0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e03af0 .functor XOR 1, L_0x555db7e036b0, L_0x555db7e03a10, C4<0>, C4<0>;
L_0x555db7e03bf0 .functor AND 1, L_0x555db7e036b0, L_0x555db7e03a10, C4<1>, C4<1>;
v0x555db6d4a240_0 .net "S", 0 0, L_0x555db7e03af0;  alias, 1 drivers
v0x555db6d4a2e0_0 .net "a", 0 0, L_0x555db7e036b0;  alias, 1 drivers
v0x555db6d498c0_0 .net "b", 0 0, L_0x555db7e03a10;  alias, 1 drivers
v0x555db6d494c0_0 .net "cout", 0 0, L_0x555db7e03bf0;  alias, 1 drivers
S_0x555db77f7b50 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6d9e670 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7dff1d0 .functor NOT 2, L_0x555db7dff130, C4<00>, C4<00>, C4<00>;
v0x555db6d28d40_0 .net "cout", 0 0, L_0x555db7e00160;  1 drivers
v0x555db6d28e00_0 .net "i", 1 0, L_0x555db7dff130;  alias, 1 drivers
v0x555db6d26cc0_0 .net "o", 1 0, L_0x555db7e00050;  alias, 1 drivers
v0x555db6d26340_0 .net "temp2", 1 0, L_0x555db7dff1d0;  1 drivers
S_0x555db77f5420 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db77f7b50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6fef440 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bdbc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e000f0 .functor BUFZ 1, L_0x7f49c55bdbc8, C4<0>, C4<0>, C4<0>;
L_0x555db7e00160 .functor BUFZ 1, L_0x555db7dffca0, C4<0>, C4<0>, C4<0>;
v0x555db6d2d4d0_0 .net "S", 1 0, L_0x555db7e00050;  alias, 1 drivers
v0x555db6d2d590_0 .net "a", 1 0, L_0x555db7dff1d0;  alias, 1 drivers
L_0x7f49c55bdb80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6d22e20_0 .net "b", 1 0, L_0x7f49c55bdb80;  1 drivers
v0x555db6d22ee0 .array "carry", 0 2;
v0x555db6d22ee0_0 .net v0x555db6d22ee0 0, 0 0, L_0x555db7e000f0; 1 drivers
v0x555db6d22ee0_1 .net v0x555db6d22ee0 1, 0 0, L_0x555db7dff6f0; 1 drivers
v0x555db6d22ee0_2 .net v0x555db6d22ee0 2, 0 0, L_0x555db7dffca0; 1 drivers
v0x555db6d29470_0 .net "cin", 0 0, L_0x7f49c55bdbc8;  1 drivers
v0x555db6d231b0_0 .net "cout", 0 0, L_0x555db7e00160;  alias, 1 drivers
L_0x555db7dff7f0 .part L_0x555db7dff1d0, 0, 1;
L_0x555db7dff920 .part L_0x7f49c55bdb80, 0, 1;
L_0x555db7dffd60 .part L_0x555db7dff1d0, 1, 1;
L_0x555db7dfff20 .part L_0x7f49c55bdb80, 1, 1;
L_0x555db7e00050 .concat8 [ 1 1 0 0], L_0x555db7dff4a0, L_0x555db7dffb30;
S_0x555db77f2cf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db77f5420;
 .timescale 0 0;
P_0x555db6fdb490 .param/l "i" 0 3 28, +C4<00>;
S_0x555db77f05c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77f2cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dff6f0 .functor OR 1, L_0x555db7dff3e0, L_0x555db7dff5f0, C4<0>, C4<0>;
v0x555db6d36160_0 .net "S", 0 0, L_0x555db7dff4a0;  1 drivers
v0x555db6d36220_0 .net "a", 0 0, L_0x555db7dff7f0;  1 drivers
v0x555db6d354a0_0 .net "b", 0 0, L_0x555db7dff920;  1 drivers
v0x555db6d34b20_0 .net "cin", 0 0, L_0x555db7e000f0;  alias, 1 drivers
v0x555db6d34680_0 .net "cout", 0 0, L_0x555db7dff6f0;  alias, 1 drivers
v0x555db6d2c2e0_0 .net "cout1", 0 0, L_0x555db7dff3e0;  1 drivers
v0x555db6d2c380_0 .net "cout2", 0 0, L_0x555db7dff5f0;  1 drivers
v0x555db6d2af10_0 .net "s1", 0 0, L_0x555db7dff320;  1 drivers
S_0x555db77ede90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dff320 .functor XOR 1, L_0x555db7dff7f0, L_0x555db7dff920, C4<0>, C4<0>;
L_0x555db7dff3e0 .functor AND 1, L_0x555db7dff7f0, L_0x555db7dff920, C4<1>, C4<1>;
v0x555db6d37600_0 .net "S", 0 0, L_0x555db7dff320;  alias, 1 drivers
v0x555db6d376a0_0 .net "a", 0 0, L_0x555db7dff7f0;  alias, 1 drivers
v0x555db6d3a0e0_0 .net "b", 0 0, L_0x555db7dff920;  alias, 1 drivers
v0x555db6d3a180_0 .net "cout", 0 0, L_0x555db7dff3e0;  alias, 1 drivers
S_0x555db77eb760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dff4a0 .functor XOR 1, L_0x555db7e000f0, L_0x555db7dff320, C4<0>, C4<0>;
L_0x555db7dff5f0 .functor AND 1, L_0x555db7e000f0, L_0x555db7dff320, C4<1>, C4<1>;
v0x555db6d389c0_0 .net "S", 0 0, L_0x555db7dff4a0;  alias, 1 drivers
v0x555db6d38a80_0 .net "a", 0 0, L_0x555db7e000f0;  alias, 1 drivers
v0x555db6d38040_0 .net "b", 0 0, L_0x555db7dff320;  alias, 1 drivers
v0x555db6d37ba0_0 .net "cout", 0 0, L_0x555db7dff5f0;  alias, 1 drivers
S_0x555db77e9030 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db77f5420;
 .timescale 0 0;
P_0x555db6fcdda0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db77e6900 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77e9030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dffca0 .functor OR 1, L_0x555db7dffac0, L_0x555db7dffc30, C4<0>, C4<0>;
v0x555db6d31370_0 .net "S", 0 0, L_0x555db7dffb30;  1 drivers
v0x555db6d31430_0 .net "a", 0 0, L_0x555db7dffd60;  1 drivers
v0x555db6d309f0_0 .net "b", 0 0, L_0x555db7dfff20;  1 drivers
v0x555db6d30550_0 .net "cin", 0 0, L_0x555db7dff6f0;  alias, 1 drivers
v0x555db6d305f0_0 .net "cout", 0 0, L_0x555db7dffca0;  alias, 1 drivers
v0x555db6d2eb10_0 .net "cout1", 0 0, L_0x555db7dffac0;  1 drivers
v0x555db6d2ebb0_0 .net "cout2", 0 0, L_0x555db7dffc30;  1 drivers
v0x555db6d2de50_0 .net "s1", 0 0, L_0x555db7dffa50;  1 drivers
S_0x555db77e41d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77e6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dffa50 .functor XOR 1, L_0x555db7dffd60, L_0x555db7dfff20, C4<0>, C4<0>;
L_0x555db7dffac0 .functor AND 1, L_0x555db7dffd60, L_0x555db7dfff20, C4<1>, C4<1>;
v0x555db6d2a700_0 .net "S", 0 0, L_0x555db7dffa50;  alias, 1 drivers
v0x555db6d2a7a0_0 .net "a", 0 0, L_0x555db7dffd60;  alias, 1 drivers
v0x555db6d2fc20_0 .net "b", 0 0, L_0x555db7dfff20;  alias, 1 drivers
v0x555db6d2fcc0_0 .net "cout", 0 0, L_0x555db7dffac0;  alias, 1 drivers
S_0x555db77dced0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77e6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dffb30 .functor XOR 1, L_0x555db7dff6f0, L_0x555db7dffa50, C4<0>, C4<0>;
L_0x555db7dffc30 .functor AND 1, L_0x555db7dff6f0, L_0x555db7dffa50, C4<1>, C4<1>;
v0x555db6d33260_0 .net "S", 0 0, L_0x555db7dffb30;  alias, 1 drivers
v0x555db6d33320_0 .net "a", 0 0, L_0x555db7dff6f0;  alias, 1 drivers
v0x555db6d2ffb0_0 .net "b", 0 0, L_0x555db7dffa50;  alias, 1 drivers
v0x555db6d32a90_0 .net "cout", 0 0, L_0x555db7dffc30;  alias, 1 drivers
S_0x555db77da7a0 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db78b2910;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6fb5810 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7e05fa0 .functor BUFZ 1, L_0x555db7e04100, C4<0>, C4<0>, C4<0>;
L_0x555db7e060e0 .functor BUFZ 1, L_0x555db7e05b50, C4<0>, C4<0>, C4<0>;
v0x555db6ce6820_0 .net "S", 3 0, L_0x555db7e05f00;  alias, 1 drivers
v0x555db6d02880_0 .net "a", 3 0, L_0x555db7e03fd0;  alias, 1 drivers
v0x555db6d02940_0 .net "b", 3 0, L_0x555db7e02410;  alias, 1 drivers
v0x555db6d01f00 .array "carry", 0 4;
v0x555db6d01f00_0 .net v0x555db6d01f00 0, 0 0, L_0x555db7e05fa0; 1 drivers
v0x555db6d01f00_1 .net v0x555db6d01f00 1, 0 0, L_0x555db7e04620; 1 drivers
v0x555db6d01f00_2 .net v0x555db6d01f00 2, 0 0, L_0x555db7e04d80; 1 drivers
v0x555db6d01f00_3 .net v0x555db6d01f00 3, 0 0, L_0x555db7e054a0; 1 drivers
v0x555db6d01f00_4 .net v0x555db6d01f00 4, 0 0, L_0x555db7e05b50; 1 drivers
v0x555db6d00150_0 .net "cin", 0 0, L_0x555db7e04100;  alias, 1 drivers
v0x555db6cff7d0_0 .net "cout", 0 0, L_0x555db7e060e0;  alias, 1 drivers
L_0x555db7e04760 .part L_0x555db7e03fd0, 0, 1;
L_0x555db7e04940 .part L_0x555db7e02410, 0, 1;
L_0x555db7e04ec0 .part L_0x555db7e03fd0, 1, 1;
L_0x555db7e04ff0 .part L_0x555db7e02410, 1, 1;
L_0x555db7e055e0 .part L_0x555db7e03fd0, 2, 1;
L_0x555db7e05710 .part L_0x555db7e02410, 2, 1;
L_0x555db7e05c50 .part L_0x555db7e03fd0, 3, 1;
L_0x555db7e05d80 .part L_0x555db7e02410, 3, 1;
L_0x555db7e05f00 .concat8 [ 1 1 1 1], L_0x555db7e04370, L_0x555db7e04bb0, L_0x555db7e052d0, L_0x555db7e05980;
S_0x555db77d8070 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db77da7a0;
 .timescale 0 0;
P_0x555db6fab8b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db77d5940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77d8070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e04620 .functor OR 1, L_0x555db7e04290, L_0x555db7e04500, C4<0>, C4<0>;
v0x555db6d20980_0 .net "S", 0 0, L_0x555db7e04370;  1 drivers
v0x555db6d20a40_0 .net "a", 0 0, L_0x555db7e04760;  1 drivers
v0x555db6d20000_0 .net "b", 0 0, L_0x555db7e04940;  1 drivers
v0x555db6d1f8b0_0 .net "cin", 0 0, L_0x555db7e05fa0;  alias, 1 drivers
v0x555db6d1efc0_0 .net "cout", 0 0, L_0x555db7e04620;  alias, 1 drivers
v0x555db6d1ec10_0 .net "cout1", 0 0, L_0x555db7e04290;  1 drivers
v0x555db6d1ecb0_0 .net "cout2", 0 0, L_0x555db7e04500;  1 drivers
v0x555db6d1e040_0 .net "s1", 0 0, L_0x555db7e04190;  1 drivers
S_0x555db77d3210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77d5940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e04190 .functor XOR 1, L_0x555db7e04760, L_0x555db7e04940, C4<0>, C4<0>;
L_0x555db7e04290 .functor AND 1, L_0x555db7e04760, L_0x555db7e04940, C4<1>, C4<1>;
v0x555db6d25450_0 .net "S", 0 0, L_0x555db7e04190;  alias, 1 drivers
v0x555db6d254f0_0 .net "a", 0 0, L_0x555db7e04760;  alias, 1 drivers
v0x555db6d250a0_0 .net "b", 0 0, L_0x555db7e04940;  alias, 1 drivers
v0x555db6d25140_0 .net "cout", 0 0, L_0x555db7e04290;  alias, 1 drivers
S_0x555db77d0ae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77d5940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e04370 .functor XOR 1, L_0x555db7e05fa0, L_0x555db7e04190, C4<0>, C4<0>;
L_0x555db7e04500 .functor AND 1, L_0x555db7e05fa0, L_0x555db7e04190, C4<1>, C4<1>;
v0x555db6d244d0_0 .net "S", 0 0, L_0x555db7e04370;  alias, 1 drivers
v0x555db6d24570_0 .net "a", 0 0, L_0x555db7e05fa0;  alias, 1 drivers
v0x555db6d23b50_0 .net "b", 0 0, L_0x555db7e04190;  alias, 1 drivers
v0x555db6d236b0_0 .net "cout", 0 0, L_0x555db7e04500;  alias, 1 drivers
S_0x555db77ce3b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db77da7a0;
 .timescale 0 0;
P_0x555db6f9a590 .param/l "i" 0 3 28, +C4<01>;
S_0x555db77cbc80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77ce3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e04d80 .functor OR 1, L_0x555db7e04b20, L_0x555db7e04cf0, C4<0>, C4<0>;
v0x555db6d04c90_0 .net "S", 0 0, L_0x555db7e04bb0;  1 drivers
v0x555db6d04d50_0 .net "a", 0 0, L_0x555db7e04ec0;  1 drivers
v0x555db6cf9e70_0 .net "b", 0 0, L_0x555db7e04ff0;  1 drivers
v0x555db6cf8c30_0 .net "cin", 0 0, L_0x555db7e04620;  alias, 1 drivers
v0x555db6cf8cd0_0 .net "cout", 0 0, L_0x555db7e04d80;  alias, 1 drivers
v0x555db6cf2c80_0 .net "cout1", 0 0, L_0x555db7e04b20;  1 drivers
v0x555db6cf2d20_0 .net "cout2", 0 0, L_0x555db7e04cf0;  1 drivers
v0x555db6ce4ea0_0 .net "s1", 0 0, L_0x555db7e04a70;  1 drivers
S_0x555db77c5040 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77cbc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e04a70 .functor XOR 1, L_0x555db7e04ec0, L_0x555db7e04ff0, C4<0>, C4<0>;
L_0x555db7e04b20 .functor AND 1, L_0x555db7e04ec0, L_0x555db7e04ff0, C4<1>, C4<1>;
v0x555db6d1d6c0_0 .net "S", 0 0, L_0x555db7e04a70;  alias, 1 drivers
v0x555db6d1d760_0 .net "a", 0 0, L_0x555db7e04ec0;  alias, 1 drivers
v0x555db6d1d220_0 .net "b", 0 0, L_0x555db7e04ff0;  alias, 1 drivers
v0x555db6d1d2c0_0 .net "cout", 0 0, L_0x555db7e04b20;  alias, 1 drivers
S_0x555db77c2910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77cbc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e04bb0 .functor XOR 1, L_0x555db7e04620, L_0x555db7e04a70, C4<0>, C4<0>;
L_0x555db7e04cf0 .functor AND 1, L_0x555db7e04620, L_0x555db7e04a70, C4<1>, C4<1>;
v0x555db6cdd850_0 .net "S", 0 0, L_0x555db7e04bb0;  alias, 1 drivers
v0x555db6cdd910_0 .net "a", 0 0, L_0x555db7e04620;  alias, 1 drivers
v0x555db6cd68f0_0 .net "b", 0 0, L_0x555db7e04a70;  alias, 1 drivers
v0x555db6cd6510_0 .net "cout", 0 0, L_0x555db7e04cf0;  alias, 1 drivers
S_0x555db77c01e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db77da7a0;
 .timescale 0 0;
P_0x555db701ab90 .param/l "i" 0 3 28, +C4<010>;
S_0x555db77bdab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77c01e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e054a0 .functor OR 1, L_0x555db7e05240, L_0x555db7e05410, C4<0>, C4<0>;
v0x555db6d0a1d0_0 .net "S", 0 0, L_0x555db7e052d0;  1 drivers
v0x555db6d0a290_0 .net "a", 0 0, L_0x555db7e055e0;  1 drivers
v0x555db6d08420_0 .net "b", 0 0, L_0x555db7e05710;  1 drivers
v0x555db6d07aa0_0 .net "cin", 0 0, L_0x555db7e04d80;  alias, 1 drivers
v0x555db6d07b40_0 .net "cout", 0 0, L_0x555db7e054a0;  alias, 1 drivers
v0x555db6d06bb0_0 .net "cout1", 0 0, L_0x555db7e05240;  1 drivers
v0x555db6d06c50_0 .net "cout2", 0 0, L_0x555db7e05410;  1 drivers
v0x555db6d06800_0 .net "s1", 0 0, L_0x555db7e051b0;  1 drivers
S_0x555db77bb380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77bdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e051b0 .functor XOR 1, L_0x555db7e055e0, L_0x555db7e05710, C4<0>, C4<0>;
L_0x555db7e05240 .functor AND 1, L_0x555db7e055e0, L_0x555db7e05710, C4<1>, C4<1>;
v0x555db6cd5020_0 .net "S", 0 0, L_0x555db7e051b0;  alias, 1 drivers
v0x555db6cd50c0_0 .net "a", 0 0, L_0x555db7e055e0;  alias, 1 drivers
v0x555db6d0f330_0 .net "b", 0 0, L_0x555db7e05710;  alias, 1 drivers
v0x555db6d0f3d0_0 .net "cout", 0 0, L_0x555db7e05240;  alias, 1 drivers
S_0x555db77b8c50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77bdab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e052d0 .functor XOR 1, L_0x555db7e04d80, L_0x555db7e051b0, C4<0>, C4<0>;
L_0x555db7e05410 .functor AND 1, L_0x555db7e04d80, L_0x555db7e051b0, C4<1>, C4<1>;
v0x555db6d0d280_0 .net "S", 0 0, L_0x555db7e052d0;  alias, 1 drivers
v0x555db6d0d340_0 .net "a", 0 0, L_0x555db7e04d80;  alias, 1 drivers
v0x555db6d0c900_0 .net "b", 0 0, L_0x555db7e051b0;  alias, 1 drivers
v0x555db6d0ab50_0 .net "cout", 0 0, L_0x555db7e05410;  alias, 1 drivers
S_0x555db77b6520 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db77da7a0;
 .timescale 0 0;
P_0x555db71e4ed0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db77989f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db77b6520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e05b50 .functor OR 1, L_0x555db7e058f0, L_0x555db7e05ac0, C4<0>, C4<0>;
v0x555db6ce9e30_0 .net "S", 0 0, L_0x555db7e05980;  1 drivers
v0x555db6ce9ef0_0 .net "a", 0 0, L_0x555db7e05c50;  1 drivers
v0x555db6ce94b0_0 .net "b", 0 0, L_0x555db7e05d80;  1 drivers
v0x555db6ce85c0_0 .net "cin", 0 0, L_0x555db7e054a0;  alias, 1 drivers
v0x555db6ce8210_0 .net "cout", 0 0, L_0x555db7e05b50;  alias, 1 drivers
v0x555db6ce7640_0 .net "cout1", 0 0, L_0x555db7e058f0;  1 drivers
v0x555db6ce76e0_0 .net "cout2", 0 0, L_0x555db7e05ac0;  1 drivers
v0x555db6ce6cc0_0 .net "s1", 0 0, L_0x555db7e05840;  1 drivers
S_0x555db77962c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77989f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e05840 .functor XOR 1, L_0x555db7e05c50, L_0x555db7e05d80, C4<0>, C4<0>;
L_0x555db7e058f0 .functor AND 1, L_0x555db7e05c50, L_0x555db7e05d80, C4<1>, C4<1>;
v0x555db6d05c30_0 .net "S", 0 0, L_0x555db7e05840;  alias, 1 drivers
v0x555db6d05cd0_0 .net "a", 0 0, L_0x555db7e05c50;  alias, 1 drivers
v0x555db6d053f0_0 .net "b", 0 0, L_0x555db7e05d80;  alias, 1 drivers
v0x555db6d05490_0 .net "cout", 0 0, L_0x555db7e058f0;  alias, 1 drivers
S_0x555db7793b90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77989f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e05980 .functor XOR 1, L_0x555db7e054a0, L_0x555db7e05840, C4<0>, C4<0>;
L_0x555db7e05ac0 .functor AND 1, L_0x555db7e054a0, L_0x555db7e05840, C4<1>, C4<1>;
v0x555db6d04ff0_0 .net "S", 0 0, L_0x555db7e05980;  alias, 1 drivers
v0x555db6d05090_0 .net "a", 0 0, L_0x555db7e054a0;  alias, 1 drivers
v0x555db6cec670_0 .net "b", 0 0, L_0x555db7e05840;  alias, 1 drivers
v0x555db6cebf40_0 .net "cout", 0 0, L_0x555db7e05ac0;  alias, 1 drivers
S_0x555db7791460 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6cfc2b0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7e09ec0 .functor NOT 2, L_0x555db7e0b830, C4<00>, C4<00>, C4<00>;
L_0x7f49c55bdf28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e0a0e0 .functor BUFZ 1, L_0x7f49c55bdf28, C4<0>, C4<0>, C4<0>;
L_0x555db7e0a2d0 .functor NOT 1, L_0x555db7e0a1a0, C4<0>, C4<0>, C4<0>;
v0x555db6cacb20_0 .net "D", 1 0, L_0x555db7e09e20;  alias, 1 drivers
v0x555db6cac770_0 .net *"_ivl_21", 0 0, L_0x555db7e0a0e0;  1 drivers
v0x555db6cac830_0 .net "a", 1 0, L_0x555db7e0b790;  1 drivers
v0x555db6cabba0_0 .net "abs_D", 1 0, L_0x555db7e0b640;  alias, 1 drivers
v0x555db6cabc60_0 .net "b", 1 0, L_0x555db7e0b830;  1 drivers
v0x555db6cab220_0 .net "b_comp", 1 0, L_0x555db7e09ec0;  1 drivers
v0x555db6caad80_0 .net "carry", 2 0, L_0x555db7e09f50;  1 drivers
v0x555db6cc8e90_0 .net "cin", 0 0, L_0x7f49c55bdf28;  1 drivers
v0x555db6cc8f50_0 .net "is_pos", 0 0, L_0x555db7e0a1a0;  1 drivers
v0x555db6cc6de0_0 .net "negative", 0 0, L_0x555db7e0a2d0;  alias, 1 drivers
v0x555db6cc6e80_0 .net "twos", 1 0, L_0x555db7e0b480;  1 drivers
L_0x555db7e09300 .part L_0x555db7e0b790, 0, 1;
L_0x555db7e09430 .part L_0x555db7e09ec0, 0, 1;
L_0x555db7e09560 .part L_0x555db7e09f50, 0, 1;
L_0x555db7e09a90 .part L_0x555db7e0b790, 1, 1;
L_0x555db7e09bc0 .part L_0x555db7e09ec0, 1, 1;
L_0x555db7e09cf0 .part L_0x555db7e09f50, 1, 1;
L_0x555db7e09e20 .concat8 [ 1 1 0 0], L_0x555db7e09000, L_0x555db7e09790;
L_0x555db7e09f50 .concat8 [ 1 1 1 0], L_0x555db7e0a0e0, L_0x555db7e09270, L_0x555db7e09a00;
L_0x555db7e0a1a0 .part L_0x555db7e09f50, 2, 1;
L_0x555db7e0b640 .functor MUXZ 2, L_0x555db7e0b480, L_0x555db7e09e20, L_0x555db7e0a1a0, C4<>;
S_0x555db778ed30 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7791460;
 .timescale 0 0;
P_0x555db6f86530 .param/l "i" 0 3 50, +C4<00>;
S_0x555db778c600 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db778ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e09270 .functor OR 1, L_0x555db7e08f20, L_0x555db7e091e0, C4<0>, C4<0>;
v0x555db6ce3c00_0 .net "S", 0 0, L_0x555db7e09000;  1 drivers
v0x555db6ce3ca0_0 .net "a", 0 0, L_0x555db7e09300;  1 drivers
v0x555db6ce24e0_0 .net "b", 0 0, L_0x555db7e09430;  1 drivers
v0x555db6ce1b60_0 .net "cin", 0 0, L_0x555db7e09560;  1 drivers
v0x555db6ce16c0_0 .net "cout", 0 0, L_0x555db7e09270;  1 drivers
v0x555db6cdfc80_0 .net "cout1", 0 0, L_0x555db7e08f20;  1 drivers
v0x555db6cdfd20_0 .net "cout2", 0 0, L_0x555db7e091e0;  1 drivers
v0x555db6cdefc0_0 .net "s1", 0 0, L_0x555db7e08e20;  1 drivers
S_0x555db7789ed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db778c600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e08e20 .functor XOR 1, L_0x555db7e09300, L_0x555db7e09430, C4<0>, C4<0>;
L_0x555db7e08f20 .functor AND 1, L_0x555db7e09300, L_0x555db7e09430, C4<1>, C4<1>;
v0x555db6ced2a0_0 .net "S", 0 0, L_0x555db7e08e20;  alias, 1 drivers
v0x555db6ce5f30_0 .net "a", 0 0, L_0x555db7e09300;  alias, 1 drivers
v0x555db6ce5fd0_0 .net "b", 0 0, L_0x555db7e09430;  alias, 1 drivers
v0x555db6ce0d90_0 .net "cout", 0 0, L_0x555db7e08f20;  alias, 1 drivers
S_0x555db7754a90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db778c600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e09000 .functor XOR 1, L_0x555db7e09560, L_0x555db7e08e20, C4<0>, C4<0>;
L_0x555db7e091e0 .functor AND 1, L_0x555db7e09560, L_0x555db7e08e20, C4<1>, C4<1>;
v0x555db6ce43d0_0 .net "S", 0 0, L_0x555db7e09000;  alias, 1 drivers
v0x555db6ce4490_0 .net "a", 0 0, L_0x555db7e09560;  alias, 1 drivers
v0x555db6ce1120_0 .net "b", 0 0, L_0x555db7e08e20;  alias, 1 drivers
v0x555db6ce11c0_0 .net "cout", 0 0, L_0x555db7e091e0;  alias, 1 drivers
S_0x555db7752360 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7791460;
 .timescale 0 0;
P_0x555db6f7e620 .param/l "i" 0 3 50, +C4<01>;
S_0x555db774fc30 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7752360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e09a00 .functor OR 1, L_0x555db7e09700, L_0x555db7e09970, C4<0>, C4<0>;
v0x555db6cdcd80_0 .net "S", 0 0, L_0x555db7e09790;  1 drivers
v0x555db6cdce40_0 .net "a", 0 0, L_0x555db7e09a90;  1 drivers
v0x555db6cd9ad0_0 .net "b", 0 0, L_0x555db7e09bc0;  1 drivers
v0x555db6cdc5b0_0 .net "cin", 0 0, L_0x555db7e09cf0;  1 drivers
v0x555db6cdae90_0 .net "cout", 0 0, L_0x555db7e09a00;  1 drivers
v0x555db6cda510_0 .net "cout1", 0 0, L_0x555db7e09700;  1 drivers
v0x555db6cda5b0_0 .net "cout2", 0 0, L_0x555db7e09970;  1 drivers
v0x555db6cda070_0 .net "s1", 0 0, L_0x555db7e09690;  1 drivers
S_0x555db774d500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db774fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e09690 .functor XOR 1, L_0x555db7e09a90, L_0x555db7e09bc0, C4<0>, C4<0>;
L_0x555db7e09700 .functor AND 1, L_0x555db7e09a90, L_0x555db7e09bc0, C4<1>, C4<1>;
v0x555db6cde640_0 .net "S", 0 0, L_0x555db7e09690;  alias, 1 drivers
v0x555db6cde6e0_0 .net "a", 0 0, L_0x555db7e09a90;  alias, 1 drivers
v0x555db6cde1a0_0 .net "b", 0 0, L_0x555db7e09bc0;  alias, 1 drivers
v0x555db6cde240_0 .net "cout", 0 0, L_0x555db7e09700;  alias, 1 drivers
S_0x555db7784670 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db774fc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e09790 .functor XOR 1, L_0x555db7e09cf0, L_0x555db7e09690, C4<0>, C4<0>;
L_0x555db7e09970 .functor AND 1, L_0x555db7e09cf0, L_0x555db7e09690, C4<1>, C4<1>;
v0x555db6cd5e00_0 .net "S", 0 0, L_0x555db7e09790;  alias, 1 drivers
v0x555db6cd5ea0_0 .net "a", 0 0, L_0x555db7e09cf0;  alias, 1 drivers
v0x555db6cd4a30_0 .net "b", 0 0, L_0x555db7e09690;  alias, 1 drivers
v0x555db6cd9740_0 .net "cout", 0 0, L_0x555db7e09970;  alias, 1 drivers
S_0x555db7781f40 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7791460;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6f0fe10 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e0a390 .functor NOT 2, L_0x555db7e09e20, C4<00>, C4<00>, C4<00>;
v0x555db6cb04a0_0 .net "cout", 0 0, L_0x555db7e0b5b0;  1 drivers
v0x555db6cae390_0 .net "i", 1 0, L_0x555db7e09e20;  alias, 1 drivers
v0x555db6cae450_0 .net "o", 1 0, L_0x555db7e0b480;  alias, 1 drivers
v0x555db6cada10_0 .net "temp2", 1 0, L_0x555db7e0a390;  1 drivers
S_0x555db777f810 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7781f40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f058f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bdee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e0b520 .functor BUFZ 1, L_0x7f49c55bdee0, C4<0>, C4<0>, C4<0>;
L_0x555db7e0b5b0 .functor BUFZ 1, L_0x555db7e0b090, C4<0>, C4<0>, C4<0>;
v0x555db6cca190_0 .net "S", 1 0, L_0x555db7e0b480;  alias, 1 drivers
v0x555db6cca250_0 .net "a", 1 0, L_0x555db7e0a390;  alias, 1 drivers
L_0x7f49c55bde98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6cc9950_0 .net "b", 1 0, L_0x7f49c55bde98;  1 drivers
v0x555db6cc9a10 .array "carry", 0 2;
v0x555db6cc9a10_0 .net v0x555db6cc9a10 0, 0 0, L_0x555db7e0b520; 1 drivers
v0x555db6cc9a10_1 .net v0x555db6cc9a10 1, 0 0, L_0x555db7e0a9e0; 1 drivers
v0x555db6cc9a10_2 .net v0x555db6cc9a10 2, 0 0, L_0x555db7e0b090; 1 drivers
v0x555db6cc9550_0 .net "cin", 0 0, L_0x7f49c55bdee0;  1 drivers
v0x555db6cb0bd0_0 .net "cout", 0 0, L_0x555db7e0b5b0;  alias, 1 drivers
L_0x555db7e0ab20 .part L_0x555db7e0a390, 0, 1;
L_0x555db7e0ac70 .part L_0x7f49c55bde98, 0, 1;
L_0x555db7e0b190 .part L_0x555db7e0a390, 1, 1;
L_0x555db7e0b350 .part L_0x7f49c55bde98, 1, 1;
L_0x555db7e0b480 .concat8 [ 1 1 0 0], L_0x555db7e0a730, L_0x555db7e0aec0;
S_0x555db777d0e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db777f810;
 .timescale 0 0;
P_0x555db6f681c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db777a9b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db777d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e0a9e0 .functor OR 1, L_0x555db7e0a650, L_0x555db7e0a8c0, C4<0>, C4<0>;
v0x555db6c9aa70_0 .net "S", 0 0, L_0x555db7e0a730;  1 drivers
v0x555db6c9ab30_0 .net "a", 0 0, L_0x555db7e0ab20;  1 drivers
v0x555db6cc91f0_0 .net "b", 0 0, L_0x555db7e0ac70;  1 drivers
v0x555db6cbe3d0_0 .net "cin", 0 0, L_0x555db7e0b520;  alias, 1 drivers
v0x555db6cbd190_0 .net "cout", 0 0, L_0x555db7e0a9e0;  alias, 1 drivers
v0x555db6cb71e0_0 .net "cout1", 0 0, L_0x555db7e0a650;  1 drivers
v0x555db6cb7280_0 .net "cout2", 0 0, L_0x555db7e0a8c0;  1 drivers
v0x555db6ca9400_0 .net "s1", 0 0, L_0x555db7e0a500;  1 drivers
S_0x555db7778280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db777a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0a500 .functor XOR 1, L_0x555db7e0ab20, L_0x555db7e0ac70, C4<0>, C4<0>;
L_0x555db7e0a650 .functor AND 1, L_0x555db7e0ab20, L_0x555db7e0ac70, C4<1>, C4<1>;
v0x555db6cd8630_0 .net "S", 0 0, L_0x555db7e0a500;  alias, 1 drivers
v0x555db6cd86d0_0 .net "a", 0 0, L_0x555db7e0ab20;  alias, 1 drivers
v0x555db6cd7970_0 .net "b", 0 0, L_0x555db7e0ac70;  alias, 1 drivers
v0x555db6cd7a10_0 .net "cout", 0 0, L_0x555db7e0a650;  alias, 1 drivers
S_0x555db7775b50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db777a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0a730 .functor XOR 1, L_0x555db7e0b520, L_0x555db7e0a500, C4<0>, C4<0>;
L_0x555db7e0a8c0 .functor AND 1, L_0x555db7e0b520, L_0x555db7e0a500, C4<1>, C4<1>;
v0x555db6cd6ff0_0 .net "S", 0 0, L_0x555db7e0a730;  alias, 1 drivers
v0x555db6cd70b0_0 .net "a", 0 0, L_0x555db7e0b520;  alias, 1 drivers
v0x555db6ca1db0_0 .net "b", 0 0, L_0x555db7e0a500;  alias, 1 drivers
v0x555db6c9ae50_0 .net "cout", 0 0, L_0x555db7e0a8c0;  alias, 1 drivers
S_0x555db776e5e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db777f810;
 .timescale 0 0;
P_0x555db6f578f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db776beb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db776e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e0b090 .functor OR 1, L_0x555db7e0ae30, L_0x555db7e0b000, C4<0>, C4<0>;
v0x555db6cce730_0 .net "S", 0 0, L_0x555db7e0aec0;  1 drivers
v0x555db6cce7f0_0 .net "a", 0 0, L_0x555db7e0b190;  1 drivers
v0x555db6ccc980_0 .net "b", 0 0, L_0x555db7e0b350;  1 drivers
v0x555db6ccc000_0 .net "cin", 0 0, L_0x555db7e0a9e0;  alias, 1 drivers
v0x555db6ccc0a0_0 .net "cout", 0 0, L_0x555db7e0b090;  alias, 1 drivers
v0x555db6ccb110_0 .net "cout1", 0 0, L_0x555db7e0ae30;  1 drivers
v0x555db6ccb1b0_0 .net "cout2", 0 0, L_0x555db7e0b000;  1 drivers
v0x555db6ccad60_0 .net "s1", 0 0, L_0x555db7e0ada0;  1 drivers
S_0x555db7769780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db776beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0ada0 .functor XOR 1, L_0x555db7e0b190, L_0x555db7e0b350, C4<0>, C4<0>;
L_0x555db7e0ae30 .functor AND 1, L_0x555db7e0b190, L_0x555db7e0b350, C4<1>, C4<1>;
v0x555db6c99620_0 .net "S", 0 0, L_0x555db7e0ada0;  alias, 1 drivers
v0x555db6c996c0_0 .net "a", 0 0, L_0x555db7e0b190;  alias, 1 drivers
v0x555db6cd3890_0 .net "b", 0 0, L_0x555db7e0b350;  alias, 1 drivers
v0x555db6cd3930_0 .net "cout", 0 0, L_0x555db7e0ae30;  alias, 1 drivers
S_0x555db7767050 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db776beb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0aec0 .functor XOR 1, L_0x555db7e0a9e0, L_0x555db7e0ada0, C4<0>, C4<0>;
L_0x555db7e0b000 .functor AND 1, L_0x555db7e0a9e0, L_0x555db7e0ada0, C4<1>, C4<1>;
v0x555db6cd17e0_0 .net "S", 0 0, L_0x555db7e0aec0;  alias, 1 drivers
v0x555db6cd18a0_0 .net "a", 0 0, L_0x555db7e0a9e0;  alias, 1 drivers
v0x555db6cd0e60_0 .net "b", 0 0, L_0x555db7e0ada0;  alias, 1 drivers
v0x555db6ccf0b0_0 .net "cout", 0 0, L_0x555db7e0b000;  alias, 1 drivers
S_0x555db77600d0 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7e0ff00 .functor XOR 1, L_0x555db7e0c9f0, L_0x555db7e0de50, C4<0>, C4<0>;
v0x555db6bffc20_0 .net "X", 1 0, L_0x555db7e08b00;  alias, 1 drivers
v0x555db6bff870_0 .net "Y", 1 0, L_0x555db7e0b640;  alias, 1 drivers
v0x555db6bfeca0_0 .net "Z", 3 0, L_0x555db7e16100;  alias, 1 drivers
v0x555db6bfe320_0 .net *"_ivl_20", 0 0, L_0x555db7e0ff00;  1 drivers
L_0x7f49c55be2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6bfe3c0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55be2d0;  1 drivers
L_0x7f49c55be318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6bfde80_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55be318;  1 drivers
L_0x7f49c55be360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6bfdf40_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55be360;  1 drivers
L_0x7f49c55be3a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6bbe4b0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55be3a8;  1 drivers
v0x555db6bb7550_0 .net "a", 0 0, L_0x555db7e0c3b0;  1 drivers
v0x555db6bb75f0_0 .net "a_abs", 0 0, L_0x555db7e0d2e0;  1 drivers
v0x555db6bb7170_0 .net "b", 0 0, L_0x555db7e0d810;  1 drivers
v0x555db6bb7210_0 .net "b_abs", 0 0, L_0x555db7e0e740;  1 drivers
v0x555db6be58f0_0 .net "c1", 0 0, L_0x555db7e11240;  1 drivers
v0x555db6be5990_0 .net "c2", 0 0, L_0x555db7e123f0;  1 drivers
v0x555db6bdaad0_0 .net "c3", 0 0, L_0x555db7e14710;  1 drivers
v0x555db6bd9890_0 .net "c4", 0 0, L_0x555db7e162a0;  1 drivers
v0x555db6bd9930_0 .net "neg_a", 0 0, L_0x555db7e0c9f0;  1 drivers
v0x555db6bc5b00_0 .net "neg_b", 0 0, L_0x555db7e0de50;  1 drivers
v0x555db6bc5ba0_0 .net "temp", 3 0, L_0x555db7e145e0;  1 drivers
v0x555db6bb5c80_0 .net "term1", 3 0, L_0x555db7e12480;  1 drivers
v0x555db6bb5d20_0 .net "term2", 3 0, L_0x555db7e12520;  1 drivers
v0x555db6beff90_0 .net "term3", 3 0, L_0x555db7e12660;  1 drivers
v0x555db6bedee0_0 .net "z0", 1 0, L_0x555db7e0be70;  1 drivers
v0x555db6bed560_0 .net "z1", 1 0, L_0x555db7e12210;  1 drivers
v0x555db6bed600_0 .net "z1_1", 1 0, L_0x555db7e0ff90;  1 drivers
v0x555db6beb7b0_0 .net "z1_2", 1 0, L_0x555db7e11110;  1 drivers
v0x555db6beae30_0 .net "z1_3", 1 0, L_0x555db7e0ebc0;  1 drivers
v0x555db6be9080_0 .net "z1_4", 1 0, L_0x555db7e0fd40;  1 drivers
v0x555db6be8700_0 .net "z2", 1 0, L_0x555db7e0ba40;  1 drivers
L_0x555db7e0bb30 .part L_0x555db7e08b00, 1, 1;
L_0x555db7e0bcb0 .part L_0x555db7e0b640, 1, 1;
L_0x555db7e0bf60 .part L_0x555db7e08b00, 0, 1;
L_0x555db7e0c050 .part L_0x555db7e0b640, 0, 1;
L_0x555db7e0d380 .part L_0x555db7e08b00, 0, 1;
L_0x555db7e0d420 .part L_0x555db7e08b00, 1, 1;
L_0x555db7e0e7e0 .part L_0x555db7e0b640, 1, 1;
L_0x555db7e0e880 .part L_0x555db7e0b640, 0, 1;
L_0x555db7e0ff90 .functor MUXZ 2, L_0x555db7e0ebc0, L_0x555db7e0fd40, L_0x555db7e0ff00, C4<>;
L_0x555db7e12480 .concat [ 2 2 0 0], L_0x555db7e0be70, L_0x7f49c55be2d0;
L_0x555db7e12520 .concat [ 1 2 1 0], L_0x7f49c55be360, L_0x555db7e12210, L_0x7f49c55be318;
L_0x555db7e12660 .concat [ 2 2 0 0], L_0x7f49c55be3a8, L_0x555db7e0ba40;
S_0x555db775d9a0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6f292c0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e0c740 .functor NOT 1, L_0x555db7e0d420, C4<0>, C4<0>, C4<0>;
L_0x7f49c55be090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e0c890 .functor BUFZ 1, L_0x7f49c55be090, C4<0>, C4<0>, C4<0>;
L_0x555db7e0c9f0 .functor NOT 1, L_0x555db7e0c950, C4<0>, C4<0>, C4<0>;
v0x555db6ca5680_0 .net "D", 0 0, L_0x555db7e0c3b0;  alias, 1 drivers
v0x555db6ca5740_0 .net *"_ivl_9", 0 0, L_0x555db7e0c890;  1 drivers
v0x555db6ca8160_0 .net "a", 0 0, L_0x555db7e0d380;  1 drivers
v0x555db6ca6a40_0 .net "abs_D", 0 0, L_0x555db7e0d2e0;  alias, 1 drivers
v0x555db6ca60c0_0 .net "b", 0 0, L_0x555db7e0d420;  1 drivers
v0x555db6ca5c20_0 .net "b_comp", 0 0, L_0x555db7e0c740;  1 drivers
v0x555db6ca41e0_0 .net "carry", 1 0, L_0x555db7e0c7d0;  1 drivers
v0x555db6ca3520_0 .net "cin", 0 0, L_0x7f49c55be090;  1 drivers
v0x555db6ca35e0_0 .net "is_pos", 0 0, L_0x555db7e0c950;  1 drivers
v0x555db6ca2ba0_0 .net "negative", 0 0, L_0x555db7e0c9f0;  alias, 1 drivers
v0x555db6ca2c60_0 .net "twos", 0 0, L_0x555db7e0ce10;  1 drivers
L_0x555db7e0c610 .part L_0x555db7e0c7d0, 0, 1;
L_0x555db7e0c7d0 .concat8 [ 1 1 0 0], L_0x555db7e0c890, L_0x555db7e0c580;
L_0x555db7e0c950 .part L_0x555db7e0c7d0, 1, 1;
L_0x555db7e0d2e0 .functor MUXZ 1, L_0x555db7e0ce10, L_0x555db7e0c3b0, L_0x555db7e0c950, C4<>;
S_0x555db775b270 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db775d9a0;
 .timescale 0 0;
P_0x555db6f226b0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db77470d0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db775b270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e0c580 .functor OR 1, L_0x555db7e0c1b0, L_0x555db7e0c4f0, C4<0>, C4<0>;
v0x555db6cc0710_0 .net "S", 0 0, L_0x555db7e0c3b0;  alias, 1 drivers
v0x555db6cc07b0_0 .net "a", 0 0, L_0x555db7e0d380;  alias, 1 drivers
v0x555db6cc0360_0 .net "b", 0 0, L_0x555db7e0c740;  alias, 1 drivers
v0x555db6cbf790_0 .net "cin", 0 0, L_0x555db7e0c610;  1 drivers
v0x555db6cbee10_0 .net "cout", 0 0, L_0x555db7e0c580;  1 drivers
v0x555db6cbe970_0 .net "cout1", 0 0, L_0x555db7e0c1b0;  1 drivers
v0x555db6cbea10_0 .net "cout2", 0 0, L_0x555db7e0c4f0;  1 drivers
v0x555db6cbcbc0_0 .net "s1", 0 0, L_0x555db7e0c140;  1 drivers
S_0x555db77449a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db77470d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0c140 .functor XOR 1, L_0x555db7e0d380, L_0x555db7e0c740, C4<0>, C4<0>;
L_0x555db7e0c1b0 .functor AND 1, L_0x555db7e0d380, L_0x555db7e0c740, C4<1>, C4<1>;
v0x555db6cc6500_0 .net "S", 0 0, L_0x555db7e0c140;  alias, 1 drivers
v0x555db6cc46b0_0 .net "a", 0 0, L_0x555db7e0d380;  alias, 1 drivers
v0x555db6cc4750_0 .net "b", 0 0, L_0x555db7e0c740;  alias, 1 drivers
v0x555db6cc3d30_0 .net "cout", 0 0, L_0x555db7e0c1b0;  alias, 1 drivers
S_0x555db7742270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db77470d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0c3b0 .functor XOR 1, L_0x555db7e0c610, L_0x555db7e0c140, C4<0>, C4<0>;
L_0x555db7e0c4f0 .functor AND 1, L_0x555db7e0c610, L_0x555db7e0c140, C4<1>, C4<1>;
v0x555db6cc1f80_0 .net "S", 0 0, L_0x555db7e0c3b0;  alias, 1 drivers
v0x555db6cc2040_0 .net "a", 0 0, L_0x555db7e0c610;  alias, 1 drivers
v0x555db6cc1600_0 .net "b", 0 0, L_0x555db7e0c140;  alias, 1 drivers
v0x555db6cc16a0_0 .net "cout", 0 0, L_0x555db7e0c4f0;  alias, 1 drivers
S_0x555db7723c80 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db775d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6ef3930 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e0cb00 .functor NOT 1, L_0x555db7e0c3b0, C4<0>, C4<0>, C4<0>;
v0x555db6ca52f0_0 .net "cout", 0 0, L_0x555db7e0d1b0;  1 drivers
v0x555db6ca53b0_0 .net "i", 0 0, L_0x555db7e0c3b0;  alias, 1 drivers
v0x555db6ca8930_0 .net "o", 0 0, L_0x555db7e0ce10;  alias, 1 drivers
v0x555db6ca89d0_0 .net "temp2", 0 0, L_0x555db7e0cb00;  1 drivers
S_0x555db773c6d0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7723c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6eb6f60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55be048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e0d120 .functor BUFZ 1, L_0x7f49c55be048, C4<0>, C4<0>, C4<0>;
L_0x555db7e0d1b0 .functor BUFZ 1, L_0x555db7e0d070, C4<0>, C4<0>, C4<0>;
v0x555db6cb3150_0 .net "S", 0 0, L_0x555db7e0ce10;  alias, 1 drivers
v0x555db6cb2580_0 .net "a", 0 0, L_0x555db7e0cb00;  alias, 1 drivers
L_0x7f49c55be000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6cb1c00_0 .net "b", 0 0, L_0x7f49c55be000;  1 drivers
v0x555db6cb1ca0 .array "carry", 0 1;
v0x555db6cb1ca0_0 .net v0x555db6cb1ca0 0, 0 0, L_0x555db7e0d120; 1 drivers
v0x555db6cb1ca0_1 .net v0x555db6cb1ca0 1, 0 0, L_0x555db7e0d070; 1 drivers
v0x555db6cb1760_0 .net "cin", 0 0, L_0x7f49c55be048;  1 drivers
v0x555db6caa490_0 .net "cout", 0 0, L_0x555db7e0d1b0;  alias, 1 drivers
S_0x555db7739fa0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db773c6d0;
 .timescale 0 0;
P_0x555db6ee88f0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7737870 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7739fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e0d070 .functor OR 1, L_0x555db7e0ccf0, L_0x555db7e0cf50, C4<0>, C4<0>;
v0x555db6cb7940_0 .net "S", 0 0, L_0x555db7e0ce10;  alias, 1 drivers
v0x555db6cb7a00_0 .net "a", 0 0, L_0x555db7e0cb00;  alias, 1 drivers
v0x555db6cb7540_0 .net "b", 0 0, L_0x7f49c55be000;  alias, 1 drivers
v0x555db6cb6e80_0 .net "cin", 0 0, L_0x555db7e0d120;  alias, 1 drivers
v0x555db6cb4d70_0 .net "cout", 0 0, L_0x555db7e0d070;  alias, 1 drivers
v0x555db6cb43f0_0 .net "cout1", 0 0, L_0x555db7e0ccf0;  1 drivers
v0x555db6cb4490_0 .net "cout2", 0 0, L_0x555db7e0cf50;  1 drivers
v0x555db6cb3500_0 .net "s1", 0 0, L_0x555db7e0cc40;  1 drivers
S_0x555db77303a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7737870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0cc40 .functor XOR 1, L_0x555db7e0cb00, L_0x7f49c55be000, C4<0>, C4<0>;
L_0x555db7e0ccf0 .functor AND 1, L_0x555db7e0cb00, L_0x7f49c55be000, C4<1>, C4<1>;
v0x555db6cbaab0_0 .net "S", 0 0, L_0x555db7e0cc40;  alias, 1 drivers
v0x555db6cbab50_0 .net "a", 0 0, L_0x555db7e0cb00;  alias, 1 drivers
v0x555db6cba130_0 .net "b", 0 0, L_0x7f49c55be000;  alias, 1 drivers
v0x555db6cba1d0_0 .net "cout", 0 0, L_0x555db7e0ccf0;  alias, 1 drivers
S_0x555db772a660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7737870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0ce10 .functor XOR 1, L_0x555db7e0d120, L_0x555db7e0cc40, C4<0>, C4<0>;
L_0x555db7e0cf50 .functor AND 1, L_0x555db7e0d120, L_0x555db7e0cc40, C4<1>, C4<1>;
v0x555db6cb9240_0 .net "S", 0 0, L_0x555db7e0ce10;  alias, 1 drivers
v0x555db6cb9300_0 .net "a", 0 0, L_0x555db7e0d120;  alias, 1 drivers
v0x555db6cb8e90_0 .net "b", 0 0, L_0x555db7e0cc40;  alias, 1 drivers
v0x555db6cb82c0_0 .net "cout", 0 0, L_0x555db7e0cf50;  alias, 1 drivers
S_0x555db770a630 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e0b9b0 .functor AND 1, L_0x555db7e0bb30, L_0x555db7e0bcb0, C4<1>, C4<1>;
v0x555db6ca2700_0 .net "X", 0 0, L_0x555db7e0bb30;  1 drivers
v0x555db6c9a360_0 .net "Y", 0 0, L_0x555db7e0bcb0;  1 drivers
v0x555db6c9a420_0 .net "Z", 1 0, L_0x555db7e0ba40;  alias, 1 drivers
L_0x7f49c55bdf70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6c990d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bdf70;  1 drivers
v0x555db6c989d0_0 .net "z", 0 0, L_0x555db7e0b9b0;  1 drivers
L_0x555db7e0ba40 .concat [ 1 1 0 0], L_0x555db7e0b9b0, L_0x7f49c55bdf70;
S_0x555db77042f0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e0bde0 .functor AND 1, L_0x555db7e0bf60, L_0x555db7e0c050, C4<1>, C4<1>;
v0x555db6c9dca0_0 .net "X", 0 0, L_0x555db7e0bf60;  1 drivers
v0x555db6c9dd40_0 .net "Y", 0 0, L_0x555db7e0c050;  1 drivers
v0x555db6ca12e0_0 .net "Z", 1 0, L_0x555db7e0be70;  alias, 1 drivers
L_0x7f49c55bdfb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ca1380_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bdfb8;  1 drivers
v0x555db6c9e030_0 .net "z", 0 0, L_0x555db7e0bde0;  1 drivers
L_0x555db7e0be70 .concat [ 1 1 0 0], L_0x555db7e0bde0, L_0x7f49c55bdfb8;
S_0x555db76f0bf0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6ec1760 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e0dba0 .functor NOT 1, L_0x555db7e0e880, C4<0>, C4<0>, C4<0>;
L_0x7f49c55be168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e0dcf0 .functor BUFZ 1, L_0x7f49c55be168, C4<0>, C4<0>, C4<0>;
L_0x555db7e0de50 .functor NOT 1, L_0x555db7e0ddb0, C4<0>, C4<0>, C4<0>;
v0x555db6c6e1c0_0 .net "D", 0 0, L_0x555db7e0d810;  alias, 1 drivers
v0x555db6c6e280_0 .net *"_ivl_9", 0 0, L_0x555db7e0dcf0;  1 drivers
v0x555db6bb4de0_0 .net "a", 0 0, L_0x555db7e0e7e0;  1 drivers
v0x555db6bb4b40_0 .net "abs_D", 0 0, L_0x555db7e0e740;  alias, 1 drivers
v0x555db6c97d20_0 .net "b", 0 0, L_0x555db7e0e880;  1 drivers
v0x555db6c95ce0_0 .net "b_comp", 0 0, L_0x555db7e0dba0;  1 drivers
v0x555db6c95360_0 .net "carry", 1 0, L_0x555db7e0dc30;  1 drivers
v0x555db6c935b0_0 .net "cin", 0 0, L_0x7f49c55be168;  1 drivers
v0x555db6c93670_0 .net "is_pos", 0 0, L_0x555db7e0ddb0;  1 drivers
v0x555db6c92c30_0 .net "negative", 0 0, L_0x555db7e0de50;  alias, 1 drivers
v0x555db6c92cf0_0 .net "twos", 0 0, L_0x555db7e0e270;  1 drivers
L_0x555db7e0da70 .part L_0x555db7e0dc30, 0, 1;
L_0x555db7e0dc30 .concat8 [ 1 1 0 0], L_0x555db7e0dcf0, L_0x555db7e0d9e0;
L_0x555db7e0ddb0 .part L_0x555db7e0dc30, 1, 1;
L_0x555db7e0e740 .functor MUXZ 1, L_0x555db7e0e270, L_0x555db7e0d810, L_0x555db7e0ddb0, C4<>;
S_0x555db76ee4c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db76f0bf0;
 .timescale 0 0;
P_0x555db6eb0b30 .param/l "i" 0 3 50, +C4<00>;
S_0x555db76ebd90 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db76ee4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e0d9e0 .functor OR 1, L_0x555db7e0d610, L_0x555db7e0d950, C4<0>, C4<0>;
v0x555db6c9bed0_0 .net "S", 0 0, L_0x555db7e0d810;  alias, 1 drivers
v0x555db6c9bf90_0 .net "a", 0 0, L_0x555db7e0e7e0;  alias, 1 drivers
v0x555db6c9b550_0 .net "b", 0 0, L_0x555db7e0dba0;  alias, 1 drivers
v0x555db6d158d0_0 .net "cin", 0 0, L_0x555db7e0da70;  1 drivers
v0x555db6d1bf20_0 .net "cout", 0 0, L_0x555db7e0d9e0;  1 drivers
v0x555db6d15c60_0 .net "cout1", 0 0, L_0x555db7e0d610;  1 drivers
v0x555db6d15d00_0 .net "cout2", 0 0, L_0x555db7e0d950;  1 drivers
v0x555db6d1b7f0_0 .net "s1", 0 0, L_0x555db7e0d560;  1 drivers
S_0x555db76cd7a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76ebd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0d560 .functor XOR 1, L_0x555db7e0e7e0, L_0x555db7e0dba0, C4<0>, C4<0>;
L_0x555db7e0d610 .functor AND 1, L_0x555db7e0e7e0, L_0x555db7e0dba0, C4<1>, C4<1>;
v0x555db6ca0bb0_0 .net "S", 0 0, L_0x555db7e0d560;  alias, 1 drivers
v0x555db6c9f3f0_0 .net "a", 0 0, L_0x555db7e0e7e0;  alias, 1 drivers
v0x555db6c9f490_0 .net "b", 0 0, L_0x555db7e0dba0;  alias, 1 drivers
v0x555db6c9ea70_0 .net "cout", 0 0, L_0x555db7e0d610;  alias, 1 drivers
S_0x555db76e61f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76ebd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0d810 .functor XOR 1, L_0x555db7e0da70, L_0x555db7e0d560, C4<0>, C4<0>;
L_0x555db7e0d950 .functor AND 1, L_0x555db7e0da70, L_0x555db7e0d560, C4<1>, C4<1>;
v0x555db6c9eb30_0 .net "S", 0 0, L_0x555db7e0d810;  alias, 1 drivers
v0x555db6c9e5d0_0 .net "a", 0 0, L_0x555db7e0da70;  alias, 1 drivers
v0x555db6c9e690_0 .net "b", 0 0, L_0x555db7e0d560;  alias, 1 drivers
v0x555db6c9cb90_0 .net "cout", 0 0, L_0x555db7e0d950;  alias, 1 drivers
S_0x555db76e3ac0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db76f0bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6e9f6b0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e0df60 .functor NOT 1, L_0x555db7e0d810, C4<0>, C4<0>, C4<0>;
v0x555db6c83cb0_0 .net "cout", 0 0, L_0x555db7e0e610;  1 drivers
v0x555db6c83d70_0 .net "i", 0 0, L_0x555db7e0d810;  alias, 1 drivers
v0x555db6c6f290_0 .net "o", 0 0, L_0x555db7e0e270;  alias, 1 drivers
v0x555db6c6f330_0 .net "temp2", 0 0, L_0x555db7e0df60;  1 drivers
S_0x555db76e1390 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db76e3ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e98590 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55be120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e0e580 .functor BUFZ 1, L_0x7f49c55be120, C4<0>, C4<0>, C4<0>;
L_0x555db7e0e610 .functor BUFZ 1, L_0x555db7e0e4d0, C4<0>, C4<0>, C4<0>;
v0x555db6d116c0_0 .net "S", 0 0, L_0x555db7e0e270;  alias, 1 drivers
v0x555db6d10af0_0 .net "a", 0 0, L_0x555db7e0df60;  alias, 1 drivers
L_0x7f49c55be0d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6d10210_0 .net "b", 0 0, L_0x7f49c55be0d8;  1 drivers
v0x555db6d102b0 .array "carry", 0 1;
v0x555db6d102b0_0 .net v0x555db6d102b0 0, 0 0, L_0x555db7e0e580; 1 drivers
v0x555db6d102b0_1 .net v0x555db6d102b0 1, 0 0, L_0x555db7e0e4d0; 1 drivers
v0x555db6bf0850_0 .net "cin", 0 0, L_0x7f49c55be120;  1 drivers
v0x555db6c98030_0 .net "cout", 0 0, L_0x555db7e0e610;  alias, 1 drivers
S_0x555db76d9ec0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76e1390;
 .timescale 0 0;
P_0x555db6e90f50 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76d4180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76d9ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e0e4d0 .functor OR 1, L_0x555db7e0e150, L_0x555db7e0e3b0, C4<0>, C4<0>;
v0x555db6d16600_0 .net "S", 0 0, L_0x555db7e0e270;  alias, 1 drivers
v0x555db6d166c0_0 .net "a", 0 0, L_0x555db7e0df60;  alias, 1 drivers
v0x555db6d16160_0 .net "b", 0 0, L_0x7f49c55be0d8;  alias, 1 drivers
v0x555db6d13430_0 .net "cin", 0 0, L_0x555db7e0e580;  alias, 1 drivers
v0x555db6d12ab0_0 .net "cout", 0 0, L_0x555db7e0e4d0;  alias, 1 drivers
v0x555db6d12360_0 .net "cout1", 0 0, L_0x555db7e0e150;  1 drivers
v0x555db6d12400_0 .net "cout2", 0 0, L_0x555db7e0e3b0;  1 drivers
v0x555db6d11a70_0 .net "s1", 0 0, L_0x555db7e0e0a0;  1 drivers
S_0x555db76b5150 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76d4180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0e0a0 .functor XOR 1, L_0x555db7e0df60, L_0x7f49c55be0d8, C4<0>, C4<0>;
L_0x555db7e0e150 .functor AND 1, L_0x555db7e0df60, L_0x7f49c55be0d8, C4<1>, C4<1>;
v0x555db6d19770_0 .net "S", 0 0, L_0x555db7e0e0a0;  alias, 1 drivers
v0x555db6d19810_0 .net "a", 0 0, L_0x555db7e0df60;  alias, 1 drivers
v0x555db6d18df0_0 .net "b", 0 0, L_0x7f49c55be0d8;  alias, 1 drivers
v0x555db6d18e90_0 .net "cout", 0 0, L_0x555db7e0e150;  alias, 1 drivers
S_0x555db76b2a20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76d4180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0e270 .functor XOR 1, L_0x555db7e0e580, L_0x555db7e0e0a0, C4<0>, C4<0>;
L_0x555db7e0e3b0 .functor AND 1, L_0x555db7e0e580, L_0x555db7e0e0a0, C4<1>, C4<1>;
v0x555db6d17f00_0 .net "S", 0 0, L_0x555db7e0e270;  alias, 1 drivers
v0x555db6d17fa0_0 .net "a", 0 0, L_0x555db7e0e580;  alias, 1 drivers
v0x555db6d17b50_0 .net "b", 0 0, L_0x555db7e0e0a0;  alias, 1 drivers
v0x555db6d16f80_0 .net "cout", 0 0, L_0x555db7e0e3b0;  alias, 1 drivers
S_0x555db76b02f0 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e0ea10 .functor AND 1, L_0x555db7e0d2e0, L_0x555db7e0e740, C4<1>, C4<1>;
v0x555db6c90e80_0 .net "X", 0 0, L_0x555db7e0d2e0;  alias, 1 drivers
v0x555db6c90f40_0 .net "Y", 0 0, L_0x555db7e0e740;  alias, 1 drivers
v0x555db6c90500_0 .net "Z", 1 0, L_0x555db7e0ebc0;  alias, 1 drivers
L_0x7f49c55be1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6c905a0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55be1b0;  1 drivers
v0x555db6c8e750_0 .net "z", 0 0, L_0x555db7e0ea10;  1 drivers
L_0x555db7e0ebc0 .concat [ 1 1 0 0], L_0x555db7e0ea10, L_0x7f49c55be1b0;
S_0x555db7691d00 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e238e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55be288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e111b0 .functor BUFZ 1, L_0x7f49c55be288, C4<0>, C4<0>, C4<0>;
L_0x555db7e11240 .functor BUFZ 1, L_0x555db7e10e00, C4<0>, C4<0>, C4<0>;
v0x555db6c4c5a0_0 .net "S", 1 0, L_0x555db7e11110;  alias, 1 drivers
v0x555db6c4c660_0 .net "a", 1 0, L_0x555db7e0be70;  alias, 1 drivers
v0x555db6c4a7f0_0 .net "b", 1 0, L_0x555db7e0ba40;  alias, 1 drivers
v0x555db6c49e70 .array "carry", 0 2;
v0x555db6c49e70_0 .net v0x555db6c49e70 0, 0 0, L_0x555db7e111b0; 1 drivers
v0x555db6c49e70_1 .net v0x555db6c49e70 1, 0 0, L_0x555db7e10610; 1 drivers
v0x555db6c49e70_2 .net v0x555db6c49e70 2, 0 0, L_0x555db7e10e00; 1 drivers
v0x555db6c48f80_0 .net "cin", 0 0, L_0x7f49c55be288;  1 drivers
v0x555db6c48bd0_0 .net "cout", 0 0, L_0x555db7e11240;  alias, 1 drivers
L_0x555db7e10750 .part L_0x555db7e0be70, 0, 1;
L_0x555db7e10930 .part L_0x555db7e0ba40, 0, 1;
L_0x555db7e10eb0 .part L_0x555db7e0be70, 1, 1;
L_0x555db7e10fe0 .part L_0x555db7e0ba40, 1, 1;
L_0x555db7e11110 .concat8 [ 1 1 0 0], L_0x555db7e10360, L_0x555db7e10c30;
S_0x555db76aa750 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7691d00;
 .timescale 0 0;
P_0x555db6e53bd0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76a8020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76aa750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e10610 .functor OR 1, L_0x555db7e10280, L_0x555db7e104f0, C4<0>, C4<0>;
v0x555db6c88f70_0 .net "S", 0 0, L_0x555db7e10360;  1 drivers
v0x555db6c89030_0 .net "a", 0 0, L_0x555db7e10750;  1 drivers
v0x555db6c871c0_0 .net "b", 0 0, L_0x555db7e10930;  1 drivers
v0x555db6c86840_0 .net "cin", 0 0, L_0x555db7e111b0;  alias, 1 drivers
v0x555db6c85950_0 .net "cout", 0 0, L_0x555db7e10610;  alias, 1 drivers
v0x555db6c855a0_0 .net "cout1", 0 0, L_0x555db7e10280;  1 drivers
v0x555db6c85640_0 .net "cout2", 0 0, L_0x555db7e104f0;  1 drivers
v0x555db6c84bb0_0 .net "s1", 0 0, L_0x555db7e10180;  1 drivers
S_0x555db76a58f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76a8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e10180 .functor XOR 1, L_0x555db7e10750, L_0x555db7e10930, C4<0>, C4<0>;
L_0x555db7e10280 .functor AND 1, L_0x555db7e10750, L_0x555db7e10930, C4<1>, C4<1>;
v0x555db6c8ddd0_0 .net "S", 0 0, L_0x555db7e10180;  alias, 1 drivers
v0x555db6c8de70_0 .net "a", 0 0, L_0x555db7e10750;  alias, 1 drivers
v0x555db6c8c020_0 .net "b", 0 0, L_0x555db7e10930;  alias, 1 drivers
v0x555db6c8c0c0_0 .net "cout", 0 0, L_0x555db7e10280;  alias, 1 drivers
S_0x555db769e420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76a8020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e10360 .functor XOR 1, L_0x555db7e111b0, L_0x555db7e10180, C4<0>, C4<0>;
L_0x555db7e104f0 .functor AND 1, L_0x555db7e111b0, L_0x555db7e10180, C4<1>, C4<1>;
v0x555db6c8b6a0_0 .net "S", 0 0, L_0x555db7e10360;  alias, 1 drivers
v0x555db6c8b740_0 .net "a", 0 0, L_0x555db7e111b0;  alias, 1 drivers
v0x555db6c898f0_0 .net "b", 0 0, L_0x555db7e10180;  alias, 1 drivers
v0x555db6c89990_0 .net "cout", 0 0, L_0x555db7e104f0;  alias, 1 drivers
S_0x555db76986e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7691d00;
 .timescale 0 0;
P_0x555db6e49580 .param/l "i" 0 3 28, +C4<01>;
S_0x555db76fd0e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76986e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e10e00 .functor OR 1, L_0x555db7e10ba0, L_0x555db7e10d70, C4<0>, C4<0>;
v0x555db6c51d80_0 .net "S", 0 0, L_0x555db7e10c30;  1 drivers
v0x555db6c51e40_0 .net "a", 0 0, L_0x555db7e10eb0;  1 drivers
v0x555db6c51400_0 .net "b", 0 0, L_0x555db7e10fe0;  1 drivers
v0x555db6c4f650_0 .net "cin", 0 0, L_0x555db7e10610;  alias, 1 drivers
v0x555db6c4f6f0_0 .net "cout", 0 0, L_0x555db7e10e00;  alias, 1 drivers
v0x555db6c4ecd0_0 .net "cout1", 0 0, L_0x555db7e10ba0;  1 drivers
v0x555db6c4ed70_0 .net "cout2", 0 0, L_0x555db7e10d70;  1 drivers
v0x555db6c4cf20_0 .net "s1", 0 0, L_0x555db7e10af0;  1 drivers
S_0x555db76f6da0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76fd0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e10af0 .functor XOR 1, L_0x555db7e10eb0, L_0x555db7e10fe0, C4<0>, C4<0>;
L_0x555db7e10ba0 .functor AND 1, L_0x555db7e10eb0, L_0x555db7e10fe0, C4<1>, C4<1>;
v0x555db6c84370_0 .net "S", 0 0, L_0x555db7e10af0;  alias, 1 drivers
v0x555db6c84410_0 .net "a", 0 0, L_0x555db7e10eb0;  alias, 1 drivers
v0x555db6c83f70_0 .net "b", 0 0, L_0x555db7e10fe0;  alias, 1 drivers
v0x555db6c84010_0 .net "cout", 0 0, L_0x555db7e10ba0;  alias, 1 drivers
S_0x555db76787f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76fd0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e10c30 .functor XOR 1, L_0x555db7e10610, L_0x555db7e10af0, C4<0>, C4<0>;
L_0x555db7e10d70 .functor AND 1, L_0x555db7e10610, L_0x555db7e10af0, C4<1>, C4<1>;
v0x555db6c54530_0 .net "S", 0 0, L_0x555db7e10c30;  alias, 1 drivers
v0x555db6c545f0_0 .net "a", 0 0, L_0x555db7e10610;  alias, 1 drivers
v0x555db6c46e20_0 .net "b", 0 0, L_0x555db7e10af0;  alias, 1 drivers
v0x555db6c53e00_0 .net "cout", 0 0, L_0x555db7e10d70;  alias, 1 drivers
S_0x555db76760c0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e26b10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7e122b0 .functor BUFZ 1, L_0x555db7e11240, C4<0>, C4<0>, C4<0>;
L_0x555db7e123f0 .functor BUFZ 1, L_0x555db7e11e70, C4<0>, C4<0>, C4<0>;
v0x555db6c6fcd0_0 .net "S", 1 0, L_0x555db7e12210;  alias, 1 drivers
v0x555db6c6fd90_0 .net "a", 1 0, L_0x555db7e11110;  alias, 1 drivers
v0x555db6c6f830_0 .net "b", 1 0, L_0x555db7e0ff90;  alias, 1 drivers
v0x555db6c6dce0 .array "carry", 0 2;
v0x555db6c6dce0_0 .net v0x555db6c6dce0 0, 0 0, L_0x555db7e122b0; 1 drivers
v0x555db6c6dce0_1 .net v0x555db6c6dce0 1, 0 0, L_0x555db7e11710; 1 drivers
v0x555db6c6dce0_2 .net v0x555db6c6dce0 2, 0 0, L_0x555db7e11e70; 1 drivers
v0x555db6c5f830_0 .net "cin", 0 0, L_0x555db7e11240;  alias, 1 drivers
v0x555db6c6d950_0 .net "cout", 0 0, L_0x555db7e123f0;  alias, 1 drivers
L_0x555db7e11850 .part L_0x555db7e11110, 0, 1;
L_0x555db7e11a30 .part L_0x555db7e0ff90, 0, 1;
L_0x555db7e11f20 .part L_0x555db7e11110, 1, 1;
L_0x555db7e12050 .part L_0x555db7e0ff90, 1, 1;
L_0x555db7e12210 .concat8 [ 1 1 0 0], L_0x555db7e11460, L_0x555db7e11ca0;
S_0x555db7673990 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db76760c0;
 .timescale 0 0;
P_0x555db6e27440 .param/l "i" 0 3 28, +C4<00>;
S_0x555db766d990 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7673990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e11710 .functor OR 1, L_0x555db7e11380, L_0x555db7e115f0, C4<0>, C4<0>;
v0x555db6c80fe0_0 .net "S", 0 0, L_0x555db7e11460;  1 drivers
v0x555db6c810a0_0 .net "a", 0 0, L_0x555db7e11850;  1 drivers
v0x555db6c7f230_0 .net "b", 0 0, L_0x555db7e11a30;  1 drivers
v0x555db6c7e8b0_0 .net "cin", 0 0, L_0x555db7e122b0;  alias, 1 drivers
v0x555db6c7cb00_0 .net "cout", 0 0, L_0x555db7e11710;  alias, 1 drivers
v0x555db6c7c180_0 .net "cout1", 0 0, L_0x555db7e11380;  1 drivers
v0x555db6c7c220_0 .net "cout2", 0 0, L_0x555db7e115f0;  1 drivers
v0x555db6c7a3d0_0 .net "s1", 0 0, L_0x555db7e112d0;  1 drivers
S_0x555db764b710 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db766d990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e112d0 .functor XOR 1, L_0x555db7e11850, L_0x555db7e11a30, C4<0>, C4<0>;
L_0x555db7e11380 .functor AND 1, L_0x555db7e11850, L_0x555db7e11a30, C4<1>, C4<1>;
v0x555db6c48000_0 .net "S", 0 0, L_0x555db7e112d0;  alias, 1 drivers
v0x555db6c480a0_0 .net "a", 0 0, L_0x555db7e11850;  alias, 1 drivers
v0x555db6c47720_0 .net "b", 0 0, L_0x555db7e11a30;  alias, 1 drivers
v0x555db6c477c0_0 .net "cout", 0 0, L_0x555db7e11380;  alias, 1 drivers
S_0x555db7648fe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db766d990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e11460 .functor XOR 1, L_0x555db7e122b0, L_0x555db7e112d0, C4<0>, C4<0>;
L_0x555db7e115f0 .functor AND 1, L_0x555db7e122b0, L_0x555db7e112d0, C4<1>, C4<1>;
v0x555db6c47320_0 .net "S", 0 0, L_0x555db7e11460;  alias, 1 drivers
v0x555db6c473c0_0 .net "a", 0 0, L_0x555db7e122b0;  alias, 1 drivers
v0x555db6c839a0_0 .net "b", 0 0, L_0x555db7e112d0;  alias, 1 drivers
v0x555db6c81960_0 .net "cout", 0 0, L_0x555db7e115f0;  alias, 1 drivers
S_0x555db76468b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db76760c0;
 .timescale 0 0;
P_0x555db6df9ef0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7644180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76468b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e11e70 .functor OR 1, L_0x555db7e11c10, L_0x555db7e11de0, C4<0>, C4<0>;
v0x555db6c72e40_0 .net "S", 0 0, L_0x555db7e11ca0;  1 drivers
v0x555db6c72f00_0 .net "a", 0 0, L_0x555db7e11f20;  1 drivers
v0x555db6c724c0_0 .net "b", 0 0, L_0x555db7e12050;  1 drivers
v0x555db6c715d0_0 .net "cin", 0 0, L_0x555db7e11710;  alias, 1 drivers
v0x555db6c71670_0 .net "cout", 0 0, L_0x555db7e11e70;  alias, 1 drivers
v0x555db6c71220_0 .net "cout1", 0 0, L_0x555db7e11c10;  1 drivers
v0x555db6c712c0_0 .net "cout2", 0 0, L_0x555db7e11de0;  1 drivers
v0x555db6c70650_0 .net "s1", 0 0, L_0x555db7e11b60;  1 drivers
S_0x555db7641a50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7644180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e11b60 .functor XOR 1, L_0x555db7e11f20, L_0x555db7e12050, C4<0>, C4<0>;
L_0x555db7e11c10 .functor AND 1, L_0x555db7e11f20, L_0x555db7e12050, C4<1>, C4<1>;
v0x555db6c79a50_0 .net "S", 0 0, L_0x555db7e11b60;  alias, 1 drivers
v0x555db6c79af0_0 .net "a", 0 0, L_0x555db7e11f20;  alias, 1 drivers
v0x555db6c77ca0_0 .net "b", 0 0, L_0x555db7e12050;  alias, 1 drivers
v0x555db6c77d40_0 .net "cout", 0 0, L_0x555db7e11c10;  alias, 1 drivers
S_0x555db763f320 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7644180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e11ca0 .functor XOR 1, L_0x555db7e11710, L_0x555db7e11b60, C4<0>, C4<0>;
L_0x555db7e11de0 .functor AND 1, L_0x555db7e11710, L_0x555db7e11b60, C4<1>, C4<1>;
v0x555db6c77320_0 .net "S", 0 0, L_0x555db7e11ca0;  alias, 1 drivers
v0x555db6c773e0_0 .net "a", 0 0, L_0x555db7e11710;  alias, 1 drivers
v0x555db6c75570_0 .net "b", 0 0, L_0x555db7e11b60;  alias, 1 drivers
v0x555db6c74bf0_0 .net "cout", 0 0, L_0x555db7e11de0;  alias, 1 drivers
S_0x555db763cbf0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e5ee40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55be3f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e14680 .functor BUFZ 1, L_0x7f49c55be3f0, C4<0>, C4<0>, C4<0>;
L_0x555db7e14710 .functor BUFZ 1, L_0x555db7e14230, C4<0>, C4<0>, C4<0>;
v0x555db6c3d940_0 .net "S", 3 0, L_0x555db7e145e0;  alias, 1 drivers
v0x555db6c3cd70_0 .net "a", 3 0, L_0x555db7e12480;  alias, 1 drivers
v0x555db6c3c530_0 .net "b", 3 0, L_0x555db7e12520;  alias, 1 drivers
v0x555db6c3c5f0 .array "carry", 0 4;
v0x555db6c3c5f0_0 .net v0x555db6c3c5f0 0, 0 0, L_0x555db7e14680; 1 drivers
v0x555db6c3c5f0_1 .net v0x555db6c3c5f0 1, 0 0, L_0x555db7e12cb0; 1 drivers
v0x555db6c3c5f0_2 .net v0x555db6c3c5f0 2, 0 0, L_0x555db7e133d0; 1 drivers
v0x555db6c3c5f0_3 .net v0x555db6c3c5f0 3, 0 0, L_0x555db7e13b80; 1 drivers
v0x555db6c3c5f0_4 .net v0x555db6c3c5f0 4, 0 0, L_0x555db7e14230; 1 drivers
v0x555db6c3c130_0 .net "cin", 0 0, L_0x7f49c55be3f0;  1 drivers
v0x555db6c237b0_0 .net "cout", 0 0, L_0x555db7e14710;  alias, 1 drivers
L_0x555db7e12df0 .part L_0x555db7e12480, 0, 1;
L_0x555db7e12f40 .part L_0x555db7e12520, 0, 1;
L_0x555db7e13510 .part L_0x555db7e12480, 1, 1;
L_0x555db7e136d0 .part L_0x555db7e12520, 1, 1;
L_0x555db7e13cc0 .part L_0x555db7e12480, 2, 1;
L_0x555db7e13df0 .part L_0x555db7e12520, 2, 1;
L_0x555db7e14330 .part L_0x555db7e12480, 3, 1;
L_0x555db7e14460 .part L_0x555db7e12520, 3, 1;
L_0x555db7e145e0 .concat8 [ 1 1 1 1], L_0x555db7e12a00, L_0x555db7e131b0, L_0x555db7e139b0, L_0x555db7e14060;
S_0x555db76077b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db763cbf0;
 .timescale 0 0;
P_0x555db6ddf1a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7605080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db76077b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e12cb0 .functor OR 1, L_0x555db7e12920, L_0x555db7e12b90, C4<0>, C4<0>;
v0x555db6c660f0_0 .net "S", 0 0, L_0x555db7e12a00;  1 drivers
v0x555db6c661b0_0 .net "a", 0 0, L_0x555db7e12df0;  1 drivers
v0x555db6c64340_0 .net "b", 0 0, L_0x555db7e12f40;  1 drivers
v0x555db6c639c0_0 .net "cin", 0 0, L_0x555db7e14680;  alias, 1 drivers
v0x555db6c62ad0_0 .net "cout", 0 0, L_0x555db7e12cb0;  alias, 1 drivers
v0x555db6c62720_0 .net "cout1", 0 0, L_0x555db7e12920;  1 drivers
v0x555db6c627c0_0 .net "cout2", 0 0, L_0x555db7e12b90;  1 drivers
v0x555db6c61b50_0 .net "s1", 0 0, L_0x555db7e12810;  1 drivers
S_0x555db7602950 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7605080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e12810 .functor XOR 1, L_0x555db7e12df0, L_0x555db7e12f40, C4<0>, C4<0>;
L_0x555db7e12920 .functor AND 1, L_0x555db7e12df0, L_0x555db7e12f40, C4<1>, C4<1>;
v0x555db6c6b8d0_0 .net "S", 0 0, L_0x555db7e12810;  alias, 1 drivers
v0x555db6c6b970_0 .net "a", 0 0, L_0x555db7e12df0;  alias, 1 drivers
v0x555db6c6af50_0 .net "b", 0 0, L_0x555db7e12f40;  alias, 1 drivers
v0x555db6c6aff0_0 .net "cout", 0 0, L_0x555db7e12920;  alias, 1 drivers
S_0x555db7600220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7605080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e12a00 .functor XOR 1, L_0x555db7e14680, L_0x555db7e12810, C4<0>, C4<0>;
L_0x555db7e12b90 .functor AND 1, L_0x555db7e14680, L_0x555db7e12810, C4<1>, C4<1>;
v0x555db6c691a0_0 .net "S", 0 0, L_0x555db7e12a00;  alias, 1 drivers
v0x555db6c69240_0 .net "a", 0 0, L_0x555db7e14680;  alias, 1 drivers
v0x555db6c68820_0 .net "b", 0 0, L_0x555db7e12810;  alias, 1 drivers
v0x555db6c66a70_0 .net "cout", 0 0, L_0x555db7e12b90;  alias, 1 drivers
S_0x555db7637390 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db763cbf0;
 .timescale 0 0;
P_0x555db6dd1970 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7634c60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7637390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e133d0 .functor OR 1, L_0x555db7e13120, L_0x555db7e13340, C4<0>, C4<0>;
v0x555db6c5ac90_0 .net "S", 0 0, L_0x555db7e131b0;  1 drivers
v0x555db6c5ad50_0 .net "a", 0 0, L_0x555db7e13510;  1 drivers
v0x555db6c5a310_0 .net "b", 0 0, L_0x555db7e136d0;  1 drivers
v0x555db6c58560_0 .net "cin", 0 0, L_0x555db7e12cb0;  alias, 1 drivers
v0x555db6c58600_0 .net "cout", 0 0, L_0x555db7e133d0;  alias, 1 drivers
v0x555db6c57be0_0 .net "cout1", 0 0, L_0x555db7e13120;  1 drivers
v0x555db6c57c80_0 .net "cout2", 0 0, L_0x555db7e13340;  1 drivers
v0x555db6c56cf0_0 .net "s1", 0 0, L_0x555db7e13070;  1 drivers
S_0x555db7632530 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7634c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e13070 .functor XOR 1, L_0x555db7e13510, L_0x555db7e136d0, C4<0>, C4<0>;
L_0x555db7e13120 .functor AND 1, L_0x555db7e13510, L_0x555db7e136d0, C4<1>, C4<1>;
v0x555db6c611d0_0 .net "S", 0 0, L_0x555db7e13070;  alias, 1 drivers
v0x555db6c61270_0 .net "a", 0 0, L_0x555db7e13510;  alias, 1 drivers
v0x555db6c60d30_0 .net "b", 0 0, L_0x555db7e136d0;  alias, 1 drivers
v0x555db6c60dd0_0 .net "cout", 0 0, L_0x555db7e13120;  alias, 1 drivers
S_0x555db762fe00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7634c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e131b0 .functor XOR 1, L_0x555db7e12cb0, L_0x555db7e13070, C4<0>, C4<0>;
L_0x555db7e13340 .functor AND 1, L_0x555db7e12cb0, L_0x555db7e13070, C4<1>, C4<1>;
v0x555db6c5f470_0 .net "S", 0 0, L_0x555db7e131b0;  alias, 1 drivers
v0x555db6c5f530_0 .net "a", 0 0, L_0x555db7e12cb0;  alias, 1 drivers
v0x555db6c5d3c0_0 .net "b", 0 0, L_0x555db7e13070;  alias, 1 drivers
v0x555db6c5ca40_0 .net "cout", 0 0, L_0x555db7e13340;  alias, 1 drivers
S_0x555db762d6d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db763cbf0;
 .timescale 0 0;
P_0x555db6d68060 .param/l "i" 0 3 28, +C4<010>;
S_0x555db762afa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db762d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e13b80 .functor OR 1, L_0x555db7e13920, L_0x555db7e13af0, C4<0>, C4<0>;
v0x555db6c0da30_0 .net "S", 0 0, L_0x555db7e139b0;  1 drivers
v0x555db6c0daf0_0 .net "a", 0 0, L_0x555db7e13cc0;  1 drivers
v0x555db6c0d650_0 .net "b", 0 0, L_0x555db7e13df0;  1 drivers
v0x555db6c3bdd0_0 .net "cin", 0 0, L_0x555db7e133d0;  alias, 1 drivers
v0x555db6c3be70_0 .net "cout", 0 0, L_0x555db7e13b80;  alias, 1 drivers
v0x555db6c30fb0_0 .net "cout1", 0 0, L_0x555db7e13920;  1 drivers
v0x555db6c31050_0 .net "cout2", 0 0, L_0x555db7e13af0;  1 drivers
v0x555db6c2fd70_0 .net "s1", 0 0, L_0x555db7e13890;  1 drivers
S_0x555db7628870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db762afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e13890 .functor XOR 1, L_0x555db7e13cc0, L_0x555db7e13df0, C4<0>, C4<0>;
L_0x555db7e13920 .functor AND 1, L_0x555db7e13cc0, L_0x555db7e13df0, C4<1>, C4<1>;
v0x555db6c56940_0 .net "S", 0 0, L_0x555db7e13890;  alias, 1 drivers
v0x555db6c569e0_0 .net "a", 0 0, L_0x555db7e13cc0;  alias, 1 drivers
v0x555db6c55d70_0 .net "b", 0 0, L_0x555db7e13df0;  alias, 1 drivers
v0x555db6c55e10_0 .net "cout", 0 0, L_0x555db7e13920;  alias, 1 drivers
S_0x555db7621300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db762afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e139b0 .functor XOR 1, L_0x555db7e133d0, L_0x555db7e13890, C4<0>, C4<0>;
L_0x555db7e13af0 .functor AND 1, L_0x555db7e133d0, L_0x555db7e13890, C4<1>, C4<1>;
v0x555db6c553f0_0 .net "S", 0 0, L_0x555db7e139b0;  alias, 1 drivers
v0x555db6c554b0_0 .net "a", 0 0, L_0x555db7e133d0;  alias, 1 drivers
v0x555db6c54ff0_0 .net "b", 0 0, L_0x555db7e13890;  alias, 1 drivers
v0x555db6c14990_0 .net "cout", 0 0, L_0x555db7e13af0;  alias, 1 drivers
S_0x555db761ebd0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db763cbf0;
 .timescale 0 0;
P_0x555db6d80660 .param/l "i" 0 3 28, +C4<011>;
S_0x555db761c4a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db761ebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e14230 .functor OR 1, L_0x555db7e13fd0, L_0x555db7e141a0, C4<0>, C4<0>;
v0x555db6c43a40_0 .net "S", 0 0, L_0x555db7e14060;  1 drivers
v0x555db6c43b00_0 .net "a", 0 0, L_0x555db7e14330;  1 drivers
v0x555db6c41c90_0 .net "b", 0 0, L_0x555db7e14460;  1 drivers
v0x555db6c41310_0 .net "cin", 0 0, L_0x555db7e13b80;  alias, 1 drivers
v0x555db6c3f560_0 .net "cout", 0 0, L_0x555db7e14230;  alias, 1 drivers
v0x555db6c3ebe0_0 .net "cout1", 0 0, L_0x555db7e13fd0;  1 drivers
v0x555db6c3ec80_0 .net "cout2", 0 0, L_0x555db7e141a0;  1 drivers
v0x555db6c3dcf0_0 .net "s1", 0 0, L_0x555db7e13f20;  1 drivers
S_0x555db7619d70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db761c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e13f20 .functor XOR 1, L_0x555db7e14330, L_0x555db7e14460, C4<0>, C4<0>;
L_0x555db7e13fd0 .functor AND 1, L_0x555db7e14330, L_0x555db7e14460, C4<1>, C4<1>;
v0x555db6c29dc0_0 .net "S", 0 0, L_0x555db7e13f20;  alias, 1 drivers
v0x555db6c29e60_0 .net "a", 0 0, L_0x555db7e14330;  alias, 1 drivers
v0x555db6c1bfe0_0 .net "b", 0 0, L_0x555db7e14460;  alias, 1 drivers
v0x555db6c1c080_0 .net "cout", 0 0, L_0x555db7e13fd0;  alias, 1 drivers
S_0x555db7612df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db761c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e14060 .functor XOR 1, L_0x555db7e13b80, L_0x555db7e13f20, C4<0>, C4<0>;
L_0x555db7e141a0 .functor AND 1, L_0x555db7e13b80, L_0x555db7e13f20, C4<1>, C4<1>;
v0x555db6c0c160_0 .net "S", 0 0, L_0x555db7e14060;  alias, 1 drivers
v0x555db6c0c200_0 .net "a", 0 0, L_0x555db7e13b80;  alias, 1 drivers
v0x555db6c46470_0 .net "b", 0 0, L_0x555db7e13f20;  alias, 1 drivers
v0x555db6c443c0_0 .net "cout", 0 0, L_0x555db7e141a0;  alias, 1 drivers
S_0x555db76106c0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6c97dc0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e0ec80 .functor NOT 2, L_0x555db7e0ebc0, C4<00>, C4<00>, C4<00>;
v0x555db6c2aea0_0 .net "cout", 0 0, L_0x555db7e0fe70;  1 drivers
v0x555db6c2af60_0 .net "i", 1 0, L_0x555db7e0ebc0;  alias, 1 drivers
v0x555db6c2a520_0 .net "o", 1 0, L_0x555db7e0fd40;  alias, 1 drivers
v0x555db6c2a120_0 .net "temp2", 1 0, L_0x555db7e0ec80;  1 drivers
S_0x555db760df90 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db76106c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d34770 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55be240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e0fde0 .functor BUFZ 1, L_0x7f49c55be240, C4<0>, C4<0>, C4<0>;
L_0x555db7e0fe70 .functor BUFZ 1, L_0x555db7e0f950, C4<0>, C4<0>, C4<0>;
v0x555db6c2d690_0 .net "S", 1 0, L_0x555db7e0fd40;  alias, 1 drivers
v0x555db6c2d750_0 .net "a", 1 0, L_0x555db7e0ec80;  alias, 1 drivers
L_0x7f49c55be1f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6c2cd10_0 .net "b", 1 0, L_0x7f49c55be1f8;  1 drivers
v0x555db6c2cdd0 .array "carry", 0 2;
v0x555db6c2cdd0_0 .net v0x555db6c2cdd0 0, 0 0, L_0x555db7e0fde0; 1 drivers
v0x555db6c2cdd0_1 .net v0x555db6c2cdd0 1, 0 0, L_0x555db7e0f2a0; 1 drivers
v0x555db6c2cdd0_2 .net v0x555db6c2cdd0 2, 0 0, L_0x555db7e0f950; 1 drivers
v0x555db6c2be20_0 .net "cin", 0 0, L_0x7f49c55be240;  1 drivers
v0x555db6c2ba70_0 .net "cout", 0 0, L_0x555db7e0fe70;  alias, 1 drivers
L_0x555db7e0f3e0 .part L_0x555db7e0ec80, 0, 1;
L_0x555db7e0f530 .part L_0x7f49c55be1f8, 0, 1;
L_0x555db7e0fa50 .part L_0x555db7e0ec80, 1, 1;
L_0x555db7e0fc10 .part L_0x7f49c55be1f8, 1, 1;
L_0x555db7e0fd40 .concat8 [ 1 1 0 0], L_0x555db7e0eff0, L_0x555db7e0f780;
S_0x555db75f9df0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db760df90;
 .timescale 0 0;
P_0x555db6d29560 .param/l "i" 0 3 28, +C4<00>;
S_0x555db75f76c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75f9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e0f2a0 .functor OR 1, L_0x555db7e0ef10, L_0x555db7e0f180, C4<0>, C4<0>;
v0x555db6c1e780_0 .net "S", 0 0, L_0x555db7e0eff0;  1 drivers
v0x555db6c1e840_0 .net "a", 0 0, L_0x555db7e0f3e0;  1 drivers
v0x555db6c1de00_0 .net "b", 0 0, L_0x555db7e0f530;  1 drivers
v0x555db6c1d960_0 .net "cin", 0 0, L_0x555db7e0fde0;  alias, 1 drivers
v0x555db6c3ba70_0 .net "cout", 0 0, L_0x555db7e0f2a0;  alias, 1 drivers
v0x555db6c399c0_0 .net "cout1", 0 0, L_0x555db7e0ef10;  1 drivers
v0x555db6c39a60_0 .net "cout2", 0 0, L_0x555db7e0f180;  1 drivers
v0x555db6c39040_0 .net "s1", 0 0, L_0x555db7e0ee10;  1 drivers
S_0x555db75f4f90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75f76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0ee10 .functor XOR 1, L_0x555db7e0f3e0, L_0x555db7e0f530, C4<0>, C4<0>;
L_0x555db7e0ef10 .functor AND 1, L_0x555db7e0f3e0, L_0x555db7e0f530, C4<1>, C4<1>;
v0x555db6c23080_0 .net "S", 0 0, L_0x555db7e0ee10;  alias, 1 drivers
v0x555db6c23120_0 .net "a", 0 0, L_0x555db7e0f3e0;  alias, 1 drivers
v0x555db6c20f70_0 .net "b", 0 0, L_0x555db7e0f530;  alias, 1 drivers
v0x555db6c21010_0 .net "cout", 0 0, L_0x555db7e0ef10;  alias, 1 drivers
S_0x555db75d69a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75f76c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0eff0 .functor XOR 1, L_0x555db7e0fde0, L_0x555db7e0ee10, C4<0>, C4<0>;
L_0x555db7e0f180 .functor AND 1, L_0x555db7e0fde0, L_0x555db7e0ee10, C4<1>, C4<1>;
v0x555db6c205f0_0 .net "S", 0 0, L_0x555db7e0eff0;  alias, 1 drivers
v0x555db6c206b0_0 .net "a", 0 0, L_0x555db7e0fde0;  alias, 1 drivers
v0x555db6c1f700_0 .net "b", 0 0, L_0x555db7e0ee10;  alias, 1 drivers
v0x555db6c1f350_0 .net "cout", 0 0, L_0x555db7e0f180;  alias, 1 drivers
S_0x555db75ef3f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db760df90;
 .timescale 0 0;
P_0x555db6d068f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db75eccc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75ef3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e0f950 .functor OR 1, L_0x555db7e0f6f0, L_0x555db7e0f8c0, C4<0>, C4<0>;
v0x555db6c32f40_0 .net "S", 0 0, L_0x555db7e0f780;  1 drivers
v0x555db6c33000_0 .net "a", 0 0, L_0x555db7e0fa50;  1 drivers
v0x555db6c32370_0 .net "b", 0 0, L_0x555db7e0fc10;  1 drivers
v0x555db6c319f0_0 .net "cin", 0 0, L_0x555db7e0f2a0;  alias, 1 drivers
v0x555db6c31a90_0 .net "cout", 0 0, L_0x555db7e0f950;  alias, 1 drivers
v0x555db6c31550_0 .net "cout1", 0 0, L_0x555db7e0f6f0;  1 drivers
v0x555db6c315f0_0 .net "cout2", 0 0, L_0x555db7e0f8c0;  1 drivers
v0x555db6c2f7a0_0 .net "s1", 0 0, L_0x555db7e0f660;  1 drivers
S_0x555db75ea590 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75eccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0f660 .functor XOR 1, L_0x555db7e0fa50, L_0x555db7e0fc10, C4<0>, C4<0>;
L_0x555db7e0f6f0 .functor AND 1, L_0x555db7e0fa50, L_0x555db7e0fc10, C4<1>, C4<1>;
v0x555db6c37290_0 .net "S", 0 0, L_0x555db7e0f660;  alias, 1 drivers
v0x555db6c37330_0 .net "a", 0 0, L_0x555db7e0fa50;  alias, 1 drivers
v0x555db6c36910_0 .net "b", 0 0, L_0x555db7e0fc10;  alias, 1 drivers
v0x555db6c369b0_0 .net "cout", 0 0, L_0x555db7e0f6f0;  alias, 1 drivers
S_0x555db75e30c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75eccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e0f780 .functor XOR 1, L_0x555db7e0f2a0, L_0x555db7e0f660, C4<0>, C4<0>;
L_0x555db7e0f8c0 .functor AND 1, L_0x555db7e0f2a0, L_0x555db7e0f660, C4<1>, C4<1>;
v0x555db6c34b60_0 .net "S", 0 0, L_0x555db7e0f780;  alias, 1 drivers
v0x555db6c34c20_0 .net "a", 0 0, L_0x555db7e0f2a0;  alias, 1 drivers
v0x555db6c341e0_0 .net "b", 0 0, L_0x555db7e0f660;  alias, 1 drivers
v0x555db6c332f0_0 .net "cout", 0 0, L_0x555db7e0f8c0;  alias, 1 drivers
S_0x555db75dd380 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db77600d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6cf0900 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7e161a0 .functor BUFZ 1, L_0x555db7e14710, C4<0>, C4<0>, C4<0>;
L_0x555db7e162a0 .functor BUFZ 1, L_0x555db7e15e30, C4<0>, C4<0>, C4<0>;
v0x555db6c047b0_0 .net "S", 3 0, L_0x555db7e16100;  alias, 1 drivers
v0x555db6c04310_0 .net "a", 3 0, L_0x555db7e145e0;  alias, 1 drivers
v0x555db6c043d0_0 .net "b", 3 0, L_0x555db7e12660;  alias, 1 drivers
v0x555db6c015e0 .array "carry", 0 4;
v0x555db6c015e0_0 .net v0x555db6c015e0 0, 0 0, L_0x555db7e161a0; 1 drivers
v0x555db6c015e0_1 .net v0x555db6c015e0 1, 0 0, L_0x555db7e14c30; 1 drivers
v0x555db6c015e0_2 .net v0x555db6c015e0 2, 0 0, L_0x555db7e15240; 1 drivers
v0x555db6c015e0_3 .net v0x555db6c015e0 3, 0 0, L_0x555db7e15880; 1 drivers
v0x555db6c015e0_4 .net v0x555db6c015e0 4, 0 0, L_0x555db7e15e30; 1 drivers
v0x555db6c00c60_0 .net "cin", 0 0, L_0x555db7e14710;  alias, 1 drivers
v0x555db6c00510_0 .net "cout", 0 0, L_0x555db7e162a0;  alias, 1 drivers
L_0x555db7e14d70 .part L_0x555db7e145e0, 0, 1;
L_0x555db7e14f50 .part L_0x555db7e12660, 0, 1;
L_0x555db7e15340 .part L_0x555db7e145e0, 1, 1;
L_0x555db7e15470 .part L_0x555db7e12660, 1, 1;
L_0x555db7e15980 .part L_0x555db7e145e0, 2, 1;
L_0x555db7e15ab0 .part L_0x555db7e12660, 2, 1;
L_0x555db7e15ea0 .part L_0x555db7e145e0, 3, 1;
L_0x555db7e15fd0 .part L_0x555db7e12660, 3, 1;
L_0x555db7e16100 .concat8 [ 1 1 1 1], L_0x555db7e14980, L_0x555db7e150d0, L_0x555db7e15710, L_0x555db7e15cc0;
S_0x555db75bd350 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75dd380;
 .timescale 0 0;
P_0x555db6cee110 .param/l "i" 0 3 28, +C4<00>;
S_0x555db75b7010 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75bd350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e14c30 .functor OR 1, L_0x555db7e148a0, L_0x555db7e14b10, C4<0>, C4<0>;
v0x555db6c25160_0 .net "S", 0 0, L_0x555db7e14980;  1 drivers
v0x555db6c25220_0 .net "a", 0 0, L_0x555db7e14d70;  1 drivers
v0x555db6c247e0_0 .net "b", 0 0, L_0x555db7e14f50;  1 drivers
v0x555db6c24340_0 .net "cin", 0 0, L_0x555db7e161a0;  alias, 1 drivers
v0x555db6c1d070_0 .net "cout", 0 0, L_0x555db7e14c30;  alias, 1 drivers
v0x555db6c17ed0_0 .net "cout1", 0 0, L_0x555db7e148a0;  1 drivers
v0x555db6c17f70_0 .net "cout2", 0 0, L_0x555db7e14b10;  1 drivers
v0x555db6c1b510_0 .net "s1", 0 0, L_0x555db7e147a0;  1 drivers
S_0x555db75a3910 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75b7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e147a0 .functor XOR 1, L_0x555db7e14d70, L_0x555db7e14f50, C4<0>, C4<0>;
L_0x555db7e148a0 .functor AND 1, L_0x555db7e14d70, L_0x555db7e14f50, C4<1>, C4<1>;
v0x555db6c29a60_0 .net "S", 0 0, L_0x555db7e147a0;  alias, 1 drivers
v0x555db6c29b00_0 .net "a", 0 0, L_0x555db7e14d70;  alias, 1 drivers
v0x555db6c27950_0 .net "b", 0 0, L_0x555db7e14f50;  alias, 1 drivers
v0x555db6c279f0_0 .net "cout", 0 0, L_0x555db7e148a0;  alias, 1 drivers
S_0x555db75a11e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75b7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e14980 .functor XOR 1, L_0x555db7e161a0, L_0x555db7e147a0, C4<0>, C4<0>;
L_0x555db7e14b10 .functor AND 1, L_0x555db7e161a0, L_0x555db7e147a0, C4<1>, C4<1>;
v0x555db6c26fd0_0 .net "S", 0 0, L_0x555db7e14980;  alias, 1 drivers
v0x555db6c27070_0 .net "a", 0 0, L_0x555db7e161a0;  alias, 1 drivers
v0x555db6c260e0_0 .net "b", 0 0, L_0x555db7e147a0;  alias, 1 drivers
v0x555db6c25d30_0 .net "cout", 0 0, L_0x555db7e14b10;  alias, 1 drivers
S_0x555db759eab0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db75dd380;
 .timescale 0 0;
P_0x555db6cda160 .param/l "i" 0 3 28, +C4<01>;
S_0x555db75804c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db759eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e15240 .functor OR 1, L_0x555db7e15060, L_0x555db7e151d0, C4<0>, C4<0>;
v0x555db6c16dc0_0 .net "S", 0 0, L_0x555db7e150d0;  1 drivers
v0x555db6c16e80_0 .net "a", 0 0, L_0x555db7e15340;  1 drivers
v0x555db6c16100_0 .net "b", 0 0, L_0x555db7e15470;  1 drivers
v0x555db6c15780_0 .net "cin", 0 0, L_0x555db7e14c30;  alias, 1 drivers
v0x555db6c15820_0 .net "cout", 0 0, L_0x555db7e15240;  alias, 1 drivers
v0x555db6c152e0_0 .net "cout1", 0 0, L_0x555db7e15060;  1 drivers
v0x555db6c15380_0 .net "cout2", 0 0, L_0x555db7e151d0;  1 drivers
v0x555db6c0cf40_0 .net "s1", 0 0, L_0x555db7e14ff0;  1 drivers
S_0x555db7598f10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db75804c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e14ff0 .functor XOR 1, L_0x555db7e15340, L_0x555db7e15470, C4<0>, C4<0>;
L_0x555db7e15060 .functor AND 1, L_0x555db7e15340, L_0x555db7e15470, C4<1>, C4<1>;
v0x555db6c18260_0 .net "S", 0 0, L_0x555db7e14ff0;  alias, 1 drivers
v0x555db6c18300_0 .net "a", 0 0, L_0x555db7e15340;  alias, 1 drivers
v0x555db6c1ad40_0 .net "b", 0 0, L_0x555db7e15470;  alias, 1 drivers
v0x555db6c1ade0_0 .net "cout", 0 0, L_0x555db7e15060;  alias, 1 drivers
S_0x555db75967e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db75804c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e150d0 .functor XOR 1, L_0x555db7e14c30, L_0x555db7e14ff0, C4<0>, C4<0>;
L_0x555db7e151d0 .functor AND 1, L_0x555db7e14c30, L_0x555db7e14ff0, C4<1>, C4<1>;
v0x555db6c19620_0 .net "S", 0 0, L_0x555db7e150d0;  alias, 1 drivers
v0x555db6c196e0_0 .net "a", 0 0, L_0x555db7e14c30;  alias, 1 drivers
v0x555db6c18ca0_0 .net "b", 0 0, L_0x555db7e14ff0;  alias, 1 drivers
v0x555db6c18800_0 .net "cout", 0 0, L_0x555db7e151d0;  alias, 1 drivers
S_0x555db75940b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db75dd380;
 .timescale 0 0;
P_0x555db6d1c010 .param/l "i" 0 3 28, +C4<010>;
S_0x555db758cbe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75940b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e15880 .functor OR 1, L_0x555db7e156a0, L_0x555db7e15810, C4<0>, C4<0>;
v0x555db6c136f0_0 .net "S", 0 0, L_0x555db7e15710;  1 drivers
v0x555db6c137b0_0 .net "a", 0 0, L_0x555db7e15980;  1 drivers
v0x555db6c11fd0_0 .net "b", 0 0, L_0x555db7e15ab0;  1 drivers
v0x555db6c11650_0 .net "cin", 0 0, L_0x555db7e15240;  alias, 1 drivers
v0x555db6c116f0_0 .net "cout", 0 0, L_0x555db7e15880;  alias, 1 drivers
v0x555db6c111b0_0 .net "cout1", 0 0, L_0x555db7e156a0;  1 drivers
v0x555db6c11250_0 .net "cout2", 0 0, L_0x555db7e15810;  1 drivers
v0x555db6c0f770_0 .net "s1", 0 0, L_0x555db7e15630;  1 drivers
S_0x555db7586ea0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db758cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e15630 .functor XOR 1, L_0x555db7e15980, L_0x555db7e15ab0, C4<0>, C4<0>;
L_0x555db7e156a0 .functor AND 1, L_0x555db7e15980, L_0x555db7e15ab0, C4<1>, C4<1>;
v0x555db6c0bb70_0 .net "S", 0 0, L_0x555db7e15630;  alias, 1 drivers
v0x555db6c0bc10_0 .net "a", 0 0, L_0x555db7e15980;  alias, 1 drivers
v0x555db6c0b360_0 .net "b", 0 0, L_0x555db7e15ab0;  alias, 1 drivers
v0x555db6c0b400_0 .net "cout", 0 0, L_0x555db7e156a0;  alias, 1 drivers
S_0x555db7567e70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db758cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e15710 .functor XOR 1, L_0x555db7e15240, L_0x555db7e15630, C4<0>, C4<0>;
L_0x555db7e15810 .functor AND 1, L_0x555db7e15240, L_0x555db7e15630, C4<1>, C4<1>;
v0x555db6c10880_0 .net "S", 0 0, L_0x555db7e15710;  alias, 1 drivers
v0x555db6c10940_0 .net "a", 0 0, L_0x555db7e15240;  alias, 1 drivers
v0x555db6c13ec0_0 .net "b", 0 0, L_0x555db7e15630;  alias, 1 drivers
v0x555db6c10c10_0 .net "cout", 0 0, L_0x555db7e15810;  alias, 1 drivers
S_0x555db7565740 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db75dd380;
 .timescale 0 0;
P_0x555db6c85a40 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7563010 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7565740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e15e30 .functor OR 1, L_0x555db7e15c50, L_0x555db7e15dc0, C4<0>, C4<0>;
v0x555db6c099a0_0 .net "S", 0 0, L_0x555db7e15cc0;  1 drivers
v0x555db6c09a60_0 .net "a", 0 0, L_0x555db7e15ea0;  1 drivers
v0x555db6c07920_0 .net "b", 0 0, L_0x555db7e15fd0;  1 drivers
v0x555db6c06fa0_0 .net "cin", 0 0, L_0x555db7e15880;  alias, 1 drivers
v0x555db6c060b0_0 .net "cout", 0 0, L_0x555db7e15e30;  alias, 1 drivers
v0x555db6c05d00_0 .net "cout1", 0 0, L_0x555db7e15c50;  1 drivers
v0x555db6c05da0_0 .net "cout2", 0 0, L_0x555db7e15dc0;  1 drivers
v0x555db6c05130_0 .net "s1", 0 0, L_0x555db7e15be0;  1 drivers
S_0x555db7544a20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7563010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e15be0 .functor XOR 1, L_0x555db7e15ea0, L_0x555db7e15fd0, C4<0>, C4<0>;
L_0x555db7e15c50 .functor AND 1, L_0x555db7e15ea0, L_0x555db7e15fd0, C4<1>, C4<1>;
v0x555db6c0eab0_0 .net "S", 0 0, L_0x555db7e15be0;  alias, 1 drivers
v0x555db6c0eb50_0 .net "a", 0 0, L_0x555db7e15ea0;  alias, 1 drivers
v0x555db6c0e130_0 .net "b", 0 0, L_0x555db7e15fd0;  alias, 1 drivers
v0x555db6c0e1d0_0 .net "cout", 0 0, L_0x555db7e15c50;  alias, 1 drivers
S_0x555db755d470 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7563010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e15cc0 .functor XOR 1, L_0x555db7e15880, L_0x555db7e15be0, C4<0>, C4<0>;
L_0x555db7e15dc0 .functor AND 1, L_0x555db7e15880, L_0x555db7e15be0, C4<1>, C4<1>;
v0x555db6c03a80_0 .net "S", 0 0, L_0x555db7e15cc0;  alias, 1 drivers
v0x555db6c03b20_0 .net "a", 0 0, L_0x555db7e15880;  alias, 1 drivers
v0x555db6c0a0d0_0 .net "b", 0 0, L_0x555db7e15be0;  alias, 1 drivers
v0x555db6c03e10_0 .net "cout", 0 0, L_0x555db7e15dc0;  alias, 1 drivers
S_0x555db755ad40 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db6c07a20 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db6b9fa70_0 .net "S", 4 0, L_0x555db7e1c040;  alias, 1 drivers
L_0x7f49c55be558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db6b9f5d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55be558;  1 drivers
v0x555db6b9f690_0 .net *"_ivl_4", 4 0, L_0x555db7e19f30;  1 drivers
L_0x7f49c55be5a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6b9d820_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55be5a0;  1 drivers
v0x555db6b9d8e0_0 .net *"_ivl_8", 4 0, L_0x555db7e19fd0;  1 drivers
v0x555db6b9b710_0 .net "a", 3 0, L_0x555db7e05f00;  alias, 1 drivers
v0x555db6b9b7b0_0 .net "b", 3 0, L_0x555db7dfc6d0;  alias, 1 drivers
v0x555db6b9ad90_0 .net "c", 4 0, L_0x555db7e18430;  alias, 1 drivers
v0x555db6b99ea0_0 .net "c1", 0 0, L_0x555db7e19ec0;  1 drivers
v0x555db6b99af0_0 .net "c2", 0 0, L_0x555db7e1c150;  1 drivers
v0x555db6b98f20_0 .net "t_pad", 4 0, L_0x555db7e1a100;  1 drivers
v0x555db6b985a0_0 .net "temp", 3 0, L_0x555db7e19db0;  1 drivers
L_0x555db7e19f30 .concat [ 4 1 0 0], L_0x555db7e19db0, L_0x7f49c55be558;
L_0x555db7e19fd0 .concat [ 4 1 0 0], L_0x555db7e19db0, L_0x7f49c55be5a0;
L_0x555db7e1a100 .functor MUXZ 5, L_0x555db7e19fd0, L_0x555db7e19f30, L_0x555db7e19ec0, C4<>;
S_0x555db7558610 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db755ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c7a4c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55be510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e19e50 .functor BUFZ 1, L_0x7f49c55be510, C4<0>, C4<0>, C4<0>;
L_0x555db7e19ec0 .functor BUFZ 1, L_0x555db7e19ae0, C4<0>, C4<0>, C4<0>;
v0x555db6bc19f0_0 .net "S", 3 0, L_0x555db7e19db0;  alias, 1 drivers
v0x555db6bc5030_0 .net "a", 3 0, L_0x555db7e05f00;  alias, 1 drivers
v0x555db6bc1d80_0 .net "b", 3 0, L_0x555db7dfc6d0;  alias, 1 drivers
v0x555db6bc1e20 .array "carry", 0 4;
v0x555db6bc1e20_0 .net v0x555db6bc1e20 0, 0 0, L_0x555db7e19e50; 1 drivers
v0x555db6bc1e20_1 .net v0x555db6bc1e20 1, 0 0, L_0x555db7e188d0; 1 drivers
v0x555db6bc1e20_2 .net v0x555db6bc1e20 2, 0 0, L_0x555db7e18e80; 1 drivers
v0x555db6bc1e20_3 .net v0x555db6bc1e20 3, 0 0, L_0x555db7e19430; 1 drivers
v0x555db6bc1e20_4 .net v0x555db6bc1e20 4, 0 0, L_0x555db7e19ae0; 1 drivers
v0x555db6bc4860_0 .net "cin", 0 0, L_0x7f49c55be510;  1 drivers
v0x555db6bc3140_0 .net "cout", 0 0, L_0x555db7e19ec0;  alias, 1 drivers
L_0x555db7e189d0 .part L_0x555db7e05f00, 0, 1;
L_0x555db7e18b00 .part L_0x555db7dfc6d0, 0, 1;
L_0x555db7e18f80 .part L_0x555db7e05f00, 1, 1;
L_0x555db7e190b0 .part L_0x555db7dfc6d0, 1, 1;
L_0x555db7e19530 .part L_0x555db7e05f00, 2, 1;
L_0x555db7e19770 .part L_0x555db7dfc6d0, 2, 1;
L_0x555db7e19b50 .part L_0x555db7e05f00, 3, 1;
L_0x555db7e19c80 .part L_0x555db7dfc6d0, 3, 1;
L_0x555db7e19db0 .concat8 [ 1 1 1 1], L_0x555db7e186d0, L_0x555db7e18d10, L_0x555db7e192c0, L_0x555db7e19a00;
S_0x555db7551140 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7558610;
 .timescale 0 0;
P_0x555db6c5f920 .param/l "i" 0 3 28, +C4<00>;
S_0x555db754b400 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7551140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e188d0 .functor OR 1, L_0x555db7e18660, L_0x555db7e187d0, C4<0>, C4<0>;
v0x555db6bcd2d0_0 .net "S", 0 0, L_0x555db7e186d0;  1 drivers
v0x555db6bcd390_0 .net "a", 0 0, L_0x555db7e189d0;  1 drivers
v0x555db6bccba0_0 .net "b", 0 0, L_0x555db7e18b00;  1 drivers
v0x555db6bcaa90_0 .net "cin", 0 0, L_0x555db7e19e50;  alias, 1 drivers
v0x555db6bca110_0 .net "cout", 0 0, L_0x555db7e188d0;  alias, 1 drivers
v0x555db6bc9220_0 .net "cout1", 0 0, L_0x555db7e18660;  1 drivers
v0x555db6bc92c0_0 .net "cout2", 0 0, L_0x555db7e187d0;  1 drivers
v0x555db6bc8e70_0 .net "s1", 0 0, L_0x555db7e185f0;  1 drivers
S_0x555db75afe00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db754b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e185f0 .functor XOR 1, L_0x555db7e189d0, L_0x555db7e18b00, C4<0>, C4<0>;
L_0x555db7e18660 .functor AND 1, L_0x555db7e189d0, L_0x555db7e18b00, C4<1>, C4<1>;
v0x555db6be7810_0 .net "S", 0 0, L_0x555db7e185f0;  alias, 1 drivers
v0x555db6be78b0_0 .net "a", 0 0, L_0x555db7e189d0;  alias, 1 drivers
v0x555db6be7460_0 .net "b", 0 0, L_0x555db7e18b00;  alias, 1 drivers
v0x555db6be7500_0 .net "cout", 0 0, L_0x555db7e18660;  alias, 1 drivers
S_0x555db75a9ac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db754b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e186d0 .functor XOR 1, L_0x555db7e19e50, L_0x555db7e185f0, C4<0>, C4<0>;
L_0x555db7e187d0 .functor AND 1, L_0x555db7e19e50, L_0x555db7e185f0, C4<1>, C4<1>;
v0x555db6be6890_0 .net "S", 0 0, L_0x555db7e186d0;  alias, 1 drivers
v0x555db6be6950_0 .net "a", 0 0, L_0x555db7e19e50;  alias, 1 drivers
v0x555db6be6050_0 .net "b", 0 0, L_0x555db7e185f0;  alias, 1 drivers
v0x555db6be5c50_0 .net "cout", 0 0, L_0x555db7e187d0;  alias, 1 drivers
S_0x555db752c370 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7558610;
 .timescale 0 0;
P_0x555db6c444b0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7529c40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db752c370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e18e80 .functor OR 1, L_0x555db7e18ca0, L_0x555db7e18e10, C4<0>, C4<0>;
v0x555db6be0db0_0 .net "S", 0 0, L_0x555db7e18d10;  1 drivers
v0x555db6be0e70_0 .net "a", 0 0, L_0x555db7e18f80;  1 drivers
v0x555db6be0430_0 .net "b", 0 0, L_0x555db7e190b0;  1 drivers
v0x555db6bde680_0 .net "cin", 0 0, L_0x555db7e188d0;  alias, 1 drivers
v0x555db6bde720_0 .net "cout", 0 0, L_0x555db7e18e80;  alias, 1 drivers
v0x555db6bddd00_0 .net "cout1", 0 0, L_0x555db7e18ca0;  1 drivers
v0x555db6bddda0_0 .net "cout2", 0 0, L_0x555db7e18e10;  1 drivers
v0x555db6bdce10_0 .net "s1", 0 0, L_0x555db7e18c30;  1 drivers
S_0x555db7527510 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7529c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e18c30 .functor XOR 1, L_0x555db7e18f80, L_0x555db7e190b0, C4<0>, C4<0>;
L_0x555db7e18ca0 .functor AND 1, L_0x555db7e18f80, L_0x555db7e190b0, C4<1>, C4<1>;
v0x555db6bc82a0_0 .net "S", 0 0, L_0x555db7e18c30;  alias, 1 drivers
v0x555db6bc8340_0 .net "a", 0 0, L_0x555db7e18f80;  alias, 1 drivers
v0x555db6bc7920_0 .net "b", 0 0, L_0x555db7e190b0;  alias, 1 drivers
v0x555db6bc79c0_0 .net "cout", 0 0, L_0x555db7e18ca0;  alias, 1 drivers
S_0x555db7524de0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7529c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e18d10 .functor XOR 1, L_0x555db7e188d0, L_0x555db7e18c30, C4<0>, C4<0>;
L_0x555db7e18e10 .functor AND 1, L_0x555db7e188d0, L_0x555db7e18c30, C4<1>, C4<1>;
v0x555db6bc7480_0 .net "S", 0 0, L_0x555db7e18d10;  alias, 1 drivers
v0x555db6bc7540_0 .net "a", 0 0, L_0x555db7e188d0;  alias, 1 drivers
v0x555db6be34e0_0 .net "b", 0 0, L_0x555db7e18c30;  alias, 1 drivers
v0x555db6be2b60_0 .net "cout", 0 0, L_0x555db7e18e10;  alias, 1 drivers
S_0x555db75226b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7558610;
 .timescale 0 0;
P_0x555db6c03f00 .param/l "i" 0 3 28, +C4<010>;
S_0x555db751ff80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75226b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e19430 .functor OR 1, L_0x555db7e19250, L_0x555db7e193c0, C4<0>, C4<0>;
v0x555db6bd71b0_0 .net "S", 0 0, L_0x555db7e192c0;  1 drivers
v0x555db6bd7270_0 .net "a", 0 0, L_0x555db7e19530;  1 drivers
v0x555db6bd6830_0 .net "b", 0 0, L_0x555db7e19770;  1 drivers
v0x555db6bd5940_0 .net "cin", 0 0, L_0x555db7e18e80;  alias, 1 drivers
v0x555db6bd59e0_0 .net "cout", 0 0, L_0x555db7e19430;  alias, 1 drivers
v0x555db6bd5590_0 .net "cout1", 0 0, L_0x555db7e19250;  1 drivers
v0x555db6bd5630_0 .net "cout2", 0 0, L_0x555db7e193c0;  1 drivers
v0x555db6bd49c0_0 .net "s1", 0 0, L_0x555db7e191e0;  1 drivers
S_0x555db751d850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db751ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e191e0 .functor XOR 1, L_0x555db7e19530, L_0x555db7e19770, C4<0>, C4<0>;
L_0x555db7e19250 .functor AND 1, L_0x555db7e19530, L_0x555db7e19770, C4<1>, C4<1>;
v0x555db6bdca60_0 .net "S", 0 0, L_0x555db7e191e0;  alias, 1 drivers
v0x555db6bdcb00_0 .net "a", 0 0, L_0x555db7e19530;  alias, 1 drivers
v0x555db6bdbe90_0 .net "b", 0 0, L_0x555db7e19770;  alias, 1 drivers
v0x555db6bdbf30_0 .net "cout", 0 0, L_0x555db7e19250;  alias, 1 drivers
S_0x555db74e8410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db751ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e192c0 .functor XOR 1, L_0x555db7e18e80, L_0x555db7e191e0, C4<0>, C4<0>;
L_0x555db7e193c0 .functor AND 1, L_0x555db7e18e80, L_0x555db7e191e0, C4<1>, C4<1>;
v0x555db6bdb510_0 .net "S", 0 0, L_0x555db7e192c0;  alias, 1 drivers
v0x555db6bdb5d0_0 .net "a", 0 0, L_0x555db7e18e80;  alias, 1 drivers
v0x555db6bdb070_0 .net "b", 0 0, L_0x555db7e191e0;  alias, 1 drivers
v0x555db6bd92c0_0 .net "cout", 0 0, L_0x555db7e193c0;  alias, 1 drivers
S_0x555db74e5ce0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7558610;
 .timescale 0 0;
P_0x555db6beb8a0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db74e35b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74e5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e19ae0 .functor OR 1, L_0x555db7e19990, L_0x555db7e19a70, C4<0>, C4<0>;
v0x555db6bcfc00_0 .net "S", 0 0, L_0x555db7e19a00;  1 drivers
v0x555db6bcfcc0_0 .net "a", 0 0, L_0x555db7e19b50;  1 drivers
v0x555db6bcf850_0 .net "b", 0 0, L_0x555db7e19c80;  1 drivers
v0x555db6bcec80_0 .net "cin", 0 0, L_0x555db7e19430;  alias, 1 drivers
v0x555db6bce300_0 .net "cout", 0 0, L_0x555db7e19ae0;  alias, 1 drivers
v0x555db6bcde60_0 .net "cout1", 0 0, L_0x555db7e19990;  1 drivers
v0x555db6bcdf00_0 .net "cout2", 0 0, L_0x555db7e19a70;  1 drivers
v0x555db6bc6b90_0 .net "s1", 0 0, L_0x555db7e19920;  1 drivers
S_0x555db74e0e80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74e35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e19920 .functor XOR 1, L_0x555db7e19b50, L_0x555db7e19c80, C4<0>, C4<0>;
L_0x555db7e19990 .functor AND 1, L_0x555db7e19b50, L_0x555db7e19c80, C4<1>, C4<1>;
v0x555db6bd4040_0 .net "S", 0 0, L_0x555db7e19920;  alias, 1 drivers
v0x555db6bd40e0_0 .net "a", 0 0, L_0x555db7e19b50;  alias, 1 drivers
v0x555db6bd3c40_0 .net "b", 0 0, L_0x555db7e19c80;  alias, 1 drivers
v0x555db6bd3ce0_0 .net "cout", 0 0, L_0x555db7e19990;  alias, 1 drivers
S_0x555db7517ff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74e35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e19a00 .functor XOR 1, L_0x555db7e19430, L_0x555db7e19920, C4<0>, C4<0>;
L_0x555db7e19a70 .functor AND 1, L_0x555db7e19430, L_0x555db7e19920, C4<1>, C4<1>;
v0x555db6bd3580_0 .net "S", 0 0, L_0x555db7e19a00;  alias, 1 drivers
v0x555db6bd3620_0 .net "a", 0 0, L_0x555db7e19430;  alias, 1 drivers
v0x555db6bd1470_0 .net "b", 0 0, L_0x555db7e19920;  alias, 1 drivers
v0x555db6bd0af0_0 .net "cout", 0 0, L_0x555db7e19a70;  alias, 1 drivers
S_0x555db75158c0 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db755ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6bc8f60 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55be5e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e1c0e0 .functor BUFZ 1, L_0x7f49c55be5e8, C4<0>, C4<0>, C4<0>;
L_0x555db7e1c150 .functor BUFZ 1, L_0x555db7e1bc60, C4<0>, C4<0>, C4<0>;
v0x555db6ba2be0_0 .net "S", 4 0, L_0x555db7e1c040;  alias, 1 drivers
v0x555db6ba2260_0 .net "a", 4 0, L_0x555db7e1a100;  alias, 1 drivers
v0x555db6ba1370_0 .net "b", 4 0, L_0x555db7e18430;  alias, 1 drivers
v0x555db6ba1430 .array "carry", 0 5;
v0x555db6ba1430_0 .net v0x555db6ba1430 0, 0 0, L_0x555db7e1c0e0; 1 drivers
v0x555db6ba1430_1 .net v0x555db6ba1430 1, 0 0, L_0x555db7e1a480; 1 drivers
v0x555db6ba1430_2 .net v0x555db6ba1430 2, 0 0, L_0x555db7e1aac0; 1 drivers
v0x555db6ba1430_3 .net v0x555db6ba1430 3, 0 0, L_0x555db7e1b100; 1 drivers
v0x555db6ba1430_4 .net v0x555db6ba1430 4, 0 0, L_0x555db7e1b6b0; 1 drivers
v0x555db6ba1430_5 .net v0x555db6ba1430 5, 0 0, L_0x555db7e1bc60; 1 drivers
v0x555db6ba0fc0_0 .net "cin", 0 0, L_0x7f49c55be5e8;  1 drivers
v0x555db6ba03f0_0 .net "cout", 0 0, L_0x555db7e1c150;  alias, 1 drivers
L_0x555db7e1a580 .part L_0x555db7e1a100, 0, 1;
L_0x555db7e1a6b0 .part L_0x555db7e18430, 0, 1;
L_0x555db7e1abc0 .part L_0x555db7e1a100, 1, 1;
L_0x555db7e1ad80 .part L_0x555db7e18430, 1, 1;
L_0x555db7e1b200 .part L_0x555db7e1a100, 2, 1;
L_0x555db7e1b330 .part L_0x555db7e18430, 2, 1;
L_0x555db7e1b7b0 .part L_0x555db7e1a100, 3, 1;
L_0x555db7e1b8e0 .part L_0x555db7e18430, 3, 1;
L_0x555db7e1bcd0 .part L_0x555db7e1a100, 4, 1;
L_0x555db7e1be00 .part L_0x555db7e18430, 4, 1;
LS_0x555db7e1c040_0_0 .concat8 [ 1 1 1 1], L_0x555db7e1a280, L_0x555db7e1a950, L_0x555db7e1af90, L_0x555db7e1b540;
LS_0x555db7e1c040_0_4 .concat8 [ 1 0 0 0], L_0x555db7e1baf0;
L_0x555db7e1c040 .concat8 [ 4 1 0 0], LS_0x555db7e1c040_0_0, LS_0x555db7e1c040_0_4;
S_0x555db7513190 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db75158c0;
 .timescale 0 0;
P_0x555db6bd0be0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7510a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7513190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1a480 .functor OR 1, L_0x555db7e1a210, L_0x555db7e1a380, C4<0>, C4<0>;
v0x555db6bbee00_0 .net "S", 0 0, L_0x555db7e1a280;  1 drivers
v0x555db6bbeec0_0 .net "a", 0 0, L_0x555db7e1a580;  1 drivers
v0x555db6bb6a60_0 .net "b", 0 0, L_0x555db7e1a6b0;  1 drivers
v0x555db6bb5690_0 .net "cin", 0 0, L_0x555db7e1c0e0;  alias, 1 drivers
v0x555db6bba3a0_0 .net "cout", 0 0, L_0x555db7e1a480;  alias, 1 drivers
v0x555db6bbd9e0_0 .net "cout1", 0 0, L_0x555db7e1a210;  1 drivers
v0x555db6bbda80_0 .net "cout2", 0 0, L_0x555db7e1a380;  1 drivers
v0x555db6bba730_0 .net "s1", 0 0, L_0x555db7e1a1a0;  1 drivers
S_0x555db750e330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7510a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1a1a0 .functor XOR 1, L_0x555db7e1a580, L_0x555db7e1a6b0, C4<0>, C4<0>;
L_0x555db7e1a210 .functor AND 1, L_0x555db7e1a580, L_0x555db7e1a6b0, C4<1>, C4<1>;
v0x555db6bc27c0_0 .net "S", 0 0, L_0x555db7e1a1a0;  alias, 1 drivers
v0x555db6bc2860_0 .net "a", 0 0, L_0x555db7e1a580;  alias, 1 drivers
v0x555db6bc2320_0 .net "b", 0 0, L_0x555db7e1a6b0;  alias, 1 drivers
v0x555db6bc23c0_0 .net "cout", 0 0, L_0x555db7e1a210;  alias, 1 drivers
S_0x555db750bc00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7510a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1a280 .functor XOR 1, L_0x555db7e1c0e0, L_0x555db7e1a1a0, C4<0>, C4<0>;
L_0x555db7e1a380 .functor AND 1, L_0x555db7e1c0e0, L_0x555db7e1a1a0, C4<1>, C4<1>;
v0x555db6bc08e0_0 .net "S", 0 0, L_0x555db7e1a280;  alias, 1 drivers
v0x555db6bc0980_0 .net "a", 0 0, L_0x555db7e1c0e0;  alias, 1 drivers
v0x555db6bbfc20_0 .net "b", 0 0, L_0x555db7e1a1a0;  alias, 1 drivers
v0x555db6bbf2a0_0 .net "cout", 0 0, L_0x555db7e1a380;  alias, 1 drivers
S_0x555db75094d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db75158c0;
 .timescale 0 0;
P_0x555db6bba490 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7501f60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75094d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1aac0 .functor OR 1, L_0x555db7e1a8e0, L_0x555db7e1aa50, C4<0>, C4<0>;
v0x555db6bb7c50_0 .net "S", 0 0, L_0x555db7e1a950;  1 drivers
v0x555db6bb7d10_0 .net "a", 0 0, L_0x555db7e1abc0;  1 drivers
v0x555db6b82a10_0 .net "b", 0 0, L_0x555db7e1ad80;  1 drivers
v0x555db6b7bab0_0 .net "cin", 0 0, L_0x555db7e1a480;  alias, 1 drivers
v0x555db6b7bb50_0 .net "cout", 0 0, L_0x555db7e1aac0;  alias, 1 drivers
v0x555db6b7b760_0 .net "cout1", 0 0, L_0x555db7e1a8e0;  1 drivers
v0x555db6b7b800_0 .net "cout2", 0 0, L_0x555db7e1aa50;  1 drivers
v0x555db6ba9e50_0 .net "s1", 0 0, L_0x555db7e1a870;  1 drivers
S_0x555db74ff830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7501f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1a870 .functor XOR 1, L_0x555db7e1abc0, L_0x555db7e1ad80, C4<0>, C4<0>;
L_0x555db7e1a8e0 .functor AND 1, L_0x555db7e1abc0, L_0x555db7e1ad80, C4<1>, C4<1>;
v0x555db6bbd210_0 .net "S", 0 0, L_0x555db7e1a870;  alias, 1 drivers
v0x555db6bbbaf0_0 .net "a", 0 0, L_0x555db7e1abc0;  alias, 1 drivers
v0x555db6bbbbb0_0 .net "b", 0 0, L_0x555db7e1ad80;  alias, 1 drivers
v0x555db6bbb170_0 .net "cout", 0 0, L_0x555db7e1a8e0;  alias, 1 drivers
S_0x555db74fd100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7501f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1a950 .functor XOR 1, L_0x555db7e1a480, L_0x555db7e1a870, C4<0>, C4<0>;
L_0x555db7e1aa50 .functor AND 1, L_0x555db7e1a480, L_0x555db7e1a870, C4<1>, C4<1>;
v0x555db6bbacd0_0 .net "S", 0 0, L_0x555db7e1a950;  alias, 1 drivers
v0x555db6bbad90_0 .net "a", 0 0, L_0x555db7e1a480;  alias, 1 drivers
v0x555db6bb9290_0 .net "b", 0 0, L_0x555db7e1a870;  alias, 1 drivers
v0x555db6bb85d0_0 .net "cout", 0 0, L_0x555db7e1aa50;  alias, 1 drivers
S_0x555db74fa9d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db75158c0;
 .timescale 0 0;
P_0x555db724cd10 .param/l "i" 0 3 28, +C4<010>;
S_0x555db74f3a50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74fa9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1b100 .functor OR 1, L_0x555db7e1af20, L_0x555db7e1b090, C4<0>, C4<0>;
v0x555db6bb44f0_0 .net "S", 0 0, L_0x555db7e1af90;  1 drivers
v0x555db6bb4590_0 .net "a", 0 0, L_0x555db7e1b200;  1 drivers
v0x555db6bb2440_0 .net "b", 0 0, L_0x555db7e1b330;  1 drivers
v0x555db6bb1ac0_0 .net "cin", 0 0, L_0x555db7e1aac0;  alias, 1 drivers
v0x555db6bafd10_0 .net "cout", 0 0, L_0x555db7e1b100;  alias, 1 drivers
v0x555db6baf390_0 .net "cout1", 0 0, L_0x555db7e1af20;  1 drivers
v0x555db6baf430_0 .net "cout2", 0 0, L_0x555db7e1b090;  1 drivers
v0x555db6bad5e0_0 .net "s1", 0 0, L_0x555db7e1aeb0;  1 drivers
S_0x555db74f1320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74f3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1aeb0 .functor XOR 1, L_0x555db7e1b200, L_0x555db7e1b330, C4<0>, C4<0>;
L_0x555db7e1af20 .functor AND 1, L_0x555db7e1b200, L_0x555db7e1b330, C4<1>, C4<1>;
v0x555db6b9f030_0 .net "S", 0 0, L_0x555db7e1aeb0;  alias, 1 drivers
v0x555db6b9ddf0_0 .net "a", 0 0, L_0x555db7e1b200;  alias, 1 drivers
v0x555db6b9deb0_0 .net "b", 0 0, L_0x555db7e1b330;  alias, 1 drivers
v0x555db6b97e40_0 .net "cout", 0 0, L_0x555db7e1af20;  alias, 1 drivers
S_0x555db74eebf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74f3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1af90 .functor XOR 1, L_0x555db7e1aac0, L_0x555db7e1aeb0, C4<0>, C4<0>;
L_0x555db7e1b090 .functor AND 1, L_0x555db7e1aac0, L_0x555db7e1aeb0, C4<1>, C4<1>;
v0x555db6b8a060_0 .net "S", 0 0, L_0x555db7e1af90;  alias, 1 drivers
v0x555db6b8a120_0 .net "a", 0 0, L_0x555db7e1aac0;  alias, 1 drivers
v0x555db6b7a420_0 .net "b", 0 0, L_0x555db7e1aeb0;  alias, 1 drivers
v0x555db6b7a4c0_0 .net "cout", 0 0, L_0x555db7e1b090;  alias, 1 drivers
S_0x555db74daa50 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db75158c0;
 .timescale 0 0;
P_0x555db6bb1bb0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db74d8320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74daa50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1b6b0 .functor OR 1, L_0x555db7e1b4d0, L_0x555db7e1b640, C4<0>, C4<0>;
v0x555db6baa5b0_0 .net "S", 0 0, L_0x555db7e1b540;  1 drivers
v0x555db6baa650_0 .net "a", 0 0, L_0x555db7e1b7b0;  1 drivers
v0x555db6baa1b0_0 .net "b", 0 0, L_0x555db7e1b8e0;  1 drivers
v0x555db6b91830_0 .net "cin", 0 0, L_0x555db7e1b100;  alias, 1 drivers
v0x555db6b91100_0 .net "cout", 0 0, L_0x555db7e1b6b0;  alias, 1 drivers
v0x555db6b8eff0_0 .net "cout1", 0 0, L_0x555db7e1b4d0;  1 drivers
v0x555db6b8f090_0 .net "cout2", 0 0, L_0x555db7e1b640;  1 drivers
v0x555db6b8e670_0 .net "s1", 0 0, L_0x555db7e1b460;  1 drivers
S_0x555db74d5bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74d8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1b460 .functor XOR 1, L_0x555db7e1b7b0, L_0x555db7e1b8e0, C4<0>, C4<0>;
L_0x555db7e1b4d0 .functor AND 1, L_0x555db7e1b7b0, L_0x555db7e1b8e0, C4<1>, C4<1>;
v0x555db6bacc60_0 .net "S", 0 0, L_0x555db7e1b460;  alias, 1 drivers
v0x555db6bacd20_0 .net "a", 0 0, L_0x555db7e1b7b0;  alias, 1 drivers
v0x555db6babd70_0 .net "b", 0 0, L_0x555db7e1b8e0;  alias, 1 drivers
v0x555db6babe30_0 .net "cout", 0 0, L_0x555db7e1b4d0;  alias, 1 drivers
S_0x555db74b7600 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74d8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1b540 .functor XOR 1, L_0x555db7e1b100, L_0x555db7e1b460, C4<0>, C4<0>;
L_0x555db7e1b640 .functor AND 1, L_0x555db7e1b100, L_0x555db7e1b460, C4<1>, C4<1>;
v0x555db6bab9c0_0 .net "S", 0 0, L_0x555db7e1b540;  alias, 1 drivers
v0x555db6baba80_0 .net "a", 0 0, L_0x555db7e1b100;  alias, 1 drivers
v0x555db6baadf0_0 .net "b", 0 0, L_0x555db7e1b460;  alias, 1 drivers
v0x555db6baae90_0 .net "cout", 0 0, L_0x555db7e1b640;  alias, 1 drivers
S_0x555db74d0050 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db75158c0;
 .timescale 0 0;
P_0x555db6b911f0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db74cd920 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74d0050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1bc60 .functor OR 1, L_0x555db7e1ba80, L_0x555db7e1bbf0, C4<0>, C4<0>;
v0x555db6b8b9e0_0 .net "S", 0 0, L_0x555db7e1baf0;  1 drivers
v0x555db6b8baa0_0 .net "a", 0 0, L_0x555db7e1bcd0;  1 drivers
v0x555db6ba9af0_0 .net "b", 0 0, L_0x555db7e1be00;  1 drivers
v0x555db6ba7a40_0 .net "cin", 0 0, L_0x555db7e1b6b0;  alias, 1 drivers
v0x555db6ba70c0_0 .net "cout", 0 0, L_0x555db7e1bc60;  alias, 1 drivers
v0x555db6ba5310_0 .net "cout1", 0 0, L_0x555db7e1ba80;  1 drivers
v0x555db6ba53b0_0 .net "cout2", 0 0, L_0x555db7e1bbf0;  1 drivers
v0x555db6ba4990_0 .net "s1", 0 0, L_0x555db7e1ba10;  1 drivers
S_0x555db74cb1f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74cd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1ba10 .functor XOR 1, L_0x555db7e1bcd0, L_0x555db7e1be00, C4<0>, C4<0>;
L_0x555db7e1ba80 .functor AND 1, L_0x555db7e1bcd0, L_0x555db7e1be00, C4<1>, C4<1>;
v0x555db6b8d780_0 .net "S", 0 0, L_0x555db7e1ba10;  alias, 1 drivers
v0x555db6b8d840_0 .net "a", 0 0, L_0x555db7e1bcd0;  alias, 1 drivers
v0x555db6b8d3d0_0 .net "b", 0 0, L_0x555db7e1be00;  alias, 1 drivers
v0x555db6b8d490_0 .net "cout", 0 0, L_0x555db7e1ba80;  alias, 1 drivers
S_0x555db74c3d20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74cd920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1baf0 .functor XOR 1, L_0x555db7e1b6b0, L_0x555db7e1ba10, C4<0>, C4<0>;
L_0x555db7e1bbf0 .functor AND 1, L_0x555db7e1b6b0, L_0x555db7e1ba10, C4<1>, C4<1>;
v0x555db6b8c800_0 .net "S", 0 0, L_0x555db7e1baf0;  alias, 1 drivers
v0x555db6b8c8c0_0 .net "a", 0 0, L_0x555db7e1b6b0;  alias, 1 drivers
v0x555db6b8be80_0 .net "b", 0 0, L_0x555db7e1ba10;  alias, 1 drivers
v0x555db6b8bf20_0 .net "cout", 0 0, L_0x555db7e1bbf0;  alias, 1 drivers
S_0x555db74bdfe0 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6ba71b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55be750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e1f560 .functor BUFZ 1, L_0x7f49c55be750, C4<0>, C4<0>, C4<0>;
L_0x555db7e1f5d0 .functor BUFZ 1, L_0x555db7e1f160, C4<0>, C4<0>, C4<0>;
v0x555db73ddeb0_0 .net "S", 7 0, L_0x555db7e1f4c0;  alias, 1 drivers
v0x555db73ddf70_0 .net "a", 7 0, L_0x555db7e1c1c0;  alias, 1 drivers
v0x555db73dc100_0 .net "b", 7 0, L_0x555db7e1c260;  alias, 1 drivers
v0x555db73dc1c0 .array "carry", 0 8;
v0x555db73dc1c0_0 .net v0x555db73dc1c0 0, 0 0, L_0x555db7e1f560; 1 drivers
v0x555db73dc1c0_1 .net v0x555db73dc1c0 1, 0 0, L_0x555db7e1c6f0; 1 drivers
v0x555db73dc1c0_2 .net v0x555db73dc1c0 2, 0 0, L_0x555db7e1cca0; 1 drivers
v0x555db73dc1c0_3 .net v0x555db73dc1c0 3, 0 0, L_0x555db7e1d370; 1 drivers
v0x555db73dc1c0_4 .net v0x555db73dc1c0 4, 0 0, L_0x555db7e1d920; 1 drivers
v0x555db73dc1c0_5 .net v0x555db73dc1c0 5, 0 0, L_0x555db7e1ded0; 1 drivers
v0x555db73dc1c0_6 .net v0x555db73dc1c0 6, 0 0, L_0x555db7e1e480; 1 drivers
v0x555db73dc1c0_7 .net v0x555db73dc1c0 7, 0 0, L_0x555db7e1eba0; 1 drivers
v0x555db73dc1c0_8 .net v0x555db73dc1c0 8, 0 0, L_0x555db7e1f160; 1 drivers
v0x555db73db780_0 .net "cin", 0 0, L_0x7f49c55be750;  1 drivers
v0x555db73d99d0_0 .net "cout", 0 0, L_0x555db7e1f5d0;  alias, 1 drivers
L_0x555db7e1c7f0 .part L_0x555db7e1c1c0, 0, 1;
L_0x555db7e1c920 .part L_0x555db7e1c260, 0, 1;
L_0x555db7e1cda0 .part L_0x555db7e1c1c0, 1, 1;
L_0x555db7e1cf60 .part L_0x555db7e1c260, 1, 1;
L_0x555db7e1d470 .part L_0x555db7e1c1c0, 2, 1;
L_0x555db7e1d5a0 .part L_0x555db7e1c260, 2, 1;
L_0x555db7e1da20 .part L_0x555db7e1c1c0, 3, 1;
L_0x555db7e1db50 .part L_0x555db7e1c260, 3, 1;
L_0x555db7e1dfd0 .part L_0x555db7e1c1c0, 4, 1;
L_0x555db7e1e100 .part L_0x555db7e1c260, 4, 1;
L_0x555db7e1e580 .part L_0x555db7e1c1c0, 5, 1;
L_0x555db7e1e7c0 .part L_0x555db7e1c260, 5, 1;
L_0x555db7e1eca0 .part L_0x555db7e1c1c0, 6, 1;
L_0x555db7e1edd0 .part L_0x555db7e1c260, 6, 1;
L_0x555db7e1f1d0 .part L_0x555db7e1c1c0, 7, 1;
L_0x555db7e1f300 .part L_0x555db7e1c260, 7, 1;
LS_0x555db7e1f4c0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e1c4f0, L_0x555db7e1cb30, L_0x555db7e1d200, L_0x555db7e1d7b0;
LS_0x555db7e1f4c0_0_4 .concat8 [ 1 1 1 1], L_0x555db7e1dd60, L_0x555db7e1e310, L_0x555db7e1eac0, L_0x555db7e1eff0;
L_0x555db7e1f4c0 .concat8 [ 4 4 0 0], LS_0x555db7e1f4c0_0_0, LS_0x555db7e1f4c0_0_4;
S_0x555db749dfb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db74bdfe0;
 .timescale 0 0;
P_0x555db6b9ae80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7497c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db749dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1c6f0 .functor OR 1, L_0x555db7e1c480, L_0x555db7e1c5f0, C4<0>, C4<0>;
v0x555db6b931e0_0 .net "S", 0 0, L_0x555db7e1c4f0;  1 drivers
v0x555db6b932a0_0 .net "a", 0 0, L_0x555db7e1c7f0;  1 drivers
v0x555db6b92860_0 .net "b", 0 0, L_0x555db7e1c920;  1 drivers
v0x555db6b923c0_0 .net "cin", 0 0, L_0x555db7e1f560;  alias, 1 drivers
v0x555db6b8b0f0_0 .net "cout", 0 0, L_0x555db7e1c6f0;  alias, 1 drivers
v0x555db6b85f50_0 .net "cout1", 0 0, L_0x555db7e1c480;  1 drivers
v0x555db6b85ff0_0 .net "cout2", 0 0, L_0x555db7e1c5f0;  1 drivers
v0x555db6b89590_0 .net "s1", 0 0, L_0x555db7e1c410;  1 drivers
S_0x555db7484570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7497c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1c410 .functor XOR 1, L_0x555db7e1c7f0, L_0x555db7e1c920, C4<0>, C4<0>;
L_0x555db7e1c480 .functor AND 1, L_0x555db7e1c7f0, L_0x555db7e1c920, C4<1>, C4<1>;
v0x555db6b981a0_0 .net "S", 0 0, L_0x555db7e1c410;  alias, 1 drivers
v0x555db6b97ae0_0 .net "a", 0 0, L_0x555db7e1c7f0;  alias, 1 drivers
v0x555db6b97ba0_0 .net "b", 0 0, L_0x555db7e1c920;  alias, 1 drivers
v0x555db6b959d0_0 .net "cout", 0 0, L_0x555db7e1c480;  alias, 1 drivers
S_0x555db7481e40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7497c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1c4f0 .functor XOR 1, L_0x555db7e1f560, L_0x555db7e1c410, C4<0>, C4<0>;
L_0x555db7e1c5f0 .functor AND 1, L_0x555db7e1f560, L_0x555db7e1c410, C4<1>, C4<1>;
v0x555db6b95050_0 .net "S", 0 0, L_0x555db7e1c4f0;  alias, 1 drivers
v0x555db6b94160_0 .net "a", 0 0, L_0x555db7e1f560;  alias, 1 drivers
v0x555db6b94220_0 .net "b", 0 0, L_0x555db7e1c410;  alias, 1 drivers
v0x555db6b93db0_0 .net "cout", 0 0, L_0x555db7e1c5f0;  alias, 1 drivers
S_0x555db747f710 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db74bdfe0;
 .timescale 0 0;
P_0x555db6b92960 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7461120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db747f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1cca0 .functor OR 1, L_0x555db7e1cac0, L_0x555db7e1cc30, C4<0>, C4<0>;
v0x555db6b84180_0 .net "S", 0 0, L_0x555db7e1cb30;  1 drivers
v0x555db6b84240_0 .net "a", 0 0, L_0x555db7e1cda0;  1 drivers
v0x555db6b83800_0 .net "b", 0 0, L_0x555db7e1cf60;  1 drivers
v0x555db6b83360_0 .net "cin", 0 0, L_0x555db7e1c6f0;  alias, 1 drivers
v0x555db6b83400_0 .net "cout", 0 0, L_0x555db7e1cca0;  alias, 1 drivers
v0x555db6b7b170_0 .net "cout1", 0 0, L_0x555db7e1cac0;  1 drivers
v0x555db6b7b210_0 .net "cout2", 0 0, L_0x555db7e1cc30;  1 drivers
v0x555db6b79e30_0 .net "s1", 0 0, L_0x555db7e1ca50;  1 drivers
S_0x555db7479b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7461120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1ca50 .functor XOR 1, L_0x555db7e1cda0, L_0x555db7e1cf60, C4<0>, C4<0>;
L_0x555db7e1cac0 .functor AND 1, L_0x555db7e1cda0, L_0x555db7e1cf60, C4<1>, C4<1>;
v0x555db6b862e0_0 .net "S", 0 0, L_0x555db7e1ca50;  alias, 1 drivers
v0x555db6b88dc0_0 .net "a", 0 0, L_0x555db7e1cda0;  alias, 1 drivers
v0x555db6b88e80_0 .net "b", 0 0, L_0x555db7e1cf60;  alias, 1 drivers
v0x555db6b876a0_0 .net "cout", 0 0, L_0x555db7e1cac0;  alias, 1 drivers
S_0x555db7477440 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7461120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1cb30 .functor XOR 1, L_0x555db7e1c6f0, L_0x555db7e1ca50, C4<0>, C4<0>;
L_0x555db7e1cc30 .functor AND 1, L_0x555db7e1c6f0, L_0x555db7e1ca50, C4<1>, C4<1>;
v0x555db6b86d20_0 .net "S", 0 0, L_0x555db7e1cb30;  alias, 1 drivers
v0x555db6b86de0_0 .net "a", 0 0, L_0x555db7e1c6f0;  alias, 1 drivers
v0x555db6b86880_0 .net "b", 0 0, L_0x555db7e1ca50;  alias, 1 drivers
v0x555db6b84e40_0 .net "cout", 0 0, L_0x555db7e1cc30;  alias, 1 drivers
S_0x555db7474d10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db74bdfe0;
 .timescale 0 0;
P_0x555db727e840 .param/l "i" 0 3 28, +C4<010>;
S_0x555db746d840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7474d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1d370 .functor OR 1, L_0x555db7e1d190, L_0x555db7e1d300, C4<0>, C4<0>;
v0x555db6b80050_0 .net "S", 0 0, L_0x555db7e1d200;  1 drivers
v0x555db6b800f0_0 .net "a", 0 0, L_0x555db7e1d470;  1 drivers
v0x555db6b7f6d0_0 .net "b", 0 0, L_0x555db7e1d5a0;  1 drivers
v0x555db6b7f230_0 .net "cin", 0 0, L_0x555db7e1cca0;  alias, 1 drivers
v0x555db6b7d7f0_0 .net "cout", 0 0, L_0x555db7e1d370;  alias, 1 drivers
v0x555db6b7cb30_0 .net "cout1", 0 0, L_0x555db7e1d190;  1 drivers
v0x555db6b7cbd0_0 .net "cout2", 0 0, L_0x555db7e1d300;  1 drivers
v0x555db6b7c1b0_0 .net "s1", 0 0, L_0x555db7e1d120;  1 drivers
S_0x555db7467b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db746d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1d120 .functor XOR 1, L_0x555db7e1d470, L_0x555db7e1d5a0, C4<0>, C4<0>;
L_0x555db7e1d190 .functor AND 1, L_0x555db7e1d470, L_0x555db7e1d5a0, C4<1>, C4<1>;
v0x555db6b795f0_0 .net "S", 0 0, L_0x555db7e1d120;  alias, 1 drivers
v0x555db6b7e900_0 .net "a", 0 0, L_0x555db7e1d470;  alias, 1 drivers
v0x555db6b7e9c0_0 .net "b", 0 0, L_0x555db7e1d5a0;  alias, 1 drivers
v0x555db6b81f40_0 .net "cout", 0 0, L_0x555db7e1d190;  alias, 1 drivers
S_0x555db7448ad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db746d840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1d200 .functor XOR 1, L_0x555db7e1cca0, L_0x555db7e1d120, C4<0>, C4<0>;
L_0x555db7e1d300 .functor AND 1, L_0x555db7e1cca0, L_0x555db7e1d120, C4<1>, C4<1>;
v0x555db6b7ec90_0 .net "S", 0 0, L_0x555db7e1d200;  alias, 1 drivers
v0x555db6b7ed50_0 .net "a", 0 0, L_0x555db7e1cca0;  alias, 1 drivers
v0x555db6b81770_0 .net "b", 0 0, L_0x555db7e1d120;  alias, 1 drivers
v0x555db6b81810_0 .net "cout", 0 0, L_0x555db7e1d300;  alias, 1 drivers
S_0x555db74463a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db74bdfe0;
 .timescale 0 0;
P_0x555db6b7f320 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7443c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74463a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1d920 .functor OR 1, L_0x555db7e1d740, L_0x555db7e1d8b0, C4<0>, C4<0>;
v0x555db6bfa3d0_0 .net "S", 0 0, L_0x555db7e1d7b0;  1 drivers
v0x555db6bfa470_0 .net "a", 0 0, L_0x555db7e1da20;  1 drivers
v0x555db6bf9a50_0 .net "b", 0 0, L_0x555db7e1db50;  1 drivers
v0x555db6bf8b60_0 .net "cin", 0 0, L_0x555db7e1d370;  alias, 1 drivers
v0x555db6bf87b0_0 .net "cout", 0 0, L_0x555db7e1d920;  alias, 1 drivers
v0x555db6bf7be0_0 .net "cout1", 0 0, L_0x555db7e1d740;  1 drivers
v0x555db6bf7c80_0 .net "cout2", 0 0, L_0x555db7e1d8b0;  1 drivers
v0x555db6bf7260_0 .net "s1", 0 0, L_0x555db7e1d6d0;  1 drivers
S_0x555db7425680 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7443c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1d6d0 .functor XOR 1, L_0x555db7e1da20, L_0x555db7e1db50, C4<0>, C4<0>;
L_0x555db7e1d740 .functor AND 1, L_0x555db7e1da20, L_0x555db7e1db50, C4<1>, C4<1>;
v0x555db6bf6530_0 .net "S", 0 0, L_0x555db7e1d6d0;  alias, 1 drivers
v0x555db6bf65f0_0 .net "a", 0 0, L_0x555db7e1da20;  alias, 1 drivers
v0x555db6bfcb80_0 .net "b", 0 0, L_0x555db7e1db50;  alias, 1 drivers
v0x555db6bfcc40_0 .net "cout", 0 0, L_0x555db7e1d740;  alias, 1 drivers
S_0x555db743e0d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7443c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1d7b0 .functor XOR 1, L_0x555db7e1d370, L_0x555db7e1d6d0, C4<0>, C4<0>;
L_0x555db7e1d8b0 .functor AND 1, L_0x555db7e1d370, L_0x555db7e1d6d0, C4<1>, C4<1>;
v0x555db6bf68c0_0 .net "S", 0 0, L_0x555db7e1d7b0;  alias, 1 drivers
v0x555db6bf6980_0 .net "a", 0 0, L_0x555db7e1d370;  alias, 1 drivers
v0x555db6bfc450_0 .net "b", 0 0, L_0x555db7e1d6d0;  alias, 1 drivers
v0x555db6bfc4f0_0 .net "cout", 0 0, L_0x555db7e1d8b0;  alias, 1 drivers
S_0x555db743b9a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db74bdfe0;
 .timescale 0 0;
P_0x555db6bf88a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7439270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db743b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1ded0 .functor OR 1, L_0x555db7e1dcf0, L_0x555db7e1de60, C4<0>, C4<0>;
v0x555db6bf26d0_0 .net "S", 0 0, L_0x555db7e1dd60;  1 drivers
v0x555db6bf2790_0 .net "a", 0 0, L_0x555db7e1dfd0;  1 drivers
v0x555db6bf2320_0 .net "b", 0 0, L_0x555db7e1e100;  1 drivers
v0x555db6bf1750_0 .net "cin", 0 0, L_0x555db7e1d920;  alias, 1 drivers
v0x555db6bf0e70_0 .net "cout", 0 0, L_0x555db7e1ded0;  alias, 1 drivers
v0x555db6dc2670_0 .net "cout1", 0 0, L_0x555db7e1dcf0;  1 drivers
v0x555db6dc2710_0 .net "cout2", 0 0, L_0x555db7e1de60;  1 drivers
v0x555db6dcd8e0_0 .net "s1", 0 0, L_0x555db7e1dc80;  1 drivers
S_0x555db7431da0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7439270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1dc80 .functor XOR 1, L_0x555db7e1dfd0, L_0x555db7e1e100, C4<0>, C4<0>;
L_0x555db7e1dcf0 .functor AND 1, L_0x555db7e1dfd0, L_0x555db7e1e100, C4<1>, C4<1>;
v0x555db6bf6dc0_0 .net "S", 0 0, L_0x555db7e1dc80;  alias, 1 drivers
v0x555db6bf6e80_0 .net "a", 0 0, L_0x555db7e1dfd0;  alias, 1 drivers
v0x555db6bf4090_0 .net "b", 0 0, L_0x555db7e1e100;  alias, 1 drivers
v0x555db6bf4150_0 .net "cout", 0 0, L_0x555db7e1dcf0;  alias, 1 drivers
S_0x555db742c060 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7439270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1dd60 .functor XOR 1, L_0x555db7e1d920, L_0x555db7e1dc80, C4<0>, C4<0>;
L_0x555db7e1de60 .functor AND 1, L_0x555db7e1d920, L_0x555db7e1dc80, C4<1>, C4<1>;
v0x555db6bf3710_0 .net "S", 0 0, L_0x555db7e1dd60;  alias, 1 drivers
v0x555db6bf37d0_0 .net "a", 0 0, L_0x555db7e1d920;  alias, 1 drivers
v0x555db6bf2fc0_0 .net "b", 0 0, L_0x555db7e1dc80;  alias, 1 drivers
v0x555db6bf3060_0 .net "cout", 0 0, L_0x555db7e1de60;  alias, 1 drivers
S_0x555db7490a60 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db74bdfe0;
 .timescale 0 0;
P_0x555db6bf1840 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db748a720 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7490a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1e480 .functor OR 1, L_0x555db7e1e2a0, L_0x555db7e1e410, C4<0>, C4<0>;
v0x555db6dc6330_0 .net "S", 0 0, L_0x555db7e1e310;  1 drivers
v0x555db6dc63f0_0 .net "a", 0 0, L_0x555db7e1e580;  1 drivers
v0x555db6dc59b0_0 .net "b", 0 0, L_0x555db7e1e7c0;  1 drivers
v0x555db6dc4ac0_0 .net "cin", 0 0, L_0x555db7e1ded0;  alias, 1 drivers
v0x555db6dc4b60_0 .net "cout", 0 0, L_0x555db7e1e480;  alias, 1 drivers
v0x555db6dc4710_0 .net "cout1", 0 0, L_0x555db7e1e2a0;  1 drivers
v0x555db6dc47b0_0 .net "cout2", 0 0, L_0x555db7e1e410;  1 drivers
v0x555db6dc3b40_0 .net "s1", 0 0, L_0x555db7e1e230;  1 drivers
S_0x555db7661820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db748a720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1e230 .functor XOR 1, L_0x555db7e1e580, L_0x555db7e1e7c0, C4<0>, C4<0>;
L_0x555db7e1e2a0 .functor AND 1, L_0x555db7e1e580, L_0x555db7e1e7c0, C4<1>, C4<1>;
v0x555db6dc2a00_0 .net "S", 0 0, L_0x555db7e1e230;  alias, 1 drivers
v0x555db6dcd1b0_0 .net "a", 0 0, L_0x555db7e1e580;  alias, 1 drivers
v0x555db6dcd270_0 .net "b", 0 0, L_0x555db7e1e7c0;  alias, 1 drivers
v0x555db6dcb190_0 .net "cout", 0 0, L_0x555db7e1e2a0;  alias, 1 drivers
S_0x555db765f0f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db748a720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1e310 .functor XOR 1, L_0x555db7e1ded0, L_0x555db7e1e230, C4<0>, C4<0>;
L_0x555db7e1e410 .functor AND 1, L_0x555db7e1ded0, L_0x555db7e1e230, C4<1>, C4<1>;
v0x555db6dca810_0 .net "S", 0 0, L_0x555db7e1e310;  alias, 1 drivers
v0x555db6dca8d0_0 .net "a", 0 0, L_0x555db7e1ded0;  alias, 1 drivers
v0x555db6dc8a60_0 .net "b", 0 0, L_0x555db7e1e230;  alias, 1 drivers
v0x555db6dc80e0_0 .net "cout", 0 0, L_0x555db7e1e410;  alias, 1 drivers
S_0x555db765c9c0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db74bdfe0;
 .timescale 0 0;
P_0x555db71ba1e0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db76569c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db765c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1eba0 .functor OR 1, L_0x555db7e1ea50, L_0x555db7e1eb30, C4<0>, C4<0>;
v0x555db6dbeac0_0 .net "S", 0 0, L_0x555db7e1eac0;  1 drivers
v0x555db6dbdab0_0 .net "a", 0 0, L_0x555db7e1eca0;  1 drivers
v0x555db6dbdb50_0 .net "b", 0 0, L_0x555db7e1edd0;  1 drivers
v0x555db6dbd130_0 .net "cin", 0 0, L_0x555db7e1e480;  alias, 1 drivers
v0x555db6dbc9e0_0 .net "cout", 0 0, L_0x555db7e1eba0;  alias, 1 drivers
v0x555db6dbc180_0 .net "cout1", 0 0, L_0x555db7e1ea50;  1 drivers
v0x555db6dbc220_0 .net "cout2", 0 0, L_0x555db7e1eb30;  1 drivers
v0x555db6dbb230_0 .net "s1", 0 0, L_0x555db7e1e9e0;  1 drivers
S_0x555db740c3b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1e9e0 .functor XOR 1, L_0x555db7e1eca0, L_0x555db7e1edd0, C4<0>, C4<0>;
L_0x555db7e1ea50 .functor AND 1, L_0x555db7e1eca0, L_0x555db7e1edd0, C4<1>, C4<1>;
v0x555db6dc3300_0 .net "S", 0 0, L_0x555db7e1e9e0;  alias, 1 drivers
v0x555db6dc2f00_0 .net "a", 0 0, L_0x555db7e1eca0;  alias, 1 drivers
v0x555db6dc2fc0_0 .net "b", 0 0, L_0x555db7e1edd0;  alias, 1 drivers
v0x555db6dc0330_0 .net "cout", 0 0, L_0x555db7e1ea50;  alias, 1 drivers
S_0x555db7409c80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76569c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1eac0 .functor XOR 1, L_0x555db7e1e480, L_0x555db7e1e9e0, C4<0>, C4<0>;
L_0x555db7e1eb30 .functor AND 1, L_0x555db7e1e480, L_0x555db7e1e9e0, C4<1>, C4<1>;
v0x555db6dbf9b0_0 .net "S", 0 0, L_0x555db7e1eac0;  alias, 1 drivers
v0x555db6dbf260_0 .net "a", 0 0, L_0x555db7e1e480;  alias, 1 drivers
v0x555db6dbf320_0 .net "b", 0 0, L_0x555db7e1e9e0;  alias, 1 drivers
v0x555db6dbea00_0 .net "cout", 0 0, L_0x555db7e1eb30;  alias, 1 drivers
S_0x555db7407550 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db74bdfe0;
 .timescale 0 0;
P_0x555db6dbcad0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7404e20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7407550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1f160 .functor OR 1, L_0x555db7e1ef80, L_0x555db7e1f0f0, C4<0>, C4<0>;
v0x555db73e3640_0 .net "S", 0 0, L_0x555db7e1eff0;  1 drivers
v0x555db73e3700_0 .net "a", 0 0, L_0x555db7e1f1d0;  1 drivers
v0x555db73e2fa0_0 .net "b", 0 0, L_0x555db7e1f300;  1 drivers
v0x555db73e0f60_0 .net "cin", 0 0, L_0x555db7e1eba0;  alias, 1 drivers
v0x555db73e1000_0 .net "cout", 0 0, L_0x555db7e1f160;  alias, 1 drivers
v0x555db73e05e0_0 .net "cout1", 0 0, L_0x555db7e1ef80;  1 drivers
v0x555db73e0680_0 .net "cout2", 0 0, L_0x555db7e1f0f0;  1 drivers
v0x555db73de830_0 .net "s1", 0 0, L_0x555db7e1e970;  1 drivers
S_0x555db74026f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7404e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1e970 .functor XOR 1, L_0x555db7e1f1d0, L_0x555db7e1f300, C4<0>, C4<0>;
L_0x555db7e1ef80 .functor AND 1, L_0x555db7e1f1d0, L_0x555db7e1f300, C4<1>, C4<1>;
v0x555db6dba8b0_0 .net "S", 0 0, L_0x555db7e1e970;  alias, 1 drivers
v0x555db6dba160_0 .net "a", 0 0, L_0x555db7e1f1d0;  alias, 1 drivers
v0x555db6dba220_0 .net "b", 0 0, L_0x555db7e1f300;  alias, 1 drivers
v0x555db6db9870_0 .net "cout", 0 0, L_0x555db7e1ef80;  alias, 1 drivers
S_0x555db73fffc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7404e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1eff0 .functor XOR 1, L_0x555db7e1eba0, L_0x555db7e1e970, C4<0>, C4<0>;
L_0x555db7e1f0f0 .functor AND 1, L_0x555db7e1eba0, L_0x555db7e1e970, C4<1>, C4<1>;
v0x555db6db94c0_0 .net "S", 0 0, L_0x555db7e1eff0;  alias, 1 drivers
v0x555db6db9580_0 .net "a", 0 0, L_0x555db7e1eba0;  alias, 1 drivers
v0x555db6db8990_0 .net "b", 0 0, L_0x555db7e1e970;  alias, 1 drivers
v0x555db6db8150_0 .net "cout", 0 0, L_0x555db7e1f0f0;  alias, 1 drivers
S_0x555db73fd890 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db7195b80 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7e16440 .functor NOT 5, L_0x555db7e16310, C4<00000>, C4<00000>, C4<00000>;
v0x555db791df00_0 .net "cout", 0 0, L_0x555db7e18350;  1 drivers
v0x555db791dfc0_0 .net "i", 4 0, L_0x555db7e16310;  alias, 1 drivers
v0x555db791b7d0_0 .net "o", 4 0, L_0x555db7e18240;  alias, 1 drivers
v0x555db79190a0_0 .net "temp2", 4 0, L_0x555db7e16440;  1 drivers
S_0x555db73b8cb0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db73fd890;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db717f370 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55be4c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e182e0 .functor BUFZ 1, L_0x7f49c55be4c8, C4<0>, C4<0>, C4<0>;
L_0x555db7e18350 .functor BUFZ 1, L_0x555db7e17f70, C4<0>, C4<0>, C4<0>;
v0x555db792a2f0_0 .net "S", 4 0, L_0x555db7e18240;  alias, 1 drivers
v0x555db7927bc0_0 .net "a", 4 0, L_0x555db7e16440;  alias, 1 drivers
L_0x7f49c55be480 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db7925490_0 .net "b", 4 0, L_0x7f49c55be480;  1 drivers
v0x555db7925550 .array "carry", 0 5;
v0x555db7925550_0 .net v0x555db7925550 0, 0 0, L_0x555db7e182e0; 1 drivers
v0x555db7925550_1 .net v0x555db7925550 1, 0 0, L_0x555db7e16790; 1 drivers
v0x555db7925550_2 .net v0x555db7925550 2, 0 0, L_0x555db7e16d40; 1 drivers
v0x555db7925550_3 .net v0x555db7925550 3, 0 0, L_0x555db7e17380; 1 drivers
v0x555db7925550_4 .net v0x555db7925550 4, 0 0, L_0x555db7e17930; 1 drivers
v0x555db7925550_5 .net v0x555db7925550 5, 0 0, L_0x555db7e17f70; 1 drivers
v0x555db7922d60_0 .net "cin", 0 0, L_0x7f49c55be4c8;  1 drivers
v0x555db7920630_0 .net "cout", 0 0, L_0x555db7e18350;  alias, 1 drivers
L_0x555db7e16890 .part L_0x555db7e16440, 0, 1;
L_0x555db7e169c0 .part L_0x7f49c55be480, 0, 1;
L_0x555db7e16e40 .part L_0x555db7e16440, 1, 1;
L_0x555db7e17000 .part L_0x7f49c55be480, 1, 1;
L_0x555db7e17480 .part L_0x555db7e16440, 2, 1;
L_0x555db7e175b0 .part L_0x7f49c55be480, 2, 1;
L_0x555db7e17a30 .part L_0x555db7e16440, 3, 1;
L_0x555db7e17b60 .part L_0x7f49c55be480, 3, 1;
L_0x555db7e17fe0 .part L_0x555db7e16440, 4, 1;
L_0x555db7e18110 .part L_0x7f49c55be480, 4, 1;
LS_0x555db7e18240_0_0 .concat8 [ 1 1 1 1], L_0x555db7e16590, L_0x555db7e16bd0, L_0x555db7e17210, L_0x555db7e177c0;
LS_0x555db7e18240_0_4 .concat8 [ 1 0 0 0], L_0x555db7e17e00;
L_0x555db7e18240 .concat8 [ 4 1 0 0], LS_0x555db7e18240_0_0, LS_0x555db7e18240_0_4;
S_0x555db73b6580 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db73b8cb0;
 .timescale 0 0;
P_0x555db7160d80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db73b3e50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73b6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e16790 .functor OR 1, L_0x555db7e16520, L_0x555db7e16690, C4<0>, C4<0>;
v0x555db73d1ac0_0 .net "S", 0 0, L_0x555db7e16590;  1 drivers
v0x555db73d1b80_0 .net "a", 0 0, L_0x555db7e16890;  1 drivers
v0x555db73d0bd0_0 .net "b", 0 0, L_0x555db7e169c0;  1 drivers
v0x555db73d0820_0 .net "cin", 0 0, L_0x555db7e182e0;  alias, 1 drivers
v0x555db73cfcf0_0 .net "cout", 0 0, L_0x555db7e16790;  alias, 1 drivers
v0x555db73cf4b0_0 .net "cout1", 0 0, L_0x555db7e16520;  1 drivers
v0x555db73cf550_0 .net "cout2", 0 0, L_0x555db7e16690;  1 drivers
v0x555db73cf100_0 .net "s1", 0 0, L_0x555db7e164b0;  1 drivers
S_0x555db73b1720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73b3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e164b0 .functor XOR 1, L_0x555db7e16890, L_0x555db7e169c0, C4<0>, C4<0>;
L_0x555db7e16520 .functor AND 1, L_0x555db7e16890, L_0x555db7e169c0, C4<1>, C4<1>;
v0x555db73d9050_0 .net "S", 0 0, L_0x555db7e164b0;  alias, 1 drivers
v0x555db73d72a0_0 .net "a", 0 0, L_0x555db7e16890;  alias, 1 drivers
v0x555db73d7360_0 .net "b", 0 0, L_0x555db7e169c0;  alias, 1 drivers
v0x555db73d6920_0 .net "cout", 0 0, L_0x555db7e16520;  alias, 1 drivers
S_0x555db73aeff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73b3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e16590 .functor XOR 1, L_0x555db7e182e0, L_0x555db7e164b0, C4<0>, C4<0>;
L_0x555db7e16690 .functor AND 1, L_0x555db7e182e0, L_0x555db7e164b0, C4<1>, C4<1>;
v0x555db73d4b70_0 .net "S", 0 0, L_0x555db7e16590;  alias, 1 drivers
v0x555db73d41f0_0 .net "a", 0 0, L_0x555db7e182e0;  alias, 1 drivers
v0x555db73d42b0_0 .net "b", 0 0, L_0x555db7e164b0;  alias, 1 drivers
v0x555db73d2440_0 .net "cout", 0 0, L_0x555db7e16690;  alias, 1 drivers
S_0x555db73ac8c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db73b8cb0;
 .timescale 0 0;
P_0x555db73d0cd0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db73aa190 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73ac8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e16d40 .functor OR 1, L_0x555db7e16b60, L_0x555db7e16cd0, C4<0>, C4<0>;
v0x555db73ca2b0_0 .net "S", 0 0, L_0x555db7e16bd0;  1 drivers
v0x555db73ca350_0 .net "a", 0 0, L_0x555db7e16e40;  1 drivers
v0x555db73c9930_0 .net "b", 0 0, L_0x555db7e17000;  1 drivers
v0x555db73c91e0_0 .net "cin", 0 0, L_0x555db7e16790;  alias, 1 drivers
v0x555db73c8980_0 .net "cout", 0 0, L_0x555db7e16d40;  alias, 1 drivers
v0x555db73c7a30_0 .net "cout1", 0 0, L_0x555db7e16b60;  1 drivers
v0x555db73c7ad0_0 .net "cout2", 0 0, L_0x555db7e16cd0;  1 drivers
v0x555db73c70b0_0 .net "s1", 0 0, L_0x555db7e16af0;  1 drivers
S_0x555db73a7a60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73aa190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e16af0 .functor XOR 1, L_0x555db7e16e40, L_0x555db7e17000, C4<0>, C4<0>;
L_0x555db7e16b60 .functor AND 1, L_0x555db7e16e40, L_0x555db7e17000, C4<1>, C4<1>;
v0x555db73cda80_0 .net "S", 0 0, L_0x555db7e16af0;  alias, 1 drivers
v0x555db73ccb30_0 .net "a", 0 0, L_0x555db7e16e40;  alias, 1 drivers
v0x555db73ccbf0_0 .net "b", 0 0, L_0x555db7e17000;  alias, 1 drivers
v0x555db73cc1b0_0 .net "cout", 0 0, L_0x555db7e16b60;  alias, 1 drivers
S_0x555db73a5330 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73aa190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e16bd0 .functor XOR 1, L_0x555db7e16790, L_0x555db7e16af0, C4<0>, C4<0>;
L_0x555db7e16cd0 .functor AND 1, L_0x555db7e16790, L_0x555db7e16af0, C4<1>, C4<1>;
v0x555db73cba60_0 .net "S", 0 0, L_0x555db7e16bd0;  alias, 1 drivers
v0x555db73cbb20_0 .net "a", 0 0, L_0x555db7e16790;  alias, 1 drivers
v0x555db73cb200_0 .net "b", 0 0, L_0x555db7e16af0;  alias, 1 drivers
v0x555db73cb2a0_0 .net "cout", 0 0, L_0x555db7e16cd0;  alias, 1 drivers
S_0x555db73a2c00 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db73b8cb0;
 .timescale 0 0;
P_0x555db73c92d0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db73a04d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73a2c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e17380 .functor OR 1, L_0x555db7e171a0, L_0x555db7e17310, C4<0>, C4<0>;
v0x555db73c3880_0 .net "S", 0 0, L_0x555db7e17210;  1 drivers
v0x555db73c3940_0 .net "a", 0 0, L_0x555db7e17480;  1 drivers
v0x555db73c2930_0 .net "b", 0 0, L_0x555db7e175b0;  1 drivers
v0x555db73c1fb0_0 .net "cin", 0 0, L_0x555db7e16d40;  alias, 1 drivers
v0x555db73c2050_0 .net "cout", 0 0, L_0x555db7e17380;  alias, 1 drivers
v0x555db73c1860_0 .net "cout1", 0 0, L_0x555db7e171a0;  1 drivers
v0x555db73c1900_0 .net "cout2", 0 0, L_0x555db7e17310;  1 drivers
v0x555db73c1000_0 .net "s1", 0 0, L_0x555db7e17130;  1 drivers
S_0x555db739dda0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73a04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e17130 .functor XOR 1, L_0x555db7e17480, L_0x555db7e175b0, C4<0>, C4<0>;
L_0x555db7e171a0 .functor AND 1, L_0x555db7e17480, L_0x555db7e175b0, C4<1>, C4<1>;
v0x555db73c6960_0 .net "S", 0 0, L_0x555db7e17130;  alias, 1 drivers
v0x555db73c6a00_0 .net "a", 0 0, L_0x555db7e17480;  alias, 1 drivers
v0x555db73c6100_0 .net "b", 0 0, L_0x555db7e175b0;  alias, 1 drivers
v0x555db73c61a0_0 .net "cout", 0 0, L_0x555db7e171a0;  alias, 1 drivers
S_0x555db739b670 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73a04d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e17210 .functor XOR 1, L_0x555db7e16d40, L_0x555db7e17130, C4<0>, C4<0>;
L_0x555db7e17310 .functor AND 1, L_0x555db7e16d40, L_0x555db7e17130, C4<1>, C4<1>;
v0x555db73c51b0_0 .net "S", 0 0, L_0x555db7e17210;  alias, 1 drivers
v0x555db73c5270_0 .net "a", 0 0, L_0x555db7e16d40;  alias, 1 drivers
v0x555db73c4830_0 .net "b", 0 0, L_0x555db7e17130;  alias, 1 drivers
v0x555db73c40e0_0 .net "cout", 0 0, L_0x555db7e17310;  alias, 1 drivers
S_0x555db7398f40 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db73b8cb0;
 .timescale 0 0;
P_0x555db714b170 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7396810 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7398f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e17930 .functor OR 1, L_0x555db7e17750, L_0x555db7e178c0, C4<0>, C4<0>;
v0x555db73bcf70_0 .net "S", 0 0, L_0x555db7e177c0;  1 drivers
v0x555db73bc760_0 .net "a", 0 0, L_0x555db7e17a30;  1 drivers
v0x555db73bc800_0 .net "b", 0 0, L_0x555db7e17b60;  1 drivers
v0x555db60c88d0_0 .net "cin", 0 0, L_0x555db7e17380;  alias, 1 drivers
v0x555db60c8610_0 .net "cout", 0 0, L_0x555db7e17930;  alias, 1 drivers
v0x555db794a060_0 .net "cout1", 0 0, L_0x555db7e17750;  1 drivers
v0x555db794a100_0 .net "cout2", 0 0, L_0x555db7e178c0;  1 drivers
v0x555db7947930_0 .net "s1", 0 0, L_0x555db7e176e0;  1 drivers
S_0x555db733b000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7396810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e176e0 .functor XOR 1, L_0x555db7e17a30, L_0x555db7e17b60, C4<0>, C4<0>;
L_0x555db7e17750 .functor AND 1, L_0x555db7e17a30, L_0x555db7e17b60, C4<1>, C4<1>;
v0x555db73c00b0_0 .net "S", 0 0, L_0x555db7e176e0;  alias, 1 drivers
v0x555db73bf730_0 .net "a", 0 0, L_0x555db7e17a30;  alias, 1 drivers
v0x555db73bf7f0_0 .net "b", 0 0, L_0x555db7e17b60;  alias, 1 drivers
v0x555db73befe0_0 .net "cout", 0 0, L_0x555db7e17750;  alias, 1 drivers
S_0x555db73388d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7396810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e177c0 .functor XOR 1, L_0x555db7e17380, L_0x555db7e176e0, C4<0>, C4<0>;
L_0x555db7e178c0 .functor AND 1, L_0x555db7e17380, L_0x555db7e176e0, C4<1>, C4<1>;
v0x555db73be780_0 .net "S", 0 0, L_0x555db7e177c0;  alias, 1 drivers
v0x555db73bd830_0 .net "a", 0 0, L_0x555db7e17380;  alias, 1 drivers
v0x555db73bd8f0_0 .net "b", 0 0, L_0x555db7e176e0;  alias, 1 drivers
v0x555db73bceb0_0 .net "cout", 0 0, L_0x555db7e178c0;  alias, 1 drivers
S_0x555db73361a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db73b8cb0;
 .timescale 0 0;
P_0x555db7947a20 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7333a70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73361a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e17f70 .functor OR 1, L_0x555db7e17d90, L_0x555db7e17f00, C4<0>, C4<0>;
v0x555db7938e10_0 .net "S", 0 0, L_0x555db7e17e00;  1 drivers
v0x555db7938ed0_0 .net "a", 0 0, L_0x555db7e17fe0;  1 drivers
v0x555db79366e0_0 .net "b", 0 0, L_0x555db7e18110;  1 drivers
v0x555db7933fb0_0 .net "cin", 0 0, L_0x555db7e17930;  alias, 1 drivers
v0x555db7931880_0 .net "cout", 0 0, L_0x555db7e17f70;  alias, 1 drivers
v0x555db792f150_0 .net "cout1", 0 0, L_0x555db7e17d90;  1 drivers
v0x555db792f1f0_0 .net "cout2", 0 0, L_0x555db7e17f00;  1 drivers
v0x555db792ca20_0 .net "s1", 0 0, L_0x555db7e17d20;  1 drivers
S_0x555db7331340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7333a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e17d20 .functor XOR 1, L_0x555db7e17fe0, L_0x555db7e18110, C4<0>, C4<0>;
L_0x555db7e17d90 .functor AND 1, L_0x555db7e17fe0, L_0x555db7e18110, C4<1>, C4<1>;
v0x555db7945200_0 .net "S", 0 0, L_0x555db7e17d20;  alias, 1 drivers
v0x555db7942ad0_0 .net "a", 0 0, L_0x555db7e17fe0;  alias, 1 drivers
v0x555db7942b90_0 .net "b", 0 0, L_0x555db7e18110;  alias, 1 drivers
v0x555db79403a0_0 .net "cout", 0 0, L_0x555db7e17d90;  alias, 1 drivers
S_0x555db732ec10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7333a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e17e00 .functor XOR 1, L_0x555db7e17930, L_0x555db7e17d20, C4<0>, C4<0>;
L_0x555db7e17f00 .functor AND 1, L_0x555db7e17930, L_0x555db7e17d20, C4<1>, C4<1>;
v0x555db793dc70_0 .net "S", 0 0, L_0x555db7e17e00;  alias, 1 drivers
v0x555db793dd30_0 .net "a", 0 0, L_0x555db7e17930;  alias, 1 drivers
v0x555db793b540_0 .net "b", 0 0, L_0x555db7e17d20;  alias, 1 drivers
v0x555db793b5e0_0 .net "cout", 0 0, L_0x555db7e17f00;  alias, 1 drivers
S_0x555db732c4e0 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db6d5a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f30ae0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55be798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e22710 .functor BUFZ 1, L_0x7f49c55be798, C4<0>, C4<0>, C4<0>;
L_0x555db7e22780 .functor BUFZ 1, L_0x555db7e22310, C4<0>, C4<0>, C4<0>;
v0x555db7863640_0 .net "S", 7 0, L_0x555db7e22670;  alias, 1 drivers
v0x555db7863700_0 .net "a", 7 0, L_0x555db7e1f4c0;  alias, 1 drivers
v0x555db7860f10_0 .net "b", 7 0, L_0x555db7e1c370;  alias, 1 drivers
v0x555db785e7e0 .array "carry", 0 8;
v0x555db785e7e0_0 .net v0x555db785e7e0 0, 0 0, L_0x555db7e22710; 1 drivers
v0x555db785e7e0_1 .net v0x555db785e7e0 1, 0 0, L_0x555db7e1f920; 1 drivers
v0x555db785e7e0_2 .net v0x555db785e7e0 2, 0 0, L_0x555db7e1ff60; 1 drivers
v0x555db785e7e0_3 .net v0x555db785e7e0 3, 0 0, L_0x555db7e205a0; 1 drivers
v0x555db785e7e0_4 .net v0x555db785e7e0 4, 0 0, L_0x555db7e20b50; 1 drivers
v0x555db785e7e0_5 .net v0x555db785e7e0 5, 0 0, L_0x555db7e21100; 1 drivers
v0x555db785e7e0_6 .net v0x555db785e7e0 6, 0 0, L_0x555db7e21730; 1 drivers
v0x555db785e7e0_7 .net v0x555db785e7e0 7, 0 0, L_0x555db7e21dd0; 1 drivers
v0x555db785e7e0_8 .net v0x555db785e7e0 8, 0 0, L_0x555db7e22310; 1 drivers
v0x555db782dfb0_0 .net "cin", 0 0, L_0x7f49c55be798;  1 drivers
v0x555db782b880_0 .net "cout", 0 0, L_0x555db7e22780;  alias, 1 drivers
L_0x555db7e1fa20 .part L_0x555db7e1f4c0, 0, 1;
L_0x555db7e1fbe0 .part L_0x555db7e1c370, 0, 1;
L_0x555db7e20060 .part L_0x555db7e1f4c0, 1, 1;
L_0x555db7e20190 .part L_0x555db7e1c370, 1, 1;
L_0x555db7e206a0 .part L_0x555db7e1f4c0, 2, 1;
L_0x555db7e207d0 .part L_0x555db7e1c370, 2, 1;
L_0x555db7e20c50 .part L_0x555db7e1f4c0, 3, 1;
L_0x555db7e20d80 .part L_0x555db7e1c370, 3, 1;
L_0x555db7e21200 .part L_0x555db7e1f4c0, 4, 1;
L_0x555db7e21440 .part L_0x555db7e1c370, 4, 1;
L_0x555db7e21830 .part L_0x555db7e1f4c0, 5, 1;
L_0x555db7e21960 .part L_0x555db7e1c370, 5, 1;
L_0x555db7e21ed0 .part L_0x555db7e1f4c0, 6, 1;
L_0x555db7e22000 .part L_0x555db7e1c370, 6, 1;
L_0x555db7e22380 .part L_0x555db7e1f4c0, 7, 1;
L_0x555db7e224b0 .part L_0x555db7e1c370, 7, 1;
LS_0x555db7e22670_0_0 .concat8 [ 1 1 1 1], L_0x555db7e1f720, L_0x555db7e1fdf0, L_0x555db7e20430, L_0x555db7e209e0;
LS_0x555db7e22670_0_4 .concat8 [ 1 1 1 1], L_0x555db7e20f90, L_0x555db7e215c0, L_0x555db7e21cf0, L_0x555db7e221a0;
L_0x555db7e22670 .concat8 [ 4 4 0 0], LS_0x555db7e22670_0_0, LS_0x555db7e22670_0_4;
S_0x555db7329db0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db732c4e0;
 .timescale 0 0;
P_0x555db792cb10 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7391600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7329db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1f920 .functor OR 1, L_0x555db7e1f6b0, L_0x555db7e1f820, C4<0>, C4<0>;
v0x555db790ccb0_0 .net "S", 0 0, L_0x555db7e1f720;  1 drivers
v0x555db790cd50_0 .net "a", 0 0, L_0x555db7e1fa20;  1 drivers
v0x555db790a580_0 .net "b", 0 0, L_0x555db7e1fbe0;  1 drivers
v0x555db7907e50_0 .net "cin", 0 0, L_0x555db7e22710;  alias, 1 drivers
v0x555db7905720_0 .net "cout", 0 0, L_0x555db7e1f920;  alias, 1 drivers
v0x555db7902ff0_0 .net "cout1", 0 0, L_0x555db7e1f6b0;  1 drivers
v0x555db7903090_0 .net "cout2", 0 0, L_0x555db7e1f820;  1 drivers
v0x555db79008c0_0 .net "s1", 0 0, L_0x555db7e1f640;  1 drivers
S_0x555db738eed0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7391600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1f640 .functor XOR 1, L_0x555db7e1fa20, L_0x555db7e1fbe0, C4<0>, C4<0>;
L_0x555db7e1f6b0 .functor AND 1, L_0x555db7e1fa20, L_0x555db7e1fbe0, C4<1>, C4<1>;
v0x555db7916970_0 .net "S", 0 0, L_0x555db7e1f640;  alias, 1 drivers
v0x555db7916a30_0 .net "a", 0 0, L_0x555db7e1fa20;  alias, 1 drivers
v0x555db7914240_0 .net "b", 0 0, L_0x555db7e1fbe0;  alias, 1 drivers
v0x555db7914300_0 .net "cout", 0 0, L_0x555db7e1f6b0;  alias, 1 drivers
S_0x555db738c7a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7391600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1f720 .functor XOR 1, L_0x555db7e22710, L_0x555db7e1f640, C4<0>, C4<0>;
L_0x555db7e1f820 .functor AND 1, L_0x555db7e22710, L_0x555db7e1f640, C4<1>, C4<1>;
v0x555db7911b10_0 .net "S", 0 0, L_0x555db7e1f720;  alias, 1 drivers
v0x555db7911bd0_0 .net "a", 0 0, L_0x555db7e22710;  alias, 1 drivers
v0x555db790f3e0_0 .net "b", 0 0, L_0x555db7e1f640;  alias, 1 drivers
v0x555db790f480_0 .net "cout", 0 0, L_0x555db7e1f820;  alias, 1 drivers
S_0x555db738a070 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db732c4e0;
 .timescale 0 0;
P_0x555db7905810 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7387940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db738a070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e1ff60 .functor OR 1, L_0x555db7e1fd80, L_0x555db7e1fef0, C4<0>, C4<0>;
v0x555db784eca0_0 .net "S", 0 0, L_0x555db7e1fdf0;  1 drivers
v0x555db784ed40_0 .net "a", 0 0, L_0x555db7e20060;  1 drivers
v0x555db784c570_0 .net "b", 0 0, L_0x555db7e20190;  1 drivers
v0x555db7849e40_0 .net "cin", 0 0, L_0x555db7e1f920;  alias, 1 drivers
v0x555db7847710_0 .net "cout", 0 0, L_0x555db7e1ff60;  alias, 1 drivers
v0x555db7844fe0_0 .net "cout1", 0 0, L_0x555db7e1fd80;  1 drivers
v0x555db7845080_0 .net "cout2", 0 0, L_0x555db7e1fef0;  1 drivers
v0x555db78428b0_0 .net "s1", 0 0, L_0x555db7e1fd10;  1 drivers
S_0x555db7385210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7387940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1fd10 .functor XOR 1, L_0x555db7e20060, L_0x555db7e20190, C4<0>, C4<0>;
L_0x555db7e1fd80 .functor AND 1, L_0x555db7e20060, L_0x555db7e20190, C4<1>, C4<1>;
v0x555db7858960_0 .net "S", 0 0, L_0x555db7e1fd10;  alias, 1 drivers
v0x555db7858a20_0 .net "a", 0 0, L_0x555db7e20060;  alias, 1 drivers
v0x555db7856230_0 .net "b", 0 0, L_0x555db7e20190;  alias, 1 drivers
v0x555db78562f0_0 .net "cout", 0 0, L_0x555db7e1fd80;  alias, 1 drivers
S_0x555db7382ae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7387940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e1fdf0 .functor XOR 1, L_0x555db7e1f920, L_0x555db7e1fd10, C4<0>, C4<0>;
L_0x555db7e1fef0 .functor AND 1, L_0x555db7e1f920, L_0x555db7e1fd10, C4<1>, C4<1>;
v0x555db7853b00_0 .net "S", 0 0, L_0x555db7e1fdf0;  alias, 1 drivers
v0x555db7853bc0_0 .net "a", 0 0, L_0x555db7e1f920;  alias, 1 drivers
v0x555db78513d0_0 .net "b", 0 0, L_0x555db7e1fd10;  alias, 1 drivers
v0x555db7851470_0 .net "cout", 0 0, L_0x555db7e1fef0;  alias, 1 drivers
S_0x555db73803b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db732c4e0;
 .timescale 0 0;
P_0x555db7849f30 .param/l "i" 0 3 28, +C4<010>;
S_0x555db737dc80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73803b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e205a0 .functor OR 1, L_0x555db7e203c0, L_0x555db7e20530, C4<0>, C4<0>;
v0x555db7833d90_0 .net "S", 0 0, L_0x555db7e20430;  1 drivers
v0x555db7833e50_0 .net "a", 0 0, L_0x555db7e206a0;  1 drivers
v0x555db78fc340_0 .net "b", 0 0, L_0x555db7e207d0;  1 drivers
v0x555db78f9c10_0 .net "cin", 0 0, L_0x555db7e1ff60;  alias, 1 drivers
v0x555db78f9cb0_0 .net "cout", 0 0, L_0x555db7e205a0;  alias, 1 drivers
v0x555db78f74e0_0 .net "cout1", 0 0, L_0x555db7e203c0;  1 drivers
v0x555db78f7580_0 .net "cout2", 0 0, L_0x555db7e20530;  1 drivers
v0x555db78f4db0_0 .net "s1", 0 0, L_0x555db7e20350;  1 drivers
S_0x555db737b550 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db737dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e20350 .functor XOR 1, L_0x555db7e206a0, L_0x555db7e207d0, C4<0>, C4<0>;
L_0x555db7e203c0 .functor AND 1, L_0x555db7e206a0, L_0x555db7e207d0, C4<1>, C4<1>;
v0x555db7840180_0 .net "S", 0 0, L_0x555db7e20350;  alias, 1 drivers
v0x555db7840220_0 .net "a", 0 0, L_0x555db7e206a0;  alias, 1 drivers
v0x555db783da50_0 .net "b", 0 0, L_0x555db7e207d0;  alias, 1 drivers
v0x555db783daf0_0 .net "cout", 0 0, L_0x555db7e203c0;  alias, 1 drivers
S_0x555db7378e20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db737dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e20430 .functor XOR 1, L_0x555db7e1ff60, L_0x555db7e20350, C4<0>, C4<0>;
L_0x555db7e20530 .functor AND 1, L_0x555db7e1ff60, L_0x555db7e20350, C4<1>, C4<1>;
v0x555db783b320_0 .net "S", 0 0, L_0x555db7e20430;  alias, 1 drivers
v0x555db783b3e0_0 .net "a", 0 0, L_0x555db7e1ff60;  alias, 1 drivers
v0x555db7838bf0_0 .net "b", 0 0, L_0x555db7e20350;  alias, 1 drivers
v0x555db78364c0_0 .net "cout", 0 0, L_0x555db7e20530;  alias, 1 drivers
S_0x555db73766f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db732c4e0;
 .timescale 0 0;
P_0x555db70efb20 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7373fc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73766f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e20b50 .functor OR 1, L_0x555db7e20970, L_0x555db7e20ae0, C4<0>, C4<0>;
v0x555db78e6350_0 .net "S", 0 0, L_0x555db7e209e0;  1 drivers
v0x555db78e3b60_0 .net "a", 0 0, L_0x555db7e20c50;  1 drivers
v0x555db78e3c00_0 .net "b", 0 0, L_0x555db7e20d80;  1 drivers
v0x555db78e1430_0 .net "cin", 0 0, L_0x555db7e205a0;  alias, 1 drivers
v0x555db78ded00_0 .net "cout", 0 0, L_0x555db7e20b50;  alias, 1 drivers
v0x555db78dc5d0_0 .net "cout1", 0 0, L_0x555db7e20970;  1 drivers
v0x555db78dc670_0 .net "cout2", 0 0, L_0x555db7e20ae0;  1 drivers
v0x555db78d9ea0_0 .net "s1", 0 0, L_0x555db7e20900;  1 drivers
S_0x555db7371890 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7373fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e20900 .functor XOR 1, L_0x555db7e20c50, L_0x555db7e20d80, C4<0>, C4<0>;
L_0x555db7e20970 .functor AND 1, L_0x555db7e20c50, L_0x555db7e20d80, C4<1>, C4<1>;
v0x555db78f2680_0 .net "S", 0 0, L_0x555db7e20900;  alias, 1 drivers
v0x555db78eff50_0 .net "a", 0 0, L_0x555db7e20c50;  alias, 1 drivers
v0x555db78f0010_0 .net "b", 0 0, L_0x555db7e20d80;  alias, 1 drivers
v0x555db78ed820_0 .net "cout", 0 0, L_0x555db7e20970;  alias, 1 drivers
S_0x555db736f160 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7373fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e209e0 .functor XOR 1, L_0x555db7e205a0, L_0x555db7e20900, C4<0>, C4<0>;
L_0x555db7e20ae0 .functor AND 1, L_0x555db7e205a0, L_0x555db7e20900, C4<1>, C4<1>;
v0x555db78eb0f0_0 .net "S", 0 0, L_0x555db7e209e0;  alias, 1 drivers
v0x555db78e89c0_0 .net "a", 0 0, L_0x555db7e205a0;  alias, 1 drivers
v0x555db78e8a80_0 .net "b", 0 0, L_0x555db7e20900;  alias, 1 drivers
v0x555db78e6290_0 .net "cout", 0 0, L_0x555db7e20ae0;  alias, 1 drivers
S_0x555db7367e60 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db732c4e0;
 .timescale 0 0;
P_0x555db78d9f90 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7365730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7367e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e21100 .functor OR 1, L_0x555db7e20f20, L_0x555db7e21090, C4<0>, C4<0>;
v0x555db78cb380_0 .net "S", 0 0, L_0x555db7e20f90;  1 drivers
v0x555db78cb440_0 .net "a", 0 0, L_0x555db7e21200;  1 drivers
v0x555db78c8c50_0 .net "b", 0 0, L_0x555db7e21440;  1 drivers
v0x555db78c6520_0 .net "cin", 0 0, L_0x555db7e20b50;  alias, 1 drivers
v0x555db78c3df0_0 .net "cout", 0 0, L_0x555db7e21100;  alias, 1 drivers
v0x555db78c16c0_0 .net "cout1", 0 0, L_0x555db7e20f20;  1 drivers
v0x555db78c1760_0 .net "cout2", 0 0, L_0x555db7e21090;  1 drivers
v0x555db78bef90_0 .net "s1", 0 0, L_0x555db7e20eb0;  1 drivers
S_0x555db7363000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7365730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e20eb0 .functor XOR 1, L_0x555db7e21200, L_0x555db7e21440, C4<0>, C4<0>;
L_0x555db7e20f20 .functor AND 1, L_0x555db7e21200, L_0x555db7e21440, C4<1>, C4<1>;
v0x555db78d7770_0 .net "S", 0 0, L_0x555db7e20eb0;  alias, 1 drivers
v0x555db78d5040_0 .net "a", 0 0, L_0x555db7e21200;  alias, 1 drivers
v0x555db78d5100_0 .net "b", 0 0, L_0x555db7e21440;  alias, 1 drivers
v0x555db78d2910_0 .net "cout", 0 0, L_0x555db7e20f20;  alias, 1 drivers
S_0x555db73608d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7365730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e20f90 .functor XOR 1, L_0x555db7e20b50, L_0x555db7e20eb0, C4<0>, C4<0>;
L_0x555db7e21090 .functor AND 1, L_0x555db7e20b50, L_0x555db7e20eb0, C4<1>, C4<1>;
v0x555db78d01e0_0 .net "S", 0 0, L_0x555db7e20f90;  alias, 1 drivers
v0x555db78d02a0_0 .net "a", 0 0, L_0x555db7e20b50;  alias, 1 drivers
v0x555db78cdab0_0 .net "b", 0 0, L_0x555db7e20eb0;  alias, 1 drivers
v0x555db78cdb50_0 .net "cout", 0 0, L_0x555db7e21090;  alias, 1 drivers
S_0x555db735e1a0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db732c4e0;
 .timescale 0 0;
P_0x555db78c6610 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db735ba70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db735e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e21730 .functor OR 1, L_0x555db7e21550, L_0x555db7e216c0, C4<0>, C4<0>;
v0x555db78a9710_0 .net "S", 0 0, L_0x555db7e215c0;  1 drivers
v0x555db78a97d0_0 .net "a", 0 0, L_0x555db7e21830;  1 drivers
v0x555db78a6fe0_0 .net "b", 0 0, L_0x555db7e21960;  1 drivers
v0x555db78a48b0_0 .net "cin", 0 0, L_0x555db7e21100;  alias, 1 drivers
v0x555db78a4950_0 .net "cout", 0 0, L_0x555db7e21730;  alias, 1 drivers
v0x555db78a2180_0 .net "cout1", 0 0, L_0x555db7e21550;  1 drivers
v0x555db78a2220_0 .net "cout2", 0 0, L_0x555db7e216c0;  1 drivers
v0x555db789fa50_0 .net "s1", 0 0, L_0x555db7e214e0;  1 drivers
S_0x555db7359340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db735ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e214e0 .functor XOR 1, L_0x555db7e21830, L_0x555db7e21960, C4<0>, C4<0>;
L_0x555db7e21550 .functor AND 1, L_0x555db7e21830, L_0x555db7e21960, C4<1>, C4<1>;
v0x555db78bc860_0 .net "S", 0 0, L_0x555db7e214e0;  alias, 1 drivers
v0x555db78ba130_0 .net "a", 0 0, L_0x555db7e21830;  alias, 1 drivers
v0x555db78ba1f0_0 .net "b", 0 0, L_0x555db7e21960;  alias, 1 drivers
v0x555db78b7a00_0 .net "cout", 0 0, L_0x555db7e21550;  alias, 1 drivers
S_0x555db7356c10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db735ba70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e215c0 .functor XOR 1, L_0x555db7e21100, L_0x555db7e214e0, C4<0>, C4<0>;
L_0x555db7e216c0 .functor AND 1, L_0x555db7e21100, L_0x555db7e214e0, C4<1>, C4<1>;
v0x555db78b52d0_0 .net "S", 0 0, L_0x555db7e215c0;  alias, 1 drivers
v0x555db78b5390_0 .net "a", 0 0, L_0x555db7e21100;  alias, 1 drivers
v0x555db78b2ba0_0 .net "b", 0 0, L_0x555db7e214e0;  alias, 1 drivers
v0x555db78abe40_0 .net "cout", 0 0, L_0x555db7e216c0;  alias, 1 drivers
S_0x555db734ffd0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db732c4e0;
 .timescale 0 0;
P_0x555db71379f0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db734d8a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db734ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e21dd0 .functor OR 1, L_0x555db7e21c80, L_0x555db7e21d60, C4<0>, C4<0>;
v0x555db7890ff0_0 .net "S", 0 0, L_0x555db7e21cf0;  1 drivers
v0x555db788e800_0 .net "a", 0 0, L_0x555db7e21ed0;  1 drivers
v0x555db788e8a0_0 .net "b", 0 0, L_0x555db7e22000;  1 drivers
v0x555db788c0d0_0 .net "cin", 0 0, L_0x555db7e21730;  alias, 1 drivers
v0x555db78899a0_0 .net "cout", 0 0, L_0x555db7e21dd0;  alias, 1 drivers
v0x555db7887270_0 .net "cout1", 0 0, L_0x555db7e21c80;  1 drivers
v0x555db7887310_0 .net "cout2", 0 0, L_0x555db7e21d60;  1 drivers
v0x555db7880c80_0 .net "s1", 0 0, L_0x555db7e21c10;  1 drivers
S_0x555db734b170 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db734d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e21c10 .functor XOR 1, L_0x555db7e21ed0, L_0x555db7e22000, C4<0>, C4<0>;
L_0x555db7e21c80 .functor AND 1, L_0x555db7e21ed0, L_0x555db7e22000, C4<1>, C4<1>;
v0x555db789d320_0 .net "S", 0 0, L_0x555db7e21c10;  alias, 1 drivers
v0x555db789abf0_0 .net "a", 0 0, L_0x555db7e21ed0;  alias, 1 drivers
v0x555db789acb0_0 .net "b", 0 0, L_0x555db7e22000;  alias, 1 drivers
v0x555db78984c0_0 .net "cout", 0 0, L_0x555db7e21c80;  alias, 1 drivers
S_0x555db7348a40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db734d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e21cf0 .functor XOR 1, L_0x555db7e21730, L_0x555db7e21c10, C4<0>, C4<0>;
L_0x555db7e21d60 .functor AND 1, L_0x555db7e21730, L_0x555db7e21c10, C4<1>, C4<1>;
v0x555db7895d90_0 .net "S", 0 0, L_0x555db7e21cf0;  alias, 1 drivers
v0x555db7893660_0 .net "a", 0 0, L_0x555db7e21730;  alias, 1 drivers
v0x555db7893720_0 .net "b", 0 0, L_0x555db7e21c10;  alias, 1 drivers
v0x555db7890f30_0 .net "cout", 0 0, L_0x555db7e21d60;  alias, 1 drivers
S_0x555db7346310 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db732c4e0;
 .timescale 0 0;
P_0x555db7889a90 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7343be0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7346310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e22310 .functor OR 1, L_0x555db7e22130, L_0x555db7e222a0, C4<0>, C4<0>;
v0x555db786fa30_0 .net "S", 0 0, L_0x555db7e221a0;  1 drivers
v0x555db786faf0_0 .net "a", 0 0, L_0x555db7e22380;  1 drivers
v0x555db786d300_0 .net "b", 0 0, L_0x555db7e224b0;  1 drivers
v0x555db786abd0_0 .net "cin", 0 0, L_0x555db7e21dd0;  alias, 1 drivers
v0x555db786ac70_0 .net "cout", 0 0, L_0x555db7e22310;  alias, 1 drivers
v0x555db78684a0_0 .net "cout1", 0 0, L_0x555db7e22130;  1 drivers
v0x555db7868540_0 .net "cout2", 0 0, L_0x555db7e222a0;  1 drivers
v0x555db7865d70_0 .net "s1", 0 0, L_0x555db7e21ba0;  1 drivers
S_0x555db73414b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7343be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e21ba0 .functor XOR 1, L_0x555db7e22380, L_0x555db7e224b0, C4<0>, C4<0>;
L_0x555db7e22130 .functor AND 1, L_0x555db7e22380, L_0x555db7e224b0, C4<1>, C4<1>;
v0x555db787e550_0 .net "S", 0 0, L_0x555db7e21ba0;  alias, 1 drivers
v0x555db787be20_0 .net "a", 0 0, L_0x555db7e22380;  alias, 1 drivers
v0x555db787bee0_0 .net "b", 0 0, L_0x555db7e224b0;  alias, 1 drivers
v0x555db78796f0_0 .net "cout", 0 0, L_0x555db7e22130;  alias, 1 drivers
S_0x555db7323980 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7343be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e221a0 .functor XOR 1, L_0x555db7e21dd0, L_0x555db7e21ba0, C4<0>, C4<0>;
L_0x555db7e222a0 .functor AND 1, L_0x555db7e21dd0, L_0x555db7e21ba0, C4<1>, C4<1>;
v0x555db7876fc0_0 .net "S", 0 0, L_0x555db7e221a0;  alias, 1 drivers
v0x555db7877080_0 .net "a", 0 0, L_0x555db7e21dd0;  alias, 1 drivers
v0x555db7874890_0 .net "b", 0 0, L_0x555db7e21ba0;  alias, 1 drivers
v0x555db7872160_0 .net "cout", 0 0, L_0x555db7e222a0;  alias, 1 drivers
S_0x555db7321250 .scope module, "ins2" "subtractor_Nbit" 3 141, 3 36 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db782e0a0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000100>;
L_0x555db7e29370 .functor NOT 4, L_0x555db7e2b950, C4<0000>, C4<0000>, C4<0000>;
L_0x7f49c55be948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e29260 .functor BUFZ 1, L_0x7f49c55be948, C4<0>, C4<0>, C4<0>;
L_0x555db7e29540 .functor NOT 1, L_0x555db7e294a0, C4<0>, C4<0>, C4<0>;
v0x555db76e3d50_0 .net "D", 3 0, L_0x555db7e292d0;  alias, 1 drivers
v0x555db76e1620_0 .net *"_ivl_35", 0 0, L_0x555db7e29260;  1 drivers
v0x555db76e16e0_0 .net "a", 3 0, L_0x555db7e2b8b0;  1 drivers
v0x555db76da9b0_0 .net "abs_D", 3 0, L_0x555db7e2b6d0;  alias, 1 drivers
v0x555db76daa70_0 .net "b", 3 0, L_0x555db7e2b950;  1 drivers
v0x555db76da150_0 .net "b_comp", 3 0, L_0x555db7e29370;  1 drivers
v0x555db76d4c70_0 .net "carry", 4 0, L_0x555db7e29400;  1 drivers
v0x555db76d4410_0 .net "cin", 0 0, L_0x7f49c55be948;  1 drivers
v0x555db76d44d0_0 .net "is_pos", 0 0, L_0x555db7e294a0;  1 drivers
v0x555db76c5f50_0 .net "negative", 0 0, L_0x555db7e29540;  alias, 1 drivers
v0x555db76c5ff0_0 .net "twos", 3 0, L_0x555db7e2b510;  1 drivers
L_0x555db7e274d0 .part L_0x555db7e2b8b0, 0, 1;
L_0x555db7e27600 .part L_0x555db7e29370, 0, 1;
L_0x555db7e27730 .part L_0x555db7e29400, 0, 1;
L_0x555db7e27c60 .part L_0x555db7e2b8b0, 1, 1;
L_0x555db7e27d90 .part L_0x555db7e29370, 1, 1;
L_0x555db7e27ec0 .part L_0x555db7e29400, 1, 1;
L_0x555db7e28500 .part L_0x555db7e2b8b0, 2, 1;
L_0x555db7e28630 .part L_0x555db7e29370, 2, 1;
L_0x555db7e287b0 .part L_0x555db7e29400, 2, 1;
L_0x555db7e28d20 .part L_0x555db7e2b8b0, 3, 1;
L_0x555db7e28ee0 .part L_0x555db7e29370, 3, 1;
L_0x555db7e290a0 .part L_0x555db7e29400, 3, 1;
L_0x555db7e292d0 .concat8 [ 1 1 1 1], L_0x555db7e271d0, L_0x555db7e27960, L_0x555db7e28200, L_0x555db7e28a20;
LS_0x555db7e29400_0_0 .concat8 [ 1 1 1 1], L_0x555db7e29260, L_0x555db7e27440, L_0x555db7e27bd0, L_0x555db7e28470;
LS_0x555db7e29400_0_4 .concat8 [ 1 0 0 0], L_0x555db7e28c90;
L_0x555db7e29400 .concat8 [ 4 1 0 0], LS_0x555db7e29400_0_0, LS_0x555db7e29400_0_4;
L_0x555db7e294a0 .part L_0x555db7e29400, 4, 1;
L_0x555db7e2b6d0 .functor MUXZ 4, L_0x555db7e2b510, L_0x555db7e292d0, L_0x555db7e294a0, C4<>;
S_0x555db731eb20 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7321250;
 .timescale 0 0;
P_0x555db77a4000 .param/l "i" 0 3 50, +C4<00>;
S_0x555db731c3f0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db731eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e27440 .functor OR 1, L_0x555db7e270f0, L_0x555db7e273b0, C4<0>, C4<0>;
v0x555db77ff370_0 .net "S", 0 0, L_0x555db7e271d0;  1 drivers
v0x555db77ff430_0 .net "a", 0 0, L_0x555db7e274d0;  1 drivers
v0x555db77fcc40_0 .net "b", 0 0, L_0x555db7e27600;  1 drivers
v0x555db77fcce0_0 .net "cin", 0 0, L_0x555db7e27730;  1 drivers
v0x555db77fa510_0 .net "cout", 0 0, L_0x555db7e27440;  1 drivers
v0x555db77f7de0_0 .net "cout1", 0 0, L_0x555db7e270f0;  1 drivers
v0x555db77f7e80_0 .net "cout2", 0 0, L_0x555db7e273b0;  1 drivers
v0x555db77f56b0_0 .net "s1", 0 0, L_0x555db7e26fa0;  1 drivers
S_0x555db7319cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db731c3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e26fa0 .functor XOR 1, L_0x555db7e274d0, L_0x555db7e27600, C4<0>, C4<0>;
L_0x555db7e270f0 .functor AND 1, L_0x555db7e274d0, L_0x555db7e27600, C4<1>, C4<1>;
v0x555db779f0b0_0 .net "S", 0 0, L_0x555db7e26fa0;  alias, 1 drivers
v0x555db779f170_0 .net "a", 0 0, L_0x555db7e274d0;  alias, 1 drivers
v0x555db7806900_0 .net "b", 0 0, L_0x555db7e27600;  alias, 1 drivers
v0x555db78069c0_0 .net "cout", 0 0, L_0x555db7e270f0;  alias, 1 drivers
S_0x555db7317590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db731c3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e271d0 .functor XOR 1, L_0x555db7e27730, L_0x555db7e26fa0, C4<0>, C4<0>;
L_0x555db7e273b0 .functor AND 1, L_0x555db7e27730, L_0x555db7e26fa0, C4<1>, C4<1>;
v0x555db78041d0_0 .net "S", 0 0, L_0x555db7e271d0;  alias, 1 drivers
v0x555db7804290_0 .net "a", 0 0, L_0x555db7e27730;  alias, 1 drivers
v0x555db7801aa0_0 .net "b", 0 0, L_0x555db7e26fa0;  alias, 1 drivers
v0x555db7801b40_0 .net "cout", 0 0, L_0x555db7e273b0;  alias, 1 drivers
S_0x555db7314e60 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7321250;
 .timescale 0 0;
P_0x555db77f57a0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db72dfa20 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7314e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e27bd0 .functor OR 1, L_0x555db7e278d0, L_0x555db7e27b40, C4<0>, C4<0>;
v0x555db77e92c0_0 .net "S", 0 0, L_0x555db7e27960;  1 drivers
v0x555db77e9380_0 .net "a", 0 0, L_0x555db7e27c60;  1 drivers
v0x555db77e6b90_0 .net "b", 0 0, L_0x555db7e27d90;  1 drivers
v0x555db77e4460_0 .net "cin", 0 0, L_0x555db7e27ec0;  1 drivers
v0x555db77dd9b0_0 .net "cout", 0 0, L_0x555db7e27bd0;  1 drivers
v0x555db77dd160_0 .net "cout1", 0 0, L_0x555db7e278d0;  1 drivers
v0x555db77dd200_0 .net "cout2", 0 0, L_0x555db7e27b40;  1 drivers
v0x555db77daa30_0 .net "s1", 0 0, L_0x555db7e27860;  1 drivers
S_0x555db72dd2f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72dfa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e27860 .functor XOR 1, L_0x555db7e27c60, L_0x555db7e27d90, C4<0>, C4<0>;
L_0x555db7e278d0 .functor AND 1, L_0x555db7e27c60, L_0x555db7e27d90, C4<1>, C4<1>;
v0x555db77f2f80_0 .net "S", 0 0, L_0x555db7e27860;  alias, 1 drivers
v0x555db77f3040_0 .net "a", 0 0, L_0x555db7e27c60;  alias, 1 drivers
v0x555db77f0850_0 .net "b", 0 0, L_0x555db7e27d90;  alias, 1 drivers
v0x555db77f0910_0 .net "cout", 0 0, L_0x555db7e278d0;  alias, 1 drivers
S_0x555db72dabc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72dfa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e27960 .functor XOR 1, L_0x555db7e27ec0, L_0x555db7e27860, C4<0>, C4<0>;
L_0x555db7e27b40 .functor AND 1, L_0x555db7e27ec0, L_0x555db7e27860, C4<1>, C4<1>;
v0x555db77ee120_0 .net "S", 0 0, L_0x555db7e27960;  alias, 1 drivers
v0x555db77ee1e0_0 .net "a", 0 0, L_0x555db7e27ec0;  alias, 1 drivers
v0x555db77eb9f0_0 .net "b", 0 0, L_0x555db7e27860;  alias, 1 drivers
v0x555db77eba90_0 .net "cout", 0 0, L_0x555db7e27b40;  alias, 1 drivers
S_0x555db72d8490 .scope generate, "genblk1[2]" "genblk1[2]" 3 50, 3 50 0, S_0x555db7321250;
 .timescale 0 0;
P_0x555db77ddaa0 .param/l "i" 0 3 50, +C4<010>;
S_0x555db730f600 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db72d8490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e28470 .functor OR 1, L_0x555db7e28120, L_0x555db7e283e0, C4<0>, C4<0>;
v0x555db77ce640_0 .net "S", 0 0, L_0x555db7e28200;  1 drivers
v0x555db77ce6e0_0 .net "a", 0 0, L_0x555db7e28500;  1 drivers
v0x555db77cbf10_0 .net "b", 0 0, L_0x555db7e28630;  1 drivers
v0x555db77c5ba0_0 .net "cin", 0 0, L_0x555db7e287b0;  1 drivers
v0x555db77c52d0_0 .net "cout", 0 0, L_0x555db7e28470;  1 drivers
v0x555db77c2ba0_0 .net "cout1", 0 0, L_0x555db7e28120;  1 drivers
v0x555db77c2c40_0 .net "cout2", 0 0, L_0x555db7e283e0;  1 drivers
v0x555db77c0470_0 .net "s1", 0 0, L_0x555db7e27ff0;  1 drivers
S_0x555db730ced0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db730f600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e27ff0 .functor XOR 1, L_0x555db7e28500, L_0x555db7e28630, C4<0>, C4<0>;
L_0x555db7e28120 .functor AND 1, L_0x555db7e28500, L_0x555db7e28630, C4<1>, C4<1>;
v0x555db77d8300_0 .net "S", 0 0, L_0x555db7e27ff0;  alias, 1 drivers
v0x555db77d83c0_0 .net "a", 0 0, L_0x555db7e28500;  alias, 1 drivers
v0x555db77d5bd0_0 .net "b", 0 0, L_0x555db7e28630;  alias, 1 drivers
v0x555db77d5c90_0 .net "cout", 0 0, L_0x555db7e28120;  alias, 1 drivers
S_0x555db730a7a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db730f600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e28200 .functor XOR 1, L_0x555db7e287b0, L_0x555db7e27ff0, C4<0>, C4<0>;
L_0x555db7e283e0 .functor AND 1, L_0x555db7e287b0, L_0x555db7e27ff0, C4<1>, C4<1>;
v0x555db77d34a0_0 .net "S", 0 0, L_0x555db7e28200;  alias, 1 drivers
v0x555db77d3560_0 .net "a", 0 0, L_0x555db7e287b0;  alias, 1 drivers
v0x555db77d0d70_0 .net "b", 0 0, L_0x555db7e27ff0;  alias, 1 drivers
v0x555db77d0e10_0 .net "cout", 0 0, L_0x555db7e283e0;  alias, 1 drivers
S_0x555db7308070 .scope generate, "genblk1[3]" "genblk1[3]" 3 50, 3 50 0, S_0x555db7321250;
 .timescale 0 0;
P_0x555db77c53c0 .param/l "i" 0 3 50, +C4<011>;
S_0x555db7305940 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7308070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e28c90 .functor OR 1, L_0x555db7e28990, L_0x555db7e28c00, C4<0>, C4<0>;
v0x555db7799550_0 .net "S", 0 0, L_0x555db7e28a20;  1 drivers
v0x555db7799610_0 .net "a", 0 0, L_0x555db7e28d20;  1 drivers
v0x555db7798c80_0 .net "b", 0 0, L_0x555db7e28ee0;  1 drivers
v0x555db7796550_0 .net "cin", 0 0, L_0x555db7e290a0;  1 drivers
v0x555db7793e20_0 .net "cout", 0 0, L_0x555db7e28c90;  1 drivers
v0x555db77916f0_0 .net "cout1", 0 0, L_0x555db7e28990;  1 drivers
v0x555db7791790_0 .net "cout2", 0 0, L_0x555db7e28c00;  1 drivers
v0x555db778efc0_0 .net "s1", 0 0, L_0x555db7e288e0;  1 drivers
S_0x555db7303210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7305940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e288e0 .functor XOR 1, L_0x555db7e28d20, L_0x555db7e28ee0, C4<0>, C4<0>;
L_0x555db7e28990 .functor AND 1, L_0x555db7e28d20, L_0x555db7e28ee0, C4<1>, C4<1>;
v0x555db77bdd40_0 .net "S", 0 0, L_0x555db7e288e0;  alias, 1 drivers
v0x555db77bde00_0 .net "a", 0 0, L_0x555db7e28d20;  alias, 1 drivers
v0x555db77bb610_0 .net "b", 0 0, L_0x555db7e28ee0;  alias, 1 drivers
v0x555db77bb6d0_0 .net "cout", 0 0, L_0x555db7e28990;  alias, 1 drivers
S_0x555db7300ae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7305940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e28a20 .functor XOR 1, L_0x555db7e290a0, L_0x555db7e288e0, C4<0>, C4<0>;
L_0x555db7e28c00 .functor AND 1, L_0x555db7e290a0, L_0x555db7e288e0, C4<1>, C4<1>;
v0x555db77b8ee0_0 .net "S", 0 0, L_0x555db7e28a20;  alias, 1 drivers
v0x555db77b8fa0_0 .net "a", 0 0, L_0x555db7e290a0;  alias, 1 drivers
v0x555db77b67b0_0 .net "b", 0 0, L_0x555db7e288e0;  alias, 1 drivers
v0x555db77b6850_0 .net "cout", 0 0, L_0x555db7e28c00;  alias, 1 drivers
S_0x555db72f9570 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7321250;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x555db778f0b0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000100>;
L_0x555db7e295b0 .functor NOT 4, L_0x555db7e292d0, C4<0000>, C4<0000>, C4<0000>;
v0x555db76cda30_0 .net "cout", 0 0, L_0x555db7e2b640;  1 drivers
v0x555db76cdad0_0 .net "i", 3 0, L_0x555db7e292d0;  alias, 1 drivers
v0x555db76e6d20_0 .net "o", 3 0, L_0x555db7e2b510;  alias, 1 drivers
v0x555db76e6480_0 .net "temp2", 3 0, L_0x555db7e295b0;  1 drivers
S_0x555db72f6e40 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db72f9570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db705ffd0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55be900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e2b5b0 .functor BUFZ 1, L_0x7f49c55be900, C4<0>, C4<0>, C4<0>;
L_0x555db7e2b640 .functor BUFZ 1, L_0x555db7e2b0d0, C4<0>, C4<0>, C4<0>;
v0x555db76f1720_0 .net "S", 3 0, L_0x555db7e2b510;  alias, 1 drivers
v0x555db76f0e80_0 .net "a", 3 0, L_0x555db7e295b0;  alias, 1 drivers
L_0x7f49c55be8b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db76ee750_0 .net "b", 3 0, L_0x7f49c55be8b8;  1 drivers
v0x555db76ee810 .array "carry", 0 4;
v0x555db76ee810_0 .net v0x555db76ee810 0, 0 0, L_0x555db7e2b5b0; 1 drivers
v0x555db76ee810_1 .net v0x555db76ee810 1, 0 0, L_0x555db7e29bb0; 1 drivers
v0x555db76ee810_2 .net v0x555db76ee810 2, 0 0, L_0x555db7e2a260; 1 drivers
v0x555db76ee810_3 .net v0x555db76ee810 3, 0 0, L_0x555db7e2a9d0; 1 drivers
v0x555db76ee810_4 .net v0x555db76ee810 4, 0 0, L_0x555db7e2b0d0; 1 drivers
v0x555db76ec020_0 .net "cin", 0 0, L_0x7f49c55be900;  1 drivers
v0x555db76ce290_0 .net "cout", 0 0, L_0x555db7e2b640;  alias, 1 drivers
L_0x555db7e29cf0 .part L_0x555db7e295b0, 0, 1;
L_0x555db7e29e40 .part L_0x7f49c55be8b8, 0, 1;
L_0x555db7e2a3a0 .part L_0x555db7e295b0, 1, 1;
L_0x555db7e2a560 .part L_0x7f49c55be8b8, 1, 1;
L_0x555db7e2ab10 .part L_0x555db7e295b0, 2, 1;
L_0x555db7e2ac40 .part L_0x7f49c55be8b8, 2, 1;
L_0x555db7e2b1d0 .part L_0x555db7e295b0, 3, 1;
L_0x555db7e2b300 .part L_0x7f49c55be8b8, 3, 1;
L_0x555db7e2b510 .concat8 [ 1 1 1 1], L_0x555db7e29900, L_0x555db7e2a090, L_0x555db7e2a7b0, L_0x555db7e2aeb0;
S_0x555db72f4710 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db72f6e40;
 .timescale 0 0;
P_0x555db70419e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db72f1fe0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72f4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e29bb0 .functor OR 1, L_0x555db7e29820, L_0x555db7e29a90, C4<0>, C4<0>;
v0x555db774d790_0 .net "S", 0 0, L_0x555db7e29900;  1 drivers
v0x555db774d850_0 .net "a", 0 0, L_0x555db7e29cf0;  1 drivers
v0x555db77851d0_0 .net "b", 0 0, L_0x555db7e29e40;  1 drivers
v0x555db7785270_0 .net "cin", 0 0, L_0x555db7e2b5b0;  alias, 1 drivers
v0x555db7784900_0 .net "cout", 0 0, L_0x555db7e29bb0;  alias, 1 drivers
v0x555db77821d0_0 .net "cout1", 0 0, L_0x555db7e29820;  1 drivers
v0x555db7782270_0 .net "cout2", 0 0, L_0x555db7e29a90;  1 drivers
v0x555db777faa0_0 .net "s1", 0 0, L_0x555db7e29720;  1 drivers
S_0x555db72eb060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72f1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e29720 .functor XOR 1, L_0x555db7e29cf0, L_0x555db7e29e40, C4<0>, C4<0>;
L_0x555db7e29820 .functor AND 1, L_0x555db7e29cf0, L_0x555db7e29e40, C4<1>, C4<1>;
v0x555db778c890_0 .net "S", 0 0, L_0x555db7e29720;  alias, 1 drivers
v0x555db778a160_0 .net "a", 0 0, L_0x555db7e29cf0;  alias, 1 drivers
v0x555db778a220_0 .net "b", 0 0, L_0x555db7e29e40;  alias, 1 drivers
v0x555db77555e0_0 .net "cout", 0 0, L_0x555db7e29820;  alias, 1 drivers
S_0x555db72e8930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72f1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e29900 .functor XOR 1, L_0x555db7e2b5b0, L_0x555db7e29720, C4<0>, C4<0>;
L_0x555db7e29a90 .functor AND 1, L_0x555db7e2b5b0, L_0x555db7e29720, C4<1>, C4<1>;
v0x555db7754d20_0 .net "S", 0 0, L_0x555db7e29900;  alias, 1 drivers
v0x555db77525f0_0 .net "a", 0 0, L_0x555db7e2b5b0;  alias, 1 drivers
v0x555db77526b0_0 .net "b", 0 0, L_0x555db7e29720;  alias, 1 drivers
v0x555db774fec0_0 .net "cout", 0 0, L_0x555db7e29a90;  alias, 1 drivers
S_0x555db72e6200 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db72f6e40;
 .timescale 0 0;
P_0x555db77849f0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db72d2060 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72e6200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2a260 .functor OR 1, L_0x555db7e2a000, L_0x555db7e2a1d0, C4<0>, C4<0>;
v0x555db776f130_0 .net "S", 0 0, L_0x555db7e2a090;  1 drivers
v0x555db776f1d0_0 .net "a", 0 0, L_0x555db7e2a3a0;  1 drivers
v0x555db776e870_0 .net "b", 0 0, L_0x555db7e2a560;  1 drivers
v0x555db776c140_0 .net "cin", 0 0, L_0x555db7e29bb0;  alias, 1 drivers
v0x555db7769a10_0 .net "cout", 0 0, L_0x555db7e2a260;  alias, 1 drivers
v0x555db77672e0_0 .net "cout1", 0 0, L_0x555db7e2a000;  1 drivers
v0x555db7767380_0 .net "cout2", 0 0, L_0x555db7e2a1d0;  1 drivers
v0x555db7760c00_0 .net "s1", 0 0, L_0x555db7e29f70;  1 drivers
S_0x555db72cf930 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72d2060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e29f70 .functor XOR 1, L_0x555db7e2a3a0, L_0x555db7e2a560, C4<0>, C4<0>;
L_0x555db7e2a000 .functor AND 1, L_0x555db7e2a3a0, L_0x555db7e2a560, C4<1>, C4<1>;
v0x555db777d370_0 .net "S", 0 0, L_0x555db7e29f70;  alias, 1 drivers
v0x555db777d430_0 .net "a", 0 0, L_0x555db7e2a3a0;  alias, 1 drivers
v0x555db777ac40_0 .net "b", 0 0, L_0x555db7e2a560;  alias, 1 drivers
v0x555db777ad00_0 .net "cout", 0 0, L_0x555db7e2a000;  alias, 1 drivers
S_0x555db72cd200 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72d2060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2a090 .functor XOR 1, L_0x555db7e29bb0, L_0x555db7e29f70, C4<0>, C4<0>;
L_0x555db7e2a1d0 .functor AND 1, L_0x555db7e29bb0, L_0x555db7e29f70, C4<1>, C4<1>;
v0x555db7778510_0 .net "S", 0 0, L_0x555db7e2a090;  alias, 1 drivers
v0x555db77785d0_0 .net "a", 0 0, L_0x555db7e29bb0;  alias, 1 drivers
v0x555db7775de0_0 .net "b", 0 0, L_0x555db7e29f70;  alias, 1 drivers
v0x555db7775e80_0 .net "cout", 0 0, L_0x555db7e2a1d0;  alias, 1 drivers
S_0x555db72aec10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db72f6e40;
 .timescale 0 0;
P_0x555db776c230 .param/l "i" 0 3 28, +C4<010>;
S_0x555db72c7660 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72aec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2a9d0 .functor OR 1, L_0x555db7e2a720, L_0x555db7e2a940, C4<0>, C4<0>;
v0x555db7744c30_0 .net "S", 0 0, L_0x555db7e2a7b0;  1 drivers
v0x555db7744cf0_0 .net "a", 0 0, L_0x555db7e2ab10;  1 drivers
v0x555db7742500_0 .net "b", 0 0, L_0x555db7e2ac40;  1 drivers
v0x555db7724770_0 .net "cin", 0 0, L_0x555db7e2a260;  alias, 1 drivers
v0x555db7724810_0 .net "cout", 0 0, L_0x555db7e2a9d0;  alias, 1 drivers
v0x555db7723f10_0 .net "cout1", 0 0, L_0x555db7e2a720;  1 drivers
v0x555db7723fb0_0 .net "cout2", 0 0, L_0x555db7e2a940;  1 drivers
v0x555db773d200_0 .net "s1", 0 0, L_0x555db7e2a690;  1 drivers
S_0x555db72c4f30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72c7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2a690 .functor XOR 1, L_0x555db7e2ab10, L_0x555db7e2ac40, C4<0>, C4<0>;
L_0x555db7e2a720 .functor AND 1, L_0x555db7e2ab10, L_0x555db7e2ac40, C4<1>, C4<1>;
v0x555db7760360_0 .net "S", 0 0, L_0x555db7e2a690;  alias, 1 drivers
v0x555db7760400_0 .net "a", 0 0, L_0x555db7e2ab10;  alias, 1 drivers
v0x555db775dc30_0 .net "b", 0 0, L_0x555db7e2ac40;  alias, 1 drivers
v0x555db775dcd0_0 .net "cout", 0 0, L_0x555db7e2a720;  alias, 1 drivers
S_0x555db72c2800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72c7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2a7b0 .functor XOR 1, L_0x555db7e2a260, L_0x555db7e2a690, C4<0>, C4<0>;
L_0x555db7e2a940 .functor AND 1, L_0x555db7e2a260, L_0x555db7e2a690, C4<1>, C4<1>;
v0x555db775b500_0 .net "S", 0 0, L_0x555db7e2a7b0;  alias, 1 drivers
v0x555db775b5c0_0 .net "a", 0 0, L_0x555db7e2a260;  alias, 1 drivers
v0x555db7747c00_0 .net "b", 0 0, L_0x555db7e2a690;  alias, 1 drivers
v0x555db7747360_0 .net "cout", 0 0, L_0x555db7e2a940;  alias, 1 drivers
S_0x555db72bb330 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db72f6e40;
 .timescale 0 0;
P_0x555db700e950 .param/l "i" 0 3 28, +C4<011>;
S_0x555db72b55f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72bb330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2b0d0 .functor OR 1, L_0x555db7e2ae20, L_0x555db7e2b040, C4<0>, C4<0>;
v0x555db772b210_0 .net "S", 0 0, L_0x555db7e2aeb0;  1 drivers
v0x555db772a8f0_0 .net "a", 0 0, L_0x555db7e2b1d0;  1 drivers
v0x555db772a990_0 .net "b", 0 0, L_0x555db7e2b300;  1 drivers
v0x555db771c430_0 .net "cin", 0 0, L_0x555db7e2a9d0;  alias, 1 drivers
v0x555db7714de0_0 .net "cout", 0 0, L_0x555db7e2b0d0;  alias, 1 drivers
v0x555db770b090_0 .net "cout1", 0 0, L_0x555db7e2ae20;  1 drivers
v0x555db770b130_0 .net "cout2", 0 0, L_0x555db7e2b040;  1 drivers
v0x555db770a8c0_0 .net "s1", 0 0, L_0x555db7e2ad70;  1 drivers
S_0x555db72955c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72b55f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2ad70 .functor XOR 1, L_0x555db7e2b1d0, L_0x555db7e2b300, C4<0>, C4<0>;
L_0x555db7e2ae20 .functor AND 1, L_0x555db7e2b1d0, L_0x555db7e2b300, C4<1>, C4<1>;
v0x555db773c960_0 .net "S", 0 0, L_0x555db7e2ad70;  alias, 1 drivers
v0x555db773a230_0 .net "a", 0 0, L_0x555db7e2b1d0;  alias, 1 drivers
v0x555db773a2f0_0 .net "b", 0 0, L_0x555db7e2b300;  alias, 1 drivers
v0x555db7737b00_0 .net "cout", 0 0, L_0x555db7e2ae20;  alias, 1 drivers
S_0x555db728f280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72b55f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2aeb0 .functor XOR 1, L_0x555db7e2a9d0, L_0x555db7e2ad70, C4<0>, C4<0>;
L_0x555db7e2b040 .functor AND 1, L_0x555db7e2a9d0, L_0x555db7e2ad70, C4<1>, C4<1>;
v0x555db7730e90_0 .net "S", 0 0, L_0x555db7e2aeb0;  alias, 1 drivers
v0x555db7730630_0 .net "a", 0 0, L_0x555db7e2a9d0;  alias, 1 drivers
v0x555db77306f0_0 .net "b", 0 0, L_0x555db7e2ad70;  alias, 1 drivers
v0x555db772b150_0 .net "cout", 0 0, L_0x555db7e2b040;  alias, 1 drivers
S_0x555db727bb80 .scope module, "ins3" "karatsuba_4" 3 142, 3 107 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7e50830 .functor XOR 1, L_0x555db7e40340, L_0x555db7e42a20, C4<0>, C4<0>;
v0x555db703cbf0_0 .net "X", 3 0, L_0x555db7e26bf0;  alias, 1 drivers
v0x555db7035440_0 .net "Y", 3 0, L_0x555db7e2b6d0;  alias, 1 drivers
v0x555db7035510_0 .net "Z", 7 0, L_0x555db7e5bfd0;  alias, 1 drivers
L_0x7f49c55bf998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7035610_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55bf998;  1 drivers
v0x555db6fe65b0_0 .net *"_ivl_24", 0 0, L_0x555db7e50830;  1 drivers
L_0x7f49c55bfb90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db6fe66e0_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55bfb90;  1 drivers
L_0x7f49c55bfbd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6fe67c0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bfbd8;  1 drivers
L_0x7f49c55bfc20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6fdef60_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55bfc20;  1 drivers
L_0x7f49c55bfc68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db6fdf020_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55bfc68;  1 drivers
v0x555db6fdf100_0 .net "a", 1 0, L_0x555db7e3feb0;  1 drivers
v0x555db6faab10_0 .net "a_abs", 1 0, L_0x555db7e41450;  1 drivers
v0x555db6faac20_0 .net "b", 1 0, L_0x555db7e42590;  1 drivers
v0x555db6faad30_0 .net "b_abs", 1 0, L_0x555db7e43b30;  1 drivers
v0x555db6fa34c0_0 .net "c3", 0 0, L_0x555db7e58f30;  1 drivers
v0x555db6fa3560_0 .net "c4", 0 0, L_0x555db7e5c0e0;  1 drivers
v0x555db6fa3600_0 .net "neg_a", 0 0, L_0x555db7e40340;  1 drivers
v0x555db6fa36a0_0 .net "neg_b", 0 0, L_0x555db7e42a20;  1 drivers
v0x555db6e88b50_0 .net "temp", 7 0, L_0x555db7e58e20;  1 drivers
v0x555db6e88c40_0 .net "term1", 7 0, L_0x555db7e55630;  1 drivers
v0x555db6e813f0_0 .net "term2", 7 0, L_0x555db7e55720;  1 drivers
v0x555db6e814c0_0 .net "term3", 7 0, L_0x555db7e558d0;  1 drivers
v0x555db6e81590_0 .net "z0", 3 0, L_0x555db7e3edd0;  1 drivers
v0x555db6e81630_0 .net "z1_1", 4 0, L_0x555db7e508c0;  1 drivers
v0x555db6e32560_0 .net "z1_3", 3 0, L_0x555db7e4dce0;  1 drivers
v0x555db6e32650_0 .net "z1_3_pad", 4 0, L_0x555db7e4df50;  1 drivers
v0x555db6e32710_0 .net "z1_4", 4 0, L_0x555db7e50670;  1 drivers
v0x555db6e2af10_0 .net "z1_pad", 4 0, L_0x555db7e55470;  1 drivers
v0x555db6e2b020_0 .net "z2", 3 0, L_0x555db7e362c0;  1 drivers
L_0x555db7e364d0 .part L_0x555db7e26bf0, 2, 2;
L_0x555db7e36600 .part L_0x555db7e2b6d0, 2, 2;
L_0x555db7e3efe0 .part L_0x555db7e26bf0, 0, 2;
L_0x555db7e3f080 .part L_0x555db7e2b6d0, 0, 2;
L_0x555db7e41580 .part L_0x555db7e26bf0, 0, 2;
L_0x555db7e41620 .part L_0x555db7e26bf0, 2, 2;
L_0x555db7e43c60 .part L_0x555db7e2b6d0, 2, 2;
L_0x555db7e43d00 .part L_0x555db7e2b6d0, 0, 2;
L_0x555db7e4df50 .concat [ 4 1 0 0], L_0x555db7e4dce0, L_0x7f49c55bf998;
L_0x555db7e508c0 .functor MUXZ 5, L_0x555db7e4df50, L_0x555db7e50670, L_0x555db7e50830, C4<>;
L_0x555db7e55630 .concat [ 4 4 0 0], L_0x555db7e3edd0, L_0x7f49c55bfb90;
L_0x555db7e55720 .concat [ 2 5 1 0], L_0x7f49c55bfc20, L_0x555db7e55470, L_0x7f49c55bfbd8;
L_0x555db7e558d0 .concat [ 4 4 0 0], L_0x7f49c55bfc68, L_0x555db7e362c0;
S_0x555db7279450 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db76e3e40 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7e3ff50 .functor NOT 2, L_0x555db7e41620, C4<00>, C4<00>, C4<00>;
L_0x7f49c55bf3b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e40150 .functor BUFZ 1, L_0x7f49c55bf3b0, C4<0>, C4<0>, C4<0>;
L_0x555db7e40340 .functor NOT 1, L_0x555db7e40210, C4<0>, C4<0>, C4<0>;
v0x555db761a000_0 .net "D", 1 0, L_0x555db7e3feb0;  alias, 1 drivers
v0x555db7613920_0 .net *"_ivl_21", 0 0, L_0x555db7e40150;  1 drivers
v0x555db76139e0_0 .net "a", 1 0, L_0x555db7e41580;  1 drivers
v0x555db7613080_0 .net "abs_D", 1 0, L_0x555db7e41450;  alias, 1 drivers
v0x555db7613140_0 .net "b", 1 0, L_0x555db7e41620;  1 drivers
v0x555db7610950_0 .net "b_comp", 1 0, L_0x555db7e3ff50;  1 drivers
v0x555db760e220_0 .net "carry", 2 0, L_0x555db7e3ffc0;  1 drivers
v0x555db75fa920_0 .net "cin", 0 0, L_0x7f49c55bf3b0;  1 drivers
v0x555db75fa9e0_0 .net "is_pos", 0 0, L_0x555db7e40210;  1 drivers
v0x555db75fa080_0 .net "negative", 0 0, L_0x555db7e40340;  alias, 1 drivers
v0x555db75fa120_0 .net "twos", 1 0, L_0x555db7e412d0;  1 drivers
L_0x555db7e3f430 .part L_0x555db7e41580, 0, 1;
L_0x555db7e3f560 .part L_0x555db7e3ff50, 0, 1;
L_0x555db7e3f690 .part L_0x555db7e3ffc0, 0, 1;
L_0x555db7e3fb20 .part L_0x555db7e41580, 1, 1;
L_0x555db7e3fc50 .part L_0x555db7e3ff50, 1, 1;
L_0x555db7e3fd80 .part L_0x555db7e3ffc0, 1, 1;
L_0x555db7e3feb0 .concat8 [ 1 1 0 0], L_0x555db7e3f200, L_0x555db7e3f8a0;
L_0x555db7e3ffc0 .concat8 [ 1 1 1 0], L_0x555db7e40150, L_0x555db7e3f3c0, L_0x555db7e3fab0;
L_0x555db7e40210 .part L_0x555db7e3ffc0, 2, 1;
L_0x555db7e41450 .functor MUXZ 2, L_0x555db7e412d0, L_0x555db7e3feb0, L_0x555db7e40210, C4<>;
S_0x555db7276d20 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7279450;
 .timescale 0 0;
P_0x555db6fff0f0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7258730 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7276d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3f3c0 .functor OR 1, L_0x555db7e3f190, L_0x555db7e3f350, C4<0>, C4<0>;
v0x555db7691f90_0 .net "S", 0 0, L_0x555db7e3f200;  1 drivers
v0x555db7692050_0 .net "a", 0 0, L_0x555db7e3f430;  1 drivers
v0x555db76ab280_0 .net "b", 0 0, L_0x555db7e3f560;  1 drivers
v0x555db76ab320_0 .net "cin", 0 0, L_0x555db7e3f690;  1 drivers
v0x555db76aa9e0_0 .net "cout", 0 0, L_0x555db7e3f3c0;  1 drivers
v0x555db76a82b0_0 .net "cout1", 0 0, L_0x555db7e3f190;  1 drivers
v0x555db76a8350_0 .net "cout2", 0 0, L_0x555db7e3f350;  1 drivers
v0x555db76a5b80_0 .net "s1", 0 0, L_0x555db7e3f120;  1 drivers
S_0x555db7271180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7258730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3f120 .functor XOR 1, L_0x555db7e3f430, L_0x555db7e3f560, C4<0>, C4<0>;
L_0x555db7e3f190 .functor AND 1, L_0x555db7e3f430, L_0x555db7e3f560, C4<1>, C4<1>;
v0x555db76be9a0_0 .net "S", 0 0, L_0x555db7e3f120;  alias, 1 drivers
v0x555db76b5c80_0 .net "a", 0 0, L_0x555db7e3f430;  alias, 1 drivers
v0x555db76b5d40_0 .net "b", 0 0, L_0x555db7e3f560;  alias, 1 drivers
v0x555db76b53e0_0 .net "cout", 0 0, L_0x555db7e3f190;  alias, 1 drivers
S_0x555db726ea50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7258730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3f200 .functor XOR 1, L_0x555db7e3f690, L_0x555db7e3f120, C4<0>, C4<0>;
L_0x555db7e3f350 .functor AND 1, L_0x555db7e3f690, L_0x555db7e3f120, C4<1>, C4<1>;
v0x555db76b2cb0_0 .net "S", 0 0, L_0x555db7e3f200;  alias, 1 drivers
v0x555db76b0580_0 .net "a", 0 0, L_0x555db7e3f690;  alias, 1 drivers
v0x555db76b0640_0 .net "b", 0 0, L_0x555db7e3f120;  alias, 1 drivers
v0x555db76927f0_0 .net "cout", 0 0, L_0x555db7e3f350;  alias, 1 drivers
S_0x555db726c320 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7279450;
 .timescale 0 0;
P_0x555db76a5c70 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7264e50 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db726c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3fab0 .functor OR 1, L_0x555db7e3f830, L_0x555db7e3fa40, C4<0>, C4<0>;
v0x555db768a4b0_0 .net "S", 0 0, L_0x555db7e3f8a0;  1 drivers
v0x555db768a570_0 .net "a", 0 0, L_0x555db7e3fb20;  1 drivers
v0x555db7682e60_0 .net "b", 0 0, L_0x555db7e3fc50;  1 drivers
v0x555db76fdb40_0 .net "cin", 0 0, L_0x555db7e3fd80;  1 drivers
v0x555db76fd370_0 .net "cout", 0 0, L_0x555db7e3fab0;  1 drivers
v0x555db766e3e0_0 .net "cout1", 0 0, L_0x555db7e3f830;  1 drivers
v0x555db766e480_0 .net "cout2", 0 0, L_0x555db7e3fa40;  1 drivers
v0x555db7679290_0 .net "s1", 0 0, L_0x555db7e3f7c0;  1 drivers
S_0x555db725f110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7264e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3f7c0 .functor XOR 1, L_0x555db7e3fb20, L_0x555db7e3fc50, C4<0>, C4<0>;
L_0x555db7e3f830 .functor AND 1, L_0x555db7e3fb20, L_0x555db7e3fc50, C4<1>, C4<1>;
v0x555db769ef10_0 .net "S", 0 0, L_0x555db7e3f7c0;  alias, 1 drivers
v0x555db769efd0_0 .net "a", 0 0, L_0x555db7e3fb20;  alias, 1 drivers
v0x555db769e6b0_0 .net "b", 0 0, L_0x555db7e3fc50;  alias, 1 drivers
v0x555db769e770_0 .net "cout", 0 0, L_0x555db7e3f830;  alias, 1 drivers
S_0x555db72400e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7264e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3f8a0 .functor XOR 1, L_0x555db7e3fd80, L_0x555db7e3f7c0, C4<0>, C4<0>;
L_0x555db7e3fa40 .functor AND 1, L_0x555db7e3fd80, L_0x555db7e3f7c0, C4<1>, C4<1>;
v0x555db76991d0_0 .net "S", 0 0, L_0x555db7e3f8a0;  alias, 1 drivers
v0x555db7699290_0 .net "a", 0 0, L_0x555db7e3fd80;  alias, 1 drivers
v0x555db7698970_0 .net "b", 0 0, L_0x555db7e3f7c0;  alias, 1 drivers
v0x555db7698a10_0 .net "cout", 0 0, L_0x555db7e3fa40;  alias, 1 drivers
S_0x555db723d9b0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7279450;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db76fd460 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e40400 .functor NOT 2, L_0x555db7e3feb0, C4<00>, C4<00>, C4<00>;
v0x555db7621590_0 .net "cout", 0 0, L_0x555db7e413e0;  1 drivers
v0x555db7621630_0 .net "i", 1 0, L_0x555db7e3feb0;  alias, 1 drivers
v0x555db761ee60_0 .net "o", 1 0, L_0x555db7e412d0;  alias, 1 drivers
v0x555db761c730_0 .net "temp2", 1 0, L_0x555db7e40400;  1 drivers
S_0x555db723b280 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db723d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6fd9040 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bf368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e41370 .functor BUFZ 1, L_0x7f49c55bf368, C4<0>, C4<0>, C4<0>;
L_0x555db7e413e0 .functor BUFZ 1, L_0x555db7e40f20, C4<0>, C4<0>, C4<0>;
v0x555db762d960_0 .net "S", 1 0, L_0x555db7e412d0;  alias, 1 drivers
v0x555db762da20_0 .net "a", 1 0, L_0x555db7e40400;  alias, 1 drivers
L_0x7f49c55bf320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db762b230_0 .net "b", 1 0, L_0x7f49c55bf320;  1 drivers
v0x555db762b2f0 .array "carry", 0 2;
v0x555db762b2f0_0 .net v0x555db762b2f0 0, 0 0, L_0x555db7e41370; 1 drivers
v0x555db762b2f0_1 .net v0x555db762b2f0 1, 0 0, L_0x555db7e40920; 1 drivers
v0x555db762b2f0_2 .net v0x555db762b2f0 2, 0 0, L_0x555db7e40f20; 1 drivers
v0x555db7628b00_0 .net "cin", 0 0, L_0x7f49c55bf368;  1 drivers
v0x555db7621e50_0 .net "cout", 0 0, L_0x555db7e413e0;  alias, 1 drivers
L_0x555db7e40a20 .part L_0x555db7e40400, 0, 1;
L_0x555db7e40b50 .part L_0x7f49c55bf320, 0, 1;
L_0x555db7e40fe0 .part L_0x555db7e40400, 1, 1;
L_0x555db7e411a0 .part L_0x7f49c55bf320, 1, 1;
L_0x555db7e412d0 .concat8 [ 1 1 0 0], L_0x555db7e406d0, L_0x555db7e40d60;
S_0x555db721cc90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db723b280;
 .timescale 0 0;
P_0x555db6fce050 .param/l "i" 0 3 28, +C4<00>;
S_0x555db72356e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db721cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e40920 .functor OR 1, L_0x555db7e40610, L_0x555db7e40820, C4<0>, C4<0>;
v0x555db7646b40_0 .net "S", 0 0, L_0x555db7e406d0;  1 drivers
v0x555db7646c00_0 .net "a", 0 0, L_0x555db7e40a20;  1 drivers
v0x555db7644410_0 .net "b", 0 0, L_0x555db7e40b50;  1 drivers
v0x555db76444b0_0 .net "cin", 0 0, L_0x555db7e41370;  alias, 1 drivers
v0x555db7641ce0_0 .net "cout", 0 0, L_0x555db7e40920;  alias, 1 drivers
v0x555db763f5b0_0 .net "cout1", 0 0, L_0x555db7e40610;  1 drivers
v0x555db763f650_0 .net "cout2", 0 0, L_0x555db7e40820;  1 drivers
v0x555db763ce80_0 .net "s1", 0 0, L_0x555db7e40550;  1 drivers
S_0x555db7232fb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72356e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e40550 .functor XOR 1, L_0x555db7e40a20, L_0x555db7e40b50, C4<0>, C4<0>;
L_0x555db7e40610 .functor AND 1, L_0x555db7e40a20, L_0x555db7e40b50, C4<1>, C4<1>;
v0x555db7678a80_0 .net "S", 0 0, L_0x555db7e40550;  alias, 1 drivers
v0x555db7676350_0 .net "a", 0 0, L_0x555db7e40a20;  alias, 1 drivers
v0x555db7676410_0 .net "b", 0 0, L_0x555db7e40b50;  alias, 1 drivers
v0x555db7673c20_0 .net "cout", 0 0, L_0x555db7e40610;  alias, 1 drivers
S_0x555db7230880 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72356e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e406d0 .functor XOR 1, L_0x555db7e41370, L_0x555db7e40550, C4<0>, C4<0>;
L_0x555db7e40820 .functor AND 1, L_0x555db7e41370, L_0x555db7e40550, C4<1>, C4<1>;
v0x555db764c270_0 .net "S", 0 0, L_0x555db7e406d0;  alias, 1 drivers
v0x555db764b9a0_0 .net "a", 0 0, L_0x555db7e41370;  alias, 1 drivers
v0x555db764ba60_0 .net "b", 0 0, L_0x555db7e40550;  alias, 1 drivers
v0x555db7649270_0 .net "cout", 0 0, L_0x555db7e40820;  alias, 1 drivers
S_0x555db72293b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db723b280;
 .timescale 0 0;
P_0x555db7641dd0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7223670 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db72293b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e40f20 .functor OR 1, L_0x555db7e40cf0, L_0x555db7e40eb0, C4<0>, C4<0>;
v0x555db76004b0_0 .net "S", 0 0, L_0x555db7e40d60;  1 drivers
v0x555db7600550_0 .net "a", 0 0, L_0x555db7e40fe0;  1 drivers
v0x555db7637ef0_0 .net "b", 0 0, L_0x555db7e411a0;  1 drivers
v0x555db7637620_0 .net "cin", 0 0, L_0x555db7e40920;  alias, 1 drivers
v0x555db7634ef0_0 .net "cout", 0 0, L_0x555db7e40f20;  alias, 1 drivers
v0x555db76327c0_0 .net "cout1", 0 0, L_0x555db7e40cf0;  1 drivers
v0x555db7632860_0 .net "cout2", 0 0, L_0x555db7e40eb0;  1 drivers
v0x555db7630090_0 .net "s1", 0 0, L_0x555db7e40c80;  1 drivers
S_0x555db7288070 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7223670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e40c80 .functor XOR 1, L_0x555db7e40fe0, L_0x555db7e411a0, C4<0>, C4<0>;
L_0x555db7e40cf0 .functor AND 1, L_0x555db7e40fe0, L_0x555db7e411a0, C4<1>, C4<1>;
v0x555db7608300_0 .net "S", 0 0, L_0x555db7e40c80;  alias, 1 drivers
v0x555db76083c0_0 .net "a", 0 0, L_0x555db7e40fe0;  alias, 1 drivers
v0x555db7607a40_0 .net "b", 0 0, L_0x555db7e411a0;  alias, 1 drivers
v0x555db7607b00_0 .net "cout", 0 0, L_0x555db7e40cf0;  alias, 1 drivers
S_0x555db7281d30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7223670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e40d60 .functor XOR 1, L_0x555db7e40920, L_0x555db7e40c80, C4<0>, C4<0>;
L_0x555db7e40eb0 .functor AND 1, L_0x555db7e40920, L_0x555db7e40c80, C4<1>, C4<1>;
v0x555db7605310_0 .net "S", 0 0, L_0x555db7e40d60;  alias, 1 drivers
v0x555db76053d0_0 .net "a", 0 0, L_0x555db7e40920;  alias, 1 drivers
v0x555db7602be0_0 .net "b", 0 0, L_0x555db7e40c80;  alias, 1 drivers
v0x555db7602c80_0 .net "cout", 0 0, L_0x555db7e40eb0;  alias, 1 drivers
S_0x555db7203780 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7e30080 .functor XOR 1, L_0x555db7e2caf0, L_0x555db7e2df40, C4<0>, C4<0>;
v0x555db726ece0_0 .net "X", 1 0, L_0x555db7e364d0;  1 drivers
v0x555db726c5b0_0 .net "Y", 1 0, L_0x555db7e36600;  1 drivers
v0x555db7265940_0 .net "Z", 3 0, L_0x555db7e362c0;  alias, 1 drivers
v0x555db72650e0_0 .net *"_ivl_20", 0 0, L_0x555db7e30080;  1 drivers
L_0x7f49c55becf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db72651a0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55becf0;  1 drivers
L_0x7f49c55bed38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db725fc00_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bed38;  1 drivers
L_0x7f49c55bed80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db725f3a0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bed80;  1 drivers
L_0x7f49c55bedc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7250ee0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bedc8;  1 drivers
v0x555db7249890_0 .net "a", 0 0, L_0x555db7e2c4b0;  1 drivers
v0x555db7249930_0 .net "a_abs", 0 0, L_0x555db7e2d390;  1 drivers
v0x555db7240c10_0 .net "b", 0 0, L_0x555db7e2d900;  1 drivers
v0x555db7240cb0_0 .net "b_abs", 0 0, L_0x555db7e2e7e0;  1 drivers
v0x555db7240370_0 .net "c1", 0 0, L_0x555db7e313c0;  1 drivers
v0x555db723dc40_0 .net "c2", 0 0, L_0x555db7e32570;  1 drivers
v0x555db723dce0_0 .net "c3", 0 0, L_0x555db7e34840;  1 drivers
v0x555db723b510_0 .net "c4", 0 0, L_0x555db7e36460;  1 drivers
v0x555db723b5b0_0 .net "neg_a", 0 0, L_0x555db7e2caf0;  1 drivers
v0x555db721cf20_0 .net "neg_b", 0 0, L_0x555db7e2df40;  1 drivers
v0x555db721cfc0_0 .net "temp", 3 0, L_0x555db7e34710;  1 drivers
v0x555db7236210_0 .net "term1", 3 0, L_0x555db7e32600;  1 drivers
v0x555db72362b0_0 .net "term2", 3 0, L_0x555db7e326a0;  1 drivers
v0x555db7235970_0 .net "term3", 3 0, L_0x555db7e327e0;  1 drivers
v0x555db7233240_0 .net "z0", 1 0, L_0x555db7e2bea0;  1 drivers
v0x555db7230b10_0 .net "z1", 1 0, L_0x555db7e32390;  1 drivers
v0x555db7230bb0_0 .net "z1_1", 1 0, L_0x555db7e30110;  1 drivers
v0x555db7229ea0_0 .net "z1_2", 1 0, L_0x555db7e31290;  1 drivers
v0x555db7229640_0 .net "z1_3", 1 0, L_0x555db7e2eca0;  1 drivers
v0x555db7224160_0 .net "z1_4", 1 0, L_0x555db7e2fec0;  1 drivers
v0x555db7223900_0 .net "z2", 1 0, L_0x555db7e2bb60;  1 drivers
L_0x555db7e2bc50 .part L_0x555db7e364d0, 1, 1;
L_0x555db7e2bd40 .part L_0x555db7e36600, 1, 1;
L_0x555db7e2bfe0 .part L_0x555db7e364d0, 0, 1;
L_0x555db7e2c120 .part L_0x555db7e36600, 0, 1;
L_0x555db7e2d430 .part L_0x555db7e364d0, 0, 1;
L_0x555db7e2d4d0 .part L_0x555db7e364d0, 1, 1;
L_0x555db7e2e880 .part L_0x555db7e36600, 1, 1;
L_0x555db7e2e920 .part L_0x555db7e36600, 0, 1;
L_0x555db7e30110 .functor MUXZ 2, L_0x555db7e2eca0, L_0x555db7e2fec0, L_0x555db7e30080, C4<>;
L_0x555db7e32600 .concat [ 2 2 0 0], L_0x555db7e2bea0, L_0x7f49c55becf0;
L_0x555db7e326a0 .concat [ 1 2 1 0], L_0x7f49c55bed80, L_0x555db7e32390, L_0x7f49c55bed38;
L_0x555db7e327e0 .concat [ 2 2 0 0], L_0x7f49c55bedc8, L_0x555db7e2bb60;
S_0x555db7201050 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7630180 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e2c840 .functor NOT 1, L_0x555db7e2d4d0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55beab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e2c990 .functor BUFZ 1, L_0x7f49c55beab0, C4<0>, C4<0>, C4<0>;
L_0x555db7e2caf0 .functor NOT 1, L_0x555db7e2ca50, C4<0>, C4<0>, C4<0>;
v0x555db7578c70_0 .net "D", 0 0, L_0x555db7e2c4b0;  alias, 1 drivers
v0x555db7578d30_0 .net *"_ivl_9", 0 0, L_0x555db7e2c990;  1 drivers
v0x555db7571620_0 .net "a", 0 0, L_0x555db7e2d430;  1 drivers
v0x555db75689a0_0 .net "abs_D", 0 0, L_0x555db7e2d390;  alias, 1 drivers
v0x555db7568100_0 .net "b", 0 0, L_0x555db7e2d4d0;  1 drivers
v0x555db75659d0_0 .net "b_comp", 0 0, L_0x555db7e2c840;  1 drivers
v0x555db75632a0_0 .net "carry", 1 0, L_0x555db7e2c8d0;  1 drivers
v0x555db7545510_0 .net "cin", 0 0, L_0x7f49c55beab0;  1 drivers
v0x555db75455d0_0 .net "is_pos", 0 0, L_0x555db7e2ca50;  1 drivers
v0x555db7544cb0_0 .net "negative", 0 0, L_0x555db7e2caf0;  alias, 1 drivers
v0x555db7544d70_0 .net "twos", 0 0, L_0x555db7e2cf10;  1 drivers
L_0x555db7e2c710 .part L_0x555db7e2c8d0, 0, 1;
L_0x555db7e2c8d0 .concat8 [ 1 1 0 0], L_0x555db7e2c990, L_0x555db7e2c680;
L_0x555db7e2ca50 .part L_0x555db7e2c8d0, 1, 1;
L_0x555db7e2d390 .functor MUXZ 1, L_0x555db7e2cf10, L_0x555db7e2c4b0, L_0x555db7e2ca50, C4<>;
S_0x555db71fe920 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7201050;
 .timescale 0 0;
P_0x555db6f9f200 .param/l "i" 0 3 50, +C4<00>;
S_0x555db71f8920 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db71fe920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2c680 .functor OR 1, L_0x555db7e2c2d0, L_0x555db7e2c5f0, C4<0>, C4<0>;
v0x555db75ecf50_0 .net "S", 0 0, L_0x555db7e2c4b0;  alias, 1 drivers
v0x555db75ed010_0 .net "a", 0 0, L_0x555db7e2d430;  alias, 1 drivers
v0x555db75ea820_0 .net "b", 0 0, L_0x555db7e2c840;  alias, 1 drivers
v0x555db75e3bb0_0 .net "cin", 0 0, L_0x555db7e2c710;  1 drivers
v0x555db75e3350_0 .net "cout", 0 0, L_0x555db7e2c680;  1 drivers
v0x555db75dde70_0 .net "cout1", 0 0, L_0x555db7e2c2d0;  1 drivers
v0x555db75ddf10_0 .net "cout2", 0 0, L_0x555db7e2c5f0;  1 drivers
v0x555db75dd610_0 .net "s1", 0 0, L_0x555db7e2c260;  1 drivers
S_0x555db71d66a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71f8920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2c260 .functor XOR 1, L_0x555db7e2d430, L_0x555db7e2c840, C4<0>, C4<0>;
L_0x555db7e2c2d0 .functor AND 1, L_0x555db7e2d430, L_0x555db7e2c840, C4<1>, C4<1>;
v0x555db75f79f0_0 .net "S", 0 0, L_0x555db7e2c260;  alias, 1 drivers
v0x555db75f5220_0 .net "a", 0 0, L_0x555db7e2d430;  alias, 1 drivers
v0x555db75f52e0_0 .net "b", 0 0, L_0x555db7e2c840;  alias, 1 drivers
v0x555db75d7490_0 .net "cout", 0 0, L_0x555db7e2c2d0;  alias, 1 drivers
S_0x555db71d3f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71f8920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2c4b0 .functor XOR 1, L_0x555db7e2c710, L_0x555db7e2c260, C4<0>, C4<0>;
L_0x555db7e2c5f0 .functor AND 1, L_0x555db7e2c710, L_0x555db7e2c260, C4<1>, C4<1>;
v0x555db75d6c30_0 .net "S", 0 0, L_0x555db7e2c4b0;  alias, 1 drivers
v0x555db75eff20_0 .net "a", 0 0, L_0x555db7e2c710;  alias, 1 drivers
v0x555db75effe0_0 .net "b", 0 0, L_0x555db7e2c260;  alias, 1 drivers
v0x555db75ef680_0 .net "cout", 0 0, L_0x555db7e2c5f0;  alias, 1 drivers
S_0x555db71d1840 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7201050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db75e3440 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e2cc00 .functor NOT 1, L_0x555db7e2c4b0, C4<0>, C4<0>, C4<0>;
v0x555db7587990_0 .net "cout", 0 0, L_0x555db7e2d2b0;  1 drivers
v0x555db7587a30_0 .net "i", 0 0, L_0x555db7e2c4b0;  alias, 1 drivers
v0x555db7587130_0 .net "o", 0 0, L_0x555db7e2cf10;  alias, 1 drivers
v0x555db75871d0_0 .net "temp2", 0 0, L_0x555db7e2cc00;  1 drivers
S_0x555db71cf110 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db71d1840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db71ebc00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bea68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e2d220 .functor BUFZ 1, L_0x7f49c55bea68, C4<0>, C4<0>, C4<0>;
L_0x555db7e2d2b0 .functor BUFZ 1, L_0x555db7e2d170, C4<0>, C4<0>, C4<0>;
v0x555db75991a0_0 .net "S", 0 0, L_0x555db7e2cf10;  alias, 1 drivers
v0x555db7596a70_0 .net "a", 0 0, L_0x555db7e2cc00;  alias, 1 drivers
L_0x7f49c55bea20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7594340_0 .net "b", 0 0, L_0x7f49c55bea20;  1 drivers
v0x555db758d6d0 .array "carry", 0 1;
v0x555db758d6d0_0 .net v0x555db758d6d0 0, 0 0, L_0x555db7e2d220; 1 drivers
v0x555db758d6d0_1 .net v0x555db758d6d0 1, 0 0, L_0x555db7e2d170; 1 drivers
v0x555db758ce70_0 .net "cin", 0 0, L_0x7f49c55bea68;  1 drivers
v0x555db758cf10_0 .net "cout", 0 0, L_0x555db7e2d2b0;  alias, 1 drivers
S_0x555db71cc9e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db71cf110;
 .timescale 0 0;
P_0x555db71e45b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db71ca2b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71cc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2d170 .functor OR 1, L_0x555db7e2cdf0, L_0x555db7e2d050, C4<0>, C4<0>;
v0x555db75a1470_0 .net "S", 0 0, L_0x555db7e2cf10;  alias, 1 drivers
v0x555db75a1530_0 .net "a", 0 0, L_0x555db7e2cc00;  alias, 1 drivers
v0x555db759ed40_0 .net "b", 0 0, L_0x7f49c55bea20;  alias, 1 drivers
v0x555db759ede0_0 .net "cin", 0 0, L_0x555db7e2d220;  alias, 1 drivers
v0x555db7580fb0_0 .net "cout", 0 0, L_0x555db7e2d170;  alias, 1 drivers
v0x555db7580750_0 .net "cout1", 0 0, L_0x555db7e2cdf0;  1 drivers
v0x555db75807f0_0 .net "cout2", 0 0, L_0x555db7e2d050;  1 drivers
v0x555db7599a40_0 .net "s1", 0 0, L_0x555db7e2cd40;  1 drivers
S_0x555db71c7b80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71ca2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2cd40 .functor XOR 1, L_0x555db7e2cc00, L_0x7f49c55bea20, C4<0>, C4<0>;
L_0x555db7e2cdf0 .functor AND 1, L_0x555db7e2cc00, L_0x7f49c55bea20, C4<1>, C4<1>;
v0x555db75cf150_0 .net "S", 0 0, L_0x555db7e2cd40;  alias, 1 drivers
v0x555db75c7b00_0 .net "a", 0 0, L_0x555db7e2cc00;  alias, 1 drivers
v0x555db75c7bc0_0 .net "b", 0 0, L_0x7f49c55bea20;  alias, 1 drivers
v0x555db75bddb0_0 .net "cout", 0 0, L_0x555db7e2cdf0;  alias, 1 drivers
S_0x555db7192740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71ca2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2cf10 .functor XOR 1, L_0x555db7e2d220, L_0x555db7e2cd40, C4<0>, C4<0>;
L_0x555db7e2d050 .functor AND 1, L_0x555db7e2d220, L_0x555db7e2cd40, C4<1>, C4<1>;
v0x555db75bd5e0_0 .net "S", 0 0, L_0x555db7e2cf10;  alias, 1 drivers
v0x555db75a4440_0 .net "a", 0 0, L_0x555db7e2d220;  alias, 1 drivers
v0x555db75a4500_0 .net "b", 0 0, L_0x555db7e2cd40;  alias, 1 drivers
v0x555db75a3ba0_0 .net "cout", 0 0, L_0x555db7e2d050;  alias, 1 drivers
S_0x555db7190010 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e2bad0 .functor AND 1, L_0x555db7e2bc50, L_0x555db7e2bd40, C4<1>, C4<1>;
v0x555db755dfa0_0 .net "X", 0 0, L_0x555db7e2bc50;  1 drivers
v0x555db755d700_0 .net "Y", 0 0, L_0x555db7e2bd40;  1 drivers
v0x555db755d7c0_0 .net "Z", 1 0, L_0x555db7e2bb60;  alias, 1 drivers
L_0x7f49c55be990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db755afd0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55be990;  1 drivers
v0x555db75588a0_0 .net "z", 0 0, L_0x555db7e2bad0;  1 drivers
L_0x555db7e2bb60 .concat [ 1 1 0 0], L_0x555db7e2bad0, L_0x7f49c55be990;
S_0x555db718d8e0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e2be30 .functor AND 1, L_0x555db7e2bfe0, L_0x555db7e2c120, C4<1>, C4<1>;
v0x555db7551c30_0 .net "X", 0 0, L_0x555db7e2bfe0;  1 drivers
v0x555db7551cd0_0 .net "Y", 0 0, L_0x555db7e2c120;  1 drivers
v0x555db75513d0_0 .net "Z", 1 0, L_0x555db7e2bea0;  alias, 1 drivers
L_0x7f49c55be9d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7551470_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55be9d8;  1 drivers
v0x555db754bef0_0 .net "z", 0 0, L_0x555db7e2be30;  1 drivers
L_0x555db7e2bea0 .concat [ 1 1 0 0], L_0x555db7e2be30, L_0x7f49c55be9d8;
S_0x555db718b1b0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7596b60 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e2dc90 .functor NOT 1, L_0x555db7e2e920, C4<0>, C4<0>, C4<0>;
L_0x7f49c55beb88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e2dde0 .functor BUFZ 1, L_0x7f49c55beb88, C4<0>, C4<0>, C4<0>;
L_0x555db7e2df40 .functor NOT 1, L_0x555db7e2dea0, C4<0>, C4<0>, C4<0>;
v0x555db74ffac0_0 .net "D", 0 0, L_0x555db7e2d900;  alias, 1 drivers
v0x555db74ffb80_0 .net *"_ivl_9", 0 0, L_0x555db7e2dde0;  1 drivers
v0x555db74fd390_0 .net "a", 0 0, L_0x555db7e2e880;  1 drivers
v0x555db74fac60_0 .net "abs_D", 0 0, L_0x555db7e2e7e0;  alias, 1 drivers
v0x555db74f4580_0 .net "b", 0 0, L_0x555db7e2e920;  1 drivers
v0x555db74f3ce0_0 .net "b_comp", 0 0, L_0x555db7e2dc90;  1 drivers
v0x555db74f15b0_0 .net "carry", 1 0, L_0x555db7e2dd20;  1 drivers
v0x555db74eee80_0 .net "cin", 0 0, L_0x7f49c55beb88;  1 drivers
v0x555db74eef40_0 .net "is_pos", 0 0, L_0x555db7e2dea0;  1 drivers
v0x555db74db580_0 .net "negative", 0 0, L_0x555db7e2df40;  alias, 1 drivers
v0x555db74db640_0 .net "twos", 0 0, L_0x555db7e2e360;  1 drivers
L_0x555db7e2db60 .part L_0x555db7e2dd20, 0, 1;
L_0x555db7e2dd20 .concat8 [ 1 1 0 0], L_0x555db7e2dde0, L_0x555db7e2dad0;
L_0x555db7e2dea0 .part L_0x555db7e2dd20, 1, 1;
L_0x555db7e2e7e0 .functor MUXZ 1, L_0x555db7e2e360, L_0x555db7e2d900, L_0x555db7e2dea0, C4<>;
S_0x555db71c2320 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db718b1b0;
 .timescale 0 0;
P_0x555db6f92bd0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db71bfbf0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db71c2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2dad0 .functor OR 1, L_0x555db7e2d700, L_0x555db7e2da40, C4<0>, C4<0>;
v0x555db752ced0_0 .net "S", 0 0, L_0x555db7e2d900;  alias, 1 drivers
v0x555db752cf90_0 .net "a", 0 0, L_0x555db7e2e880;  alias, 1 drivers
v0x555db752c600_0 .net "b", 0 0, L_0x555db7e2dc90;  alias, 1 drivers
v0x555db752c6a0_0 .net "cin", 0 0, L_0x555db7e2db60;  1 drivers
v0x555db7529ed0_0 .net "cout", 0 0, L_0x555db7e2dad0;  1 drivers
v0x555db75277a0_0 .net "cout1", 0 0, L_0x555db7e2d700;  1 drivers
v0x555db7527840_0 .net "cout2", 0 0, L_0x555db7e2da40;  1 drivers
v0x555db7525070_0 .net "s1", 0 0, L_0x555db7e2d650;  1 drivers
S_0x555db71bd4c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71bfbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2d650 .functor XOR 1, L_0x555db7e2e880, L_0x555db7e2dc90, C4<0>, C4<0>;
L_0x555db7e2d700 .functor AND 1, L_0x555db7e2e880, L_0x555db7e2dc90, C4<1>, C4<1>;
v0x555db754b730_0 .net "S", 0 0, L_0x555db7e2d650;  alias, 1 drivers
v0x555db753d1d0_0 .net "a", 0 0, L_0x555db7e2e880;  alias, 1 drivers
v0x555db753d290_0 .net "b", 0 0, L_0x555db7e2dc90;  alias, 1 drivers
v0x555db7535b80_0 .net "cout", 0 0, L_0x555db7e2d700;  alias, 1 drivers
S_0x555db71bad90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71bfbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2d900 .functor XOR 1, L_0x555db7e2db60, L_0x555db7e2d650, C4<0>, C4<0>;
L_0x555db7e2da40 .functor AND 1, L_0x555db7e2db60, L_0x555db7e2d650, C4<1>, C4<1>;
v0x555db75b0860_0 .net "S", 0 0, L_0x555db7e2d900;  alias, 1 drivers
v0x555db75b0920_0 .net "a", 0 0, L_0x555db7e2db60;  alias, 1 drivers
v0x555db75b0090_0 .net "b", 0 0, L_0x555db7e2d650;  alias, 1 drivers
v0x555db75b0130_0 .net "cout", 0 0, L_0x555db7e2da40;  alias, 1 drivers
S_0x555db71b8660 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db718b1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7525160 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e2e050 .functor NOT 1, L_0x555db7e2d900, C4<0>, C4<0>, C4<0>;
v0x555db7502ab0_0 .net "cout", 0 0, L_0x555db7e2e700;  1 drivers
v0x555db7502b50_0 .net "i", 0 0, L_0x555db7e2d900;  alias, 1 drivers
v0x555db75021f0_0 .net "o", 0 0, L_0x555db7e2e360;  alias, 1 drivers
v0x555db7502290_0 .net "temp2", 0 0, L_0x555db7e2e050;  1 drivers
S_0x555db71b5f30 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db71b8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f7cb20 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55beb40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e2e670 .functor BUFZ 1, L_0x7f49c55beb40, C4<0>, C4<0>, C4<0>;
L_0x555db7e2e700 .functor BUFZ 1, L_0x555db7e2e5c0, C4<0>, C4<0>, C4<0>;
v0x555db7513420_0 .net "S", 0 0, L_0x555db7e2e360;  alias, 1 drivers
v0x555db7510cf0_0 .net "a", 0 0, L_0x555db7e2e050;  alias, 1 drivers
L_0x7f49c55beaf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db750e5c0_0 .net "b", 0 0, L_0x7f49c55beaf8;  1 drivers
v0x555db750be90 .array "carry", 0 1;
v0x555db750be90_0 .net v0x555db750be90 0, 0 0, L_0x555db7e2e670; 1 drivers
v0x555db750be90_1 .net v0x555db750be90 1, 0 0, L_0x555db7e2e5c0; 1 drivers
v0x555db7509760_0 .net "cin", 0 0, L_0x7f49c55beb40;  1 drivers
v0x555db7509800_0 .net "cout", 0 0, L_0x555db7e2e700;  alias, 1 drivers
S_0x555db71b3800 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db71b5f30;
 .timescale 0 0;
P_0x555db6f75590 .param/l "i" 0 3 28, +C4<00>;
S_0x555db71ac290 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71b3800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2e5c0 .functor OR 1, L_0x555db7e2e240, L_0x555db7e2e4a0, C4<0>, C4<0>;
v0x555db74e3840_0 .net "S", 0 0, L_0x555db7e2e360;  alias, 1 drivers
v0x555db74e3900_0 .net "a", 0 0, L_0x555db7e2e050;  alias, 1 drivers
v0x555db74e1110_0 .net "b", 0 0, L_0x7f49c55beaf8;  alias, 1 drivers
v0x555db74e11b0_0 .net "cin", 0 0, L_0x555db7e2e670;  alias, 1 drivers
v0x555db7518b50_0 .net "cout", 0 0, L_0x555db7e2e5c0;  alias, 1 drivers
v0x555db7518280_0 .net "cout1", 0 0, L_0x555db7e2e240;  1 drivers
v0x555db7518320_0 .net "cout2", 0 0, L_0x555db7e2e4a0;  1 drivers
v0x555db7515b50_0 .net "s1", 0 0, L_0x555db7e2e190;  1 drivers
S_0x555db71a9b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71ac290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2e190 .functor XOR 1, L_0x555db7e2e050, L_0x7f49c55beaf8, C4<0>, C4<0>;
L_0x555db7e2e240 .functor AND 1, L_0x555db7e2e050, L_0x7f49c55beaf8, C4<1>, C4<1>;
v0x555db7522940_0 .net "S", 0 0, L_0x555db7e2e190;  alias, 1 drivers
v0x555db7520210_0 .net "a", 0 0, L_0x555db7e2e050;  alias, 1 drivers
v0x555db75202d0_0 .net "b", 0 0, L_0x7f49c55beaf8;  alias, 1 drivers
v0x555db751dae0_0 .net "cout", 0 0, L_0x555db7e2e240;  alias, 1 drivers
S_0x555db71a7430 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71ac290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2e360 .functor XOR 1, L_0x555db7e2e670, L_0x555db7e2e190, C4<0>, C4<0>;
L_0x555db7e2e4a0 .functor AND 1, L_0x555db7e2e670, L_0x555db7e2e190, C4<1>, C4<1>;
v0x555db74e8f60_0 .net "S", 0 0, L_0x555db7e2e360;  alias, 1 drivers
v0x555db74e86a0_0 .net "a", 0 0, L_0x555db7e2e670;  alias, 1 drivers
v0x555db74e8760_0 .net "b", 0 0, L_0x555db7e2e190;  alias, 1 drivers
v0x555db74e5f70_0 .net "cout", 0 0, L_0x555db7e2e4a0;  alias, 1 drivers
S_0x555db71a4d00 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e2eaf0 .functor AND 1, L_0x555db7e2d390, L_0x555db7e2e7e0, C4<1>, C4<1>;
v0x555db74dace0_0 .net "X", 0 0, L_0x555db7e2d390;  alias, 1 drivers
v0x555db74dada0_0 .net "Y", 0 0, L_0x555db7e2e7e0;  alias, 1 drivers
v0x555db74d85b0_0 .net "Z", 1 0, L_0x555db7e2eca0;  alias, 1 drivers
L_0x7f49c55bebd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db74d8650_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bebd0;  1 drivers
v0x555db74d5e80_0 .net "z", 0 0, L_0x555db7e2eaf0;  1 drivers
L_0x555db7e2eca0 .concat [ 1 1 0 0], L_0x555db7e2eaf0, L_0x7f49c55bebd0;
S_0x555db719dd80 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7515c40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55beca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e31330 .functor BUFZ 1, L_0x7f49c55beca8, C4<0>, C4<0>, C4<0>;
L_0x555db7e313c0 .functor BUFZ 1, L_0x555db7e30f80, C4<0>, C4<0>, C4<0>;
v0x555db74613b0_0 .net "S", 1 0, L_0x555db7e31290;  alias, 1 drivers
v0x555db747a6a0_0 .net "a", 1 0, L_0x555db7e2bea0;  alias, 1 drivers
v0x555db747a760_0 .net "b", 1 0, L_0x555db7e2bb60;  alias, 1 drivers
v0x555db7479e00 .array "carry", 0 2;
v0x555db7479e00_0 .net v0x555db7479e00 0, 0 0, L_0x555db7e31330; 1 drivers
v0x555db7479e00_1 .net v0x555db7479e00 1, 0 0, L_0x555db7e30790; 1 drivers
v0x555db7479e00_2 .net v0x555db7479e00 2, 0 0, L_0x555db7e30f80; 1 drivers
v0x555db74776d0_0 .net "cin", 0 0, L_0x7f49c55beca8;  1 drivers
v0x555db7474fa0_0 .net "cout", 0 0, L_0x555db7e313c0;  alias, 1 drivers
L_0x555db7e308d0 .part L_0x555db7e2bea0, 0, 1;
L_0x555db7e30ab0 .part L_0x555db7e2bb60, 0, 1;
L_0x555db7e31030 .part L_0x555db7e2bea0, 1, 1;
L_0x555db7e31160 .part L_0x555db7e2bb60, 1, 1;
L_0x555db7e31290 .concat8 [ 1 1 0 0], L_0x555db7e304e0, L_0x555db7e30db0;
S_0x555db719b650 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db719dd80;
 .timescale 0 0;
P_0x555db750e6b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7198f20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db719b650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e30790 .functor OR 1, L_0x555db7e30400, L_0x555db7e30670, C4<0>, C4<0>;
v0x555db74cdbb0_0 .net "S", 0 0, L_0x555db7e304e0;  1 drivers
v0x555db74cdc70_0 .net "a", 0 0, L_0x555db7e308d0;  1 drivers
v0x555db74cb480_0 .net "b", 0 0, L_0x555db7e30ab0;  1 drivers
v0x555db74cb520_0 .net "cin", 0 0, L_0x555db7e31330;  alias, 1 drivers
v0x555db74c4810_0 .net "cout", 0 0, L_0x555db7e30790;  alias, 1 drivers
v0x555db74c3fb0_0 .net "cout1", 0 0, L_0x555db7e30400;  1 drivers
v0x555db74c4050_0 .net "cout2", 0 0, L_0x555db7e30670;  1 drivers
v0x555db74bead0_0 .net "s1", 0 0, L_0x555db7e30300;  1 drivers
S_0x555db7184d80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7198f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e30300 .functor XOR 1, L_0x555db7e308d0, L_0x555db7e30ab0, C4<0>, C4<0>;
L_0x555db7e30400 .functor AND 1, L_0x555db7e308d0, L_0x555db7e30ab0, C4<1>, C4<1>;
v0x555db74b80f0_0 .net "S", 0 0, L_0x555db7e30300;  alias, 1 drivers
v0x555db74b8190_0 .net "a", 0 0, L_0x555db7e308d0;  alias, 1 drivers
v0x555db74b7890_0 .net "b", 0 0, L_0x555db7e30ab0;  alias, 1 drivers
v0x555db74b7930_0 .net "cout", 0 0, L_0x555db7e30400;  alias, 1 drivers
S_0x555db7182650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7198f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e304e0 .functor XOR 1, L_0x555db7e31330, L_0x555db7e30300, C4<0>, C4<0>;
L_0x555db7e30670 .functor AND 1, L_0x555db7e31330, L_0x555db7e30300, C4<1>, C4<1>;
v0x555db74d0b80_0 .net "S", 0 0, L_0x555db7e304e0;  alias, 1 drivers
v0x555db74d0c40_0 .net "a", 0 0, L_0x555db7e31330;  alias, 1 drivers
v0x555db74d02e0_0 .net "b", 0 0, L_0x555db7e30300;  alias, 1 drivers
v0x555db74d0380_0 .net "cout", 0 0, L_0x555db7e30670;  alias, 1 drivers
S_0x555db717ff20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db719dd80;
 .timescale 0 0;
P_0x555db74bebc0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7161930 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db717ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e30f80 .functor OR 1, L_0x555db7e30d20, L_0x555db7e30ef0, C4<0>, C4<0>;
v0x555db749e240_0 .net "S", 0 0, L_0x555db7e30db0;  1 drivers
v0x555db749e300_0 .net "a", 0 0, L_0x555db7e31030;  1 drivers
v0x555db74850a0_0 .net "b", 0 0, L_0x555db7e31160;  1 drivers
v0x555db7484800_0 .net "cin", 0 0, L_0x555db7e30790;  alias, 1 drivers
v0x555db74820d0_0 .net "cout", 0 0, L_0x555db7e30f80;  alias, 1 drivers
v0x555db747f9a0_0 .net "cout1", 0 0, L_0x555db7e30d20;  1 drivers
v0x555db747fa40_0 .net "cout2", 0 0, L_0x555db7e30ef0;  1 drivers
v0x555db7461c10_0 .net "s1", 0 0, L_0x555db7e30c70;  1 drivers
S_0x555db717a380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7161930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e30c70 .functor XOR 1, L_0x555db7e31030, L_0x555db7e31160, C4<0>, C4<0>;
L_0x555db7e30d20 .functor AND 1, L_0x555db7e31030, L_0x555db7e31160, C4<1>, C4<1>;
v0x555db74be270_0 .net "S", 0 0, L_0x555db7e30c70;  alias, 1 drivers
v0x555db74be330_0 .net "a", 0 0, L_0x555db7e31030;  alias, 1 drivers
v0x555db74afdb0_0 .net "b", 0 0, L_0x555db7e31160;  alias, 1 drivers
v0x555db74afe70_0 .net "cout", 0 0, L_0x555db7e30d20;  alias, 1 drivers
S_0x555db7177c50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7161930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e30db0 .functor XOR 1, L_0x555db7e30790, L_0x555db7e30c70, C4<0>, C4<0>;
L_0x555db7e30ef0 .functor AND 1, L_0x555db7e30790, L_0x555db7e30c70, C4<1>, C4<1>;
v0x555db74a8760_0 .net "S", 0 0, L_0x555db7e30db0;  alias, 1 drivers
v0x555db74a8820_0 .net "a", 0 0, L_0x555db7e30790;  alias, 1 drivers
v0x555db749ea10_0 .net "b", 0 0, L_0x555db7e30c70;  alias, 1 drivers
v0x555db749eab0_0 .net "cout", 0 0, L_0x555db7e30ef0;  alias, 1 drivers
S_0x555db7175520 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db74848f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7e32430 .functor BUFZ 1, L_0x555db7e313c0, C4<0>, C4<0>, C4<0>;
L_0x555db7e32570 .functor BUFZ 1, L_0x555db7e31ff0, C4<0>, C4<0>, C4<0>;
v0x555db74167e0_0 .net "S", 1 0, L_0x555db7e32390;  alias, 1 drivers
v0x555db74168a0_0 .net "a", 1 0, L_0x555db7e31290;  alias, 1 drivers
v0x555db74914c0_0 .net "b", 1 0, L_0x555db7e30110;  alias, 1 drivers
v0x555db7490cf0 .array "carry", 0 2;
v0x555db7490cf0_0 .net v0x555db7490cf0 0, 0 0, L_0x555db7e32430; 1 drivers
v0x555db7490cf0_1 .net v0x555db7490cf0 1, 0 0, L_0x555db7e31890; 1 drivers
v0x555db7490cf0_2 .net v0x555db7490cf0 2, 0 0, L_0x555db7e31ff0; 1 drivers
v0x555db7657410_0 .net "cin", 0 0, L_0x555db7e313c0;  alias, 1 drivers
v0x555db76622c0_0 .net "cout", 0 0, L_0x555db7e32570;  alias, 1 drivers
L_0x555db7e319d0 .part L_0x555db7e31290, 0, 1;
L_0x555db7e31bb0 .part L_0x555db7e30110, 0, 1;
L_0x555db7e320a0 .part L_0x555db7e31290, 1, 1;
L_0x555db7e321d0 .part L_0x555db7e30110, 1, 1;
L_0x555db7e32390 .concat8 [ 1 1 0 0], L_0x555db7e315e0, L_0x555db7e31e20;
S_0x555db716e050 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7175520;
 .timescale 0 0;
P_0x555db7479ef0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7168310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db716e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e31890 .functor OR 1, L_0x555db7e31500, L_0x555db7e31770, C4<0>, C4<0>;
v0x555db7452280_0 .net "S", 0 0, L_0x555db7e315e0;  1 drivers
v0x555db7452320_0 .net "a", 0 0, L_0x555db7e319d0;  1 drivers
v0x555db7449600_0 .net "b", 0 0, L_0x555db7e31bb0;  1 drivers
v0x555db7448d60_0 .net "cin", 0 0, L_0x555db7e32430;  alias, 1 drivers
v0x555db7446630_0 .net "cout", 0 0, L_0x555db7e31890;  alias, 1 drivers
v0x555db7443f00_0 .net "cout1", 0 0, L_0x555db7e31500;  1 drivers
v0x555db7443fa0_0 .net "cout2", 0 0, L_0x555db7e31770;  1 drivers
v0x555db7426170_0 .net "s1", 0 0, L_0x555db7e31450;  1 drivers
S_0x555db71482e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7168310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e31450 .functor XOR 1, L_0x555db7e319d0, L_0x555db7e31bb0, C4<0>, C4<0>;
L_0x555db7e31500 .functor AND 1, L_0x555db7e319d0, L_0x555db7e31bb0, C4<1>, C4<1>;
v0x555db746e330_0 .net "S", 0 0, L_0x555db7e31450;  alias, 1 drivers
v0x555db746dad0_0 .net "a", 0 0, L_0x555db7e319d0;  alias, 1 drivers
v0x555db746db90_0 .net "b", 0 0, L_0x555db7e31bb0;  alias, 1 drivers
v0x555db74685f0_0 .net "cout", 0 0, L_0x555db7e31500;  alias, 1 drivers
S_0x555db7141fa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7168310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e315e0 .functor XOR 1, L_0x555db7e32430, L_0x555db7e31450, C4<0>, C4<0>;
L_0x555db7e31770 .functor AND 1, L_0x555db7e32430, L_0x555db7e31450, C4<1>, C4<1>;
v0x555db7467d90_0 .net "S", 0 0, L_0x555db7e315e0;  alias, 1 drivers
v0x555db7467e50_0 .net "a", 0 0, L_0x555db7e32430;  alias, 1 drivers
v0x555db74598d0_0 .net "b", 0 0, L_0x555db7e31450;  alias, 1 drivers
v0x555db7459970_0 .net "cout", 0 0, L_0x555db7e31770;  alias, 1 drivers
S_0x555db712e8a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7175520;
 .timescale 0 0;
P_0x555db7446720 .param/l "i" 0 3 28, +C4<01>;
S_0x555db712c170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db712e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e31ff0 .functor OR 1, L_0x555db7e31d90, L_0x555db7e31f60, C4<0>, C4<0>;
v0x555db7439500_0 .net "S", 0 0, L_0x555db7e31e20;  1 drivers
v0x555db74395a0_0 .net "a", 0 0, L_0x555db7e320a0;  1 drivers
v0x555db7432890_0 .net "b", 0 0, L_0x555db7e321d0;  1 drivers
v0x555db7432030_0 .net "cin", 0 0, L_0x555db7e31890;  alias, 1 drivers
v0x555db742cb50_0 .net "cout", 0 0, L_0x555db7e31ff0;  alias, 1 drivers
v0x555db742c2f0_0 .net "cout1", 0 0, L_0x555db7e31d90;  1 drivers
v0x555db742c390_0 .net "cout2", 0 0, L_0x555db7e31f60;  1 drivers
v0x555db741de30_0 .net "s1", 0 0, L_0x555db7e31ce0;  1 drivers
S_0x555db7129a40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db712c170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e31ce0 .functor XOR 1, L_0x555db7e320a0, L_0x555db7e321d0, C4<0>, C4<0>;
L_0x555db7e31d90 .functor AND 1, L_0x555db7e320a0, L_0x555db7e321d0, C4<1>, C4<1>;
v0x555db7425910_0 .net "S", 0 0, L_0x555db7e31ce0;  alias, 1 drivers
v0x555db74259d0_0 .net "a", 0 0, L_0x555db7e320a0;  alias, 1 drivers
v0x555db743ec00_0 .net "b", 0 0, L_0x555db7e321d0;  alias, 1 drivers
v0x555db743ecc0_0 .net "cout", 0 0, L_0x555db7e31d90;  alias, 1 drivers
S_0x555db710b450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db712c170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e31e20 .functor XOR 1, L_0x555db7e31890, L_0x555db7e31ce0, C4<0>, C4<0>;
L_0x555db7e31f60 .functor AND 1, L_0x555db7e31890, L_0x555db7e31ce0, C4<1>, C4<1>;
v0x555db743e360_0 .net "S", 0 0, L_0x555db7e31e20;  alias, 1 drivers
v0x555db743e420_0 .net "a", 0 0, L_0x555db7e31890;  alias, 1 drivers
v0x555db743bc30_0 .net "b", 0 0, L_0x555db7e31ce0;  alias, 1 drivers
v0x555db743bcd0_0 .net "cout", 0 0, L_0x555db7e31f60;  alias, 1 drivers
S_0x555db7123ea0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7432120 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bee10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e347b0 .functor BUFZ 1, L_0x7f49c55bee10, C4<0>, C4<0>, C4<0>;
L_0x555db7e34840 .functor BUFZ 1, L_0x555db7e34360, C4<0>, C4<0>, C4<0>;
v0x555db7380640_0 .net "S", 3 0, L_0x555db7e34710;  alias, 1 drivers
v0x555db737df10_0 .net "a", 3 0, L_0x555db7e32600;  alias, 1 drivers
v0x555db737b7e0_0 .net "b", 3 0, L_0x555db7e326a0;  alias, 1 drivers
v0x555db737b8a0 .array "carry", 0 4;
v0x555db737b8a0_0 .net v0x555db737b8a0 0, 0 0, L_0x555db7e347b0; 1 drivers
v0x555db737b8a0_1 .net v0x555db737b8a0 1, 0 0, L_0x555db7e32e30; 1 drivers
v0x555db737b8a0_2 .net v0x555db737b8a0 2, 0 0, L_0x555db7e33500; 1 drivers
v0x555db737b8a0_3 .net v0x555db737b8a0 3, 0 0, L_0x555db7e33cb0; 1 drivers
v0x555db737b8a0_4 .net v0x555db737b8a0 4, 0 0, L_0x555db7e34360; 1 drivers
v0x555db73790b0_0 .net "cin", 0 0, L_0x7f49c55bee10;  1 drivers
v0x555db7376980_0 .net "cout", 0 0, L_0x555db7e34840;  alias, 1 drivers
L_0x555db7e32f70 .part L_0x555db7e32600, 0, 1;
L_0x555db7e330c0 .part L_0x555db7e326a0, 0, 1;
L_0x555db7e33640 .part L_0x555db7e32600, 1, 1;
L_0x555db7e33800 .part L_0x555db7e326a0, 1, 1;
L_0x555db7e33df0 .part L_0x555db7e32600, 2, 1;
L_0x555db7e33f20 .part L_0x555db7e326a0, 2, 1;
L_0x555db7e34460 .part L_0x555db7e32600, 3, 1;
L_0x555db7e34590 .part L_0x555db7e326a0, 3, 1;
L_0x555db7e34710 .concat8 [ 1 1 1 1], L_0x555db7e32b80, L_0x555db7e33330, L_0x555db7e33ae0, L_0x555db7e34190;
S_0x555db7121770 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7123ea0;
 .timescale 0 0;
P_0x555db7490de0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db711f040 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7121770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e32e30 .functor OR 1, L_0x555db7e32aa0, L_0x555db7e32d10, C4<0>, C4<0>;
v0x555db7409f10_0 .net "S", 0 0, L_0x555db7e32b80;  1 drivers
v0x555db7409fb0_0 .net "a", 0 0, L_0x555db7e32f70;  1 drivers
v0x555db74077e0_0 .net "b", 0 0, L_0x555db7e330c0;  1 drivers
v0x555db74050b0_0 .net "cin", 0 0, L_0x555db7e347b0;  alias, 1 drivers
v0x555db7402980_0 .net "cout", 0 0, L_0x555db7e32e30;  alias, 1 drivers
v0x555db7400250_0 .net "cout1", 0 0, L_0x555db7e32aa0;  1 drivers
v0x555db74002f0_0 .net "cout2", 0 0, L_0x555db7e32d10;  1 drivers
v0x555db73fdb20_0 .net "s1", 0 0, L_0x555db7e32990;  1 drivers
S_0x555db7117b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db711f040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e32990 .functor XOR 1, L_0x555db7e32f70, L_0x555db7e330c0, C4<0>, C4<0>;
L_0x555db7e32aa0 .functor AND 1, L_0x555db7e32f70, L_0x555db7e330c0, C4<1>, C4<1>;
v0x555db7661ab0_0 .net "S", 0 0, L_0x555db7e32990;  alias, 1 drivers
v0x555db765f380_0 .net "a", 0 0, L_0x555db7e32f70;  alias, 1 drivers
v0x555db765f440_0 .net "b", 0 0, L_0x555db7e330c0;  alias, 1 drivers
v0x555db765cc50_0 .net "cout", 0 0, L_0x555db7e32aa0;  alias, 1 drivers
S_0x555db7111e30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db711f040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e32b80 .functor XOR 1, L_0x555db7e347b0, L_0x555db7e32990, C4<0>, C4<0>;
L_0x555db7e32d10 .functor AND 1, L_0x555db7e347b0, L_0x555db7e32990, C4<1>, C4<1>;
v0x555db740cf10_0 .net "S", 0 0, L_0x555db7e32b80;  alias, 1 drivers
v0x555db740cfd0_0 .net "a", 0 0, L_0x555db7e347b0;  alias, 1 drivers
v0x555db740c640_0 .net "b", 0 0, L_0x555db7e32990;  alias, 1 drivers
v0x555db740c6e0_0 .net "cout", 0 0, L_0x555db7e32d10;  alias, 1 drivers
S_0x555db70f2e00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7123ea0;
 .timescale 0 0;
P_0x555db7402a70 .param/l "i" 0 3 28, +C4<01>;
S_0x555db70f06d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70f2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e33500 .functor OR 1, L_0x555db7e332a0, L_0x555db7e33470, C4<0>, C4<0>;
v0x555db73af280_0 .net "S", 0 0, L_0x555db7e33330;  1 drivers
v0x555db73af320_0 .net "a", 0 0, L_0x555db7e33640;  1 drivers
v0x555db73acb50_0 .net "b", 0 0, L_0x555db7e33800;  1 drivers
v0x555db73aa420_0 .net "cin", 0 0, L_0x555db7e32e30;  alias, 1 drivers
v0x555db73a7cf0_0 .net "cout", 0 0, L_0x555db7e33500;  alias, 1 drivers
v0x555db73a55c0_0 .net "cout1", 0 0, L_0x555db7e332a0;  1 drivers
v0x555db73a5660_0 .net "cout2", 0 0, L_0x555db7e33470;  1 drivers
v0x555db73a2e90_0 .net "s1", 0 0, L_0x555db7e331f0;  1 drivers
S_0x555db70edfa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70f06d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e331f0 .functor XOR 1, L_0x555db7e33640, L_0x555db7e33800, C4<0>, C4<0>;
L_0x555db7e332a0 .functor AND 1, L_0x555db7e33640, L_0x555db7e33800, C4<1>, C4<1>;
v0x555db73b8f40_0 .net "S", 0 0, L_0x555db7e331f0;  alias, 1 drivers
v0x555db73b9000_0 .net "a", 0 0, L_0x555db7e33640;  alias, 1 drivers
v0x555db73b6810_0 .net "b", 0 0, L_0x555db7e33800;  alias, 1 drivers
v0x555db73b68d0_0 .net "cout", 0 0, L_0x555db7e332a0;  alias, 1 drivers
S_0x555db70cf9b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70f06d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e33330 .functor XOR 1, L_0x555db7e32e30, L_0x555db7e331f0, C4<0>, C4<0>;
L_0x555db7e33470 .functor AND 1, L_0x555db7e32e30, L_0x555db7e331f0, C4<1>, C4<1>;
v0x555db73b40e0_0 .net "S", 0 0, L_0x555db7e33330;  alias, 1 drivers
v0x555db73b41a0_0 .net "a", 0 0, L_0x555db7e32e30;  alias, 1 drivers
v0x555db73b19b0_0 .net "b", 0 0, L_0x555db7e331f0;  alias, 1 drivers
v0x555db73b1a50_0 .net "cout", 0 0, L_0x555db7e33470;  alias, 1 drivers
S_0x555db70e8400 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7123ea0;
 .timescale 0 0;
P_0x555db73aa510 .param/l "i" 0 3 28, +C4<010>;
S_0x555db70e5cd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70e8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e33cb0 .functor OR 1, L_0x555db7e33a50, L_0x555db7e33c20, C4<0>, C4<0>;
v0x555db733bae0_0 .net "S", 0 0, L_0x555db7e33ae0;  1 drivers
v0x555db733bba0_0 .net "a", 0 0, L_0x555db7e33df0;  1 drivers
v0x555db733b290_0 .net "b", 0 0, L_0x555db7e33f20;  1 drivers
v0x555db7338b60_0 .net "cin", 0 0, L_0x555db7e33500;  alias, 1 drivers
v0x555db7338c00_0 .net "cout", 0 0, L_0x555db7e33cb0;  alias, 1 drivers
v0x555db7336430_0 .net "cout1", 0 0, L_0x555db7e33a50;  1 drivers
v0x555db73364d0_0 .net "cout2", 0 0, L_0x555db7e33c20;  1 drivers
v0x555db7333d00_0 .net "s1", 0 0, L_0x555db7e339c0;  1 drivers
S_0x555db70e35a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70e5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e339c0 .functor XOR 1, L_0x555db7e33df0, L_0x555db7e33f20, C4<0>, C4<0>;
L_0x555db7e33a50 .functor AND 1, L_0x555db7e33df0, L_0x555db7e33f20, C4<1>, C4<1>;
v0x555db73a0760_0 .net "S", 0 0, L_0x555db7e339c0;  alias, 1 drivers
v0x555db73a0800_0 .net "a", 0 0, L_0x555db7e33df0;  alias, 1 drivers
v0x555db739e030_0 .net "b", 0 0, L_0x555db7e33f20;  alias, 1 drivers
v0x555db739e0d0_0 .net "cout", 0 0, L_0x555db7e33a50;  alias, 1 drivers
S_0x555db70dc0d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70e5cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e33ae0 .functor XOR 1, L_0x555db7e33500, L_0x555db7e339c0, C4<0>, C4<0>;
L_0x555db7e33c20 .functor AND 1, L_0x555db7e33500, L_0x555db7e339c0, C4<1>, C4<1>;
v0x555db739b900_0 .net "S", 0 0, L_0x555db7e33ae0;  alias, 1 drivers
v0x555db739b9c0_0 .net "a", 0 0, L_0x555db7e33500;  alias, 1 drivers
v0x555db73991d0_0 .net "b", 0 0, L_0x555db7e339c0;  alias, 1 drivers
v0x555db7396aa0_0 .net "cout", 0 0, L_0x555db7e33c20;  alias, 1 drivers
S_0x555db70d6390 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7123ea0;
 .timescale 0 0;
P_0x555db6eee380 .param/l "i" 0 3 28, +C4<011>;
S_0x555db713ad90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70d6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e34360 .functor OR 1, L_0x555db7e34100, L_0x555db7e342d0, C4<0>, C4<0>;
v0x555db738f220_0 .net "S", 0 0, L_0x555db7e34190;  1 drivers
v0x555db738ca30_0 .net "a", 0 0, L_0x555db7e34460;  1 drivers
v0x555db738cad0_0 .net "b", 0 0, L_0x555db7e34590;  1 drivers
v0x555db738a300_0 .net "cin", 0 0, L_0x555db7e33cb0;  alias, 1 drivers
v0x555db7387bd0_0 .net "cout", 0 0, L_0x555db7e34360;  alias, 1 drivers
v0x555db73854a0_0 .net "cout1", 0 0, L_0x555db7e34100;  1 drivers
v0x555db7385540_0 .net "cout2", 0 0, L_0x555db7e342d0;  1 drivers
v0x555db7382d70_0 .net "s1", 0 0, L_0x555db7e34050;  1 drivers
S_0x555db7134a50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db713ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e34050 .functor XOR 1, L_0x555db7e34460, L_0x555db7e34590, C4<0>, C4<0>;
L_0x555db7e34100 .functor AND 1, L_0x555db7e34460, L_0x555db7e34590, C4<1>, C4<1>;
v0x555db73315d0_0 .net "S", 0 0, L_0x555db7e34050;  alias, 1 drivers
v0x555db732eea0_0 .net "a", 0 0, L_0x555db7e34460;  alias, 1 drivers
v0x555db732ef60_0 .net "b", 0 0, L_0x555db7e34590;  alias, 1 drivers
v0x555db732c770_0 .net "cout", 0 0, L_0x555db7e34100;  alias, 1 drivers
S_0x555db70b7300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db713ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e34190 .functor XOR 1, L_0x555db7e33cb0, L_0x555db7e34050, C4<0>, C4<0>;
L_0x555db7e342d0 .functor AND 1, L_0x555db7e33cb0, L_0x555db7e34050, C4<1>, C4<1>;
v0x555db732a040_0 .net "S", 0 0, L_0x555db7e34190;  alias, 1 drivers
v0x555db7391890_0 .net "a", 0 0, L_0x555db7e33cb0;  alias, 1 drivers
v0x555db7391950_0 .net "b", 0 0, L_0x555db7e34050;  alias, 1 drivers
v0x555db738f160_0 .net "cout", 0 0, L_0x555db7e342d0;  alias, 1 drivers
S_0x555db70b4bd0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db74f4620 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e2edb0 .functor NOT 2, L_0x555db7e2eca0, C4<00>, C4<00>, C4<00>;
v0x555db7319f50_0 .net "cout", 0 0, L_0x555db7e2fff0;  1 drivers
v0x555db7319ff0_0 .net "i", 1 0, L_0x555db7e2eca0;  alias, 1 drivers
v0x555db7317820_0 .net "o", 1 0, L_0x555db7e2fec0;  alias, 1 drivers
v0x555db73150f0_0 .net "temp2", 1 0, L_0x555db7e2edb0;  1 drivers
S_0x555db70b24a0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db70b4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6edd070 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bec60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e2ff60 .functor BUFZ 1, L_0x7f49c55bec60, C4<0>, C4<0>, C4<0>;
L_0x555db7e2fff0 .functor BUFZ 1, L_0x555db7e2fad0, C4<0>, C4<0>, C4<0>;
v0x555db7323c10_0 .net "S", 1 0, L_0x555db7e2fec0;  alias, 1 drivers
v0x555db7323cd0_0 .net "a", 1 0, L_0x555db7e2edb0;  alias, 1 drivers
L_0x7f49c55bec18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db73214e0_0 .net "b", 1 0, L_0x7f49c55bec18;  1 drivers
v0x555db73215a0 .array "carry", 0 2;
v0x555db73215a0_0 .net v0x555db73215a0 0, 0 0, L_0x555db7e2ff60; 1 drivers
v0x555db73215a0_1 .net v0x555db73215a0 1, 0 0, L_0x555db7e2f3d0; 1 drivers
v0x555db73215a0_2 .net v0x555db73215a0 2, 0 0, L_0x555db7e2fad0; 1 drivers
v0x555db731edb0_0 .net "cin", 0 0, L_0x7f49c55bec60;  1 drivers
v0x555db731c680_0 .net "cout", 0 0, L_0x555db7e2fff0;  alias, 1 drivers
L_0x555db7e2f510 .part L_0x555db7e2edb0, 0, 1;
L_0x555db7e2f660 .part L_0x7f49c55bec18, 0, 1;
L_0x555db7e2fbd0 .part L_0x555db7e2edb0, 1, 1;
L_0x555db7e2fd90 .part L_0x7f49c55bec18, 1, 1;
L_0x555db7e2fec0 .concat8 [ 1 1 0 0], L_0x555db7e2f120, L_0x555db7e2f8b0;
S_0x555db70afd70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db70b24a0;
 .timescale 0 0;
P_0x555db6ed3490 .param/l "i" 0 3 28, +C4<00>;
S_0x555db70ad640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70afd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2f3d0 .functor OR 1, L_0x555db7e2f040, L_0x555db7e2f2b0, C4<0>, C4<0>;
v0x555db7363290_0 .net "S", 0 0, L_0x555db7e2f120;  1 drivers
v0x555db7363350_0 .net "a", 0 0, L_0x555db7e2f510;  1 drivers
v0x555db7360b60_0 .net "b", 0 0, L_0x555db7e2f660;  1 drivers
v0x555db7360c00_0 .net "cin", 0 0, L_0x555db7e2ff60;  alias, 1 drivers
v0x555db735e430_0 .net "cout", 0 0, L_0x555db7e2f3d0;  alias, 1 drivers
v0x555db735bd00_0 .net "cout1", 0 0, L_0x555db7e2f040;  1 drivers
v0x555db735bda0_0 .net "cout2", 0 0, L_0x555db7e2f2b0;  1 drivers
v0x555db73595d0_0 .net "s1", 0 0, L_0x555db7e2ef40;  1 drivers
S_0x555db70aaf10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70ad640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2ef40 .functor XOR 1, L_0x555db7e2f510, L_0x555db7e2f660, C4<0>, C4<0>;
L_0x555db7e2f040 .functor AND 1, L_0x555db7e2f510, L_0x555db7e2f660, C4<1>, C4<1>;
v0x555db7374250_0 .net "S", 0 0, L_0x555db7e2ef40;  alias, 1 drivers
v0x555db7371b20_0 .net "a", 0 0, L_0x555db7e2f510;  alias, 1 drivers
v0x555db7371be0_0 .net "b", 0 0, L_0x555db7e2f660;  alias, 1 drivers
v0x555db736f3f0_0 .net "cout", 0 0, L_0x555db7e2f040;  alias, 1 drivers
S_0x555db70a87e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70ad640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2f120 .functor XOR 1, L_0x555db7e2ff60, L_0x555db7e2ef40, C4<0>, C4<0>;
L_0x555db7e2f2b0 .functor AND 1, L_0x555db7e2ff60, L_0x555db7e2ef40, C4<1>, C4<1>;
v0x555db7368940_0 .net "S", 0 0, L_0x555db7e2f120;  alias, 1 drivers
v0x555db73680f0_0 .net "a", 0 0, L_0x555db7e2ff60;  alias, 1 drivers
v0x555db73681b0_0 .net "b", 0 0, L_0x555db7e2ef40;  alias, 1 drivers
v0x555db73659c0_0 .net "cout", 0 0, L_0x555db7e2f2b0;  alias, 1 drivers
S_0x555db70733a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db70b24a0;
 .timescale 0 0;
P_0x555db735e520 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7070c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70733a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e2fad0 .functor OR 1, L_0x555db7e2f820, L_0x555db7e2fa40, C4<0>, C4<0>;
v0x555db734b400_0 .net "S", 0 0, L_0x555db7e2f8b0;  1 drivers
v0x555db734b4a0_0 .net "a", 0 0, L_0x555db7e2fbd0;  1 drivers
v0x555db7348cd0_0 .net "b", 0 0, L_0x555db7e2fd90;  1 drivers
v0x555db73465a0_0 .net "cin", 0 0, L_0x555db7e2f3d0;  alias, 1 drivers
v0x555db7343e70_0 .net "cout", 0 0, L_0x555db7e2fad0;  alias, 1 drivers
v0x555db7341740_0 .net "cout1", 0 0, L_0x555db7e2f820;  1 drivers
v0x555db73417e0_0 .net "cout2", 0 0, L_0x555db7e2fa40;  1 drivers
v0x555db73244e0_0 .net "s1", 0 0, L_0x555db7e2f790;  1 drivers
S_0x555db706e540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7070c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2f790 .functor XOR 1, L_0x555db7e2fbd0, L_0x555db7e2fd90, C4<0>, C4<0>;
L_0x555db7e2f820 .functor AND 1, L_0x555db7e2fbd0, L_0x555db7e2fd90, C4<1>, C4<1>;
v0x555db7356ea0_0 .net "S", 0 0, L_0x555db7e2f790;  alias, 1 drivers
v0x555db7356f60_0 .net "a", 0 0, L_0x555db7e2fbd0;  alias, 1 drivers
v0x555db7350b30_0 .net "b", 0 0, L_0x555db7e2fd90;  alias, 1 drivers
v0x555db7350bf0_0 .net "cout", 0 0, L_0x555db7e2f820;  alias, 1 drivers
S_0x555db706be10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7070c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e2f8b0 .functor XOR 1, L_0x555db7e2f3d0, L_0x555db7e2f790, C4<0>, C4<0>;
L_0x555db7e2fa40 .functor AND 1, L_0x555db7e2f3d0, L_0x555db7e2f790, C4<1>, C4<1>;
v0x555db7350260_0 .net "S", 0 0, L_0x555db7e2f8b0;  alias, 1 drivers
v0x555db7350320_0 .net "a", 0 0, L_0x555db7e2f3d0;  alias, 1 drivers
v0x555db734db30_0 .net "b", 0 0, L_0x555db7e2f790;  alias, 1 drivers
v0x555db734dbd0_0 .net "cout", 0 0, L_0x555db7e2fa40;  alias, 1 drivers
S_0x555db70a2f80 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7203780;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7346690 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7e36360 .functor BUFZ 1, L_0x555db7e34840, C4<0>, C4<0>, C4<0>;
L_0x555db7e36460 .functor BUFZ 1, L_0x555db7e35ff0, C4<0>, C4<0>, C4<0>;
v0x555db7276fb0_0 .net "S", 3 0, L_0x555db7e362c0;  alias, 1 drivers
v0x555db7277070_0 .net "a", 3 0, L_0x555db7e34710;  alias, 1 drivers
v0x555db7259220_0 .net "b", 3 0, L_0x555db7e327e0;  alias, 1 drivers
v0x555db72589c0 .array "carry", 0 4;
v0x555db72589c0_0 .net v0x555db72589c0 0, 0 0, L_0x555db7e36360; 1 drivers
v0x555db72589c0_1 .net v0x555db72589c0 1, 0 0, L_0x555db7e34d60; 1 drivers
v0x555db72589c0_2 .net v0x555db72589c0 2, 0 0, L_0x555db7e354c0; 1 drivers
v0x555db72589c0_3 .net v0x555db72589c0 3, 0 0, L_0x555db7e35be0; 1 drivers
v0x555db72589c0_4 .net v0x555db72589c0 4, 0 0, L_0x555db7e35ff0; 1 drivers
v0x555db7271cb0_0 .net "cin", 0 0, L_0x555db7e34840;  alias, 1 drivers
v0x555db7271410_0 .net "cout", 0 0, L_0x555db7e36460;  alias, 1 drivers
L_0x555db7e34ea0 .part L_0x555db7e34710, 0, 1;
L_0x555db7e35080 .part L_0x555db7e327e0, 0, 1;
L_0x555db7e35600 .part L_0x555db7e34710, 1, 1;
L_0x555db7e35730 .part L_0x555db7e327e0, 1, 1;
L_0x555db7e35d20 .part L_0x555db7e34710, 2, 1;
L_0x555db7e35e50 .part L_0x555db7e327e0, 2, 1;
L_0x555db7e36060 .part L_0x555db7e34710, 3, 1;
L_0x555db7e36190 .part L_0x555db7e327e0, 3, 1;
L_0x555db7e362c0 .concat8 [ 1 1 1 1], L_0x555db7e34ab0, L_0x555db7e352f0, L_0x555db7e35a10, L_0x555db7348d70;
S_0x555db70a0850 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db70a2f80;
 .timescale 0 0;
P_0x555db731eea0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db709e120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70a0850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e34d60 .functor OR 1, L_0x555db7e349d0, L_0x555db7e34c40, C4<0>, C4<0>;
v0x555db7310160_0 .net "S", 0 0, L_0x555db7e34ab0;  1 drivers
v0x555db7310220_0 .net "a", 0 0, L_0x555db7e34ea0;  1 drivers
v0x555db730f890_0 .net "b", 0 0, L_0x555db7e35080;  1 drivers
v0x555db730d160_0 .net "cin", 0 0, L_0x555db7e36360;  alias, 1 drivers
v0x555db730aa30_0 .net "cout", 0 0, L_0x555db7e34d60;  alias, 1 drivers
v0x555db7308300_0 .net "cout1", 0 0, L_0x555db7e349d0;  1 drivers
v0x555db73083a0_0 .net "cout2", 0 0, L_0x555db7e34c40;  1 drivers
v0x555db7305bd0_0 .net "s1", 0 0, L_0x555db7e348d0;  1 drivers
S_0x555db709b9f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db709e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e348d0 .functor XOR 1, L_0x555db7e34ea0, L_0x555db7e35080, C4<0>, C4<0>;
L_0x555db7e349d0 .functor AND 1, L_0x555db7e34ea0, L_0x555db7e35080, C4<1>, C4<1>;
v0x555db72e0570_0 .net "S", 0 0, L_0x555db7e348d0;  alias, 1 drivers
v0x555db72dfcb0_0 .net "a", 0 0, L_0x555db7e34ea0;  alias, 1 drivers
v0x555db72dfd70_0 .net "b", 0 0, L_0x555db7e35080;  alias, 1 drivers
v0x555db72dd580_0 .net "cout", 0 0, L_0x555db7e349d0;  alias, 1 drivers
S_0x555db70992c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db709e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e34ab0 .functor XOR 1, L_0x555db7e36360, L_0x555db7e348d0, C4<0>, C4<0>;
L_0x555db7e34c40 .functor AND 1, L_0x555db7e36360, L_0x555db7e348d0, C4<1>, C4<1>;
v0x555db72dae50_0 .net "S", 0 0, L_0x555db7e34ab0;  alias, 1 drivers
v0x555db72daf10_0 .net "a", 0 0, L_0x555db7e36360;  alias, 1 drivers
v0x555db72d8720_0 .net "b", 0 0, L_0x555db7e348d0;  alias, 1 drivers
v0x555db72d87c0_0 .net "cout", 0 0, L_0x555db7e34c40;  alias, 1 drivers
S_0x555db7096b90 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db70a2f80;
 .timescale 0 0;
P_0x555db730ab20 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7094460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7096b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e354c0 .functor OR 1, L_0x555db7e35260, L_0x555db7e35430, C4<0>, C4<0>;
v0x555db72f2270_0 .net "S", 0 0, L_0x555db7e352f0;  1 drivers
v0x555db72f2330_0 .net "a", 0 0, L_0x555db7e35600;  1 drivers
v0x555db72ebb90_0 .net "b", 0 0, L_0x555db7e35730;  1 drivers
v0x555db72eb2f0_0 .net "cin", 0 0, L_0x555db7e34d60;  alias, 1 drivers
v0x555db72eb390_0 .net "cout", 0 0, L_0x555db7e354c0;  alias, 1 drivers
v0x555db72e8bc0_0 .net "cout1", 0 0, L_0x555db7e35260;  1 drivers
v0x555db72e8c60_0 .net "cout2", 0 0, L_0x555db7e35430;  1 drivers
v0x555db72e6490_0 .net "s1", 0 0, L_0x555db7e351b0;  1 drivers
S_0x555db708cef0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7094460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e351b0 .functor XOR 1, L_0x555db7e35600, L_0x555db7e35730, C4<0>, C4<0>;
L_0x555db7e35260 .functor AND 1, L_0x555db7e35600, L_0x555db7e35730, C4<1>, C4<1>;
v0x555db73034a0_0 .net "S", 0 0, L_0x555db7e351b0;  alias, 1 drivers
v0x555db7300d70_0 .net "a", 0 0, L_0x555db7e35600;  alias, 1 drivers
v0x555db7300e30_0 .net "b", 0 0, L_0x555db7e35730;  alias, 1 drivers
v0x555db72fa0c0_0 .net "cout", 0 0, L_0x555db7e35260;  alias, 1 drivers
S_0x555db708a7c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7094460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e352f0 .functor XOR 1, L_0x555db7e34d60, L_0x555db7e351b0, C4<0>, C4<0>;
L_0x555db7e35430 .functor AND 1, L_0x555db7e34d60, L_0x555db7e351b0, C4<1>, C4<1>;
v0x555db72f9800_0 .net "S", 0 0, L_0x555db7e352f0;  alias, 1 drivers
v0x555db72f98c0_0 .net "a", 0 0, L_0x555db7e34d60;  alias, 1 drivers
v0x555db72f70d0_0 .net "b", 0 0, L_0x555db7e351b0;  alias, 1 drivers
v0x555db72f49a0_0 .net "cout", 0 0, L_0x555db7e35430;  alias, 1 drivers
S_0x555db7088090 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db70a2f80;
 .timescale 0 0;
P_0x555db6e87e40 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7085960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7088090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e35be0 .functor OR 1, L_0x555db7e35980, L_0x555db7e35b50, C4<0>, C4<0>;
v0x555db72aeea0_0 .net "S", 0 0, L_0x555db7e35a10;  1 drivers
v0x555db72aef40_0 .net "a", 0 0, L_0x555db7e35d20;  1 drivers
v0x555db72c8190_0 .net "b", 0 0, L_0x555db7e35e50;  1 drivers
v0x555db72c78f0_0 .net "cin", 0 0, L_0x555db7e354c0;  alias, 1 drivers
v0x555db72c51c0_0 .net "cout", 0 0, L_0x555db7e35be0;  alias, 1 drivers
v0x555db72c2a90_0 .net "cout1", 0 0, L_0x555db7e35980;  1 drivers
v0x555db72c2b30_0 .net "cout2", 0 0, L_0x555db7e35b50;  1 drivers
v0x555db72bbe20_0 .net "s1", 0 0, L_0x555db7e358f0;  1 drivers
S_0x555db707e9e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7085960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e358f0 .functor XOR 1, L_0x555db7e35d20, L_0x555db7e35e50, C4<0>, C4<0>;
L_0x555db7e35980 .functor AND 1, L_0x555db7e35d20, L_0x555db7e35e50, C4<1>, C4<1>;
v0x555db72d2b90_0 .net "S", 0 0, L_0x555db7e358f0;  alias, 1 drivers
v0x555db72d22f0_0 .net "a", 0 0, L_0x555db7e35d20;  alias, 1 drivers
v0x555db72d23b0_0 .net "b", 0 0, L_0x555db7e35e50;  alias, 1 drivers
v0x555db72cfbc0_0 .net "cout", 0 0, L_0x555db7e35980;  alias, 1 drivers
S_0x555db707c2b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7085960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e35a10 .functor XOR 1, L_0x555db7e354c0, L_0x555db7e358f0, C4<0>, C4<0>;
L_0x555db7e35b50 .functor AND 1, L_0x555db7e354c0, L_0x555db7e358f0, C4<1>, C4<1>;
v0x555db72cd490_0 .net "S", 0 0, L_0x555db7e35a10;  alias, 1 drivers
v0x555db72cd550_0 .net "a", 0 0, L_0x555db7e354c0;  alias, 1 drivers
v0x555db72af700_0 .net "b", 0 0, L_0x555db7e358f0;  alias, 1 drivers
v0x555db72af7a0_0 .net "cout", 0 0, L_0x555db7e35b50;  alias, 1 drivers
S_0x555db7079b80 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db70a2f80;
 .timescale 0 0;
P_0x555db72c79e0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db70659e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7079b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e35ff0 .functor OR 1, L_0x555db7e1ef00, L_0x555db7936780, C4<0>, C4<0>;
v0x555db729fd70_0 .net "S", 0 0, L_0x555db7348d70;  1 drivers
v0x555db729fe10_0 .net "a", 0 0, L_0x555db7e36060;  1 drivers
v0x555db7296020_0 .net "b", 0 0, L_0x555db7e36190;  1 drivers
v0x555db7295850_0 .net "cin", 0 0, L_0x555db7e35be0;  alias, 1 drivers
v0x555db727c6b0_0 .net "cout", 0 0, L_0x555db7e35ff0;  alias, 1 drivers
v0x555db727be10_0 .net "cout1", 0 0, L_0x555db7e1ef00;  1 drivers
v0x555db727beb0_0 .net "cout2", 0 0, L_0x555db7936780;  1 drivers
v0x555db72796e0_0 .net "s1", 0 0, L_0x555db7e35f80;  1 drivers
S_0x555db70632b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db70659e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e35f80 .functor XOR 1, L_0x555db7e36060, L_0x555db7e36190, C4<0>, C4<0>;
L_0x555db7e1ef00 .functor AND 1, L_0x555db7e36060, L_0x555db7e36190, C4<1>, C4<1>;
v0x555db72bb5c0_0 .net "S", 0 0, L_0x555db7e35f80;  alias, 1 drivers
v0x555db72bb680_0 .net "a", 0 0, L_0x555db7e36060;  alias, 1 drivers
v0x555db72b60e0_0 .net "b", 0 0, L_0x555db7e36190;  alias, 1 drivers
v0x555db72b61a0_0 .net "cout", 0 0, L_0x555db7e1ef00;  alias, 1 drivers
S_0x555db7060b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db70659e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7348d70 .functor XOR 1, L_0x555db7e35be0, L_0x555db7e35f80, C4<0>, C4<0>;
L_0x555db7936780 .functor AND 1, L_0x555db7e35be0, L_0x555db7e35f80, C4<1>, C4<1>;
v0x555db72b5880_0 .net "S", 0 0, L_0x555db7348d70;  alias, 1 drivers
v0x555db72b5940_0 .net "a", 0 0, L_0x555db7e35be0;  alias, 1 drivers
v0x555db72a73c0_0 .net "b", 0 0, L_0x555db7e35f80;  alias, 1 drivers
v0x555db72a7460_0 .net "cout", 0 0, L_0x555db7936780;  alias, 1 drivers
S_0x555db7042590 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7e39c10 .functor XOR 1, L_0x555db7e37300, L_0x555db7e382d0, C4<0>, C4<0>;
v0x555db6ee06a0_0 .net "X", 1 0, L_0x555db7e3efe0;  1 drivers
v0x555db6ed99f0_0 .net "Y", 1 0, L_0x555db7e3f080;  1 drivers
v0x555db6ed9130_0 .net "Z", 3 0, L_0x555db7e3edd0;  alias, 1 drivers
v0x555db6ed6a00_0 .net *"_ivl_20", 0 0, L_0x555db7e39c10;  1 drivers
L_0x7f49c55bf1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6ed6ac0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bf1b8;  1 drivers
L_0x7f49c55bf200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ed42d0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bf200;  1 drivers
L_0x7f49c55bf248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ed1ba0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bf248;  1 drivers
L_0x7f49c55bf290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6ecb4c0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bf290;  1 drivers
v0x555db6ecac20_0 .net "a", 0 0, L_0x555db7e36dd0;  1 drivers
v0x555db6ecacc0_0 .net "a_abs", 0 0, L_0x555db7e37930;  1 drivers
v0x555db6ec84f0_0 .net "b", 0 0, L_0x555db7e37da0;  1 drivers
v0x555db6ec8590_0 .net "b_abs", 0 0, L_0x555db7e38900;  1 drivers
v0x555db6ec5dc0_0 .net "c1", 0 0, L_0x555db7e3ab40;  1 drivers
v0x555db6eb24c0_0 .net "c2", 0 0, L_0x555db7e3b9d0;  1 drivers
v0x555db6eb2560_0 .net "c3", 0 0, L_0x555db7e3d580;  1 drivers
v0x555db6eb1c20_0 .net "c4", 0 0, L_0x555db7e3ef70;  1 drivers
v0x555db6eb1cc0_0 .net "neg_a", 0 0, L_0x555db7e37300;  1 drivers
v0x555db6eacdc0_0 .net "neg_b", 0 0, L_0x555db7e382d0;  1 drivers
v0x555db6eace60_0 .net "temp", 3 0, L_0x555db7e3d470;  1 drivers
v0x555db6e8f030_0 .net "term1", 3 0, L_0x555db7e3ba40;  1 drivers
v0x555db6e8f0d0_0 .net "term2", 3 0, L_0x555db7e3bae0;  1 drivers
v0x555db6e8e7d0_0 .net "term3", 3 0, L_0x555db7e3bb80;  1 drivers
v0x555db6ea7ac0_0 .net "z0", 1 0, L_0x555db7e369f0;  1 drivers
v0x555db6ea7220_0 .net "z1", 1 0, L_0x555db7e3b830;  1 drivers
v0x555db6ea72c0_0 .net "z1_1", 1 0, L_0x555db7e39c80;  1 drivers
v0x555db6ea4af0_0 .net "z1_2", 1 0, L_0x555db7e3aa30;  1 drivers
v0x555db6ea23c0_0 .net "z1_3", 1 0, L_0x555db7e38d00;  1 drivers
v0x555db6e9b750_0 .net "z1_4", 1 0, L_0x555db7e39a90;  1 drivers
v0x555db6e9aef0_0 .net "z2", 1 0, L_0x555db7e367a0;  1 drivers
L_0x555db7e36840 .part L_0x555db7e3efe0, 1, 1;
L_0x555db7e368e0 .part L_0x555db7e3f080, 1, 1;
L_0x555db7e36a90 .part L_0x555db7e3efe0, 0, 1;
L_0x555db7e36b30 .part L_0x555db7e3f080, 0, 1;
L_0x555db7e379d0 .part L_0x555db7e3efe0, 0, 1;
L_0x555db7e37a70 .part L_0x555db7e3efe0, 1, 1;
L_0x555db7e389a0 .part L_0x555db7e3f080, 1, 1;
L_0x555db7e38a40 .part L_0x555db7e3f080, 0, 1;
L_0x555db7e39c80 .functor MUXZ 2, L_0x555db7e38d00, L_0x555db7e39a90, L_0x555db7e39c10, C4<>;
L_0x555db7e3ba40 .concat [ 2 2 0 0], L_0x555db7e369f0, L_0x7f49c55bf1b8;
L_0x555db7e3bae0 .concat [ 1 2 1 0], L_0x7f49c55bf248, L_0x555db7e3b830, L_0x7f49c55bf200;
L_0x555db7e3bb80 .concat [ 2 2 0 0], L_0x7f49c55bf290, L_0x555db7e367a0;
S_0x555db705afe0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7233330 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e370e0 .functor NOT 1, L_0x555db7e37a70, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bef78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e371f0 .functor BUFZ 1, L_0x7f49c55bef78, C4<0>, C4<0>, C4<0>;
L_0x555db7e37300 .functor NOT 1, L_0x555db7e37260, C4<0>, C4<0>, C4<0>;
v0x555db71b3a90_0 .net "D", 0 0, L_0x555db7e36dd0;  alias, 1 drivers
v0x555db71b3b50_0 .net *"_ivl_9", 0 0, L_0x555db7e371f0;  1 drivers
v0x555db71acde0_0 .net "a", 0 0, L_0x555db7e379d0;  1 drivers
v0x555db71ac520_0 .net "abs_D", 0 0, L_0x555db7e37930;  alias, 1 drivers
v0x555db71a9df0_0 .net "b", 0 0, L_0x555db7e37a70;  1 drivers
v0x555db71a76c0_0 .net "b_comp", 0 0, L_0x555db7e370e0;  1 drivers
v0x555db71a4f90_0 .net "carry", 1 0, L_0x555db7e37150;  1 drivers
v0x555db719e8b0_0 .net "cin", 0 0, L_0x7f49c55bef78;  1 drivers
v0x555db719e970_0 .net "is_pos", 0 0, L_0x555db7e37260;  1 drivers
v0x555db719e010_0 .net "negative", 0 0, L_0x555db7e37300;  alias, 1 drivers
v0x555db719e0d0_0 .net "twos", 0 0, L_0x555db7e375e0;  1 drivers
L_0x555db7e36fb0 .part L_0x555db7e37150, 0, 1;
L_0x555db7e37150 .concat8 [ 1 1 0 0], L_0x555db7e371f0, L_0x555db7e36f40;
L_0x555db7e37260 .part L_0x555db7e37150, 1, 1;
L_0x555db7e37930 .functor MUXZ 1, L_0x555db7e375e0, L_0x555db7e36dd0, L_0x555db7e37260, C4<>;
S_0x555db70588b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db705afe0;
 .timescale 0 0;
P_0x555db7224250 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7056180 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db70588b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e36f40 .functor OR 1, L_0x555db7e36c40, L_0x555db7e36ed0, C4<0>, C4<0>;
v0x555db7204220_0 .net "S", 0 0, L_0x555db7e36dd0;  alias, 1 drivers
v0x555db72042e0_0 .net "a", 0 0, L_0x555db7e379d0;  alias, 1 drivers
v0x555db7203a10_0 .net "b", 0 0, L_0x555db7e370e0;  alias, 1 drivers
v0x555db72012e0_0 .net "cin", 0 0, L_0x555db7e36fb0;  1 drivers
v0x555db71febb0_0 .net "cout", 0 0, L_0x555db7e36f40;  1 drivers
v0x555db71d7200_0 .net "cout1", 0 0, L_0x555db7e36c40;  1 drivers
v0x555db71d72a0_0 .net "cout2", 0 0, L_0x555db7e36ed0;  1 drivers
v0x555db71d6930_0 .net "s1", 0 0, L_0x555db7e36bd0;  1 drivers
S_0x555db704ecb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7056180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e36bd0 .functor XOR 1, L_0x555db7e379d0, L_0x555db7e370e0, C4<0>, C4<0>;
L_0x555db7e36c40 .functor AND 1, L_0x555db7e379d0, L_0x555db7e370e0, C4<1>, C4<1>;
v0x555db72154e0_0 .net "S", 0 0, L_0x555db7e36bd0;  alias, 1 drivers
v0x555db720ddf0_0 .net "a", 0 0, L_0x555db7e379d0;  alias, 1 drivers
v0x555db720de90_0 .net "b", 0 0, L_0x555db7e370e0;  alias, 1 drivers
v0x555db7288ad0_0 .net "cout", 0 0, L_0x555db7e36c40;  alias, 1 drivers
S_0x555db7048f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7056180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e36dd0 .functor XOR 1, L_0x555db7e36fb0, L_0x555db7e36bd0, C4<0>, C4<0>;
L_0x555db7e36ed0 .functor AND 1, L_0x555db7e36fb0, L_0x555db7e36bd0, C4<1>, C4<1>;
v0x555db7288b90_0 .net "S", 0 0, L_0x555db7e36dd0;  alias, 1 drivers
v0x555db7288300_0 .net "a", 0 0, L_0x555db7e36fb0;  alias, 1 drivers
v0x555db72883c0_0 .net "b", 0 0, L_0x555db7e36bd0;  alias, 1 drivers
v0x555db71f9370_0 .net "cout", 0 0, L_0x555db7e36ed0;  alias, 1 drivers
S_0x555db7028f40 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db705afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db71feca0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e37370 .functor NOT 1, L_0x555db7e36dd0, C4<0>, C4<0>, C4<0>;
v0x555db71b88f0_0 .net "cout", 0 0, L_0x555db7e378c0;  1 drivers
v0x555db71b8990_0 .net "i", 0 0, L_0x555db7e36dd0;  alias, 1 drivers
v0x555db71b61c0_0 .net "o", 0 0, L_0x555db7e375e0;  alias, 1 drivers
v0x555db71b6260_0 .net "temp2", 0 0, L_0x555db7e37370;  1 drivers
S_0x555db7022c00 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7028f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e413e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bef30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e37850 .functor BUFZ 1, L_0x7f49c55bef30, C4<0>, C4<0>, C4<0>;
L_0x555db7e378c0 .functor BUFZ 1, L_0x555db7e377e0, C4<0>, C4<0>, C4<0>;
v0x555db71c2e80_0 .net "S", 0 0, L_0x555db7e375e0;  alias, 1 drivers
v0x555db71c25b0_0 .net "a", 0 0, L_0x555db7e37370;  alias, 1 drivers
L_0x7f49c55beee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db71bfe80_0 .net "b", 0 0, L_0x7f49c55beee8;  1 drivers
v0x555db71bd750 .array "carry", 0 1;
v0x555db71bd750_0 .net v0x555db71bd750 0, 0 0, L_0x555db7e37850; 1 drivers
v0x555db71bd750_1 .net v0x555db71bd750 1, 0 0, L_0x555db7e377e0; 1 drivers
v0x555db71bb020_0 .net "cin", 0 0, L_0x7f49c55bef30;  1 drivers
v0x555db71bb0c0_0 .net "cout", 0 0, L_0x555db7e378c0;  alias, 1 drivers
S_0x555db700f500 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7022c00;
 .timescale 0 0;
P_0x555db6e3b6a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db700cdd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db700f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e377e0 .functor OR 1, L_0x555db7e374e0, L_0x555db7e376e0, C4<0>, C4<0>;
v0x555db7193290_0 .net "S", 0 0, L_0x555db7e375e0;  alias, 1 drivers
v0x555db7193350_0 .net "a", 0 0, L_0x555db7e37370;  alias, 1 drivers
v0x555db71929d0_0 .net "b", 0 0, L_0x7f49c55beee8;  alias, 1 drivers
v0x555db7192a70_0 .net "cin", 0 0, L_0x555db7e37850;  alias, 1 drivers
v0x555db71902a0_0 .net "cout", 0 0, L_0x555db7e377e0;  alias, 1 drivers
v0x555db718db70_0 .net "cout1", 0 0, L_0x555db7e374e0;  1 drivers
v0x555db718dc10_0 .net "cout2", 0 0, L_0x555db7e376e0;  1 drivers
v0x555db718b440_0 .net "s1", 0 0, L_0x555db7e37470;  1 drivers
S_0x555db700a6a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db700cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e37470 .functor XOR 1, L_0x555db7e37370, L_0x7f49c55beee8, C4<0>, C4<0>;
L_0x555db7e374e0 .functor AND 1, L_0x555db7e37370, L_0x7f49c55beee8, C4<1>, C4<1>;
v0x555db71d4200_0 .net "S", 0 0, L_0x555db7e37470;  alias, 1 drivers
v0x555db71d1ad0_0 .net "a", 0 0, L_0x555db7e37370;  alias, 1 drivers
v0x555db71d1b90_0 .net "b", 0 0, L_0x7f49c55beee8;  alias, 1 drivers
v0x555db71cf3a0_0 .net "cout", 0 0, L_0x555db7e374e0;  alias, 1 drivers
S_0x555db6fec0b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db700cdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e375e0 .functor XOR 1, L_0x555db7e37850, L_0x555db7e37470, C4<0>, C4<0>;
L_0x555db7e376e0 .functor AND 1, L_0x555db7e37850, L_0x555db7e37470, C4<1>, C4<1>;
v0x555db71ccc70_0 .net "S", 0 0, L_0x555db7e375e0;  alias, 1 drivers
v0x555db71ca540_0 .net "a", 0 0, L_0x555db7e37850;  alias, 1 drivers
v0x555db71ca600_0 .net "b", 0 0, L_0x555db7e37470;  alias, 1 drivers
v0x555db71c7e10_0 .net "cout", 0 0, L_0x555db7e376e0;  alias, 1 drivers
S_0x555db7004b00 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e36730 .functor AND 1, L_0x555db7e36840, L_0x555db7e368e0, C4<1>, C4<1>;
v0x555db719b8e0_0 .net "X", 0 0, L_0x555db7e36840;  1 drivers
v0x555db71991b0_0 .net "Y", 0 0, L_0x555db7e368e0;  1 drivers
v0x555db7199270_0 .net "Z", 1 0, L_0x555db7e367a0;  alias, 1 drivers
L_0x7f49c55bee58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db71858b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bee58;  1 drivers
v0x555db7185010_0 .net "z", 0 0, L_0x555db7e36730;  1 drivers
L_0x555db7e367a0 .concat [ 1 1 0 0], L_0x555db7e36730, L_0x7f49c55bee58;
S_0x555db70023d0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e36980 .functor AND 1, L_0x555db7e36a90, L_0x555db7e36b30, C4<1>, C4<1>;
v0x555db71828e0_0 .net "X", 0 0, L_0x555db7e36a90;  1 drivers
v0x555db7182980_0 .net "Y", 0 0, L_0x555db7e36b30;  1 drivers
v0x555db71801b0_0 .net "Z", 1 0, L_0x555db7e369f0;  alias, 1 drivers
L_0x7f49c55beea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7180250_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55beea0;  1 drivers
v0x555db7162420_0 .net "z", 0 0, L_0x555db7e36980;  1 drivers
L_0x555db7e369f0 .concat [ 1 1 0 0], L_0x555db7e36980, L_0x7f49c55beea0;
S_0x555db6fffca0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db71c26a0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e380b0 .functor NOT 1, L_0x555db7e38a40, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bf050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e381c0 .functor BUFZ 1, L_0x7f49c55bf050, C4<0>, C4<0>, C4<0>;
L_0x555db7e382d0 .functor NOT 1, L_0x555db7e38230, C4<0>, C4<0>, C4<0>;
v0x555db70fc5b0_0 .net "D", 0 0, L_0x555db7e37da0;  alias, 1 drivers
v0x555db70fc670_0 .net *"_ivl_9", 0 0, L_0x555db7e381c0;  1 drivers
v0x555db70f3930_0 .net "a", 0 0, L_0x555db7e389a0;  1 drivers
v0x555db70f3090_0 .net "abs_D", 0 0, L_0x555db7e38900;  alias, 1 drivers
v0x555db70f0960_0 .net "b", 0 0, L_0x555db7e38a40;  1 drivers
v0x555db70ee230_0 .net "b_comp", 0 0, L_0x555db7e380b0;  1 drivers
v0x555db70d04a0_0 .net "carry", 1 0, L_0x555db7e38120;  1 drivers
v0x555db70cfc40_0 .net "cin", 0 0, L_0x7f49c55bf050;  1 drivers
v0x555db70cfd00_0 .net "is_pos", 0 0, L_0x555db7e38230;  1 drivers
v0x555db70e8f30_0 .net "negative", 0 0, L_0x555db7e382d0;  alias, 1 drivers
v0x555db70e8ff0_0 .net "twos", 0 0, L_0x555db7e385b0;  1 drivers
L_0x555db7e37f80 .part L_0x555db7e38120, 0, 1;
L_0x555db7e38120 .concat8 [ 1 1 0 0], L_0x555db7e381c0, L_0x555db7e37f10;
L_0x555db7e38230 .part L_0x555db7e38120, 1, 1;
L_0x555db7e38900 .functor MUXZ 1, L_0x555db7e385b0, L_0x555db7e37da0, L_0x555db7e38230, C4<>;
S_0x555db6ff87d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6fffca0;
 .timescale 0 0;
P_0x555db6e26c50 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6ff2a90 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6ff87d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e37f10 .functor OR 1, L_0x555db7e37c10, L_0x555db7e37ea0, C4<0>, C4<0>;
v0x555db716eb40_0 .net "S", 0 0, L_0x555db7e37da0;  alias, 1 drivers
v0x555db716ec00_0 .net "a", 0 0, L_0x555db7e389a0;  alias, 1 drivers
v0x555db716e2e0_0 .net "b", 0 0, L_0x555db7e380b0;  alias, 1 drivers
v0x555db716e380_0 .net "cin", 0 0, L_0x555db7e37f80;  1 drivers
v0x555db7168e00_0 .net "cout", 0 0, L_0x555db7e37f10;  1 drivers
v0x555db71685a0_0 .net "cout1", 0 0, L_0x555db7e37c10;  1 drivers
v0x555db7168640_0 .net "cout2", 0 0, L_0x555db7e37ea0;  1 drivers
v0x555db715a0e0_0 .net "s1", 0 0, L_0x555db7e37ba0;  1 drivers
S_0x555db6fd3a60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ff2a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e37ba0 .functor XOR 1, L_0x555db7e389a0, L_0x555db7e380b0, C4<0>, C4<0>;
L_0x555db7e37c10 .functor AND 1, L_0x555db7e389a0, L_0x555db7e380b0, C4<1>, C4<1>;
v0x555db7161c60_0 .net "S", 0 0, L_0x555db7e37ba0;  alias, 1 drivers
v0x555db717aeb0_0 .net "a", 0 0, L_0x555db7e389a0;  alias, 1 drivers
v0x555db717af70_0 .net "b", 0 0, L_0x555db7e380b0;  alias, 1 drivers
v0x555db717a610_0 .net "cout", 0 0, L_0x555db7e37c10;  alias, 1 drivers
S_0x555db6fd1330 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ff2a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e37da0 .functor XOR 1, L_0x555db7e37f80, L_0x555db7e37ba0, C4<0>, C4<0>;
L_0x555db7e37ea0 .functor AND 1, L_0x555db7e37f80, L_0x555db7e37ba0, C4<1>, C4<1>;
v0x555db7177ee0_0 .net "S", 0 0, L_0x555db7e37da0;  alias, 1 drivers
v0x555db7177fa0_0 .net "a", 0 0, L_0x555db7e37f80;  alias, 1 drivers
v0x555db71757b0_0 .net "b", 0 0, L_0x555db7e37ba0;  alias, 1 drivers
v0x555db7175850_0 .net "cout", 0 0, L_0x555db7e37ea0;  alias, 1 drivers
S_0x555db6fcec00 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6fffca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db715a1d0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e38340 .functor NOT 1, L_0x555db7e37da0, C4<0>, C4<0>, C4<0>;
v0x555db71120c0_0 .net "cout", 0 0, L_0x555db7e38890;  1 drivers
v0x555db7112160_0 .net "i", 0 0, L_0x555db7e37da0;  alias, 1 drivers
v0x555db7103c00_0 .net "o", 0 0, L_0x555db7e385b0;  alias, 1 drivers
v0x555db7103ca0_0 .net "temp2", 0 0, L_0x555db7e38340;  1 drivers
S_0x555db6fb0610 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6fcec00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e14460 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bf008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e38820 .functor BUFZ 1, L_0x7f49c55bf008, C4<0>, C4<0>, C4<0>;
L_0x555db7e38890 .functor BUFZ 1, L_0x555db7e387b0, C4<0>, C4<0>, C4<0>;
v0x555db7121a00_0 .net "S", 0 0, L_0x555db7e385b0;  alias, 1 drivers
v0x555db711f2d0_0 .net "a", 0 0, L_0x555db7e38340;  alias, 1 drivers
L_0x7f49c55befc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7118660_0 .net "b", 0 0, L_0x7f49c55befc0;  1 drivers
v0x555db7117e00 .array "carry", 0 1;
v0x555db7117e00_0 .net v0x555db7117e00 0, 0 0, L_0x555db7e38820; 1 drivers
v0x555db7117e00_1 .net v0x555db7117e00 1, 0 0, L_0x555db7e387b0; 1 drivers
v0x555db7112920_0 .net "cin", 0 0, L_0x7f49c55bf008;  1 drivers
v0x555db71129c0_0 .net "cout", 0 0, L_0x555db7e38890;  alias, 1 drivers
S_0x555db6fc9060 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6fb0610;
 .timescale 0 0;
P_0x555db6e0ce10 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6fc6930 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6fc9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e387b0 .functor OR 1, L_0x555db7e384b0, L_0x555db7e386b0, C4<0>, C4<0>;
v0x555db7129cd0_0 .net "S", 0 0, L_0x555db7e385b0;  alias, 1 drivers
v0x555db7129d90_0 .net "a", 0 0, L_0x555db7e38340;  alias, 1 drivers
v0x555db710bf40_0 .net "b", 0 0, L_0x7f49c55befc0;  alias, 1 drivers
v0x555db710bfe0_0 .net "cin", 0 0, L_0x555db7e38820;  alias, 1 drivers
v0x555db710b6e0_0 .net "cout", 0 0, L_0x555db7e387b0;  alias, 1 drivers
v0x555db71249d0_0 .net "cout1", 0 0, L_0x555db7e384b0;  1 drivers
v0x555db7124a70_0 .net "cout2", 0 0, L_0x555db7e386b0;  1 drivers
v0x555db7124130_0 .net "s1", 0 0, L_0x555db7e38440;  1 drivers
S_0x555db6fc4200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6fc6930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e38440 .functor XOR 1, L_0x555db7e38340, L_0x7f49c55befc0, C4<0>, C4<0>;
L_0x555db7e384b0 .functor AND 1, L_0x555db7e38340, L_0x7f49c55befc0, C4<1>, C4<1>;
v0x555db7152a90_0 .net "S", 0 0, L_0x555db7e38440;  alias, 1 drivers
v0x555db7148d40_0 .net "a", 0 0, L_0x555db7e38340;  alias, 1 drivers
v0x555db7148e00_0 .net "b", 0 0, L_0x7f49c55befc0;  alias, 1 drivers
v0x555db7148570_0 .net "cout", 0 0, L_0x555db7e384b0;  alias, 1 drivers
S_0x555db6fbcd30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6fc6930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e385b0 .functor XOR 1, L_0x555db7e38820, L_0x555db7e38440, C4<0>, C4<0>;
L_0x555db7e386b0 .functor AND 1, L_0x555db7e38820, L_0x555db7e38440, C4<1>, C4<1>;
v0x555db712f3d0_0 .net "S", 0 0, L_0x555db7e385b0;  alias, 1 drivers
v0x555db712eb30_0 .net "a", 0 0, L_0x555db7e38820;  alias, 1 drivers
v0x555db712ebf0_0 .net "b", 0 0, L_0x555db7e38440;  alias, 1 drivers
v0x555db712c400_0 .net "cout", 0 0, L_0x555db7e386b0;  alias, 1 drivers
S_0x555db6fb6ff0 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e38b70 .functor AND 1, L_0x555db7e37930, L_0x555db7e38900, C4<1>, C4<1>;
v0x555db70e8690_0 .net "X", 0 0, L_0x555db7e37930;  alias, 1 drivers
v0x555db70e8750_0 .net "Y", 0 0, L_0x555db7e38900;  alias, 1 drivers
v0x555db70e5f60_0 .net "Z", 1 0, L_0x555db7e38d00;  alias, 1 drivers
L_0x7f49c55bf098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db70e6000_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bf098;  1 drivers
v0x555db70e3830_0 .net "z", 0 0, L_0x555db7e38b70;  1 drivers
L_0x555db7e38d00 .concat [ 1 1 0 0], L_0x555db7e38b70, L_0x7f49c55bf098;
S_0x555db701b9f0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7124220 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bf170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e3aad0 .functor BUFZ 1, L_0x7f49c55bf170, C4<0>, C4<0>, C4<0>;
L_0x555db7e3ab40 .functor BUFZ 1, L_0x555db7e3a760, C4<0>, C4<0>, C4<0>;
v0x555db706e7d0_0 .net "S", 1 0, L_0x555db7e3aa30;  alias, 1 drivers
v0x555db706c0a0_0 .net "a", 1 0, L_0x555db7e369f0;  alias, 1 drivers
v0x555db706c160_0 .net "b", 1 0, L_0x555db7e367a0;  alias, 1 drivers
v0x555db70a3ae0 .array "carry", 0 2;
v0x555db70a3ae0_0 .net v0x555db70a3ae0 0, 0 0, L_0x555db7e3aad0; 1 drivers
v0x555db70a3ae0_1 .net v0x555db70a3ae0 1, 0 0, L_0x555db7e3a090; 1 drivers
v0x555db70a3ae0_2 .net v0x555db70a3ae0 2, 0 0, L_0x555db7e3a760; 1 drivers
v0x555db70a3210_0 .net "cin", 0 0, L_0x7f49c55bf170;  1 drivers
v0x555db70a0ae0_0 .net "cout", 0 0, L_0x555db7e3ab40;  alias, 1 drivers
L_0x555db7e3a190 .part L_0x555db7e369f0, 0, 1;
L_0x555db7e3a350 .part L_0x555db7e367a0, 0, 1;
L_0x555db7e3a7d0 .part L_0x555db7e369f0, 1, 1;
L_0x555db7e3a900 .part L_0x555db7e367a0, 1, 1;
L_0x555db7e3aa30 .concat8 [ 1 1 0 0], L_0x555db7e39e90, L_0x555db7e3a5f0;
S_0x555db70156b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db701b9f0;
 .timescale 0 0;
P_0x555db7118750 .param/l "i" 0 3 28, +C4<00>;
S_0x555db71ec7b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db70156b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3a090 .functor OR 1, L_0x555db7e39e20, L_0x555db7e39f90, C4<0>, C4<0>;
v0x555db70c8160_0 .net "S", 0 0, L_0x555db7e39e90;  1 drivers
v0x555db70c8220_0 .net "a", 0 0, L_0x555db7e3a190;  1 drivers
v0x555db70c0b10_0 .net "b", 0 0, L_0x555db7e3a350;  1 drivers
v0x555db70c0bb0_0 .net "cin", 0 0, L_0x555db7e3aad0;  alias, 1 drivers
v0x555db713b7f0_0 .net "cout", 0 0, L_0x555db7e3a090;  alias, 1 drivers
v0x555db713b020_0 .net "cout1", 0 0, L_0x555db7e39e20;  1 drivers
v0x555db713b0c0_0 .net "cout2", 0 0, L_0x555db7e39f90;  1 drivers
v0x555db70b7e60_0 .net "s1", 0 0, L_0x555db7e39db0;  1 drivers
S_0x555db71ea080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71ec7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e39db0 .functor XOR 1, L_0x555db7e3a190, L_0x555db7e3a350, C4<0>, C4<0>;
L_0x555db7e39e20 .functor AND 1, L_0x555db7e3a190, L_0x555db7e3a350, C4<1>, C4<1>;
v0x555db70dcbc0_0 .net "S", 0 0, L_0x555db7e39db0;  alias, 1 drivers
v0x555db70dcc60_0 .net "a", 0 0, L_0x555db7e3a190;  alias, 1 drivers
v0x555db70dc360_0 .net "b", 0 0, L_0x555db7e3a350;  alias, 1 drivers
v0x555db70dc400_0 .net "cout", 0 0, L_0x555db7e39e20;  alias, 1 drivers
S_0x555db71e7950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71ec7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e39e90 .functor XOR 1, L_0x555db7e3aad0, L_0x555db7e39db0, C4<0>, C4<0>;
L_0x555db7e39f90 .functor AND 1, L_0x555db7e3aad0, L_0x555db7e39db0, C4<1>, C4<1>;
v0x555db70d6e80_0 .net "S", 0 0, L_0x555db7e39e90;  alias, 1 drivers
v0x555db70d6f40_0 .net "a", 0 0, L_0x555db7e3aad0;  alias, 1 drivers
v0x555db70d6620_0 .net "b", 0 0, L_0x555db7e39db0;  alias, 1 drivers
v0x555db70d66c0_0 .net "cout", 0 0, L_0x555db7e39f90;  alias, 1 drivers
S_0x555db71e1950 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db701b9f0;
 .timescale 0 0;
P_0x555db70b7f50 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6f985e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db71e1950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3a760 .functor OR 1, L_0x555db7e3a580, L_0x555db7e3a6f0, C4<0>, C4<0>;
v0x555db70ad8d0_0 .net "S", 0 0, L_0x555db7e3a5f0;  1 drivers
v0x555db70ad990_0 .net "a", 0 0, L_0x555db7e3a7d0;  1 drivers
v0x555db70ab1a0_0 .net "b", 0 0, L_0x555db7e3a900;  1 drivers
v0x555db70a8a70_0 .net "cin", 0 0, L_0x555db7e3a090;  alias, 1 drivers
v0x555db7073ef0_0 .net "cout", 0 0, L_0x555db7e3a760;  alias, 1 drivers
v0x555db7073630_0 .net "cout1", 0 0, L_0x555db7e3a580;  1 drivers
v0x555db70736d0_0 .net "cout2", 0 0, L_0x555db7e3a6f0;  1 drivers
v0x555db7070f00_0 .net "s1", 0 0, L_0x555db7e3a510;  1 drivers
S_0x555db6f95eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f985e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3a510 .functor XOR 1, L_0x555db7e3a7d0, L_0x555db7e3a900, C4<0>, C4<0>;
L_0x555db7e3a580 .functor AND 1, L_0x555db7e3a7d0, L_0x555db7e3a900, C4<1>, C4<1>;
v0x555db70b7590_0 .net "S", 0 0, L_0x555db7e3a510;  alias, 1 drivers
v0x555db70b7650_0 .net "a", 0 0, L_0x555db7e3a7d0;  alias, 1 drivers
v0x555db70b4e60_0 .net "b", 0 0, L_0x555db7e3a900;  alias, 1 drivers
v0x555db70b4f20_0 .net "cout", 0 0, L_0x555db7e3a580;  alias, 1 drivers
S_0x555db6f93780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f985e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3a5f0 .functor XOR 1, L_0x555db7e3a090, L_0x555db7e3a510, C4<0>, C4<0>;
L_0x555db7e3a6f0 .functor AND 1, L_0x555db7e3a090, L_0x555db7e3a510, C4<1>, C4<1>;
v0x555db70b2730_0 .net "S", 0 0, L_0x555db7e3a5f0;  alias, 1 drivers
v0x555db70b27f0_0 .net "a", 0 0, L_0x555db7e3a090;  alias, 1 drivers
v0x555db70b0000_0 .net "b", 0 0, L_0x555db7e3a510;  alias, 1 drivers
v0x555db70b00a0_0 .net "cout", 0 0, L_0x555db7e3a6f0;  alias, 1 drivers
S_0x555db6f91050 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db70a8b60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7e3b8d0 .functor BUFZ 1, L_0x555db7e3ab40, C4<0>, C4<0>, C4<0>;
L_0x555db7e3b9d0 .functor BUFZ 1, L_0x555db7e3b4d0, C4<0>, C4<0>, C4<0>;
v0x555db705b270_0 .net "S", 1 0, L_0x555db7e3b830;  alias, 1 drivers
v0x555db705b330_0 .net "a", 1 0, L_0x555db7e3aa30;  alias, 1 drivers
v0x555db7058b40_0 .net "b", 1 0, L_0x555db7e39c80;  alias, 1 drivers
v0x555db7056410 .array "carry", 0 2;
v0x555db7056410_0 .net v0x555db7056410 0, 0 0, L_0x555db7e3b8d0; 1 drivers
v0x555db7056410_1 .net v0x555db7056410 1, 0 0, L_0x555db7e3ae90; 1 drivers
v0x555db7056410_2 .net v0x555db7056410 2, 0 0, L_0x555db7e3b4d0; 1 drivers
v0x555db704f7a0_0 .net "cin", 0 0, L_0x555db7e3ab40;  alias, 1 drivers
v0x555db704ef40_0 .net "cout", 0 0, L_0x555db7e3b9d0;  alias, 1 drivers
L_0x555db7e3af90 .part L_0x555db7e3aa30, 0, 1;
L_0x555db7e3b150 .part L_0x555db7e39c80, 0, 1;
L_0x555db7e3b540 .part L_0x555db7e3aa30, 1, 1;
L_0x555db7e3b670 .part L_0x555db7e39c80, 1, 1;
L_0x555db7e3b830 .concat8 [ 1 1 0 0], L_0x555db7e3ac90, L_0x555db7e3b360;
S_0x555db6f8e920 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f91050;
 .timescale 0 0;
P_0x555db70a3bd0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f8c1f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f8e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3ae90 .functor OR 1, L_0x555db7e3ac20, L_0x555db7e3ad90, C4<0>, C4<0>;
v0x555db708da40_0 .net "S", 0 0, L_0x555db7e3ac90;  1 drivers
v0x555db708dae0_0 .net "a", 0 0, L_0x555db7e3af90;  1 drivers
v0x555db708d180_0 .net "b", 0 0, L_0x555db7e3b150;  1 drivers
v0x555db708aa50_0 .net "cin", 0 0, L_0x555db7e3b8d0;  alias, 1 drivers
v0x555db7088320_0 .net "cout", 0 0, L_0x555db7e3ae90;  alias, 1 drivers
v0x555db7085bf0_0 .net "cout1", 0 0, L_0x555db7e3ac20;  1 drivers
v0x555db7085c90_0 .net "cout2", 0 0, L_0x555db7e3ad90;  1 drivers
v0x555db707f510_0 .net "s1", 0 0, L_0x555db7e3abb0;  1 drivers
S_0x555db6f89ac0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f8c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3abb0 .functor XOR 1, L_0x555db7e3af90, L_0x555db7e3b150, C4<0>, C4<0>;
L_0x555db7e3ac20 .functor AND 1, L_0x555db7e3af90, L_0x555db7e3b150, C4<1>, C4<1>;
v0x555db709e3b0_0 .net "S", 0 0, L_0x555db7e3abb0;  alias, 1 drivers
v0x555db709bc80_0 .net "a", 0 0, L_0x555db7e3af90;  alias, 1 drivers
v0x555db709bd40_0 .net "b", 0 0, L_0x555db7e3b150;  alias, 1 drivers
v0x555db7099550_0 .net "cout", 0 0, L_0x555db7e3ac20;  alias, 1 drivers
S_0x555db6f87390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f8c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3ac90 .functor XOR 1, L_0x555db7e3b8d0, L_0x555db7e3abb0, C4<0>, C4<0>;
L_0x555db7e3ad90 .functor AND 1, L_0x555db7e3b8d0, L_0x555db7e3abb0, C4<1>, C4<1>;
v0x555db7096e20_0 .net "S", 0 0, L_0x555db7e3ac90;  alias, 1 drivers
v0x555db7096ee0_0 .net "a", 0 0, L_0x555db7e3b8d0;  alias, 1 drivers
v0x555db70946f0_0 .net "b", 0 0, L_0x555db7e3abb0;  alias, 1 drivers
v0x555db7094790_0 .net "cout", 0 0, L_0x555db7e3ad90;  alias, 1 drivers
S_0x555db6f84c60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6f91050;
 .timescale 0 0;
P_0x555db7088410 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6f82530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f84c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3b4d0 .functor OR 1, L_0x555db7e3b2f0, L_0x555db7e3b460, C4<0>, C4<0>;
v0x555db7065c70_0 .net "S", 0 0, L_0x555db7e3b360;  1 drivers
v0x555db7065d10_0 .net "a", 0 0, L_0x555db7e3b540;  1 drivers
v0x555db7063540_0 .net "b", 0 0, L_0x555db7e3b670;  1 drivers
v0x555db7060e10_0 .net "cin", 0 0, L_0x555db7e3ae90;  alias, 1 drivers
v0x555db7043080_0 .net "cout", 0 0, L_0x555db7e3b4d0;  alias, 1 drivers
v0x555db7042820_0 .net "cout1", 0 0, L_0x555db7e3b2f0;  1 drivers
v0x555db70428c0_0 .net "cout2", 0 0, L_0x555db7e3b460;  1 drivers
v0x555db705bb10_0 .net "s1", 0 0, L_0x555db7e3b280;  1 drivers
S_0x555db6f7fe00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f82530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3b280 .functor XOR 1, L_0x555db7e3b540, L_0x555db7e3b670, C4<0>, C4<0>;
L_0x555db7e3b2f0 .functor AND 1, L_0x555db7e3b540, L_0x555db7e3b670, C4<1>, C4<1>;
v0x555db707ec70_0 .net "S", 0 0, L_0x555db7e3b280;  alias, 1 drivers
v0x555db707ed30_0 .net "a", 0 0, L_0x555db7e3b540;  alias, 1 drivers
v0x555db707c540_0 .net "b", 0 0, L_0x555db7e3b670;  alias, 1 drivers
v0x555db707c600_0 .net "cout", 0 0, L_0x555db7e3b2f0;  alias, 1 drivers
S_0x555db6f7d6d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f82530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3b360 .functor XOR 1, L_0x555db7e3ae90, L_0x555db7e3b280, C4<0>, C4<0>;
L_0x555db7e3b460 .functor AND 1, L_0x555db7e3ae90, L_0x555db7e3b280, C4<1>, C4<1>;
v0x555db7079e10_0 .net "S", 0 0, L_0x555db7e3b360;  alias, 1 drivers
v0x555db7079ed0_0 .net "a", 0 0, L_0x555db7e3ae90;  alias, 1 drivers
v0x555db7066510_0 .net "b", 0 0, L_0x555db7e3b280;  alias, 1 drivers
v0x555db70665b0_0 .net "cout", 0 0, L_0x555db7e3b460;  alias, 1 drivers
S_0x555db6f7afa0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7060f00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bf2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e3d510 .functor BUFZ 1, L_0x7f49c55bf2d8, C4<0>, C4<0>, C4<0>;
L_0x555db7e3d580 .functor BUFZ 1, L_0x555db7e3d1a0, C4<0>, C4<0>, C4<0>;
v0x555db71eca40_0 .net "S", 3 0, L_0x555db7e3d470;  alias, 1 drivers
v0x555db71ea310_0 .net "a", 3 0, L_0x555db7e3ba40;  alias, 1 drivers
v0x555db71e7be0_0 .net "b", 3 0, L_0x555db7e3bae0;  alias, 1 drivers
v0x555db71e7ca0 .array "carry", 0 4;
v0x555db71e7ca0_0 .net v0x555db71e7ca0 0, 0 0, L_0x555db7e3d510; 1 drivers
v0x555db71e7ca0_1 .net v0x555db71e7ca0 1, 0 0, L_0x555db7e3bf70; 1 drivers
v0x555db71e7ca0_2 .net v0x555db71e7ca0 2, 0 0, L_0x555db7e3c520; 1 drivers
v0x555db71e7ca0_3 .net v0x555db71e7ca0 3, 0 0, L_0x555db7e3cbf0; 1 drivers
v0x555db71e7ca0_4 .net v0x555db71e7ca0 4, 0 0, L_0x555db7e3d1a0; 1 drivers
v0x555db60cac90_0 .net "cin", 0 0, L_0x7f49c55bf2d8;  1 drivers
v0x555db60ca9d0_0 .net "cout", 0 0, L_0x555db7e3d580;  alias, 1 drivers
L_0x555db7e3c070 .part L_0x555db7e3ba40, 0, 1;
L_0x555db7e3c1a0 .part L_0x555db7e3bae0, 0, 1;
L_0x555db7e3c620 .part L_0x555db7e3ba40, 1, 1;
L_0x555db7e3c7e0 .part L_0x555db7e3bae0, 1, 1;
L_0x555db7e3ccf0 .part L_0x555db7e3ba40, 2, 1;
L_0x555db7e3ce20 .part L_0x555db7e3bae0, 2, 1;
L_0x555db7e3d210 .part L_0x555db7e3ba40, 3, 1;
L_0x555db7e3d340 .part L_0x555db7e3bae0, 3, 1;
L_0x555db7e3d470 .concat8 [ 1 1 1 1], L_0x555db7e3bd70, L_0x555db7e3c3b0, L_0x555db7e3ca80, L_0x555db7e3d030;
S_0x555db6f78870 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f7afa0;
 .timescale 0 0;
P_0x555db7056500 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f76140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f78870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3bf70 .functor OR 1, L_0x555db7e3bd00, L_0x555db7e3be70, C4<0>, C4<0>;
v0x555db70291d0_0 .net "S", 0 0, L_0x555db7e3bd70;  1 drivers
v0x555db7029270_0 .net "a", 0 0, L_0x555db7e3c070;  1 drivers
v0x555db7010030_0 .net "b", 0 0, L_0x555db7e3c1a0;  1 drivers
v0x555db700f790_0 .net "cin", 0 0, L_0x555db7e3d510;  alias, 1 drivers
v0x555db700d060_0 .net "cout", 0 0, L_0x555db7e3bf70;  alias, 1 drivers
v0x555db700a930_0 .net "cout1", 0 0, L_0x555db7e3bd00;  1 drivers
v0x555db700a9d0_0 .net "cout2", 0 0, L_0x555db7e3be70;  1 drivers
v0x555db6fecba0_0 .net "s1", 0 0, L_0x555db7e3bc90;  1 drivers
S_0x555db6f1a930 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f76140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3bc90 .functor XOR 1, L_0x555db7e3c070, L_0x555db7e3c1a0, C4<0>, C4<0>;
L_0x555db7e3bd00 .functor AND 1, L_0x555db7e3c070, L_0x555db7e3c1a0, C4<1>, C4<1>;
v0x555db7049a60_0 .net "S", 0 0, L_0x555db7e3bc90;  alias, 1 drivers
v0x555db7049200_0 .net "a", 0 0, L_0x555db7e3c070;  alias, 1 drivers
v0x555db70492c0_0 .net "b", 0 0, L_0x555db7e3c1a0;  alias, 1 drivers
v0x555db703ad40_0 .net "cout", 0 0, L_0x555db7e3bd00;  alias, 1 drivers
S_0x555db6f18200 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f76140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3bd70 .functor XOR 1, L_0x555db7e3d510, L_0x555db7e3bc90, C4<0>, C4<0>;
L_0x555db7e3be70 .functor AND 1, L_0x555db7e3d510, L_0x555db7e3bc90, C4<1>, C4<1>;
v0x555db70336f0_0 .net "S", 0 0, L_0x555db7e3bd70;  alias, 1 drivers
v0x555db70337b0_0 .net "a", 0 0, L_0x555db7e3d510;  alias, 1 drivers
v0x555db70299a0_0 .net "b", 0 0, L_0x555db7e3bc90;  alias, 1 drivers
v0x555db7029a40_0 .net "cout", 0 0, L_0x555db7e3be70;  alias, 1 drivers
S_0x555db6f15ad0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6f7afa0;
 .timescale 0 0;
P_0x555db700d150 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6f133a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f15ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3c520 .functor OR 1, L_0x555db7e3c340, L_0x555db7e3c4b0, C4<0>, C4<0>;
v0x555db6ffff30_0 .net "S", 0 0, L_0x555db7e3c3b0;  1 drivers
v0x555db6ffffd0_0 .net "a", 0 0, L_0x555db7e3c620;  1 drivers
v0x555db6ff92c0_0 .net "b", 0 0, L_0x555db7e3c7e0;  1 drivers
v0x555db6ff8a60_0 .net "cin", 0 0, L_0x555db7e3bf70;  alias, 1 drivers
v0x555db6ff3580_0 .net "cout", 0 0, L_0x555db7e3c520;  alias, 1 drivers
v0x555db6ff2d20_0 .net "cout1", 0 0, L_0x555db7e3c340;  1 drivers
v0x555db6ff2dc0_0 .net "cout2", 0 0, L_0x555db7e3c4b0;  1 drivers
v0x555db6fe4860_0 .net "s1", 0 0, L_0x555db7e3c2d0;  1 drivers
S_0x555db6f10c70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f133a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3c2d0 .functor XOR 1, L_0x555db7e3c620, L_0x555db7e3c7e0, C4<0>, C4<0>;
L_0x555db7e3c340 .functor AND 1, L_0x555db7e3c620, L_0x555db7e3c7e0, C4<1>, C4<1>;
v0x555db6fec340_0 .net "S", 0 0, L_0x555db7e3c2d0;  alias, 1 drivers
v0x555db6fec400_0 .net "a", 0 0, L_0x555db7e3c620;  alias, 1 drivers
v0x555db7005630_0 .net "b", 0 0, L_0x555db7e3c7e0;  alias, 1 drivers
v0x555db70056f0_0 .net "cout", 0 0, L_0x555db7e3c340;  alias, 1 drivers
S_0x555db6f0e540 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f133a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3c3b0 .functor XOR 1, L_0x555db7e3bf70, L_0x555db7e3c2d0, C4<0>, C4<0>;
L_0x555db7e3c4b0 .functor AND 1, L_0x555db7e3bf70, L_0x555db7e3c2d0, C4<1>, C4<1>;
v0x555db7004d90_0 .net "S", 0 0, L_0x555db7e3c3b0;  alias, 1 drivers
v0x555db7004e50_0 .net "a", 0 0, L_0x555db7e3bf70;  alias, 1 drivers
v0x555db7002660_0 .net "b", 0 0, L_0x555db7e3c2d0;  alias, 1 drivers
v0x555db7002700_0 .net "cout", 0 0, L_0x555db7e3c4b0;  alias, 1 drivers
S_0x555db6f0be10 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6f7afa0;
 .timescale 0 0;
P_0x555db6ff8b50 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6f096e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f0be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3cbf0 .functor OR 1, L_0x555db7e3ca10, L_0x555db7e3cb80, C4<0>, C4<0>;
v0x555db6fb1100_0 .net "S", 0 0, L_0x555db7e3ca80;  1 drivers
v0x555db6fb11c0_0 .net "a", 0 0, L_0x555db7e3ccf0;  1 drivers
v0x555db6fb08a0_0 .net "b", 0 0, L_0x555db7e3ce20;  1 drivers
v0x555db6fc9b90_0 .net "cin", 0 0, L_0x555db7e3c520;  alias, 1 drivers
v0x555db6fc9c30_0 .net "cout", 0 0, L_0x555db7e3cbf0;  alias, 1 drivers
v0x555db6fc92f0_0 .net "cout1", 0 0, L_0x555db7e3ca10;  1 drivers
v0x555db6fc9390_0 .net "cout2", 0 0, L_0x555db7e3cb80;  1 drivers
v0x555db6fc6bc0_0 .net "s1", 0 0, L_0x555db7e3c9a0;  1 drivers
S_0x555db6f70f30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f096e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3c9a0 .functor XOR 1, L_0x555db7e3ccf0, L_0x555db7e3ce20, C4<0>, C4<0>;
L_0x555db7e3ca10 .functor AND 1, L_0x555db7e3ccf0, L_0x555db7e3ce20, C4<1>, C4<1>;
v0x555db6fdd210_0 .net "S", 0 0, L_0x555db7e3c9a0;  alias, 1 drivers
v0x555db6fdd2b0_0 .net "a", 0 0, L_0x555db7e3ccf0;  alias, 1 drivers
v0x555db6fd4590_0 .net "b", 0 0, L_0x555db7e3ce20;  alias, 1 drivers
v0x555db6fd4630_0 .net "cout", 0 0, L_0x555db7e3ca10;  alias, 1 drivers
S_0x555db6f6e800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f096e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3ca80 .functor XOR 1, L_0x555db7e3c520, L_0x555db7e3c9a0, C4<0>, C4<0>;
L_0x555db7e3cb80 .functor AND 1, L_0x555db7e3c520, L_0x555db7e3c9a0, C4<1>, C4<1>;
v0x555db6fd3cf0_0 .net "S", 0 0, L_0x555db7e3ca80;  alias, 1 drivers
v0x555db6fd3db0_0 .net "a", 0 0, L_0x555db7e3c520;  alias, 1 drivers
v0x555db6fd15c0_0 .net "b", 0 0, L_0x555db7e3c9a0;  alias, 1 drivers
v0x555db6fcee90_0 .net "cout", 0 0, L_0x555db7e3cb80;  alias, 1 drivers
S_0x555db6f6c0d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6f7afa0;
 .timescale 0 0;
P_0x555db6d77ca0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6f699a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f6c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3d1a0 .functor OR 1, L_0x555db7e3cfc0, L_0x555db7e3d130, C4<0>, C4<0>;
v0x555db6fa8e80_0 .net "S", 0 0, L_0x555db7e3d030;  1 drivers
v0x555db6fa1770_0 .net "a", 0 0, L_0x555db7e3d210;  1 drivers
v0x555db6fa1810_0 .net "b", 0 0, L_0x555db7e3d340;  1 drivers
v0x555db701c450_0 .net "cin", 0 0, L_0x555db7e3cbf0;  alias, 1 drivers
v0x555db701bc80_0 .net "cout", 0 0, L_0x555db7e3d1a0;  alias, 1 drivers
v0x555db71e23a0_0 .net "cout1", 0 0, L_0x555db7e3cfc0;  1 drivers
v0x555db71e2440_0 .net "cout2", 0 0, L_0x555db7e3d130;  1 drivers
v0x555db71ed250_0 .net "s1", 0 0, L_0x555db7e3cf50;  1 drivers
S_0x555db6f67270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f699a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3cf50 .functor XOR 1, L_0x555db7e3d210, L_0x555db7e3d340, C4<0>, C4<0>;
L_0x555db7e3cfc0 .functor AND 1, L_0x555db7e3d210, L_0x555db7e3d340, C4<1>, C4<1>;
v0x555db6fc4490_0 .net "S", 0 0, L_0x555db7e3cf50;  alias, 1 drivers
v0x555db6fbd820_0 .net "a", 0 0, L_0x555db7e3d210;  alias, 1 drivers
v0x555db6fbd8e0_0 .net "b", 0 0, L_0x555db7e3d340;  alias, 1 drivers
v0x555db6fbcfc0_0 .net "cout", 0 0, L_0x555db7e3cfc0;  alias, 1 drivers
S_0x555db6f64b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f699a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3d030 .functor XOR 1, L_0x555db7e3cbf0, L_0x555db7e3cf50, C4<0>, C4<0>;
L_0x555db7e3d130 .functor AND 1, L_0x555db7e3cbf0, L_0x555db7e3cf50, C4<1>, C4<1>;
v0x555db6fb7ae0_0 .net "S", 0 0, L_0x555db7e3d030;  alias, 1 drivers
v0x555db6fb7280_0 .net "a", 0 0, L_0x555db7e3cbf0;  alias, 1 drivers
v0x555db6fb7340_0 .net "b", 0 0, L_0x555db7e3cf50;  alias, 1 drivers
v0x555db6fa8dc0_0 .net "cout", 0 0, L_0x555db7e3d130;  alias, 1 drivers
S_0x555db6f62410 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db70f0a00 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e38da0 .functor NOT 2, L_0x555db7e38d00, C4<00>, C4<00>, C4<00>;
v0x555db6f6ea90_0 .net "cout", 0 0, L_0x555db7e39ba0;  1 drivers
v0x555db6f6eb30_0 .net "i", 1 0, L_0x555db7e38d00;  alias, 1 drivers
v0x555db6f6c360_0 .net "o", 1 0, L_0x555db7e39a90;  alias, 1 drivers
v0x555db6f69c30_0 .net "temp2", 1 0, L_0x555db7e38da0;  1 drivers
S_0x555db6f5fce0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6f62410;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6d406b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bf128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e39b30 .functor BUFZ 1, L_0x7f49c55bf128, C4<0>, C4<0>, C4<0>;
L_0x555db7e39ba0 .functor BUFZ 1, L_0x555db7e39730, C4<0>, C4<0>, C4<0>;
v0x555db6f0e7d0_0 .net "S", 1 0, L_0x555db7e39a90;  alias, 1 drivers
v0x555db6f0e890_0 .net "a", 1 0, L_0x555db7e38da0;  alias, 1 drivers
L_0x7f49c55bf0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6f0c0a0_0 .net "b", 1 0, L_0x7f49c55bf0e0;  1 drivers
v0x555db6f0c160 .array "carry", 0 2;
v0x555db6f0c160_0 .net v0x555db6f0c160 0, 0 0, L_0x555db7e39b30; 1 drivers
v0x555db6f0c160_1 .net v0x555db6f0c160 1, 0 0, L_0x555db7e39180; 1 drivers
v0x555db6f0c160_2 .net v0x555db6f0c160 2, 0 0, L_0x555db7e39730; 1 drivers
v0x555db6f09970_0 .net "cin", 0 0, L_0x7f49c55bf128;  1 drivers
v0x555db6f711c0_0 .net "cout", 0 0, L_0x555db7e39ba0;  alias, 1 drivers
L_0x555db7e39280 .part L_0x555db7e38da0, 0, 1;
L_0x555db7e393b0 .part L_0x7f49c55bf0e0, 0, 1;
L_0x555db7e397a0 .part L_0x555db7e38da0, 1, 1;
L_0x555db7e39960 .part L_0x7f49c55bf0e0, 1, 1;
L_0x555db7e39a90 .concat8 [ 1 1 0 0], L_0x555db7e38f80, L_0x555db7e395c0;
S_0x555db6f5d5b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f5fce0;
 .timescale 0 0;
P_0x555db6d569d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f5ae80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f5d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e39180 .functor OR 1, L_0x555db7e38f10, L_0x555db7e39080, C4<0>, C4<0>;
v0x555db6f89d50_0 .net "S", 0 0, L_0x555db7e38f80;  1 drivers
v0x555db6f89e10_0 .net "a", 0 0, L_0x555db7e39280;  1 drivers
v0x555db6f87620_0 .net "b", 0 0, L_0x555db7e393b0;  1 drivers
v0x555db6f876c0_0 .net "cin", 0 0, L_0x555db7e39b30;  alias, 1 drivers
v0x555db6f84ef0_0 .net "cout", 0 0, L_0x555db7e39180;  alias, 1 drivers
v0x555db6f827c0_0 .net "cout1", 0 0, L_0x555db7e38f10;  1 drivers
v0x555db6f82860_0 .net "cout2", 0 0, L_0x555db7e39080;  1 drivers
v0x555db6f80090_0 .net "s1", 0 0, L_0x555db7e38ea0;  1 drivers
S_0x555db6f58750 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f5ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e38ea0 .functor XOR 1, L_0x555db7e39280, L_0x555db7e393b0, C4<0>, C4<0>;
L_0x555db7e38f10 .functor AND 1, L_0x555db7e39280, L_0x555db7e393b0, C4<1>, C4<1>;
v0x555db6f98870_0 .net "S", 0 0, L_0x555db7e38ea0;  alias, 1 drivers
v0x555db6f96140_0 .net "a", 0 0, L_0x555db7e39280;  alias, 1 drivers
v0x555db6f96200_0 .net "b", 0 0, L_0x555db7e393b0;  alias, 1 drivers
v0x555db6f93a10_0 .net "cout", 0 0, L_0x555db7e38f10;  alias, 1 drivers
S_0x555db6f56020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f5ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e38f80 .functor XOR 1, L_0x555db7e39b30, L_0x555db7e38ea0, C4<0>, C4<0>;
L_0x555db7e39080 .functor AND 1, L_0x555db7e39b30, L_0x555db7e38ea0, C4<1>, C4<1>;
v0x555db6f912e0_0 .net "S", 0 0, L_0x555db7e38f80;  alias, 1 drivers
v0x555db6f8ebb0_0 .net "a", 0 0, L_0x555db7e39b30;  alias, 1 drivers
v0x555db6f8ec70_0 .net "b", 0 0, L_0x555db7e38ea0;  alias, 1 drivers
v0x555db6f8c480_0 .net "cout", 0 0, L_0x555db7e39080;  alias, 1 drivers
S_0x555db6f538f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6f5fce0;
 .timescale 0 0;
P_0x555db6f84fe0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6f511c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f538f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e39730 .functor OR 1, L_0x555db7e39550, L_0x555db7e396c0, C4<0>, C4<0>;
v0x555db6f1b410_0 .net "S", 0 0, L_0x555db7e395c0;  1 drivers
v0x555db6f1b4b0_0 .net "a", 0 0, L_0x555db7e397a0;  1 drivers
v0x555db6f1abc0_0 .net "b", 0 0, L_0x555db7e39960;  1 drivers
v0x555db6f18490_0 .net "cin", 0 0, L_0x555db7e39180;  alias, 1 drivers
v0x555db6f15d60_0 .net "cout", 0 0, L_0x555db7e39730;  alias, 1 drivers
v0x555db6f13630_0 .net "cout1", 0 0, L_0x555db7e39550;  1 drivers
v0x555db6f136d0_0 .net "cout2", 0 0, L_0x555db7e396c0;  1 drivers
v0x555db6f10f00_0 .net "s1", 0 0, L_0x555db7e394e0;  1 drivers
S_0x555db6f4ea90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f511c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e394e0 .functor XOR 1, L_0x555db7e397a0, L_0x555db7e39960, C4<0>, C4<0>;
L_0x555db7e39550 .functor AND 1, L_0x555db7e397a0, L_0x555db7e39960, C4<1>, C4<1>;
v0x555db6f7d960_0 .net "S", 0 0, L_0x555db7e394e0;  alias, 1 drivers
v0x555db6f7da20_0 .net "a", 0 0, L_0x555db7e397a0;  alias, 1 drivers
v0x555db6f7b230_0 .net "b", 0 0, L_0x555db7e39960;  alias, 1 drivers
v0x555db6f7b2f0_0 .net "cout", 0 0, L_0x555db7e39550;  alias, 1 drivers
S_0x555db6f47790 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f511c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e395c0 .functor XOR 1, L_0x555db7e39180, L_0x555db7e394e0, C4<0>, C4<0>;
L_0x555db7e396c0 .functor AND 1, L_0x555db7e39180, L_0x555db7e394e0, C4<1>, C4<1>;
v0x555db6f78b00_0 .net "S", 0 0, L_0x555db7e395c0;  alias, 1 drivers
v0x555db6f78bc0_0 .net "a", 0 0, L_0x555db7e39180;  alias, 1 drivers
v0x555db6f763d0_0 .net "b", 0 0, L_0x555db7e394e0;  alias, 1 drivers
v0x555db6f76470_0 .net "cout", 0 0, L_0x555db7e396c0;  alias, 1 drivers
S_0x555db6f45060 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7042590;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f18580 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7e3ee70 .functor BUFZ 1, L_0x555db7e3d580, C4<0>, C4<0>, C4<0>;
L_0x555db7e3ef70 .functor BUFZ 1, L_0x555db7e3eb00, C4<0>, C4<0>, C4<0>;
v0x555db6eeca90_0 .net "S", 3 0, L_0x555db7e3edd0;  alias, 1 drivers
v0x555db6eecb50_0 .net "a", 3 0, L_0x555db7e3d470;  alias, 1 drivers
v0x555db6eea360_0 .net "b", 3 0, L_0x555db7e3bb80;  alias, 1 drivers
v0x555db6ee7c30 .array "carry", 0 4;
v0x555db6ee7c30_0 .net v0x555db6ee7c30 0, 0 0, L_0x555db7e3ee70; 1 drivers
v0x555db6ee7c30_1 .net v0x555db6ee7c30 1, 0 0, L_0x555db7e3d8d0; 1 drivers
v0x555db6ee7c30_2 .net v0x555db6ee7c30 2, 0 0, L_0x555db7e3df10; 1 drivers
v0x555db6ee7c30_3 .net v0x555db6ee7c30 3, 0 0, L_0x555db7e3e550; 1 drivers
v0x555db6ee7c30_4 .net v0x555db6ee7c30 4, 0 0, L_0x555db7e3eb00; 1 drivers
v0x555db6ee5500_0 .net "cin", 0 0, L_0x555db7e3d580;  alias, 1 drivers
v0x555db6ee2dd0_0 .net "cout", 0 0, L_0x555db7e3ef70;  alias, 1 drivers
L_0x555db7e3d9d0 .part L_0x555db7e3d470, 0, 1;
L_0x555db7e3db90 .part L_0x555db7e3bb80, 0, 1;
L_0x555db7e3e010 .part L_0x555db7e3d470, 1, 1;
L_0x555db7e3e140 .part L_0x555db7e3bb80, 1, 1;
L_0x555db7e3e650 .part L_0x555db7e3d470, 2, 1;
L_0x555db7e3e780 .part L_0x555db7e3bb80, 2, 1;
L_0x555db7e3eb70 .part L_0x555db7e3d470, 3, 1;
L_0x555db7e3eca0 .part L_0x555db7e3bb80, 3, 1;
L_0x555db7e3edd0 .concat8 [ 1 1 1 1], L_0x555db7e3d6d0, L_0x555db7e3dda0, L_0x555db7e3e3e0, L_0x555db7e3e990;
S_0x555db6f42930 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6f45060;
 .timescale 0 0;
P_0x555db6f09a60 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6f40200 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f42930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3d8d0 .functor OR 1, L_0x555db7e3d660, L_0x555db7e3d7d0, C4<0>, C4<0>;
v0x555db6f5b110_0 .net "S", 0 0, L_0x555db7e3d6d0;  1 drivers
v0x555db6f5b1d0_0 .net "a", 0 0, L_0x555db7e3d9d0;  1 drivers
v0x555db6f589e0_0 .net "b", 0 0, L_0x555db7e3db90;  1 drivers
v0x555db6f562b0_0 .net "cin", 0 0, L_0x555db7e3ee70;  alias, 1 drivers
v0x555db6f53b80_0 .net "cout", 0 0, L_0x555db7e3d8d0;  alias, 1 drivers
v0x555db6f51450_0 .net "cout1", 0 0, L_0x555db7e3d660;  1 drivers
v0x555db6f514f0_0 .net "cout2", 0 0, L_0x555db7e3d7d0;  1 drivers
v0x555db6f4ed20_0 .net "s1", 0 0, L_0x555db7e3d5f0;  1 drivers
S_0x555db6f3dad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f40200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3d5f0 .functor XOR 1, L_0x555db7e3d9d0, L_0x555db7e3db90, C4<0>, C4<0>;
L_0x555db7e3d660 .functor AND 1, L_0x555db7e3d9d0, L_0x555db7e3db90, C4<1>, C4<1>;
v0x555db6f67500_0 .net "S", 0 0, L_0x555db7e3d5f0;  alias, 1 drivers
v0x555db6f64dd0_0 .net "a", 0 0, L_0x555db7e3d9d0;  alias, 1 drivers
v0x555db6f64e90_0 .net "b", 0 0, L_0x555db7e3db90;  alias, 1 drivers
v0x555db6f626a0_0 .net "cout", 0 0, L_0x555db7e3d660;  alias, 1 drivers
S_0x555db6f3b3a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f40200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3d6d0 .functor XOR 1, L_0x555db7e3ee70, L_0x555db7e3d5f0, C4<0>, C4<0>;
L_0x555db7e3d7d0 .functor AND 1, L_0x555db7e3ee70, L_0x555db7e3d5f0, C4<1>, C4<1>;
v0x555db6f5ff70_0 .net "S", 0 0, L_0x555db7e3d6d0;  alias, 1 drivers
v0x555db6f60030_0 .net "a", 0 0, L_0x555db7e3ee70;  alias, 1 drivers
v0x555db6f5d840_0 .net "b", 0 0, L_0x555db7e3d5f0;  alias, 1 drivers
v0x555db6f5d8e0_0 .net "cout", 0 0, L_0x555db7e3d7d0;  alias, 1 drivers
S_0x555db6f38c70 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6f45060;
 .timescale 0 0;
P_0x555db6f53c70 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6f36540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f38c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3df10 .functor OR 1, L_0x555db7e3dd30, L_0x555db7e3dea0, C4<0>, C4<0>;
v0x555db6f3b630_0 .net "S", 0 0, L_0x555db7e3dda0;  1 drivers
v0x555db6f3b6f0_0 .net "a", 0 0, L_0x555db7e3e010;  1 drivers
v0x555db6f38f00_0 .net "b", 0 0, L_0x555db7e3e140;  1 drivers
v0x555db6f367d0_0 .net "cin", 0 0, L_0x555db7e3d8d0;  alias, 1 drivers
v0x555db6f36870_0 .net "cout", 0 0, L_0x555db7e3df10;  alias, 1 drivers
v0x555db6f30460_0 .net "cout1", 0 0, L_0x555db7e3dd30;  1 drivers
v0x555db6f30500_0 .net "cout2", 0 0, L_0x555db7e3dea0;  1 drivers
v0x555db6f2fb90_0 .net "s1", 0 0, L_0x555db7e3dcc0;  1 drivers
S_0x555db6f2f900 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f36540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3dcc0 .functor XOR 1, L_0x555db7e3e010, L_0x555db7e3e140, C4<0>, C4<0>;
L_0x555db7e3dd30 .functor AND 1, L_0x555db7e3e010, L_0x555db7e3e140, C4<1>, C4<1>;
v0x555db6f48270_0 .net "S", 0 0, L_0x555db7e3dcc0;  alias, 1 drivers
v0x555db6f47a20_0 .net "a", 0 0, L_0x555db7e3e010;  alias, 1 drivers
v0x555db6f47ae0_0 .net "b", 0 0, L_0x555db7e3e140;  alias, 1 drivers
v0x555db6f452f0_0 .net "cout", 0 0, L_0x555db7e3dd30;  alias, 1 drivers
S_0x555db6f2d1d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f36540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3dda0 .functor XOR 1, L_0x555db7e3d8d0, L_0x555db7e3dcc0, C4<0>, C4<0>;
L_0x555db7e3dea0 .functor AND 1, L_0x555db7e3d8d0, L_0x555db7e3dcc0, C4<1>, C4<1>;
v0x555db6f42bc0_0 .net "S", 0 0, L_0x555db7e3dda0;  alias, 1 drivers
v0x555db6f42c80_0 .net "a", 0 0, L_0x555db7e3d8d0;  alias, 1 drivers
v0x555db6f40490_0 .net "b", 0 0, L_0x555db7e3dcc0;  alias, 1 drivers
v0x555db6f3dd60_0 .net "cout", 0 0, L_0x555db7e3dea0;  alias, 1 drivers
S_0x555db6f2aaa0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6f45060;
 .timescale 0 0;
P_0x555db6cfb5d0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6f28370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f2aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3e550 .functor OR 1, L_0x555db7e3e370, L_0x555db7e3e4e0, C4<0>, C4<0>;
v0x555db6f21070_0 .net "S", 0 0, L_0x555db7e3e3e0;  1 drivers
v0x555db6f21110_0 .net "a", 0 0, L_0x555db7e3e650;  1 drivers
v0x555db6f03e10_0 .net "b", 0 0, L_0x555db7e3e780;  1 drivers
v0x555db6f03540_0 .net "cin", 0 0, L_0x555db7e3df10;  alias, 1 drivers
v0x555db6f00e10_0 .net "cout", 0 0, L_0x555db7e3e550;  alias, 1 drivers
v0x555db6efe6e0_0 .net "cout1", 0 0, L_0x555db7e3e370;  1 drivers
v0x555db6efe780_0 .net "cout2", 0 0, L_0x555db7e3e4e0;  1 drivers
v0x555db6efbfb0_0 .net "s1", 0 0, L_0x555db7e3e300;  1 drivers
S_0x555db6f25c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f28370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3e300 .functor XOR 1, L_0x555db7e3e650, L_0x555db7e3e780, C4<0>, C4<0>;
L_0x555db7e3e370 .functor AND 1, L_0x555db7e3e650, L_0x555db7e3e780, C4<1>, C4<1>;
v0x555db6f2d460_0 .net "S", 0 0, L_0x555db7e3e300;  alias, 1 drivers
v0x555db6f2ad30_0 .net "a", 0 0, L_0x555db7e3e650;  alias, 1 drivers
v0x555db6f2adf0_0 .net "b", 0 0, L_0x555db7e3e780;  alias, 1 drivers
v0x555db6f28600_0 .net "cout", 0 0, L_0x555db7e3e370;  alias, 1 drivers
S_0x555db6f23510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f28370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3e3e0 .functor XOR 1, L_0x555db7e3df10, L_0x555db7e3e300, C4<0>, C4<0>;
L_0x555db7e3e4e0 .functor AND 1, L_0x555db7e3df10, L_0x555db7e3e300, C4<1>, C4<1>;
v0x555db6f25ed0_0 .net "S", 0 0, L_0x555db7e3e3e0;  alias, 1 drivers
v0x555db6f25f90_0 .net "a", 0 0, L_0x555db7e3df10;  alias, 1 drivers
v0x555db6f237a0_0 .net "b", 0 0, L_0x555db7e3e300;  alias, 1 drivers
v0x555db6f23840_0 .net "cout", 0 0, L_0x555db7e3e4e0;  alias, 1 drivers
S_0x555db6f20de0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6f45060;
 .timescale 0 0;
P_0x555db6f03630 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6f032b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6f20de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e3eb00 .functor OR 1, L_0x555db7e3e920, L_0x555db7e3ea90, C4<0>, C4<0>;
v0x555db6ebf5e0_0 .net "S", 0 0, L_0x555db7e3e990;  1 drivers
v0x555db6ebf680_0 .net "a", 0 0, L_0x555db7e3eb70;  1 drivers
v0x555db6ebceb0_0 .net "b", 0 0, L_0x555db7e3eca0;  1 drivers
v0x555db6eba780_0 .net "cin", 0 0, L_0x555db7e3e550;  alias, 1 drivers
v0x555db6eb8050_0 .net "cout", 0 0, L_0x555db7e3eb00;  alias, 1 drivers
v0x555db6eefa90_0 .net "cout1", 0 0, L_0x555db7e3e920;  1 drivers
v0x555db6eefb30_0 .net "cout2", 0 0, L_0x555db7e3ea90;  1 drivers
v0x555db6eef1c0_0 .net "s1", 0 0, L_0x555db7e3e8b0;  1 drivers
S_0x555db6f00b80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6f032b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3e8b0 .functor XOR 1, L_0x555db7e3eb70, L_0x555db7e3eca0, C4<0>, C4<0>;
L_0x555db7e3e920 .functor AND 1, L_0x555db7e3eb70, L_0x555db7e3eca0, C4<1>, C4<1>;
v0x555db6ef9880_0 .net "S", 0 0, L_0x555db7e3e8b0;  alias, 1 drivers
v0x555db6ef9940_0 .net "a", 0 0, L_0x555db7e3eb70;  alias, 1 drivers
v0x555db6ef7150_0 .net "b", 0 0, L_0x555db7e3eca0;  alias, 1 drivers
v0x555db6ef7210_0 .net "cout", 0 0, L_0x555db7e3e920;  alias, 1 drivers
S_0x555db6efe450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6f032b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e3e990 .functor XOR 1, L_0x555db7e3e550, L_0x555db7e3e8b0, C4<0>, C4<0>;
L_0x555db7e3ea90 .functor AND 1, L_0x555db7e3e550, L_0x555db7e3e8b0, C4<1>, C4<1>;
v0x555db6ef4a20_0 .net "S", 0 0, L_0x555db7e3e990;  alias, 1 drivers
v0x555db6ef4ae0_0 .net "a", 0 0, L_0x555db7e3e550;  alias, 1 drivers
v0x555db6ebfea0_0 .net "b", 0 0, L_0x555db7e3e8b0;  alias, 1 drivers
v0x555db6ebff40_0 .net "cout", 0 0, L_0x555db7e3ea90;  alias, 1 drivers
S_0x555db6efbd20 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6ee55f0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7e42630 .functor NOT 2, L_0x555db7e43d00, C4<00>, C4<00>, C4<00>;
L_0x7f49c55bf488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e42830 .functor BUFZ 1, L_0x7f49c55bf488, C4<0>, C4<0>, C4<0>;
L_0x555db7e42a20 .functor NOT 1, L_0x555db7e428f0, C4<0>, C4<0>, C4<0>;
v0x555db6da9e70_0 .net "D", 1 0, L_0x555db7e42590;  alias, 1 drivers
v0x555db6da7740_0 .net *"_ivl_21", 0 0, L_0x555db7e42830;  1 drivers
v0x555db6da7800_0 .net "a", 1 0, L_0x555db7e43c60;  1 drivers
v0x555db6d72bc0_0 .net "abs_D", 1 0, L_0x555db7e43b30;  alias, 1 drivers
v0x555db6d72c80_0 .net "b", 1 0, L_0x555db7e43d00;  1 drivers
v0x555db6d72300_0 .net "b_comp", 1 0, L_0x555db7e42630;  1 drivers
v0x555db6d6fbd0_0 .net "carry", 2 0, L_0x555db7e426a0;  1 drivers
v0x555db6d6d4a0_0 .net "cin", 0 0, L_0x7f49c55bf488;  1 drivers
v0x555db6d6d560_0 .net "is_pos", 0 0, L_0x555db7e428f0;  1 drivers
v0x555db6d6ad70_0 .net "negative", 0 0, L_0x555db7e42a20;  alias, 1 drivers
v0x555db6d6ae10_0 .net "twos", 1 0, L_0x555db7e439b0;  1 drivers
L_0x555db7e41b10 .part L_0x555db7e43c60, 0, 1;
L_0x555db7e41c40 .part L_0x555db7e42630, 0, 1;
L_0x555db7e41d70 .part L_0x555db7e426a0, 0, 1;
L_0x555db7e42200 .part L_0x555db7e43c60, 1, 1;
L_0x555db7e42330 .part L_0x555db7e42630, 1, 1;
L_0x555db7e42460 .part L_0x555db7e426a0, 1, 1;
L_0x555db7e42590 .concat8 [ 1 1 0 0], L_0x555db7e41890, L_0x555db7e41f80;
L_0x555db7e426a0 .concat8 [ 1 1 1 0], L_0x555db7e42830, L_0x555db7e41aa0, L_0x555db7e42190;
L_0x555db7e428f0 .part L_0x555db7e426a0, 2, 1;
L_0x555db7e43b30 .functor MUXZ 2, L_0x555db7e439b0, L_0x555db7e42590, L_0x555db7e428f0, C4<>;
S_0x555db6ef95f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6efbd20;
 .timescale 0 0;
P_0x555db6ea4be0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6ef6ec0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6ef95f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e41aa0 .functor OR 1, L_0x555db7e417d0, L_0x555db7e41a30, C4<0>, C4<0>;
v0x555db6e75180_0 .net "S", 0 0, L_0x555db7e41890;  1 drivers
v0x555db6e75240_0 .net "a", 0 0, L_0x555db7e41b10;  1 drivers
v0x555db6e5bfe0_0 .net "b", 0 0, L_0x555db7e41c40;  1 drivers
v0x555db6e5b740_0 .net "cin", 0 0, L_0x555db7e41d70;  1 drivers
v0x555db6e59010_0 .net "cout", 0 0, L_0x555db7e41aa0;  1 drivers
v0x555db6e568e0_0 .net "cout1", 0 0, L_0x555db7e417d0;  1 drivers
v0x555db6e56980_0 .net "cout2", 0 0, L_0x555db7e41a30;  1 drivers
v0x555db6e38b50_0 .net "s1", 0 0, L_0x555db7e416c0;  1 drivers
S_0x555db6ef4790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ef6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e416c0 .functor XOR 1, L_0x555db7e41b10, L_0x555db7e41c40, C4<0>, C4<0>;
L_0x555db7e417d0 .functor AND 1, L_0x555db7e41b10, L_0x555db7e41c40, C4<1>, C4<1>;
v0x555db6e95ab0_0 .net "S", 0 0, L_0x555db7e416c0;  alias, 1 drivers
v0x555db6e951b0_0 .net "a", 0 0, L_0x555db7e41b10;  alias, 1 drivers
v0x555db6e95250_0 .net "b", 0 0, L_0x555db7e41c40;  alias, 1 drivers
v0x555db6e86cf0_0 .net "cout", 0 0, L_0x555db7e417d0;  alias, 1 drivers
S_0x555db6ebf350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ef6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e41890 .functor XOR 1, L_0x555db7e41d70, L_0x555db7e416c0, C4<0>, C4<0>;
L_0x555db7e41a30 .functor AND 1, L_0x555db7e41d70, L_0x555db7e416c0, C4<1>, C4<1>;
v0x555db6e86d90_0 .net "S", 0 0, L_0x555db7e41890;  alias, 1 drivers
v0x555db6e7f6a0_0 .net "a", 0 0, L_0x555db7e41d70;  alias, 1 drivers
v0x555db6e7f760_0 .net "b", 0 0, L_0x555db7e416c0;  alias, 1 drivers
v0x555db6e75950_0 .net "cout", 0 0, L_0x555db7e41a30;  alias, 1 drivers
S_0x555db6ebcc20 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db6efbd20;
 .timescale 0 0;
P_0x555db6e5c0e0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db6eba4f0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6ebcc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e42190 .functor OR 1, L_0x555db7e41f10, L_0x555db7e42120, C4<0>, C4<0>;
v0x555db6e44a10_0 .net "S", 0 0, L_0x555db7e41f80;  1 drivers
v0x555db6e44ad0_0 .net "a", 0 0, L_0x555db7e42200;  1 drivers
v0x555db6e3f530_0 .net "b", 0 0, L_0x555db7e42330;  1 drivers
v0x555db6e3ecd0_0 .net "cin", 0 0, L_0x555db7e42460;  1 drivers
v0x555db6e30810_0 .net "cout", 0 0, L_0x555db7e42190;  1 drivers
v0x555db6e291c0_0 .net "cout1", 0 0, L_0x555db7e41f10;  1 drivers
v0x555db6e29260_0 .net "cout2", 0 0, L_0x555db7e42120;  1 drivers
v0x555db6e20540_0 .net "s1", 0 0, L_0x555db7e41ea0;  1 drivers
S_0x555db6eb7dc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6eba4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e41ea0 .functor XOR 1, L_0x555db7e42200, L_0x555db7e42330, C4<0>, C4<0>;
L_0x555db7e41f10 .functor AND 1, L_0x555db7e42200, L_0x555db7e42330, C4<1>, C4<1>;
v0x555db6e382f0_0 .net "S", 0 0, L_0x555db7e41ea0;  alias, 1 drivers
v0x555db6e515e0_0 .net "a", 0 0, L_0x555db7e42200;  alias, 1 drivers
v0x555db6e516a0_0 .net "b", 0 0, L_0x555db7e42330;  alias, 1 drivers
v0x555db6e50d40_0 .net "cout", 0 0, L_0x555db7e41f10;  alias, 1 drivers
S_0x555db6eeef30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6eba4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e41f80 .functor XOR 1, L_0x555db7e42460, L_0x555db7e41ea0, C4<0>, C4<0>;
L_0x555db7e42120 .functor AND 1, L_0x555db7e42460, L_0x555db7e41ea0, C4<1>, C4<1>;
v0x555db6e4e610_0 .net "S", 0 0, L_0x555db7e41f80;  alias, 1 drivers
v0x555db6e4e6d0_0 .net "a", 0 0, L_0x555db7e42460;  alias, 1 drivers
v0x555db6e4bee0_0 .net "b", 0 0, L_0x555db7e41ea0;  alias, 1 drivers
v0x555db6e45270_0 .net "cout", 0 0, L_0x555db7e42120;  alias, 1 drivers
S_0x555db6eec800 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6efbd20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6e30900 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e42ae0 .functor NOT 2, L_0x555db7e42590, C4<00>, C4<00>, C4<00>;
v0x555db6db1400_0 .net "cout", 0 0, L_0x555db7e43ac0;  1 drivers
v0x555db6db14a0_0 .net "i", 1 0, L_0x555db7e42590;  alias, 1 drivers
v0x555db6daecd0_0 .net "o", 1 0, L_0x555db7e439b0;  alias, 1 drivers
v0x555db6dac5a0_0 .net "temp2", 1 0, L_0x555db7e42ae0;  1 drivers
S_0x555db6eea0d0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6eec800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6cae730 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bf440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e43a50 .functor BUFZ 1, L_0x7f49c55bf440, C4<0>, C4<0>, C4<0>;
L_0x555db7e43ac0 .functor BUFZ 1, L_0x555db7e43600, C4<0>, C4<0>, C4<0>;
v0x555db6dde4e0_0 .net "S", 1 0, L_0x555db7e439b0;  alias, 1 drivers
v0x555db6dde5a0_0 .net "a", 1 0, L_0x555db7e42ae0;  alias, 1 drivers
L_0x7f49c55bf3f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db6db6b30_0 .net "b", 1 0, L_0x7f49c55bf3f8;  1 drivers
v0x555db6db6bf0 .array "carry", 0 2;
v0x555db6db6bf0_0 .net v0x555db6db6bf0 0, 0 0, L_0x555db7e43a50; 1 drivers
v0x555db6db6bf0_1 .net v0x555db6db6bf0 1, 0 0, L_0x555db7e43000; 1 drivers
v0x555db6db6bf0_2 .net v0x555db6db6bf0 2, 0 0, L_0x555db7e43600; 1 drivers
v0x555db6db6260_0 .net "cin", 0 0, L_0x7f49c55bf440;  1 drivers
v0x555db6db3b30_0 .net "cout", 0 0, L_0x555db7e43ac0;  alias, 1 drivers
L_0x555db7e43100 .part L_0x555db7e42ae0, 0, 1;
L_0x555db7e43230 .part L_0x7f49c55bf3f8, 0, 1;
L_0x555db7e436c0 .part L_0x555db7e42ae0, 1, 1;
L_0x555db7e43880 .part L_0x7f49c55bf3f8, 1, 1;
L_0x555db7e439b0 .concat8 [ 1 1 0 0], L_0x555db7e42db0, L_0x555db7e43440;
S_0x555db6ee79a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6eea0d0;
 .timescale 0 0;
P_0x555db6cc4a50 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6ee5270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ee79a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e43000 .functor OR 1, L_0x555db7e42cf0, L_0x555db7e42f00, C4<0>, C4<0>;
v0x555db6e152a0_0 .net "S", 0 0, L_0x555db7e42db0;  1 drivers
v0x555db6e15360_0 .net "a", 0 0, L_0x555db7e43100;  1 drivers
v0x555db6e12b70_0 .net "b", 0 0, L_0x555db7e43230;  1 drivers
v0x555db6e12c10_0 .net "cin", 0 0, L_0x555db7e43a50;  alias, 1 drivers
v0x555db6e10440_0 .net "cout", 0 0, L_0x555db7e43000;  alias, 1 drivers
v0x555db6e097d0_0 .net "cout1", 0 0, L_0x555db7e42cf0;  1 drivers
v0x555db6e09870_0 .net "cout2", 0 0, L_0x555db7e42f00;  1 drivers
v0x555db6e08f70_0 .net "s1", 0 0, L_0x555db7e42c30;  1 drivers
S_0x555db6ee2b40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ee5270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e42c30 .functor XOR 1, L_0x555db7e43100, L_0x555db7e43230, C4<0>, C4<0>;
L_0x555db7e42cf0 .functor AND 1, L_0x555db7e43100, L_0x555db7e43230, C4<1>, C4<1>;
v0x555db6e1fca0_0 .net "S", 0 0, L_0x555db7e42c30;  alias, 1 drivers
v0x555db6e1d570_0 .net "a", 0 0, L_0x555db7e43100;  alias, 1 drivers
v0x555db6e1d630_0 .net "b", 0 0, L_0x555db7e43230;  alias, 1 drivers
v0x555db6e1ae40_0 .net "cout", 0 0, L_0x555db7e42cf0;  alias, 1 drivers
S_0x555db6ee0410 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ee5270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e42db0 .functor XOR 1, L_0x555db7e43a50, L_0x555db7e42c30, C4<0>, C4<0>;
L_0x555db7e42f00 .functor AND 1, L_0x555db7e43a50, L_0x555db7e42c30, C4<1>, C4<1>;
v0x555db6dfd0b0_0 .net "S", 0 0, L_0x555db7e42db0;  alias, 1 drivers
v0x555db6dfc850_0 .net "a", 0 0, L_0x555db7e43a50;  alias, 1 drivers
v0x555db6dfc910_0 .net "b", 0 0, L_0x555db7e42c30;  alias, 1 drivers
v0x555db6e15b40_0 .net "cout", 0 0, L_0x555db7e42f00;  alias, 1 drivers
S_0x555db6ed8ea0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6eea0d0;
 .timescale 0 0;
P_0x555db6e10530 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6ed6770 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ed8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e43600 .functor OR 1, L_0x555db7e433d0, L_0x555db7e43590, C4<0>, C4<0>;
v0x555db6e68400_0 .net "S", 0 0, L_0x555db7e43440;  1 drivers
v0x555db6e684a0_0 .net "a", 0 0, L_0x555db7e436c0;  1 drivers
v0x555db6e67c30_0 .net "b", 0 0, L_0x555db7e43880;  1 drivers
v0x555db6dd8ca0_0 .net "cin", 0 0, L_0x555db7e43000;  alias, 1 drivers
v0x555db6de3b50_0 .net "cout", 0 0, L_0x555db7e43600;  alias, 1 drivers
v0x555db6de3340_0 .net "cout1", 0 0, L_0x555db7e433d0;  1 drivers
v0x555db6de33e0_0 .net "cout2", 0 0, L_0x555db7e43590;  1 drivers
v0x555db6de0c10_0 .net "s1", 0 0, L_0x555db7e43360;  1 drivers
S_0x555db6ed4040 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ed6770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e43360 .functor XOR 1, L_0x555db7e436c0, L_0x555db7e43880, C4<0>, C4<0>;
L_0x555db7e433d0 .functor AND 1, L_0x555db7e436c0, L_0x555db7e43880, C4<1>, C4<1>;
v0x555db6e03a90_0 .net "S", 0 0, L_0x555db7e43360;  alias, 1 drivers
v0x555db6e03b50_0 .net "a", 0 0, L_0x555db7e436c0;  alias, 1 drivers
v0x555db6e03230_0 .net "b", 0 0, L_0x555db7e43880;  alias, 1 drivers
v0x555db6e032f0_0 .net "cout", 0 0, L_0x555db7e433d0;  alias, 1 drivers
S_0x555db6ed1910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ed6770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e43440 .functor XOR 1, L_0x555db7e43000, L_0x555db7e43360, C4<0>, C4<0>;
L_0x555db7e43590 .functor AND 1, L_0x555db7e43000, L_0x555db7e43360, C4<1>, C4<1>;
v0x555db6df4d70_0 .net "S", 0 0, L_0x555db7e43440;  alias, 1 drivers
v0x555db6df4e30_0 .net "a", 0 0, L_0x555db7e43000;  alias, 1 drivers
v0x555db6ded720_0 .net "b", 0 0, L_0x555db7e43360;  alias, 1 drivers
v0x555db6ded7c0_0 .net "cout", 0 0, L_0x555db7e43590;  alias, 1 drivers
S_0x555db6eca990 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7e47b40 .functor XOR 1, L_0x555db7e44db0, L_0x555db7e45f20, C4<0>, C4<0>;
v0x555db7388100_0 .net "X", 1 0, L_0x555db7e41450;  alias, 1 drivers
v0x555db73881e0_0 .net "Y", 1 0, L_0x555db7e43b30;  alias, 1 drivers
v0x555db73859d0_0 .net "Z", 3 0, L_0x555db7e4dce0;  alias, 1 drivers
v0x555db73832a0_0 .net *"_ivl_20", 0 0, L_0x555db7e47b40;  1 drivers
L_0x7f49c55bf830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7383340_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55bf830;  1 drivers
L_0x7f49c55bf878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7380b70_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55bf878;  1 drivers
L_0x7f49c55bf8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7380c30_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55bf8c0;  1 drivers
L_0x7f49c55bf908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db73686a0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55bf908;  1 drivers
v0x555db7368760_0 .net "a", 0 0, L_0x555db7e44830;  1 drivers
v0x555db6f91460_0 .net "a_abs", 0 0, L_0x555db7e454d0;  1 drivers
v0x555db6f91500_0 .net "b", 0 0, L_0x555db7e459a0;  1 drivers
v0x555db6f96670_0 .net "b_abs", 0 0, L_0x555db7e46640;  1 drivers
v0x555db6f93f40_0 .net "c1", 0 0, L_0x555db7e48c00;  1 drivers
v0x555db6f91810_0 .net "c2", 0 0, L_0x555db7e49c10;  1 drivers
v0x555db6f918b0_0 .net "c3", 0 0, L_0x555db7e4bee0;  1 drivers
v0x555db6f8f0e0_0 .net "c4", 0 0, L_0x555db7e4dec0;  1 drivers
v0x555db6f8f180_0 .net "neg_a", 0 0, L_0x555db7e44db0;  1 drivers
v0x555db6f8a280_0 .net "neg_b", 0 0, L_0x555db7e45f20;  1 drivers
v0x555db6f8a320_0 .net "temp", 3 0, L_0x555db7e4bdb0;  1 drivers
v0x555db6f87b50_0 .net "term1", 3 0, L_0x555db7e49ca0;  1 drivers
v0x555db6f87bf0_0 .net "term2", 3 0, L_0x555db7e49d40;  1 drivers
v0x555db6f1b170_0 .net "term3", 3 0, L_0x555db7e49e80;  1 drivers
v0x555db6f1b210_0 .net "z0", 1 0, L_0x555db7e442c0;  1 drivers
v0x555db6f69db0_0 .net "z1", 1 0, L_0x555db7e49a30;  1 drivers
v0x555db6f69e50_0 .net "z1_1", 1 0, L_0x555db7e47bb0;  1 drivers
v0x555db6f6efc0_0 .net "z1_2", 1 0, L_0x555db7e48af0;  1 drivers
v0x555db6f6c890_0 .net "z1_3", 1 0, L_0x555db7e46aa0;  1 drivers
v0x555db6f6a160_0 .net "z1_4", 1 0, L_0x555db7e479c0;  1 drivers
v0x555db6f67a30_0 .net "z2", 1 0, L_0x555db7e43e60;  1 drivers
L_0x555db7e43fa0 .part L_0x555db7e41450, 1, 1;
L_0x555db7e44120 .part L_0x555db7e43b30, 1, 1;
L_0x555db7e44400 .part L_0x555db7e41450, 0, 1;
L_0x555db7e444f0 .part L_0x555db7e43b30, 0, 1;
L_0x555db7e45570 .part L_0x555db7e41450, 0, 1;
L_0x555db7e45610 .part L_0x555db7e41450, 1, 1;
L_0x555db7e466e0 .part L_0x555db7e43b30, 1, 1;
L_0x555db7e46780 .part L_0x555db7e43b30, 0, 1;
L_0x555db7e47bb0 .functor MUXZ 2, L_0x555db7e46aa0, L_0x555db7e479c0, L_0x555db7e47b40, C4<>;
L_0x555db7e49ca0 .concat [ 2 2 0 0], L_0x555db7e442c0, L_0x7f49c55bf830;
L_0x555db7e49d40 .concat [ 1 2 1 0], L_0x7f49c55bf8c0, L_0x555db7e49a30, L_0x7f49c55bf878;
L_0x555db7e49e80 .concat [ 2 2 0 0], L_0x7f49c55bf908, L_0x555db7e43e60;
S_0x555db6ec8260 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6db6350 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e44b40 .functor NOT 1, L_0x555db7e45610, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bf5f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e44c50 .functor BUFZ 1, L_0x7f49c55bf5f0, C4<0>, C4<0>, C4<0>;
L_0x555db7e44db0 .functor NOT 1, L_0x555db7e44d10, C4<0>, C4<0>, C4<0>;
v0x555db6d48730_0 .net "D", 0 0, L_0x555db7e44830;  alias, 1 drivers
v0x555db6d487f0_0 .net *"_ivl_9", 0 0, L_0x555db7e44c50;  1 drivers
v0x555db6d47ed0_0 .net "a", 0 0, L_0x555db7e45570;  1 drivers
v0x555db6d39a10_0 .net "abs_D", 0 0, L_0x555db7e454d0;  alias, 1 drivers
v0x555db6d323c0_0 .net "b", 0 0, L_0x555db7e45610;  1 drivers
v0x555db6d28670_0 .net "b_comp", 0 0, L_0x555db7e44b40;  1 drivers
v0x555db6d27ea0_0 .net "carry", 1 0, L_0x555db7e44bb0;  1 drivers
v0x555db6d0ed00_0 .net "cin", 0 0, L_0x7f49c55bf5f0;  1 drivers
v0x555db6d0edc0_0 .net "is_pos", 0 0, L_0x555db7e44d10;  1 drivers
v0x555db6d0e460_0 .net "negative", 0 0, L_0x555db7e44db0;  alias, 1 drivers
v0x555db6d0e520_0 .net "twos", 0 0, L_0x555db7e45130;  1 drivers
L_0x555db7e44a10 .part L_0x555db7e44bb0, 0, 1;
L_0x555db7e44bb0 .concat8 [ 1 1 0 0], L_0x555db7e44c50, L_0x555db7e449a0;
L_0x555db7e44d10 .part L_0x555db7e44bb0, 1, 1;
L_0x555db7e454d0 .functor MUXZ 1, L_0x555db7e45130, L_0x555db7e44830, L_0x555db7e44d10, C4<>;
S_0x555db6ec5b30 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6ec8260;
 .timescale 0 0;
P_0x555db6ca1590 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6eb1990 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6ec5b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e449a0 .functor OR 1, L_0x555db7e44650, L_0x555db7e44930, C4<0>, C4<0>;
v0x555db6d95af0_0 .net "S", 0 0, L_0x555db7e44830;  alias, 1 drivers
v0x555db6d95bb0_0 .net "a", 0 0, L_0x555db7e45570;  alias, 1 drivers
v0x555db6d933c0_0 .net "b", 0 0, L_0x555db7e44b40;  alias, 1 drivers
v0x555db6d93460_0 .net "cin", 0 0, L_0x555db7e44a10;  1 drivers
v0x555db6d8c710_0 .net "cout", 0 0, L_0x555db7e449a0;  1 drivers
v0x555db6d8be50_0 .net "cout1", 0 0, L_0x555db7e44650;  1 drivers
v0x555db6d8bef0_0 .net "cout2", 0 0, L_0x555db7e44930;  1 drivers
v0x555db6d89720_0 .net "s1", 0 0, L_0x555db7e445e0;  1 drivers
S_0x555db6eaf260 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6eb1990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e445e0 .functor XOR 1, L_0x555db7e45570, L_0x555db7e44b40, C4<0>, C4<0>;
L_0x555db7e44650 .functor AND 1, L_0x555db7e45570, L_0x555db7e44b40, C4<1>, C4<1>;
v0x555db6da2850_0 .net "S", 0 0, L_0x555db7e445e0;  alias, 1 drivers
v0x555db6da1ee0_0 .net "a", 0 0, L_0x555db7e45570;  alias, 1 drivers
v0x555db6da1f80_0 .net "b", 0 0, L_0x555db7e44b40;  alias, 1 drivers
v0x555db6d9f7b0_0 .net "cout", 0 0, L_0x555db7e44650;  alias, 1 drivers
S_0x555db6eacb30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6eb1990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e44830 .functor XOR 1, L_0x555db7e44a10, L_0x555db7e445e0, C4<0>, C4<0>;
L_0x555db7e44930 .functor AND 1, L_0x555db7e44a10, L_0x555db7e445e0, C4<1>, C4<1>;
v0x555db6d9d080_0 .net "S", 0 0, L_0x555db7e44830;  alias, 1 drivers
v0x555db6d9a950_0 .net "a", 0 0, L_0x555db7e44a10;  alias, 1 drivers
v0x555db6d9aa10_0 .net "b", 0 0, L_0x555db7e445e0;  alias, 1 drivers
v0x555db6d98220_0 .net "cout", 0 0, L_0x555db7e44930;  alias, 1 drivers
S_0x555db6e8e540 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6ec8260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6d8c800 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e44ec0 .functor NOT 1, L_0x555db7e44830, C4<0>, C4<0>, C4<0>;
v0x555db6d4e470_0 .net "cout", 0 0, L_0x555db7e45410;  1 drivers
v0x555db6d4e510_0 .net "i", 0 0, L_0x555db7e44830;  alias, 1 drivers
v0x555db6d4dc10_0 .net "o", 0 0, L_0x555db7e45130;  alias, 1 drivers
v0x555db6d4dcb0_0 .net "temp2", 0 0, L_0x555db7e44ec0;  1 drivers
S_0x555db6ea6f90 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6e8e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c83c10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bf5a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e453a0 .functor BUFZ 1, L_0x7f49c55bf5a8, C4<0>, C4<0>, C4<0>;
L_0x555db7e45410 .functor BUFZ 1, L_0x555db7e45330, C4<0>, C4<0>, C4<0>;
v0x555db6d414f0_0 .net "S", 0 0, L_0x555db7e45130;  alias, 1 drivers
v0x555db6d5a7e0_0 .net "a", 0 0, L_0x555db7e44ec0;  alias, 1 drivers
L_0x7f49c55bf560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6d59f40_0 .net "b", 0 0, L_0x7f49c55bf560;  1 drivers
v0x555db6d57810 .array "carry", 0 1;
v0x555db6d57810_0 .net v0x555db6d57810 0, 0 0, L_0x555db7e453a0; 1 drivers
v0x555db6d57810_1 .net v0x555db6d57810 1, 0 0, L_0x555db7e45330; 1 drivers
v0x555db6d550e0_0 .net "cin", 0 0, L_0x7f49c55bf5a8;  1 drivers
v0x555db6d55180_0 .net "cout", 0 0, L_0x555db7e45410;  alias, 1 drivers
S_0x555db6ea4860 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6ea6f90;
 .timescale 0 0;
P_0x555db6c4d2c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6ea2130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6ea4860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e45330 .functor OR 1, L_0x555db7e45030, L_0x555db7e45230, C4<0>, C4<0>;
v0x555db6d651e0_0 .net "S", 0 0, L_0x555db7e45130;  alias, 1 drivers
v0x555db6d652a0_0 .net "a", 0 0, L_0x555db7e44ec0;  alias, 1 drivers
v0x555db6d64940_0 .net "b", 0 0, L_0x7f49c55bf560;  alias, 1 drivers
v0x555db6d649e0_0 .net "cin", 0 0, L_0x555db7e453a0;  alias, 1 drivers
v0x555db6d62210_0 .net "cout", 0 0, L_0x555db7e45330;  alias, 1 drivers
v0x555db6d5fae0_0 .net "cout1", 0 0, L_0x555db7e45030;  1 drivers
v0x555db6d5fb80_0 .net "cout2", 0 0, L_0x555db7e45230;  1 drivers
v0x555db6d41d50_0 .net "s1", 0 0, L_0x555db7e44fc0;  1 drivers
S_0x555db6e9ac60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ea2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e44fc0 .functor XOR 1, L_0x555db7e44ec0, L_0x7f49c55bf560, C4<0>, C4<0>;
L_0x555db7e45030 .functor AND 1, L_0x555db7e44ec0, L_0x7f49c55bf560, C4<1>, C4<1>;
v0x555db6d86ff0_0 .net "S", 0 0, L_0x555db7e44fc0;  alias, 1 drivers
v0x555db6d848c0_0 .net "a", 0 0, L_0x555db7e44ec0;  alias, 1 drivers
v0x555db6d84980_0 .net "b", 0 0, L_0x7f49c55bf560;  alias, 1 drivers
v0x555db6d7e1e0_0 .net "cout", 0 0, L_0x555db7e45030;  alias, 1 drivers
S_0x555db6e94f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ea2130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e45130 .functor XOR 1, L_0x555db7e453a0, L_0x555db7e44fc0, C4<0>, C4<0>;
L_0x555db7e45230 .functor AND 1, L_0x555db7e453a0, L_0x555db7e44fc0, C4<1>, C4<1>;
v0x555db6d7d940_0 .net "S", 0 0, L_0x555db7e45130;  alias, 1 drivers
v0x555db6d7b210_0 .net "a", 0 0, L_0x555db7e453a0;  alias, 1 drivers
v0x555db6d7b2d0_0 .net "b", 0 0, L_0x555db7e44fc0;  alias, 1 drivers
v0x555db6d78ae0_0 .net "cout", 0 0, L_0x555db7e45230;  alias, 1 drivers
S_0x555db6e74ef0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e43df0 .functor AND 1, L_0x555db7e43fa0, L_0x555db7e44120, C4<1>, C4<1>;
v0x555db6d0bd30_0 .net "X", 0 0, L_0x555db7e43fa0;  1 drivers
v0x555db6d09600_0 .net "Y", 0 0, L_0x555db7e44120;  1 drivers
v0x555db6d096c0_0 .net "Z", 1 0, L_0x555db7e43e60;  alias, 1 drivers
L_0x7f49c55bf4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6ceb870_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bf4d0;  1 drivers
v0x555db6ceb010_0 .net "z", 0 0, L_0x555db7e43df0;  1 drivers
L_0x555db7e43e60 .concat [ 1 1 0 0], L_0x555db7e43df0, L_0x7f49c55bf4d0;
S_0x555db6e6ebb0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e44250 .functor AND 1, L_0x555db7e44400, L_0x555db7e444f0, C4<1>, C4<1>;
v0x555db6d04300_0 .net "X", 0 0, L_0x555db7e44400;  1 drivers
v0x555db6d043a0_0 .net "Y", 0 0, L_0x555db7e444f0;  1 drivers
v0x555db6d03a60_0 .net "Z", 1 0, L_0x555db7e442c0;  alias, 1 drivers
L_0x7f49c55bf518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6d03b00_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bf518;  1 drivers
v0x555db6d01330_0 .net "z", 0 0, L_0x555db7e44250;  1 drivers
L_0x555db7e442c0 .concat [ 1 1 0 0], L_0x555db7e44250, L_0x7f49c55bf518;
S_0x555db6e5b4b0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6d5a8d0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e45cb0 .functor NOT 1, L_0x555db7e46780, C4<0>, C4<0>, C4<0>;
L_0x7f49c55bf6c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e45dc0 .functor BUFZ 1, L_0x7f49c55bf6c8, C4<0>, C4<0>, C4<0>;
L_0x555db7e45f20 .functor NOT 1, L_0x555db7e45e80, C4<0>, C4<0>, C4<0>;
v0x555db6c96ec0_0 .net "D", 0 0, L_0x555db7e459a0;  alias, 1 drivers
v0x555db6c96f80_0 .net *"_ivl_9", 0 0, L_0x555db7e45dc0;  1 drivers
v0x555db6c94790_0 .net "a", 0 0, L_0x555db7e466e0;  1 drivers
v0x555db6c92060_0 .net "abs_D", 0 0, L_0x555db7e46640;  alias, 1 drivers
v0x555db6c8f930_0 .net "b", 0 0, L_0x555db7e46780;  1 drivers
v0x555db6c8d200_0 .net "b_comp", 0 0, L_0x555db7e45cb0;  1 drivers
v0x555db6c8aad0_0 .net "carry", 1 0, L_0x555db7e45d20;  1 drivers
v0x555db6c883a0_0 .net "cin", 0 0, L_0x7f49c55bf6c8;  1 drivers
v0x555db6c88460_0 .net "is_pos", 0 0, L_0x555db7e45e80;  1 drivers
v0x555db6c53820_0 .net "negative", 0 0, L_0x555db7e45f20;  alias, 1 drivers
v0x555db6c538e0_0 .net "twos", 0 0, L_0x555db7e462a0;  1 drivers
L_0x555db7e45b80 .part L_0x555db7e45d20, 0, 1;
L_0x555db7e45d20 .concat8 [ 1 1 0 0], L_0x555db7e45dc0, L_0x555db7e45b10;
L_0x555db7e45e80 .part L_0x555db7e45d20, 1, 1;
L_0x555db7e46640 .functor MUXZ 1, L_0x555db7e462a0, L_0x555db7e459a0, L_0x555db7e45e80, C4<>;
S_0x555db6e58d80 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db6e5b4b0;
 .timescale 0 0;
P_0x555db6c78040 .param/l "i" 0 3 50, +C4<00>;
S_0x555db6e56650 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db6e58d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e45b10 .functor OR 1, L_0x555db7e457c0, L_0x555db7e45aa0, C4<0>, C4<0>;
v0x555db6ce3530_0 .net "S", 0 0, L_0x555db7e459a0;  alias, 1 drivers
v0x555db6ce35f0_0 .net "a", 0 0, L_0x555db7e466e0;  alias, 1 drivers
v0x555db6cdbee0_0 .net "b", 0 0, L_0x555db7e45cb0;  alias, 1 drivers
v0x555db6cdbf80_0 .net "cin", 0 0, L_0x555db7e45b80;  1 drivers
v0x555db6cd3260_0 .net "cout", 0 0, L_0x555db7e45b10;  1 drivers
v0x555db6cd29c0_0 .net "cout1", 0 0, L_0x555db7e457c0;  1 drivers
v0x555db6cd2a60_0 .net "cout2", 0 0, L_0x555db7e45aa0;  1 drivers
v0x555db6cd0290_0 .net "s1", 0 0, L_0x555db7e45750;  1 drivers
S_0x555db6e38060 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e56650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e45750 .functor XOR 1, L_0x555db7e466e0, L_0x555db7e45cb0, C4<0>, C4<0>;
L_0x555db7e457c0 .functor AND 1, L_0x555db7e466e0, L_0x555db7e45cb0, C4<1>, C4<1>;
v0x555db6cfeca0_0 .net "S", 0 0, L_0x555db7e45750;  alias, 1 drivers
v0x555db6cf7f90_0 .net "a", 0 0, L_0x555db7e466e0;  alias, 1 drivers
v0x555db6cf8050_0 .net "b", 0 0, L_0x555db7e45cb0;  alias, 1 drivers
v0x555db6cf7730_0 .net "cout", 0 0, L_0x555db7e457c0;  alias, 1 drivers
S_0x555db6e50ab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e56650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e459a0 .functor XOR 1, L_0x555db7e45b80, L_0x555db7e45750, C4<0>, C4<0>;
L_0x555db7e45aa0 .functor AND 1, L_0x555db7e45b80, L_0x555db7e45750, C4<1>, C4<1>;
v0x555db6cf2250_0 .net "S", 0 0, L_0x555db7e459a0;  alias, 1 drivers
v0x555db6cf2310_0 .net "a", 0 0, L_0x555db7e45b80;  alias, 1 drivers
v0x555db6cf19f0_0 .net "b", 0 0, L_0x555db7e45750;  alias, 1 drivers
v0x555db6cf1a90_0 .net "cout", 0 0, L_0x555db7e45aa0;  alias, 1 drivers
S_0x555db6e4e380 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db6e5b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db6cd0380 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e46030 .functor NOT 1, L_0x555db7e459a0, C4<0>, C4<0>, C4<0>;
v0x555db60ccd90_0 .net "cout", 0 0, L_0x555db7e46580;  1 drivers
v0x555db60cce30_0 .net "i", 0 0, L_0x555db7e459a0;  alias, 1 drivers
v0x555db6c97790_0 .net "o", 0 0, L_0x555db7e462a0;  alias, 1 drivers
v0x555db6c97830_0 .net "temp2", 0 0, L_0x555db7e46030;  1 drivers
S_0x555db6e4bc50 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6e4e380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c5d760 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55bf680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e46510 .functor BUFZ 1, L_0x7f49c55bf680, C4<0>, C4<0>, C4<0>;
L_0x555db7e46580 .functor BUFZ 1, L_0x555db7e464a0, C4<0>, C4<0>, C4<0>;
v0x555db6ca7a90_0 .net "S", 0 0, L_0x555db7e462a0;  alias, 1 drivers
v0x555db6ca0440_0 .net "a", 0 0, L_0x555db7e46030;  alias, 1 drivers
L_0x7f49c55bf638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6d1b120_0 .net "b", 0 0, L_0x7f49c55bf638;  1 drivers
v0x555db6d1a950 .array "carry", 0 1;
v0x555db6d1a950_0 .net v0x555db6d1a950 0, 0 0, L_0x555db7e46510; 1 drivers
v0x555db6d1a950_1 .net v0x555db6d1a950 1, 0 0, L_0x555db7e464a0; 1 drivers
v0x555db60cd050_0 .net "cin", 0 0, L_0x7f49c55bf680;  1 drivers
v0x555db60cd0f0_0 .net "cout", 0 0, L_0x555db7e46580;  alias, 1 drivers
S_0x555db6e44780 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6e4bc50;
 .timescale 0 0;
P_0x555db6c56110 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6e3ea40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e44780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e464a0 .functor OR 1, L_0x555db7e461a0, L_0x555db7e463a0, C4<0>, C4<0>;
v0x555db6cc3160_0 .net "S", 0 0, L_0x555db7e462a0;  alias, 1 drivers
v0x555db6cc3220_0 .net "a", 0 0, L_0x555db7e46030;  alias, 1 drivers
v0x555db6cbc4f0_0 .net "b", 0 0, L_0x7f49c55bf638;  alias, 1 drivers
v0x555db6cbc590_0 .net "cin", 0 0, L_0x555db7e46510;  alias, 1 drivers
v0x555db6cbbc90_0 .net "cout", 0 0, L_0x555db7e464a0;  alias, 1 drivers
v0x555db6cb67b0_0 .net "cout1", 0 0, L_0x555db7e461a0;  1 drivers
v0x555db6cb6850_0 .net "cout2", 0 0, L_0x555db7e463a0;  1 drivers
v0x555db6cb5f50_0 .net "s1", 0 0, L_0x555db7e46130;  1 drivers
S_0x555db6e1fa10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e3ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e46130 .functor XOR 1, L_0x555db7e46030, L_0x7f49c55bf638, C4<0>, C4<0>;
L_0x555db7e461a0 .functor AND 1, L_0x555db7e46030, L_0x7f49c55bf638, C4<1>, C4<1>;
v0x555db6ccdb60_0 .net "S", 0 0, L_0x555db7e46130;  alias, 1 drivers
v0x555db6cafdd0_0 .net "a", 0 0, L_0x555db7e46030;  alias, 1 drivers
v0x555db6cafe90_0 .net "b", 0 0, L_0x7f49c55bf638;  alias, 1 drivers
v0x555db6caf570_0 .net "cout", 0 0, L_0x555db7e461a0;  alias, 1 drivers
S_0x555db6e1d2e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e3ea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e462a0 .functor XOR 1, L_0x555db7e46510, L_0x555db7e46130, C4<0>, C4<0>;
L_0x555db7e463a0 .functor AND 1, L_0x555db7e46510, L_0x555db7e46130, C4<1>, C4<1>;
v0x555db6cc8860_0 .net "S", 0 0, L_0x555db7e462a0;  alias, 1 drivers
v0x555db6cc7fc0_0 .net "a", 0 0, L_0x555db7e46510;  alias, 1 drivers
v0x555db6cc8080_0 .net "b", 0 0, L_0x555db7e46130;  alias, 1 drivers
v0x555db6cc5890_0 .net "cout", 0 0, L_0x555db7e463a0;  alias, 1 drivers
S_0x555db6e1abb0 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e46910 .functor AND 1, L_0x555db7e454d0, L_0x555db7e46640, C4<1>, C4<1>;
v0x555db6c52f60_0 .net "X", 0 0, L_0x555db7e454d0;  alias, 1 drivers
v0x555db6c53020_0 .net "Y", 0 0, L_0x555db7e46640;  alias, 1 drivers
v0x555db6c50830_0 .net "Z", 1 0, L_0x555db7e46aa0;  alias, 1 drivers
L_0x7f49c55bf710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db6c508d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bf710;  1 drivers
v0x555db6c4e100_0 .net "z", 0 0, L_0x555db7e46910;  1 drivers
L_0x555db7e46aa0 .concat [ 1 1 0 0], L_0x555db7e46910, L_0x7f49c55bf710;
S_0x555db6dfc5c0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6cb6040 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bf7e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e48b90 .functor BUFZ 1, L_0x7f49c55bf7e8, C4<0>, C4<0>, C4<0>;
L_0x555db7e48c00 .functor BUFZ 1, L_0x555db7e48820, C4<0>, C4<0>, C4<0>;
v0x555db6c455a0_0 .net "S", 1 0, L_0x555db7e48af0;  alias, 1 drivers
v0x555db6c42e70_0 .net "a", 1 0, L_0x555db7e442c0;  alias, 1 drivers
v0x555db6c42f30_0 .net "b", 1 0, L_0x555db7e43e60;  alias, 1 drivers
v0x555db6c40740 .array "carry", 0 2;
v0x555db6c40740_0 .net v0x555db6c40740 0, 0 0, L_0x555db7e48b90; 1 drivers
v0x555db6c40740_1 .net v0x555db6c40740 1, 0 0, L_0x555db7e48150; 1 drivers
v0x555db6c40740_2 .net v0x555db6c40740 2, 0 0, L_0x555db7e48820; 1 drivers
v0x555db6c229b0_0 .net "cin", 0 0, L_0x7f49c55bf7e8;  1 drivers
v0x555db6c22150_0 .net "cout", 0 0, L_0x555db7e48c00;  alias, 1 drivers
L_0x555db7e48250 .part L_0x555db7e442c0, 0, 1;
L_0x555db7e48410 .part L_0x555db7e43e60, 0, 1;
L_0x555db7e48890 .part L_0x555db7e442c0, 1, 1;
L_0x555db7e489c0 .part L_0x555db7e43e60, 1, 1;
L_0x555db7e48af0 .concat8 [ 1 1 0 0], L_0x555db7e47f00, L_0x555db7e486b0;
S_0x555db6e15010 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6dfc5c0;
 .timescale 0 0;
P_0x555db6d1b210 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6e128e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e15010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e48150 .functor OR 1, L_0x555db7e47e40, L_0x555db7e48050, C4<0>, C4<0>;
v0x555db6c7dce0_0 .net "S", 0 0, L_0x555db7e47f00;  1 drivers
v0x555db6c7dda0_0 .net "a", 0 0, L_0x555db7e48250;  1 drivers
v0x555db6c7b5b0_0 .net "b", 0 0, L_0x555db7e48410;  1 drivers
v0x555db6c7b650_0 .net "cin", 0 0, L_0x555db7e48b90;  alias, 1 drivers
v0x555db6c78e80_0 .net "cout", 0 0, L_0x555db7e48150;  alias, 1 drivers
v0x555db6c76750_0 .net "cout1", 0 0, L_0x555db7e47e40;  1 drivers
v0x555db6c767f0_0 .net "cout2", 0 0, L_0x555db7e48050;  1 drivers
v0x555db6c74020_0 .net "s1", 0 0, L_0x555db7e47d80;  1 drivers
S_0x555db6e101b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e128e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e47d80 .functor XOR 1, L_0x555db7e48250, L_0x555db7e48410, C4<0>, C4<0>;
L_0x555db7e47e40 .functor AND 1, L_0x555db7e48250, L_0x555db7e48410, C4<1>, C4<1>;
v0x555db6c4b9d0_0 .net "S", 0 0, L_0x555db7e47d80;  alias, 1 drivers
v0x555db6c4ba70_0 .net "a", 0 0, L_0x555db7e48250;  alias, 1 drivers
v0x555db6c83410_0 .net "b", 0 0, L_0x555db7e48410;  alias, 1 drivers
v0x555db6c834b0_0 .net "cout", 0 0, L_0x555db7e47e40;  alias, 1 drivers
S_0x555db6e08ce0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e128e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e47f00 .functor XOR 1, L_0x555db7e48b90, L_0x555db7e47d80, C4<0>, C4<0>;
L_0x555db7e48050 .functor AND 1, L_0x555db7e48b90, L_0x555db7e47d80, C4<1>, C4<1>;
v0x555db6c82b40_0 .net "S", 0 0, L_0x555db7e47f00;  alias, 1 drivers
v0x555db6c82c00_0 .net "a", 0 0, L_0x555db7e48b90;  alias, 1 drivers
v0x555db6c80410_0 .net "b", 0 0, L_0x555db7e47d80;  alias, 1 drivers
v0x555db6c804b0_0 .net "cout", 0 0, L_0x555db7e48050;  alias, 1 drivers
S_0x555db6e02fa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6dfc5c0;
 .timescale 0 0;
P_0x555db6c74110 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6e679a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6e02fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e48820 .functor OR 1, L_0x555db7e48640, L_0x555db7e487b0, C4<0>, C4<0>;
v0x555db6c65520_0 .net "S", 0 0, L_0x555db7e486b0;  1 drivers
v0x555db6c655e0_0 .net "a", 0 0, L_0x555db7e48890;  1 drivers
v0x555db6c5ee40_0 .net "b", 0 0, L_0x555db7e489c0;  1 drivers
v0x555db6c5e5a0_0 .net "cin", 0 0, L_0x555db7e48150;  alias, 1 drivers
v0x555db6c5be70_0 .net "cout", 0 0, L_0x555db7e48820;  alias, 1 drivers
v0x555db6c59740_0 .net "cout1", 0 0, L_0x555db7e48640;  1 drivers
v0x555db6c597e0_0 .net "cout2", 0 0, L_0x555db7e487b0;  1 drivers
v0x555db6c45e40_0 .net "s1", 0 0, L_0x555db7e485d0;  1 drivers
S_0x555db6e61660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6e679a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e485d0 .functor XOR 1, L_0x555db7e48890, L_0x555db7e489c0, C4<0>, C4<0>;
L_0x555db7e48640 .functor AND 1, L_0x555db7e48890, L_0x555db7e489c0, C4<1>, C4<1>;
v0x555db6c6d370_0 .net "S", 0 0, L_0x555db7e485d0;  alias, 1 drivers
v0x555db6c6d430_0 .net "a", 0 0, L_0x555db7e48890;  alias, 1 drivers
v0x555db6c6cab0_0 .net "b", 0 0, L_0x555db7e489c0;  alias, 1 drivers
v0x555db6c6cb70_0 .net "cout", 0 0, L_0x555db7e48640;  alias, 1 drivers
S_0x555db6de30b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6e679a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e486b0 .functor XOR 1, L_0x555db7e48150, L_0x555db7e485d0, C4<0>, C4<0>;
L_0x555db7e487b0 .functor AND 1, L_0x555db7e48150, L_0x555db7e485d0, C4<1>, C4<1>;
v0x555db6c6a380_0 .net "S", 0 0, L_0x555db7e486b0;  alias, 1 drivers
v0x555db6c6a440_0 .net "a", 0 0, L_0x555db7e48150;  alias, 1 drivers
v0x555db6c67c50_0 .net "b", 0 0, L_0x555db7e485d0;  alias, 1 drivers
v0x555db6c67cf0_0 .net "cout", 0 0, L_0x555db7e487b0;  alias, 1 drivers
S_0x555db6de0980 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c5e690 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7e49ad0 .functor BUFZ 1, L_0x555db7e48c00, C4<0>, C4<0>, C4<0>;
L_0x555db7e49c10 .functor BUFZ 1, L_0x555db7e49690, C4<0>, C4<0>, C4<0>;
v0x555db6bdf860_0 .net "S", 1 0, L_0x555db7e49a30;  alias, 1 drivers
v0x555db6bdf920_0 .net "a", 1 0, L_0x555db7e48af0;  alias, 1 drivers
v0x555db6bd8bf0_0 .net "b", 1 0, L_0x555db7e47bb0;  alias, 1 drivers
v0x555db6bd8390 .array "carry", 0 2;
v0x555db6bd8390_0 .net v0x555db6bd8390 0, 0 0, L_0x555db7e49ad0; 1 drivers
v0x555db6bd8390_1 .net v0x555db6bd8390 1, 0 0, L_0x555db7e48ff0; 1 drivers
v0x555db6bd8390_2 .net v0x555db6bd8390 2, 0 0, L_0x555db7e49690; 1 drivers
v0x555db6bd2eb0_0 .net "cin", 0 0, L_0x555db7e48c00;  alias, 1 drivers
v0x555db6bd2650_0 .net "cout", 0 0, L_0x555db7e49c10;  alias, 1 drivers
L_0x555db7e490f0 .part L_0x555db7e48af0, 0, 1;
L_0x555db7e492b0 .part L_0x555db7e47bb0, 0, 1;
L_0x555db7e49740 .part L_0x555db7e48af0, 1, 1;
L_0x555db7e49870 .part L_0x555db7e47bb0, 1, 1;
L_0x555db7e49a30 .concat8 [ 1 1 0 0], L_0x555db7e48da0, L_0x555db7e494c0;
S_0x555db6dde250 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6de0980;
 .timescale 0 0;
P_0x555db6c40830 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6dd8250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6dde250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e48ff0 .functor OR 1, L_0x555db7e48ce0, L_0x555db7e48ef0, C4<0>, C4<0>;
v0x555db6c2e870_0 .net "S", 0 0, L_0x555db7e48da0;  1 drivers
v0x555db6c2e910_0 .net "a", 0 0, L_0x555db7e490f0;  1 drivers
v0x555db6c29390_0 .net "b", 0 0, L_0x555db7e492b0;  1 drivers
v0x555db6c28b30_0 .net "cin", 0 0, L_0x555db7e49ad0;  alias, 1 drivers
v0x555db6c1a670_0 .net "cout", 0 0, L_0x555db7e48ff0;  alias, 1 drivers
v0x555db6c13020_0 .net "cout1", 0 0, L_0x555db7e48ce0;  1 drivers
v0x555db6c130c0_0 .net "cout2", 0 0, L_0x555db7e48ef0;  1 drivers
v0x555db6c092d0_0 .net "s1", 0 0, L_0x555db7e48c70;  1 drivers
S_0x555db6db5fd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6dd8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e48c70 .functor XOR 1, L_0x555db7e490f0, L_0x555db7e492b0, C4<0>, C4<0>;
L_0x555db7e48ce0 .functor AND 1, L_0x555db7e490f0, L_0x555db7e492b0, C4<1>, C4<1>;
v0x555db6c3b440_0 .net "S", 0 0, L_0x555db7e48c70;  alias, 1 drivers
v0x555db6c3aba0_0 .net "a", 0 0, L_0x555db7e490f0;  alias, 1 drivers
v0x555db6c3ac60_0 .net "b", 0 0, L_0x555db7e492b0;  alias, 1 drivers
v0x555db6c38470_0 .net "cout", 0 0, L_0x555db7e48ce0;  alias, 1 drivers
S_0x555db6db38a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6dd8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e48da0 .functor XOR 1, L_0x555db7e49ad0, L_0x555db7e48c70, C4<0>, C4<0>;
L_0x555db7e48ef0 .functor AND 1, L_0x555db7e49ad0, L_0x555db7e48c70, C4<1>, C4<1>;
v0x555db6c35d40_0 .net "S", 0 0, L_0x555db7e48da0;  alias, 1 drivers
v0x555db6c35e00_0 .net "a", 0 0, L_0x555db7e49ad0;  alias, 1 drivers
v0x555db6c2f0d0_0 .net "b", 0 0, L_0x555db7e48c70;  alias, 1 drivers
v0x555db6c2f170_0 .net "cout", 0 0, L_0x555db7e48ef0;  alias, 1 drivers
S_0x555db6db1170 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6de0980;
 .timescale 0 0;
P_0x555db6c1a760 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6daea40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6db1170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e49690 .functor OR 1, L_0x555db7e49450, L_0x555db7e49600, C4<0>, C4<0>;
v0x555db6bea260_0 .net "S", 0 0, L_0x555db7e494c0;  1 drivers
v0x555db6bea300_0 .net "a", 0 0, L_0x555db7e49740;  1 drivers
v0x555db6bcc4d0_0 .net "b", 0 0, L_0x555db7e49870;  1 drivers
v0x555db6bcbc70_0 .net "cin", 0 0, L_0x555db7e48ff0;  alias, 1 drivers
v0x555db6be4f60_0 .net "cout", 0 0, L_0x555db7e49690;  alias, 1 drivers
v0x555db6be46c0_0 .net "cout1", 0 0, L_0x555db7e49450;  1 drivers
v0x555db6be4760_0 .net "cout2", 0 0, L_0x555db7e49600;  1 drivers
v0x555db6be1f90_0 .net "s1", 0 0, L_0x555db7e493e0;  1 drivers
S_0x555db6dac310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6daea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e493e0 .functor XOR 1, L_0x555db7e49740, L_0x555db7e49870, C4<0>, C4<0>;
L_0x555db7e49450 .functor AND 1, L_0x555db7e49740, L_0x555db7e49870, C4<1>, C4<1>;
v0x555db6c08b00_0 .net "S", 0 0, L_0x555db7e493e0;  alias, 1 drivers
v0x555db6c08bc0_0 .net "a", 0 0, L_0x555db7e49740;  alias, 1 drivers
v0x555db6bef960_0 .net "b", 0 0, L_0x555db7e49870;  alias, 1 drivers
v0x555db6befa20_0 .net "cout", 0 0, L_0x555db7e49450;  alias, 1 drivers
S_0x555db6da9be0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6daea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e494c0 .functor XOR 1, L_0x555db7e48ff0, L_0x555db7e493e0, C4<0>, C4<0>;
L_0x555db7e49600 .functor AND 1, L_0x555db7e48ff0, L_0x555db7e493e0, C4<1>, C4<1>;
v0x555db6bef0c0_0 .net "S", 0 0, L_0x555db7e494c0;  alias, 1 drivers
v0x555db6bef180_0 .net "a", 0 0, L_0x555db7e48ff0;  alias, 1 drivers
v0x555db6bec990_0 .net "b", 0 0, L_0x555db7e493e0;  alias, 1 drivers
v0x555db6beca30_0 .net "cout", 0 0, L_0x555db7e49600;  alias, 1 drivers
S_0x555db6da74b0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6bcbd60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bf950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e4be50 .functor BUFZ 1, L_0x7f49c55bf950, C4<0>, C4<0>, C4<0>;
L_0x555db7e4bee0 .functor BUFZ 1, L_0x555db7e4ba00, C4<0>, C4<0>, C4<0>;
v0x555db73b4260_0 .net "S", 3 0, L_0x555db7e4bdb0;  alias, 1 drivers
v0x555db793b6c0_0 .net "a", 3 0, L_0x555db7e49ca0;  alias, 1 drivers
v0x555db793b7a0_0 .net "b", 3 0, L_0x555db7e49d40;  alias, 1 drivers
v0x555db6f93b90 .array "carry", 0 4;
v0x555db6f93b90_0 .net v0x555db6f93b90 0, 0 0, L_0x555db7e4be50; 1 drivers
v0x555db6f93b90_1 .net v0x555db6f93b90 1, 0 0, L_0x555db7e4a4d0; 1 drivers
v0x555db6f93b90_2 .net v0x555db6f93b90 2, 0 0, L_0x555db7e4aba0; 1 drivers
v0x555db6f93b90_3 .net v0x555db6f93b90 3, 0 0, L_0x555db7e4b350; 1 drivers
v0x555db6f93b90_4 .net v0x555db6f93b90 4, 0 0, L_0x555db7e4ba00; 1 drivers
v0x555db7923290_0 .net "cin", 0 0, L_0x7f49c55bf950;  1 drivers
v0x555db7920b60_0 .net "cout", 0 0, L_0x555db7e4bee0;  alias, 1 drivers
L_0x555db7e4a610 .part L_0x555db7e49ca0, 0, 1;
L_0x555db7e4a760 .part L_0x555db7e49d40, 0, 1;
L_0x555db7e4ace0 .part L_0x555db7e49ca0, 1, 1;
L_0x555db7e4aea0 .part L_0x555db7e49d40, 1, 1;
L_0x555db7e4b490 .part L_0x555db7e49ca0, 2, 1;
L_0x555db7e4b5c0 .part L_0x555db7e49d40, 2, 1;
L_0x555db7e4bb00 .part L_0x555db7e49ca0, 3, 1;
L_0x555db7e4bc30 .part L_0x555db7e49d40, 3, 1;
L_0x555db7e4bdb0 .concat8 [ 1 1 1 1], L_0x555db7e4a220, L_0x555db7e4a9d0, L_0x555db7e4b180, L_0x555db7e4b830;
S_0x555db6d72070 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6da74b0;
 .timescale 0 0;
P_0x555db6bd8480 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d6f940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d72070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4a4d0 .functor OR 1, L_0x555db7e4a140, L_0x555db7e4a3b0, C4<0>, C4<0>;
v0x555db6bae7c0_0 .net "S", 0 0, L_0x555db7e4a220;  1 drivers
v0x555db6bae860_0 .net "a", 0 0, L_0x555db7e4a610;  1 drivers
v0x555db6b90a30_0 .net "b", 0 0, L_0x555db7e4a760;  1 drivers
v0x555db6b901d0_0 .net "cin", 0 0, L_0x555db7e4be50;  alias, 1 drivers
v0x555db6ba94c0_0 .net "cout", 0 0, L_0x555db7e4a4d0;  alias, 1 drivers
v0x555db6ba8c20_0 .net "cout1", 0 0, L_0x555db7e4a140;  1 drivers
v0x555db6ba8cc0_0 .net "cout2", 0 0, L_0x555db7e4a3b0;  1 drivers
v0x555db6ba64f0_0 .net "s1", 0 0, L_0x555db7e4a030;  1 drivers
S_0x555db6d6d210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d6f940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4a030 .functor XOR 1, L_0x555db7e4a610, L_0x555db7e4a760, C4<0>, C4<0>;
L_0x555db7e4a140 .functor AND 1, L_0x555db7e4a610, L_0x555db7e4a760, C4<1>, C4<1>;
v0x555db6bc4190_0 .net "S", 0 0, L_0x555db7e4a030;  alias, 1 drivers
v0x555db6bbcb40_0 .net "a", 0 0, L_0x555db7e4a610;  alias, 1 drivers
v0x555db6bbcc00_0 .net "b", 0 0, L_0x555db7e4a760;  alias, 1 drivers
v0x555db6bb3ec0_0 .net "cout", 0 0, L_0x555db7e4a140;  alias, 1 drivers
S_0x555db6d6aae0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d6f940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4a220 .functor XOR 1, L_0x555db7e4be50, L_0x555db7e4a030, C4<0>, C4<0>;
L_0x555db7e4a3b0 .functor AND 1, L_0x555db7e4be50, L_0x555db7e4a030, C4<1>, C4<1>;
v0x555db6bb3620_0 .net "S", 0 0, L_0x555db7e4a220;  alias, 1 drivers
v0x555db6bb36e0_0 .net "a", 0 0, L_0x555db7e4be50;  alias, 1 drivers
v0x555db6bb0ef0_0 .net "b", 0 0, L_0x555db7e4a030;  alias, 1 drivers
v0x555db6bb0f90_0 .net "cout", 0 0, L_0x555db7e4a3b0;  alias, 1 drivers
S_0x555db6da1c50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6da74b0;
 .timescale 0 0;
P_0x555db6ba95b0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6d9f520 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6da1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4aba0 .functor OR 1, L_0x555db7e4a940, L_0x555db7e4ab10, C4<0>, C4<0>;
v0x555db6b96bb0_0 .net "S", 0 0, L_0x555db7e4a9d0;  1 drivers
v0x555db6b96c50_0 .net "a", 0 0, L_0x555db7e4ace0;  1 drivers
v0x555db6b886f0_0 .net "b", 0 0, L_0x555db7e4aea0;  1 drivers
v0x555db6b810a0_0 .net "cin", 0 0, L_0x555db7e4a4d0;  alias, 1 drivers
v0x555db6bfbd80_0 .net "cout", 0 0, L_0x555db7e4aba0;  alias, 1 drivers
v0x555db6bfb5b0_0 .net "cout1", 0 0, L_0x555db7e4a940;  1 drivers
v0x555db6bfb650_0 .net "cout2", 0 0, L_0x555db7e4ab10;  1 drivers
v0x555db6dc1cd0_0 .net "s1", 0 0, L_0x555db7e4a890;  1 drivers
S_0x555db6d9cdf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d9f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4a890 .functor XOR 1, L_0x555db7e4ace0, L_0x555db7e4aea0, C4<0>, C4<0>;
L_0x555db7e4a940 .functor AND 1, L_0x555db7e4ace0, L_0x555db7e4aea0, C4<1>, C4<1>;
v0x555db6ba3dc0_0 .net "S", 0 0, L_0x555db7e4a890;  alias, 1 drivers
v0x555db6ba3e80_0 .net "a", 0 0, L_0x555db7e4ace0;  alias, 1 drivers
v0x555db6b9d150_0 .net "b", 0 0, L_0x555db7e4aea0;  alias, 1 drivers
v0x555db6b9d210_0 .net "cout", 0 0, L_0x555db7e4a940;  alias, 1 drivers
S_0x555db6d9a6c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d9f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4a9d0 .functor XOR 1, L_0x555db7e4a4d0, L_0x555db7e4a890, C4<0>, C4<0>;
L_0x555db7e4ab10 .functor AND 1, L_0x555db7e4a4d0, L_0x555db7e4a890, C4<1>, C4<1>;
v0x555db6b9c8f0_0 .net "S", 0 0, L_0x555db7e4a9d0;  alias, 1 drivers
v0x555db6b9c9b0_0 .net "a", 0 0, L_0x555db7e4a4d0;  alias, 1 drivers
v0x555db6b97410_0 .net "b", 0 0, L_0x555db7e4a890;  alias, 1 drivers
v0x555db6b974b0_0 .net "cout", 0 0, L_0x555db7e4ab10;  alias, 1 drivers
S_0x555db6d97f90 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6da74b0;
 .timescale 0 0;
P_0x555db6b81190 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6d95860 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d97f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4b350 .functor OR 1, L_0x555db7e4b0f0, L_0x555db7e4b2c0, C4<0>, C4<0>;
v0x555db73e2140_0 .net "S", 0 0, L_0x555db7e4b180;  1 drivers
v0x555db73e2200_0 .net "a", 0 0, L_0x555db7e4b490;  1 drivers
v0x555db73dfa10_0 .net "b", 0 0, L_0x555db7e4b5c0;  1 drivers
v0x555db73dd2e0_0 .net "cin", 0 0, L_0x555db7e4aba0;  alias, 1 drivers
v0x555db73dd380_0 .net "cout", 0 0, L_0x555db7e4b350;  alias, 1 drivers
v0x555db73dabb0_0 .net "cout1", 0 0, L_0x555db7e4b0f0;  1 drivers
v0x555db73dac50_0 .net "cout2", 0 0, L_0x555db7e4b2c0;  1 drivers
v0x555db73d8480_0 .net "s1", 0 0, L_0x555db7e4b060;  1 drivers
S_0x555db6d93130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d95860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4b060 .functor XOR 1, L_0x555db7e4b490, L_0x555db7e4b5c0, C4<0>, C4<0>;
L_0x555db7e4b0f0 .functor AND 1, L_0x555db7e4b490, L_0x555db7e4b5c0, C4<1>, C4<1>;
v0x555db6dccb80_0 .net "S", 0 0, L_0x555db7e4b060;  alias, 1 drivers
v0x555db6dccc20_0 .net "a", 0 0, L_0x555db7e4b490;  alias, 1 drivers
v0x555db6dcc370_0 .net "b", 0 0, L_0x555db7e4b5c0;  alias, 1 drivers
v0x555db6dcc410_0 .net "cout", 0 0, L_0x555db7e4b0f0;  alias, 1 drivers
S_0x555db6d8bbc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d95860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4b180 .functor XOR 1, L_0x555db7e4aba0, L_0x555db7e4b060, C4<0>, C4<0>;
L_0x555db7e4b2c0 .functor AND 1, L_0x555db7e4aba0, L_0x555db7e4b060, C4<1>, C4<1>;
v0x555db6dc9c40_0 .net "S", 0 0, L_0x555db7e4b180;  alias, 1 drivers
v0x555db6dc9d00_0 .net "a", 0 0, L_0x555db7e4aba0;  alias, 1 drivers
v0x555db6dc7510_0 .net "b", 0 0, L_0x555db7e4b060;  alias, 1 drivers
v0x555db73e2a10_0 .net "cout", 0 0, L_0x555db7e4b2c0;  alias, 1 drivers
S_0x555db6d89490 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6da74b0;
 .timescale 0 0;
P_0x555db6bb52c0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6d86d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d89490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4ba00 .functor OR 1, L_0x555db7e4b7a0, L_0x555db7e4b970, C4<0>, C4<0>;
v0x555db78da0e0_0 .net "S", 0 0, L_0x555db7e4b830;  1 drivers
v0x555db78c1840_0 .net "a", 0 0, L_0x555db7e4bb00;  1 drivers
v0x555db78c18e0_0 .net "b", 0 0, L_0x555db7e4bc30;  1 drivers
v0x555db78a7160_0 .net "cin", 0 0, L_0x555db7e4b350;  alias, 1 drivers
v0x555db789ad70_0 .net "cout", 0 0, L_0x555db7e4ba00;  alias, 1 drivers
v0x555db78f7660_0 .net "cout1", 0 0, L_0x555db7e4b7a0;  1 drivers
v0x555db78f7700_0 .net "cout2", 0 0, L_0x555db7e4b970;  1 drivers
v0x555db740db20_0 .net "s1", 0 0, L_0x555db7e4b6f0;  1 drivers
S_0x555db6d84630 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d86d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4b6f0 .functor XOR 1, L_0x555db7e4bb00, L_0x555db7e4bc30, C4<0>, C4<0>;
L_0x555db7e4b7a0 .functor AND 1, L_0x555db7e4bb00, L_0x555db7e4bc30, C4<1>, C4<1>;
v0x555db73d5d50_0 .net "S", 0 0, L_0x555db7e4b6f0;  alias, 1 drivers
v0x555db73d3620_0 .net "a", 0 0, L_0x555db7e4bb00;  alias, 1 drivers
v0x555db73d36e0_0 .net "b", 0 0, L_0x555db7e4bc30;  alias, 1 drivers
v0x555db7927d40_0 .net "cout", 0 0, L_0x555db7e4b7a0;  alias, 1 drivers
S_0x555db6d7d6b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d86d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4b830 .functor XOR 1, L_0x555db7e4b350, L_0x555db7e4b6f0, C4<0>, C4<0>;
L_0x555db7e4b970 .functor AND 1, L_0x555db7e4b350, L_0x555db7e4b6f0, C4<1>, C4<1>;
v0x555db790f560_0 .net "S", 0 0, L_0x555db7e4b830;  alias, 1 drivers
v0x555db7847890_0 .net "a", 0 0, L_0x555db7e4b350;  alias, 1 drivers
v0x555db7847950_0 .net "b", 0 0, L_0x555db7e4b6f0;  alias, 1 drivers
v0x555db78da020_0 .net "cout", 0 0, L_0x555db7e4b970;  alias, 1 drivers
S_0x555db6d7af80 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6c8f9d0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e46b40 .functor NOT 2, L_0x555db7e46aa0, C4<00>, C4<00>, C4<00>;
v0x555db78a7510_0 .net "cout", 0 0, L_0x555db7e47ad0;  1 drivers
v0x555db78a75d0_0 .net "i", 1 0, L_0x555db7e46aa0;  alias, 1 drivers
v0x555db78a4de0_0 .net "o", 1 0, L_0x555db7e479c0;  alias, 1 drivers
v0x555db78a26b0_0 .net "temp2", 1 0, L_0x555db7e46b40;  1 drivers
S_0x555db6d78850 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db6d7af80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6b992c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55bf7a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e47a60 .functor BUFZ 1, L_0x7f49c55bf7a0, C4<0>, C4<0>, C4<0>;
L_0x555db7e47ad0 .functor BUFZ 1, L_0x555db7e47610, C4<0>, C4<0>, C4<0>;
v0x555db78c9180_0 .net "S", 1 0, L_0x555db7e479c0;  alias, 1 drivers
v0x555db78c9260_0 .net "a", 1 0, L_0x555db7e46b40;  alias, 1 drivers
L_0x7f49c55bf758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db78c6a50_0 .net "b", 1 0, L_0x7f49c55bf758;  1 drivers
v0x555db78c6b10 .array "carry", 0 2;
v0x555db78c6b10_0 .net v0x555db78c6b10 0, 0 0, L_0x555db7e47a60; 1 drivers
v0x555db78c6b10_1 .net v0x555db78c6b10 1, 0 0, L_0x555db7e47060; 1 drivers
v0x555db78c6b10_2 .net v0x555db78c6b10 2, 0 0, L_0x555db7e47610; 1 drivers
v0x555db78c4320_0 .net "cin", 0 0, L_0x7f49c55bf7a0;  1 drivers
v0x555db78a9c40_0 .net "cout", 0 0, L_0x555db7e47ad0;  alias, 1 drivers
L_0x555db7e47160 .part L_0x555db7e46b40, 0, 1;
L_0x555db7e47290 .part L_0x7f49c55bf758, 0, 1;
L_0x555db7e476d0 .part L_0x555db7e46b40, 1, 1;
L_0x555db7e47890 .part L_0x7f49c55bf758, 1, 1;
L_0x555db7e479c0 .concat8 [ 1 1 0 0], L_0x555db7e46e10, L_0x555db7e474a0;
S_0x555db6d646b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6d78850;
 .timescale 0 0;
P_0x555db6b93580 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d61f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d646b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e47060 .functor OR 1, L_0x555db7e46d50, L_0x555db7e46f60, C4<0>, C4<0>;
v0x555db7914770_0 .net "S", 0 0, L_0x555db7e46e10;  1 drivers
v0x555db7914830_0 .net "a", 0 0, L_0x555db7e47160;  1 drivers
v0x555db7912040_0 .net "b", 0 0, L_0x555db7e47290;  1 drivers
v0x555db7856760_0 .net "cin", 0 0, L_0x555db7e47a60;  alias, 1 drivers
v0x555db7856830_0 .net "cout", 0 0, L_0x555db7e47060;  alias, 1 drivers
v0x555db7854030_0 .net "cout1", 0 0, L_0x555db7e46d50;  1 drivers
v0x555db78540d0_0 .net "cout2", 0 0, L_0x555db7e46f60;  1 drivers
v0x555db7851900_0 .net "s1", 0 0, L_0x555db7e46c90;  1 drivers
S_0x555db6d5f850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d61f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e46c90 .functor XOR 1, L_0x555db7e47160, L_0x555db7e47290, C4<0>, C4<0>;
L_0x555db7e46d50 .functor AND 1, L_0x555db7e47160, L_0x555db7e47290, C4<1>, C4<1>;
v0x555db791e430_0 .net "S", 0 0, L_0x555db7e46c90;  alias, 1 drivers
v0x555db791e510_0 .net "a", 0 0, L_0x555db7e47160;  alias, 1 drivers
v0x555db791bd00_0 .net "b", 0 0, L_0x555db7e47290;  alias, 1 drivers
v0x555db791bdc0_0 .net "cout", 0 0, L_0x555db7e46d50;  alias, 1 drivers
S_0x555db6d41260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d61f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e46e10 .functor XOR 1, L_0x555db7e47a60, L_0x555db7e46c90, C4<0>, C4<0>;
L_0x555db7e46f60 .functor AND 1, L_0x555db7e47a60, L_0x555db7e46c90, C4<1>, C4<1>;
v0x555db79195d0_0 .net "S", 0 0, L_0x555db7e46e10;  alias, 1 drivers
v0x555db79196b0_0 .net "a", 0 0, L_0x555db7e47a60;  alias, 1 drivers
v0x555db7916ea0_0 .net "b", 0 0, L_0x555db7e46c90;  alias, 1 drivers
v0x555db7916f40_0 .net "cout", 0 0, L_0x555db7e46f60;  alias, 1 drivers
S_0x555db6d59cb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6d78850;
 .timescale 0 0;
P_0x555db6bf6760 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6d57580 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d59cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e47610 .functor OR 1, L_0x555db7e47430, L_0x555db7e475a0, C4<0>, C4<0>;
v0x555db7845510_0 .net "S", 0 0, L_0x555db7e474a0;  1 drivers
v0x555db78455d0_0 .net "a", 0 0, L_0x555db7e476d0;  1 drivers
v0x555db78d5570_0 .net "b", 0 0, L_0x555db7e47890;  1 drivers
v0x555db78d2e40_0 .net "cin", 0 0, L_0x555db7e47060;  alias, 1 drivers
v0x555db78d0710_0 .net "cout", 0 0, L_0x555db7e47610;  alias, 1 drivers
v0x555db78cdfe0_0 .net "cout1", 0 0, L_0x555db7e47430;  1 drivers
v0x555db78ce080_0 .net "cout2", 0 0, L_0x555db7e475a0;  1 drivers
v0x555db78cb8b0_0 .net "s1", 0 0, L_0x555db7e473c0;  1 drivers
S_0x555db6d54e50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d57580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e473c0 .functor XOR 1, L_0x555db7e476d0, L_0x555db7e47890, C4<0>, C4<0>;
L_0x555db7e47430 .functor AND 1, L_0x555db7e476d0, L_0x555db7e47890, C4<1>, C4<1>;
v0x555db784f1d0_0 .net "S", 0 0, L_0x555db7e473c0;  alias, 1 drivers
v0x555db784f2b0_0 .net "a", 0 0, L_0x555db7e476d0;  alias, 1 drivers
v0x555db784caa0_0 .net "b", 0 0, L_0x555db7e47890;  alias, 1 drivers
v0x555db784cb60_0 .net "cout", 0 0, L_0x555db7e47430;  alias, 1 drivers
S_0x555db6d4d980 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d57580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e474a0 .functor XOR 1, L_0x555db7e47060, L_0x555db7e473c0, C4<0>, C4<0>;
L_0x555db7e475a0 .functor AND 1, L_0x555db7e47060, L_0x555db7e473c0, C4<1>, C4<1>;
v0x555db784a370_0 .net "S", 0 0, L_0x555db7e474a0;  alias, 1 drivers
v0x555db784a450_0 .net "a", 0 0, L_0x555db7e47060;  alias, 1 drivers
v0x555db7847c40_0 .net "b", 0 0, L_0x555db7e473c0;  alias, 1 drivers
v0x555db7847ce0_0 .net "cout", 0 0, L_0x555db7e475a0;  alias, 1 drivers
S_0x555db6d47c40 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db6eca990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6dc3ee0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7e4dd80 .functor BUFZ 1, L_0x555db7e4bee0, C4<0>, C4<0>, C4<0>;
L_0x555db7e4dec0 .functor BUFZ 1, L_0x555db7e4d930, C4<0>, C4<0>, C4<0>;
v0x555db738a480_0 .net "S", 3 0, L_0x555db7e4dce0;  alias, 1 drivers
v0x555db738a560_0 .net "a", 3 0, L_0x555db7e4bdb0;  alias, 1 drivers
v0x555db738f690_0 .net "b", 3 0, L_0x555db7e49e80;  alias, 1 drivers
v0x555db738f760 .array "carry", 0 4;
v0x555db738f760_0 .net v0x555db738f760 0, 0 0, L_0x555db7e4dd80; 1 drivers
v0x555db738f760_1 .net v0x555db738f760 1, 0 0, L_0x555db7e4c400; 1 drivers
v0x555db738f760_2 .net v0x555db738f760 2, 0 0, L_0x555db7e4cb60; 1 drivers
v0x555db738f760_3 .net v0x555db738f760 3, 0 0, L_0x555db7e4d280; 1 drivers
v0x555db738f760_4 .net v0x555db738f760 4, 0 0, L_0x555db7e4d930; 1 drivers
v0x555db738cf60_0 .net "cin", 0 0, L_0x555db7e4bee0;  alias, 1 drivers
v0x555db738a830_0 .net "cout", 0 0, L_0x555db7e4dec0;  alias, 1 drivers
L_0x555db7e4c540 .part L_0x555db7e4bdb0, 0, 1;
L_0x555db7e4c720 .part L_0x555db7e49e80, 0, 1;
L_0x555db7e4cca0 .part L_0x555db7e4bdb0, 1, 1;
L_0x555db7e4cdd0 .part L_0x555db7e49e80, 1, 1;
L_0x555db7e4d3c0 .part L_0x555db7e4bdb0, 2, 1;
L_0x555db7e4d4f0 .part L_0x555db7e49e80, 2, 1;
L_0x555db7e4da30 .part L_0x555db7e4bdb0, 3, 1;
L_0x555db7e4db60 .part L_0x555db7e49e80, 3, 1;
L_0x555db7e4dce0 .concat8 [ 1 1 1 1], L_0x555db7e4c150, L_0x555db7e4c990, L_0x555db7e4d0b0, L_0x555db7e4d760;
S_0x555db6d27c10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6d47c40;
 .timescale 0 0;
P_0x555db6dbb5d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d218d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d27c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4c400 .functor OR 1, L_0x555db7e4c070, L_0x555db7e4c2e0, C4<0>, C4<0>;
v0x555db7879870_0 .net "S", 0 0, L_0x555db7e4c150;  1 drivers
v0x555db7879910_0 .net "a", 0 0, L_0x555db7e4c540;  1 drivers
v0x555db787ea80_0 .net "b", 0 0, L_0x555db7e4c720;  1 drivers
v0x555db787c350_0 .net "cin", 0 0, L_0x555db7e4dd80;  alias, 1 drivers
v0x555db787c420_0 .net "cout", 0 0, L_0x555db7e4c400;  alias, 1 drivers
v0x555db7879c20_0 .net "cout1", 0 0, L_0x555db7e4c070;  1 drivers
v0x555db7879cc0_0 .net "cout2", 0 0, L_0x555db7e4c2e0;  1 drivers
v0x555db78774f0_0 .net "s1", 0 0, L_0x555db7e4bf70;  1 drivers
S_0x555db6d0e1d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d218d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4bf70 .functor XOR 1, L_0x555db7e4c540, L_0x555db7e4c720, C4<0>, C4<0>;
L_0x555db7e4c070 .functor AND 1, L_0x555db7e4c540, L_0x555db7e4c720, C4<1>, C4<1>;
v0x555db78a2780_0 .net "S", 0 0, L_0x555db7e4bf70;  alias, 1 drivers
v0x555db789ff80_0 .net "a", 0 0, L_0x555db7e4c540;  alias, 1 drivers
v0x555db78a0060_0 .net "b", 0 0, L_0x555db7e4c720;  alias, 1 drivers
v0x555db789d850_0 .net "cout", 0 0, L_0x555db7e4c070;  alias, 1 drivers
S_0x555db6d0baa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d218d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4c150 .functor XOR 1, L_0x555db7e4dd80, L_0x555db7e4bf70, C4<0>, C4<0>;
L_0x555db7e4c2e0 .functor AND 1, L_0x555db7e4dd80, L_0x555db7e4bf70, C4<1>, C4<1>;
v0x555db789b120_0 .net "S", 0 0, L_0x555db7e4c150;  alias, 1 drivers
v0x555db789b200_0 .net "a", 0 0, L_0x555db7e4dd80;  alias, 1 drivers
v0x555db78989f0_0 .net "b", 0 0, L_0x555db7e4bf70;  alias, 1 drivers
v0x555db7898a90_0 .net "cout", 0 0, L_0x555db7e4c2e0;  alias, 1 drivers
S_0x555db6d09370 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6d47c40;
 .timescale 0 0;
P_0x555db73d27e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6cead80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d09370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4cb60 .functor OR 1, L_0x555db7e4c900, L_0x555db7e4cad0, C4<0>, C4<0>;
v0x555db782bdb0_0 .net "S", 0 0, L_0x555db7e4c990;  1 drivers
v0x555db782be70_0 .net "a", 0 0, L_0x555db7e4cca0;  1 drivers
v0x555db7829680_0 .net "b", 0 0, L_0x555db7e4cdd0;  1 drivers
v0x555db7826f50_0 .net "cin", 0 0, L_0x555db7e4c400;  alias, 1 drivers
v0x555db7824820_0 .net "cout", 0 0, L_0x555db7e4cb60;  alias, 1 drivers
v0x555db78220f0_0 .net "cout1", 0 0, L_0x555db7e4c900;  1 drivers
v0x555db7822190_0 .net "cout2", 0 0, L_0x555db7e4cad0;  1 drivers
v0x555db781f9c0_0 .net "s1", 0 0, L_0x555db7e4c850;  1 drivers
S_0x555db6d037d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cead80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4c850 .functor XOR 1, L_0x555db7e4cca0, L_0x555db7e4cdd0, C4<0>, C4<0>;
L_0x555db7e4c900 .functor AND 1, L_0x555db7e4cca0, L_0x555db7e4cdd0, C4<1>, C4<1>;
v0x555db7874dc0_0 .net "S", 0 0, L_0x555db7e4c850;  alias, 1 drivers
v0x555db7874ea0_0 .net "a", 0 0, L_0x555db7e4cca0;  alias, 1 drivers
v0x555db7872690_0 .net "b", 0 0, L_0x555db7e4cdd0;  alias, 1 drivers
v0x555db7872750_0 .net "cout", 0 0, L_0x555db7e4c900;  alias, 1 drivers
S_0x555db6d010a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cead80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4c990 .functor XOR 1, L_0x555db7e4c400, L_0x555db7e4c850, C4<0>, C4<0>;
L_0x555db7e4cad0 .functor AND 1, L_0x555db7e4c400, L_0x555db7e4c850, C4<1>, C4<1>;
v0x555db786ff60_0 .net "S", 0 0, L_0x555db7e4c990;  alias, 1 drivers
v0x555db7870040_0 .net "a", 0 0, L_0x555db7e4c400;  alias, 1 drivers
v0x555db7826ba0_0 .net "b", 0 0, L_0x555db7e4c850;  alias, 1 drivers
v0x555db7826c70_0 .net "cout", 0 0, L_0x555db7e4cad0;  alias, 1 drivers
S_0x555db6cfe970 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6d47c40;
 .timescale 0 0;
P_0x555db73bdbd0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6cf74a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cfe970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4d280 .functor OR 1, L_0x555db7e4d020, L_0x555db7e4d1f0, C4<0>, C4<0>;
v0x555db7801fd0_0 .net "S", 0 0, L_0x555db7e4d0b0;  1 drivers
v0x555db7802090_0 .net "a", 0 0, L_0x555db7e4d3c0;  1 drivers
v0x555db77ff8a0_0 .net "b", 0 0, L_0x555db7e4d4f0;  1 drivers
v0x555db77fd170_0 .net "cin", 0 0, L_0x555db7e4cb60;  alias, 1 drivers
v0x555db77faa40_0 .net "cout", 0 0, L_0x555db7e4d280;  alias, 1 drivers
v0x555db77f8310_0 .net "cout1", 0 0, L_0x555db7e4d020;  1 drivers
v0x555db77f83b0_0 .net "cout2", 0 0, L_0x555db7e4d1f0;  1 drivers
v0x555db77f5be0_0 .net "s1", 0 0, L_0x555db7e4cf90;  1 drivers
S_0x555db6cf1760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cf74a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4cf90 .functor XOR 1, L_0x555db7e4d3c0, L_0x555db7e4d4f0, C4<0>, C4<0>;
L_0x555db7e4d020 .functor AND 1, L_0x555db7e4d3c0, L_0x555db7e4d4f0, C4<1>, C4<1>;
v0x555db781d290_0 .net "S", 0 0, L_0x555db7e4cf90;  alias, 1 drivers
v0x555db781d370_0 .net "a", 0 0, L_0x555db7e4d3c0;  alias, 1 drivers
v0x555db77b08b0_0 .net "b", 0 0, L_0x555db7e4d4f0;  alias, 1 drivers
v0x555db77b0970_0 .net "cout", 0 0, L_0x555db7e4d020;  alias, 1 drivers
S_0x555db6cd2730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cf74a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4d0b0 .functor XOR 1, L_0x555db7e4cb60, L_0x555db7e4cf90, C4<0>, C4<0>;
L_0x555db7e4d1f0 .functor AND 1, L_0x555db7e4cb60, L_0x555db7e4cf90, C4<1>, C4<1>;
v0x555db77ff4f0_0 .net "S", 0 0, L_0x555db7e4d0b0;  alias, 1 drivers
v0x555db77ff5d0_0 .net "a", 0 0, L_0x555db7e4cb60;  alias, 1 drivers
v0x555db7804700_0 .net "b", 0 0, L_0x555db7e4cf90;  alias, 1 drivers
v0x555db78047a0_0 .net "cout", 0 0, L_0x555db7e4d1f0;  alias, 1 drivers
S_0x555db6cd0000 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6d47c40;
 .timescale 0 0;
P_0x555db5af4470 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6ccd8d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cd0000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4d930 .functor OR 1, L_0x555db7e4d6d0, L_0x555db7e4d8a0, C4<0>, C4<0>;
v0x555db73b1ee0_0 .net "S", 0 0, L_0x555db7e4d760;  1 drivers
v0x555db73b1fa0_0 .net "a", 0 0, L_0x555db7e4da30;  1 drivers
v0x555db73af7b0_0 .net "b", 0 0, L_0x555db7e4db60;  1 drivers
v0x555db73ad080_0 .net "cin", 0 0, L_0x555db7e4d280;  alias, 1 drivers
v0x555db73aa950_0 .net "cout", 0 0, L_0x555db7e4d930;  alias, 1 drivers
v0x555db73a8220_0 .net "cout1", 0 0, L_0x555db7e4d6d0;  1 drivers
v0x555db73a82c0_0 .net "cout2", 0 0, L_0x555db7e4d8a0;  1 drivers
v0x555db733b840_0 .net "s1", 0 0, L_0x555db7e4d620;  1 drivers
S_0x555db6caf2e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6ccd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4d620 .functor XOR 1, L_0x555db7e4da30, L_0x555db7e4db60, C4<0>, C4<0>;
L_0x555db7e4d6d0 .functor AND 1, L_0x555db7e4da30, L_0x555db7e4db60, C4<1>, C4<1>;
v0x555db77dd710_0 .net "S", 0 0, L_0x555db7e4d620;  alias, 1 drivers
v0x555db77dd7f0_0 .net "a", 0 0, L_0x555db7e4da30;  alias, 1 drivers
v0x555db73b1b30_0 .net "b", 0 0, L_0x555db7e4db60;  alias, 1 drivers
v0x555db73b1bf0_0 .net "cout", 0 0, L_0x555db7e4d6d0;  alias, 1 drivers
S_0x555db6cc7d30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6ccd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4d760 .functor XOR 1, L_0x555db7e4d280, L_0x555db7e4d620, C4<0>, C4<0>;
L_0x555db7e4d8a0 .functor AND 1, L_0x555db7e4d280, L_0x555db7e4d620, C4<1>, C4<1>;
v0x555db73b6d40_0 .net "S", 0 0, L_0x555db7e4d760;  alias, 1 drivers
v0x555db73b6e20_0 .net "a", 0 0, L_0x555db7e4d280;  alias, 1 drivers
v0x555db73b4610_0 .net "b", 0 0, L_0x555db7e4d620;  alias, 1 drivers
v0x555db73b46b0_0 .net "cout", 0 0, L_0x555db7e4d8a0;  alias, 1 drivers
S_0x555db6cc5600 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db5aea560 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db74a02d0_0 .net "S", 4 0, L_0x555db7e55470;  alias, 1 drivers
L_0x7f49c55bfab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db74a03b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bfab8;  1 drivers
v0x555db7492d80_0 .net *"_ivl_4", 4 0, L_0x555db7e52a50;  1 drivers
L_0x7f49c55bfb00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7492e40_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55bfb00;  1 drivers
v0x555db7205900_0 .net *"_ivl_8", 4 0, L_0x555db7e52b40;  1 drivers
v0x555db7205a30_0 .net "a", 3 0, L_0x555db7e3edd0;  alias, 1 drivers
v0x555db71ee930_0 .net "b", 3 0, L_0x555db7e362c0;  alias, 1 drivers
v0x555db71ee9f0_0 .net "c", 4 0, L_0x555db7e508c0;  alias, 1 drivers
v0x555db72978e0_0 .net "c1", 0 0, L_0x555db7e52970;  1 drivers
v0x555db72979b0_0 .net "c2", 0 0, L_0x555db7e555a0;  1 drivers
v0x555db728a390_0 .net "t_pad", 4 0, L_0x555db7e52c70;  1 drivers
v0x555db728a460_0 .net "temp", 3 0, L_0x555db7e52840;  1 drivers
L_0x555db7e52a50 .concat [ 4 1 0 0], L_0x555db7e52840, L_0x7f49c55bfab8;
L_0x555db7e52b40 .concat [ 4 1 0 0], L_0x555db7e52840, L_0x7f49c55bfb00;
L_0x555db7e52c70 .functor MUXZ 5, L_0x555db7e52b40, L_0x555db7e52a50, L_0x555db7e52970, C4<>;
S_0x555db6cc2ed0 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db6cc5600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db5ae9b60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55bfa70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e528e0 .functor BUFZ 1, L_0x7f49c55bfa70, C4<0>, C4<0>, C4<0>;
L_0x555db7e52970 .functor BUFZ 1, L_0x555db7e52490, C4<0>, C4<0>, C4<0>;
v0x555db6be4430_0 .net "S", 3 0, L_0x555db7e52840;  alias, 1 drivers
v0x555db6be4530_0 .net "a", 3 0, L_0x555db7e3edd0;  alias, 1 drivers
v0x555db6be1d00_0 .net "b", 3 0, L_0x555db7e362c0;  alias, 1 drivers
v0x555db6be1df0 .array "carry", 0 4;
v0x555db6be1df0_0 .net v0x555db6be1df0 0, 0 0, L_0x555db7e528e0; 1 drivers
v0x555db6be1df0_1 .net v0x555db6be1df0 1, 0 0, L_0x555db7e50e90; 1 drivers
v0x555db6be1df0_2 .net v0x555db6be1df0 2, 0 0, L_0x555db7e51560; 1 drivers
v0x555db6be1df0_3 .net v0x555db6be1df0 3, 0 0, L_0x555db7e51c90; 1 drivers
v0x555db6be1df0_4 .net v0x555db6be1df0 4, 0 0, L_0x555db7e52490; 1 drivers
v0x555db6bdf5d0_0 .net "cin", 0 0, L_0x7f49c55bfa70;  1 drivers
v0x555db6bdf6c0_0 .net "cout", 0 0, L_0x555db7e52970;  alias, 1 drivers
L_0x555db7e50fd0 .part L_0x555db7e3edd0, 0, 1;
L_0x555db7e51120 .part L_0x555db7e362c0, 0, 1;
L_0x555db7e516a0 .part L_0x555db7e3edd0, 1, 1;
L_0x555db7e517d0 .part L_0x555db7e362c0, 1, 1;
L_0x555db7e51dd0 .part L_0x555db7e3edd0, 2, 1;
L_0x555db7e52010 .part L_0x555db7e362c0, 2, 1;
L_0x555db7e52590 .part L_0x555db7e3edd0, 3, 1;
L_0x555db7e526c0 .part L_0x555db7e362c0, 3, 1;
L_0x555db7e52840 .concat8 [ 1 1 1 1], L_0x555db7e50be0, L_0x555db7e51390, L_0x555db7e51a70, L_0x555db7e52300;
S_0x555db6cbba00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6cc2ed0;
 .timescale 0 0;
P_0x555db5b09060 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6cb5cc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6cbba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e50e90 .functor OR 1, L_0x555db7e50b50, L_0x555db7e50d70, C4<0>, C4<0>;
v0x555db6c96c30_0 .net "S", 0 0, L_0x555db7e50be0;  1 drivers
v0x555db6c96cf0_0 .net "a", 0 0, L_0x555db7e50fd0;  1 drivers
v0x555db6c94500_0 .net "b", 0 0, L_0x555db7e51120;  1 drivers
v0x555db6c945d0_0 .net "cin", 0 0, L_0x555db7e528e0;  alias, 1 drivers
v0x555db6c91dd0_0 .net "cout", 0 0, L_0x555db7e50e90;  alias, 1 drivers
v0x555db6c91e70_0 .net "cout1", 0 0, L_0x555db7e50b50;  1 drivers
v0x555db6c8f6a0_0 .net "cout2", 0 0, L_0x555db7e50d70;  1 drivers
v0x555db6c8f770_0 .net "s1", 0 0, L_0x555db7e50aa0;  1 drivers
S_0x555db6d1a6c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6cb5cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e50aa0 .functor XOR 1, L_0x555db7e50fd0, L_0x555db7e51120, C4<0>, C4<0>;
L_0x555db7e50b50 .functor AND 1, L_0x555db7e50fd0, L_0x555db7e51120, C4<1>, C4<1>;
v0x555db6f65300_0 .net "S", 0 0, L_0x555db7e50aa0;  alias, 1 drivers
v0x555db6f653e0_0 .net "a", 0 0, L_0x555db7e50fd0;  alias, 1 drivers
v0x555db6f62bd0_0 .net "b", 0 0, L_0x555db7e51120;  alias, 1 drivers
v0x555db6f62c90_0 .net "cout", 0 0, L_0x555db7e50b50;  alias, 1 drivers
S_0x555db6d14380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6cb5cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e50be0 .functor XOR 1, L_0x555db7e528e0, L_0x555db7e50aa0, C4<0>, C4<0>;
L_0x555db7e50d70 .functor AND 1, L_0x555db7e528e0, L_0x555db7e50aa0, C4<1>, C4<1>;
v0x555db6f604a0_0 .net "S", 0 0, L_0x555db7e50be0;  alias, 1 drivers
v0x555db6f60580_0 .net "a", 0 0, L_0x555db7e528e0;  alias, 1 drivers
v0x555db6f47fd0_0 .net "b", 0 0, L_0x555db7e50aa0;  alias, 1 drivers
v0x555db6f48070_0 .net "cout", 0 0, L_0x555db7e50d70;  alias, 1 drivers
S_0x555db6c8cf70 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6cc2ed0;
 .timescale 0 0;
P_0x555db5b0aca0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6c8a840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c8cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e51560 .functor OR 1, L_0x555db7e51300, L_0x555db7e514d0, C4<0>, C4<0>;
v0x555db6c80180_0 .net "S", 0 0, L_0x555db7e51390;  1 drivers
v0x555db6c80240_0 .net "a", 0 0, L_0x555db7e516a0;  1 drivers
v0x555db6c7da50_0 .net "b", 0 0, L_0x555db7e517d0;  1 drivers
v0x555db6c7db20_0 .net "cin", 0 0, L_0x555db7e50e90;  alias, 1 drivers
v0x555db6c7b320_0 .net "cout", 0 0, L_0x555db7e51560;  alias, 1 drivers
v0x555db6c7b410_0 .net "cout1", 0 0, L_0x555db7e51300;  1 drivers
v0x555db6c78bf0_0 .net "cout2", 0 0, L_0x555db7e514d0;  1 drivers
v0x555db6c78c90_0 .net "s1", 0 0, L_0x555db7e51250;  1 drivers
S_0x555db6c88110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c8a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e51250 .functor XOR 1, L_0x555db7e516a0, L_0x555db7e517d0, C4<0>, C4<0>;
L_0x555db7e51300 .functor AND 1, L_0x555db7e516a0, L_0x555db7e517d0, C4<1>, C4<1>;
v0x555db6c52cd0_0 .net "S", 0 0, L_0x555db7e51250;  alias, 1 drivers
v0x555db6c52db0_0 .net "a", 0 0, L_0x555db7e516a0;  alias, 1 drivers
v0x555db6c505a0_0 .net "b", 0 0, L_0x555db7e517d0;  alias, 1 drivers
v0x555db6c50660_0 .net "cout", 0 0, L_0x555db7e51300;  alias, 1 drivers
S_0x555db6c4de70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c8a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e51390 .functor XOR 1, L_0x555db7e50e90, L_0x555db7e51250, C4<0>, C4<0>;
L_0x555db7e514d0 .functor AND 1, L_0x555db7e50e90, L_0x555db7e51250, C4<1>, C4<1>;
v0x555db6c4b740_0 .net "S", 0 0, L_0x555db7e51390;  alias, 1 drivers
v0x555db6c4b820_0 .net "a", 0 0, L_0x555db7e50e90;  alias, 1 drivers
v0x555db6c828b0_0 .net "b", 0 0, L_0x555db7e51250;  alias, 1 drivers
v0x555db6c82950_0 .net "cout", 0 0, L_0x555db7e514d0;  alias, 1 drivers
S_0x555db6c764c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6cc2ed0;
 .timescale 0 0;
P_0x555db5b0b570 .param/l "i" 0 3 28, +C4<010>;
S_0x555db6c73d90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c764c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e51c90 .functor OR 1, L_0x555db7e51990, L_0x555db7e51c00, C4<0>, C4<0>;
v0x555db6c594b0_0 .net "S", 0 0, L_0x555db7e51a70;  1 drivers
v0x555db6c59570_0 .net "a", 0 0, L_0x555db7e51dd0;  1 drivers
v0x555db6c45310_0 .net "b", 0 0, L_0x555db7e52010;  1 drivers
v0x555db6c45410_0 .net "cin", 0 0, L_0x555db7e51560;  alias, 1 drivers
v0x555db6c42be0_0 .net "cout", 0 0, L_0x555db7e51c90;  alias, 1 drivers
v0x555db6c42cd0_0 .net "cout1", 0 0, L_0x555db7e51990;  1 drivers
v0x555db6c404b0_0 .net "cout2", 0 0, L_0x555db7e51c00;  1 drivers
v0x555db6c40550_0 .net "s1", 0 0, L_0x555db7e51900;  1 drivers
S_0x555db6c6c820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c73d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e51900 .functor XOR 1, L_0x555db7e51dd0, L_0x555db7e52010, C4<0>, C4<0>;
L_0x555db7e51990 .functor AND 1, L_0x555db7e51dd0, L_0x555db7e52010, C4<1>, C4<1>;
v0x555db6c6a0f0_0 .net "S", 0 0, L_0x555db7e51900;  alias, 1 drivers
v0x555db6c6a1d0_0 .net "a", 0 0, L_0x555db7e51dd0;  alias, 1 drivers
v0x555db6c679c0_0 .net "b", 0 0, L_0x555db7e52010;  alias, 1 drivers
v0x555db6c67a80_0 .net "cout", 0 0, L_0x555db7e51990;  alias, 1 drivers
S_0x555db6c65290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c73d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e51a70 .functor XOR 1, L_0x555db7e51560, L_0x555db7e51900, C4<0>, C4<0>;
L_0x555db7e51c00 .functor AND 1, L_0x555db7e51560, L_0x555db7e51900, C4<1>, C4<1>;
v0x555db6c5e310_0 .net "S", 0 0, L_0x555db7e51a70;  alias, 1 drivers
v0x555db6c5e3f0_0 .net "a", 0 0, L_0x555db7e51560;  alias, 1 drivers
v0x555db6c5bbe0_0 .net "b", 0 0, L_0x555db7e51900;  alias, 1 drivers
v0x555db6c5bc80_0 .net "cout", 0 0, L_0x555db7e51c00;  alias, 1 drivers
S_0x555db6c21ec0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6cc2ed0;
 .timescale 0 0;
P_0x555db5b097a0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6c3a910 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6c21ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e52490 .functor OR 1, L_0x555db7e52270, L_0x555db7e52400, C4<0>, C4<0>;
v0x555db6beee30_0 .net "S", 0 0, L_0x555db7e52300;  1 drivers
v0x555db6beeef0_0 .net "a", 0 0, L_0x555db7e52590;  1 drivers
v0x555db6bec700_0 .net "b", 0 0, L_0x555db7e526c0;  1 drivers
v0x555db6bec7d0_0 .net "cin", 0 0, L_0x555db7e51c90;  alias, 1 drivers
v0x555db6be9fd0_0 .net "cout", 0 0, L_0x555db7e52490;  alias, 1 drivers
v0x555db6bea0c0_0 .net "cout1", 0 0, L_0x555db7e52270;  1 drivers
v0x555db6bcb9e0_0 .net "cout2", 0 0, L_0x555db7e52400;  1 drivers
v0x555db6bcba80_0 .net "s1", 0 0, L_0x555db7e521c0;  1 drivers
S_0x555db6c381e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6c3a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e521c0 .functor XOR 1, L_0x555db7e52590, L_0x555db7e526c0, C4<0>, C4<0>;
L_0x555db7e52270 .functor AND 1, L_0x555db7e52590, L_0x555db7e526c0, C4<1>, C4<1>;
v0x555db6c35ab0_0 .net "S", 0 0, L_0x555db7e521c0;  alias, 1 drivers
v0x555db6c35b90_0 .net "a", 0 0, L_0x555db7e52590;  alias, 1 drivers
v0x555db6c2e5e0_0 .net "b", 0 0, L_0x555db7e526c0;  alias, 1 drivers
v0x555db6c2e6a0_0 .net "cout", 0 0, L_0x555db7e52270;  alias, 1 drivers
S_0x555db6c288a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6c3a910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e52300 .functor XOR 1, L_0x555db7e51c90, L_0x555db7e521c0, C4<0>, C4<0>;
L_0x555db7e52400 .functor AND 1, L_0x555db7e51c90, L_0x555db7e521c0, C4<1>, C4<1>;
v0x555db6c08870_0 .net "S", 0 0, L_0x555db7e52300;  alias, 1 drivers
v0x555db6c08950_0 .net "a", 0 0, L_0x555db7e51c90;  alias, 1 drivers
v0x555db6c02530_0 .net "b", 0 0, L_0x555db7e521c0;  alias, 1 drivers
v0x555db6c025d0_0 .net "cout", 0 0, L_0x555db7e52400;  alias, 1 drivers
S_0x555db6bd8100 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db6cc5600;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db5b02550 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55bfb48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e55510 .functor BUFZ 1, L_0x7f49c55bfb48, C4<0>, C4<0>, C4<0>;
L_0x555db7e555a0 .functor BUFZ 1, L_0x555db7e55000, C4<0>, C4<0>, C4<0>;
v0x555db76ff400_0 .net "S", 4 0, L_0x555db7e55470;  alias, 1 drivers
v0x555db76ff500_0 .net "a", 4 0, L_0x555db7e52c70;  alias, 1 drivers
v0x555db75bf670_0 .net "b", 4 0, L_0x555db7e508c0;  alias, 1 drivers
v0x555db75bf750 .array "carry", 0 5;
v0x555db75bf750_0 .net v0x555db75bf750 0, 0 0, L_0x555db7e55510; 1 drivers
v0x555db75bf750_1 .net v0x555db75bf750 1, 0 0, L_0x555db7e532e0; 1 drivers
v0x555db75bf750_2 .net v0x555db75bf750 2, 0 0, L_0x555db7e53a40; 1 drivers
v0x555db75bf750_3 .net v0x555db75bf750 3, 0 0, L_0x555db7e54160; 1 drivers
v0x555db75bf750_4 .net v0x555db75bf750 4, 0 0, L_0x555db7e548b0; 1 drivers
v0x555db75bf750_5 .net v0x555db75bf750 5, 0 0, L_0x555db7e55000; 1 drivers
v0x555db75b2120_0 .net "cin", 0 0, L_0x7f49c55bfb48;  1 drivers
v0x555db75b2210_0 .net "cout", 0 0, L_0x555db7e555a0;  alias, 1 drivers
L_0x555db7e53420 .part L_0x555db7e52c70, 0, 1;
L_0x555db7e53570 .part L_0x555db7e508c0, 0, 1;
L_0x555db7e53b80 .part L_0x555db7e52c70, 1, 1;
L_0x555db7e53d40 .part L_0x555db7e508c0, 1, 1;
L_0x555db7e542a0 .part L_0x555db7e52c70, 2, 1;
L_0x555db7e543d0 .part L_0x555db7e508c0, 2, 1;
L_0x555db7e549f0 .part L_0x555db7e52c70, 3, 1;
L_0x555db7e54b20 .part L_0x555db7e508c0, 3, 1;
L_0x555db7e55100 .part L_0x555db7e52c70, 4, 1;
L_0x555db7e55230 .part L_0x555db7e508c0, 4, 1;
LS_0x555db7e55470_0_0 .concat8 [ 1 1 1 1], L_0x555db7e53030, L_0x555db7e53870, L_0x555db7e53f90, L_0x555db7e54690;
LS_0x555db7e55470_0_4 .concat8 [ 1 0 0 0], L_0x555db7e54de0;
L_0x555db7e55470 .concat8 [ 4 1 0 0], LS_0x555db7e55470_0_0, LS_0x555db7e55470_0_4;
S_0x555db6bd23c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6bd8100;
 .timescale 0 0;
P_0x555db5b02970 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6bb3390 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bd23c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e532e0 .functor OR 1, L_0x555db7e52f50, L_0x555db7e531c0, C4<0>, C4<0>;
v0x555db6b9c660_0 .net "S", 0 0, L_0x555db7e53030;  1 drivers
v0x555db6b9c720_0 .net "a", 0 0, L_0x555db7e53420;  1 drivers
v0x555db6b96920_0 .net "b", 0 0, L_0x555db7e53570;  1 drivers
v0x555db6b969f0_0 .net "cin", 0 0, L_0x555db7e55510;  alias, 1 drivers
v0x555db6bfb320_0 .net "cout", 0 0, L_0x555db7e532e0;  alias, 1 drivers
v0x555db6bfb3c0_0 .net "cout1", 0 0, L_0x555db7e52f50;  1 drivers
v0x555db6bf4fe0_0 .net "cout2", 0 0, L_0x555db7e531c0;  1 drivers
v0x555db6bf50b0_0 .net "s1", 0 0, L_0x555db7e52e00;  1 drivers
S_0x555db6bb0c60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bb3390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e52e00 .functor XOR 1, L_0x555db7e53420, L_0x555db7e53570, C4<0>, C4<0>;
L_0x555db7e52f50 .functor AND 1, L_0x555db7e53420, L_0x555db7e53570, C4<1>, C4<1>;
v0x555db6bae530_0 .net "S", 0 0, L_0x555db7e52e00;  alias, 1 drivers
v0x555db6bae610_0 .net "a", 0 0, L_0x555db7e53420;  alias, 1 drivers
v0x555db6b8ff40_0 .net "b", 0 0, L_0x555db7e53570;  alias, 1 drivers
v0x555db6b90000_0 .net "cout", 0 0, L_0x555db7e52f50;  alias, 1 drivers
S_0x555db6ba8990 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bb3390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e53030 .functor XOR 1, L_0x555db7e55510, L_0x555db7e52e00, C4<0>, C4<0>;
L_0x555db7e531c0 .functor AND 1, L_0x555db7e55510, L_0x555db7e52e00, C4<1>, C4<1>;
v0x555db6ba6260_0 .net "S", 0 0, L_0x555db7e53030;  alias, 1 drivers
v0x555db6ba6340_0 .net "a", 0 0, L_0x555db7e55510;  alias, 1 drivers
v0x555db6ba3b30_0 .net "b", 0 0, L_0x555db7e52e00;  alias, 1 drivers
v0x555db6ba3bd0_0 .net "cout", 0 0, L_0x555db7e531c0;  alias, 1 drivers
S_0x555db6dcc0e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6bd8100;
 .timescale 0 0;
P_0x555db5b05740 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6dc99b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6dcc0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e53a40 .functor OR 1, L_0x555db7e537e0, L_0x555db7e539b0, C4<0>, C4<0>;
v0x555db73d81f0_0 .net "S", 0 0, L_0x555db7e53870;  1 drivers
v0x555db73d82b0_0 .net "a", 0 0, L_0x555db7e53b80;  1 drivers
v0x555db73d5ac0_0 .net "b", 0 0, L_0x555db7e53d40;  1 drivers
v0x555db73d5b90_0 .net "cin", 0 0, L_0x555db7e532e0;  alias, 1 drivers
v0x555db73d3390_0 .net "cout", 0 0, L_0x555db7e53a40;  alias, 1 drivers
v0x555db73d3430_0 .net "cout1", 0 0, L_0x555db7e537e0;  1 drivers
v0x555db7947ec0_0 .net "cout2", 0 0, L_0x555db7e539b0;  1 drivers
v0x555db7947f60_0 .net "s1", 0 0, L_0x555db7e53730;  1 drivers
S_0x555db6dc7280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6dc99b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e53730 .functor XOR 1, L_0x555db7e53b80, L_0x555db7e53d40, C4<0>, C4<0>;
L_0x555db7e537e0 .functor AND 1, L_0x555db7e53b80, L_0x555db7e53d40, C4<1>, C4<1>;
v0x555db6dc1280_0 .net "S", 0 0, L_0x555db7e53730;  alias, 1 drivers
v0x555db6dc1360_0 .net "a", 0 0, L_0x555db7e53b80;  alias, 1 drivers
v0x555db73e1eb0_0 .net "b", 0 0, L_0x555db7e53d40;  alias, 1 drivers
v0x555db73e1f70_0 .net "cout", 0 0, L_0x555db7e537e0;  alias, 1 drivers
S_0x555db73df780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6dc99b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e53870 .functor XOR 1, L_0x555db7e532e0, L_0x555db7e53730, C4<0>, C4<0>;
L_0x555db7e539b0 .functor AND 1, L_0x555db7e532e0, L_0x555db7e53730, C4<1>, C4<1>;
v0x555db73dd050_0 .net "S", 0 0, L_0x555db7e53870;  alias, 1 drivers
v0x555db73dd130_0 .net "a", 0 0, L_0x555db7e532e0;  alias, 1 drivers
v0x555db73da920_0 .net "b", 0 0, L_0x555db7e53730;  alias, 1 drivers
v0x555db73da9f0_0 .net "cout", 0 0, L_0x555db7e539b0;  alias, 1 drivers
S_0x555db7945790 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6bd8100;
 .timescale 0 0;
P_0x555db5aff100 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7943060 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7945790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e54160 .functor OR 1, L_0x555db7e53f00, L_0x555db7e540d0, C4<0>, C4<0>;
v0x555db7931e10_0 .net "S", 0 0, L_0x555db7e53f90;  1 drivers
v0x555db7931ed0_0 .net "a", 0 0, L_0x555db7e542a0;  1 drivers
v0x555db792f6e0_0 .net "b", 0 0, L_0x555db7e543d0;  1 drivers
v0x555db792f7b0_0 .net "cin", 0 0, L_0x555db7e53a40;  alias, 1 drivers
v0x555db792cfb0_0 .net "cout", 0 0, L_0x555db7e54160;  alias, 1 drivers
v0x555db792d0a0_0 .net "cout1", 0 0, L_0x555db7e53f00;  1 drivers
v0x555db792a880_0 .net "cout2", 0 0, L_0x555db7e540d0;  1 drivers
v0x555db792a920_0 .net "s1", 0 0, L_0x555db7e53e70;  1 drivers
S_0x555db7940930 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7943060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e53e70 .functor XOR 1, L_0x555db7e542a0, L_0x555db7e543d0, C4<0>, C4<0>;
L_0x555db7e53f00 .functor AND 1, L_0x555db7e542a0, L_0x555db7e543d0, C4<1>, C4<1>;
v0x555db793e200_0 .net "S", 0 0, L_0x555db7e53e70;  alias, 1 drivers
v0x555db793e2e0_0 .net "a", 0 0, L_0x555db7e542a0;  alias, 1 drivers
v0x555db793bad0_0 .net "b", 0 0, L_0x555db7e543d0;  alias, 1 drivers
v0x555db793bb90_0 .net "cout", 0 0, L_0x555db7e53f00;  alias, 1 drivers
S_0x555db79393a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7943060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e53f90 .functor XOR 1, L_0x555db7e53a40, L_0x555db7e53e70, C4<0>, C4<0>;
L_0x555db7e540d0 .functor AND 1, L_0x555db7e53a40, L_0x555db7e53e70, C4<1>, C4<1>;
v0x555db7936c70_0 .net "S", 0 0, L_0x555db7e53f90;  alias, 1 drivers
v0x555db7936d50_0 .net "a", 0 0, L_0x555db7e53a40;  alias, 1 drivers
v0x555db7934540_0 .net "b", 0 0, L_0x555db7e53e70;  alias, 1 drivers
v0x555db79345e0_0 .net "cout", 0 0, L_0x555db7e540d0;  alias, 1 drivers
S_0x555db7928150 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6bd8100;
 .timescale 0 0;
P_0x555db5af94c0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7925a20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7928150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e548b0 .functor OR 1, L_0x555db7e545b0, L_0x555db7e54820, C4<0>, C4<0>;
v0x555db78f04e0_0 .net "S", 0 0, L_0x555db7e54690;  1 drivers
v0x555db78f05a0_0 .net "a", 0 0, L_0x555db7e549f0;  1 drivers
v0x555db78eddb0_0 .net "b", 0 0, L_0x555db7e54b20;  1 drivers
v0x555db78edeb0_0 .net "cin", 0 0, L_0x555db7e54160;  alias, 1 drivers
v0x555db78eb680_0 .net "cout", 0 0, L_0x555db7e548b0;  alias, 1 drivers
v0x555db78eb770_0 .net "cout1", 0 0, L_0x555db7e545b0;  1 drivers
v0x555db78e8f50_0 .net "cout2", 0 0, L_0x555db7e54820;  1 drivers
v0x555db78e8ff0_0 .net "s1", 0 0, L_0x555db7e54500;  1 drivers
S_0x555db78fd970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7925a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e54500 .functor XOR 1, L_0x555db7e549f0, L_0x555db7e54b20, C4<0>, C4<0>;
L_0x555db7e545b0 .functor AND 1, L_0x555db7e549f0, L_0x555db7e54b20, C4<1>, C4<1>;
v0x555db78ed9a0_0 .net "S", 0 0, L_0x555db7e54500;  alias, 1 drivers
v0x555db78eda80_0 .net "a", 0 0, L_0x555db7e549f0;  alias, 1 drivers
v0x555db78fa1a0_0 .net "b", 0 0, L_0x555db7e54b20;  alias, 1 drivers
v0x555db78fa260_0 .net "cout", 0 0, L_0x555db7e545b0;  alias, 1 drivers
S_0x555db78f7a70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7925a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e54690 .functor XOR 1, L_0x555db7e54160, L_0x555db7e54500, C4<0>, C4<0>;
L_0x555db7e54820 .functor AND 1, L_0x555db7e54160, L_0x555db7e54500, C4<1>, C4<1>;
v0x555db78f5340_0 .net "S", 0 0, L_0x555db7e54690;  alias, 1 drivers
v0x555db78f5420_0 .net "a", 0 0, L_0x555db7e54160;  alias, 1 drivers
v0x555db78f2c10_0 .net "b", 0 0, L_0x555db7e54500;  alias, 1 drivers
v0x555db78f2cb0_0 .net "cout", 0 0, L_0x555db7e54820;  alias, 1 drivers
S_0x555db78e6820 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db6bd8100;
 .timescale 0 0;
P_0x555db5b118f0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db78e40f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78e6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e55000 .functor OR 1, L_0x555db7e54d50, L_0x555db7e54f70, C4<0>, C4<0>;
v0x555db73e3ed0_0 .net "S", 0 0, L_0x555db7e54de0;  1 drivers
v0x555db73e3f90_0 .net "a", 0 0, L_0x555db7e55100;  1 drivers
v0x555db767a970_0 .net "b", 0 0, L_0x555db7e55230;  1 drivers
v0x555db767aa70_0 .net "cin", 0 0, L_0x555db7e548b0;  alias, 1 drivers
v0x555db76639a0_0 .net "cout", 0 0, L_0x555db7e55000;  alias, 1 drivers
v0x555db7663a90_0 .net "cout1", 0 0, L_0x555db7e54d50;  1 drivers
v0x555db770c950_0 .net "cout2", 0 0, L_0x555db7e54f70;  1 drivers
v0x555db770c9f0_0 .net "s1", 0 0, L_0x555db7e54ca0;  1 drivers
S_0x555db78e19c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78e40f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e54ca0 .functor XOR 1, L_0x555db7e55100, L_0x555db7e55230, C4<0>, C4<0>;
L_0x555db7e54d50 .functor AND 1, L_0x555db7e55100, L_0x555db7e55230, C4<1>, C4<1>;
v0x555db78df290_0 .net "S", 0 0, L_0x555db7e54ca0;  alias, 1 drivers
v0x555db78df370_0 .net "a", 0 0, L_0x555db7e55100;  alias, 1 drivers
v0x555db78dcb60_0 .net "b", 0 0, L_0x555db7e55230;  alias, 1 drivers
v0x555db78dcc20_0 .net "cout", 0 0, L_0x555db7e54d50;  alias, 1 drivers
S_0x555db78da430 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78e40f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e54de0 .functor XOR 1, L_0x555db7e548b0, L_0x555db7e54ca0, C4<0>, C4<0>;
L_0x555db7e54f70 .functor AND 1, L_0x555db7e548b0, L_0x555db7e54ca0, C4<1>, C4<1>;
v0x555db78d7d00_0 .net "S", 0 0, L_0x555db7e54de0;  alias, 1 drivers
v0x555db78d7de0_0 .net "a", 0 0, L_0x555db7e548b0;  alias, 1 drivers
v0x555db740e3d0_0 .net "b", 0 0, L_0x555db7e54ca0;  alias, 1 drivers
v0x555db740e470_0 .net "cout", 0 0, L_0x555db7e54f70;  alias, 1 drivers
S_0x555db714a600 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db71eeab0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55bfcb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e58ec0 .functor BUFZ 1, L_0x7f49c55bfcb0, C4<0>, C4<0>, C4<0>;
L_0x555db7e58f30 .functor BUFZ 1, L_0x555db7e58ac0, C4<0>, C4<0>, C4<0>;
v0x555db7498600_0 .net "S", 7 0, L_0x555db7e58e20;  alias, 1 drivers
v0x555db7498700_0 .net "a", 7 0, L_0x555db7e55630;  alias, 1 drivers
v0x555db748afe0_0 .net "b", 7 0, L_0x555db7e55720;  alias, 1 drivers
v0x555db748b0a0 .array "carry", 0 8;
v0x555db748b0a0_0 .net v0x555db748b0a0 0, 0 0, L_0x555db7e58ec0; 1 drivers
v0x555db748b0a0_1 .net v0x555db748b0a0 1, 0 0, L_0x555db7e55eb0; 1 drivers
v0x555db748b0a0_2 .net v0x555db748b0a0 2, 0 0, L_0x555db7e56580; 1 drivers
v0x555db748b0a0_3 .net v0x555db748b0a0 3, 0 0, L_0x555db7e56d30; 1 drivers
v0x555db748b0a0_4 .net v0x555db748b0a0 4, 0 0, L_0x555db7e57280; 1 drivers
v0x555db748b0a0_5 .net v0x555db748b0a0 5, 0 0, L_0x555db7e57830; 1 drivers
v0x555db748b0a0_6 .net v0x555db748b0a0 6, 0 0, L_0x555db7e57de0; 1 drivers
v0x555db748b0a0_7 .net v0x555db748b0a0 7, 0 0, L_0x555db7e58500; 1 drivers
v0x555db748b0a0_8 .net v0x555db748b0a0 8, 0 0, L_0x555db7e58ac0; 1 drivers
v0x555db73f8890_0 .net "cin", 0 0, L_0x7f49c55bfcb0;  1 drivers
v0x555db73f8980_0 .net "cout", 0 0, L_0x555db7e58f30;  alias, 1 drivers
L_0x555db7e55ff0 .part L_0x555db7e55630, 0, 1;
L_0x555db7e56140 .part L_0x555db7e55720, 0, 1;
L_0x555db7e566c0 .part L_0x555db7e55630, 1, 1;
L_0x555db7e56880 .part L_0x555db7e55720, 1, 1;
L_0x555db7e56e70 .part L_0x555db7e55630, 2, 1;
L_0x555db6f1ac60 .part L_0x555db7e55720, 2, 1;
L_0x555db7e57380 .part L_0x555db7e55630, 3, 1;
L_0x555db7e574b0 .part L_0x555db7e55720, 3, 1;
L_0x555db7e57930 .part L_0x555db7e55630, 4, 1;
L_0x555db7e57a60 .part L_0x555db7e55720, 4, 1;
L_0x555db7e57ee0 .part L_0x555db7e55630, 5, 1;
L_0x555db7e58120 .part L_0x555db7e55720, 5, 1;
L_0x555db7e58600 .part L_0x555db7e55630, 6, 1;
L_0x555db7e58730 .part L_0x555db7e55720, 6, 1;
L_0x555db7e58b30 .part L_0x555db7e55630, 7, 1;
L_0x555db7e58c60 .part L_0x555db7e55720, 7, 1;
LS_0x555db7e58e20_0_0 .concat8 [ 1 1 1 1], L_0x555db7e55c00, L_0x555db7e563b0, L_0x555db7e56b60, L_0x555db7e57110;
LS_0x555db7e58e20_0_4 .concat8 [ 1 1 1 1], L_0x555db7e576c0, L_0x555db7e57c70, L_0x555db7e58420, L_0x555db7e58950;
L_0x555db7e58e20 .concat8 [ 4 4 0 0], LS_0x555db7e58e20_0_0, LS_0x555db7e58e20_0_4;
S_0x555db713d0b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db714a600;
 .timescale 0 0;
P_0x555db5b133b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db702b260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db713d0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e55eb0 .functor OR 1, L_0x555db7e55b20, L_0x555db7e55d90, C4<0>, C4<0>;
v0x555db6d1c9e0_0 .net "S", 0 0, L_0x555db7e55c00;  1 drivers
v0x555db6d1caa0_0 .net "a", 0 0, L_0x555db7e55ff0;  1 drivers
v0x555db6c0ab90_0 .net "b", 0 0, L_0x555db7e56140;  1 drivers
v0x555db6c0ac90_0 .net "cin", 0 0, L_0x555db7e58ec0;  alias, 1 drivers
v0x555db6bfd640_0 .net "cout", 0 0, L_0x555db7e55eb0;  alias, 1 drivers
v0x555db6bfd730_0 .net "cout1", 0 0, L_0x555db7e55b20;  1 drivers
v0x555db7916af0_0 .net "cout2", 0 0, L_0x555db7e55d90;  1 drivers
v0x555db7916bc0_0 .net "s1", 0 0, L_0x555db7e55a10;  1 drivers
S_0x555db701dd10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db702b260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e55a10 .functor XOR 1, L_0x555db7e55ff0, L_0x555db7e56140, C4<0>, C4<0>;
L_0x555db7e55b20 .functor AND 1, L_0x555db7e55ff0, L_0x555db7e56140, C4<1>, C4<1>;
v0x555db6de5230_0 .net "S", 0 0, L_0x555db7e55a10;  alias, 1 drivers
v0x555db6de5310_0 .net "a", 0 0, L_0x555db7e55ff0;  alias, 1 drivers
v0x555db6dce260_0 .net "b", 0 0, L_0x555db7e56140;  alias, 1 drivers
v0x555db6dce300_0 .net "cout", 0 0, L_0x555db7e55b20;  alias, 1 drivers
S_0x555db6e77210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db702b260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e55c00 .functor XOR 1, L_0x555db7e58ec0, L_0x555db7e55a10, C4<0>, C4<0>;
L_0x555db7e55d90 .functor AND 1, L_0x555db7e58ec0, L_0x555db7e55a10, C4<1>, C4<1>;
v0x555db6e69cc0_0 .net "S", 0 0, L_0x555db7e55c00;  alias, 1 drivers
v0x555db6e69da0_0 .net "a", 0 0, L_0x555db7e58ec0;  alias, 1 drivers
v0x555db6d29f30_0 .net "b", 0 0, L_0x555db7e55a10;  alias, 1 drivers
v0x555db6d29fd0_0 .net "cout", 0 0, L_0x555db7e55d90;  alias, 1 drivers
S_0x555db7853c80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db714a600;
 .timescale 0 0;
P_0x555db5b11d90 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7849fc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7853c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e56580 .functor OR 1, L_0x555db7e56320, L_0x555db7e564f0, C4<0>, C4<0>;
v0x555db793d9e0_0 .net "S", 0 0, L_0x555db7e563b0;  1 drivers
v0x555db793da80_0 .net "a", 0 0, L_0x555db7e566c0;  1 drivers
v0x555db793b2b0_0 .net "b", 0 0, L_0x555db7e56880;  1 drivers
v0x555db793b3b0_0 .net "cin", 0 0, L_0x555db7e55eb0;  alias, 1 drivers
v0x555db7938b80_0 .net "cout", 0 0, L_0x555db7e56580;  alias, 1 drivers
v0x555db7938c20_0 .net "cout1", 0 0, L_0x555db7e56320;  1 drivers
v0x555db7938cc0_0 .net "cout2", 0 0, L_0x555db7e564f0;  1 drivers
v0x555db7936450_0 .net "s1", 0 0, L_0x555db7e56270;  1 drivers
S_0x555db78c8dd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7849fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e56270 .functor XOR 1, L_0x555db7e566c0, L_0x555db7e56880, C4<0>, C4<0>;
L_0x555db7e56320 .functor AND 1, L_0x555db7e566c0, L_0x555db7e56880, C4<1>, C4<1>;
v0x555db789d4a0_0 .net "S", 0 0, L_0x555db7e56270;  alias, 1 drivers
v0x555db789d580_0 .net "a", 0 0, L_0x555db7e566c0;  alias, 1 drivers
v0x555db79476a0_0 .net "b", 0 0, L_0x555db7e56880;  alias, 1 drivers
v0x555db7947770_0 .net "cout", 0 0, L_0x555db7e56320;  alias, 1 drivers
S_0x555db7944f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7849fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e563b0 .functor XOR 1, L_0x555db7e55eb0, L_0x555db7e56270, C4<0>, C4<0>;
L_0x555db7e564f0 .functor AND 1, L_0x555db7e55eb0, L_0x555db7e56270, C4<1>, C4<1>;
v0x555db7942840_0 .net "S", 0 0, L_0x555db7e563b0;  alias, 1 drivers
v0x555db7942920_0 .net "a", 0 0, L_0x555db7e55eb0;  alias, 1 drivers
v0x555db7940110_0 .net "b", 0 0, L_0x555db7e56270;  alias, 1 drivers
v0x555db7940210_0 .net "cout", 0 0, L_0x555db7e564f0;  alias, 1 drivers
S_0x555db7933d20 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db714a600;
 .timescale 0 0;
P_0x555db5b13ea0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79315f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7933d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e56d30 .functor OR 1, L_0x555db7e56ad0, L_0x555db7e56ca0, C4<0>, C4<0>;
v0x555db78f7250_0 .net "S", 0 0, L_0x555db7e56b60;  1 drivers
v0x555db78f72f0_0 .net "a", 0 0, L_0x555db7e56e70;  1 drivers
v0x555db78f4b20_0 .net "b", 0 0, L_0x555db6f1ac60;  1 drivers
v0x555db78f4c20_0 .net "cin", 0 0, L_0x555db7e56580;  alias, 1 drivers
v0x555db78f23f0_0 .net "cout", 0 0, L_0x555db7e56d30;  alias, 1 drivers
v0x555db78f2490_0 .net "cout1", 0 0, L_0x555db7e56ad0;  1 drivers
v0x555db78f2530_0 .net "cout2", 0 0, L_0x555db7e56ca0;  1 drivers
v0x555db78efcc0_0 .net "s1", 0 0, L_0x555db7e56a40;  1 drivers
S_0x555db792eec0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79315f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e56a40 .functor XOR 1, L_0x555db7e56e70, L_0x555db6f1ac60, C4<0>, C4<0>;
L_0x555db7e56ad0 .functor AND 1, L_0x555db7e56e70, L_0x555db6f1ac60, C4<1>, C4<1>;
v0x555db79364f0_0 .net "S", 0 0, L_0x555db7e56a40;  alias, 1 drivers
v0x555db792c790_0 .net "a", 0 0, L_0x555db7e56e70;  alias, 1 drivers
v0x555db792c850_0 .net "b", 0 0, L_0x555db6f1ac60;  alias, 1 drivers
v0x555db792a060_0 .net "cout", 0 0, L_0x555db7e56ad0;  alias, 1 drivers
S_0x555db7927930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79315f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e56b60 .functor XOR 1, L_0x555db7e56580, L_0x555db7e56a40, C4<0>, C4<0>;
L_0x555db7e56ca0 .functor AND 1, L_0x555db7e56580, L_0x555db7e56a40, C4<1>, C4<1>;
v0x555db7925200_0 .net "S", 0 0, L_0x555db7e56b60;  alias, 1 drivers
v0x555db79252a0_0 .net "a", 0 0, L_0x555db7e56580;  alias, 1 drivers
v0x555db78f9980_0 .net "b", 0 0, L_0x555db7e56a40;  alias, 1 drivers
v0x555db78f9a80_0 .net "cout", 0 0, L_0x555db7e56ca0;  alias, 1 drivers
S_0x555db78ed590 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db714a600;
 .timescale 0 0;
P_0x555db7925390 .param/l "i" 0 3 28, +C4<011>;
S_0x555db78eae60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78ed590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e57280 .functor OR 1, L_0x555db7e570a0, L_0x555db7e57210, C4<0>, C4<0>;
v0x555db78d9c10_0 .net "S", 0 0, L_0x555db7e57110;  1 drivers
v0x555db78d9ce0_0 .net "a", 0 0, L_0x555db7e57380;  1 drivers
v0x555db78d74e0_0 .net "b", 0 0, L_0x555db7e574b0;  1 drivers
v0x555db78d75e0_0 .net "cin", 0 0, L_0x555db7e56d30;  alias, 1 drivers
v0x555db73f7c00_0 .net "cout", 0 0, L_0x555db7e57280;  alias, 1 drivers
v0x555db73f7ca0_0 .net "cout1", 0 0, L_0x555db7e570a0;  1 drivers
v0x555db73f7d40_0 .net "cout2", 0 0, L_0x555db7e57210;  1 drivers
v0x555db73cd700_0 .net "s1", 0 0, L_0x555db7e57030;  1 drivers
S_0x555db78e8730 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78eae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e57030 .functor XOR 1, L_0x555db7e57380, L_0x555db7e574b0, C4<0>, C4<0>;
L_0x555db7e570a0 .functor AND 1, L_0x555db7e57380, L_0x555db7e574b0, C4<1>, C4<1>;
v0x555db78efdb0_0 .net "S", 0 0, L_0x555db7e57030;  alias, 1 drivers
v0x555db78e6000_0 .net "a", 0 0, L_0x555db7e57380;  alias, 1 drivers
v0x555db78e60a0_0 .net "b", 0 0, L_0x555db7e574b0;  alias, 1 drivers
v0x555db78e38d0_0 .net "cout", 0 0, L_0x555db7e570a0;  alias, 1 drivers
S_0x555db78e11a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78eae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e57110 .functor XOR 1, L_0x555db7e56d30, L_0x555db7e57030, C4<0>, C4<0>;
L_0x555db7e57210 .functor AND 1, L_0x555db7e56d30, L_0x555db7e57030, C4<1>, C4<1>;
v0x555db78dea70_0 .net "S", 0 0, L_0x555db7e57110;  alias, 1 drivers
v0x555db78deb10_0 .net "a", 0 0, L_0x555db7e56d30;  alias, 1 drivers
v0x555db78dc340_0 .net "b", 0 0, L_0x555db7e57030;  alias, 1 drivers
v0x555db78dc440_0 .net "cout", 0 0, L_0x555db7e57210;  alias, 1 drivers
S_0x555db7858350 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db714a600;
 .timescale 0 0;
P_0x555db73bfd10 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db78ab830 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7858350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e57830 .functor OR 1, L_0x555db7e57650, L_0x555db7e577c0, C4<0>, C4<0>;
v0x555db77c4cc0_0 .net "S", 0 0, L_0x555db7e576c0;  1 drivers
v0x555db77c4d80_0 .net "a", 0 0, L_0x555db7e57930;  1 drivers
v0x555db77c4e20_0 .net "b", 0 0, L_0x555db7e57a60;  1 drivers
v0x555db7798670_0 .net "cin", 0 0, L_0x555db7e57280;  alias, 1 drivers
v0x555db7798760_0 .net "cout", 0 0, L_0x555db7e57830;  alias, 1 drivers
v0x555db77842f0_0 .net "cout1", 0 0, L_0x555db7e57650;  1 drivers
v0x555db7784390_0 .net "cout2", 0 0, L_0x555db7e577c0;  1 drivers
v0x555db7784460_0 .net "s1", 0 0, L_0x555db7e575e0;  1 drivers
S_0x555db7880670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78ab830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e575e0 .functor XOR 1, L_0x555db7e57930, L_0x555db7e57a60, C4<0>, C4<0>;
L_0x555db7e57650 .functor AND 1, L_0x555db7e57930, L_0x555db7e57a60, C4<1>, C4<1>;
v0x555db73cd7a0_0 .net "S", 0 0, L_0x555db7e575e0;  alias, 1 drivers
v0x555db782d9a0_0 .net "a", 0 0, L_0x555db7e57930;  alias, 1 drivers
v0x555db782da60_0 .net "b", 0 0, L_0x555db7e57a60;  alias, 1 drivers
v0x555db782db00_0 .net "cout", 0 0, L_0x555db7e57650;  alias, 1 drivers
S_0x555db77afcf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78ab830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e576c0 .functor XOR 1, L_0x555db7e57280, L_0x555db7e575e0, C4<0>, C4<0>;
L_0x555db7e577c0 .functor AND 1, L_0x555db7e57280, L_0x555db7e575e0, C4<1>, C4<1>;
v0x555db78062f0_0 .net "S", 0 0, L_0x555db7e576c0;  alias, 1 drivers
v0x555db7806390_0 .net "a", 0 0, L_0x555db7e57280;  alias, 1 drivers
v0x555db77dcb50_0 .net "b", 0 0, L_0x555db7e575e0;  alias, 1 drivers
v0x555db77dcc50_0 .net "cout", 0 0, L_0x555db7e577c0;  alias, 1 drivers
S_0x555db764b390 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db714a600;
 .timescale 0 0;
P_0x555db73c5730 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7637010 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db764b390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e57de0 .functor OR 1, L_0x555db7e57c00, L_0x555db7e57d70, C4<0>, C4<0>;
v0x555db7391340_0 .net "S", 0 0, L_0x555db7e57c70;  1 drivers
v0x555db7391400_0 .net "a", 0 0, L_0x555db7e57ee0;  1 drivers
v0x555db7367ae0_0 .net "b", 0 0, L_0x555db7e58120;  1 drivers
v0x555db7367be0_0 .net "cin", 0 0, L_0x555db7e57830;  alias, 1 drivers
v0x555db734fc50_0 .net "cout", 0 0, L_0x555db7e57de0;  alias, 1 drivers
v0x555db734fd40_0 .net "cout1", 0 0, L_0x555db7e57c00;  1 drivers
v0x555db7323600_0 .net "cout2", 0 0, L_0x555db7e57d70;  1 drivers
v0x555db73236a0_0 .net "s1", 0 0, L_0x555db7e57b90;  1 drivers
S_0x555db752bff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7637010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e57b90 .functor XOR 1, L_0x555db7e57ee0, L_0x555db7e58120, C4<0>, C4<0>;
L_0x555db7e57c00 .functor AND 1, L_0x555db7e57ee0, L_0x555db7e58120, C4<1>, C4<1>;
v0x555db7517c70_0 .net "S", 0 0, L_0x555db7e57b90;  alias, 1 drivers
v0x555db7517d30_0 .net "a", 0 0, L_0x555db7e57ee0;  alias, 1 drivers
v0x555db7517df0_0 .net "b", 0 0, L_0x555db7e58120;  alias, 1 drivers
v0x555db740c030_0 .net "cout", 0 0, L_0x555db7e57c00;  alias, 1 drivers
S_0x555db73b8930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7637010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e57c70 .functor XOR 1, L_0x555db7e57830, L_0x555db7e57b90, C4<0>, C4<0>;
L_0x555db7e57d70 .functor AND 1, L_0x555db7e57830, L_0x555db7e57b90, C4<1>, C4<1>;
v0x555db740c1a0_0 .net "S", 0 0, L_0x555db7e57c70;  alias, 1 drivers
v0x555db733ac80_0 .net "a", 0 0, L_0x555db7e57830;  alias, 1 drivers
v0x555db733ad70_0 .net "b", 0 0, L_0x555db7e57b90;  alias, 1 drivers
v0x555db7391280_0 .net "cout", 0 0, L_0x555db7e57d70;  alias, 1 drivers
S_0x555db730f280 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db714a600;
 .timescale 0 0;
P_0x555db73c9590 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db71d6320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db730f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e58500 .functor OR 1, L_0x555db7e583b0, L_0x555db7e58490, C4<0>, C4<0>;
v0x555db6f47410_0 .net "S", 0 0, L_0x555db7e58420;  1 drivers
v0x555db6f474d0_0 .net "a", 0 0, L_0x555db7e58600;  1 drivers
v0x555db6f47570_0 .net "b", 0 0, L_0x555db7e58730;  1 drivers
v0x555db6f2f580_0 .net "cin", 0 0, L_0x555db7e57de0;  alias, 1 drivers
v0x555db6f2f670_0 .net "cout", 0 0, L_0x555db7e58500;  alias, 1 drivers
v0x555db6f02f30_0 .net "cout1", 0 0, L_0x555db7e583b0;  1 drivers
v0x555db6f02fd0_0 .net "cout2", 0 0, L_0x555db7e58490;  1 drivers
v0x555db6f030a0_0 .net "s1", 0 0, L_0x555db7e58340;  1 drivers
S_0x555db71c1fa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71d6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e58340 .functor XOR 1, L_0x555db7e58600, L_0x555db7e58730, C4<0>, C4<0>;
L_0x555db7e583b0 .functor AND 1, L_0x555db7e58600, L_0x555db7e58730, C4<1>, C4<1>;
v0x555db70b6f80_0 .net "S", 0 0, L_0x555db7e58340;  alias, 1 drivers
v0x555db70b7060_0 .net "a", 0 0, L_0x555db7e58600;  alias, 1 drivers
v0x555db70a2c00_0 .net "b", 0 0, L_0x555db7e58730;  alias, 1 drivers
v0x555db70a2cd0_0 .net "cout", 0 0, L_0x555db7e583b0;  alias, 1 drivers
S_0x555db6f98260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71d6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e58420 .functor XOR 1, L_0x555db7e57de0, L_0x555db7e58340, C4<0>, C4<0>;
L_0x555db7e58490 .functor AND 1, L_0x555db7e57de0, L_0x555db7e58340, C4<1>, C4<1>;
v0x555db6f1a5b0_0 .net "S", 0 0, L_0x555db7e58420;  alias, 1 drivers
v0x555db6f1a670_0 .net "a", 0 0, L_0x555db7e57de0;  alias, 1 drivers
v0x555db6f70bb0_0 .net "b", 0 0, L_0x555db7e58340;  alias, 1 drivers
v0x555db6f70cb0_0 .net "cout", 0 0, L_0x555db7e58490;  alias, 1 drivers
S_0x555db6eeebb0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db714a600;
 .timescale 0 0;
P_0x555db73cd0b0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db6db5c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6eeebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e58ac0 .functor OR 1, L_0x555db7e588e0, L_0x555db7e58a50, C4<0>, C4<0>;
v0x555db76f7750_0 .net "S", 0 0, L_0x555db7e58950;  1 drivers
v0x555db76f7810_0 .net "a", 0 0, L_0x555db7e58b30;  1 drivers
v0x555db75b78d0_0 .net "b", 0 0, L_0x555db7e58c60;  1 drivers
v0x555db75b79d0_0 .net "cin", 0 0, L_0x555db7e58500;  alias, 1 drivers
v0x555db75aa380_0 .net "cout", 0 0, L_0x555db7e58ac0;  alias, 1 drivers
v0x555db75aa470_0 .net "cout1", 0 0, L_0x555db7e588e0;  1 drivers
v0x555db75aa510_0 .net "cout2", 0 0, L_0x555db7e58a50;  1 drivers
v0x555db7498530_0 .net "s1", 0 0, L_0x555db7e582d0;  1 drivers
S_0x555db6da18d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6db5c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e582d0 .functor XOR 1, L_0x555db7e58b30, L_0x555db7e58c60, C4<0>, C4<0>;
L_0x555db7e588e0 .functor AND 1, L_0x555db7e58b30, L_0x555db7e58c60, C4<1>, C4<1>;
v0x555db6c968b0_0 .net "S", 0 0, L_0x555db7e582d0;  alias, 1 drivers
v0x555db6c96990_0 .net "a", 0 0, L_0x555db7e58b30;  alias, 1 drivers
v0x555db6c82530_0 .net "b", 0 0, L_0x555db7e58c60;  alias, 1 drivers
v0x555db6c82600_0 .net "cout", 0 0, L_0x555db7e588e0;  alias, 1 drivers
S_0x555db73e1b30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6db5c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e58950 .functor XOR 1, L_0x555db7e58500, L_0x555db7e582d0, C4<0>, C4<0>;
L_0x555db7e58a50 .functor AND 1, L_0x555db7e58500, L_0x555db7e582d0, C4<1>, C4<1>;
v0x555db7704bb0_0 .net "S", 0 0, L_0x555db7e58950;  alias, 1 drivers
v0x555db7704c90_0 .net "a", 0 0, L_0x555db7e58500;  alias, 1 drivers
v0x555db7704d80_0 .net "b", 0 0, L_0x555db7e582d0;  alias, 1 drivers
v0x555db76f7660_0 .net "cout", 0 0, L_0x555db7e58a50;  alias, 1 drivers
S_0x555db728fb40 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db728fd20 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7e4e080 .functor NOT 5, L_0x555db7e4df50, C4<00000>, C4<00000>, C4<00000>;
v0x555db7498000_0 .net "cout", 0 0, L_0x555db7e507a0;  1 drivers
v0x555db74980f0_0 .net "i", 4 0, L_0x555db7e4df50;  alias, 1 drivers
v0x555db74981b0_0 .net "o", 4 0, L_0x555db7e50670;  alias, 1 drivers
v0x555db748aab0_0 .net "temp2", 4 0, L_0x555db7e4e080;  1 drivers
S_0x555db72825f0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db728fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72827d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55bfa28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e50710 .functor BUFZ 1, L_0x7f49c55bfa28, C4<0>, C4<0>, C4<0>;
L_0x555db7e507a0 .functor BUFZ 1, L_0x555db7e50310, C4<0>, C4<0>, C4<0>;
v0x555db7668d60_0 .net "S", 4 0, L_0x555db7e50670;  alias, 1 drivers
v0x555db75b73a0_0 .net "a", 4 0, L_0x555db7e4e080;  alias, 1 drivers
L_0x7f49c55bf9e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db75b7480_0 .net "b", 4 0, L_0x7f49c55bf9e0;  1 drivers
v0x555db75b7540 .array "carry", 0 5;
v0x555db75b7540_0 .net v0x555db75b7540 0, 0 0, L_0x555db7e50710; 1 drivers
v0x555db75b7540_1 .net v0x555db75b7540 1, 0 0, L_0x555db7e4e610; 1 drivers
v0x555db75b7540_2 .net v0x555db75b7540 2, 0 0, L_0x555db7e4ecc0; 1 drivers
v0x555db75b7540_3 .net v0x555db75b7540 3, 0 0, L_0x555db7e4f480; 1 drivers
v0x555db75b7540_4 .net v0x555db75b7540 4, 0 0, L_0x555db7e4fb80; 1 drivers
v0x555db75b7540_5 .net v0x555db75b7540 5, 0 0, L_0x555db7e50310; 1 drivers
v0x555db75a9e50_0 .net "cin", 0 0, L_0x7f49c55bfa28;  1 drivers
v0x555db75a9f40_0 .net "cout", 0 0, L_0x555db7e507a0;  alias, 1 drivers
L_0x555db7e4e750 .part L_0x555db7e4e080, 0, 1;
L_0x555db7e4e8a0 .part L_0x7f49c55bf9e0, 0, 1;
L_0x555db7e4ee00 .part L_0x555db7e4e080, 1, 1;
L_0x555db7e4efc0 .part L_0x7f49c55bf9e0, 1, 1;
L_0x555db7e4f5c0 .part L_0x555db7e4e080, 2, 1;
L_0x555db7e4f6f0 .part L_0x7f49c55bf9e0, 2, 1;
L_0x555db7e4fcc0 .part L_0x555db7e4e080, 3, 1;
L_0x555db7e4fdf0 .part L_0x7f49c55bf9e0, 3, 1;
L_0x555db7e50410 .part L_0x555db7e4e080, 4, 1;
L_0x555db7e50540 .part L_0x7f49c55bf9e0, 4, 1;
LS_0x555db7e50670_0_0 .concat8 [ 1 1 1 1], L_0x555db7e4e360, L_0x555db7e4eaf0, L_0x555db7e4f260, L_0x555db7e4f960;
LS_0x555db7e50670_0_4 .concat8 [ 1 0 0 0], L_0x555db7e50140;
L_0x555db7e50670 .concat8 [ 4 1 0 0], LS_0x555db7e50670_0_0, LS_0x555db7e50670_0_4;
S_0x555db7142860 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db72825f0;
 .timescale 0 0;
P_0x555db7142a80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7135310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7142860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4e610 .functor OR 1, L_0x555db7e4e280, L_0x555db7e4e4f0, C4<0>, C4<0>;
v0x555db6d222c0_0 .net "S", 0 0, L_0x555db7e4e360;  1 drivers
v0x555db6d14c40_0 .net "a", 0 0, L_0x555db7e4e750;  1 drivers
v0x555db6d14d10_0 .net "b", 0 0, L_0x555db7e4e8a0;  1 drivers
v0x555db6d14e10_0 .net "cin", 0 0, L_0x555db7e50710;  alias, 1 drivers
v0x555db6c02df0_0 .net "cout", 0 0, L_0x555db7e4e610;  alias, 1 drivers
v0x555db6c02ee0_0 .net "cout1", 0 0, L_0x555db7e4e280;  1 drivers
v0x555db6c02f80_0 .net "cout2", 0 0, L_0x555db7e4e4f0;  1 drivers
v0x555db6bf58a0_0 .net "s1", 0 0, L_0x555db7e4e130;  1 drivers
S_0x555db70234c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7135310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4e130 .functor XOR 1, L_0x555db7e4e750, L_0x555db7e4e8a0, C4<0>, C4<0>;
L_0x555db7e4e280 .functor AND 1, L_0x555db7e4e750, L_0x555db7e4e8a0, C4<1>, C4<1>;
v0x555db71354f0_0 .net "S", 0 0, L_0x555db7e4e130;  alias, 1 drivers
v0x555db7015f70_0 .net "a", 0 0, L_0x555db7e4e750;  alias, 1 drivers
v0x555db7016030_0 .net "b", 0 0, L_0x555db7e4e8a0;  alias, 1 drivers
v0x555db7016100_0 .net "cout", 0 0, L_0x555db7e4e280;  alias, 1 drivers
S_0x555db6e6f470 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7135310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4e360 .functor XOR 1, L_0x555db7e50710, L_0x555db7e4e130, C4<0>, C4<0>;
L_0x555db7e4e4f0 .functor AND 1, L_0x555db7e50710, L_0x555db7e4e130, C4<1>, C4<1>;
v0x555db6e61f20_0 .net "S", 0 0, L_0x555db7e4e360;  alias, 1 drivers
v0x555db6e61fe0_0 .net "a", 0 0, L_0x555db7e50710;  alias, 1 drivers
v0x555db6e620a0_0 .net "b", 0 0, L_0x555db7e4e130;  alias, 1 drivers
v0x555db6d22190_0 .net "cout", 0 0, L_0x555db7e4e4f0;  alias, 1 drivers
S_0x555db6bf5940 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db72825f0;
 .timescale 0 0;
P_0x555db6e6f690 .param/l "i" 0 3 28, +C4<01>;
S_0x555db73ce390 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bf5940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4ecc0 .functor OR 1, L_0x555db7e4ea60, L_0x555db7e4ec30, C4<0>, C4<0>;
v0x555db770cd50_0 .net "S", 0 0, L_0x555db7e4eaf0;  1 drivers
v0x555db770ce10_0 .net "a", 0 0, L_0x555db7e4ee00;  1 drivers
v0x555db76ff710_0 .net "b", 0 0, L_0x555db7e4efc0;  1 drivers
v0x555db76ff810_0 .net "cin", 0 0, L_0x555db7e4e610;  alias, 1 drivers
v0x555db76ff8b0_0 .net "cout", 0 0, L_0x555db7e4ecc0;  alias, 1 drivers
v0x555db75bf980_0 .net "cout1", 0 0, L_0x555db7e4ea60;  1 drivers
v0x555db75bfa20_0 .net "cout2", 0 0, L_0x555db7e4ec30;  1 drivers
v0x555db75bfac0_0 .net "s1", 0 0, L_0x555db7e4e9d0;  1 drivers
S_0x555db740e640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73ce390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4e9d0 .functor XOR 1, L_0x555db7e4ee00, L_0x555db7e4efc0, C4<0>, C4<0>;
L_0x555db7e4ea60 .functor AND 1, L_0x555db7e4ee00, L_0x555db7e4efc0, C4<1>, C4<1>;
v0x555db73ce570_0 .net "S", 0 0, L_0x555db7e4e9d0;  alias, 1 drivers
v0x555db73e4140_0 .net "a", 0 0, L_0x555db7e4ee00;  alias, 1 drivers
v0x555db73e4200_0 .net "b", 0 0, L_0x555db7e4efc0;  alias, 1 drivers
v0x555db73e42a0_0 .net "cout", 0 0, L_0x555db7e4ea60;  alias, 1 drivers
S_0x555db767ac80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73ce390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4eaf0 .functor XOR 1, L_0x555db7e4e610, L_0x555db7e4e9d0, C4<0>, C4<0>;
L_0x555db7e4ec30 .functor AND 1, L_0x555db7e4e610, L_0x555db7e4e9d0, C4<1>, C4<1>;
v0x555db7663cb0_0 .net "S", 0 0, L_0x555db7e4eaf0;  alias, 1 drivers
v0x555db7663d70_0 .net "a", 0 0, L_0x555db7e4e610;  alias, 1 drivers
v0x555db7663e30_0 .net "b", 0 0, L_0x555db7e4e9d0;  alias, 1 drivers
v0x555db770cc60_0 .net "cout", 0 0, L_0x555db7e4ec30;  alias, 1 drivers
S_0x555db75b2430 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db72825f0;
 .timescale 0 0;
P_0x555db75b2630 .param/l "i" 0 3 28, +C4<010>;
S_0x555db74a05e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db75b2430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4f480 .functor OR 1, L_0x555db7e4f180, L_0x555db7e4f3f0, C4<0>, C4<0>;
v0x555db728a880_0 .net "S", 0 0, L_0x555db7e4f260;  1 drivers
v0x555db714a910_0 .net "a", 0 0, L_0x555db7e4f5c0;  1 drivers
v0x555db714a9e0_0 .net "b", 0 0, L_0x555db7e4f6f0;  1 drivers
v0x555db714aae0_0 .net "cin", 0 0, L_0x555db7e4ecc0;  alias, 1 drivers
v0x555db713d3c0_0 .net "cout", 0 0, L_0x555db7e4f480;  alias, 1 drivers
v0x555db713d4b0_0 .net "cout1", 0 0, L_0x555db7e4f180;  1 drivers
v0x555db713d550_0 .net "cout2", 0 0, L_0x555db7e4f3f0;  1 drivers
v0x555db702b570_0 .net "s1", 0 0, L_0x555db7e4f0f0;  1 drivers
S_0x555db7493090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74a05e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4f0f0 .functor XOR 1, L_0x555db7e4f5c0, L_0x555db7e4f6f0, C4<0>, C4<0>;
L_0x555db7e4f180 .functor AND 1, L_0x555db7e4f5c0, L_0x555db7e4f6f0, C4<1>, C4<1>;
v0x555db7205c10_0 .net "S", 0 0, L_0x555db7e4f0f0;  alias, 1 drivers
v0x555db7205cf0_0 .net "a", 0 0, L_0x555db7e4f5c0;  alias, 1 drivers
v0x555db7205db0_0 .net "b", 0 0, L_0x555db7e4f6f0;  alias, 1 drivers
v0x555db71eec40_0 .net "cout", 0 0, L_0x555db7e4f180;  alias, 1 drivers
S_0x555db7297bf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74a05e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4f260 .functor XOR 1, L_0x555db7e4ecc0, L_0x555db7e4f0f0, C4<0>, C4<0>;
L_0x555db7e4f3f0 .functor AND 1, L_0x555db7e4ecc0, L_0x555db7e4f0f0, C4<1>, C4<1>;
v0x555db71eed80_0 .net "S", 0 0, L_0x555db7e4f260;  alias, 1 drivers
v0x555db71eee40_0 .net "a", 0 0, L_0x555db7e4ecc0;  alias, 1 drivers
v0x555db728a6a0_0 .net "b", 0 0, L_0x555db7e4f0f0;  alias, 1 drivers
v0x555db728a770_0 .net "cout", 0 0, L_0x555db7e4f3f0;  alias, 1 drivers
S_0x555db702b660 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db72825f0;
 .timescale 0 0;
P_0x555db73de490 .param/l "i" 0 3 28, +C4<011>;
S_0x555db701e020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db702b660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e4fb80 .functor OR 1, L_0x555db7e4f8d0, L_0x555db7e4faf0, C4<0>, C4<0>;
v0x555db6d2a320_0 .net "S", 0 0, L_0x555db7e4f960;  1 drivers
v0x555db6d2a3e0_0 .net "a", 0 0, L_0x555db7e4fcc0;  1 drivers
v0x555db6d1ccf0_0 .net "b", 0 0, L_0x555db7e4fdf0;  1 drivers
v0x555db6d1cdc0_0 .net "cin", 0 0, L_0x555db7e4f480;  alias, 1 drivers
v0x555db6d1ce60_0 .net "cout", 0 0, L_0x555db7e4fb80;  alias, 1 drivers
v0x555db6c0aea0_0 .net "cout1", 0 0, L_0x555db7e4f8d0;  1 drivers
v0x555db6c0af40_0 .net "cout2", 0 0, L_0x555db7e4faf0;  1 drivers
v0x555db6c0afe0_0 .net "s1", 0 0, L_0x555db7e4f820;  1 drivers
S_0x555db6de5540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db701e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4f820 .functor XOR 1, L_0x555db7e4fcc0, L_0x555db7e4fdf0, C4<0>, C4<0>;
L_0x555db7e4f8d0 .functor AND 1, L_0x555db7e4fcc0, L_0x555db7e4fdf0, C4<1>, C4<1>;
v0x555db701e200_0 .net "S", 0 0, L_0x555db7e4f820;  alias, 1 drivers
v0x555db6dce570_0 .net "a", 0 0, L_0x555db7e4fcc0;  alias, 1 drivers
v0x555db6dce630_0 .net "b", 0 0, L_0x555db7e4fdf0;  alias, 1 drivers
v0x555db6dce700_0 .net "cout", 0 0, L_0x555db7e4f8d0;  alias, 1 drivers
S_0x555db6e77520 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db701e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e4f960 .functor XOR 1, L_0x555db7e4f480, L_0x555db7e4f820, C4<0>, C4<0>;
L_0x555db7e4faf0 .functor AND 1, L_0x555db7e4f480, L_0x555db7e4f820, C4<1>, C4<1>;
v0x555db6e69fd0_0 .net "S", 0 0, L_0x555db7e4f960;  alias, 1 drivers
v0x555db6e6a090_0 .net "a", 0 0, L_0x555db7e4f480;  alias, 1 drivers
v0x555db6e6a180_0 .net "b", 0 0, L_0x555db7e4f820;  alias, 1 drivers
v0x555db6d2a240_0 .net "cout", 0 0, L_0x555db7e4faf0;  alias, 1 drivers
S_0x555db6bfd950 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db72825f0;
 .timescale 0 0;
P_0x555db6bfdba0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db60c76f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bfd950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e50310 .functor OR 1, L_0x555db7e500b0, L_0x555db7e50280, C4<0>, C4<0>;
v0x555db766dd20_0 .net "S", 0 0, L_0x555db7e50140;  1 drivers
v0x555db766ddc0_0 .net "a", 0 0, L_0x555db7e50410;  1 drivers
v0x555db766de80_0 .net "b", 0 0, L_0x555db7e50540;  1 drivers
v0x555db766b4a0_0 .net "cin", 0 0, L_0x555db7e4fb80;  alias, 1 drivers
v0x555db766b590_0 .net "cout", 0 0, L_0x555db7e50310;  alias, 1 drivers
v0x555db766b680_0 .net "cout1", 0 0, L_0x555db7e500b0;  1 drivers
v0x555db7668c20_0 .net "cout2", 0 0, L_0x555db7e50280;  1 drivers
v0x555db7668cc0_0 .net "s1", 0 0, L_0x555db7e50000;  1 drivers
S_0x555db60c9ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db60c76f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e50000 .functor XOR 1, L_0x555db7e50410, L_0x555db7e50540, C4<0>, C4<0>;
L_0x555db7e500b0 .functor AND 1, L_0x555db7e50410, L_0x555db7e50540, C4<1>, C4<1>;
v0x555db60c78d0_0 .net "S", 0 0, L_0x555db7e50000;  alias, 1 drivers
v0x555db60cbe70_0 .net "a", 0 0, L_0x555db7e50410;  alias, 1 drivers
v0x555db60cbf30_0 .net "b", 0 0, L_0x555db7e50540;  alias, 1 drivers
v0x555db60cbfd0_0 .net "cout", 0 0, L_0x555db7e500b0;  alias, 1 drivers
S_0x555db7704680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db60c76f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e50140 .functor XOR 1, L_0x555db7e4fb80, L_0x555db7e50000, C4<0>, C4<0>;
L_0x555db7e50280 .functor AND 1, L_0x555db7e4fb80, L_0x555db7e50000, C4<1>, C4<1>;
v0x555db7704880_0 .net "S", 0 0, L_0x555db7e50140;  alias, 1 drivers
v0x555db76f7130_0 .net "a", 0 0, L_0x555db7e4fb80;  alias, 1 drivers
v0x555db76f7220_0 .net "b", 0 0, L_0x555db7e50000;  alias, 1 drivers
v0x555db76f7320_0 .net "cout", 0 0, L_0x555db7e50280;  alias, 1 drivers
S_0x555db748abc0 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db727bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6dd8d90 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55bfcf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e5c070 .functor BUFZ 1, L_0x7f49c55bfcf8, C4<0>, C4<0>, C4<0>;
L_0x555db7e5c0e0 .functor BUFZ 1, L_0x555db7e5bc70, C4<0>, C4<0>, C4<0>;
v0x555db70c9fa0_0 .net "S", 7 0, L_0x555db7e5bfd0;  alias, 1 drivers
v0x555db70ca0a0_0 .net "a", 7 0, L_0x555db7e58e20;  alias, 1 drivers
v0x555db70c2860_0 .net "b", 7 0, L_0x555db7e558d0;  alias, 1 drivers
v0x555db70c2900 .array "carry", 0 8;
v0x555db70c2900_0 .net v0x555db70c2900 0, 0 0, L_0x555db7e5c070; 1 drivers
v0x555db70c2900_1 .net v0x555db70c2900 1, 0 0, L_0x555db7e59280; 1 drivers
v0x555db70c2900_2 .net v0x555db70c2900 2, 0 0, L_0x555db7e598c0; 1 drivers
v0x555db70c2900_3 .net v0x555db70c2900 3, 0 0, L_0x555db7e59f00; 1 drivers
v0x555db70c2900_4 .net v0x555db70c2900 4, 0 0, L_0x555db7e5a4b0; 1 drivers
v0x555db70c2900_5 .net v0x555db70c2900 5, 0 0, L_0x555db7e5aa60; 1 drivers
v0x555db70c2900_6 .net v0x555db70c2900 6, 0 0, L_0x555db7e5b090; 1 drivers
v0x555db70c2900_7 .net v0x555db70c2900 7, 0 0, L_0x555db7e5b730; 1 drivers
v0x555db70c2900_8 .net v0x555db70c2900 8, 0 0, L_0x555db7e5bc70; 1 drivers
v0x555db70c2a40_0 .net "cin", 0 0, L_0x7f49c55bfcf8;  1 drivers
v0x555db703ca90_0 .net "cout", 0 0, L_0x555db7e5c0e0;  alias, 1 drivers
L_0x555db7e59380 .part L_0x555db7e58e20, 0, 1;
L_0x555db7e59540 .part L_0x555db7e558d0, 0, 1;
L_0x555db7e599c0 .part L_0x555db7e58e20, 1, 1;
L_0x555db7e59af0 .part L_0x555db7e558d0, 1, 1;
L_0x555db7e5a000 .part L_0x555db7e58e20, 2, 1;
L_0x555db7e5a130 .part L_0x555db7e558d0, 2, 1;
L_0x555db7e5a5b0 .part L_0x555db7e58e20, 3, 1;
L_0x555db7e5a6e0 .part L_0x555db7e558d0, 3, 1;
L_0x555db7e5ab60 .part L_0x555db7e58e20, 4, 1;
L_0x555db7e5ada0 .part L_0x555db7e558d0, 4, 1;
L_0x555db7e5b190 .part L_0x555db7e58e20, 5, 1;
L_0x555db7e5b2c0 .part L_0x555db7e558d0, 5, 1;
L_0x555db7e5b830 .part L_0x555db7e58e20, 6, 1;
L_0x555db7e5b960 .part L_0x555db7e558d0, 6, 1;
L_0x555db7e5bce0 .part L_0x555db7e58e20, 7, 1;
L_0x555db7e5be10 .part L_0x555db7e558d0, 7, 1;
LS_0x555db7e5bfd0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e59080, L_0x555db7e59750, L_0x555db7e59d90, L_0x555db7e5a340;
LS_0x555db7e5bfd0_0_4 .concat8 [ 1 1 1 1], L_0x555db7e5a8f0, L_0x555db7e5af20, L_0x555db7e5b650, L_0x555db7e5bb00;
L_0x555db7e5bfd0 .concat8 [ 4 4 0 0], LS_0x555db7e5bfd0_0_0, LS_0x555db7e5bfd0_0_4;
S_0x555db7656d50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db748abc0;
 .timescale 0 0;
P_0x555db7656f30 .param/l "i" 0 3 28, +C4<00>;
S_0x555db76544d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7656d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e59280 .functor OR 1, L_0x555db7e59010, L_0x555db7e59180, C4<0>, C4<0>;
v0x555db73ee230_0 .net "S", 0 0, L_0x555db7e59080;  1 drivers
v0x555db73ee2f0_0 .net "a", 0 0, L_0x555db7e59380;  1 drivers
v0x555db73eb890_0 .net "b", 0 0, L_0x555db7e59540;  1 drivers
v0x555db73eb990_0 .net "cin", 0 0, L_0x555db7e5c070;  alias, 1 drivers
v0x555db73eba60_0 .net "cout", 0 0, L_0x555db7e59280;  alias, 1 drivers
v0x555db73e9010_0 .net "cout1", 0 0, L_0x555db7e59010;  1 drivers
v0x555db73e90b0_0 .net "cout2", 0 0, L_0x555db7e59180;  1 drivers
v0x555db73e9180_0 .net "s1", 0 0, L_0x555db7e58fa0;  1 drivers
S_0x555db7651c50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db76544d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e58fa0 .functor XOR 1, L_0x555db7e59380, L_0x555db7e59540, C4<0>, C4<0>;
L_0x555db7e59010 .functor AND 1, L_0x555db7e59380, L_0x555db7e59540, C4<1>, C4<1>;
v0x555db76546e0_0 .net "S", 0 0, L_0x555db7e58fa0;  alias, 1 drivers
v0x555db73f5a90_0 .net "a", 0 0, L_0x555db7e59380;  alias, 1 drivers
v0x555db73f5b50_0 .net "b", 0 0, L_0x555db7e59540;  alias, 1 drivers
v0x555db73f5c20_0 .net "cout", 0 0, L_0x555db7e59010;  alias, 1 drivers
S_0x555db73f3210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db76544d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e59080 .functor XOR 1, L_0x555db7e5c070, L_0x555db7e58fa0, C4<0>, C4<0>;
L_0x555db7e59180 .functor AND 1, L_0x555db7e5c070, L_0x555db7e58fa0, C4<1>, C4<1>;
v0x555db73f0990_0 .net "S", 0 0, L_0x555db7e59080;  alias, 1 drivers
v0x555db73f0a50_0 .net "a", 0 0, L_0x555db7e5c070;  alias, 1 drivers
v0x555db73f0b10_0 .net "b", 0 0, L_0x555db7e58fa0;  alias, 1 drivers
v0x555db73ee110_0 .net "cout", 0 0, L_0x555db7e59180;  alias, 1 drivers
S_0x555db728f610 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db748abc0;
 .timescale 0 0;
P_0x555db728f810 .param/l "i" 0 3 28, +C4<01>;
S_0x555db72820c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db728f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e598c0 .functor OR 1, L_0x555db7e596e0, L_0x555db7e59850, C4<0>, C4<0>;
v0x555db7134de0_0 .net "S", 0 0, L_0x555db7e59750;  1 drivers
v0x555db7134ea0_0 .net "a", 0 0, L_0x555db7e599c0;  1 drivers
v0x555db7134f70_0 .net "b", 0 0, L_0x555db7e59af0;  1 drivers
v0x555db7022f90_0 .net "cin", 0 0, L_0x555db7e59280;  alias, 1 drivers
v0x555db7023080_0 .net "cout", 0 0, L_0x555db7e598c0;  alias, 1 drivers
v0x555db7023170_0 .net "cout1", 0 0, L_0x555db7e596e0;  1 drivers
v0x555db7015a40_0 .net "cout2", 0 0, L_0x555db7e59850;  1 drivers
v0x555db7015ae0_0 .net "s1", 0 0, L_0x555db7e59670;  1 drivers
S_0x555db71f8cb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db72820c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e59670 .functor XOR 1, L_0x555db7e599c0, L_0x555db7e59af0, C4<0>, C4<0>;
L_0x555db7e596e0 .functor AND 1, L_0x555db7e599c0, L_0x555db7e59af0, C4<1>, C4<1>;
v0x555db73e9220_0 .net "S", 0 0, L_0x555db7e59670;  alias, 1 drivers
v0x555db72822a0_0 .net "a", 0 0, L_0x555db7e599c0;  alias, 1 drivers
v0x555db71f6430_0 .net "b", 0 0, L_0x555db7e59af0;  alias, 1 drivers
v0x555db71f64d0_0 .net "cout", 0 0, L_0x555db7e596e0;  alias, 1 drivers
S_0x555db71f3bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db72820c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e59750 .functor XOR 1, L_0x555db7e59280, L_0x555db7e59670, C4<0>, C4<0>;
L_0x555db7e59850 .functor AND 1, L_0x555db7e59280, L_0x555db7e59670, C4<1>, C4<1>;
v0x555db71f6640_0 .net "S", 0 0, L_0x555db7e59750;  alias, 1 drivers
v0x555db7142330_0 .net "a", 0 0, L_0x555db7e59280;  alias, 1 drivers
v0x555db7142420_0 .net "b", 0 0, L_0x555db7e59670;  alias, 1 drivers
v0x555db7142520_0 .net "cout", 0 0, L_0x555db7e59850;  alias, 1 drivers
S_0x555db7015b80 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db748abc0;
 .timescale 0 0;
P_0x555db6d78be0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db71e1ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7015b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e59f00 .functor OR 1, L_0x555db7e59d20, L_0x555db7e59e90, C4<0>, C4<0>;
v0x555db6dd86c0_0 .net "S", 0 0, L_0x555db7e59d90;  1 drivers
v0x555db6dd8780_0 .net "a", 0 0, L_0x555db7e5a000;  1 drivers
v0x555db6dd5d60_0 .net "b", 0 0, L_0x555db7e5a130;  1 drivers
v0x555db6dd5e60_0 .net "cin", 0 0, L_0x555db7e598c0;  alias, 1 drivers
v0x555db6dd5f00_0 .net "cout", 0 0, L_0x555db7e59f00;  alias, 1 drivers
v0x555db6dd34e0_0 .net "cout1", 0 0, L_0x555db7e59d20;  1 drivers
v0x555db6dd3580_0 .net "cout2", 0 0, L_0x555db7e59e90;  1 drivers
v0x555db6dd3620_0 .net "s1", 0 0, L_0x555db7e59cb0;  1 drivers
S_0x555db71df460 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db71e1ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e59cb0 .functor XOR 1, L_0x555db7e5a000, L_0x555db7e5a130, C4<0>, C4<0>;
L_0x555db7e59d20 .functor AND 1, L_0x555db7e5a000, L_0x555db7e5a130, C4<1>, C4<1>;
v0x555db71e1ef0_0 .net "S", 0 0, L_0x555db7e59cb0;  alias, 1 drivers
v0x555db71dcbe0_0 .net "a", 0 0, L_0x555db7e5a000;  alias, 1 drivers
v0x555db71dcca0_0 .net "b", 0 0, L_0x555db7e5a130;  alias, 1 drivers
v0x555db71dcd70_0 .net "cout", 0 0, L_0x555db7e59d20;  alias, 1 drivers
S_0x555db6e6ef40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db71e1ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e59d90 .functor XOR 1, L_0x555db7e598c0, L_0x555db7e59cb0, C4<0>, C4<0>;
L_0x555db7e59e90 .functor AND 1, L_0x555db7e598c0, L_0x555db7e59cb0, C4<1>, C4<1>;
v0x555db6e619f0_0 .net "S", 0 0, L_0x555db7e59d90;  alias, 1 drivers
v0x555db6e61ab0_0 .net "a", 0 0, L_0x555db7e598c0;  alias, 1 drivers
v0x555db6e61ba0_0 .net "b", 0 0, L_0x555db7e59cb0;  alias, 1 drivers
v0x555db6dd85e0_0 .net "cout", 0 0, L_0x555db7e59e90;  alias, 1 drivers
S_0x555db6d21c60 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db748abc0;
 .timescale 0 0;
P_0x555db6d21e60 .param/l "i" 0 3 28, +C4<011>;
S_0x555db6d14710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d21c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5a4b0 .functor OR 1, L_0x555db7e5a2d0, L_0x555db7e5a440, C4<0>, C4<0>;
v0x555db6dbc510_0 .net "S", 0 0, L_0x555db7e5a340;  1 drivers
v0x555db6dbc5b0_0 .net "a", 0 0, L_0x555db7e5a5b0;  1 drivers
v0x555db6dbc680_0 .net "b", 0 0, L_0x555db7e5a6e0;  1 drivers
v0x555db73cb590_0 .net "cin", 0 0, L_0x555db7e59f00;  alias, 1 drivers
v0x555db73cb680_0 .net "cout", 0 0, L_0x555db7e5a4b0;  alias, 1 drivers
v0x555db73cb770_0 .net "cout1", 0 0, L_0x555db7e5a2d0;  1 drivers
v0x555db73c8d10_0 .net "cout2", 0 0, L_0x555db7e5a440;  1 drivers
v0x555db73c8db0_0 .net "s1", 0 0, L_0x555db7e5a260;  1 drivers
S_0x555db6c028c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d14710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5a260 .functor XOR 1, L_0x555db7e5a5b0, L_0x555db7e5a6e0, C4<0>, C4<0>;
L_0x555db7e5a2d0 .functor AND 1, L_0x555db7e5a5b0, L_0x555db7e5a6e0, C4<1>, C4<1>;
v0x555db6c02ac0_0 .net "S", 0 0, L_0x555db7e5a260;  alias, 1 drivers
v0x555db6d148f0_0 .net "a", 0 0, L_0x555db7e5a5b0;  alias, 1 drivers
v0x555db6bf5370_0 .net "b", 0 0, L_0x555db7e5a6e0;  alias, 1 drivers
v0x555db6bf5410_0 .net "cout", 0 0, L_0x555db7e5a2d0;  alias, 1 drivers
S_0x555db6dc1610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d14710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5a340 .functor XOR 1, L_0x555db7e59f00, L_0x555db7e5a260, C4<0>, C4<0>;
L_0x555db7e5a440 .functor AND 1, L_0x555db7e59f00, L_0x555db7e5a260, C4<1>, C4<1>;
v0x555db6bf5550_0 .net "S", 0 0, L_0x555db7e5a340;  alias, 1 drivers
v0x555db6dbed90_0 .net "a", 0 0, L_0x555db7e59f00;  alias, 1 drivers
v0x555db6dbee50_0 .net "b", 0 0, L_0x555db7e5a260;  alias, 1 drivers
v0x555db6dbef50_0 .net "cout", 0 0, L_0x555db7e5a440;  alias, 1 drivers
S_0x555db73c8e50 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db748abc0;
 .timescale 0 0;
P_0x555db74e6070 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db73c6490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73c8e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5aa60 .functor OR 1, L_0x555db7e5a880, L_0x555db7e5a9f0, C4<0>, C4<0>;
v0x555db7716c10_0 .net "S", 0 0, L_0x555db7e5a8f0;  1 drivers
v0x555db7716cd0_0 .net "a", 0 0, L_0x555db7e5ab60;  1 drivers
v0x555db7716d70_0 .net "b", 0 0, L_0x555db7e5ada0;  1 drivers
v0x555db76c7ca0_0 .net "cin", 0 0, L_0x555db7e5a4b0;  alias, 1 drivers
v0x555db76c7d90_0 .net "cout", 0 0, L_0x555db7e5aa60;  alias, 1 drivers
v0x555db76c7e80_0 .net "cout1", 0 0, L_0x555db7e5a880;  1 drivers
v0x555db76c0650_0 .net "cout2", 0 0, L_0x555db7e5a9f0;  1 drivers
v0x555db76c0720_0 .net "s1", 0 0, L_0x555db7e5a810;  1 drivers
S_0x555db73c3c10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db73c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5a810 .functor XOR 1, L_0x555db7e5ab60, L_0x555db7e5ada0, C4<0>, C4<0>;
L_0x555db7e5a880 .functor AND 1, L_0x555db7e5ab60, L_0x555db7e5ada0, C4<1>, C4<1>;
v0x555db73c6670_0 .net "S", 0 0, L_0x555db7e5a810;  alias, 1 drivers
v0x555db73c1390_0 .net "a", 0 0, L_0x555db7e5ab60;  alias, 1 drivers
v0x555db73c1450_0 .net "b", 0 0, L_0x555db7e5ada0;  alias, 1 drivers
v0x555db73c1520_0 .net "cout", 0 0, L_0x555db7e5a880;  alias, 1 drivers
S_0x555db73beb10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db73c6490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5a8f0 .functor XOR 1, L_0x555db7e5a4b0, L_0x555db7e5a810, C4<0>, C4<0>;
L_0x555db7e5a9f0 .functor AND 1, L_0x555db7e5a4b0, L_0x555db7e5a810, C4<1>, C4<1>;
v0x555db771e180_0 .net "S", 0 0, L_0x555db7e5a8f0;  alias, 1 drivers
v0x555db771e240_0 .net "a", 0 0, L_0x555db7e5a4b0;  alias, 1 drivers
v0x555db771e330_0 .net "b", 0 0, L_0x555db7e5a810;  alias, 1 drivers
v0x555db7716b30_0 .net "cout", 0 0, L_0x555db7e5a9f0;  alias, 1 drivers
S_0x555db768c200 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db748abc0;
 .timescale 0 0;
P_0x555db768c400 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7684bb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db768c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5b090 .functor OR 1, L_0x555db7e5aeb0, L_0x555db7e5b020, C4<0>, C4<0>;
v0x555db753ef20_0 .net "S", 0 0, L_0x555db7e5af20;  1 drivers
v0x555db753efc0_0 .net "a", 0 0, L_0x555db7e5b190;  1 drivers
v0x555db753f090_0 .net "b", 0 0, L_0x555db7e5b2c0;  1 drivers
v0x555db75378d0_0 .net "cin", 0 0, L_0x555db7e5aa60;  alias, 1 drivers
v0x555db7537970_0 .net "cout", 0 0, L_0x555db7e5b090;  alias, 1 drivers
v0x555db7537a10_0 .net "cout1", 0 0, L_0x555db7e5aeb0;  1 drivers
v0x555db7537ab0_0 .net "cout2", 0 0, L_0x555db7e5b020;  1 drivers
v0x555db74b1b00_0 .net "s1", 0 0, L_0x555db7e5ae40;  1 drivers
S_0x555db75d0ea0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7684bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5ae40 .functor XOR 1, L_0x555db7e5b190, L_0x555db7e5b2c0, C4<0>, C4<0>;
L_0x555db7e5aeb0 .functor AND 1, L_0x555db7e5b190, L_0x555db7e5b2c0, C4<1>, C4<1>;
v0x555db7684d90_0 .net "S", 0 0, L_0x555db7e5ae40;  alias, 1 drivers
v0x555db76c0810_0 .net "a", 0 0, L_0x555db7e5b190;  alias, 1 drivers
v0x555db75c9850_0 .net "b", 0 0, L_0x555db7e5b2c0;  alias, 1 drivers
v0x555db75c9920_0 .net "cout", 0 0, L_0x555db7e5aeb0;  alias, 1 drivers
S_0x555db757a9c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7684bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5af20 .functor XOR 1, L_0x555db7e5aa60, L_0x555db7e5ae40, C4<0>, C4<0>;
L_0x555db7e5b020 .functor AND 1, L_0x555db7e5aa60, L_0x555db7e5ae40, C4<1>, C4<1>;
v0x555db75c9a90_0 .net "S", 0 0, L_0x555db7e5af20;  alias, 1 drivers
v0x555db7573370_0 .net "a", 0 0, L_0x555db7e5aa60;  alias, 1 drivers
v0x555db7573460_0 .net "b", 0 0, L_0x555db7e5ae40;  alias, 1 drivers
v0x555db7573560_0 .net "cout", 0 0, L_0x555db7e5b020;  alias, 1 drivers
S_0x555db74b1bf0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db748abc0;
 .timescale 0 0;
P_0x555db7829250 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db74aa4b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db74b1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5b730 .functor OR 1, L_0x555db7e5b5e0, L_0x555db7e5b6c0, C4<0>, C4<0>;
v0x555db72a9110_0 .net "S", 0 0, L_0x555db7e5b650;  1 drivers
v0x555db72a91b0_0 .net "a", 0 0, L_0x555db7e5b830;  1 drivers
v0x555db72a9270_0 .net "b", 0 0, L_0x555db7e5b960;  1 drivers
v0x555db72a1ac0_0 .net "cin", 0 0, L_0x555db7e5b090;  alias, 1 drivers
v0x555db72a1b60_0 .net "cout", 0 0, L_0x555db7e5b730;  alias, 1 drivers
v0x555db72a1c50_0 .net "cout1", 0 0, L_0x555db7e5b5e0;  1 drivers
v0x555db72a1cf0_0 .net "cout2", 0 0, L_0x555db7e5b6c0;  1 drivers
v0x555db7252c30_0 .net "s1", 0 0, L_0x555db7e5b570;  1 drivers
S_0x555db745b620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db74aa4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5b570 .functor XOR 1, L_0x555db7e5b830, L_0x555db7e5b960, C4<0>, C4<0>;
L_0x555db7e5b5e0 .functor AND 1, L_0x555db7e5b830, L_0x555db7e5b960, C4<1>, C4<1>;
v0x555db745b830_0 .net "S", 0 0, L_0x555db7e5b570;  alias, 1 drivers
v0x555db74aa690_0 .net "a", 0 0, L_0x555db7e5b830;  alias, 1 drivers
v0x555db7453fd0_0 .net "b", 0 0, L_0x555db7e5b960;  alias, 1 drivers
v0x555db7454070_0 .net "cout", 0 0, L_0x555db7e5b5e0;  alias, 1 drivers
S_0x555db741fb80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db74aa4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5b650 .functor XOR 1, L_0x555db7e5b090, L_0x555db7e5b570, C4<0>, C4<0>;
L_0x555db7e5b6c0 .functor AND 1, L_0x555db7e5b090, L_0x555db7e5b570, C4<1>, C4<1>;
v0x555db74541e0_0 .net "S", 0 0, L_0x555db7e5b650;  alias, 1 drivers
v0x555db7418530_0 .net "a", 0 0, L_0x555db7e5b090;  alias, 1 drivers
v0x555db7418620_0 .net "b", 0 0, L_0x555db7e5b570;  alias, 1 drivers
v0x555db7418720_0 .net "cout", 0 0, L_0x555db7e5b6c0;  alias, 1 drivers
S_0x555db7252d20 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db748abc0;
 .timescale 0 0;
P_0x555db73ebb00 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db724b5e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7252d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5bc70 .functor OR 1, L_0x555db7e5ba90, L_0x555db7e5bc00, C4<0>, C4<0>;
v0x555db7105950_0 .net "S", 0 0, L_0x555db7e5bb00;  1 drivers
v0x555db71059f0_0 .net "a", 0 0, L_0x555db7e5bce0;  1 drivers
v0x555db7105ab0_0 .net "b", 0 0, L_0x555db7e5be10;  1 drivers
v0x555db70fe300_0 .net "cin", 0 0, L_0x555db7e5b730;  alias, 1 drivers
v0x555db70fe3a0_0 .net "cout", 0 0, L_0x555db7e5bc70;  alias, 1 drivers
v0x555db70fe490_0 .net "cout1", 0 0, L_0x555db7e5ba90;  1 drivers
v0x555db70fe530_0 .net "cout2", 0 0, L_0x555db7e5bc00;  1 drivers
v0x555db70c9eb0_0 .net "s1", 0 0, L_0x555db7e5b500;  1 drivers
S_0x555db7217190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db724b5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5b500 .functor XOR 1, L_0x555db7e5bce0, L_0x555db7e5be10, C4<0>, C4<0>;
L_0x555db7e5ba90 .functor AND 1, L_0x555db7e5bce0, L_0x555db7e5be10, C4<1>, C4<1>;
v0x555db72173a0_0 .net "S", 0 0, L_0x555db7e5b500;  alias, 1 drivers
v0x555db724b7c0_0 .net "a", 0 0, L_0x555db7e5bce0;  alias, 1 drivers
v0x555db720fb40_0 .net "b", 0 0, L_0x555db7e5be10;  alias, 1 drivers
v0x555db720fbe0_0 .net "cout", 0 0, L_0x555db7e5ba90;  alias, 1 drivers
S_0x555db715be30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db724b5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5bb00 .functor XOR 1, L_0x555db7e5b730, L_0x555db7e5b500, C4<0>, C4<0>;
L_0x555db7e5bc00 .functor AND 1, L_0x555db7e5b730, L_0x555db7e5b500, C4<1>, C4<1>;
v0x555db720fd50_0 .net "S", 0 0, L_0x555db7e5bb00;  alias, 1 drivers
v0x555db71547e0_0 .net "a", 0 0, L_0x555db7e5b730;  alias, 1 drivers
v0x555db71548d0_0 .net "b", 0 0, L_0x555db7e5b500;  alias, 1 drivers
v0x555db71549d0_0 .net "cout", 0 0, L_0x555db7e5bc00;  alias, 1 drivers
S_0x555db6df6ac0 .scope module, "ins32" "three_input_adder" 3 146, 3 68 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 9 "c";
    .port_info 3 /OUTPUT 9 "S";
P_0x555db6df6c50 .param/l "N" 0 3 68, +C4<00000000000000000000000000001000>;
v0x555db79583a0_0 .net "S", 8 0, L_0x555db7e66cb0;  alias, 1 drivers
L_0x7f49c55bfe60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db7958440_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55bfe60;  1 drivers
v0x555db79584e0_0 .net *"_ivl_4", 8 0, L_0x555db7e62d20;  1 drivers
L_0x7f49c55bfea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7958580_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55bfea8;  1 drivers
v0x555db7958620_0 .net *"_ivl_8", 8 0, L_0x555db7e62dc0;  1 drivers
v0x555db79586c0_0 .net "a", 7 0, L_0x555db7e22670;  alias, 1 drivers
v0x555db7958760_0 .net "b", 7 0, L_0x555db7df3d50;  alias, 1 drivers
v0x555db7958800_0 .net "c", 8 0, L_0x555db7e5fb60;  alias, 1 drivers
v0x555db79588a0_0 .net "c1", 0 0, L_0x555db7e62cb0;  1 drivers
v0x555db7958940_0 .net "c2", 0 0, L_0x555db7e66de0;  1 drivers
v0x555db79589e0_0 .net "t_pad", 8 0, L_0x555db7e62ef0;  1 drivers
v0x555db7958a80_0 .net "temp", 7 0, L_0x555db7e62ba0;  1 drivers
L_0x555db7e62d20 .concat [ 8 1 0 0], L_0x555db7e62ba0, L_0x7f49c55bfe60;
L_0x555db7e62dc0 .concat [ 8 1 0 0], L_0x555db7e62ba0, L_0x7f49c55bfea8;
L_0x555db7e62ef0 .functor MUXZ 9, L_0x555db7e62dc0, L_0x555db7e62d20, L_0x555db7e62cb0, C4<>;
S_0x555db6def470 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db6df6ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6def650 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55bfe18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e62c40 .functor BUFZ 1, L_0x7f49c55bfe18, C4<0>, C4<0>, C4<0>;
L_0x555db7e62cb0 .functor BUFZ 1, L_0x555db7e62840, C4<0>, C4<0>, C4<0>;
v0x555db794e850_0 .net "S", 7 0, L_0x555db7e62ba0;  alias, 1 drivers
v0x555db794e8f0_0 .net "a", 7 0, L_0x555db7e22670;  alias, 1 drivers
v0x555db794e990_0 .net "b", 7 0, L_0x555db7df3d50;  alias, 1 drivers
v0x555db794ea30 .array "carry", 0 8;
v0x555db794ea30_0 .net v0x555db794ea30 0, 0 0, L_0x555db7e62c40; 1 drivers
v0x555db794ea30_1 .net v0x555db794ea30 1, 0 0, L_0x555db7e5ff70; 1 drivers
v0x555db794ea30_2 .net v0x555db794ea30 2, 0 0, L_0x555db7e60520; 1 drivers
v0x555db794ea30_3 .net v0x555db794ea30 3, 0 0, L_0x555db7e60ad0; 1 drivers
v0x555db794ea30_4 .net v0x555db794ea30 4, 0 0, L_0x555db7e61180; 1 drivers
v0x555db794ea30_5 .net v0x555db794ea30 5, 0 0, L_0x555db7e61730; 1 drivers
v0x555db794ea30_6 .net v0x555db794ea30 6, 0 0, L_0x555db7e61ce0; 1 drivers
v0x555db794ea30_7 .net v0x555db794ea30 7, 0 0, L_0x555db7e62300; 1 drivers
v0x555db794ea30_8 .net v0x555db794ea30 8, 0 0, L_0x555db7e62840; 1 drivers
v0x555db794ead0_0 .net "cin", 0 0, L_0x7f49c55bfe18;  1 drivers
v0x555db794eb70_0 .net "cout", 0 0, L_0x555db7e62cb0;  alias, 1 drivers
L_0x555db7e60070 .part L_0x555db7e22670, 0, 1;
L_0x555db7e601a0 .part L_0x555db7df3d50, 0, 1;
L_0x555db7e60620 .part L_0x555db7e22670, 1, 1;
L_0x555db7e60750 .part L_0x555db7df3d50, 1, 1;
L_0x555db7e60bd0 .part L_0x555db7e22670, 2, 1;
L_0x555db7e60e10 .part L_0x555db7df3d50, 2, 1;
L_0x555db7e61280 .part L_0x555db7e22670, 3, 1;
L_0x555db7e613b0 .part L_0x555db7df3d50, 3, 1;
L_0x555db7e61830 .part L_0x555db7e22670, 4, 1;
L_0x555db7e61960 .part L_0x555db7df3d50, 4, 1;
L_0x555db7e61de0 .part L_0x555db7e22670, 5, 1;
L_0x555db7e61f10 .part L_0x555db7df3d50, 5, 1;
L_0x555db7e62400 .part L_0x555db7e22670, 6, 1;
L_0x555db7e62530 .part L_0x555db7df3d50, 6, 1;
L_0x555db7e628b0 .part L_0x555db7e22670, 7, 1;
L_0x555db7e629e0 .part L_0x555db7df3d50, 7, 1;
LS_0x555db7e62ba0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e5fd70, L_0x555db7e603b0, L_0x555db7e60960, L_0x555db7e610a0;
LS_0x555db7e62ba0_0_4 .concat8 [ 1 1 1 1], L_0x555db7e615c0, L_0x555db7e61b70, L_0x555db7e62190, L_0x555db7e626d0;
L_0x555db7e62ba0 .concat8 [ 4 4 0 0], LS_0x555db7e62ba0_0_0, LS_0x555db7e62ba0_0_4;
S_0x555db6d3b760 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db6def470;
 .timescale 0 0;
P_0x555db6d3b980 .param/l "i" 0 3 28, +C4<00>;
S_0x555db6d34110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6d3b760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5ff70 .functor OR 1, L_0x555db7e5fd00, L_0x555db7e5fe70, C4<0>, C4<0>;
v0x555db6ca22c0_0 .net "S", 0 0, L_0x555db7e5fd70;  1 drivers
v0x555db6ca2380_0 .net "a", 0 0, L_0x555db7e60070;  1 drivers
v0x555db6c1c3c0_0 .net "b", 0 0, L_0x555db7e601a0;  1 drivers
v0x555db6c1c4c0_0 .net "cin", 0 0, L_0x555db7e62c40;  alias, 1 drivers
v0x555db6c1c590_0 .net "cout", 0 0, L_0x555db7e5ff70;  alias, 1 drivers
v0x555db6c14d70_0 .net "cout1", 0 0, L_0x555db7e5fd00;  1 drivers
v0x555db6c14e10_0 .net "cout2", 0 0, L_0x555db7e5fe70;  1 drivers
v0x555db6c14ee0_0 .net "s1", 0 0, L_0x555db7e5fc90;  1 drivers
S_0x555db6ce5280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6d34110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5fc90 .functor XOR 1, L_0x555db7e60070, L_0x555db7e601a0, C4<0>, C4<0>;
L_0x555db7e5fd00 .functor AND 1, L_0x555db7e60070, L_0x555db7e601a0, C4<1>, C4<1>;
v0x555db6df6cf0_0 .net "S", 0 0, L_0x555db7e5fc90;  alias, 1 drivers
v0x555db6ce54b0_0 .net "a", 0 0, L_0x555db7e60070;  alias, 1 drivers
v0x555db6d34320_0 .net "b", 0 0, L_0x555db7e601a0;  alias, 1 drivers
v0x555db6cddc30_0 .net "cout", 0 0, L_0x555db7e5fd00;  alias, 1 drivers
S_0x555db6cddd80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6d34110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5fd70 .functor XOR 1, L_0x555db7e62c40, L_0x555db7e5fc90, C4<0>, C4<0>;
L_0x555db7e5fe70 .functor AND 1, L_0x555db7e62c40, L_0x555db7e5fc90, C4<1>, C4<1>;
v0x555db6ca97e0_0 .net "S", 0 0, L_0x555db7e5fd70;  alias, 1 drivers
v0x555db6ca9880_0 .net "a", 0 0, L_0x555db7e62c40;  alias, 1 drivers
v0x555db6ca9940_0 .net "b", 0 0, L_0x555db7e5fc90;  alias, 1 drivers
v0x555db6ca2190_0 .net "cout", 0 0, L_0x555db7e5fe70;  alias, 1 drivers
S_0x555db6bc5ee0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db6def470;
 .timescale 0 0;
P_0x555db6bc60e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db6bbe890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db6bc5ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e60520 .functor OR 1, L_0x555db7e60340, L_0x555db7e604b0, C4<0>, C4<0>;
v0x555db73cdff0_0 .net "S", 0 0, L_0x555db7e603b0;  1 drivers
v0x555db73ce0b0_0 .net "a", 0 0, L_0x555db7e60620;  1 drivers
v0x555db7858fa0_0 .net "b", 0 0, L_0x555db7e60750;  1 drivers
v0x555db78590a0_0 .net "cin", 0 0, L_0x555db7e5ff70;  alias, 1 drivers
v0x555db7859190_0 .net "cout", 0 0, L_0x555db7e60520;  alias, 1 drivers
v0x555db7859280_0 .net "cout1", 0 0, L_0x555db7e60340;  1 drivers
v0x555db7859320_0 .net "cout2", 0 0, L_0x555db7e604b0;  1 drivers
v0x555db78ac480_0 .net "s1", 0 0, L_0x555db7e602d0;  1 drivers
S_0x555db6b8a440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db6bbe890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e602d0 .functor XOR 1, L_0x555db7e60620, L_0x555db7e60750, C4<0>, C4<0>;
L_0x555db7e60340 .functor AND 1, L_0x555db7e60620, L_0x555db7e60750, C4<1>, C4<1>;
v0x555db6b8a650_0 .net "S", 0 0, L_0x555db7e602d0;  alias, 1 drivers
v0x555db6bbea70_0 .net "a", 0 0, L_0x555db7e60620;  alias, 1 drivers
v0x555db6b82df0_0 .net "b", 0 0, L_0x555db7e60750;  alias, 1 drivers
v0x555db6b82e90_0 .net "cout", 0 0, L_0x555db7e60340;  alias, 1 drivers
S_0x555db73f8310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db6bbe890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e603b0 .functor XOR 1, L_0x555db7e5ff70, L_0x555db7e602d0, C4<0>, C4<0>;
L_0x555db7e604b0 .functor AND 1, L_0x555db7e5ff70, L_0x555db7e602d0, C4<1>, C4<1>;
v0x555db73f8510_0 .net "S", 0 0, L_0x555db7e603b0;  alias, 1 drivers
v0x555db6b83000_0 .net "a", 0 0, L_0x555db7e5ff70;  alias, 1 drivers
v0x555db73cde10_0 .net "b", 0 0, L_0x555db7e602d0;  alias, 1 drivers
v0x555db73cdee0_0 .net "cout", 0 0, L_0x555db7e604b0;  alias, 1 drivers
S_0x555db78ac570 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db6def470;
 .timescale 0 0;
P_0x555db78ac770 .param/l "i" 0 3 28, +C4<010>;
S_0x555db5aad0f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78ac570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e60ad0 .functor OR 1, L_0x555db7e608f0, L_0x555db7e60a60, C4<0>, C4<0>;
v0x555db5b10c90_0 .net "S", 0 0, L_0x555db7e60960;  1 drivers
v0x555db5af7d70_0 .net "a", 0 0, L_0x555db7e60bd0;  1 drivers
v0x555db5af7e40_0 .net "b", 0 0, L_0x555db7e60e10;  1 drivers
v0x555db5af7f40_0 .net "cin", 0 0, L_0x555db7e60520;  alias, 1 drivers
v0x555db5af8030_0 .net "cout", 0 0, L_0x555db7e60ad0;  alias, 1 drivers
v0x555db5af8120_0 .net "cout1", 0 0, L_0x555db7e608f0;  1 drivers
v0x555db5affed0_0 .net "cout2", 0 0, L_0x555db7e60a60;  1 drivers
v0x555db5afff70_0 .net "s1", 0 0, L_0x555db7e60880;  1 drivers
S_0x555db5aad2d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db5aad0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e60880 .functor XOR 1, L_0x555db7e60bd0, L_0x555db7e60e10, C4<0>, C4<0>;
L_0x555db7e608f0 .functor AND 1, L_0x555db7e60bd0, L_0x555db7e60e10, C4<1>, C4<1>;
v0x555db78ac830_0 .net "S", 0 0, L_0x555db7e60880;  alias, 1 drivers
v0x555db5af6840_0 .net "a", 0 0, L_0x555db7e60bd0;  alias, 1 drivers
v0x555db5af6900_0 .net "b", 0 0, L_0x555db7e60e10;  alias, 1 drivers
v0x555db5af69a0_0 .net "cout", 0 0, L_0x555db7e608f0;  alias, 1 drivers
S_0x555db5af6b10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db5aad0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e60960 .functor XOR 1, L_0x555db7e60520, L_0x555db7e60880, C4<0>, C4<0>;
L_0x555db7e60a60 .functor AND 1, L_0x555db7e60520, L_0x555db7e60880, C4<1>, C4<1>;
v0x555db5b10910_0 .net "S", 0 0, L_0x555db7e60960;  alias, 1 drivers
v0x555db5b109b0_0 .net "a", 0 0, L_0x555db7e60520;  alias, 1 drivers
v0x555db5b10aa0_0 .net "b", 0 0, L_0x555db7e60880;  alias, 1 drivers
v0x555db5b10ba0_0 .net "cout", 0 0, L_0x555db7e60a60;  alias, 1 drivers
S_0x555db5b00060 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db6def470;
 .timescale 0 0;
P_0x555db5b00260 .param/l "i" 0 3 28, +C4<011>;
S_0x555db5b084c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db5b00060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e61180 .functor OR 1, L_0x555db7e61030, L_0x555db7e61110, C4<0>, C4<0>;
v0x555db5aec090_0 .net "S", 0 0, L_0x555db7e610a0;  1 drivers
v0x555db5b18e20_0 .net "a", 0 0, L_0x555db7e61280;  1 drivers
v0x555db5b18ef0_0 .net "b", 0 0, L_0x555db7e613b0;  1 drivers
v0x555db5b18ff0_0 .net "cin", 0 0, L_0x555db7e60ad0;  alias, 1 drivers
v0x555db5b190e0_0 .net "cout", 0 0, L_0x555db7e61180;  alias, 1 drivers
v0x555db5b191d0_0 .net "cout1", 0 0, L_0x555db7e61030;  1 drivers
v0x555db5af3120_0 .net "cout2", 0 0, L_0x555db7e61110;  1 drivers
v0x555db5af31c0_0 .net "s1", 0 0, L_0x555db7e60fc0;  1 drivers
S_0x555db5b08650 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db5b084c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e60fc0 .functor XOR 1, L_0x555db7e61280, L_0x555db7e613b0, C4<0>, C4<0>;
L_0x555db7e61030 .functor AND 1, L_0x555db7e61280, L_0x555db7e613b0, C4<1>, C4<1>;
v0x555db5b08880_0 .net "S", 0 0, L_0x555db7e60fc0;  alias, 1 drivers
v0x555db5ae86f0_0 .net "a", 0 0, L_0x555db7e61280;  alias, 1 drivers
v0x555db5ae8790_0 .net "b", 0 0, L_0x555db7e613b0;  alias, 1 drivers
v0x555db5ae8860_0 .net "cout", 0 0, L_0x555db7e61030;  alias, 1 drivers
S_0x555db5ae89d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db5b084c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e610a0 .functor XOR 1, L_0x555db7e60ad0, L_0x555db7e60fc0, C4<0>, C4<0>;
L_0x555db7e61110 .functor AND 1, L_0x555db7e60ad0, L_0x555db7e60fc0, C4<1>, C4<1>;
v0x555db5aebd10_0 .net "S", 0 0, L_0x555db7e610a0;  alias, 1 drivers
v0x555db5aebdb0_0 .net "a", 0 0, L_0x555db7e60ad0;  alias, 1 drivers
v0x555db5aebea0_0 .net "b", 0 0, L_0x555db7e60fc0;  alias, 1 drivers
v0x555db5aebfa0_0 .net "cout", 0 0, L_0x555db7e61110;  alias, 1 drivers
S_0x555db5af32b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db6def470;
 .timescale 0 0;
P_0x555db5af3500 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db5af0f10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db5af32b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e61730 .functor OR 1, L_0x555db7e61550, L_0x555db7e616c0, C4<0>, C4<0>;
v0x555db782e970_0 .net "S", 0 0, L_0x555db7e615c0;  1 drivers
v0x555db7806f20_0 .net "a", 0 0, L_0x555db7e61830;  1 drivers
v0x555db7806ff0_0 .net "b", 0 0, L_0x555db7e61960;  1 drivers
v0x555db78070f0_0 .net "cin", 0 0, L_0x555db7e61180;  alias, 1 drivers
v0x555db78071e0_0 .net "cout", 0 0, L_0x555db7e61730;  alias, 1 drivers
v0x555db78072d0_0 .net "cout1", 0 0, L_0x555db7e61550;  1 drivers
v0x555db7807370_0 .net "cout2", 0 0, L_0x555db7e616c0;  1 drivers
v0x555db73b9560_0 .net "s1", 0 0, L_0x555db7e614e0;  1 drivers
S_0x555db5af10f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db5af0f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e614e0 .functor XOR 1, L_0x555db7e61830, L_0x555db7e61960, C4<0>, C4<0>;
L_0x555db7e61550 .functor AND 1, L_0x555db7e61830, L_0x555db7e61960, C4<1>, C4<1>;
v0x555db5af12f0_0 .net "S", 0 0, L_0x555db7e614e0;  alias, 1 drivers
v0x555db5ae6400_0 .net "a", 0 0, L_0x555db7e61830;  alias, 1 drivers
v0x555db5ae64c0_0 .net "b", 0 0, L_0x555db7e61960;  alias, 1 drivers
v0x555db5ae6590_0 .net "cout", 0 0, L_0x555db7e61550;  alias, 1 drivers
S_0x555db5ae6700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db5af0f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e615c0 .functor XOR 1, L_0x555db7e61180, L_0x555db7e614e0, C4<0>, C4<0>;
L_0x555db7e616c0 .functor AND 1, L_0x555db7e61180, L_0x555db7e614e0, C4<1>, C4<1>;
v0x555db782e5d0_0 .net "S", 0 0, L_0x555db7e615c0;  alias, 1 drivers
v0x555db782e690_0 .net "a", 0 0, L_0x555db7e61180;  alias, 1 drivers
v0x555db782e780_0 .net "b", 0 0, L_0x555db7e614e0;  alias, 1 drivers
v0x555db782e880_0 .net "cout", 0 0, L_0x555db7e616c0;  alias, 1 drivers
S_0x555db73b9650 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db6def470;
 .timescale 0 0;
P_0x555db73b9850 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7391eb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db73b9650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e61ce0 .functor OR 1, L_0x555db7e61b00, L_0x555db7e61c70, C4<0>, C4<0>;
v0x555db6f71b60_0 .net "S", 0 0, L_0x555db7e61b70;  1 drivers
v0x555db6f71c20_0 .net "a", 0 0, L_0x555db7e61de0;  1 drivers
v0x555db78812a0_0 .net "b", 0 0, L_0x555db7e61f10;  1 drivers
v0x555db78813a0_0 .net "cin", 0 0, L_0x555db7e61730;  alias, 1 drivers
v0x555db7881490_0 .net "cout", 0 0, L_0x555db7e61ce0;  alias, 1 drivers
v0x555db7881580_0 .net "cout1", 0 0, L_0x555db7e61b00;  1 drivers
v0x555db7881620_0 .net "cout2", 0 0, L_0x555db7e61c70;  1 drivers
v0x555db78816c0_0 .net "s1", 0 0, L_0x555db7e61a90;  1 drivers
S_0x555db7392090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7391eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e61a90 .functor XOR 1, L_0x555db7e61de0, L_0x555db7e61f10, C4<0>, C4<0>;
L_0x555db7e61b00 .functor AND 1, L_0x555db7e61de0, L_0x555db7e61f10, C4<1>, C4<1>;
v0x555db73b9930_0 .net "S", 0 0, L_0x555db7e61a90;  alias, 1 drivers
v0x555db6f98e90_0 .net "a", 0 0, L_0x555db7e61de0;  alias, 1 drivers
v0x555db6f98f50_0 .net "b", 0 0, L_0x555db7e61f10;  alias, 1 drivers
v0x555db6f99020_0 .net "cout", 0 0, L_0x555db7e61b00;  alias, 1 drivers
S_0x555db6f99190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7391eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e61b70 .functor XOR 1, L_0x555db7e61730, L_0x555db7e61a90, C4<0>, C4<0>;
L_0x555db7e61c70 .functor AND 1, L_0x555db7e61730, L_0x555db7e61a90, C4<1>, C4<1>;
v0x555db6f717e0_0 .net "S", 0 0, L_0x555db7e61b70;  alias, 1 drivers
v0x555db6f71880_0 .net "a", 0 0, L_0x555db7e61730;  alias, 1 drivers
v0x555db6f71970_0 .net "b", 0 0, L_0x555db7e61a90;  alias, 1 drivers
v0x555db6f71a70_0 .net "cout", 0 0, L_0x555db7e61c70;  alias, 1 drivers
S_0x555db78fcb60 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db6def470;
 .timescale 0 0;
P_0x555db78fcd60 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db78fce40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db78fcb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e62300 .functor OR 1, L_0x555db7e62120, L_0x555db7e62290, C4<0>, C4<0>;
v0x555db794d310_0 .net "S", 0 0, L_0x555db7e62190;  1 drivers
v0x555db794d3b0_0 .net "a", 0 0, L_0x555db7e62400;  1 drivers
v0x555db794d450_0 .net "b", 0 0, L_0x555db7e62530;  1 drivers
v0x555db794d4f0_0 .net "cin", 0 0, L_0x555db7e61ce0;  alias, 1 drivers
v0x555db794d590_0 .net "cout", 0 0, L_0x555db7e62300;  alias, 1 drivers
v0x555db794d630_0 .net "cout1", 0 0, L_0x555db7e62120;  1 drivers
v0x555db794d6d0_0 .net "cout2", 0 0, L_0x555db7e62290;  1 drivers
v0x555db794d770_0 .net "s1", 0 0, L_0x555db7e620b0;  1 drivers
S_0x555db78fd020 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db78fce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e620b0 .functor XOR 1, L_0x555db7e62400, L_0x555db7e62530, C4<0>, C4<0>;
L_0x555db7e62120 .functor AND 1, L_0x555db7e62400, L_0x555db7e62530, C4<1>, C4<1>;
v0x555db78fd290_0 .net "S", 0 0, L_0x555db7e620b0;  alias, 1 drivers
v0x555db794cd20_0 .net "a", 0 0, L_0x555db7e62400;  alias, 1 drivers
v0x555db794cdc0_0 .net "b", 0 0, L_0x555db7e62530;  alias, 1 drivers
v0x555db794ce60_0 .net "cout", 0 0, L_0x555db7e62120;  alias, 1 drivers
S_0x555db794cf00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db78fce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e62190 .functor XOR 1, L_0x555db7e61ce0, L_0x555db7e620b0, C4<0>, C4<0>;
L_0x555db7e62290 .functor AND 1, L_0x555db7e61ce0, L_0x555db7e620b0, C4<1>, C4<1>;
v0x555db794d090_0 .net "S", 0 0, L_0x555db7e62190;  alias, 1 drivers
v0x555db794d130_0 .net "a", 0 0, L_0x555db7e61ce0;  alias, 1 drivers
v0x555db794d1d0_0 .net "b", 0 0, L_0x555db7e620b0;  alias, 1 drivers
v0x555db794d270_0 .net "cout", 0 0, L_0x555db7e62290;  alias, 1 drivers
S_0x555db794d810 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db6def470;
 .timescale 0 0;
P_0x555db6dcd780 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db794d9a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db794d810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e62840 .functor OR 1, L_0x555db7e62660, L_0x555db7e627d0, C4<0>, C4<0>;
v0x555db794e350_0 .net "S", 0 0, L_0x555db7e626d0;  1 drivers
v0x555db794e3f0_0 .net "a", 0 0, L_0x555db7e628b0;  1 drivers
v0x555db794e490_0 .net "b", 0 0, L_0x555db7e629e0;  1 drivers
v0x555db794e530_0 .net "cin", 0 0, L_0x555db7e62300;  alias, 1 drivers
v0x555db794e5d0_0 .net "cout", 0 0, L_0x555db7e62840;  alias, 1 drivers
v0x555db794e670_0 .net "cout1", 0 0, L_0x555db7e62660;  1 drivers
v0x555db794e710_0 .net "cout2", 0 0, L_0x555db7e627d0;  1 drivers
v0x555db794e7b0_0 .net "s1", 0 0, L_0x555db7e62040;  1 drivers
S_0x555db794db30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db794d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e62040 .functor XOR 1, L_0x555db7e628b0, L_0x555db7e629e0, C4<0>, C4<0>;
L_0x555db7e62660 .functor AND 1, L_0x555db7e628b0, L_0x555db7e629e0, C4<1>, C4<1>;
v0x555db794dcc0_0 .net "S", 0 0, L_0x555db7e62040;  alias, 1 drivers
v0x555db794dd60_0 .net "a", 0 0, L_0x555db7e628b0;  alias, 1 drivers
v0x555db794de00_0 .net "b", 0 0, L_0x555db7e629e0;  alias, 1 drivers
v0x555db794dea0_0 .net "cout", 0 0, L_0x555db7e62660;  alias, 1 drivers
S_0x555db794df40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db794d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e626d0 .functor XOR 1, L_0x555db7e62300, L_0x555db7e62040, C4<0>, C4<0>;
L_0x555db7e627d0 .functor AND 1, L_0x555db7e62300, L_0x555db7e62040, C4<1>, C4<1>;
v0x555db794e0d0_0 .net "S", 0 0, L_0x555db7e626d0;  alias, 1 drivers
v0x555db794e170_0 .net "a", 0 0, L_0x555db7e62300;  alias, 1 drivers
v0x555db794e210_0 .net "b", 0 0, L_0x555db7e62040;  alias, 1 drivers
v0x555db794e2b0_0 .net "cout", 0 0, L_0x555db7e627d0;  alias, 1 drivers
S_0x555db794ec10 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db6df6ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6b805d0 .param/l "N" 0 3 18, +C4<000000000000000000000000000001001>;
L_0x7f49c55bfef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e66d50 .functor BUFZ 1, L_0x7f49c55bfef0, C4<0>, C4<0>, C4<0>;
L_0x555db7e66de0 .functor BUFZ 1, L_0x555db7e668b0, C4<0>, C4<0>, C4<0>;
v0x555db7957fe0_0 .net "S", 8 0, L_0x555db7e66cb0;  alias, 1 drivers
v0x555db7958080_0 .net "a", 8 0, L_0x555db7e62ef0;  alias, 1 drivers
v0x555db7958120_0 .net "b", 8 0, L_0x555db7e5fb60;  alias, 1 drivers
v0x555db79581c0 .array "carry", 0 9;
v0x555db79581c0_0 .net v0x555db79581c0 0, 0 0, L_0x555db7e66d50; 1 drivers
v0x555db79581c0_1 .net v0x555db79581c0 1, 0 0, L_0x555db7e63400; 1 drivers
v0x555db79581c0_2 .net v0x555db79581c0 2, 0 0, L_0x555db7e63a40; 1 drivers
v0x555db79581c0_3 .net v0x555db79581c0 3, 0 0, L_0x555db7e64080; 1 drivers
v0x555db79581c0_4 .net v0x555db79581c0 4, 0 0, L_0x555db7e64680; 1 drivers
v0x555db79581c0_5 .net v0x555db79581c0 5, 0 0, L_0x555db7e64cd0; 1 drivers
v0x555db79581c0_6 .net v0x555db79581c0 6, 0 0, L_0x555db7e65300; 1 drivers
v0x555db79581c0_7 .net v0x555db79581c0 7, 0 0, L_0x555db7e65a90; 1 drivers
v0x555db79581c0_8 .net v0x555db79581c0 8, 0 0, L_0x555db7e66120; 1 drivers
v0x555db79581c0_9 .net v0x555db79581c0 9, 0 0, L_0x555db7e668b0; 1 drivers
v0x555db7958260_0 .net "cin", 0 0, L_0x7f49c55bfef0;  1 drivers
v0x555db7958300_0 .net "cout", 0 0, L_0x555db7e66de0;  alias, 1 drivers
L_0x555db7e63500 .part L_0x555db7e62ef0, 0, 1;
L_0x555db7e63630 .part L_0x555db7e5fb60, 0, 1;
L_0x555db7e63b40 .part L_0x555db7e62ef0, 1, 1;
L_0x555db7e63d00 .part L_0x555db7e5fb60, 1, 1;
L_0x555db7e64180 .part L_0x555db7e62ef0, 2, 1;
L_0x555db7e642b0 .part L_0x555db7e5fb60, 2, 1;
L_0x555db7e64780 .part L_0x555db7e62ef0, 3, 1;
L_0x555db7e648b0 .part L_0x555db7e5fb60, 3, 1;
L_0x555db7e64dd0 .part L_0x555db7e62ef0, 4, 1;
L_0x555db7e64f00 .part L_0x555db7e5fb60, 4, 1;
L_0x555db7e65400 .part L_0x555db7e62ef0, 5, 1;
L_0x555db7e65640 .part L_0x555db7e5fb60, 5, 1;
L_0x555db7e65bd0 .part L_0x555db7e62ef0, 6, 1;
L_0x555db7e65d00 .part L_0x555db7e5fb60, 6, 1;
L_0x555db7e66260 .part L_0x555db7e62ef0, 7, 1;
L_0x555db7e66390 .part L_0x555db7e5fb60, 7, 1;
L_0x555db7e669b0 .part L_0x555db7e62ef0, 8, 1;
L_0x555db7e66ae0 .part L_0x555db7e5fb60, 8, 1;
LS_0x555db7e66cb0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e631b0, L_0x555db7e638d0, L_0x555db7e63f10, L_0x555db7e644c0;
LS_0x555db7e66cb0_0_4 .concat8 [ 1 1 1 1], L_0x555db7e64b10, L_0x555db7e65220, L_0x555db7e65870, L_0x555db7e65f00;
LS_0x555db7e66cb0_0_8 .concat8 [ 1 0 0 0], L_0x555db7e66690;
L_0x555db7e66cb0 .concat8 [ 4 4 1 0], LS_0x555db7e66cb0_0_0, LS_0x555db7e66cb0_0_4, LS_0x555db7e66cb0_0_8;
S_0x555db794eda0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6b7e0b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db794ef30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db794eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e63400 .functor OR 1, L_0x555db7e630f0, L_0x555db7e63300, C4<0>, C4<0>;
v0x555db794f8e0_0 .net "S", 0 0, L_0x555db7e631b0;  1 drivers
v0x555db794f980_0 .net "a", 0 0, L_0x555db7e63500;  1 drivers
v0x555db794fa20_0 .net "b", 0 0, L_0x555db7e63630;  1 drivers
v0x555db794fac0_0 .net "cin", 0 0, L_0x555db7e66d50;  alias, 1 drivers
v0x555db794fb60_0 .net "cout", 0 0, L_0x555db7e63400;  alias, 1 drivers
v0x555db794fc00_0 .net "cout1", 0 0, L_0x555db7e630f0;  1 drivers
v0x555db794fca0_0 .net "cout2", 0 0, L_0x555db7e63300;  1 drivers
v0x555db794fd40_0 .net "s1", 0 0, L_0x555db7e62fe0;  1 drivers
S_0x555db794f0c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db794ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e62fe0 .functor XOR 1, L_0x555db7e63500, L_0x555db7e63630, C4<0>, C4<0>;
L_0x555db7e630f0 .functor AND 1, L_0x555db7e63500, L_0x555db7e63630, C4<1>, C4<1>;
v0x555db794f250_0 .net "S", 0 0, L_0x555db7e62fe0;  alias, 1 drivers
v0x555db794f2f0_0 .net "a", 0 0, L_0x555db7e63500;  alias, 1 drivers
v0x555db794f390_0 .net "b", 0 0, L_0x555db7e63630;  alias, 1 drivers
v0x555db794f430_0 .net "cout", 0 0, L_0x555db7e630f0;  alias, 1 drivers
S_0x555db794f4d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db794ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e631b0 .functor XOR 1, L_0x555db7e66d50, L_0x555db7e62fe0, C4<0>, C4<0>;
L_0x555db7e63300 .functor AND 1, L_0x555db7e66d50, L_0x555db7e62fe0, C4<1>, C4<1>;
v0x555db794f660_0 .net "S", 0 0, L_0x555db7e631b0;  alias, 1 drivers
v0x555db794f700_0 .net "a", 0 0, L_0x555db7e66d50;  alias, 1 drivers
v0x555db794f7a0_0 .net "b", 0 0, L_0x555db7e62fe0;  alias, 1 drivers
v0x555db794f840_0 .net "cout", 0 0, L_0x555db7e63300;  alias, 1 drivers
S_0x555db794fde0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6b944c0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db794ff70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db794fde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e63a40 .functor OR 1, L_0x555db7e63860, L_0x555db7e639d0, C4<0>, C4<0>;
v0x555db7950920_0 .net "S", 0 0, L_0x555db7e638d0;  1 drivers
v0x555db79509c0_0 .net "a", 0 0, L_0x555db7e63b40;  1 drivers
v0x555db7950a60_0 .net "b", 0 0, L_0x555db7e63d00;  1 drivers
v0x555db7950b00_0 .net "cin", 0 0, L_0x555db7e63400;  alias, 1 drivers
v0x555db7950ba0_0 .net "cout", 0 0, L_0x555db7e63a40;  alias, 1 drivers
v0x555db7950c40_0 .net "cout1", 0 0, L_0x555db7e63860;  1 drivers
v0x555db7950ce0_0 .net "cout2", 0 0, L_0x555db7e639d0;  1 drivers
v0x555db7950d80_0 .net "s1", 0 0, L_0x555db7e637f0;  1 drivers
S_0x555db7950100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db794ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e637f0 .functor XOR 1, L_0x555db7e63b40, L_0x555db7e63d00, C4<0>, C4<0>;
L_0x555db7e63860 .functor AND 1, L_0x555db7e63b40, L_0x555db7e63d00, C4<1>, C4<1>;
v0x555db7950290_0 .net "S", 0 0, L_0x555db7e637f0;  alias, 1 drivers
v0x555db7950330_0 .net "a", 0 0, L_0x555db7e63b40;  alias, 1 drivers
v0x555db79503d0_0 .net "b", 0 0, L_0x555db7e63d00;  alias, 1 drivers
v0x555db7950470_0 .net "cout", 0 0, L_0x555db7e63860;  alias, 1 drivers
S_0x555db7950510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db794ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e638d0 .functor XOR 1, L_0x555db7e63400, L_0x555db7e637f0, C4<0>, C4<0>;
L_0x555db7e639d0 .functor AND 1, L_0x555db7e63400, L_0x555db7e637f0, C4<1>, C4<1>;
v0x555db79506a0_0 .net "S", 0 0, L_0x555db7e638d0;  alias, 1 drivers
v0x555db7950740_0 .net "a", 0 0, L_0x555db7e63400;  alias, 1 drivers
v0x555db79507e0_0 .net "b", 0 0, L_0x555db7e637f0;  alias, 1 drivers
v0x555db7950880_0 .net "cout", 0 0, L_0x555db7e639d0;  alias, 1 drivers
S_0x555db7950e20 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6ba3160 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7950fb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7950e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e64080 .functor OR 1, L_0x555db7e63ea0, L_0x555db7e64010, C4<0>, C4<0>;
v0x555db7951960_0 .net "S", 0 0, L_0x555db7e63f10;  1 drivers
v0x555db7951a00_0 .net "a", 0 0, L_0x555db7e64180;  1 drivers
v0x555db7951aa0_0 .net "b", 0 0, L_0x555db7e642b0;  1 drivers
v0x555db7951b40_0 .net "cin", 0 0, L_0x555db7e63a40;  alias, 1 drivers
v0x555db7951be0_0 .net "cout", 0 0, L_0x555db7e64080;  alias, 1 drivers
v0x555db7951c80_0 .net "cout1", 0 0, L_0x555db7e63ea0;  1 drivers
v0x555db7951d20_0 .net "cout2", 0 0, L_0x555db7e64010;  1 drivers
v0x555db7951dc0_0 .net "s1", 0 0, L_0x555db7e63e30;  1 drivers
S_0x555db7951140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7950fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e63e30 .functor XOR 1, L_0x555db7e64180, L_0x555db7e642b0, C4<0>, C4<0>;
L_0x555db7e63ea0 .functor AND 1, L_0x555db7e64180, L_0x555db7e642b0, C4<1>, C4<1>;
v0x555db79512d0_0 .net "S", 0 0, L_0x555db7e63e30;  alias, 1 drivers
v0x555db7951370_0 .net "a", 0 0, L_0x555db7e64180;  alias, 1 drivers
v0x555db7951410_0 .net "b", 0 0, L_0x555db7e642b0;  alias, 1 drivers
v0x555db79514b0_0 .net "cout", 0 0, L_0x555db7e63ea0;  alias, 1 drivers
S_0x555db7951550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7950fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e63f10 .functor XOR 1, L_0x555db7e63a40, L_0x555db7e63e30, C4<0>, C4<0>;
L_0x555db7e64010 .functor AND 1, L_0x555db7e63a40, L_0x555db7e63e30, C4<1>, C4<1>;
v0x555db79516e0_0 .net "S", 0 0, L_0x555db7e63f10;  alias, 1 drivers
v0x555db7951780_0 .net "a", 0 0, L_0x555db7e63a40;  alias, 1 drivers
v0x555db7951820_0 .net "b", 0 0, L_0x555db7e63e30;  alias, 1 drivers
v0x555db79518c0_0 .net "cout", 0 0, L_0x555db7e64010;  alias, 1 drivers
S_0x555db7951e60 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6b91fa0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7951ff0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7951e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e64680 .functor OR 1, L_0x555db7e64450, L_0x555db7e64610, C4<0>, C4<0>;
v0x555db79529a0_0 .net "S", 0 0, L_0x555db7e644c0;  1 drivers
v0x555db7952a40_0 .net "a", 0 0, L_0x555db7e64780;  1 drivers
v0x555db7952ae0_0 .net "b", 0 0, L_0x555db7e648b0;  1 drivers
v0x555db7952b80_0 .net "cin", 0 0, L_0x555db7e64080;  alias, 1 drivers
v0x555db7952c20_0 .net "cout", 0 0, L_0x555db7e64680;  alias, 1 drivers
v0x555db7952cc0_0 .net "cout1", 0 0, L_0x555db7e64450;  1 drivers
v0x555db7952d60_0 .net "cout2", 0 0, L_0x555db7e64610;  1 drivers
v0x555db7952e00_0 .net "s1", 0 0, L_0x555db7e643e0;  1 drivers
S_0x555db7952180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7951ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e643e0 .functor XOR 1, L_0x555db7e64780, L_0x555db7e648b0, C4<0>, C4<0>;
L_0x555db7e64450 .functor AND 1, L_0x555db7e64780, L_0x555db7e648b0, C4<1>, C4<1>;
v0x555db7952310_0 .net "S", 0 0, L_0x555db7e643e0;  alias, 1 drivers
v0x555db79523b0_0 .net "a", 0 0, L_0x555db7e64780;  alias, 1 drivers
v0x555db7952450_0 .net "b", 0 0, L_0x555db7e648b0;  alias, 1 drivers
v0x555db79524f0_0 .net "cout", 0 0, L_0x555db7e64450;  alias, 1 drivers
S_0x555db7952590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7951ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e644c0 .functor XOR 1, L_0x555db7e64080, L_0x555db7e643e0, C4<0>, C4<0>;
L_0x555db7e64610 .functor AND 1, L_0x555db7e64080, L_0x555db7e643e0, C4<1>, C4<1>;
v0x555db7952720_0 .net "S", 0 0, L_0x555db7e644c0;  alias, 1 drivers
v0x555db79527c0_0 .net "a", 0 0, L_0x555db7e64080;  alias, 1 drivers
v0x555db7952860_0 .net "b", 0 0, L_0x555db7e643e0;  alias, 1 drivers
v0x555db7952900_0 .net "cout", 0 0, L_0x555db7e64610;  alias, 1 drivers
S_0x555db7952ea0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6bc0be0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7953030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7952ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e64cd0 .functor OR 1, L_0x555db7e64aa0, L_0x555db7e64c60, C4<0>, C4<0>;
v0x555db79539e0_0 .net "S", 0 0, L_0x555db7e64b10;  1 drivers
v0x555db7953a80_0 .net "a", 0 0, L_0x555db7e64dd0;  1 drivers
v0x555db7953b20_0 .net "b", 0 0, L_0x555db7e64f00;  1 drivers
v0x555db7953bc0_0 .net "cin", 0 0, L_0x555db7e64680;  alias, 1 drivers
v0x555db7953c60_0 .net "cout", 0 0, L_0x555db7e64cd0;  alias, 1 drivers
v0x555db7953d00_0 .net "cout1", 0 0, L_0x555db7e64aa0;  1 drivers
v0x555db7953da0_0 .net "cout2", 0 0, L_0x555db7e64c60;  1 drivers
v0x555db7953e40_0 .net "s1", 0 0, L_0x555db7e64a30;  1 drivers
S_0x555db79531c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7953030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e64a30 .functor XOR 1, L_0x555db7e64dd0, L_0x555db7e64f00, C4<0>, C4<0>;
L_0x555db7e64aa0 .functor AND 1, L_0x555db7e64dd0, L_0x555db7e64f00, C4<1>, C4<1>;
v0x555db7953350_0 .net "S", 0 0, L_0x555db7e64a30;  alias, 1 drivers
v0x555db79533f0_0 .net "a", 0 0, L_0x555db7e64dd0;  alias, 1 drivers
v0x555db7953490_0 .net "b", 0 0, L_0x555db7e64f00;  alias, 1 drivers
v0x555db7953530_0 .net "cout", 0 0, L_0x555db7e64aa0;  alias, 1 drivers
S_0x555db79535d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7953030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e64b10 .functor XOR 1, L_0x555db7e64680, L_0x555db7e64a30, C4<0>, C4<0>;
L_0x555db7e64c60 .functor AND 1, L_0x555db7e64680, L_0x555db7e64a30, C4<1>, C4<1>;
v0x555db7953760_0 .net "S", 0 0, L_0x555db7e64b10;  alias, 1 drivers
v0x555db7953800_0 .net "a", 0 0, L_0x555db7e64680;  alias, 1 drivers
v0x555db79538a0_0 .net "b", 0 0, L_0x555db7e64a30;  alias, 1 drivers
v0x555db7953940_0 .net "cout", 0 0, L_0x555db7e64c60;  alias, 1 drivers
S_0x555db7953ee0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6bd7730 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7954070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7953ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e65300 .functor OR 1, L_0x555db7e651b0, L_0x555db7e65290, C4<0>, C4<0>;
v0x555db7954a20_0 .net "S", 0 0, L_0x555db7e65220;  1 drivers
v0x555db7954ac0_0 .net "a", 0 0, L_0x555db7e65400;  1 drivers
v0x555db7954b60_0 .net "b", 0 0, L_0x555db7e65640;  1 drivers
v0x555db7954c00_0 .net "cin", 0 0, L_0x555db7e64cd0;  alias, 1 drivers
v0x555db7954ca0_0 .net "cout", 0 0, L_0x555db7e65300;  alias, 1 drivers
v0x555db7954d40_0 .net "cout1", 0 0, L_0x555db7e651b0;  1 drivers
v0x555db7954de0_0 .net "cout2", 0 0, L_0x555db7e65290;  1 drivers
v0x555db7954e80_0 .net "s1", 0 0, L_0x555db7e65140;  1 drivers
S_0x555db7954200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7954070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e65140 .functor XOR 1, L_0x555db7e65400, L_0x555db7e65640, C4<0>, C4<0>;
L_0x555db7e651b0 .functor AND 1, L_0x555db7e65400, L_0x555db7e65640, C4<1>, C4<1>;
v0x555db7954390_0 .net "S", 0 0, L_0x555db7e65140;  alias, 1 drivers
v0x555db7954430_0 .net "a", 0 0, L_0x555db7e65400;  alias, 1 drivers
v0x555db79544d0_0 .net "b", 0 0, L_0x555db7e65640;  alias, 1 drivers
v0x555db7954570_0 .net "cout", 0 0, L_0x555db7e651b0;  alias, 1 drivers
S_0x555db7954610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7954070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e65220 .functor XOR 1, L_0x555db7e64cd0, L_0x555db7e65140, C4<0>, C4<0>;
L_0x555db7e65290 .functor AND 1, L_0x555db7e64cd0, L_0x555db7e65140, C4<1>, C4<1>;
v0x555db79547a0_0 .net "S", 0 0, L_0x555db7e65220;  alias, 1 drivers
v0x555db7954840_0 .net "a", 0 0, L_0x555db7e64cd0;  alias, 1 drivers
v0x555db79548e0_0 .net "b", 0 0, L_0x555db7e65140;  alias, 1 drivers
v0x555db7954980_0 .net "cout", 0 0, L_0x555db7e65290;  alias, 1 drivers
S_0x555db7954f20 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6bc8820 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db79550b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7954f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e65a90 .functor OR 1, L_0x555db7e657e0, L_0x555db7e65a00, C4<0>, C4<0>;
v0x555db7955a60_0 .net "S", 0 0, L_0x555db7e65870;  1 drivers
v0x555db7955b00_0 .net "a", 0 0, L_0x555db7e65bd0;  1 drivers
v0x555db7955ba0_0 .net "b", 0 0, L_0x555db7e65d00;  1 drivers
v0x555db7955c40_0 .net "cin", 0 0, L_0x555db7e65300;  alias, 1 drivers
v0x555db7955ce0_0 .net "cout", 0 0, L_0x555db7e65a90;  alias, 1 drivers
v0x555db7955d80_0 .net "cout1", 0 0, L_0x555db7e657e0;  1 drivers
v0x555db7955e20_0 .net "cout2", 0 0, L_0x555db7e65a00;  1 drivers
v0x555db7955ec0_0 .net "s1", 0 0, L_0x555db7e65750;  1 drivers
S_0x555db7955240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79550b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e65750 .functor XOR 1, L_0x555db7e65bd0, L_0x555db7e65d00, C4<0>, C4<0>;
L_0x555db7e657e0 .functor AND 1, L_0x555db7e65bd0, L_0x555db7e65d00, C4<1>, C4<1>;
v0x555db79553d0_0 .net "S", 0 0, L_0x555db7e65750;  alias, 1 drivers
v0x555db7955470_0 .net "a", 0 0, L_0x555db7e65bd0;  alias, 1 drivers
v0x555db7955510_0 .net "b", 0 0, L_0x555db7e65d00;  alias, 1 drivers
v0x555db79555b0_0 .net "cout", 0 0, L_0x555db7e657e0;  alias, 1 drivers
S_0x555db7955650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79550b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e65870 .functor XOR 1, L_0x555db7e65300, L_0x555db7e65750, C4<0>, C4<0>;
L_0x555db7e65a00 .functor AND 1, L_0x555db7e65300, L_0x555db7e65750, C4<1>, C4<1>;
v0x555db79557e0_0 .net "S", 0 0, L_0x555db7e65870;  alias, 1 drivers
v0x555db7955880_0 .net "a", 0 0, L_0x555db7e65300;  alias, 1 drivers
v0x555db7955920_0 .net "b", 0 0, L_0x555db7e65750;  alias, 1 drivers
v0x555db79559c0_0 .net "cout", 0 0, L_0x555db7e65a00;  alias, 1 drivers
S_0x555db7955f60 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6beb410 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db79560f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7955f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e66120 .functor OR 1, L_0x555db7e65e70, L_0x555db7e66090, C4<0>, C4<0>;
v0x555db7956aa0_0 .net "S", 0 0, L_0x555db7e65f00;  1 drivers
v0x555db7956b40_0 .net "a", 0 0, L_0x555db7e66260;  1 drivers
v0x555db7956be0_0 .net "b", 0 0, L_0x555db7e66390;  1 drivers
v0x555db7956c80_0 .net "cin", 0 0, L_0x555db7e65a90;  alias, 1 drivers
v0x555db7956d20_0 .net "cout", 0 0, L_0x555db7e66120;  alias, 1 drivers
v0x555db7956dc0_0 .net "cout1", 0 0, L_0x555db7e65e70;  1 drivers
v0x555db7956e60_0 .net "cout2", 0 0, L_0x555db7e66090;  1 drivers
v0x555db7956f00_0 .net "s1", 0 0, L_0x555db7e656e0;  1 drivers
S_0x555db7956280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79560f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e656e0 .functor XOR 1, L_0x555db7e66260, L_0x555db7e66390, C4<0>, C4<0>;
L_0x555db7e65e70 .functor AND 1, L_0x555db7e66260, L_0x555db7e66390, C4<1>, C4<1>;
v0x555db7956410_0 .net "S", 0 0, L_0x555db7e656e0;  alias, 1 drivers
v0x555db79564b0_0 .net "a", 0 0, L_0x555db7e66260;  alias, 1 drivers
v0x555db7956550_0 .net "b", 0 0, L_0x555db7e66390;  alias, 1 drivers
v0x555db79565f0_0 .net "cout", 0 0, L_0x555db7e65e70;  alias, 1 drivers
S_0x555db7956690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79560f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e65f00 .functor XOR 1, L_0x555db7e65a90, L_0x555db7e656e0, C4<0>, C4<0>;
L_0x555db7e66090 .functor AND 1, L_0x555db7e65a90, L_0x555db7e656e0, C4<1>, C4<1>;
v0x555db7956820_0 .net "S", 0 0, L_0x555db7e65f00;  alias, 1 drivers
v0x555db79568c0_0 .net "a", 0 0, L_0x555db7e65a90;  alias, 1 drivers
v0x555db7956960_0 .net "b", 0 0, L_0x555db7e656e0;  alias, 1 drivers
v0x555db7956a00_0 .net "cout", 0 0, L_0x555db7e66090;  alias, 1 drivers
S_0x555db7956fa0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db794ec10;
 .timescale 0 0;
P_0x555db6bc36c0 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7957130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7956fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e668b0 .functor OR 1, L_0x555db7e66600, L_0x555db7e66820, C4<0>, C4<0>;
v0x555db7957ae0_0 .net "S", 0 0, L_0x555db7e66690;  1 drivers
v0x555db7957b80_0 .net "a", 0 0, L_0x555db7e669b0;  1 drivers
v0x555db7957c20_0 .net "b", 0 0, L_0x555db7e66ae0;  1 drivers
v0x555db7957cc0_0 .net "cin", 0 0, L_0x555db7e66120;  alias, 1 drivers
v0x555db7957d60_0 .net "cout", 0 0, L_0x555db7e668b0;  alias, 1 drivers
v0x555db7957e00_0 .net "cout1", 0 0, L_0x555db7e66600;  1 drivers
v0x555db7957ea0_0 .net "cout2", 0 0, L_0x555db7e66820;  1 drivers
v0x555db7957f40_0 .net "s1", 0 0, L_0x555db7e66550;  1 drivers
S_0x555db79572c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7957130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e66550 .functor XOR 1, L_0x555db7e669b0, L_0x555db7e66ae0, C4<0>, C4<0>;
L_0x555db7e66600 .functor AND 1, L_0x555db7e669b0, L_0x555db7e66ae0, C4<1>, C4<1>;
v0x555db7957450_0 .net "S", 0 0, L_0x555db7e66550;  alias, 1 drivers
v0x555db79574f0_0 .net "a", 0 0, L_0x555db7e669b0;  alias, 1 drivers
v0x555db7957590_0 .net "b", 0 0, L_0x555db7e66ae0;  alias, 1 drivers
v0x555db7957630_0 .net "cout", 0 0, L_0x555db7e66600;  alias, 1 drivers
S_0x555db79576d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7957130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e66690 .functor XOR 1, L_0x555db7e66120, L_0x555db7e66550, C4<0>, C4<0>;
L_0x555db7e66820 .functor AND 1, L_0x555db7e66120, L_0x555db7e66550, C4<1>, C4<1>;
v0x555db7957860_0 .net "S", 0 0, L_0x555db7e66690;  alias, 1 drivers
v0x555db7957900_0 .net "a", 0 0, L_0x555db7e66120;  alias, 1 drivers
v0x555db79579a0_0 .net "b", 0 0, L_0x555db7e66550;  alias, 1 drivers
v0x555db7957a40_0 .net "cout", 0 0, L_0x555db7e66820;  alias, 1 drivers
S_0x555db7958b20 .scope module, "ins6" "rca_Nbit" 3 150, 3 18 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c0c820 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f49c55c0058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e6f040 .functor BUFZ 1, L_0x7f49c55c0058, C4<0>, C4<0>, C4<0>;
L_0x555db7e6f0d0 .functor BUFZ 1, L_0x555db7e6eaa0, C4<0>, C4<0>, C4<0>;
v0x555db79690b0_0 .net "S", 15 0, L_0x555db7e6ef10;  alias, 1 drivers
v0x555db7969150_0 .net "a", 15 0, L_0x555db7e66e70;  alias, 1 drivers
v0x555db79691f0_0 .net "b", 15 0, L_0x555db7e66fb0;  alias, 1 drivers
v0x555db7969290 .array "carry", 0 16;
v0x555db7969290_0 .net v0x555db7969290 0, 0 0, L_0x555db7e6f040; 1 drivers
v0x555db7969290_1 .net v0x555db7969290 1, 0 0, L_0x555db7e67740; 1 drivers
v0x555db7969290_2 .net v0x555db7969290 2, 0 0, L_0x555db7e67e10; 1 drivers
v0x555db7969290_3 .net v0x555db7969290 3, 0 0, L_0x555db7e685c0; 1 drivers
v0x555db7969290_4 .net v0x555db7969290 4, 0 0, L_0x555db7e68c70; 1 drivers
v0x555db7969290_5 .net v0x555db7969290 5, 0 0, L_0x555db7e693c0; 1 drivers
v0x555db7969290_6 .net v0x555db7969290 6, 0 0, L_0x555db7e69a70; 1 drivers
v0x555db7969290_7 .net v0x555db7969290 7, 0 0, L_0x555db7e6a2e0; 1 drivers
v0x555db7969290_8 .net v0x555db7969290 8, 0 0, L_0x555db7e6a970; 1 drivers
v0x555db7969290_9 .net v0x555db7969290 9, 0 0, L_0x555db7e6b100; 1 drivers
v0x555db7969290_10 .net v0x555db7969290 10, 0 0, L_0x555db7e6b810; 1 drivers
v0x555db7969290_11 .net v0x555db7969290 11, 0 0, L_0x555db7e6bfc0; 1 drivers
v0x555db7969290_12 .net v0x555db7969290 12, 0 0, L_0x555db7e6c6e0; 1 drivers
v0x555db7969290_13 .net v0x555db7969290 13, 0 0, L_0x555db7e6ceb0; 1 drivers
v0x555db7969290_14 .net v0x555db7969290 14, 0 0, L_0x555db7e6d690; 1 drivers
v0x555db7969290_15 .net v0x555db7969290 15, 0 0, L_0x555db7e6e2a0; 1 drivers
v0x555db7969290_16 .net v0x555db7969290 16, 0 0, L_0x555db7e6eaa0; 1 drivers
v0x555db7969330_0 .net "cin", 0 0, L_0x7f49c55c0058;  1 drivers
v0x555db79693d0_0 .net "cout", 0 0, L_0x555db7e6f0d0;  alias, 1 drivers
L_0x555db7e67880 .part L_0x555db7e66e70, 0, 1;
L_0x555db7e679d0 .part L_0x555db7e66fb0, 0, 1;
L_0x555db7e67f50 .part L_0x555db7e66e70, 1, 1;
L_0x555db7e68110 .part L_0x555db7e66fb0, 1, 1;
L_0x555db7e68700 .part L_0x555db7e66e70, 2, 1;
L_0x555db7e68830 .part L_0x555db7e66fb0, 2, 1;
L_0x555db7e68db0 .part L_0x555db7e66e70, 3, 1;
L_0x555db7e68ee0 .part L_0x555db7e66fb0, 3, 1;
L_0x555db7e69500 .part L_0x555db7e66e70, 4, 1;
L_0x555db7e69630 .part L_0x555db7e66fb0, 4, 1;
L_0x555db7e69bb0 .part L_0x555db7e66e70, 5, 1;
L_0x555db7e69df0 .part L_0x555db7e66fb0, 5, 1;
L_0x555db7e6a420 .part L_0x555db7e66e70, 6, 1;
L_0x555db7e6a550 .part L_0x555db7e66fb0, 6, 1;
L_0x555db7e6aab0 .part L_0x555db7e66e70, 7, 1;
L_0x555db7e6abe0 .part L_0x555db7e66fb0, 7, 1;
L_0x555db7e6b240 .part L_0x555db7e66e70, 8, 1;
L_0x555db7e6b370 .part L_0x555db7e66fb0, 8, 1;
L_0x555db7e6b950 .part L_0x555db7e66e70, 9, 1;
L_0x555db7e6ba80 .part L_0x555db7e66fb0, 9, 1;
L_0x555db7e6b4a0 .part L_0x555db7e66e70, 10, 1;
L_0x555db7e6c190 .part L_0x555db7e66fb0, 10, 1;
L_0x555db7e6c820 .part L_0x555db7e66e70, 11, 1;
L_0x555db7e6c950 .part L_0x555db7e66fb0, 11, 1;
L_0x555db7e6cff0 .part L_0x555db7e66e70, 12, 1;
L_0x555db7e6d120 .part L_0x555db7e66fb0, 12, 1;
L_0x555db7e6d7d0 .part L_0x555db7e66e70, 13, 1;
L_0x555db7e6db10 .part L_0x555db7e66fb0, 13, 1;
L_0x555db7e6e3e0 .part L_0x555db7e66e70, 14, 1;
L_0x555db7e6e510 .part L_0x555db7e66fb0, 14, 1;
L_0x555db7e6eba0 .part L_0x555db7e66e70, 15, 1;
L_0x555db7e6ecd0 .part L_0x555db7e66fb0, 15, 1;
LS_0x555db7e6ef10_0_0 .concat8 [ 1 1 1 1], L_0x555db7e67490, L_0x555db7e67c40, L_0x555db7e683f0, L_0x555db7e68aa0;
LS_0x555db7e6ef10_0_4 .concat8 [ 1 1 1 1], L_0x555db7e691a0, L_0x555db7e698a0, L_0x555db7e6a150, L_0x555db7e6a750;
LS_0x555db7e6ef10_0_8 .concat8 [ 1 1 1 1], L_0x555db7e6aee0, L_0x555db7e6b680, L_0x555db7e6bda0, L_0x555db7e6c4c0;
LS_0x555db7e6ef10_0_12 .concat8 [ 1 1 1 1], L_0x555db7e6cc90, L_0x555db7e6d470, L_0x555db7e6e080, L_0x555db7e6e880;
L_0x555db7e6ef10 .concat8 [ 4 4 4 4], LS_0x555db7e6ef10_0_0, LS_0x555db7e6ef10_0_4, LS_0x555db7e6ef10_0_8, LS_0x555db7e6ef10_0_12;
S_0x555db7958cb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c19ba0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7958e40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7958cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e67740 .functor OR 1, L_0x555db7e673b0, L_0x555db7e67620, C4<0>, C4<0>;
v0x555db79597f0_0 .net "S", 0 0, L_0x555db7e67490;  1 drivers
v0x555db7959890_0 .net "a", 0 0, L_0x555db7e67880;  1 drivers
v0x555db7959930_0 .net "b", 0 0, L_0x555db7e679d0;  1 drivers
v0x555db79599d0_0 .net "cin", 0 0, L_0x555db7e6f040;  alias, 1 drivers
v0x555db7959a70_0 .net "cout", 0 0, L_0x555db7e67740;  alias, 1 drivers
v0x555db7959b10_0 .net "cout1", 0 0, L_0x555db7e673b0;  1 drivers
v0x555db7959bb0_0 .net "cout2", 0 0, L_0x555db7e67620;  1 drivers
v0x555db7959c50_0 .net "s1", 0 0, L_0x555db7e672a0;  1 drivers
S_0x555db7958fd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7958e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e672a0 .functor XOR 1, L_0x555db7e67880, L_0x555db7e679d0, C4<0>, C4<0>;
L_0x555db7e673b0 .functor AND 1, L_0x555db7e67880, L_0x555db7e679d0, C4<1>, C4<1>;
v0x555db7959160_0 .net "S", 0 0, L_0x555db7e672a0;  alias, 1 drivers
v0x555db7959200_0 .net "a", 0 0, L_0x555db7e67880;  alias, 1 drivers
v0x555db79592a0_0 .net "b", 0 0, L_0x555db7e679d0;  alias, 1 drivers
v0x555db7959340_0 .net "cout", 0 0, L_0x555db7e673b0;  alias, 1 drivers
S_0x555db79593e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7958e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e67490 .functor XOR 1, L_0x555db7e6f040, L_0x555db7e672a0, C4<0>, C4<0>;
L_0x555db7e67620 .functor AND 1, L_0x555db7e6f040, L_0x555db7e672a0, C4<1>, C4<1>;
v0x555db7959570_0 .net "S", 0 0, L_0x555db7e67490;  alias, 1 drivers
v0x555db7959610_0 .net "a", 0 0, L_0x555db7e6f040;  alias, 1 drivers
v0x555db79596b0_0 .net "b", 0 0, L_0x555db7e672a0;  alias, 1 drivers
v0x555db7959750_0 .net "cout", 0 0, L_0x555db7e67620;  alias, 1 drivers
S_0x555db7959cf0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c350e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7959e80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7959cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e67e10 .functor OR 1, L_0x555db7e67bb0, L_0x555db7e67d80, C4<0>, C4<0>;
v0x555db795a830_0 .net "S", 0 0, L_0x555db7e67c40;  1 drivers
v0x555db795a8d0_0 .net "a", 0 0, L_0x555db7e67f50;  1 drivers
v0x555db795a970_0 .net "b", 0 0, L_0x555db7e68110;  1 drivers
v0x555db795aa10_0 .net "cin", 0 0, L_0x555db7e67740;  alias, 1 drivers
v0x555db795aab0_0 .net "cout", 0 0, L_0x555db7e67e10;  alias, 1 drivers
v0x555db795ab50_0 .net "cout1", 0 0, L_0x555db7e67bb0;  1 drivers
v0x555db795abf0_0 .net "cout2", 0 0, L_0x555db7e67d80;  1 drivers
v0x555db795ac90_0 .net "s1", 0 0, L_0x555db7e67b00;  1 drivers
S_0x555db795a010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7959e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e67b00 .functor XOR 1, L_0x555db7e67f50, L_0x555db7e68110, C4<0>, C4<0>;
L_0x555db7e67bb0 .functor AND 1, L_0x555db7e67f50, L_0x555db7e68110, C4<1>, C4<1>;
v0x555db795a1a0_0 .net "S", 0 0, L_0x555db7e67b00;  alias, 1 drivers
v0x555db795a240_0 .net "a", 0 0, L_0x555db7e67f50;  alias, 1 drivers
v0x555db795a2e0_0 .net "b", 0 0, L_0x555db7e68110;  alias, 1 drivers
v0x555db795a380_0 .net "cout", 0 0, L_0x555db7e67bb0;  alias, 1 drivers
S_0x555db795a420 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7959e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e67c40 .functor XOR 1, L_0x555db7e67740, L_0x555db7e67b00, C4<0>, C4<0>;
L_0x555db7e67d80 .functor AND 1, L_0x555db7e67740, L_0x555db7e67b00, C4<1>, C4<1>;
v0x555db795a5b0_0 .net "S", 0 0, L_0x555db7e67c40;  alias, 1 drivers
v0x555db795a650_0 .net "a", 0 0, L_0x555db7e67740;  alias, 1 drivers
v0x555db795a6f0_0 .net "b", 0 0, L_0x555db7e67b00;  alias, 1 drivers
v0x555db795a790_0 .net "cout", 0 0, L_0x555db7e67d80;  alias, 1 drivers
S_0x555db795ad30 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c3d2f0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db795aec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db795ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e685c0 .functor OR 1, L_0x555db7e68360, L_0x555db7e68530, C4<0>, C4<0>;
v0x555db795b870_0 .net "S", 0 0, L_0x555db7e683f0;  1 drivers
v0x555db795b910_0 .net "a", 0 0, L_0x555db7e68700;  1 drivers
v0x555db795b9b0_0 .net "b", 0 0, L_0x555db7e68830;  1 drivers
v0x555db795ba50_0 .net "cin", 0 0, L_0x555db7e67e10;  alias, 1 drivers
v0x555db795baf0_0 .net "cout", 0 0, L_0x555db7e685c0;  alias, 1 drivers
v0x555db795bb90_0 .net "cout1", 0 0, L_0x555db7e68360;  1 drivers
v0x555db795bc30_0 .net "cout2", 0 0, L_0x555db7e68530;  1 drivers
v0x555db795bcd0_0 .net "s1", 0 0, L_0x555db7e682d0;  1 drivers
S_0x555db795b050 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db795aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e682d0 .functor XOR 1, L_0x555db7e68700, L_0x555db7e68830, C4<0>, C4<0>;
L_0x555db7e68360 .functor AND 1, L_0x555db7e68700, L_0x555db7e68830, C4<1>, C4<1>;
v0x555db795b1e0_0 .net "S", 0 0, L_0x555db7e682d0;  alias, 1 drivers
v0x555db795b280_0 .net "a", 0 0, L_0x555db7e68700;  alias, 1 drivers
v0x555db795b320_0 .net "b", 0 0, L_0x555db7e68830;  alias, 1 drivers
v0x555db795b3c0_0 .net "cout", 0 0, L_0x555db7e68360;  alias, 1 drivers
S_0x555db795b460 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db795aec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e683f0 .functor XOR 1, L_0x555db7e67e10, L_0x555db7e682d0, C4<0>, C4<0>;
L_0x555db7e68530 .functor AND 1, L_0x555db7e67e10, L_0x555db7e682d0, C4<1>, C4<1>;
v0x555db795b5f0_0 .net "S", 0 0, L_0x555db7e683f0;  alias, 1 drivers
v0x555db795b690_0 .net "a", 0 0, L_0x555db7e67e10;  alias, 1 drivers
v0x555db795b730_0 .net "b", 0 0, L_0x555db7e682d0;  alias, 1 drivers
v0x555db795b7d0_0 .net "cout", 0 0, L_0x555db7e68530;  alias, 1 drivers
S_0x555db795bd70 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c57820 .param/l "i" 0 3 28, +C4<011>;
S_0x555db795bf00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db795bd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e68c70 .functor OR 1, L_0x555db7e68a10, L_0x555db7e68be0, C4<0>, C4<0>;
v0x555db795c8b0_0 .net "S", 0 0, L_0x555db7e68aa0;  1 drivers
v0x555db795c950_0 .net "a", 0 0, L_0x555db7e68db0;  1 drivers
v0x555db795c9f0_0 .net "b", 0 0, L_0x555db7e68ee0;  1 drivers
v0x555db795ca90_0 .net "cin", 0 0, L_0x555db7e685c0;  alias, 1 drivers
v0x555db795cb30_0 .net "cout", 0 0, L_0x555db7e68c70;  alias, 1 drivers
v0x555db795cbd0_0 .net "cout1", 0 0, L_0x555db7e68a10;  1 drivers
v0x555db795cc70_0 .net "cout2", 0 0, L_0x555db7e68be0;  1 drivers
v0x555db795cd10_0 .net "s1", 0 0, L_0x555db7e68960;  1 drivers
S_0x555db795c090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db795bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e68960 .functor XOR 1, L_0x555db7e68db0, L_0x555db7e68ee0, C4<0>, C4<0>;
L_0x555db7e68a10 .functor AND 1, L_0x555db7e68db0, L_0x555db7e68ee0, C4<1>, C4<1>;
v0x555db795c220_0 .net "S", 0 0, L_0x555db7e68960;  alias, 1 drivers
v0x555db795c2c0_0 .net "a", 0 0, L_0x555db7e68db0;  alias, 1 drivers
v0x555db795c360_0 .net "b", 0 0, L_0x555db7e68ee0;  alias, 1 drivers
v0x555db795c400_0 .net "cout", 0 0, L_0x555db7e68a10;  alias, 1 drivers
S_0x555db795c4a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db795bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e68aa0 .functor XOR 1, L_0x555db7e685c0, L_0x555db7e68960, C4<0>, C4<0>;
L_0x555db7e68be0 .functor AND 1, L_0x555db7e685c0, L_0x555db7e68960, C4<1>, C4<1>;
v0x555db795c630_0 .net "S", 0 0, L_0x555db7e68aa0;  alias, 1 drivers
v0x555db795c6d0_0 .net "a", 0 0, L_0x555db7e685c0;  alias, 1 drivers
v0x555db795c770_0 .net "b", 0 0, L_0x555db7e68960;  alias, 1 drivers
v0x555db795c810_0 .net "cout", 0 0, L_0x555db7e68be0;  alias, 1 drivers
S_0x555db795cdb0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c66ff0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db795cf40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db795cdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e693c0 .functor OR 1, L_0x555db7e69110, L_0x555db7e69330, C4<0>, C4<0>;
v0x555db795d8f0_0 .net "S", 0 0, L_0x555db7e691a0;  1 drivers
v0x555db795d990_0 .net "a", 0 0, L_0x555db7e69500;  1 drivers
v0x555db795da30_0 .net "b", 0 0, L_0x555db7e69630;  1 drivers
v0x555db795dad0_0 .net "cin", 0 0, L_0x555db7e68c70;  alias, 1 drivers
v0x555db795db70_0 .net "cout", 0 0, L_0x555db7e693c0;  alias, 1 drivers
v0x555db795dc10_0 .net "cout1", 0 0, L_0x555db7e69110;  1 drivers
v0x555db795dcb0_0 .net "cout2", 0 0, L_0x555db7e69330;  1 drivers
v0x555db795dd50_0 .net "s1", 0 0, L_0x555db7e69060;  1 drivers
S_0x555db795d0d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db795cf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e69060 .functor XOR 1, L_0x555db7e69500, L_0x555db7e69630, C4<0>, C4<0>;
L_0x555db7e69110 .functor AND 1, L_0x555db7e69500, L_0x555db7e69630, C4<1>, C4<1>;
v0x555db795d260_0 .net "S", 0 0, L_0x555db7e69060;  alias, 1 drivers
v0x555db795d300_0 .net "a", 0 0, L_0x555db7e69500;  alias, 1 drivers
v0x555db795d3a0_0 .net "b", 0 0, L_0x555db7e69630;  alias, 1 drivers
v0x555db795d440_0 .net "cout", 0 0, L_0x555db7e69110;  alias, 1 drivers
S_0x555db795d4e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db795cf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e691a0 .functor XOR 1, L_0x555db7e68c70, L_0x555db7e69060, C4<0>, C4<0>;
L_0x555db7e69330 .functor AND 1, L_0x555db7e68c70, L_0x555db7e69060, C4<1>, C4<1>;
v0x555db795d670_0 .net "S", 0 0, L_0x555db7e691a0;  alias, 1 drivers
v0x555db795d710_0 .net "a", 0 0, L_0x555db7e68c70;  alias, 1 drivers
v0x555db795d7b0_0 .net "b", 0 0, L_0x555db7e69060;  alias, 1 drivers
v0x555db795d850_0 .net "cout", 0 0, L_0x555db7e69330;  alias, 1 drivers
S_0x555db795ddf0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c733c0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db795df80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db795ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e69a70 .functor OR 1, L_0x555db7e69810, L_0x555db7e699e0, C4<0>, C4<0>;
v0x555db795e930_0 .net "S", 0 0, L_0x555db7e698a0;  1 drivers
v0x555db795e9d0_0 .net "a", 0 0, L_0x555db7e69bb0;  1 drivers
v0x555db795ea70_0 .net "b", 0 0, L_0x555db7e69df0;  1 drivers
v0x555db795eb10_0 .net "cin", 0 0, L_0x555db7e693c0;  alias, 1 drivers
v0x555db795ebb0_0 .net "cout", 0 0, L_0x555db7e69a70;  alias, 1 drivers
v0x555db795ec50_0 .net "cout1", 0 0, L_0x555db7e69810;  1 drivers
v0x555db795ecf0_0 .net "cout2", 0 0, L_0x555db7e699e0;  1 drivers
v0x555db795ed90_0 .net "s1", 0 0, L_0x555db7e69760;  1 drivers
S_0x555db795e110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db795df80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e69760 .functor XOR 1, L_0x555db7e69bb0, L_0x555db7e69df0, C4<0>, C4<0>;
L_0x555db7e69810 .functor AND 1, L_0x555db7e69bb0, L_0x555db7e69df0, C4<1>, C4<1>;
v0x555db795e2a0_0 .net "S", 0 0, L_0x555db7e69760;  alias, 1 drivers
v0x555db795e340_0 .net "a", 0 0, L_0x555db7e69bb0;  alias, 1 drivers
v0x555db795e3e0_0 .net "b", 0 0, L_0x555db7e69df0;  alias, 1 drivers
v0x555db795e480_0 .net "cout", 0 0, L_0x555db7e69810;  alias, 1 drivers
S_0x555db795e520 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db795df80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e698a0 .functor XOR 1, L_0x555db7e693c0, L_0x555db7e69760, C4<0>, C4<0>;
L_0x555db7e699e0 .functor AND 1, L_0x555db7e693c0, L_0x555db7e69760, C4<1>, C4<1>;
v0x555db795e6b0_0 .net "S", 0 0, L_0x555db7e698a0;  alias, 1 drivers
v0x555db795e750_0 .net "a", 0 0, L_0x555db7e693c0;  alias, 1 drivers
v0x555db795e7f0_0 .net "b", 0 0, L_0x555db7e69760;  alias, 1 drivers
v0x555db795e890_0 .net "cout", 0 0, L_0x555db7e699e0;  alias, 1 drivers
S_0x555db795ee30 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c7ee90 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db795efc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db795ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6a2e0 .functor OR 1, L_0x555db7e6a0c0, L_0x555db7e6a250, C4<0>, C4<0>;
v0x555db795f970_0 .net "S", 0 0, L_0x555db7e6a150;  1 drivers
v0x555db795fa10_0 .net "a", 0 0, L_0x555db7e6a420;  1 drivers
v0x555db795fab0_0 .net "b", 0 0, L_0x555db7e6a550;  1 drivers
v0x555db795fb50_0 .net "cin", 0 0, L_0x555db7e69a70;  alias, 1 drivers
v0x555db795fbf0_0 .net "cout", 0 0, L_0x555db7e6a2e0;  alias, 1 drivers
v0x555db795fc90_0 .net "cout1", 0 0, L_0x555db7e6a0c0;  1 drivers
v0x555db795fd30_0 .net "cout2", 0 0, L_0x555db7e6a250;  1 drivers
v0x555db795fdd0_0 .net "s1", 0 0, L_0x555db7e6a010;  1 drivers
S_0x555db795f150 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db795efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6a010 .functor XOR 1, L_0x555db7e6a420, L_0x555db7e6a550, C4<0>, C4<0>;
L_0x555db7e6a0c0 .functor AND 1, L_0x555db7e6a420, L_0x555db7e6a550, C4<1>, C4<1>;
v0x555db795f2e0_0 .net "S", 0 0, L_0x555db7e6a010;  alias, 1 drivers
v0x555db795f380_0 .net "a", 0 0, L_0x555db7e6a420;  alias, 1 drivers
v0x555db795f420_0 .net "b", 0 0, L_0x555db7e6a550;  alias, 1 drivers
v0x555db795f4c0_0 .net "cout", 0 0, L_0x555db7e6a0c0;  alias, 1 drivers
S_0x555db795f560 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db795efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6a150 .functor XOR 1, L_0x555db7e69a70, L_0x555db7e6a010, C4<0>, C4<0>;
L_0x555db7e6a250 .functor AND 1, L_0x555db7e69a70, L_0x555db7e6a010, C4<1>, C4<1>;
v0x555db795f6f0_0 .net "S", 0 0, L_0x555db7e6a150;  alias, 1 drivers
v0x555db795f790_0 .net "a", 0 0, L_0x555db7e69a70;  alias, 1 drivers
v0x555db795f830_0 .net "b", 0 0, L_0x555db7e6a010;  alias, 1 drivers
v0x555db795f8d0_0 .net "cout", 0 0, L_0x555db7e6a250;  alias, 1 drivers
S_0x555db795fe70 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c4e910 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7960000 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db795fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6a970 .functor OR 1, L_0x555db7e6a6c0, L_0x555db7e6a8e0, C4<0>, C4<0>;
v0x555db79609b0_0 .net "S", 0 0, L_0x555db7e6a750;  1 drivers
v0x555db7960a50_0 .net "a", 0 0, L_0x555db7e6aab0;  1 drivers
v0x555db7960af0_0 .net "b", 0 0, L_0x555db7e6abe0;  1 drivers
v0x555db7960b90_0 .net "cin", 0 0, L_0x555db7e6a2e0;  alias, 1 drivers
v0x555db7960c30_0 .net "cout", 0 0, L_0x555db7e6a970;  alias, 1 drivers
v0x555db7960cd0_0 .net "cout1", 0 0, L_0x555db7e6a6c0;  1 drivers
v0x555db7960d70_0 .net "cout2", 0 0, L_0x555db7e6a8e0;  1 drivers
v0x555db7960e10_0 .net "s1", 0 0, L_0x555db7e69fa0;  1 drivers
S_0x555db7960190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7960000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e69fa0 .functor XOR 1, L_0x555db7e6aab0, L_0x555db7e6abe0, C4<0>, C4<0>;
L_0x555db7e6a6c0 .functor AND 1, L_0x555db7e6aab0, L_0x555db7e6abe0, C4<1>, C4<1>;
v0x555db7960320_0 .net "S", 0 0, L_0x555db7e69fa0;  alias, 1 drivers
v0x555db79603c0_0 .net "a", 0 0, L_0x555db7e6aab0;  alias, 1 drivers
v0x555db7960460_0 .net "b", 0 0, L_0x555db7e6abe0;  alias, 1 drivers
v0x555db7960500_0 .net "cout", 0 0, L_0x555db7e6a6c0;  alias, 1 drivers
S_0x555db79605a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7960000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6a750 .functor XOR 1, L_0x555db7e6a2e0, L_0x555db7e69fa0, C4<0>, C4<0>;
L_0x555db7e6a8e0 .functor AND 1, L_0x555db7e6a2e0, L_0x555db7e69fa0, C4<1>, C4<1>;
v0x555db7960730_0 .net "S", 0 0, L_0x555db7e6a750;  alias, 1 drivers
v0x555db79607d0_0 .net "a", 0 0, L_0x555db7e6a2e0;  alias, 1 drivers
v0x555db7960870_0 .net "b", 0 0, L_0x555db7e69fa0;  alias, 1 drivers
v0x555db7960910_0 .net "cout", 0 0, L_0x555db7e6a8e0;  alias, 1 drivers
S_0x555db7960eb0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c666d0 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7961040 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7960eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6b100 .functor OR 1, L_0x555db7e6ae50, L_0x555db7e6b070, C4<0>, C4<0>;
v0x555db79619f0_0 .net "S", 0 0, L_0x555db7e6aee0;  1 drivers
v0x555db7961a90_0 .net "a", 0 0, L_0x555db7e6b240;  1 drivers
v0x555db7961b30_0 .net "b", 0 0, L_0x555db7e6b370;  1 drivers
v0x555db7961bd0_0 .net "cin", 0 0, L_0x555db7e6a970;  alias, 1 drivers
v0x555db7961c70_0 .net "cout", 0 0, L_0x555db7e6b100;  alias, 1 drivers
v0x555db7961d10_0 .net "cout1", 0 0, L_0x555db7e6ae50;  1 drivers
v0x555db7961db0_0 .net "cout2", 0 0, L_0x555db7e6b070;  1 drivers
v0x555db7961e50_0 .net "s1", 0 0, L_0x555db7e6ada0;  1 drivers
S_0x555db79611d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7961040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6ada0 .functor XOR 1, L_0x555db7e6b240, L_0x555db7e6b370, C4<0>, C4<0>;
L_0x555db7e6ae50 .functor AND 1, L_0x555db7e6b240, L_0x555db7e6b370, C4<1>, C4<1>;
v0x555db7961360_0 .net "S", 0 0, L_0x555db7e6ada0;  alias, 1 drivers
v0x555db7961400_0 .net "a", 0 0, L_0x555db7e6b240;  alias, 1 drivers
v0x555db79614a0_0 .net "b", 0 0, L_0x555db7e6b370;  alias, 1 drivers
v0x555db7961540_0 .net "cout", 0 0, L_0x555db7e6ae50;  alias, 1 drivers
S_0x555db79615e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7961040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6aee0 .functor XOR 1, L_0x555db7e6a970, L_0x555db7e6ada0, C4<0>, C4<0>;
L_0x555db7e6b070 .functor AND 1, L_0x555db7e6a970, L_0x555db7e6ada0, C4<1>, C4<1>;
v0x555db7961770_0 .net "S", 0 0, L_0x555db7e6aee0;  alias, 1 drivers
v0x555db7961810_0 .net "a", 0 0, L_0x555db7e6a970;  alias, 1 drivers
v0x555db79618b0_0 .net "b", 0 0, L_0x555db7e6ada0;  alias, 1 drivers
v0x555db7961950_0 .net "cout", 0 0, L_0x555db7e6b070;  alias, 1 drivers
S_0x555db7961ef0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6d17500 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db7962080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7961ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6b810 .functor OR 1, L_0x555db7e6b5f0, L_0x555db7e6b780, C4<0>, C4<0>;
v0x555db7962a30_0 .net "S", 0 0, L_0x555db7e6b680;  1 drivers
v0x555db7962ad0_0 .net "a", 0 0, L_0x555db7e6b950;  1 drivers
v0x555db7962b70_0 .net "b", 0 0, L_0x555db7e6ba80;  1 drivers
v0x555db7962c10_0 .net "cin", 0 0, L_0x555db7e6b100;  alias, 1 drivers
v0x555db7962cb0_0 .net "cout", 0 0, L_0x555db7e6b810;  alias, 1 drivers
v0x555db7962d50_0 .net "cout1", 0 0, L_0x555db7e6b5f0;  1 drivers
v0x555db7962df0_0 .net "cout2", 0 0, L_0x555db7e6b780;  1 drivers
v0x555db7962e90_0 .net "s1", 0 0, L_0x555db7e6b540;  1 drivers
S_0x555db7962210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7962080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6b540 .functor XOR 1, L_0x555db7e6b950, L_0x555db7e6ba80, C4<0>, C4<0>;
L_0x555db7e6b5f0 .functor AND 1, L_0x555db7e6b950, L_0x555db7e6ba80, C4<1>, C4<1>;
v0x555db79623a0_0 .net "S", 0 0, L_0x555db7e6b540;  alias, 1 drivers
v0x555db7962440_0 .net "a", 0 0, L_0x555db7e6b950;  alias, 1 drivers
v0x555db79624e0_0 .net "b", 0 0, L_0x555db7e6ba80;  alias, 1 drivers
v0x555db7962580_0 .net "cout", 0 0, L_0x555db7e6b5f0;  alias, 1 drivers
S_0x555db7962620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7962080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6b680 .functor XOR 1, L_0x555db7e6b100, L_0x555db7e6b540, C4<0>, C4<0>;
L_0x555db7e6b780 .functor AND 1, L_0x555db7e6b100, L_0x555db7e6b540, C4<1>, C4<1>;
v0x555db79627b0_0 .net "S", 0 0, L_0x555db7e6b680;  alias, 1 drivers
v0x555db7962850_0 .net "a", 0 0, L_0x555db7e6b100;  alias, 1 drivers
v0x555db79628f0_0 .net "b", 0 0, L_0x555db7e6b540;  alias, 1 drivers
v0x555db7962990_0 .net "cout", 0 0, L_0x555db7e6b780;  alias, 1 drivers
S_0x555db7962f30 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6c9d450 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db79630c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7962f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6bfc0 .functor OR 1, L_0x555db7e6bd10, L_0x555db7e6bf30, C4<0>, C4<0>;
v0x555db7963a70_0 .net "S", 0 0, L_0x555db7e6bda0;  1 drivers
v0x555db7963b10_0 .net "a", 0 0, L_0x555db7e6b4a0;  1 drivers
v0x555db7963bb0_0 .net "b", 0 0, L_0x555db7e6c190;  1 drivers
v0x555db7963c50_0 .net "cin", 0 0, L_0x555db7e6b810;  alias, 1 drivers
v0x555db7963cf0_0 .net "cout", 0 0, L_0x555db7e6bfc0;  alias, 1 drivers
v0x555db7963d90_0 .net "cout1", 0 0, L_0x555db7e6bd10;  1 drivers
v0x555db7963e30_0 .net "cout2", 0 0, L_0x555db7e6bf30;  1 drivers
v0x555db7963ed0_0 .net "s1", 0 0, L_0x555db7e6bc60;  1 drivers
S_0x555db7963250 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79630c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6bc60 .functor XOR 1, L_0x555db7e6b4a0, L_0x555db7e6c190, C4<0>, C4<0>;
L_0x555db7e6bd10 .functor AND 1, L_0x555db7e6b4a0, L_0x555db7e6c190, C4<1>, C4<1>;
v0x555db79633e0_0 .net "S", 0 0, L_0x555db7e6bc60;  alias, 1 drivers
v0x555db7963480_0 .net "a", 0 0, L_0x555db7e6b4a0;  alias, 1 drivers
v0x555db7963520_0 .net "b", 0 0, L_0x555db7e6c190;  alias, 1 drivers
v0x555db79635c0_0 .net "cout", 0 0, L_0x555db7e6bd10;  alias, 1 drivers
S_0x555db7963660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79630c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6bda0 .functor XOR 1, L_0x555db7e6b810, L_0x555db7e6bc60, C4<0>, C4<0>;
L_0x555db7e6bf30 .functor AND 1, L_0x555db7e6b810, L_0x555db7e6bc60, C4<1>, C4<1>;
v0x555db79637f0_0 .net "S", 0 0, L_0x555db7e6bda0;  alias, 1 drivers
v0x555db7963890_0 .net "a", 0 0, L_0x555db7e6b810;  alias, 1 drivers
v0x555db7963930_0 .net "b", 0 0, L_0x555db7e6bc60;  alias, 1 drivers
v0x555db79639d0_0 .net "cout", 0 0, L_0x555db7e6bf30;  alias, 1 drivers
S_0x555db7963f70 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6cb4030 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db7964100 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7963f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6c6e0 .functor OR 1, L_0x555db7e6c430, L_0x555db7e6c650, C4<0>, C4<0>;
v0x555db7964ab0_0 .net "S", 0 0, L_0x555db7e6c4c0;  1 drivers
v0x555db7964b50_0 .net "a", 0 0, L_0x555db7e6c820;  1 drivers
v0x555db7964bf0_0 .net "b", 0 0, L_0x555db7e6c950;  1 drivers
v0x555db7964c90_0 .net "cin", 0 0, L_0x555db7e6bfc0;  alias, 1 drivers
v0x555db7964d30_0 .net "cout", 0 0, L_0x555db7e6c6e0;  alias, 1 drivers
v0x555db7964dd0_0 .net "cout1", 0 0, L_0x555db7e6c430;  1 drivers
v0x555db7964e70_0 .net "cout2", 0 0, L_0x555db7e6c650;  1 drivers
v0x555db7964f10_0 .net "s1", 0 0, L_0x555db7e6c380;  1 drivers
S_0x555db7964290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7964100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6c380 .functor XOR 1, L_0x555db7e6c820, L_0x555db7e6c950, C4<0>, C4<0>;
L_0x555db7e6c430 .functor AND 1, L_0x555db7e6c820, L_0x555db7e6c950, C4<1>, C4<1>;
v0x555db7964420_0 .net "S", 0 0, L_0x555db7e6c380;  alias, 1 drivers
v0x555db79644c0_0 .net "a", 0 0, L_0x555db7e6c820;  alias, 1 drivers
v0x555db7964560_0 .net "b", 0 0, L_0x555db7e6c950;  alias, 1 drivers
v0x555db7964600_0 .net "cout", 0 0, L_0x555db7e6c430;  alias, 1 drivers
S_0x555db79646a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7964100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6c4c0 .functor XOR 1, L_0x555db7e6bfc0, L_0x555db7e6c380, C4<0>, C4<0>;
L_0x555db7e6c650 .functor AND 1, L_0x555db7e6bfc0, L_0x555db7e6c380, C4<1>, C4<1>;
v0x555db7964830_0 .net "S", 0 0, L_0x555db7e6c4c0;  alias, 1 drivers
v0x555db79648d0_0 .net "a", 0 0, L_0x555db7e6bfc0;  alias, 1 drivers
v0x555db7964970_0 .net "b", 0 0, L_0x555db7e6c380;  alias, 1 drivers
v0x555db7964a10_0 .net "cout", 0 0, L_0x555db7e6c650;  alias, 1 drivers
S_0x555db7964fb0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6cc2500 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7965140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7964fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6ceb0 .functor OR 1, L_0x555db7e6cc00, L_0x555db7e6ce20, C4<0>, C4<0>;
v0x555db7965af0_0 .net "S", 0 0, L_0x555db7e6cc90;  1 drivers
v0x555db7965b90_0 .net "a", 0 0, L_0x555db7e6cff0;  1 drivers
v0x555db7965c30_0 .net "b", 0 0, L_0x555db7e6d120;  1 drivers
v0x555db7965cd0_0 .net "cin", 0 0, L_0x555db7e6c6e0;  alias, 1 drivers
v0x555db7965d70_0 .net "cout", 0 0, L_0x555db7e6ceb0;  alias, 1 drivers
v0x555db7965e10_0 .net "cout1", 0 0, L_0x555db7e6cc00;  1 drivers
v0x555db7965eb0_0 .net "cout2", 0 0, L_0x555db7e6ce20;  1 drivers
v0x555db7965f50_0 .net "s1", 0 0, L_0x555db7e6cb50;  1 drivers
S_0x555db79652d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7965140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6cb50 .functor XOR 1, L_0x555db7e6cff0, L_0x555db7e6d120, C4<0>, C4<0>;
L_0x555db7e6cc00 .functor AND 1, L_0x555db7e6cff0, L_0x555db7e6d120, C4<1>, C4<1>;
v0x555db7965460_0 .net "S", 0 0, L_0x555db7e6cb50;  alias, 1 drivers
v0x555db7965500_0 .net "a", 0 0, L_0x555db7e6cff0;  alias, 1 drivers
v0x555db79655a0_0 .net "b", 0 0, L_0x555db7e6d120;  alias, 1 drivers
v0x555db7965640_0 .net "cout", 0 0, L_0x555db7e6cc00;  alias, 1 drivers
S_0x555db79656e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7965140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6cc90 .functor XOR 1, L_0x555db7e6c6e0, L_0x555db7e6cb50, C4<0>, C4<0>;
L_0x555db7e6ce20 .functor AND 1, L_0x555db7e6c6e0, L_0x555db7e6cb50, C4<1>, C4<1>;
v0x555db7965870_0 .net "S", 0 0, L_0x555db7e6cc90;  alias, 1 drivers
v0x555db7965910_0 .net "a", 0 0, L_0x555db7e6c6e0;  alias, 1 drivers
v0x555db79659b0_0 .net "b", 0 0, L_0x555db7e6cb50;  alias, 1 drivers
v0x555db7965a50_0 .net "cout", 0 0, L_0x555db7e6ce20;  alias, 1 drivers
S_0x555db7965ff0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6cc9e90 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7966180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7965ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6d690 .functor OR 1, L_0x555db7e6d3e0, L_0x555db7e6d600, C4<0>, C4<0>;
v0x555db7966b30_0 .net "S", 0 0, L_0x555db7e6d470;  1 drivers
v0x555db7966bd0_0 .net "a", 0 0, L_0x555db7e6d7d0;  1 drivers
v0x555db7966c70_0 .net "b", 0 0, L_0x555db7e6db10;  1 drivers
v0x555db7966d10_0 .net "cin", 0 0, L_0x555db7e6ceb0;  alias, 1 drivers
v0x555db7966db0_0 .net "cout", 0 0, L_0x555db7e6d690;  alias, 1 drivers
v0x555db7966e50_0 .net "cout1", 0 0, L_0x555db7e6d3e0;  1 drivers
v0x555db7966ef0_0 .net "cout2", 0 0, L_0x555db7e6d600;  1 drivers
v0x555db7966f90_0 .net "s1", 0 0, L_0x555db7e6d330;  1 drivers
S_0x555db7966310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7966180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6d330 .functor XOR 1, L_0x555db7e6d7d0, L_0x555db7e6db10, C4<0>, C4<0>;
L_0x555db7e6d3e0 .functor AND 1, L_0x555db7e6d7d0, L_0x555db7e6db10, C4<1>, C4<1>;
v0x555db79664a0_0 .net "S", 0 0, L_0x555db7e6d330;  alias, 1 drivers
v0x555db7966540_0 .net "a", 0 0, L_0x555db7e6d7d0;  alias, 1 drivers
v0x555db79665e0_0 .net "b", 0 0, L_0x555db7e6db10;  alias, 1 drivers
v0x555db7966680_0 .net "cout", 0 0, L_0x555db7e6d3e0;  alias, 1 drivers
S_0x555db7966720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7966180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6d470 .functor XOR 1, L_0x555db7e6ceb0, L_0x555db7e6d330, C4<0>, C4<0>;
L_0x555db7e6d600 .functor AND 1, L_0x555db7e6ceb0, L_0x555db7e6d330, C4<1>, C4<1>;
v0x555db79668b0_0 .net "S", 0 0, L_0x555db7e6d470;  alias, 1 drivers
v0x555db7966950_0 .net "a", 0 0, L_0x555db7e6ceb0;  alias, 1 drivers
v0x555db79669f0_0 .net "b", 0 0, L_0x555db7e6d330;  alias, 1 drivers
v0x555db7966a90_0 .net "cout", 0 0, L_0x555db7e6d600;  alias, 1 drivers
S_0x555db7967030 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6cd8b80 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db79671c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7967030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6e2a0 .functor OR 1, L_0x555db7e6dff0, L_0x555db7e6e210, C4<0>, C4<0>;
v0x555db7967b70_0 .net "S", 0 0, L_0x555db7e6e080;  1 drivers
v0x555db7967c10_0 .net "a", 0 0, L_0x555db7e6e3e0;  1 drivers
v0x555db7967cb0_0 .net "b", 0 0, L_0x555db7e6e510;  1 drivers
v0x555db7967d50_0 .net "cin", 0 0, L_0x555db7e6d690;  alias, 1 drivers
v0x555db7967df0_0 .net "cout", 0 0, L_0x555db7e6e2a0;  alias, 1 drivers
v0x555db7967e90_0 .net "cout1", 0 0, L_0x555db7e6dff0;  1 drivers
v0x555db7967f30_0 .net "cout2", 0 0, L_0x555db7e6e210;  1 drivers
v0x555db7967fd0_0 .net "s1", 0 0, L_0x555db7e6df40;  1 drivers
S_0x555db7967350 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79671c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6df40 .functor XOR 1, L_0x555db7e6e3e0, L_0x555db7e6e510, C4<0>, C4<0>;
L_0x555db7e6dff0 .functor AND 1, L_0x555db7e6e3e0, L_0x555db7e6e510, C4<1>, C4<1>;
v0x555db79674e0_0 .net "S", 0 0, L_0x555db7e6df40;  alias, 1 drivers
v0x555db7967580_0 .net "a", 0 0, L_0x555db7e6e3e0;  alias, 1 drivers
v0x555db7967620_0 .net "b", 0 0, L_0x555db7e6e510;  alias, 1 drivers
v0x555db79676c0_0 .net "cout", 0 0, L_0x555db7e6dff0;  alias, 1 drivers
S_0x555db7967760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79671c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6e080 .functor XOR 1, L_0x555db7e6d690, L_0x555db7e6df40, C4<0>, C4<0>;
L_0x555db7e6e210 .functor AND 1, L_0x555db7e6d690, L_0x555db7e6df40, C4<1>, C4<1>;
v0x555db79678f0_0 .net "S", 0 0, L_0x555db7e6e080;  alias, 1 drivers
v0x555db7967990_0 .net "a", 0 0, L_0x555db7e6d690;  alias, 1 drivers
v0x555db7967a30_0 .net "b", 0 0, L_0x555db7e6df40;  alias, 1 drivers
v0x555db7967ad0_0 .net "cout", 0 0, L_0x555db7e6e210;  alias, 1 drivers
S_0x555db7968070 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7958b20;
 .timescale 0 0;
P_0x555db6cf0470 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db7968200 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7968070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6eaa0 .functor OR 1, L_0x555db7e6e7f0, L_0x555db7e6ea10, C4<0>, C4<0>;
v0x555db7968bb0_0 .net "S", 0 0, L_0x555db7e6e880;  1 drivers
v0x555db7968c50_0 .net "a", 0 0, L_0x555db7e6eba0;  1 drivers
v0x555db7968cf0_0 .net "b", 0 0, L_0x555db7e6ecd0;  1 drivers
v0x555db7968d90_0 .net "cin", 0 0, L_0x555db7e6e2a0;  alias, 1 drivers
v0x555db7968e30_0 .net "cout", 0 0, L_0x555db7e6eaa0;  alias, 1 drivers
v0x555db7968ed0_0 .net "cout1", 0 0, L_0x555db7e6e7f0;  1 drivers
v0x555db7968f70_0 .net "cout2", 0 0, L_0x555db7e6ea10;  1 drivers
v0x555db7969010_0 .net "s1", 0 0, L_0x555db7e6e740;  1 drivers
S_0x555db7968390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7968200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6e740 .functor XOR 1, L_0x555db7e6eba0, L_0x555db7e6ecd0, C4<0>, C4<0>;
L_0x555db7e6e7f0 .functor AND 1, L_0x555db7e6eba0, L_0x555db7e6ecd0, C4<1>, C4<1>;
v0x555db7968520_0 .net "S", 0 0, L_0x555db7e6e740;  alias, 1 drivers
v0x555db79685c0_0 .net "a", 0 0, L_0x555db7e6eba0;  alias, 1 drivers
v0x555db7968660_0 .net "b", 0 0, L_0x555db7e6ecd0;  alias, 1 drivers
v0x555db7968700_0 .net "cout", 0 0, L_0x555db7e6e7f0;  alias, 1 drivers
S_0x555db79687a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7968200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6e880 .functor XOR 1, L_0x555db7e6e2a0, L_0x555db7e6e740, C4<0>, C4<0>;
L_0x555db7e6ea10 .functor AND 1, L_0x555db7e6e2a0, L_0x555db7e6e740, C4<1>, C4<1>;
v0x555db7968930_0 .net "S", 0 0, L_0x555db7e6e880;  alias, 1 drivers
v0x555db79689d0_0 .net "a", 0 0, L_0x555db7e6e2a0;  alias, 1 drivers
v0x555db7968a70_0 .net "b", 0 0, L_0x555db7e6e740;  alias, 1 drivers
v0x555db7968b10_0 .net "cout", 0 0, L_0x555db7e6ea10;  alias, 1 drivers
S_0x555db7969470 .scope module, "ins69" "twos_compliment" 3 144, 3 61 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "i";
    .port_info 1 /OUTPUT 9 "o";
P_0x555db6d006d0 .param/l "N" 0 3 61, +C4<00000000000000000000000000001001>;
L_0x555db7e5c280 .functor NOT 9, L_0x555db7e5c150, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555db7972d90_0 .net "cout", 0 0, L_0x555db7e5fa80;  1 drivers
v0x555db7972e30_0 .net "i", 8 0, L_0x555db7e5c150;  alias, 1 drivers
v0x555db7972ed0_0 .net "o", 8 0, L_0x555db7e5f970;  alias, 1 drivers
v0x555db7972f70_0 .net "temp2", 8 0, L_0x555db7e5c280;  1 drivers
S_0x555db7969600 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7969470;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6ce72a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001001>;
L_0x7f49c55bfdd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e5fa10 .functor BUFZ 1, L_0x7f49c55bfdd0, C4<0>, C4<0>, C4<0>;
L_0x555db7e5fa80 .functor BUFZ 1, L_0x555db7e5f600, C4<0>, C4<0>, C4<0>;
v0x555db79729d0_0 .net "S", 8 0, L_0x555db7e5f970;  alias, 1 drivers
v0x555db7972a70_0 .net "a", 8 0, L_0x555db7e5c280;  alias, 1 drivers
L_0x7f49c55bfd88 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555db7972b10_0 .net "b", 8 0, L_0x7f49c55bfd88;  1 drivers
v0x555db7972bb0 .array "carry", 0 9;
v0x555db7972bb0_0 .net v0x555db7972bb0 0, 0 0, L_0x555db7e5fa10; 1 drivers
v0x555db7972bb0_1 .net v0x555db7972bb0 1, 0 0, L_0x555db7e5c5d0; 1 drivers
v0x555db7972bb0_2 .net v0x555db7972bb0 2, 0 0, L_0x555db7e5cb80; 1 drivers
v0x555db7972bb0_3 .net v0x555db7972bb0 3, 0 0, L_0x555db7e5d1c0; 1 drivers
v0x555db7972bb0_4 .net v0x555db7972bb0 4, 0 0, L_0x555db7e5d770; 1 drivers
v0x555db7972bb0_5 .net v0x555db7972bb0 5, 0 0, L_0x555db7e5ddb0; 1 drivers
v0x555db7972bb0_6 .net v0x555db7972bb0 6, 0 0, L_0x555db7e5e360; 1 drivers
v0x555db7972bb0_7 .net v0x555db7972bb0 7, 0 0, L_0x555db7e5ea00; 1 drivers
v0x555db7972bb0_8 .net v0x555db7972bb0 8, 0 0, L_0x555db7e5ef40; 1 drivers
v0x555db7972bb0_9 .net v0x555db7972bb0 9, 0 0, L_0x555db7e5f600; 1 drivers
v0x555db7972c50_0 .net "cin", 0 0, L_0x7f49c55bfdd0;  1 drivers
v0x555db7972cf0_0 .net "cout", 0 0, L_0x555db7e5fa80;  alias, 1 drivers
L_0x555db7e5c6d0 .part L_0x555db7e5c280, 0, 1;
L_0x555db7e5c800 .part L_0x7f49c55bfd88, 0, 1;
L_0x555db7e5cc80 .part L_0x555db7e5c280, 1, 1;
L_0x555db7e5ce40 .part L_0x7f49c55bfd88, 1, 1;
L_0x555db7e5d2c0 .part L_0x555db7e5c280, 2, 1;
L_0x555db7e5d3f0 .part L_0x7f49c55bfd88, 2, 1;
L_0x555db7e5d870 .part L_0x555db7e5c280, 3, 1;
L_0x555db7e5d9a0 .part L_0x7f49c55bfd88, 3, 1;
L_0x555db7e5deb0 .part L_0x555db7e5c280, 4, 1;
L_0x555db7e5dfe0 .part L_0x7f49c55bfd88, 4, 1;
L_0x555db7e5e460 .part L_0x555db7e5c280, 5, 1;
L_0x555db7e5e6a0 .part L_0x7f49c55bfd88, 5, 1;
L_0x555db7e5eb00 .part L_0x555db7e5c280, 6, 1;
L_0x555db7e5ec30 .part L_0x7f49c55bfd88, 6, 1;
L_0x555db7e5f040 .part L_0x555db7e5c280, 7, 1;
L_0x555db7e5f170 .part L_0x7f49c55bfd88, 7, 1;
L_0x555db7e5f670 .part L_0x555db7e5c280, 8, 1;
L_0x555db7e5f7a0 .part L_0x7f49c55bfd88, 8, 1;
LS_0x555db7e5f970_0_0 .concat8 [ 1 1 1 1], L_0x555db7e5c3d0, L_0x555db7e5ca10, L_0x555db7e5d050, L_0x555db7e5d600;
LS_0x555db7e5f970_0_4 .concat8 [ 1 1 1 1], L_0x555db7e5dc40, L_0x555db7e5e1f0, L_0x555db7e5e890, L_0x555db7e5edd0;
LS_0x555db7e5f970_0_8 .concat8 [ 1 0 0 0], L_0x555db7e5f520;
L_0x555db7e5f970 .concat8 [ 4 4 1 0], LS_0x555db7e5f970_0_0, LS_0x555db7e5f970_0_4, LS_0x555db7e5f970_0_8;
S_0x555db7969790 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6cecde0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7969920 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7969790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5c5d0 .functor OR 1, L_0x555db7e5c360, L_0x555db7e5c4d0, C4<0>, C4<0>;
v0x555db796a2d0_0 .net "S", 0 0, L_0x555db7e5c3d0;  1 drivers
v0x555db796a370_0 .net "a", 0 0, L_0x555db7e5c6d0;  1 drivers
v0x555db796a410_0 .net "b", 0 0, L_0x555db7e5c800;  1 drivers
v0x555db796a4b0_0 .net "cin", 0 0, L_0x555db7e5fa10;  alias, 1 drivers
v0x555db796a550_0 .net "cout", 0 0, L_0x555db7e5c5d0;  alias, 1 drivers
v0x555db796a5f0_0 .net "cout1", 0 0, L_0x555db7e5c360;  1 drivers
v0x555db796a690_0 .net "cout2", 0 0, L_0x555db7e5c4d0;  1 drivers
v0x555db796a730_0 .net "s1", 0 0, L_0x555db7e5c2f0;  1 drivers
S_0x555db7969ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7969920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5c2f0 .functor XOR 1, L_0x555db7e5c6d0, L_0x555db7e5c800, C4<0>, C4<0>;
L_0x555db7e5c360 .functor AND 1, L_0x555db7e5c6d0, L_0x555db7e5c800, C4<1>, C4<1>;
v0x555db7969c40_0 .net "S", 0 0, L_0x555db7e5c2f0;  alias, 1 drivers
v0x555db7969ce0_0 .net "a", 0 0, L_0x555db7e5c6d0;  alias, 1 drivers
v0x555db7969d80_0 .net "b", 0 0, L_0x555db7e5c800;  alias, 1 drivers
v0x555db7969e20_0 .net "cout", 0 0, L_0x555db7e5c360;  alias, 1 drivers
S_0x555db7969ec0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7969920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5c3d0 .functor XOR 1, L_0x555db7e5fa10, L_0x555db7e5c2f0, C4<0>, C4<0>;
L_0x555db7e5c4d0 .functor AND 1, L_0x555db7e5fa10, L_0x555db7e5c2f0, C4<1>, C4<1>;
v0x555db796a050_0 .net "S", 0 0, L_0x555db7e5c3d0;  alias, 1 drivers
v0x555db796a0f0_0 .net "a", 0 0, L_0x555db7e5fa10;  alias, 1 drivers
v0x555db796a190_0 .net "b", 0 0, L_0x555db7e5c2f0;  alias, 1 drivers
v0x555db796a230_0 .net "cout", 0 0, L_0x555db7e5c4d0;  alias, 1 drivers
S_0x555db796a7d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6d2dab0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db796a960 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db796a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5cb80 .functor OR 1, L_0x555db7e5c9a0, L_0x555db7e5cb10, C4<0>, C4<0>;
v0x555db796b310_0 .net "S", 0 0, L_0x555db7e5ca10;  1 drivers
v0x555db796b3b0_0 .net "a", 0 0, L_0x555db7e5cc80;  1 drivers
v0x555db796b450_0 .net "b", 0 0, L_0x555db7e5ce40;  1 drivers
v0x555db796b4f0_0 .net "cin", 0 0, L_0x555db7e5c5d0;  alias, 1 drivers
v0x555db796b590_0 .net "cout", 0 0, L_0x555db7e5cb80;  alias, 1 drivers
v0x555db796b630_0 .net "cout1", 0 0, L_0x555db7e5c9a0;  1 drivers
v0x555db796b6d0_0 .net "cout2", 0 0, L_0x555db7e5cb10;  1 drivers
v0x555db796b770_0 .net "s1", 0 0, L_0x555db7e5c930;  1 drivers
S_0x555db796aaf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db796a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5c930 .functor XOR 1, L_0x555db7e5cc80, L_0x555db7e5ce40, C4<0>, C4<0>;
L_0x555db7e5c9a0 .functor AND 1, L_0x555db7e5cc80, L_0x555db7e5ce40, C4<1>, C4<1>;
v0x555db796ac80_0 .net "S", 0 0, L_0x555db7e5c930;  alias, 1 drivers
v0x555db796ad20_0 .net "a", 0 0, L_0x555db7e5cc80;  alias, 1 drivers
v0x555db796adc0_0 .net "b", 0 0, L_0x555db7e5ce40;  alias, 1 drivers
v0x555db796ae60_0 .net "cout", 0 0, L_0x555db7e5c9a0;  alias, 1 drivers
S_0x555db796af00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db796a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5ca10 .functor XOR 1, L_0x555db7e5c5d0, L_0x555db7e5c930, C4<0>, C4<0>;
L_0x555db7e5cb10 .functor AND 1, L_0x555db7e5c5d0, L_0x555db7e5c930, C4<1>, C4<1>;
v0x555db796b090_0 .net "S", 0 0, L_0x555db7e5ca10;  alias, 1 drivers
v0x555db796b130_0 .net "a", 0 0, L_0x555db7e5c5d0;  alias, 1 drivers
v0x555db796b1d0_0 .net "b", 0 0, L_0x555db7e5c930;  alias, 1 drivers
v0x555db796b270_0 .net "cout", 0 0, L_0x555db7e5cb10;  alias, 1 drivers
S_0x555db796b810 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6d38f40 .param/l "i" 0 3 28, +C4<010>;
S_0x555db796b9a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db796b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5d1c0 .functor OR 1, L_0x555db7e5cfe0, L_0x555db7e5d150, C4<0>, C4<0>;
v0x555db796c350_0 .net "S", 0 0, L_0x555db7e5d050;  1 drivers
v0x555db796c3f0_0 .net "a", 0 0, L_0x555db7e5d2c0;  1 drivers
v0x555db796c490_0 .net "b", 0 0, L_0x555db7e5d3f0;  1 drivers
v0x555db796c530_0 .net "cin", 0 0, L_0x555db7e5cb80;  alias, 1 drivers
v0x555db796c5d0_0 .net "cout", 0 0, L_0x555db7e5d1c0;  alias, 1 drivers
v0x555db796c670_0 .net "cout1", 0 0, L_0x555db7e5cfe0;  1 drivers
v0x555db796c710_0 .net "cout2", 0 0, L_0x555db7e5d150;  1 drivers
v0x555db796c7b0_0 .net "s1", 0 0, L_0x555db7e5cf70;  1 drivers
S_0x555db796bb30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db796b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5cf70 .functor XOR 1, L_0x555db7e5d2c0, L_0x555db7e5d3f0, C4<0>, C4<0>;
L_0x555db7e5cfe0 .functor AND 1, L_0x555db7e5d2c0, L_0x555db7e5d3f0, C4<1>, C4<1>;
v0x555db796bcc0_0 .net "S", 0 0, L_0x555db7e5cf70;  alias, 1 drivers
v0x555db796bd60_0 .net "a", 0 0, L_0x555db7e5d2c0;  alias, 1 drivers
v0x555db796be00_0 .net "b", 0 0, L_0x555db7e5d3f0;  alias, 1 drivers
v0x555db796bea0_0 .net "cout", 0 0, L_0x555db7e5cfe0;  alias, 1 drivers
S_0x555db796bf40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db796b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5d050 .functor XOR 1, L_0x555db7e5cb80, L_0x555db7e5cf70, C4<0>, C4<0>;
L_0x555db7e5d150 .functor AND 1, L_0x555db7e5cb80, L_0x555db7e5cf70, C4<1>, C4<1>;
v0x555db796c0d0_0 .net "S", 0 0, L_0x555db7e5d050;  alias, 1 drivers
v0x555db796c170_0 .net "a", 0 0, L_0x555db7e5cb80;  alias, 1 drivers
v0x555db796c210_0 .net "b", 0 0, L_0x555db7e5cf70;  alias, 1 drivers
v0x555db796c2b0_0 .net "cout", 0 0, L_0x555db7e5d150;  alias, 1 drivers
S_0x555db796c850 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6d4bcf0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db796c9e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db796c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5d770 .functor OR 1, L_0x555db7e5d590, L_0x555db7e5d700, C4<0>, C4<0>;
v0x555db796d390_0 .net "S", 0 0, L_0x555db7e5d600;  1 drivers
v0x555db796d430_0 .net "a", 0 0, L_0x555db7e5d870;  1 drivers
v0x555db796d4d0_0 .net "b", 0 0, L_0x555db7e5d9a0;  1 drivers
v0x555db796d570_0 .net "cin", 0 0, L_0x555db7e5d1c0;  alias, 1 drivers
v0x555db796d610_0 .net "cout", 0 0, L_0x555db7e5d770;  alias, 1 drivers
v0x555db796d6b0_0 .net "cout1", 0 0, L_0x555db7e5d590;  1 drivers
v0x555db796d750_0 .net "cout2", 0 0, L_0x555db7e5d700;  1 drivers
v0x555db796d7f0_0 .net "s1", 0 0, L_0x555db7e5d520;  1 drivers
S_0x555db796cb70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db796c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5d520 .functor XOR 1, L_0x555db7e5d870, L_0x555db7e5d9a0, C4<0>, C4<0>;
L_0x555db7e5d590 .functor AND 1, L_0x555db7e5d870, L_0x555db7e5d9a0, C4<1>, C4<1>;
v0x555db796cd00_0 .net "S", 0 0, L_0x555db7e5d520;  alias, 1 drivers
v0x555db796cda0_0 .net "a", 0 0, L_0x555db7e5d870;  alias, 1 drivers
v0x555db796ce40_0 .net "b", 0 0, L_0x555db7e5d9a0;  alias, 1 drivers
v0x555db796cee0_0 .net "cout", 0 0, L_0x555db7e5d590;  alias, 1 drivers
S_0x555db796cf80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db796c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5d600 .functor XOR 1, L_0x555db7e5d1c0, L_0x555db7e5d520, C4<0>, C4<0>;
L_0x555db7e5d700 .functor AND 1, L_0x555db7e5d1c0, L_0x555db7e5d520, C4<1>, C4<1>;
v0x555db796d110_0 .net "S", 0 0, L_0x555db7e5d600;  alias, 1 drivers
v0x555db796d1b0_0 .net "a", 0 0, L_0x555db7e5d1c0;  alias, 1 drivers
v0x555db796d250_0 .net "b", 0 0, L_0x555db7e5d520;  alias, 1 drivers
v0x555db796d2f0_0 .net "cout", 0 0, L_0x555db7e5d700;  alias, 1 drivers
S_0x555db796d890 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6d3ff70 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db796da20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db796d890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5ddb0 .functor OR 1, L_0x555db7e5dbd0, L_0x555db7e5dd40, C4<0>, C4<0>;
v0x555db796e3d0_0 .net "S", 0 0, L_0x555db7e5dc40;  1 drivers
v0x555db796e470_0 .net "a", 0 0, L_0x555db7e5deb0;  1 drivers
v0x555db796e510_0 .net "b", 0 0, L_0x555db7e5dfe0;  1 drivers
v0x555db796e5b0_0 .net "cin", 0 0, L_0x555db7e5d770;  alias, 1 drivers
v0x555db796e650_0 .net "cout", 0 0, L_0x555db7e5ddb0;  alias, 1 drivers
v0x555db796e6f0_0 .net "cout1", 0 0, L_0x555db7e5dbd0;  1 drivers
v0x555db796e790_0 .net "cout2", 0 0, L_0x555db7e5dd40;  1 drivers
v0x555db796e830_0 .net "s1", 0 0, L_0x555db7e5db60;  1 drivers
S_0x555db796dbb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db796da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5db60 .functor XOR 1, L_0x555db7e5deb0, L_0x555db7e5dfe0, C4<0>, C4<0>;
L_0x555db7e5dbd0 .functor AND 1, L_0x555db7e5deb0, L_0x555db7e5dfe0, C4<1>, C4<1>;
v0x555db796dd40_0 .net "S", 0 0, L_0x555db7e5db60;  alias, 1 drivers
v0x555db796dde0_0 .net "a", 0 0, L_0x555db7e5deb0;  alias, 1 drivers
v0x555db796de80_0 .net "b", 0 0, L_0x555db7e5dfe0;  alias, 1 drivers
v0x555db796df20_0 .net "cout", 0 0, L_0x555db7e5dbd0;  alias, 1 drivers
S_0x555db796dfc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db796da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5dc40 .functor XOR 1, L_0x555db7e5d770, L_0x555db7e5db60, C4<0>, C4<0>;
L_0x555db7e5dd40 .functor AND 1, L_0x555db7e5d770, L_0x555db7e5db60, C4<1>, C4<1>;
v0x555db796e150_0 .net "S", 0 0, L_0x555db7e5dc40;  alias, 1 drivers
v0x555db796e1f0_0 .net "a", 0 0, L_0x555db7e5d770;  alias, 1 drivers
v0x555db796e290_0 .net "b", 0 0, L_0x555db7e5db60;  alias, 1 drivers
v0x555db796e330_0 .net "cout", 0 0, L_0x555db7e5dd40;  alias, 1 drivers
S_0x555db796e8d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6d633c0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db796ea60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db796e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5e360 .functor OR 1, L_0x555db7e5e180, L_0x555db7e5e2f0, C4<0>, C4<0>;
v0x555db796f410_0 .net "S", 0 0, L_0x555db7e5e1f0;  1 drivers
v0x555db796f4b0_0 .net "a", 0 0, L_0x555db7e5e460;  1 drivers
v0x555db796f550_0 .net "b", 0 0, L_0x555db7e5e6a0;  1 drivers
v0x555db796f5f0_0 .net "cin", 0 0, L_0x555db7e5ddb0;  alias, 1 drivers
v0x555db796f690_0 .net "cout", 0 0, L_0x555db7e5e360;  alias, 1 drivers
v0x555db796f730_0 .net "cout1", 0 0, L_0x555db7e5e180;  1 drivers
v0x555db796f7d0_0 .net "cout2", 0 0, L_0x555db7e5e2f0;  1 drivers
v0x555db796f870_0 .net "s1", 0 0, L_0x555db7e5e110;  1 drivers
S_0x555db796ebf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db796ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5e110 .functor XOR 1, L_0x555db7e5e460, L_0x555db7e5e6a0, C4<0>, C4<0>;
L_0x555db7e5e180 .functor AND 1, L_0x555db7e5e460, L_0x555db7e5e6a0, C4<1>, C4<1>;
v0x555db796ed80_0 .net "S", 0 0, L_0x555db7e5e110;  alias, 1 drivers
v0x555db796ee20_0 .net "a", 0 0, L_0x555db7e5e460;  alias, 1 drivers
v0x555db796eec0_0 .net "b", 0 0, L_0x555db7e5e6a0;  alias, 1 drivers
v0x555db796ef60_0 .net "cout", 0 0, L_0x555db7e5e180;  alias, 1 drivers
S_0x555db796f000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db796ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5e1f0 .functor XOR 1, L_0x555db7e5ddb0, L_0x555db7e5e110, C4<0>, C4<0>;
L_0x555db7e5e2f0 .functor AND 1, L_0x555db7e5ddb0, L_0x555db7e5e110, C4<1>, C4<1>;
v0x555db796f190_0 .net "S", 0 0, L_0x555db7e5e1f0;  alias, 1 drivers
v0x555db796f230_0 .net "a", 0 0, L_0x555db7e5ddb0;  alias, 1 drivers
v0x555db796f2d0_0 .net "b", 0 0, L_0x555db7e5e110;  alias, 1 drivers
v0x555db796f370_0 .net "cout", 0 0, L_0x555db7e5e2f0;  alias, 1 drivers
S_0x555db796f910 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6d80b50 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db796faa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db796f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5ea00 .functor OR 1, L_0x555db7e5e820, L_0x555db7e5e990, C4<0>, C4<0>;
v0x555db7970450_0 .net "S", 0 0, L_0x555db7e5e890;  1 drivers
v0x555db79704f0_0 .net "a", 0 0, L_0x555db7e5eb00;  1 drivers
v0x555db7970590_0 .net "b", 0 0, L_0x555db7e5ec30;  1 drivers
v0x555db7970630_0 .net "cin", 0 0, L_0x555db7e5e360;  alias, 1 drivers
v0x555db79706d0_0 .net "cout", 0 0, L_0x555db7e5ea00;  alias, 1 drivers
v0x555db7970770_0 .net "cout1", 0 0, L_0x555db7e5e820;  1 drivers
v0x555db7970810_0 .net "cout2", 0 0, L_0x555db7e5e990;  1 drivers
v0x555db79708b0_0 .net "s1", 0 0, L_0x555db7e5e7b0;  1 drivers
S_0x555db796fc30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db796faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5e7b0 .functor XOR 1, L_0x555db7e5eb00, L_0x555db7e5ec30, C4<0>, C4<0>;
L_0x555db7e5e820 .functor AND 1, L_0x555db7e5eb00, L_0x555db7e5ec30, C4<1>, C4<1>;
v0x555db796fdc0_0 .net "S", 0 0, L_0x555db7e5e7b0;  alias, 1 drivers
v0x555db796fe60_0 .net "a", 0 0, L_0x555db7e5eb00;  alias, 1 drivers
v0x555db796ff00_0 .net "b", 0 0, L_0x555db7e5ec30;  alias, 1 drivers
v0x555db796ffa0_0 .net "cout", 0 0, L_0x555db7e5e820;  alias, 1 drivers
S_0x555db7970040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db796faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5e890 .functor XOR 1, L_0x555db7e5e360, L_0x555db7e5e7b0, C4<0>, C4<0>;
L_0x555db7e5e990 .functor AND 1, L_0x555db7e5e360, L_0x555db7e5e7b0, C4<1>, C4<1>;
v0x555db79701d0_0 .net "S", 0 0, L_0x555db7e5e890;  alias, 1 drivers
v0x555db7970270_0 .net "a", 0 0, L_0x555db7e5e360;  alias, 1 drivers
v0x555db7970310_0 .net "b", 0 0, L_0x555db7e5e7b0;  alias, 1 drivers
v0x555db79703b0_0 .net "cout", 0 0, L_0x555db7e5e990;  alias, 1 drivers
S_0x555db7970950 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6d8f650 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7970ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7970950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5ef40 .functor OR 1, L_0x555db7e5ed60, L_0x555db7e5eed0, C4<0>, C4<0>;
v0x555db7971490_0 .net "S", 0 0, L_0x555db7e5edd0;  1 drivers
v0x555db7971530_0 .net "a", 0 0, L_0x555db7e5f040;  1 drivers
v0x555db79715d0_0 .net "b", 0 0, L_0x555db7e5f170;  1 drivers
v0x555db7971670_0 .net "cin", 0 0, L_0x555db7e5ea00;  alias, 1 drivers
v0x555db7971710_0 .net "cout", 0 0, L_0x555db7e5ef40;  alias, 1 drivers
v0x555db79717b0_0 .net "cout1", 0 0, L_0x555db7e5ed60;  1 drivers
v0x555db7971850_0 .net "cout2", 0 0, L_0x555db7e5eed0;  1 drivers
v0x555db79718f0_0 .net "s1", 0 0, L_0x555db7e5e740;  1 drivers
S_0x555db7970c70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7970ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5e740 .functor XOR 1, L_0x555db7e5f040, L_0x555db7e5f170, C4<0>, C4<0>;
L_0x555db7e5ed60 .functor AND 1, L_0x555db7e5f040, L_0x555db7e5f170, C4<1>, C4<1>;
v0x555db7970e00_0 .net "S", 0 0, L_0x555db7e5e740;  alias, 1 drivers
v0x555db7970ea0_0 .net "a", 0 0, L_0x555db7e5f040;  alias, 1 drivers
v0x555db7970f40_0 .net "b", 0 0, L_0x555db7e5f170;  alias, 1 drivers
v0x555db7970fe0_0 .net "cout", 0 0, L_0x555db7e5ed60;  alias, 1 drivers
S_0x555db7971080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7970ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5edd0 .functor XOR 1, L_0x555db7e5ea00, L_0x555db7e5e740, C4<0>, C4<0>;
L_0x555db7e5eed0 .functor AND 1, L_0x555db7e5ea00, L_0x555db7e5e740, C4<1>, C4<1>;
v0x555db7971210_0 .net "S", 0 0, L_0x555db7e5edd0;  alias, 1 drivers
v0x555db79712b0_0 .net "a", 0 0, L_0x555db7e5ea00;  alias, 1 drivers
v0x555db7971350_0 .net "b", 0 0, L_0x555db7e5e740;  alias, 1 drivers
v0x555db79713f0_0 .net "cout", 0 0, L_0x555db7e5eed0;  alias, 1 drivers
S_0x555db7971990 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7969600;
 .timescale 0 0;
P_0x555db6d3ee00 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7971b20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7971990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e5f600 .functor OR 1, L_0x555db7e5f4b0, L_0x555db7e5f590, C4<0>, C4<0>;
v0x555db79724d0_0 .net "S", 0 0, L_0x555db7e5f520;  1 drivers
v0x555db7972570_0 .net "a", 0 0, L_0x555db7e5f670;  1 drivers
v0x555db7972610_0 .net "b", 0 0, L_0x555db7e5f7a0;  1 drivers
v0x555db79726b0_0 .net "cin", 0 0, L_0x555db7e5ef40;  alias, 1 drivers
v0x555db7972750_0 .net "cout", 0 0, L_0x555db7e5f600;  alias, 1 drivers
v0x555db79727f0_0 .net "cout1", 0 0, L_0x555db7e5f4b0;  1 drivers
v0x555db7972890_0 .net "cout2", 0 0, L_0x555db7e5f590;  1 drivers
v0x555db7972930_0 .net "s1", 0 0, L_0x555db7e5f440;  1 drivers
S_0x555db7971cb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7971b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5f440 .functor XOR 1, L_0x555db7e5f670, L_0x555db7e5f7a0, C4<0>, C4<0>;
L_0x555db7e5f4b0 .functor AND 1, L_0x555db7e5f670, L_0x555db7e5f7a0, C4<1>, C4<1>;
v0x555db7971e40_0 .net "S", 0 0, L_0x555db7e5f440;  alias, 1 drivers
v0x555db7971ee0_0 .net "a", 0 0, L_0x555db7e5f670;  alias, 1 drivers
v0x555db7971f80_0 .net "b", 0 0, L_0x555db7e5f7a0;  alias, 1 drivers
v0x555db7972020_0 .net "cout", 0 0, L_0x555db7e5f4b0;  alias, 1 drivers
S_0x555db79720c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7971b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e5f520 .functor XOR 1, L_0x555db7e5ef40, L_0x555db7e5f440, C4<0>, C4<0>;
L_0x555db7e5f590 .functor AND 1, L_0x555db7e5ef40, L_0x555db7e5f440, C4<1>, C4<1>;
v0x555db7972250_0 .net "S", 0 0, L_0x555db7e5f520;  alias, 1 drivers
v0x555db79722f0_0 .net "a", 0 0, L_0x555db7e5ef40;  alias, 1 drivers
v0x555db7972390_0 .net "b", 0 0, L_0x555db7e5f440;  alias, 1 drivers
v0x555db7972430_0 .net "cout", 0 0, L_0x555db7e5f590;  alias, 1 drivers
S_0x555db7973010 .scope module, "ins7" "rca_Nbit" 3 151, 3 18 0, S_0x555db6e8c5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7714ed0 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f49c55c00a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e76d20 .functor BUFZ 1, L_0x7f49c55c00a0, C4<0>, C4<0>, C4<0>;
L_0x555db7e76db0 .functor BUFZ 1, L_0x555db7e76780, C4<0>, C4<0>, C4<0>;
v0x555db79835a0_0 .net "S", 15 0, L_0x555db7e76bf0;  alias, 1 drivers
v0x555db7983640_0 .net "a", 15 0, L_0x555db7e6ef10;  alias, 1 drivers
v0x555db79836e0_0 .net "b", 15 0, L_0x555db7e67160;  alias, 1 drivers
v0x555db7983780 .array "carry", 0 16;
v0x555db7983780_0 .net v0x555db7983780 0, 0 0, L_0x555db7e76d20; 1 drivers
v0x555db7983780_1 .net v0x555db7983780 1, 0 0, L_0x555db7e6f640; 1 drivers
v0x555db7983780_2 .net v0x555db7983780 2, 0 0, L_0x555db7e6fda0; 1 drivers
v0x555db7983780_3 .net v0x555db7983780 3, 0 0, L_0x555db7e704c0; 1 drivers
v0x555db7983780_4 .net v0x555db7983780 4, 0 0, L_0x555db7e70b70; 1 drivers
v0x555db7983780_5 .net v0x555db7983780 5, 0 0, L_0x555db7e712c0; 1 drivers
v0x555db7983780_6 .net v0x555db7983780 6, 0 0, L_0x555db7e718e0; 1 drivers
v0x555db7983780_7 .net v0x555db7983780 7, 0 0, L_0x555db7e71fc0; 1 drivers
v0x555db7983780_8 .net v0x555db7983780 8, 0 0, L_0x555db7e72650; 1 drivers
v0x555db7983780_9 .net v0x555db7983780 9, 0 0, L_0x555db7e72de0; 1 drivers
v0x555db7983780_10 .net v0x555db7983780 10, 0 0, L_0x555db7e734f0; 1 drivers
v0x555db7983780_11 .net v0x555db7983780 11, 0 0, L_0x555db7e73ca0; 1 drivers
v0x555db7983780_12 .net v0x555db7983780 12, 0 0, L_0x555db7e743c0; 1 drivers
v0x555db7983780_13 .net v0x555db7983780 13, 0 0, L_0x555db7e74b90; 1 drivers
v0x555db7983780_14 .net v0x555db7983780 14, 0 0, L_0x555db7e75580; 1 drivers
v0x555db7983780_15 .net v0x555db7983780 15, 0 0, L_0x555db7e75f80; 1 drivers
v0x555db7983780_16 .net v0x555db7983780 16, 0 0, L_0x555db7e76780; 1 drivers
v0x555db7983820_0 .net "cin", 0 0, L_0x7f49c55c00a0;  1 drivers
v0x555db79838c0_0 .net "cout", 0 0, L_0x555db7e76db0;  alias, 1 drivers
L_0x555db7e6f780 .part L_0x555db7e6ef10, 0, 1;
L_0x555db7e6f960 .part L_0x555db7e67160, 0, 1;
L_0x555db7e6fee0 .part L_0x555db7e6ef10, 1, 1;
L_0x555db7e70010 .part L_0x555db7e67160, 1, 1;
L_0x555db7e70600 .part L_0x555db7e6ef10, 2, 1;
L_0x555db7e70730 .part L_0x555db7e67160, 2, 1;
L_0x555db7e70cb0 .part L_0x555db7e6ef10, 3, 1;
L_0x555db7e70de0 .part L_0x555db7e67160, 3, 1;
L_0x555db7e71400 .part L_0x555db7e6ef10, 4, 1;
L_0x555db7e71530 .part L_0x555db7e67160, 4, 1;
L_0x555db7e71a20 .part L_0x555db7e6ef10, 5, 1;
L_0x555db7e71b50 .part L_0x555db7e67160, 5, 1;
L_0x555db7e72100 .part L_0x555db7e6ef10, 6, 1;
L_0x555db7e72230 .part L_0x555db7e67160, 6, 1;
L_0x555db7e72790 .part L_0x555db7e6ef10, 7, 1;
L_0x555db7e728c0 .part L_0x555db7e67160, 7, 1;
L_0x555db7e72f20 .part L_0x555db7e6ef10, 8, 1;
L_0x555db7e73050 .part L_0x555db7e67160, 8, 1;
L_0x555db7e73630 .part L_0x555db7e6ef10, 9, 1;
L_0x555db7e73760 .part L_0x555db7e67160, 9, 1;
L_0x555db7e73180 .part L_0x555db7e6ef10, 10, 1;
L_0x555db7e73e70 .part L_0x555db7e67160, 10, 1;
L_0x555db7e74500 .part L_0x555db7e6ef10, 11, 1;
L_0x555db7e74630 .part L_0x555db7e67160, 11, 1;
L_0x555db7e74cd0 .part L_0x555db7e6ef10, 12, 1;
L_0x555db7e75010 .part L_0x555db7e67160, 12, 1;
L_0x555db7e756c0 .part L_0x555db7e6ef10, 13, 1;
L_0x555db7e757f0 .part L_0x555db7e67160, 13, 1;
L_0x555db7e760c0 .part L_0x555db7e6ef10, 14, 1;
L_0x555db7e761f0 .part L_0x555db7e67160, 14, 1;
L_0x555db7e76880 .part L_0x555db7e6ef10, 15, 1;
L_0x555db7e769b0 .part L_0x555db7e67160, 15, 1;
LS_0x555db7e76bf0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e6f390, L_0x555db7e6fbd0, L_0x555db7e702f0, L_0x555db7e709a0;
LS_0x555db7e76bf0_0_4 .concat8 [ 1 1 1 1], L_0x555db7e710a0, L_0x555db7e71710, L_0x555db7e71e30, L_0x555db7e72430;
LS_0x555db7e76bf0_0_8 .concat8 [ 1 1 1 1], L_0x555db7e72bc0, L_0x555db7e73360, L_0x555db7e73a80, L_0x555db7e741a0;
LS_0x555db7e76bf0_0_12 .concat8 [ 1 1 1 1], L_0x555db7e74970, L_0x555db7e75360, L_0x555db7e75d60, L_0x555db7e76560;
L_0x555db7e76bf0 .concat8 [ 4 4 4 4], LS_0x555db7e76bf0_0_0, LS_0x555db7e76bf0_0_4, LS_0x555db7e76bf0_0_8, LS_0x555db7e76bf0_0_12;
S_0x555db79731a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6da61c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7973330 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79731a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6f640 .functor OR 1, L_0x555db7e6f2b0, L_0x555db7e6f520, C4<0>, C4<0>;
v0x555db7973ce0_0 .net "S", 0 0, L_0x555db7e6f390;  1 drivers
v0x555db7973d80_0 .net "a", 0 0, L_0x555db7e6f780;  1 drivers
v0x555db7973e20_0 .net "b", 0 0, L_0x555db7e6f960;  1 drivers
v0x555db7973ec0_0 .net "cin", 0 0, L_0x555db7e76d20;  alias, 1 drivers
v0x555db7973f60_0 .net "cout", 0 0, L_0x555db7e6f640;  alias, 1 drivers
v0x555db7974000_0 .net "cout1", 0 0, L_0x555db7e6f2b0;  1 drivers
v0x555db79740a0_0 .net "cout2", 0 0, L_0x555db7e6f520;  1 drivers
v0x555db7974140_0 .net "s1", 0 0, L_0x555db7e6f160;  1 drivers
S_0x555db79734c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7973330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6f160 .functor XOR 1, L_0x555db7e6f780, L_0x555db7e6f960, C4<0>, C4<0>;
L_0x555db7e6f2b0 .functor AND 1, L_0x555db7e6f780, L_0x555db7e6f960, C4<1>, C4<1>;
v0x555db7973650_0 .net "S", 0 0, L_0x555db7e6f160;  alias, 1 drivers
v0x555db79736f0_0 .net "a", 0 0, L_0x555db7e6f780;  alias, 1 drivers
v0x555db7973790_0 .net "b", 0 0, L_0x555db7e6f960;  alias, 1 drivers
v0x555db7973830_0 .net "cout", 0 0, L_0x555db7e6f2b0;  alias, 1 drivers
S_0x555db79738d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7973330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6f390 .functor XOR 1, L_0x555db7e76d20, L_0x555db7e6f160, C4<0>, C4<0>;
L_0x555db7e6f520 .functor AND 1, L_0x555db7e76d20, L_0x555db7e6f160, C4<1>, C4<1>;
v0x555db7973a60_0 .net "S", 0 0, L_0x555db7e6f390;  alias, 1 drivers
v0x555db7973b00_0 .net "a", 0 0, L_0x555db7e76d20;  alias, 1 drivers
v0x555db7973ba0_0 .net "b", 0 0, L_0x555db7e6f160;  alias, 1 drivers
v0x555db7973c40_0 .net "cout", 0 0, L_0x555db7e6f520;  alias, 1 drivers
S_0x555db79741e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6db07a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7974370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79741e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e6fda0 .functor OR 1, L_0x555db7e6fb40, L_0x555db7e6fd10, C4<0>, C4<0>;
v0x555db7974d20_0 .net "S", 0 0, L_0x555db7e6fbd0;  1 drivers
v0x555db7974dc0_0 .net "a", 0 0, L_0x555db7e6fee0;  1 drivers
v0x555db7974e60_0 .net "b", 0 0, L_0x555db7e70010;  1 drivers
v0x555db7974f00_0 .net "cin", 0 0, L_0x555db7e6f640;  alias, 1 drivers
v0x555db7974fa0_0 .net "cout", 0 0, L_0x555db7e6fda0;  alias, 1 drivers
v0x555db7975040_0 .net "cout1", 0 0, L_0x555db7e6fb40;  1 drivers
v0x555db79750e0_0 .net "cout2", 0 0, L_0x555db7e6fd10;  1 drivers
v0x555db7975180_0 .net "s1", 0 0, L_0x555db7e6fa90;  1 drivers
S_0x555db7974500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7974370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6fa90 .functor XOR 1, L_0x555db7e6fee0, L_0x555db7e70010, C4<0>, C4<0>;
L_0x555db7e6fb40 .functor AND 1, L_0x555db7e6fee0, L_0x555db7e70010, C4<1>, C4<1>;
v0x555db7974690_0 .net "S", 0 0, L_0x555db7e6fa90;  alias, 1 drivers
v0x555db7974730_0 .net "a", 0 0, L_0x555db7e6fee0;  alias, 1 drivers
v0x555db79747d0_0 .net "b", 0 0, L_0x555db7e70010;  alias, 1 drivers
v0x555db7974870_0 .net "cout", 0 0, L_0x555db7e6fb40;  alias, 1 drivers
S_0x555db7974910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7974370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e6fbd0 .functor XOR 1, L_0x555db7e6f640, L_0x555db7e6fa90, C4<0>, C4<0>;
L_0x555db7e6fd10 .functor AND 1, L_0x555db7e6f640, L_0x555db7e6fa90, C4<1>, C4<1>;
v0x555db7974aa0_0 .net "S", 0 0, L_0x555db7e6fbd0;  alias, 1 drivers
v0x555db7974b40_0 .net "a", 0 0, L_0x555db7e6f640;  alias, 1 drivers
v0x555db7974be0_0 .net "b", 0 0, L_0x555db7e6fa90;  alias, 1 drivers
v0x555db7974c80_0 .net "cout", 0 0, L_0x555db7e6fd10;  alias, 1 drivers
S_0x555db7975220 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6dd65e0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79753b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7975220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e704c0 .functor OR 1, L_0x555db7e70260, L_0x555db7e70430, C4<0>, C4<0>;
v0x555db7975d60_0 .net "S", 0 0, L_0x555db7e702f0;  1 drivers
v0x555db7975e00_0 .net "a", 0 0, L_0x555db7e70600;  1 drivers
v0x555db7975ea0_0 .net "b", 0 0, L_0x555db7e70730;  1 drivers
v0x555db7975f40_0 .net "cin", 0 0, L_0x555db7e6fda0;  alias, 1 drivers
v0x555db7975fe0_0 .net "cout", 0 0, L_0x555db7e704c0;  alias, 1 drivers
v0x555db7976080_0 .net "cout1", 0 0, L_0x555db7e70260;  1 drivers
v0x555db7976120_0 .net "cout2", 0 0, L_0x555db7e70430;  1 drivers
v0x555db79761c0_0 .net "s1", 0 0, L_0x555db7e701d0;  1 drivers
S_0x555db7975540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79753b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e701d0 .functor XOR 1, L_0x555db7e70600, L_0x555db7e70730, C4<0>, C4<0>;
L_0x555db7e70260 .functor AND 1, L_0x555db7e70600, L_0x555db7e70730, C4<1>, C4<1>;
v0x555db79756d0_0 .net "S", 0 0, L_0x555db7e701d0;  alias, 1 drivers
v0x555db7975770_0 .net "a", 0 0, L_0x555db7e70600;  alias, 1 drivers
v0x555db7975810_0 .net "b", 0 0, L_0x555db7e70730;  alias, 1 drivers
v0x555db79758b0_0 .net "cout", 0 0, L_0x555db7e70260;  alias, 1 drivers
S_0x555db7975950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79753b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e702f0 .functor XOR 1, L_0x555db7e6fda0, L_0x555db7e701d0, C4<0>, C4<0>;
L_0x555db7e70430 .functor AND 1, L_0x555db7e6fda0, L_0x555db7e701d0, C4<1>, C4<1>;
v0x555db7975ae0_0 .net "S", 0 0, L_0x555db7e702f0;  alias, 1 drivers
v0x555db7975b80_0 .net "a", 0 0, L_0x555db7e6fda0;  alias, 1 drivers
v0x555db7975c20_0 .net "b", 0 0, L_0x555db7e701d0;  alias, 1 drivers
v0x555db7975cc0_0 .net "cout", 0 0, L_0x555db7e70430;  alias, 1 drivers
S_0x555db7976260 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6de26e0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79763f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7976260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e70b70 .functor OR 1, L_0x555db7e70910, L_0x555db7e70ae0, C4<0>, C4<0>;
v0x555db7976da0_0 .net "S", 0 0, L_0x555db7e709a0;  1 drivers
v0x555db7976e40_0 .net "a", 0 0, L_0x555db7e70cb0;  1 drivers
v0x555db7976ee0_0 .net "b", 0 0, L_0x555db7e70de0;  1 drivers
v0x555db7976f80_0 .net "cin", 0 0, L_0x555db7e704c0;  alias, 1 drivers
v0x555db7977020_0 .net "cout", 0 0, L_0x555db7e70b70;  alias, 1 drivers
v0x555db79770c0_0 .net "cout1", 0 0, L_0x555db7e70910;  1 drivers
v0x555db7977160_0 .net "cout2", 0 0, L_0x555db7e70ae0;  1 drivers
v0x555db7977200_0 .net "s1", 0 0, L_0x555db7e70860;  1 drivers
S_0x555db7976580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79763f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e70860 .functor XOR 1, L_0x555db7e70cb0, L_0x555db7e70de0, C4<0>, C4<0>;
L_0x555db7e70910 .functor AND 1, L_0x555db7e70cb0, L_0x555db7e70de0, C4<1>, C4<1>;
v0x555db7976710_0 .net "S", 0 0, L_0x555db7e70860;  alias, 1 drivers
v0x555db79767b0_0 .net "a", 0 0, L_0x555db7e70cb0;  alias, 1 drivers
v0x555db7976850_0 .net "b", 0 0, L_0x555db7e70de0;  alias, 1 drivers
v0x555db79768f0_0 .net "cout", 0 0, L_0x555db7e70910;  alias, 1 drivers
S_0x555db7976990 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79763f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e709a0 .functor XOR 1, L_0x555db7e704c0, L_0x555db7e70860, C4<0>, C4<0>;
L_0x555db7e70ae0 .functor AND 1, L_0x555db7e704c0, L_0x555db7e70860, C4<1>, C4<1>;
v0x555db7976b20_0 .net "S", 0 0, L_0x555db7e709a0;  alias, 1 drivers
v0x555db7976bc0_0 .net "a", 0 0, L_0x555db7e704c0;  alias, 1 drivers
v0x555db7976c60_0 .net "b", 0 0, L_0x555db7e70860;  alias, 1 drivers
v0x555db7976d00_0 .net "cout", 0 0, L_0x555db7e70ae0;  alias, 1 drivers
S_0x555db79772a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6de8e10 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7977430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79772a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e712c0 .functor OR 1, L_0x555db7e71010, L_0x555db7e71230, C4<0>, C4<0>;
v0x555db7977de0_0 .net "S", 0 0, L_0x555db7e710a0;  1 drivers
v0x555db7977e80_0 .net "a", 0 0, L_0x555db7e71400;  1 drivers
v0x555db7977f20_0 .net "b", 0 0, L_0x555db7e71530;  1 drivers
v0x555db7977fc0_0 .net "cin", 0 0, L_0x555db7e70b70;  alias, 1 drivers
v0x555db7978060_0 .net "cout", 0 0, L_0x555db7e712c0;  alias, 1 drivers
v0x555db7978100_0 .net "cout1", 0 0, L_0x555db7e71010;  1 drivers
v0x555db79781a0_0 .net "cout2", 0 0, L_0x555db7e71230;  1 drivers
v0x555db7978240_0 .net "s1", 0 0, L_0x555db7e70f60;  1 drivers
S_0x555db79775c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7977430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e70f60 .functor XOR 1, L_0x555db7e71400, L_0x555db7e71530, C4<0>, C4<0>;
L_0x555db7e71010 .functor AND 1, L_0x555db7e71400, L_0x555db7e71530, C4<1>, C4<1>;
v0x555db7977750_0 .net "S", 0 0, L_0x555db7e70f60;  alias, 1 drivers
v0x555db79777f0_0 .net "a", 0 0, L_0x555db7e71400;  alias, 1 drivers
v0x555db7977890_0 .net "b", 0 0, L_0x555db7e71530;  alias, 1 drivers
v0x555db7977930_0 .net "cout", 0 0, L_0x555db7e71010;  alias, 1 drivers
S_0x555db79779d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7977430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e710a0 .functor XOR 1, L_0x555db7e70b70, L_0x555db7e70f60, C4<0>, C4<0>;
L_0x555db7e71230 .functor AND 1, L_0x555db7e70b70, L_0x555db7e70f60, C4<1>, C4<1>;
v0x555db7977b60_0 .net "S", 0 0, L_0x555db7e710a0;  alias, 1 drivers
v0x555db7977c00_0 .net "a", 0 0, L_0x555db7e70b70;  alias, 1 drivers
v0x555db7977ca0_0 .net "b", 0 0, L_0x555db7e70f60;  alias, 1 drivers
v0x555db7977d40_0 .net "cout", 0 0, L_0x555db7e71230;  alias, 1 drivers
S_0x555db79782e0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6df42a0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7978470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79782e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e718e0 .functor OR 1, L_0x555db7e71680, L_0x555db7e71850, C4<0>, C4<0>;
v0x555db7978e20_0 .net "S", 0 0, L_0x555db7e71710;  1 drivers
v0x555db7978ec0_0 .net "a", 0 0, L_0x555db7e71a20;  1 drivers
v0x555db7978f60_0 .net "b", 0 0, L_0x555db7e71b50;  1 drivers
v0x555db7979000_0 .net "cin", 0 0, L_0x555db7e712c0;  alias, 1 drivers
v0x555db79790a0_0 .net "cout", 0 0, L_0x555db7e718e0;  alias, 1 drivers
v0x555db7979140_0 .net "cout1", 0 0, L_0x555db7e71680;  1 drivers
v0x555db79791e0_0 .net "cout2", 0 0, L_0x555db7e71850;  1 drivers
v0x555db7979280_0 .net "s1", 0 0, L_0x555db7e715d0;  1 drivers
S_0x555db7978600 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7978470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e715d0 .functor XOR 1, L_0x555db7e71a20, L_0x555db7e71b50, C4<0>, C4<0>;
L_0x555db7e71680 .functor AND 1, L_0x555db7e71a20, L_0x555db7e71b50, C4<1>, C4<1>;
v0x555db7978790_0 .net "S", 0 0, L_0x555db7e715d0;  alias, 1 drivers
v0x555db7978830_0 .net "a", 0 0, L_0x555db7e71a20;  alias, 1 drivers
v0x555db79788d0_0 .net "b", 0 0, L_0x555db7e71b50;  alias, 1 drivers
v0x555db7978970_0 .net "cout", 0 0, L_0x555db7e71680;  alias, 1 drivers
S_0x555db7978a10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7978470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e71710 .functor XOR 1, L_0x555db7e712c0, L_0x555db7e715d0, C4<0>, C4<0>;
L_0x555db7e71850 .functor AND 1, L_0x555db7e712c0, L_0x555db7e715d0, C4<1>, C4<1>;
v0x555db7978ba0_0 .net "S", 0 0, L_0x555db7e71710;  alias, 1 drivers
v0x555db7978c40_0 .net "a", 0 0, L_0x555db7e712c0;  alias, 1 drivers
v0x555db7978ce0_0 .net "b", 0 0, L_0x555db7e715d0;  alias, 1 drivers
v0x555db7978d80_0 .net "cout", 0 0, L_0x555db7e71850;  alias, 1 drivers
S_0x555db7979320 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6e13380 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db79794b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7979320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e71fc0 .functor OR 1, L_0x555db7e71da0, L_0x555db7e71f30, C4<0>, C4<0>;
v0x555db7979e60_0 .net "S", 0 0, L_0x555db7e71e30;  1 drivers
v0x555db7979f00_0 .net "a", 0 0, L_0x555db7e72100;  1 drivers
v0x555db7979fa0_0 .net "b", 0 0, L_0x555db7e72230;  1 drivers
v0x555db797a040_0 .net "cin", 0 0, L_0x555db7e718e0;  alias, 1 drivers
v0x555db797a0e0_0 .net "cout", 0 0, L_0x555db7e71fc0;  alias, 1 drivers
v0x555db797a180_0 .net "cout1", 0 0, L_0x555db7e71da0;  1 drivers
v0x555db797a220_0 .net "cout2", 0 0, L_0x555db7e71f30;  1 drivers
v0x555db797a2c0_0 .net "s1", 0 0, L_0x555db7e71cf0;  1 drivers
S_0x555db7979640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79794b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e71cf0 .functor XOR 1, L_0x555db7e72100, L_0x555db7e72230, C4<0>, C4<0>;
L_0x555db7e71da0 .functor AND 1, L_0x555db7e72100, L_0x555db7e72230, C4<1>, C4<1>;
v0x555db79797d0_0 .net "S", 0 0, L_0x555db7e71cf0;  alias, 1 drivers
v0x555db7979870_0 .net "a", 0 0, L_0x555db7e72100;  alias, 1 drivers
v0x555db7979910_0 .net "b", 0 0, L_0x555db7e72230;  alias, 1 drivers
v0x555db79799b0_0 .net "cout", 0 0, L_0x555db7e71da0;  alias, 1 drivers
S_0x555db7979a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79794b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e71e30 .functor XOR 1, L_0x555db7e718e0, L_0x555db7e71cf0, C4<0>, C4<0>;
L_0x555db7e71f30 .functor AND 1, L_0x555db7e718e0, L_0x555db7e71cf0, C4<1>, C4<1>;
v0x555db7979be0_0 .net "S", 0 0, L_0x555db7e71e30;  alias, 1 drivers
v0x555db7979c80_0 .net "a", 0 0, L_0x555db7e718e0;  alias, 1 drivers
v0x555db7979d20_0 .net "b", 0 0, L_0x555db7e71cf0;  alias, 1 drivers
v0x555db7979dc0_0 .net "cout", 0 0, L_0x555db7e71f30;  alias, 1 drivers
S_0x555db797a360 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6e1b650 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db797a4f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db797a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e72650 .functor OR 1, L_0x555db7e723a0, L_0x555db7e725c0, C4<0>, C4<0>;
v0x555db797aea0_0 .net "S", 0 0, L_0x555db7e72430;  1 drivers
v0x555db797af40_0 .net "a", 0 0, L_0x555db7e72790;  1 drivers
v0x555db797afe0_0 .net "b", 0 0, L_0x555db7e728c0;  1 drivers
v0x555db797b080_0 .net "cin", 0 0, L_0x555db7e71fc0;  alias, 1 drivers
v0x555db797b120_0 .net "cout", 0 0, L_0x555db7e72650;  alias, 1 drivers
v0x555db797b1c0_0 .net "cout1", 0 0, L_0x555db7e723a0;  1 drivers
v0x555db797b260_0 .net "cout2", 0 0, L_0x555db7e725c0;  1 drivers
v0x555db797b300_0 .net "s1", 0 0, L_0x555db7e71c80;  1 drivers
S_0x555db797a680 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db797a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e71c80 .functor XOR 1, L_0x555db7e72790, L_0x555db7e728c0, C4<0>, C4<0>;
L_0x555db7e723a0 .functor AND 1, L_0x555db7e72790, L_0x555db7e728c0, C4<1>, C4<1>;
v0x555db797a810_0 .net "S", 0 0, L_0x555db7e71c80;  alias, 1 drivers
v0x555db797a8b0_0 .net "a", 0 0, L_0x555db7e72790;  alias, 1 drivers
v0x555db797a950_0 .net "b", 0 0, L_0x555db7e728c0;  alias, 1 drivers
v0x555db797a9f0_0 .net "cout", 0 0, L_0x555db7e723a0;  alias, 1 drivers
S_0x555db797aa90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db797a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e72430 .functor XOR 1, L_0x555db7e71fc0, L_0x555db7e71c80, C4<0>, C4<0>;
L_0x555db7e725c0 .functor AND 1, L_0x555db7e71fc0, L_0x555db7e71c80, C4<1>, C4<1>;
v0x555db797ac20_0 .net "S", 0 0, L_0x555db7e72430;  alias, 1 drivers
v0x555db797acc0_0 .net "a", 0 0, L_0x555db7e71fc0;  alias, 1 drivers
v0x555db797ad60_0 .net "b", 0 0, L_0x555db7e71c80;  alias, 1 drivers
v0x555db797ae00_0 .net "cout", 0 0, L_0x555db7e725c0;  alias, 1 drivers
S_0x555db797b3a0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6e696b0 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db797b530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db797b3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e72de0 .functor OR 1, L_0x555db7e72b30, L_0x555db7e72d50, C4<0>, C4<0>;
v0x555db797bee0_0 .net "S", 0 0, L_0x555db7e72bc0;  1 drivers
v0x555db797bf80_0 .net "a", 0 0, L_0x555db7e72f20;  1 drivers
v0x555db797c020_0 .net "b", 0 0, L_0x555db7e73050;  1 drivers
v0x555db797c0c0_0 .net "cin", 0 0, L_0x555db7e72650;  alias, 1 drivers
v0x555db797c160_0 .net "cout", 0 0, L_0x555db7e72de0;  alias, 1 drivers
v0x555db797c200_0 .net "cout1", 0 0, L_0x555db7e72b30;  1 drivers
v0x555db797c2a0_0 .net "cout2", 0 0, L_0x555db7e72d50;  1 drivers
v0x555db797c340_0 .net "s1", 0 0, L_0x555db7e72a80;  1 drivers
S_0x555db797b6c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db797b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e72a80 .functor XOR 1, L_0x555db7e72f20, L_0x555db7e73050, C4<0>, C4<0>;
L_0x555db7e72b30 .functor AND 1, L_0x555db7e72f20, L_0x555db7e73050, C4<1>, C4<1>;
v0x555db797b850_0 .net "S", 0 0, L_0x555db7e72a80;  alias, 1 drivers
v0x555db797b8f0_0 .net "a", 0 0, L_0x555db7e72f20;  alias, 1 drivers
v0x555db797b990_0 .net "b", 0 0, L_0x555db7e73050;  alias, 1 drivers
v0x555db797ba30_0 .net "cout", 0 0, L_0x555db7e72b30;  alias, 1 drivers
S_0x555db797bad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db797b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e72bc0 .functor XOR 1, L_0x555db7e72650, L_0x555db7e72a80, C4<0>, C4<0>;
L_0x555db7e72d50 .functor AND 1, L_0x555db7e72650, L_0x555db7e72a80, C4<1>, C4<1>;
v0x555db797bc60_0 .net "S", 0 0, L_0x555db7e72bc0;  alias, 1 drivers
v0x555db797bd00_0 .net "a", 0 0, L_0x555db7e72650;  alias, 1 drivers
v0x555db797bda0_0 .net "b", 0 0, L_0x555db7e72a80;  alias, 1 drivers
v0x555db797be40_0 .net "cout", 0 0, L_0x555db7e72d50;  alias, 1 drivers
S_0x555db797c3e0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6e3c5e0 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db797c570 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db797c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e734f0 .functor OR 1, L_0x555db7e732d0, L_0x555db7e73460, C4<0>, C4<0>;
v0x555db797cf20_0 .net "S", 0 0, L_0x555db7e73360;  1 drivers
v0x555db797cfc0_0 .net "a", 0 0, L_0x555db7e73630;  1 drivers
v0x555db797d060_0 .net "b", 0 0, L_0x555db7e73760;  1 drivers
v0x555db797d100_0 .net "cin", 0 0, L_0x555db7e72de0;  alias, 1 drivers
v0x555db797d1a0_0 .net "cout", 0 0, L_0x555db7e734f0;  alias, 1 drivers
v0x555db797d240_0 .net "cout1", 0 0, L_0x555db7e732d0;  1 drivers
v0x555db797d2e0_0 .net "cout2", 0 0, L_0x555db7e73460;  1 drivers
v0x555db797d380_0 .net "s1", 0 0, L_0x555db7e73220;  1 drivers
S_0x555db797c700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db797c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e73220 .functor XOR 1, L_0x555db7e73630, L_0x555db7e73760, C4<0>, C4<0>;
L_0x555db7e732d0 .functor AND 1, L_0x555db7e73630, L_0x555db7e73760, C4<1>, C4<1>;
v0x555db797c890_0 .net "S", 0 0, L_0x555db7e73220;  alias, 1 drivers
v0x555db797c930_0 .net "a", 0 0, L_0x555db7e73630;  alias, 1 drivers
v0x555db797c9d0_0 .net "b", 0 0, L_0x555db7e73760;  alias, 1 drivers
v0x555db797ca70_0 .net "cout", 0 0, L_0x555db7e732d0;  alias, 1 drivers
S_0x555db797cb10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db797c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e73360 .functor XOR 1, L_0x555db7e72de0, L_0x555db7e73220, C4<0>, C4<0>;
L_0x555db7e73460 .functor AND 1, L_0x555db7e72de0, L_0x555db7e73220, C4<1>, C4<1>;
v0x555db797cca0_0 .net "S", 0 0, L_0x555db7e73360;  alias, 1 drivers
v0x555db797cd40_0 .net "a", 0 0, L_0x555db7e72de0;  alias, 1 drivers
v0x555db797cde0_0 .net "b", 0 0, L_0x555db7e73220;  alias, 1 drivers
v0x555db797ce80_0 .net "cout", 0 0, L_0x555db7e73460;  alias, 1 drivers
S_0x555db797d420 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6e4ee20 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db797d5b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db797d420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e73ca0 .functor OR 1, L_0x555db7e739f0, L_0x555db7e73c10, C4<0>, C4<0>;
v0x555db797df60_0 .net "S", 0 0, L_0x555db7e73a80;  1 drivers
v0x555db797e000_0 .net "a", 0 0, L_0x555db7e73180;  1 drivers
v0x555db797e0a0_0 .net "b", 0 0, L_0x555db7e73e70;  1 drivers
v0x555db797e140_0 .net "cin", 0 0, L_0x555db7e734f0;  alias, 1 drivers
v0x555db797e1e0_0 .net "cout", 0 0, L_0x555db7e73ca0;  alias, 1 drivers
v0x555db797e280_0 .net "cout1", 0 0, L_0x555db7e739f0;  1 drivers
v0x555db797e320_0 .net "cout2", 0 0, L_0x555db7e73c10;  1 drivers
v0x555db797e3c0_0 .net "s1", 0 0, L_0x555db7e73940;  1 drivers
S_0x555db797d740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db797d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e73940 .functor XOR 1, L_0x555db7e73180, L_0x555db7e73e70, C4<0>, C4<0>;
L_0x555db7e739f0 .functor AND 1, L_0x555db7e73180, L_0x555db7e73e70, C4<1>, C4<1>;
v0x555db797d8d0_0 .net "S", 0 0, L_0x555db7e73940;  alias, 1 drivers
v0x555db797d970_0 .net "a", 0 0, L_0x555db7e73180;  alias, 1 drivers
v0x555db797da10_0 .net "b", 0 0, L_0x555db7e73e70;  alias, 1 drivers
v0x555db797dab0_0 .net "cout", 0 0, L_0x555db7e739f0;  alias, 1 drivers
S_0x555db797db50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db797d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e73a80 .functor XOR 1, L_0x555db7e734f0, L_0x555db7e73940, C4<0>, C4<0>;
L_0x555db7e73c10 .functor AND 1, L_0x555db7e734f0, L_0x555db7e73940, C4<1>, C4<1>;
v0x555db797dce0_0 .net "S", 0 0, L_0x555db7e73a80;  alias, 1 drivers
v0x555db797dd80_0 .net "a", 0 0, L_0x555db7e734f0;  alias, 1 drivers
v0x555db797de20_0 .net "b", 0 0, L_0x555db7e73940;  alias, 1 drivers
v0x555db797dec0_0 .net "cout", 0 0, L_0x555db7e73c10;  alias, 1 drivers
S_0x555db797e460 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6e549c0 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db797e5f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db797e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e743c0 .functor OR 1, L_0x555db7e74110, L_0x555db7e74330, C4<0>, C4<0>;
v0x555db797efa0_0 .net "S", 0 0, L_0x555db7e741a0;  1 drivers
v0x555db797f040_0 .net "a", 0 0, L_0x555db7e74500;  1 drivers
v0x555db797f0e0_0 .net "b", 0 0, L_0x555db7e74630;  1 drivers
v0x555db797f180_0 .net "cin", 0 0, L_0x555db7e73ca0;  alias, 1 drivers
v0x555db797f220_0 .net "cout", 0 0, L_0x555db7e743c0;  alias, 1 drivers
v0x555db797f2c0_0 .net "cout1", 0 0, L_0x555db7e74110;  1 drivers
v0x555db797f360_0 .net "cout2", 0 0, L_0x555db7e74330;  1 drivers
v0x555db797f400_0 .net "s1", 0 0, L_0x555db7e74060;  1 drivers
S_0x555db797e780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db797e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e74060 .functor XOR 1, L_0x555db7e74500, L_0x555db7e74630, C4<0>, C4<0>;
L_0x555db7e74110 .functor AND 1, L_0x555db7e74500, L_0x555db7e74630, C4<1>, C4<1>;
v0x555db797e910_0 .net "S", 0 0, L_0x555db7e74060;  alias, 1 drivers
v0x555db797e9b0_0 .net "a", 0 0, L_0x555db7e74500;  alias, 1 drivers
v0x555db797ea50_0 .net "b", 0 0, L_0x555db7e74630;  alias, 1 drivers
v0x555db797eaf0_0 .net "cout", 0 0, L_0x555db7e74110;  alias, 1 drivers
S_0x555db797eb90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db797e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e741a0 .functor XOR 1, L_0x555db7e73ca0, L_0x555db7e74060, C4<0>, C4<0>;
L_0x555db7e74330 .functor AND 1, L_0x555db7e73ca0, L_0x555db7e74060, C4<1>, C4<1>;
v0x555db797ed20_0 .net "S", 0 0, L_0x555db7e741a0;  alias, 1 drivers
v0x555db797edc0_0 .net "a", 0 0, L_0x555db7e73ca0;  alias, 1 drivers
v0x555db797ee60_0 .net "b", 0 0, L_0x555db7e74060;  alias, 1 drivers
v0x555db797ef00_0 .net "cout", 0 0, L_0x555db7e74330;  alias, 1 drivers
S_0x555db797f4a0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6e6d8c0 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db797f630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db797f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e74b90 .functor OR 1, L_0x555db7e748e0, L_0x555db7e74b00, C4<0>, C4<0>;
v0x555db797ffe0_0 .net "S", 0 0, L_0x555db7e74970;  1 drivers
v0x555db7980080_0 .net "a", 0 0, L_0x555db7e74cd0;  1 drivers
v0x555db7980120_0 .net "b", 0 0, L_0x555db7e75010;  1 drivers
v0x555db79801c0_0 .net "cin", 0 0, L_0x555db7e743c0;  alias, 1 drivers
v0x555db7980260_0 .net "cout", 0 0, L_0x555db7e74b90;  alias, 1 drivers
v0x555db7980300_0 .net "cout1", 0 0, L_0x555db7e748e0;  1 drivers
v0x555db79803a0_0 .net "cout2", 0 0, L_0x555db7e74b00;  1 drivers
v0x555db7980440_0 .net "s1", 0 0, L_0x555db7e74830;  1 drivers
S_0x555db797f7c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db797f630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e74830 .functor XOR 1, L_0x555db7e74cd0, L_0x555db7e75010, C4<0>, C4<0>;
L_0x555db7e748e0 .functor AND 1, L_0x555db7e74cd0, L_0x555db7e75010, C4<1>, C4<1>;
v0x555db797f950_0 .net "S", 0 0, L_0x555db7e74830;  alias, 1 drivers
v0x555db797f9f0_0 .net "a", 0 0, L_0x555db7e74cd0;  alias, 1 drivers
v0x555db797fa90_0 .net "b", 0 0, L_0x555db7e75010;  alias, 1 drivers
v0x555db797fb30_0 .net "cout", 0 0, L_0x555db7e748e0;  alias, 1 drivers
S_0x555db797fbd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db797f630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e74970 .functor XOR 1, L_0x555db7e743c0, L_0x555db7e74830, C4<0>, C4<0>;
L_0x555db7e74b00 .functor AND 1, L_0x555db7e743c0, L_0x555db7e74830, C4<1>, C4<1>;
v0x555db797fd60_0 .net "S", 0 0, L_0x555db7e74970;  alias, 1 drivers
v0x555db797fe00_0 .net "a", 0 0, L_0x555db7e743c0;  alias, 1 drivers
v0x555db797fea0_0 .net "b", 0 0, L_0x555db7e74830;  alias, 1 drivers
v0x555db797ff40_0 .net "cout", 0 0, L_0x555db7e74b00;  alias, 1 drivers
S_0x555db79804e0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6e85900 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7980670 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79804e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e75580 .functor OR 1, L_0x555db7e752d0, L_0x555db7e754f0, C4<0>, C4<0>;
v0x555db7981020_0 .net "S", 0 0, L_0x555db7e75360;  1 drivers
v0x555db79810c0_0 .net "a", 0 0, L_0x555db7e756c0;  1 drivers
v0x555db7981160_0 .net "b", 0 0, L_0x555db7e757f0;  1 drivers
v0x555db7981200_0 .net "cin", 0 0, L_0x555db7e74b90;  alias, 1 drivers
v0x555db79812a0_0 .net "cout", 0 0, L_0x555db7e75580;  alias, 1 drivers
v0x555db7981340_0 .net "cout1", 0 0, L_0x555db7e752d0;  1 drivers
v0x555db79813e0_0 .net "cout2", 0 0, L_0x555db7e754f0;  1 drivers
v0x555db7981480_0 .net "s1", 0 0, L_0x555db7e75220;  1 drivers
S_0x555db7980800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7980670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e75220 .functor XOR 1, L_0x555db7e756c0, L_0x555db7e757f0, C4<0>, C4<0>;
L_0x555db7e752d0 .functor AND 1, L_0x555db7e756c0, L_0x555db7e757f0, C4<1>, C4<1>;
v0x555db7980990_0 .net "S", 0 0, L_0x555db7e75220;  alias, 1 drivers
v0x555db7980a30_0 .net "a", 0 0, L_0x555db7e756c0;  alias, 1 drivers
v0x555db7980ad0_0 .net "b", 0 0, L_0x555db7e757f0;  alias, 1 drivers
v0x555db7980b70_0 .net "cout", 0 0, L_0x555db7e752d0;  alias, 1 drivers
S_0x555db7980c10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7980670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e75360 .functor XOR 1, L_0x555db7e74b90, L_0x555db7e75220, C4<0>, C4<0>;
L_0x555db7e754f0 .functor AND 1, L_0x555db7e74b90, L_0x555db7e75220, C4<1>, C4<1>;
v0x555db7980da0_0 .net "S", 0 0, L_0x555db7e75360;  alias, 1 drivers
v0x555db7980e40_0 .net "a", 0 0, L_0x555db7e74b90;  alias, 1 drivers
v0x555db7980ee0_0 .net "b", 0 0, L_0x555db7e75220;  alias, 1 drivers
v0x555db7980f80_0 .net "cout", 0 0, L_0x555db7e754f0;  alias, 1 drivers
S_0x555db7981520 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6ea1760 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db79816b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7981520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e75f80 .functor OR 1, L_0x555db7e75cd0, L_0x555db7e75ef0, C4<0>, C4<0>;
v0x555db7982060_0 .net "S", 0 0, L_0x555db7e75d60;  1 drivers
v0x555db7982100_0 .net "a", 0 0, L_0x555db7e760c0;  1 drivers
v0x555db79821a0_0 .net "b", 0 0, L_0x555db7e761f0;  1 drivers
v0x555db7982240_0 .net "cin", 0 0, L_0x555db7e75580;  alias, 1 drivers
v0x555db79822e0_0 .net "cout", 0 0, L_0x555db7e75f80;  alias, 1 drivers
v0x555db7982380_0 .net "cout1", 0 0, L_0x555db7e75cd0;  1 drivers
v0x555db7982420_0 .net "cout2", 0 0, L_0x555db7e75ef0;  1 drivers
v0x555db79824c0_0 .net "s1", 0 0, L_0x555db7e75c20;  1 drivers
S_0x555db7981840 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79816b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e75c20 .functor XOR 1, L_0x555db7e760c0, L_0x555db7e761f0, C4<0>, C4<0>;
L_0x555db7e75cd0 .functor AND 1, L_0x555db7e760c0, L_0x555db7e761f0, C4<1>, C4<1>;
v0x555db79819d0_0 .net "S", 0 0, L_0x555db7e75c20;  alias, 1 drivers
v0x555db7981a70_0 .net "a", 0 0, L_0x555db7e760c0;  alias, 1 drivers
v0x555db7981b10_0 .net "b", 0 0, L_0x555db7e761f0;  alias, 1 drivers
v0x555db7981bb0_0 .net "cout", 0 0, L_0x555db7e75cd0;  alias, 1 drivers
S_0x555db7981c50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79816b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e75d60 .functor XOR 1, L_0x555db7e75580, L_0x555db7e75c20, C4<0>, C4<0>;
L_0x555db7e75ef0 .functor AND 1, L_0x555db7e75580, L_0x555db7e75c20, C4<1>, C4<1>;
v0x555db7981de0_0 .net "S", 0 0, L_0x555db7e75d60;  alias, 1 drivers
v0x555db7981e80_0 .net "a", 0 0, L_0x555db7e75580;  alias, 1 drivers
v0x555db7981f20_0 .net "b", 0 0, L_0x555db7e75c20;  alias, 1 drivers
v0x555db7981fc0_0 .net "cout", 0 0, L_0x555db7e75ef0;  alias, 1 drivers
S_0x555db7982560 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7973010;
 .timescale 0 0;
P_0x555db6ea90f0 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db79826f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7982560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e76780 .functor OR 1, L_0x555db7e764d0, L_0x555db7e766f0, C4<0>, C4<0>;
v0x555db79830a0_0 .net "S", 0 0, L_0x555db7e76560;  1 drivers
v0x555db7983140_0 .net "a", 0 0, L_0x555db7e76880;  1 drivers
v0x555db79831e0_0 .net "b", 0 0, L_0x555db7e769b0;  1 drivers
v0x555db7983280_0 .net "cin", 0 0, L_0x555db7e75f80;  alias, 1 drivers
v0x555db7983320_0 .net "cout", 0 0, L_0x555db7e76780;  alias, 1 drivers
v0x555db79833c0_0 .net "cout1", 0 0, L_0x555db7e764d0;  1 drivers
v0x555db7983460_0 .net "cout2", 0 0, L_0x555db7e766f0;  1 drivers
v0x555db7983500_0 .net "s1", 0 0, L_0x555db7e76420;  1 drivers
S_0x555db7982880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79826f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e76420 .functor XOR 1, L_0x555db7e76880, L_0x555db7e769b0, C4<0>, C4<0>;
L_0x555db7e764d0 .functor AND 1, L_0x555db7e76880, L_0x555db7e769b0, C4<1>, C4<1>;
v0x555db7982a10_0 .net "S", 0 0, L_0x555db7e76420;  alias, 1 drivers
v0x555db7982ab0_0 .net "a", 0 0, L_0x555db7e76880;  alias, 1 drivers
v0x555db7982b50_0 .net "b", 0 0, L_0x555db7e769b0;  alias, 1 drivers
v0x555db7982bf0_0 .net "cout", 0 0, L_0x555db7e764d0;  alias, 1 drivers
S_0x555db7982c90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79826f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e76560 .functor XOR 1, L_0x555db7e75f80, L_0x555db7e76420, C4<0>, C4<0>;
L_0x555db7e766f0 .functor AND 1, L_0x555db7e75f80, L_0x555db7e76420, C4<1>, C4<1>;
v0x555db7982e20_0 .net "S", 0 0, L_0x555db7e76560;  alias, 1 drivers
v0x555db7982ec0_0 .net "a", 0 0, L_0x555db7e75f80;  alias, 1 drivers
v0x555db7982f60_0 .net "b", 0 0, L_0x555db7e76420;  alias, 1 drivers
v0x555db7983000_0 .net "cout", 0 0, L_0x555db7e766f0;  alias, 1 drivers
S_0x555db7984bf0 .scope module, "ins2" "subtractor_Nbit" 3 164, 3 36 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "D";
    .port_info 4 /OUTPUT 8 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db6ed2d50 .param/l "N" 0 3 36, +C4<00000000000000000000000000001000>;
L_0x555db7e82850 .functor NOT 8, L_0x555db7e86770, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f49c55c0250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e82c20 .functor BUFZ 1, L_0x7f49c55c0250, C4<0>, C4<0>, C4<0>;
L_0x555db7e82d80 .functor NOT 1, L_0x555db7e82ce0, C4<0>, C4<0>, C4<0>;
v0x555db7995b80_0 .net "D", 7 0, L_0x555db7e827b0;  alias, 1 drivers
v0x555db7995c20_0 .net *"_ivl_63", 0 0, L_0x555db7e82c20;  1 drivers
v0x555db7995cc0_0 .net "a", 7 0, L_0x555db7e86640;  1 drivers
v0x555db7995d60_0 .net "abs_D", 7 0, L_0x555db7e864b0;  alias, 1 drivers
v0x555db7995e00_0 .net "b", 7 0, L_0x555db7e86770;  1 drivers
v0x555db7995ea0_0 .net "b_comp", 7 0, L_0x555db7e82850;  1 drivers
v0x555db7995f40_0 .net "carry", 8 0, L_0x555db7e828c0;  1 drivers
v0x555db7995fe0_0 .net "cin", 0 0, L_0x7f49c55c0250;  1 drivers
v0x555db7996080_0 .net "is_pos", 0 0, L_0x555db7e82ce0;  1 drivers
v0x555db7996120_0 .net "negative", 0 0, L_0x555db7e82d80;  alias, 1 drivers
v0x555db79961c0_0 .net "twos", 7 0, L_0x555db7e862e0;  1 drivers
L_0x555db7e7ed90 .part L_0x555db7e86640, 0, 1;
L_0x555db7e7eec0 .part L_0x555db7e82850, 0, 1;
L_0x555db7e7eff0 .part L_0x555db7e828c0, 0, 1;
L_0x555db7e7f480 .part L_0x555db7e86640, 1, 1;
L_0x555db7e7f5b0 .part L_0x555db7e82850, 1, 1;
L_0x555db7e7f6e0 .part L_0x555db7e828c0, 1, 1;
L_0x555db7e7fc60 .part L_0x555db7e86640, 2, 1;
L_0x555db7e7fd90 .part L_0x555db7e82850, 2, 1;
L_0x555db7e7ff10 .part L_0x555db7e828c0, 2, 1;
L_0x555db7e803a0 .part L_0x555db7e86640, 3, 1;
L_0x555db7e80560 .part L_0x555db7e82850, 3, 1;
L_0x555db7e80720 .part L_0x555db7e828c0, 3, 1;
L_0x555db7e80c10 .part L_0x555db7e86640, 4, 1;
L_0x555db7e80d40 .part L_0x555db7e82850, 4, 1;
L_0x555db7e80e70 .part L_0x555db7e828c0, 4, 1;
L_0x555db7e811f0 .part L_0x555db7e86640, 5, 1;
L_0x555db7e813b0 .part L_0x555db7e82850, 5, 1;
L_0x555db7e814e0 .part L_0x555db7e828c0, 5, 1;
L_0x555db7e81980 .part L_0x555db7e86640, 6, 1;
L_0x555db7e81ab0 .part L_0x555db7e82850, 6, 1;
L_0x555db7e81610 .part L_0x555db7e828c0, 6, 1;
L_0x555db7e82080 .part L_0x555db7e86640, 7, 1;
L_0x555db7e82380 .part L_0x555db7e82850, 7, 1;
L_0x555db7e82530 .part L_0x555db7e828c0, 7, 1;
LS_0x555db7e827b0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e7eb10, L_0x555db7e7f200, L_0x555db7e7f9e0, L_0x555db7e80120;
LS_0x555db7e827b0_0_4 .concat8 [ 1 1 1 1], L_0x555db7e80a30, L_0x555db7e81010, L_0x555db7e81790, L_0x555db7e81e00;
L_0x555db7e827b0 .concat8 [ 4 4 0 0], LS_0x555db7e827b0_0_0, LS_0x555db7e827b0_0_4;
LS_0x555db7e828c0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e82c20, L_0x555db7e7ed20, L_0x555db7e7f410, L_0x555db7e7fbf0;
LS_0x555db7e828c0_0_4 .concat8 [ 1 1 1 1], L_0x555db7e80330, L_0x555db7e80ba0, L_0x555db7e81180, L_0x555db7e81910;
LS_0x555db7e828c0_0_8 .concat8 [ 1 0 0 0], L_0x555db7e82010;
L_0x555db7e828c0 .concat8 [ 4 4 1 0], LS_0x555db7e828c0_0_0, LS_0x555db7e828c0_0_4, LS_0x555db7e828c0_0_8;
L_0x555db7e82ce0 .part L_0x555db7e828c0, 8, 1;
L_0x555db7e864b0 .functor MUXZ 8, L_0x555db7e862e0, L_0x555db7e827b0, L_0x555db7e82ce0, C4<>;
S_0x555db7984e20 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7984bf0;
 .timescale 0 0;
P_0x555db6ed5480 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7984fb0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7984e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7ed20 .functor OR 1, L_0x555db7e7ea50, L_0x555db7e7ecb0, C4<0>, C4<0>;
v0x555db7985960_0 .net "S", 0 0, L_0x555db7e7eb10;  1 drivers
v0x555db7985a00_0 .net "a", 0 0, L_0x555db7e7ed90;  1 drivers
v0x555db7985aa0_0 .net "b", 0 0, L_0x555db7e7eec0;  1 drivers
v0x555db7985b40_0 .net "cin", 0 0, L_0x555db7e7eff0;  1 drivers
v0x555db7985be0_0 .net "cout", 0 0, L_0x555db7e7ed20;  1 drivers
v0x555db7985c80_0 .net "cout1", 0 0, L_0x555db7e7ea50;  1 drivers
v0x555db7985d20_0 .net "cout2", 0 0, L_0x555db7e7ecb0;  1 drivers
v0x555db7985dc0_0 .net "s1", 0 0, L_0x555db7e7e940;  1 drivers
S_0x555db7985140 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7984fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7e940 .functor XOR 1, L_0x555db7e7ed90, L_0x555db7e7eec0, C4<0>, C4<0>;
L_0x555db7e7ea50 .functor AND 1, L_0x555db7e7ed90, L_0x555db7e7eec0, C4<1>, C4<1>;
v0x555db79852d0_0 .net "S", 0 0, L_0x555db7e7e940;  alias, 1 drivers
v0x555db7985370_0 .net "a", 0 0, L_0x555db7e7ed90;  alias, 1 drivers
v0x555db7985410_0 .net "b", 0 0, L_0x555db7e7eec0;  alias, 1 drivers
v0x555db79854b0_0 .net "cout", 0 0, L_0x555db7e7ea50;  alias, 1 drivers
S_0x555db7985550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7984fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7eb10 .functor XOR 1, L_0x555db7e7eff0, L_0x555db7e7e940, C4<0>, C4<0>;
L_0x555db7e7ecb0 .functor AND 1, L_0x555db7e7eff0, L_0x555db7e7e940, C4<1>, C4<1>;
v0x555db79856e0_0 .net "S", 0 0, L_0x555db7e7eb10;  alias, 1 drivers
v0x555db7985780_0 .net "a", 0 0, L_0x555db7e7eff0;  alias, 1 drivers
v0x555db7985820_0 .net "b", 0 0, L_0x555db7e7e940;  alias, 1 drivers
v0x555db79858c0_0 .net "cout", 0 0, L_0x555db7e7ecb0;  alias, 1 drivers
S_0x555db7985e60 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7984bf0;
 .timescale 0 0;
P_0x555db6ee1850 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7985ff0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7985e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7f410 .functor OR 1, L_0x555db7e7f190, L_0x555db7e7f3a0, C4<0>, C4<0>;
v0x555db79869a0_0 .net "S", 0 0, L_0x555db7e7f200;  1 drivers
v0x555db7986a40_0 .net "a", 0 0, L_0x555db7e7f480;  1 drivers
v0x555db7986ae0_0 .net "b", 0 0, L_0x555db7e7f5b0;  1 drivers
v0x555db7986b80_0 .net "cin", 0 0, L_0x555db7e7f6e0;  1 drivers
v0x555db7986c20_0 .net "cout", 0 0, L_0x555db7e7f410;  1 drivers
v0x555db7986cc0_0 .net "cout1", 0 0, L_0x555db7e7f190;  1 drivers
v0x555db7986d60_0 .net "cout2", 0 0, L_0x555db7e7f3a0;  1 drivers
v0x555db7986e00_0 .net "s1", 0 0, L_0x555db7e7f120;  1 drivers
S_0x555db7986180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7985ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7f120 .functor XOR 1, L_0x555db7e7f480, L_0x555db7e7f5b0, C4<0>, C4<0>;
L_0x555db7e7f190 .functor AND 1, L_0x555db7e7f480, L_0x555db7e7f5b0, C4<1>, C4<1>;
v0x555db7986310_0 .net "S", 0 0, L_0x555db7e7f120;  alias, 1 drivers
v0x555db79863b0_0 .net "a", 0 0, L_0x555db7e7f480;  alias, 1 drivers
v0x555db7986450_0 .net "b", 0 0, L_0x555db7e7f5b0;  alias, 1 drivers
v0x555db79864f0_0 .net "cout", 0 0, L_0x555db7e7f190;  alias, 1 drivers
S_0x555db7986590 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7985ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7f200 .functor XOR 1, L_0x555db7e7f6e0, L_0x555db7e7f120, C4<0>, C4<0>;
L_0x555db7e7f3a0 .functor AND 1, L_0x555db7e7f6e0, L_0x555db7e7f120, C4<1>, C4<1>;
v0x555db7986720_0 .net "S", 0 0, L_0x555db7e7f200;  alias, 1 drivers
v0x555db79867c0_0 .net "a", 0 0, L_0x555db7e7f6e0;  alias, 1 drivers
v0x555db7986860_0 .net "b", 0 0, L_0x555db7e7f120;  alias, 1 drivers
v0x555db7986900_0 .net "cout", 0 0, L_0x555db7e7f3a0;  alias, 1 drivers
S_0x555db7986ea0 .scope generate, "genblk1[2]" "genblk1[2]" 3 50, 3 50 0, S_0x555db7984bf0;
 .timescale 0 0;
P_0x555db6eebe30 .param/l "i" 0 3 50, +C4<010>;
S_0x555db7987030 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7986ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e7fbf0 .functor OR 1, L_0x555db7e7f920, L_0x555db7e7fb80, C4<0>, C4<0>;
v0x555db79879e0_0 .net "S", 0 0, L_0x555db7e7f9e0;  1 drivers
v0x555db7987a80_0 .net "a", 0 0, L_0x555db7e7fc60;  1 drivers
v0x555db7987b20_0 .net "b", 0 0, L_0x555db7e7fd90;  1 drivers
v0x555db7987bc0_0 .net "cin", 0 0, L_0x555db7e7ff10;  1 drivers
v0x555db7987c60_0 .net "cout", 0 0, L_0x555db7e7fbf0;  1 drivers
v0x555db7987d00_0 .net "cout1", 0 0, L_0x555db7e7f920;  1 drivers
v0x555db7987da0_0 .net "cout2", 0 0, L_0x555db7e7fb80;  1 drivers
v0x555db7987e40_0 .net "s1", 0 0, L_0x555db7e7f810;  1 drivers
S_0x555db79871c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7987030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7f810 .functor XOR 1, L_0x555db7e7fc60, L_0x555db7e7fd90, C4<0>, C4<0>;
L_0x555db7e7f920 .functor AND 1, L_0x555db7e7fc60, L_0x555db7e7fd90, C4<1>, C4<1>;
v0x555db7987350_0 .net "S", 0 0, L_0x555db7e7f810;  alias, 1 drivers
v0x555db79873f0_0 .net "a", 0 0, L_0x555db7e7fc60;  alias, 1 drivers
v0x555db7987490_0 .net "b", 0 0, L_0x555db7e7fd90;  alias, 1 drivers
v0x555db7987530_0 .net "cout", 0 0, L_0x555db7e7f920;  alias, 1 drivers
S_0x555db79875d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7987030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e7f9e0 .functor XOR 1, L_0x555db7e7ff10, L_0x555db7e7f810, C4<0>, C4<0>;
L_0x555db7e7fb80 .functor AND 1, L_0x555db7e7ff10, L_0x555db7e7f810, C4<1>, C4<1>;
v0x555db7987760_0 .net "S", 0 0, L_0x555db7e7f9e0;  alias, 1 drivers
v0x555db7987800_0 .net "a", 0 0, L_0x555db7e7ff10;  alias, 1 drivers
v0x555db79878a0_0 .net "b", 0 0, L_0x555db7e7f810;  alias, 1 drivers
v0x555db7987940_0 .net "cout", 0 0, L_0x555db7e7fb80;  alias, 1 drivers
S_0x555db7987ee0 .scope generate, "genblk1[3]" "genblk1[3]" 3 50, 3 50 0, S_0x555db7984bf0;
 .timescale 0 0;
P_0x555db6ebd6c0 .param/l "i" 0 3 50, +C4<011>;
S_0x555db7988070 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7987ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e80330 .functor OR 1, L_0x555db7e800b0, L_0x555db7e802c0, C4<0>, C4<0>;
v0x555db7988a20_0 .net "S", 0 0, L_0x555db7e80120;  1 drivers
v0x555db7988ac0_0 .net "a", 0 0, L_0x555db7e803a0;  1 drivers
v0x555db7988b60_0 .net "b", 0 0, L_0x555db7e80560;  1 drivers
v0x555db7988c00_0 .net "cin", 0 0, L_0x555db7e80720;  1 drivers
v0x555db7988ca0_0 .net "cout", 0 0, L_0x555db7e80330;  1 drivers
v0x555db7988d40_0 .net "cout1", 0 0, L_0x555db7e800b0;  1 drivers
v0x555db7988de0_0 .net "cout2", 0 0, L_0x555db7e802c0;  1 drivers
v0x555db7988e80_0 .net "s1", 0 0, L_0x555db7e80040;  1 drivers
S_0x555db7988200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7988070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e80040 .functor XOR 1, L_0x555db7e803a0, L_0x555db7e80560, C4<0>, C4<0>;
L_0x555db7e800b0 .functor AND 1, L_0x555db7e803a0, L_0x555db7e80560, C4<1>, C4<1>;
v0x555db7988390_0 .net "S", 0 0, L_0x555db7e80040;  alias, 1 drivers
v0x555db7988430_0 .net "a", 0 0, L_0x555db7e803a0;  alias, 1 drivers
v0x555db79884d0_0 .net "b", 0 0, L_0x555db7e80560;  alias, 1 drivers
v0x555db7988570_0 .net "cout", 0 0, L_0x555db7e800b0;  alias, 1 drivers
S_0x555db7988610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7988070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e80120 .functor XOR 1, L_0x555db7e80720, L_0x555db7e80040, C4<0>, C4<0>;
L_0x555db7e802c0 .functor AND 1, L_0x555db7e80720, L_0x555db7e80040, C4<1>, C4<1>;
v0x555db79887a0_0 .net "S", 0 0, L_0x555db7e80120;  alias, 1 drivers
v0x555db7988840_0 .net "a", 0 0, L_0x555db7e80720;  alias, 1 drivers
v0x555db79888e0_0 .net "b", 0 0, L_0x555db7e80040;  alias, 1 drivers
v0x555db7988980_0 .net "cout", 0 0, L_0x555db7e802c0;  alias, 1 drivers
S_0x555db7988f20 .scope generate, "genblk1[4]" "genblk1[4]" 3 50, 3 50 0, S_0x555db7984bf0;
 .timescale 0 0;
P_0x555db6ef7960 .param/l "i" 0 3 50, +C4<0100>;
S_0x555db79890b0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7988f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e80ba0 .functor OR 1, L_0x555db7e809c0, L_0x555db7e80b30, C4<0>, C4<0>;
v0x555db7989a60_0 .net "S", 0 0, L_0x555db7e80a30;  1 drivers
v0x555db7989b00_0 .net "a", 0 0, L_0x555db7e80c10;  1 drivers
v0x555db7989ba0_0 .net "b", 0 0, L_0x555db7e80d40;  1 drivers
v0x555db7989c40_0 .net "cin", 0 0, L_0x555db7e80e70;  1 drivers
v0x555db7989ce0_0 .net "cout", 0 0, L_0x555db7e80ba0;  1 drivers
v0x555db7989d80_0 .net "cout1", 0 0, L_0x555db7e809c0;  1 drivers
v0x555db7989e20_0 .net "cout2", 0 0, L_0x555db7e80b30;  1 drivers
v0x555db7989ec0_0 .net "s1", 0 0, L_0x555db7e80950;  1 drivers
S_0x555db7989240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e80950 .functor XOR 1, L_0x555db7e80c10, L_0x555db7e80d40, C4<0>, C4<0>;
L_0x555db7e809c0 .functor AND 1, L_0x555db7e80c10, L_0x555db7e80d40, C4<1>, C4<1>;
v0x555db79893d0_0 .net "S", 0 0, L_0x555db7e80950;  alias, 1 drivers
v0x555db7989470_0 .net "a", 0 0, L_0x555db7e80c10;  alias, 1 drivers
v0x555db7989510_0 .net "b", 0 0, L_0x555db7e80d40;  alias, 1 drivers
v0x555db79895b0_0 .net "cout", 0 0, L_0x555db7e809c0;  alias, 1 drivers
S_0x555db7989650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e80a30 .functor XOR 1, L_0x555db7e80e70, L_0x555db7e80950, C4<0>, C4<0>;
L_0x555db7e80b30 .functor AND 1, L_0x555db7e80e70, L_0x555db7e80950, C4<1>, C4<1>;
v0x555db79897e0_0 .net "S", 0 0, L_0x555db7e80a30;  alias, 1 drivers
v0x555db7989880_0 .net "a", 0 0, L_0x555db7e80e70;  alias, 1 drivers
v0x555db7989920_0 .net "b", 0 0, L_0x555db7e80950;  alias, 1 drivers
v0x555db79899c0_0 .net "cout", 0 0, L_0x555db7e80b30;  alias, 1 drivers
S_0x555db7989f60 .scope generate, "genblk1[5]" "genblk1[5]" 3 50, 3 50 0, S_0x555db7984bf0;
 .timescale 0 0;
P_0x555db6f01620 .param/l "i" 0 3 50, +C4<0101>;
S_0x555db798a0f0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7989f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e81180 .functor OR 1, L_0x555db7e80fa0, L_0x555db7e81110, C4<0>, C4<0>;
v0x555db798aaa0_0 .net "S", 0 0, L_0x555db7e81010;  1 drivers
v0x555db798ab40_0 .net "a", 0 0, L_0x555db7e811f0;  1 drivers
v0x555db798abe0_0 .net "b", 0 0, L_0x555db7e813b0;  1 drivers
v0x555db798ac80_0 .net "cin", 0 0, L_0x555db7e814e0;  1 drivers
v0x555db798ad20_0 .net "cout", 0 0, L_0x555db7e81180;  1 drivers
v0x555db798adc0_0 .net "cout1", 0 0, L_0x555db7e80fa0;  1 drivers
v0x555db798ae60_0 .net "cout2", 0 0, L_0x555db7e81110;  1 drivers
v0x555db798af00_0 .net "s1", 0 0, L_0x555db7e808e0;  1 drivers
S_0x555db798a280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db798a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e808e0 .functor XOR 1, L_0x555db7e811f0, L_0x555db7e813b0, C4<0>, C4<0>;
L_0x555db7e80fa0 .functor AND 1, L_0x555db7e811f0, L_0x555db7e813b0, C4<1>, C4<1>;
v0x555db798a410_0 .net "S", 0 0, L_0x555db7e808e0;  alias, 1 drivers
v0x555db798a4b0_0 .net "a", 0 0, L_0x555db7e811f0;  alias, 1 drivers
v0x555db798a550_0 .net "b", 0 0, L_0x555db7e813b0;  alias, 1 drivers
v0x555db798a5f0_0 .net "cout", 0 0, L_0x555db7e80fa0;  alias, 1 drivers
S_0x555db798a690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db798a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e81010 .functor XOR 1, L_0x555db7e814e0, L_0x555db7e808e0, C4<0>, C4<0>;
L_0x555db7e81110 .functor AND 1, L_0x555db7e814e0, L_0x555db7e808e0, C4<1>, C4<1>;
v0x555db798a820_0 .net "S", 0 0, L_0x555db7e81010;  alias, 1 drivers
v0x555db798a8c0_0 .net "a", 0 0, L_0x555db7e814e0;  alias, 1 drivers
v0x555db798a960_0 .net "b", 0 0, L_0x555db7e808e0;  alias, 1 drivers
v0x555db798aa00_0 .net "cout", 0 0, L_0x555db7e81110;  alias, 1 drivers
S_0x555db798afa0 .scope generate, "genblk1[6]" "genblk1[6]" 3 50, 3 50 0, S_0x555db7984bf0;
 .timescale 0 0;
P_0x555db6f2ef30 .param/l "i" 0 3 50, +C4<0110>;
S_0x555db798b130 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db798afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e81910 .functor OR 1, L_0x555db7e81720, L_0x555db7e818a0, C4<0>, C4<0>;
v0x555db798bae0_0 .net "S", 0 0, L_0x555db7e81790;  1 drivers
v0x555db798bb80_0 .net "a", 0 0, L_0x555db7e81980;  1 drivers
v0x555db798bc20_0 .net "b", 0 0, L_0x555db7e81ab0;  1 drivers
v0x555db798bcc0_0 .net "cin", 0 0, L_0x555db7e81610;  1 drivers
v0x555db798bd60_0 .net "cout", 0 0, L_0x555db7e81910;  1 drivers
v0x555db798be00_0 .net "cout1", 0 0, L_0x555db7e81720;  1 drivers
v0x555db798bea0_0 .net "cout2", 0 0, L_0x555db7e818a0;  1 drivers
v0x555db798bf40_0 .net "s1", 0 0, L_0x555db7e816b0;  1 drivers
S_0x555db798b2c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db798b130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e816b0 .functor XOR 1, L_0x555db7e81980, L_0x555db7e81ab0, C4<0>, C4<0>;
L_0x555db7e81720 .functor AND 1, L_0x555db7e81980, L_0x555db7e81ab0, C4<1>, C4<1>;
v0x555db798b450_0 .net "S", 0 0, L_0x555db7e816b0;  alias, 1 drivers
v0x555db798b4f0_0 .net "a", 0 0, L_0x555db7e81980;  alias, 1 drivers
v0x555db798b590_0 .net "b", 0 0, L_0x555db7e81ab0;  alias, 1 drivers
v0x555db798b630_0 .net "cout", 0 0, L_0x555db7e81720;  alias, 1 drivers
S_0x555db798b6d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db798b130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e81790 .functor XOR 1, L_0x555db7e81610, L_0x555db7e816b0, C4<0>, C4<0>;
L_0x555db7e818a0 .functor AND 1, L_0x555db7e81610, L_0x555db7e816b0, C4<1>, C4<1>;
v0x555db798b860_0 .net "S", 0 0, L_0x555db7e81790;  alias, 1 drivers
v0x555db798b900_0 .net "a", 0 0, L_0x555db7e81610;  alias, 1 drivers
v0x555db798b9a0_0 .net "b", 0 0, L_0x555db7e816b0;  alias, 1 drivers
v0x555db798ba40_0 .net "cout", 0 0, L_0x555db7e818a0;  alias, 1 drivers
S_0x555db798bfe0 .scope generate, "genblk1[7]" "genblk1[7]" 3 50, 3 50 0, S_0x555db7984bf0;
 .timescale 0 0;
P_0x555db6f3a9d0 .param/l "i" 0 3 50, +C4<0111>;
S_0x555db798c170 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db798bfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e82010 .functor OR 1, L_0x555db7e81d90, L_0x555db7e81fa0, C4<0>, C4<0>;
v0x555db798cb20_0 .net "S", 0 0, L_0x555db7e81e00;  1 drivers
v0x555db798cbc0_0 .net "a", 0 0, L_0x555db7e82080;  1 drivers
v0x555db798cc60_0 .net "b", 0 0, L_0x555db7e82380;  1 drivers
v0x555db798cd00_0 .net "cin", 0 0, L_0x555db7e82530;  1 drivers
v0x555db798cda0_0 .net "cout", 0 0, L_0x555db7e82010;  1 drivers
v0x555db798ce40_0 .net "cout1", 0 0, L_0x555db7e81d90;  1 drivers
v0x555db798cee0_0 .net "cout2", 0 0, L_0x555db7e81fa0;  1 drivers
v0x555db798cf80_0 .net "s1", 0 0, L_0x555db7e81d20;  1 drivers
S_0x555db798c300 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db798c170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e81d20 .functor XOR 1, L_0x555db7e82080, L_0x555db7e82380, C4<0>, C4<0>;
L_0x555db7e81d90 .functor AND 1, L_0x555db7e82080, L_0x555db7e82380, C4<1>, C4<1>;
v0x555db798c490_0 .net "S", 0 0, L_0x555db7e81d20;  alias, 1 drivers
v0x555db798c530_0 .net "a", 0 0, L_0x555db7e82080;  alias, 1 drivers
v0x555db798c5d0_0 .net "b", 0 0, L_0x555db7e82380;  alias, 1 drivers
v0x555db798c670_0 .net "cout", 0 0, L_0x555db7e81d90;  alias, 1 drivers
S_0x555db798c710 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db798c170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e81e00 .functor XOR 1, L_0x555db7e82530, L_0x555db7e81d20, C4<0>, C4<0>;
L_0x555db7e81fa0 .functor AND 1, L_0x555db7e82530, L_0x555db7e81d20, C4<1>, C4<1>;
v0x555db798c8a0_0 .net "S", 0 0, L_0x555db7e81e00;  alias, 1 drivers
v0x555db798c940_0 .net "a", 0 0, L_0x555db7e82530;  alias, 1 drivers
v0x555db798c9e0_0 .net "b", 0 0, L_0x555db7e81d20;  alias, 1 drivers
v0x555db798ca80_0 .net "cout", 0 0, L_0x555db7e81fa0;  alias, 1 drivers
S_0x555db798d020 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7984bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "i";
    .port_info 1 /OUTPUT 8 "o";
P_0x555db6ef64f0 .param/l "N" 0 3 61, +C4<00000000000000000000000000001000>;
L_0x555db7e82e90 .functor NOT 8, L_0x555db7e827b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555db7995900_0 .net "cout", 0 0, L_0x555db7e863f0;  1 drivers
v0x555db79959a0_0 .net "i", 7 0, L_0x555db7e827b0;  alias, 1 drivers
v0x555db7995a40_0 .net "o", 7 0, L_0x555db7e862e0;  alias, 1 drivers
v0x555db7995ae0_0 .net "temp2", 7 0, L_0x555db7e82e90;  1 drivers
S_0x555db798d1b0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db798d020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f4af20 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c0208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e86380 .functor BUFZ 1, L_0x7f49c55c0208, C4<0>, C4<0>, C4<0>;
L_0x555db7e863f0 .functor BUFZ 1, L_0x555db7e85e20, C4<0>, C4<0>, C4<0>;
v0x555db7995540_0 .net "S", 7 0, L_0x555db7e862e0;  alias, 1 drivers
v0x555db79955e0_0 .net "a", 7 0, L_0x555db7e82e90;  alias, 1 drivers
L_0x7f49c55c01c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db7995680_0 .net "b", 7 0, L_0x7f49c55c01c0;  1 drivers
v0x555db7995720 .array "carry", 0 8;
v0x555db7995720_0 .net v0x555db7995720 0, 0 0, L_0x555db7e86380; 1 drivers
v0x555db7995720_1 .net v0x555db7995720 1, 0 0, L_0x555db7e83320; 1 drivers
v0x555db7995720_2 .net v0x555db7995720 2, 0 0, L_0x555db7e838d0; 1 drivers
v0x555db7995720_3 .net v0x555db7995720 3, 0 0, L_0x555db7e83f60; 1 drivers
v0x555db7995720_4 .net v0x555db7995720 4, 0 0, L_0x555db7e84560; 1 drivers
v0x555db7995720_5 .net v0x555db7995720 5, 0 0, L_0x555db7e84bf0; 1 drivers
v0x555db7995720_6 .net v0x555db7995720 6, 0 0, L_0x555db7e851a0; 1 drivers
v0x555db7995720_7 .net v0x555db7995720 7, 0 0, L_0x555db7e85890; 1 drivers
v0x555db7995720_8 .net v0x555db7995720 8, 0 0, L_0x555db7e85e20; 1 drivers
v0x555db79957c0_0 .net "cin", 0 0, L_0x7f49c55c0208;  1 drivers
v0x555db7995860_0 .net "cout", 0 0, L_0x555db7e863f0;  alias, 1 drivers
L_0x555db7e83420 .part L_0x555db7e82e90, 0, 1;
L_0x555db7e83550 .part L_0x7f49c55c01c0, 0, 1;
L_0x555db7e839d0 .part L_0x555db7e82e90, 1, 1;
L_0x555db7e83b90 .part L_0x7f49c55c01c0, 1, 1;
L_0x555db7e84060 .part L_0x555db7e82e90, 2, 1;
L_0x555db7e84190 .part L_0x7f49c55c01c0, 2, 1;
L_0x555db7e84660 .part L_0x555db7e82e90, 3, 1;
L_0x555db7e84790 .part L_0x7f49c55c01c0, 3, 1;
L_0x555db7e84cf0 .part L_0x555db7e82e90, 4, 1;
L_0x555db7e84e20 .part L_0x7f49c55c01c0, 4, 1;
L_0x555db7e852a0 .part L_0x555db7e82e90, 5, 1;
L_0x555db7e854e0 .part L_0x7f49c55c01c0, 5, 1;
L_0x555db7e85990 .part L_0x555db7e82e90, 6, 1;
L_0x555db7e85ac0 .part L_0x7f49c55c01c0, 6, 1;
L_0x555db7e85ee0 .part L_0x555db7e82e90, 7, 1;
L_0x555db7e86010 .part L_0x7f49c55c01c0, 7, 1;
LS_0x555db7e862e0_0_0 .concat8 [ 1 1 1 1], L_0x555db7e830d0, L_0x555db7e83760, L_0x555db7e83da0, L_0x555db7e843a0;
LS_0x555db7e862e0_0_4 .concat8 [ 1 1 1 1], L_0x555db7e84a80, L_0x555db7e85030, L_0x555db7e856d0, L_0x555db7e85c60;
L_0x555db7e862e0 .concat8 [ 4 4 0 0], LS_0x555db7e862e0_0_0, LS_0x555db7e862e0_0_4;
S_0x555db798d340 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db798d1b0;
 .timescale 0 0;
P_0x555db6f4f530 .param/l "i" 0 3 28, +C4<00>;
S_0x555db798d4d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db798d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e83320 .functor OR 1, L_0x555db7e83010, L_0x555db7e83220, C4<0>, C4<0>;
v0x555db798de80_0 .net "S", 0 0, L_0x555db7e830d0;  1 drivers
v0x555db798df20_0 .net "a", 0 0, L_0x555db7e83420;  1 drivers
v0x555db798dfc0_0 .net "b", 0 0, L_0x555db7e83550;  1 drivers
v0x555db798e060_0 .net "cin", 0 0, L_0x555db7e86380;  alias, 1 drivers
v0x555db798e100_0 .net "cout", 0 0, L_0x555db7e83320;  alias, 1 drivers
v0x555db798e1a0_0 .net "cout1", 0 0, L_0x555db7e83010;  1 drivers
v0x555db798e240_0 .net "cout2", 0 0, L_0x555db7e83220;  1 drivers
v0x555db798e2e0_0 .net "s1", 0 0, L_0x555db7e82f50;  1 drivers
S_0x555db798d660 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db798d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e82f50 .functor XOR 1, L_0x555db7e83420, L_0x555db7e83550, C4<0>, C4<0>;
L_0x555db7e83010 .functor AND 1, L_0x555db7e83420, L_0x555db7e83550, C4<1>, C4<1>;
v0x555db798d7f0_0 .net "S", 0 0, L_0x555db7e82f50;  alias, 1 drivers
v0x555db798d890_0 .net "a", 0 0, L_0x555db7e83420;  alias, 1 drivers
v0x555db798d930_0 .net "b", 0 0, L_0x555db7e83550;  alias, 1 drivers
v0x555db798d9d0_0 .net "cout", 0 0, L_0x555db7e83010;  alias, 1 drivers
S_0x555db798da70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db798d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e830d0 .functor XOR 1, L_0x555db7e86380, L_0x555db7e82f50, C4<0>, C4<0>;
L_0x555db7e83220 .functor AND 1, L_0x555db7e86380, L_0x555db7e82f50, C4<1>, C4<1>;
v0x555db798dc00_0 .net "S", 0 0, L_0x555db7e830d0;  alias, 1 drivers
v0x555db798dca0_0 .net "a", 0 0, L_0x555db7e86380;  alias, 1 drivers
v0x555db798dd40_0 .net "b", 0 0, L_0x555db7e82f50;  alias, 1 drivers
v0x555db798dde0_0 .net "cout", 0 0, L_0x555db7e83220;  alias, 1 drivers
S_0x555db798e380 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db798d1b0;
 .timescale 0 0;
P_0x555db6f59b90 .param/l "i" 0 3 28, +C4<01>;
S_0x555db798e510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db798e380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e838d0 .functor OR 1, L_0x555db7e836f0, L_0x555db7e83860, C4<0>, C4<0>;
v0x555db798eec0_0 .net "S", 0 0, L_0x555db7e83760;  1 drivers
v0x555db798ef60_0 .net "a", 0 0, L_0x555db7e839d0;  1 drivers
v0x555db798f000_0 .net "b", 0 0, L_0x555db7e83b90;  1 drivers
v0x555db798f0a0_0 .net "cin", 0 0, L_0x555db7e83320;  alias, 1 drivers
v0x555db798f140_0 .net "cout", 0 0, L_0x555db7e838d0;  alias, 1 drivers
v0x555db798f1e0_0 .net "cout1", 0 0, L_0x555db7e836f0;  1 drivers
v0x555db798f280_0 .net "cout2", 0 0, L_0x555db7e83860;  1 drivers
v0x555db798f320_0 .net "s1", 0 0, L_0x555db7e83680;  1 drivers
S_0x555db798e6a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db798e510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e83680 .functor XOR 1, L_0x555db7e839d0, L_0x555db7e83b90, C4<0>, C4<0>;
L_0x555db7e836f0 .functor AND 1, L_0x555db7e839d0, L_0x555db7e83b90, C4<1>, C4<1>;
v0x555db798e830_0 .net "S", 0 0, L_0x555db7e83680;  alias, 1 drivers
v0x555db798e8d0_0 .net "a", 0 0, L_0x555db7e839d0;  alias, 1 drivers
v0x555db798e970_0 .net "b", 0 0, L_0x555db7e83b90;  alias, 1 drivers
v0x555db798ea10_0 .net "cout", 0 0, L_0x555db7e836f0;  alias, 1 drivers
S_0x555db798eab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db798e510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e83760 .functor XOR 1, L_0x555db7e83320, L_0x555db7e83680, C4<0>, C4<0>;
L_0x555db7e83860 .functor AND 1, L_0x555db7e83320, L_0x555db7e83680, C4<1>, C4<1>;
v0x555db798ec40_0 .net "S", 0 0, L_0x555db7e83760;  alias, 1 drivers
v0x555db798ece0_0 .net "a", 0 0, L_0x555db7e83320;  alias, 1 drivers
v0x555db798ed80_0 .net "b", 0 0, L_0x555db7e83680;  alias, 1 drivers
v0x555db798ee20_0 .net "cout", 0 0, L_0x555db7e83860;  alias, 1 drivers
S_0x555db798f3c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db798d1b0;
 .timescale 0 0;
P_0x555db6f668a0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db798f550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db798f3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e83f60 .functor OR 1, L_0x555db7e83d30, L_0x555db7e83ef0, C4<0>, C4<0>;
v0x555db798ff00_0 .net "S", 0 0, L_0x555db7e83da0;  1 drivers
v0x555db798ffa0_0 .net "a", 0 0, L_0x555db7e84060;  1 drivers
v0x555db7990040_0 .net "b", 0 0, L_0x555db7e84190;  1 drivers
v0x555db79900e0_0 .net "cin", 0 0, L_0x555db7e838d0;  alias, 1 drivers
v0x555db7990180_0 .net "cout", 0 0, L_0x555db7e83f60;  alias, 1 drivers
v0x555db7990220_0 .net "cout1", 0 0, L_0x555db7e83d30;  1 drivers
v0x555db79902c0_0 .net "cout2", 0 0, L_0x555db7e83ef0;  1 drivers
v0x555db7990360_0 .net "s1", 0 0, L_0x555db7e83cc0;  1 drivers
S_0x555db798f6e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db798f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e83cc0 .functor XOR 1, L_0x555db7e84060, L_0x555db7e84190, C4<0>, C4<0>;
L_0x555db7e83d30 .functor AND 1, L_0x555db7e84060, L_0x555db7e84190, C4<1>, C4<1>;
v0x555db798f870_0 .net "S", 0 0, L_0x555db7e83cc0;  alias, 1 drivers
v0x555db798f910_0 .net "a", 0 0, L_0x555db7e84060;  alias, 1 drivers
v0x555db798f9b0_0 .net "b", 0 0, L_0x555db7e84190;  alias, 1 drivers
v0x555db798fa50_0 .net "cout", 0 0, L_0x555db7e83d30;  alias, 1 drivers
S_0x555db798faf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db798f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e83da0 .functor XOR 1, L_0x555db7e838d0, L_0x555db7e83cc0, C4<0>, C4<0>;
L_0x555db7e83ef0 .functor AND 1, L_0x555db7e838d0, L_0x555db7e83cc0, C4<1>, C4<1>;
v0x555db798fc80_0 .net "S", 0 0, L_0x555db7e83da0;  alias, 1 drivers
v0x555db798fd20_0 .net "a", 0 0, L_0x555db7e838d0;  alias, 1 drivers
v0x555db798fdc0_0 .net "b", 0 0, L_0x555db7e83cc0;  alias, 1 drivers
v0x555db798fe60_0 .net "cout", 0 0, L_0x555db7e83ef0;  alias, 1 drivers
S_0x555db7990400 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db798d1b0;
 .timescale 0 0;
P_0x555db6f06520 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7990590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7990400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e84560 .functor OR 1, L_0x555db7e84330, L_0x555db7e844f0, C4<0>, C4<0>;
v0x555db7990f40_0 .net "S", 0 0, L_0x555db7e843a0;  1 drivers
v0x555db7990fe0_0 .net "a", 0 0, L_0x555db7e84660;  1 drivers
v0x555db7991080_0 .net "b", 0 0, L_0x555db7e84790;  1 drivers
v0x555db7991120_0 .net "cin", 0 0, L_0x555db7e83f60;  alias, 1 drivers
v0x555db79911c0_0 .net "cout", 0 0, L_0x555db7e84560;  alias, 1 drivers
v0x555db7991260_0 .net "cout1", 0 0, L_0x555db7e84330;  1 drivers
v0x555db7991300_0 .net "cout2", 0 0, L_0x555db7e844f0;  1 drivers
v0x555db79913a0_0 .net "s1", 0 0, L_0x555db7e842c0;  1 drivers
S_0x555db7990720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7990590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e842c0 .functor XOR 1, L_0x555db7e84660, L_0x555db7e84790, C4<0>, C4<0>;
L_0x555db7e84330 .functor AND 1, L_0x555db7e84660, L_0x555db7e84790, C4<1>, C4<1>;
v0x555db79908b0_0 .net "S", 0 0, L_0x555db7e842c0;  alias, 1 drivers
v0x555db7990950_0 .net "a", 0 0, L_0x555db7e84660;  alias, 1 drivers
v0x555db79909f0_0 .net "b", 0 0, L_0x555db7e84790;  alias, 1 drivers
v0x555db7990a90_0 .net "cout", 0 0, L_0x555db7e84330;  alias, 1 drivers
S_0x555db7990b30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7990590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e843a0 .functor XOR 1, L_0x555db7e83f60, L_0x555db7e842c0, C4<0>, C4<0>;
L_0x555db7e844f0 .functor AND 1, L_0x555db7e83f60, L_0x555db7e842c0, C4<1>, C4<1>;
v0x555db7990cc0_0 .net "S", 0 0, L_0x555db7e843a0;  alias, 1 drivers
v0x555db7990d60_0 .net "a", 0 0, L_0x555db7e83f60;  alias, 1 drivers
v0x555db7990e00_0 .net "b", 0 0, L_0x555db7e842c0;  alias, 1 drivers
v0x555db7990ea0_0 .net "cout", 0 0, L_0x555db7e844f0;  alias, 1 drivers
S_0x555db7991440 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db798d1b0;
 .timescale 0 0;
P_0x555db6f13e40 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db79915d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7991440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e84bf0 .functor OR 1, L_0x555db7e84a10, L_0x555db7e84b80, C4<0>, C4<0>;
v0x555db7991f80_0 .net "S", 0 0, L_0x555db7e84a80;  1 drivers
v0x555db7992020_0 .net "a", 0 0, L_0x555db7e84cf0;  1 drivers
v0x555db79920c0_0 .net "b", 0 0, L_0x555db7e84e20;  1 drivers
v0x555db7992160_0 .net "cin", 0 0, L_0x555db7e84560;  alias, 1 drivers
v0x555db7992200_0 .net "cout", 0 0, L_0x555db7e84bf0;  alias, 1 drivers
v0x555db79922a0_0 .net "cout1", 0 0, L_0x555db7e84a10;  1 drivers
v0x555db7992340_0 .net "cout2", 0 0, L_0x555db7e84b80;  1 drivers
v0x555db79923e0_0 .net "s1", 0 0, L_0x555db7e849a0;  1 drivers
S_0x555db7991760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79915d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e849a0 .functor XOR 1, L_0x555db7e84cf0, L_0x555db7e84e20, C4<0>, C4<0>;
L_0x555db7e84a10 .functor AND 1, L_0x555db7e84cf0, L_0x555db7e84e20, C4<1>, C4<1>;
v0x555db79918f0_0 .net "S", 0 0, L_0x555db7e849a0;  alias, 1 drivers
v0x555db7991990_0 .net "a", 0 0, L_0x555db7e84cf0;  alias, 1 drivers
v0x555db7991a30_0 .net "b", 0 0, L_0x555db7e84e20;  alias, 1 drivers
v0x555db7991ad0_0 .net "cout", 0 0, L_0x555db7e84a10;  alias, 1 drivers
S_0x555db7991b70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79915d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e84a80 .functor XOR 1, L_0x555db7e84560, L_0x555db7e849a0, C4<0>, C4<0>;
L_0x555db7e84b80 .functor AND 1, L_0x555db7e84560, L_0x555db7e849a0, C4<1>, C4<1>;
v0x555db7991d00_0 .net "S", 0 0, L_0x555db7e84a80;  alias, 1 drivers
v0x555db7991da0_0 .net "a", 0 0, L_0x555db7e84560;  alias, 1 drivers
v0x555db7991e40_0 .net "b", 0 0, L_0x555db7e849a0;  alias, 1 drivers
v0x555db7991ee0_0 .net "cout", 0 0, L_0x555db7e84b80;  alias, 1 drivers
S_0x555db7992480 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db798d1b0;
 .timescale 0 0;
P_0x555db6f7cd00 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7992610 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7992480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e851a0 .functor OR 1, L_0x555db7e84fc0, L_0x555db7e85130, C4<0>, C4<0>;
v0x555db7992fc0_0 .net "S", 0 0, L_0x555db7e85030;  1 drivers
v0x555db7993060_0 .net "a", 0 0, L_0x555db7e852a0;  1 drivers
v0x555db7993100_0 .net "b", 0 0, L_0x555db7e854e0;  1 drivers
v0x555db79931a0_0 .net "cin", 0 0, L_0x555db7e84bf0;  alias, 1 drivers
v0x555db7993240_0 .net "cout", 0 0, L_0x555db7e851a0;  alias, 1 drivers
v0x555db79932e0_0 .net "cout1", 0 0, L_0x555db7e84fc0;  1 drivers
v0x555db7993380_0 .net "cout2", 0 0, L_0x555db7e85130;  1 drivers
v0x555db7993420_0 .net "s1", 0 0, L_0x555db7e84f50;  1 drivers
S_0x555db79927a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7992610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e84f50 .functor XOR 1, L_0x555db7e852a0, L_0x555db7e854e0, C4<0>, C4<0>;
L_0x555db7e84fc0 .functor AND 1, L_0x555db7e852a0, L_0x555db7e854e0, C4<1>, C4<1>;
v0x555db7992930_0 .net "S", 0 0, L_0x555db7e84f50;  alias, 1 drivers
v0x555db79929d0_0 .net "a", 0 0, L_0x555db7e852a0;  alias, 1 drivers
v0x555db7992a70_0 .net "b", 0 0, L_0x555db7e854e0;  alias, 1 drivers
v0x555db7992b10_0 .net "cout", 0 0, L_0x555db7e84fc0;  alias, 1 drivers
S_0x555db7992bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7992610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e85030 .functor XOR 1, L_0x555db7e84bf0, L_0x555db7e84f50, C4<0>, C4<0>;
L_0x555db7e85130 .functor AND 1, L_0x555db7e84bf0, L_0x555db7e84f50, C4<1>, C4<1>;
v0x555db7992d40_0 .net "S", 0 0, L_0x555db7e85030;  alias, 1 drivers
v0x555db7992de0_0 .net "a", 0 0, L_0x555db7e84bf0;  alias, 1 drivers
v0x555db7992e80_0 .net "b", 0 0, L_0x555db7e84f50;  alias, 1 drivers
v0x555db7992f20_0 .net "cout", 0 0, L_0x555db7e85130;  alias, 1 drivers
S_0x555db79934c0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db798d1b0;
 .timescale 0 0;
P_0x555db6f887d0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7993650 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79934c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e85890 .functor OR 1, L_0x555db7e85660, L_0x555db7e85820, C4<0>, C4<0>;
v0x555db7994000_0 .net "S", 0 0, L_0x555db7e856d0;  1 drivers
v0x555db79940a0_0 .net "a", 0 0, L_0x555db7e85990;  1 drivers
v0x555db7994140_0 .net "b", 0 0, L_0x555db7e85ac0;  1 drivers
v0x555db79941e0_0 .net "cin", 0 0, L_0x555db7e851a0;  alias, 1 drivers
v0x555db7994280_0 .net "cout", 0 0, L_0x555db7e85890;  alias, 1 drivers
v0x555db7994320_0 .net "cout1", 0 0, L_0x555db7e85660;  1 drivers
v0x555db79943c0_0 .net "cout2", 0 0, L_0x555db7e85820;  1 drivers
v0x555db7994460_0 .net "s1", 0 0, L_0x555db7e855f0;  1 drivers
S_0x555db79937e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7993650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e855f0 .functor XOR 1, L_0x555db7e85990, L_0x555db7e85ac0, C4<0>, C4<0>;
L_0x555db7e85660 .functor AND 1, L_0x555db7e85990, L_0x555db7e85ac0, C4<1>, C4<1>;
v0x555db7993970_0 .net "S", 0 0, L_0x555db7e855f0;  alias, 1 drivers
v0x555db7993a10_0 .net "a", 0 0, L_0x555db7e85990;  alias, 1 drivers
v0x555db7993ab0_0 .net "b", 0 0, L_0x555db7e85ac0;  alias, 1 drivers
v0x555db7993b50_0 .net "cout", 0 0, L_0x555db7e85660;  alias, 1 drivers
S_0x555db7993bf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7993650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e856d0 .functor XOR 1, L_0x555db7e851a0, L_0x555db7e855f0, C4<0>, C4<0>;
L_0x555db7e85820 .functor AND 1, L_0x555db7e851a0, L_0x555db7e855f0, C4<1>, C4<1>;
v0x555db7993d80_0 .net "S", 0 0, L_0x555db7e856d0;  alias, 1 drivers
v0x555db7993e20_0 .net "a", 0 0, L_0x555db7e851a0;  alias, 1 drivers
v0x555db7993ec0_0 .net "b", 0 0, L_0x555db7e855f0;  alias, 1 drivers
v0x555db7993f60_0 .net "cout", 0 0, L_0x555db7e85820;  alias, 1 drivers
S_0x555db7994500 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db798d1b0;
 .timescale 0 0;
P_0x555db6f94bc0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7994690 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7994500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e85e20 .functor OR 1, L_0x555db7e85bf0, L_0x555db7e85db0, C4<0>, C4<0>;
v0x555db7995040_0 .net "S", 0 0, L_0x555db7e85c60;  1 drivers
v0x555db79950e0_0 .net "a", 0 0, L_0x555db7e85ee0;  1 drivers
v0x555db7995180_0 .net "b", 0 0, L_0x555db7e86010;  1 drivers
v0x555db7995220_0 .net "cin", 0 0, L_0x555db7e85890;  alias, 1 drivers
v0x555db79952c0_0 .net "cout", 0 0, L_0x555db7e85e20;  alias, 1 drivers
v0x555db7995360_0 .net "cout1", 0 0, L_0x555db7e85bf0;  1 drivers
v0x555db7995400_0 .net "cout2", 0 0, L_0x555db7e85db0;  1 drivers
v0x555db79954a0_0 .net "s1", 0 0, L_0x555db7e85580;  1 drivers
S_0x555db7994820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7994690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e85580 .functor XOR 1, L_0x555db7e85ee0, L_0x555db7e86010, C4<0>, C4<0>;
L_0x555db7e85bf0 .functor AND 1, L_0x555db7e85ee0, L_0x555db7e86010, C4<1>, C4<1>;
v0x555db79949b0_0 .net "S", 0 0, L_0x555db7e85580;  alias, 1 drivers
v0x555db7994a50_0 .net "a", 0 0, L_0x555db7e85ee0;  alias, 1 drivers
v0x555db7994af0_0 .net "b", 0 0, L_0x555db7e86010;  alias, 1 drivers
v0x555db7994b90_0 .net "cout", 0 0, L_0x555db7e85bf0;  alias, 1 drivers
S_0x555db7994c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7994690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e85c60 .functor XOR 1, L_0x555db7e85890, L_0x555db7e85580, C4<0>, C4<0>;
L_0x555db7e85db0 .functor AND 1, L_0x555db7e85890, L_0x555db7e85580, C4<1>, C4<1>;
v0x555db7994dc0_0 .net "S", 0 0, L_0x555db7e85c60;  alias, 1 drivers
v0x555db7994e60_0 .net "a", 0 0, L_0x555db7e85890;  alias, 1 drivers
v0x555db7994f00_0 .net "b", 0 0, L_0x555db7e85580;  alias, 1 drivers
v0x555db7994fa0_0 .net "cout", 0 0, L_0x555db7e85db0;  alias, 1 drivers
S_0x555db7996260 .scope module, "ins3" "karatsuba_8" 3 165, 3 131 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X";
    .port_info 1 /INPUT 8 "Y";
    .port_info 2 /OUTPUT 16 "Z";
L_0x555db7f25610 .functor XOR 1, L_0x555db7ee9ba0, L_0x555db7eee5f0, C4<0>, C4<0>;
v0x555db7c21050_0 .net "X", 7 0, L_0x555db7e7e5e0;  alias, 1 drivers
v0x555db7c21130_0 .net "Y", 7 0, L_0x555db7e864b0;  alias, 1 drivers
v0x555db7c21200_0 .net "Z", 15 0, L_0x555db7f3c7d0;  alias, 1 drivers
L_0x7f49c55c3f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7c21300_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55c3f58;  1 drivers
v0x555db7c213a0_0 .net *"_ivl_24", 0 0, L_0x555db7f25610;  1 drivers
L_0x7f49c55c4150 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db7c214d0_0 .net/2u *"_ivl_28", 7 0, L_0x7f49c55c4150;  1 drivers
L_0x7f49c55c4198 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555db7c215b0_0 .net/2u *"_ivl_32", 2 0, L_0x7f49c55c4198;  1 drivers
L_0x7f49c55c41e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7c21690_0 .net/2u *"_ivl_34", 3 0, L_0x7f49c55c41e0;  1 drivers
L_0x7f49c55c4228 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555db7c21770_0 .net/2u *"_ivl_38", 7 0, L_0x7f49c55c4228;  1 drivers
v0x555db7c218e0_0 .net "a", 3 0, L_0x555db7ee9910;  1 drivers
v0x555db7c219a0_0 .net "a_abs", 3 0, L_0x555db7eebd30;  1 drivers
v0x555db7c21ab0_0 .net "b", 3 0, L_0x555db7eee380;  1 drivers
v0x555db7c21bc0_0 .net "b_abs", 3 0, L_0x555db7ef0780;  1 drivers
v0x555db7c21cd0_0 .net "c3", 0 0, L_0x555db7f34fb0;  1 drivers
v0x555db7c21d70_0 .net "c4", 0 0, L_0x555db7f3c990;  1 drivers
v0x555db7c21e10_0 .net "neg_a", 0 0, L_0x555db7ee9ba0;  1 drivers
v0x555db7c21eb0_0 .net "neg_b", 0 0, L_0x555db7eee5f0;  1 drivers
v0x555db7c22060_0 .net "temp", 15 0, L_0x555db7f34df0;  1 drivers
v0x555db7c22150_0 .net "term1", 15 0, L_0x555db7f2ce00;  1 drivers
v0x555db7c221f0_0 .net "term2", 15 0, L_0x555db7f2cf40;  1 drivers
v0x555db7c222c0_0 .net "term3", 15 0, L_0x555db7f2d0f0;  1 drivers
v0x555db7c22390_0 .net "z0", 7 0, L_0x555db7ee72b0;  1 drivers
v0x555db7c22430_0 .net "z1_1", 8 0, L_0x555db7f25680;  1 drivers
v0x555db7c224d0_0 .net "z1_3", 7 0, L_0x555db7f21af0;  1 drivers
v0x555db7c225c0_0 .net "z1_3_pad", 8 0, L_0x555db7f21c70;  1 drivers
v0x555db7c22680_0 .net "z1_4", 8 0, L_0x555db7f25490;  1 drivers
v0x555db7c22770_0 .net "z1_pad", 8 0, L_0x555db7f2cc40;  1 drivers
v0x555db7c22880_0 .net "z2", 7 0, L_0x555db7eb6b90;  1 drivers
L_0x555db7eb6da0 .part L_0x555db7e7e5e0, 4, 4;
L_0x555db7eb6ef0 .part L_0x555db7e864b0, 4, 4;
L_0x555db7ee74c0 .part L_0x555db7e7e5e0, 0, 4;
L_0x555db7ee7560 .part L_0x555db7e864b0, 0, 4;
L_0x555db7eebf10 .part L_0x555db7e7e5e0, 0, 4;
L_0x555db7eebfb0 .part L_0x555db7e7e5e0, 4, 4;
L_0x555db7ef0960 .part L_0x555db7e864b0, 4, 4;
L_0x555db7ef0a00 .part L_0x555db7e864b0, 0, 4;
L_0x555db7f21c70 .concat [ 8 1 0 0], L_0x555db7f21af0, L_0x7f49c55c3f58;
L_0x555db7f25680 .functor MUXZ 9, L_0x555db7f21c70, L_0x555db7f25490, L_0x555db7f25610, C4<>;
L_0x555db7f2ce00 .concat [ 8 8 0 0], L_0x555db7ee72b0, L_0x7f49c55c4150;
L_0x555db7f2cf40 .concat [ 4 9 3 0], L_0x7f49c55c41e0, L_0x555db7f2cc40, L_0x7f49c55c4198;
L_0x555db7f2d0f0 .concat [ 8 8 0 0], L_0x7f49c55c4228, L_0x555db7eb6b90;
S_0x555db79963f0 .scope module, "ins1" "subtractor_Nbit" 3 140, 3 36 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db71e96b0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000100>;
L_0x555db7ee99b0 .functor NOT 4, L_0x555db7eebfb0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f49c55c2a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ee98a0 .functor BUFZ 1, L_0x7f49c55c2a88, C4<0>, C4<0>, C4<0>;
L_0x555db7ee9ba0 .functor NOT 1, L_0x555db7ee9b00, C4<0>, C4<0>, C4<0>;
v0x555db799f180_0 .net "D", 3 0, L_0x555db7ee9910;  alias, 1 drivers
v0x555db799f220_0 .net *"_ivl_35", 0 0, L_0x555db7ee98a0;  1 drivers
v0x555db799f2c0_0 .net "a", 3 0, L_0x555db7eebf10;  1 drivers
v0x555db799f360_0 .net "abs_D", 3 0, L_0x555db7eebd30;  alias, 1 drivers
v0x555db799f400_0 .net "b", 3 0, L_0x555db7eebfb0;  1 drivers
v0x555db799f4a0_0 .net "b_comp", 3 0, L_0x555db7ee99b0;  1 drivers
v0x555db799f540_0 .net "carry", 4 0, L_0x555db7ee9a60;  1 drivers
v0x555db799f5e0_0 .net "cin", 0 0, L_0x7f49c55c2a88;  1 drivers
v0x555db799f680_0 .net "is_pos", 0 0, L_0x555db7ee9b00;  1 drivers
v0x555db799f720_0 .net "negative", 0 0, L_0x555db7ee9ba0;  alias, 1 drivers
v0x555db799f7c0_0 .net "twos", 3 0, L_0x555db7eebb70;  1 drivers
L_0x555db7ee7b10 .part L_0x555db7eebf10, 0, 1;
L_0x555db7ee7c40 .part L_0x555db7ee99b0, 0, 1;
L_0x555db7ee7d70 .part L_0x555db7ee9a60, 0, 1;
L_0x555db7ee82a0 .part L_0x555db7eebf10, 1, 1;
L_0x555db7ee83d0 .part L_0x555db7ee99b0, 1, 1;
L_0x555db7ee8500 .part L_0x555db7ee9a60, 1, 1;
L_0x555db7ee8b40 .part L_0x555db7eebf10, 2, 1;
L_0x555db7ee8c70 .part L_0x555db7ee99b0, 2, 1;
L_0x555db7ee8df0 .part L_0x555db7ee9a60, 2, 1;
L_0x555db7ee9360 .part L_0x555db7eebf10, 3, 1;
L_0x555db7ee9520 .part L_0x555db7ee99b0, 3, 1;
L_0x555db7ee96e0 .part L_0x555db7ee9a60, 3, 1;
L_0x555db7ee9910 .concat8 [ 1 1 1 1], L_0x555db7ee7810, L_0x555db7ee7fa0, L_0x555db7ee8840, L_0x555db7ee9060;
LS_0x555db7ee9a60_0_0 .concat8 [ 1 1 1 1], L_0x555db7ee98a0, L_0x555db7ee7a80, L_0x555db7ee8210, L_0x555db7ee8ab0;
LS_0x555db7ee9a60_0_4 .concat8 [ 1 0 0 0], L_0x555db7ee92d0;
L_0x555db7ee9a60 .concat8 [ 4 1 0 0], LS_0x555db7ee9a60_0_0, LS_0x555db7ee9a60_0_4;
L_0x555db7ee9b00 .part L_0x555db7ee9a60, 4, 1;
L_0x555db7eebd30 .functor MUXZ 4, L_0x555db7eebb70, L_0x555db7ee9910, L_0x555db7ee9b00, C4<>;
S_0x555db7996620 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db79963f0;
 .timescale 0 0;
P_0x555db71ede50 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79967b0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7996620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee7a80 .functor OR 1, L_0x555db7ee7730, L_0x555db7ee79f0, C4<0>, C4<0>;
v0x555db7997160_0 .net "S", 0 0, L_0x555db7ee7810;  1 drivers
v0x555db7997200_0 .net "a", 0 0, L_0x555db7ee7b10;  1 drivers
v0x555db79972a0_0 .net "b", 0 0, L_0x555db7ee7c40;  1 drivers
v0x555db7997340_0 .net "cin", 0 0, L_0x555db7ee7d70;  1 drivers
v0x555db79973e0_0 .net "cout", 0 0, L_0x555db7ee7a80;  1 drivers
v0x555db7997480_0 .net "cout1", 0 0, L_0x555db7ee7730;  1 drivers
v0x555db7997520_0 .net "cout2", 0 0, L_0x555db7ee79f0;  1 drivers
v0x555db79975c0_0 .net "s1", 0 0, L_0x555db7ee7600;  1 drivers
S_0x555db7996940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79967b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee7600 .functor XOR 1, L_0x555db7ee7b10, L_0x555db7ee7c40, C4<0>, C4<0>;
L_0x555db7ee7730 .functor AND 1, L_0x555db7ee7b10, L_0x555db7ee7c40, C4<1>, C4<1>;
v0x555db7996ad0_0 .net "S", 0 0, L_0x555db7ee7600;  alias, 1 drivers
v0x555db7996b70_0 .net "a", 0 0, L_0x555db7ee7b10;  alias, 1 drivers
v0x555db7996c10_0 .net "b", 0 0, L_0x555db7ee7c40;  alias, 1 drivers
v0x555db7996cb0_0 .net "cout", 0 0, L_0x555db7ee7730;  alias, 1 drivers
S_0x555db7996d50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79967b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee7810 .functor XOR 1, L_0x555db7ee7d70, L_0x555db7ee7600, C4<0>, C4<0>;
L_0x555db7ee79f0 .functor AND 1, L_0x555db7ee7d70, L_0x555db7ee7600, C4<1>, C4<1>;
v0x555db7996ee0_0 .net "S", 0 0, L_0x555db7ee7810;  alias, 1 drivers
v0x555db7996f80_0 .net "a", 0 0, L_0x555db7ee7d70;  alias, 1 drivers
v0x555db7997020_0 .net "b", 0 0, L_0x555db7ee7600;  alias, 1 drivers
v0x555db79970c0_0 .net "cout", 0 0, L_0x555db7ee79f0;  alias, 1 drivers
S_0x555db7997660 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db79963f0;
 .timescale 0 0;
P_0x555db7019d60 .param/l "i" 0 3 50, +C4<01>;
S_0x555db79977f0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7997660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee8210 .functor OR 1, L_0x555db7ee7f10, L_0x555db7ee8180, C4<0>, C4<0>;
v0x555db79981a0_0 .net "S", 0 0, L_0x555db7ee7fa0;  1 drivers
v0x555db7998240_0 .net "a", 0 0, L_0x555db7ee82a0;  1 drivers
v0x555db79982e0_0 .net "b", 0 0, L_0x555db7ee83d0;  1 drivers
v0x555db7998380_0 .net "cin", 0 0, L_0x555db7ee8500;  1 drivers
v0x555db7998420_0 .net "cout", 0 0, L_0x555db7ee8210;  1 drivers
v0x555db79984c0_0 .net "cout1", 0 0, L_0x555db7ee7f10;  1 drivers
v0x555db7998560_0 .net "cout2", 0 0, L_0x555db7ee8180;  1 drivers
v0x555db7998600_0 .net "s1", 0 0, L_0x555db7ee7ea0;  1 drivers
S_0x555db7997980 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79977f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee7ea0 .functor XOR 1, L_0x555db7ee82a0, L_0x555db7ee83d0, C4<0>, C4<0>;
L_0x555db7ee7f10 .functor AND 1, L_0x555db7ee82a0, L_0x555db7ee83d0, C4<1>, C4<1>;
v0x555db7997b10_0 .net "S", 0 0, L_0x555db7ee7ea0;  alias, 1 drivers
v0x555db7997bb0_0 .net "a", 0 0, L_0x555db7ee82a0;  alias, 1 drivers
v0x555db7997c50_0 .net "b", 0 0, L_0x555db7ee83d0;  alias, 1 drivers
v0x555db7997cf0_0 .net "cout", 0 0, L_0x555db7ee7f10;  alias, 1 drivers
S_0x555db7997d90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79977f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee7fa0 .functor XOR 1, L_0x555db7ee8500, L_0x555db7ee7ea0, C4<0>, C4<0>;
L_0x555db7ee8180 .functor AND 1, L_0x555db7ee8500, L_0x555db7ee7ea0, C4<1>, C4<1>;
v0x555db7997f20_0 .net "S", 0 0, L_0x555db7ee7fa0;  alias, 1 drivers
v0x555db7997fc0_0 .net "a", 0 0, L_0x555db7ee8500;  alias, 1 drivers
v0x555db7998060_0 .net "b", 0 0, L_0x555db7ee7ea0;  alias, 1 drivers
v0x555db7998100_0 .net "cout", 0 0, L_0x555db7ee8180;  alias, 1 drivers
S_0x555db79986a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 50, 3 50 0, S_0x555db79963f0;
 .timescale 0 0;
P_0x555db6fa4dd0 .param/l "i" 0 3 50, +C4<010>;
S_0x555db7998830 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79986a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee8ab0 .functor OR 1, L_0x555db7ee8760, L_0x555db7ee8a20, C4<0>, C4<0>;
v0x555db79991e0_0 .net "S", 0 0, L_0x555db7ee8840;  1 drivers
v0x555db7999280_0 .net "a", 0 0, L_0x555db7ee8b40;  1 drivers
v0x555db7999320_0 .net "b", 0 0, L_0x555db7ee8c70;  1 drivers
v0x555db79993c0_0 .net "cin", 0 0, L_0x555db7ee8df0;  1 drivers
v0x555db7999460_0 .net "cout", 0 0, L_0x555db7ee8ab0;  1 drivers
v0x555db7999500_0 .net "cout1", 0 0, L_0x555db7ee8760;  1 drivers
v0x555db79995a0_0 .net "cout2", 0 0, L_0x555db7ee8a20;  1 drivers
v0x555db7999640_0 .net "s1", 0 0, L_0x555db7ee8630;  1 drivers
S_0x555db79989c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7998830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee8630 .functor XOR 1, L_0x555db7ee8b40, L_0x555db7ee8c70, C4<0>, C4<0>;
L_0x555db7ee8760 .functor AND 1, L_0x555db7ee8b40, L_0x555db7ee8c70, C4<1>, C4<1>;
v0x555db7998b50_0 .net "S", 0 0, L_0x555db7ee8630;  alias, 1 drivers
v0x555db7998bf0_0 .net "a", 0 0, L_0x555db7ee8b40;  alias, 1 drivers
v0x555db7998c90_0 .net "b", 0 0, L_0x555db7ee8c70;  alias, 1 drivers
v0x555db7998d30_0 .net "cout", 0 0, L_0x555db7ee8760;  alias, 1 drivers
S_0x555db7998dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7998830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee8840 .functor XOR 1, L_0x555db7ee8df0, L_0x555db7ee8630, C4<0>, C4<0>;
L_0x555db7ee8a20 .functor AND 1, L_0x555db7ee8df0, L_0x555db7ee8630, C4<1>, C4<1>;
v0x555db7998f60_0 .net "S", 0 0, L_0x555db7ee8840;  alias, 1 drivers
v0x555db7999000_0 .net "a", 0 0, L_0x555db7ee8df0;  alias, 1 drivers
v0x555db79990a0_0 .net "b", 0 0, L_0x555db7ee8630;  alias, 1 drivers
v0x555db7999140_0 .net "cout", 0 0, L_0x555db7ee8a20;  alias, 1 drivers
S_0x555db79996e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 50, 3 50 0, S_0x555db79963f0;
 .timescale 0 0;
P_0x555db6fb6620 .param/l "i" 0 3 50, +C4<011>;
S_0x555db7999870 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79996e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee92d0 .functor OR 1, L_0x555db7ee8fd0, L_0x555db7ee9240, C4<0>, C4<0>;
v0x555db799a220_0 .net "S", 0 0, L_0x555db7ee9060;  1 drivers
v0x555db799a2c0_0 .net "a", 0 0, L_0x555db7ee9360;  1 drivers
v0x555db799a360_0 .net "b", 0 0, L_0x555db7ee9520;  1 drivers
v0x555db799a400_0 .net "cin", 0 0, L_0x555db7ee96e0;  1 drivers
v0x555db799a4a0_0 .net "cout", 0 0, L_0x555db7ee92d0;  1 drivers
v0x555db799a540_0 .net "cout1", 0 0, L_0x555db7ee8fd0;  1 drivers
v0x555db799a5e0_0 .net "cout2", 0 0, L_0x555db7ee9240;  1 drivers
v0x555db799a680_0 .net "s1", 0 0, L_0x555db7ee8f20;  1 drivers
S_0x555db7999a00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7999870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee8f20 .functor XOR 1, L_0x555db7ee9360, L_0x555db7ee9520, C4<0>, C4<0>;
L_0x555db7ee8fd0 .functor AND 1, L_0x555db7ee9360, L_0x555db7ee9520, C4<1>, C4<1>;
v0x555db7999b90_0 .net "S", 0 0, L_0x555db7ee8f20;  alias, 1 drivers
v0x555db7999c30_0 .net "a", 0 0, L_0x555db7ee9360;  alias, 1 drivers
v0x555db7999cd0_0 .net "b", 0 0, L_0x555db7ee9520;  alias, 1 drivers
v0x555db7999d70_0 .net "cout", 0 0, L_0x555db7ee8fd0;  alias, 1 drivers
S_0x555db7999e10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7999870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee9060 .functor XOR 1, L_0x555db7ee96e0, L_0x555db7ee8f20, C4<0>, C4<0>;
L_0x555db7ee9240 .functor AND 1, L_0x555db7ee96e0, L_0x555db7ee8f20, C4<1>, C4<1>;
v0x555db7999fa0_0 .net "S", 0 0, L_0x555db7ee9060;  alias, 1 drivers
v0x555db799a040_0 .net "a", 0 0, L_0x555db7ee96e0;  alias, 1 drivers
v0x555db799a0e0_0 .net "b", 0 0, L_0x555db7ee8f20;  alias, 1 drivers
v0x555db799a180_0 .net "cout", 0 0, L_0x555db7ee9240;  alias, 1 drivers
S_0x555db799a720 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db79963f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x555db6fc5f60 .param/l "N" 0 3 61, +C4<00000000000000000000000000000100>;
L_0x555db7ee9c10 .functor NOT 4, L_0x555db7ee9910, C4<0000>, C4<0000>, C4<0000>;
v0x555db799ef00_0 .net "cout", 0 0, L_0x555db7eebca0;  1 drivers
v0x555db799efa0_0 .net "i", 3 0, L_0x555db7ee9910;  alias, 1 drivers
v0x555db799f040_0 .net "o", 3 0, L_0x555db7eebb70;  alias, 1 drivers
v0x555db799f0e0_0 .net "temp2", 3 0, L_0x555db7ee9c10;  1 drivers
S_0x555db799a8b0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db799a720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6facb30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c2a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eebc10 .functor BUFZ 1, L_0x7f49c55c2a40, C4<0>, C4<0>, C4<0>;
L_0x555db7eebca0 .functor BUFZ 1, L_0x555db7eeb730, C4<0>, C4<0>, C4<0>;
v0x555db799eb40_0 .net "S", 3 0, L_0x555db7eebb70;  alias, 1 drivers
v0x555db799ebe0_0 .net "a", 3 0, L_0x555db7ee9c10;  alias, 1 drivers
L_0x7f49c55c29f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db799ec80_0 .net "b", 3 0, L_0x7f49c55c29f8;  1 drivers
v0x555db799ed20 .array "carry", 0 4;
v0x555db799ed20_0 .net v0x555db799ed20 0, 0 0, L_0x555db7eebc10; 1 drivers
v0x555db799ed20_1 .net v0x555db799ed20 1, 0 0, L_0x555db7eea210; 1 drivers
v0x555db799ed20_2 .net v0x555db799ed20 2, 0 0, L_0x555db7eea8c0; 1 drivers
v0x555db799ed20_3 .net v0x555db799ed20 3, 0 0, L_0x555db7eeb030; 1 drivers
v0x555db799ed20_4 .net v0x555db799ed20 4, 0 0, L_0x555db7eeb730; 1 drivers
v0x555db799edc0_0 .net "cin", 0 0, L_0x7f49c55c2a40;  1 drivers
v0x555db799ee60_0 .net "cout", 0 0, L_0x555db7eebca0;  alias, 1 drivers
L_0x555db7eea350 .part L_0x555db7ee9c10, 0, 1;
L_0x555db7eea4a0 .part L_0x7f49c55c29f8, 0, 1;
L_0x555db7eeaa00 .part L_0x555db7ee9c10, 1, 1;
L_0x555db7eeabc0 .part L_0x7f49c55c29f8, 1, 1;
L_0x555db7eeb170 .part L_0x555db7ee9c10, 2, 1;
L_0x555db7eeb2a0 .part L_0x7f49c55c29f8, 2, 1;
L_0x555db7eeb830 .part L_0x555db7ee9c10, 3, 1;
L_0x555db7eeb960 .part L_0x7f49c55c29f8, 3, 1;
L_0x555db7eebb70 .concat8 [ 1 1 1 1], L_0x555db7ee9f60, L_0x555db7eea6f0, L_0x555db7eeae10, L_0x555db7eeb510;
S_0x555db799aa40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db799a8b0;
 .timescale 0 0;
P_0x555db6fd0040 .param/l "i" 0 3 28, +C4<00>;
S_0x555db799abd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db799aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eea210 .functor OR 1, L_0x555db7ee9e80, L_0x555db7eea0f0, C4<0>, C4<0>;
v0x555db799b580_0 .net "S", 0 0, L_0x555db7ee9f60;  1 drivers
v0x555db799b620_0 .net "a", 0 0, L_0x555db7eea350;  1 drivers
v0x555db799b6c0_0 .net "b", 0 0, L_0x555db7eea4a0;  1 drivers
v0x555db799b760_0 .net "cin", 0 0, L_0x555db7eebc10;  alias, 1 drivers
v0x555db799b800_0 .net "cout", 0 0, L_0x555db7eea210;  alias, 1 drivers
v0x555db799b8a0_0 .net "cout1", 0 0, L_0x555db7ee9e80;  1 drivers
v0x555db799b940_0 .net "cout2", 0 0, L_0x555db7eea0f0;  1 drivers
v0x555db799b9e0_0 .net "s1", 0 0, L_0x555db7ee9d80;  1 drivers
S_0x555db799ad60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db799abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee9d80 .functor XOR 1, L_0x555db7eea350, L_0x555db7eea4a0, C4<0>, C4<0>;
L_0x555db7ee9e80 .functor AND 1, L_0x555db7eea350, L_0x555db7eea4a0, C4<1>, C4<1>;
v0x555db799aef0_0 .net "S", 0 0, L_0x555db7ee9d80;  alias, 1 drivers
v0x555db799af90_0 .net "a", 0 0, L_0x555db7eea350;  alias, 1 drivers
v0x555db799b030_0 .net "b", 0 0, L_0x555db7eea4a0;  alias, 1 drivers
v0x555db799b0d0_0 .net "cout", 0 0, L_0x555db7ee9e80;  alias, 1 drivers
S_0x555db799b170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db799abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee9f60 .functor XOR 1, L_0x555db7eebc10, L_0x555db7ee9d80, C4<0>, C4<0>;
L_0x555db7eea0f0 .functor AND 1, L_0x555db7eebc10, L_0x555db7ee9d80, C4<1>, C4<1>;
v0x555db799b300_0 .net "S", 0 0, L_0x555db7ee9f60;  alias, 1 drivers
v0x555db799b3a0_0 .net "a", 0 0, L_0x555db7eebc10;  alias, 1 drivers
v0x555db799b440_0 .net "b", 0 0, L_0x555db7ee9d80;  alias, 1 drivers
v0x555db799b4e0_0 .net "cout", 0 0, L_0x555db7eea0f0;  alias, 1 drivers
S_0x555db799ba80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db799a8b0;
 .timescale 0 0;
P_0x555db6fde600 .param/l "i" 0 3 28, +C4<01>;
S_0x555db799bc10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db799ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eea8c0 .functor OR 1, L_0x555db7eea660, L_0x555db7eea830, C4<0>, C4<0>;
v0x555db799c5c0_0 .net "S", 0 0, L_0x555db7eea6f0;  1 drivers
v0x555db799c660_0 .net "a", 0 0, L_0x555db7eeaa00;  1 drivers
v0x555db799c700_0 .net "b", 0 0, L_0x555db7eeabc0;  1 drivers
v0x555db799c7a0_0 .net "cin", 0 0, L_0x555db7eea210;  alias, 1 drivers
v0x555db799c840_0 .net "cout", 0 0, L_0x555db7eea8c0;  alias, 1 drivers
v0x555db799c8e0_0 .net "cout1", 0 0, L_0x555db7eea660;  1 drivers
v0x555db799c980_0 .net "cout2", 0 0, L_0x555db7eea830;  1 drivers
v0x555db799ca20_0 .net "s1", 0 0, L_0x555db7eea5d0;  1 drivers
S_0x555db799bda0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db799bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eea5d0 .functor XOR 1, L_0x555db7eeaa00, L_0x555db7eeabc0, C4<0>, C4<0>;
L_0x555db7eea660 .functor AND 1, L_0x555db7eeaa00, L_0x555db7eeabc0, C4<1>, C4<1>;
v0x555db799bf30_0 .net "S", 0 0, L_0x555db7eea5d0;  alias, 1 drivers
v0x555db799bfd0_0 .net "a", 0 0, L_0x555db7eeaa00;  alias, 1 drivers
v0x555db799c070_0 .net "b", 0 0, L_0x555db7eeabc0;  alias, 1 drivers
v0x555db799c110_0 .net "cout", 0 0, L_0x555db7eea660;  alias, 1 drivers
S_0x555db799c1b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db799bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eea6f0 .functor XOR 1, L_0x555db7eea210, L_0x555db7eea5d0, C4<0>, C4<0>;
L_0x555db7eea830 .functor AND 1, L_0x555db7eea210, L_0x555db7eea5d0, C4<1>, C4<1>;
v0x555db799c340_0 .net "S", 0 0, L_0x555db7eea6f0;  alias, 1 drivers
v0x555db799c3e0_0 .net "a", 0 0, L_0x555db7eea210;  alias, 1 drivers
v0x555db799c480_0 .net "b", 0 0, L_0x555db7eea5d0;  alias, 1 drivers
v0x555db799c520_0 .net "cout", 0 0, L_0x555db7eea830;  alias, 1 drivers
S_0x555db799cac0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db799a8b0;
 .timescale 0 0;
P_0x555db6ff0e00 .param/l "i" 0 3 28, +C4<010>;
S_0x555db799cc50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db799cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eeb030 .functor OR 1, L_0x555db7eead80, L_0x555db7eeafa0, C4<0>, C4<0>;
v0x555db799d600_0 .net "S", 0 0, L_0x555db7eeae10;  1 drivers
v0x555db799d6a0_0 .net "a", 0 0, L_0x555db7eeb170;  1 drivers
v0x555db799d740_0 .net "b", 0 0, L_0x555db7eeb2a0;  1 drivers
v0x555db799d7e0_0 .net "cin", 0 0, L_0x555db7eea8c0;  alias, 1 drivers
v0x555db799d880_0 .net "cout", 0 0, L_0x555db7eeb030;  alias, 1 drivers
v0x555db799d920_0 .net "cout1", 0 0, L_0x555db7eead80;  1 drivers
v0x555db799d9c0_0 .net "cout2", 0 0, L_0x555db7eeafa0;  1 drivers
v0x555db799da60_0 .net "s1", 0 0, L_0x555db7eeacf0;  1 drivers
S_0x555db799cde0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db799cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eeacf0 .functor XOR 1, L_0x555db7eeb170, L_0x555db7eeb2a0, C4<0>, C4<0>;
L_0x555db7eead80 .functor AND 1, L_0x555db7eeb170, L_0x555db7eeb2a0, C4<1>, C4<1>;
v0x555db799cf70_0 .net "S", 0 0, L_0x555db7eeacf0;  alias, 1 drivers
v0x555db799d010_0 .net "a", 0 0, L_0x555db7eeb170;  alias, 1 drivers
v0x555db799d0b0_0 .net "b", 0 0, L_0x555db7eeb2a0;  alias, 1 drivers
v0x555db799d150_0 .net "cout", 0 0, L_0x555db7eead80;  alias, 1 drivers
S_0x555db799d1f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db799cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eeae10 .functor XOR 1, L_0x555db7eea8c0, L_0x555db7eeacf0, C4<0>, C4<0>;
L_0x555db7eeafa0 .functor AND 1, L_0x555db7eea8c0, L_0x555db7eeacf0, C4<1>, C4<1>;
v0x555db799d380_0 .net "S", 0 0, L_0x555db7eeae10;  alias, 1 drivers
v0x555db799d420_0 .net "a", 0 0, L_0x555db7eea8c0;  alias, 1 drivers
v0x555db799d4c0_0 .net "b", 0 0, L_0x555db7eeacf0;  alias, 1 drivers
v0x555db799d560_0 .net "cout", 0 0, L_0x555db7eeafa0;  alias, 1 drivers
S_0x555db799db00 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db799a8b0;
 .timescale 0 0;
P_0x555db7000740 .param/l "i" 0 3 28, +C4<011>;
S_0x555db799dc90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db799db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eeb730 .functor OR 1, L_0x555db7eeb480, L_0x555db7eeb6a0, C4<0>, C4<0>;
v0x555db799e640_0 .net "S", 0 0, L_0x555db7eeb510;  1 drivers
v0x555db799e6e0_0 .net "a", 0 0, L_0x555db7eeb830;  1 drivers
v0x555db799e780_0 .net "b", 0 0, L_0x555db7eeb960;  1 drivers
v0x555db799e820_0 .net "cin", 0 0, L_0x555db7eeb030;  alias, 1 drivers
v0x555db799e8c0_0 .net "cout", 0 0, L_0x555db7eeb730;  alias, 1 drivers
v0x555db799e960_0 .net "cout1", 0 0, L_0x555db7eeb480;  1 drivers
v0x555db799ea00_0 .net "cout2", 0 0, L_0x555db7eeb6a0;  1 drivers
v0x555db799eaa0_0 .net "s1", 0 0, L_0x555db7eeb3d0;  1 drivers
S_0x555db799de20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db799dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eeb3d0 .functor XOR 1, L_0x555db7eeb830, L_0x555db7eeb960, C4<0>, C4<0>;
L_0x555db7eeb480 .functor AND 1, L_0x555db7eeb830, L_0x555db7eeb960, C4<1>, C4<1>;
v0x555db799dfb0_0 .net "S", 0 0, L_0x555db7eeb3d0;  alias, 1 drivers
v0x555db799e050_0 .net "a", 0 0, L_0x555db7eeb830;  alias, 1 drivers
v0x555db799e0f0_0 .net "b", 0 0, L_0x555db7eeb960;  alias, 1 drivers
v0x555db799e190_0 .net "cout", 0 0, L_0x555db7eeb480;  alias, 1 drivers
S_0x555db799e230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db799dc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eeb510 .functor XOR 1, L_0x555db7eeb030, L_0x555db7eeb3d0, C4<0>, C4<0>;
L_0x555db7eeb6a0 .functor AND 1, L_0x555db7eeb030, L_0x555db7eeb3d0, C4<1>, C4<1>;
v0x555db799e3c0_0 .net "S", 0 0, L_0x555db7eeb510;  alias, 1 drivers
v0x555db799e460_0 .net "a", 0 0, L_0x555db7eeb030;  alias, 1 drivers
v0x555db799e500_0 .net "b", 0 0, L_0x555db7eeb3d0;  alias, 1 drivers
v0x555db799e5a0_0 .net "cout", 0 0, L_0x555db7eeb6a0;  alias, 1 drivers
S_0x555db799f860 .scope module, "ins11" "karatsuba_4" 3 138, 3 107 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7eab3c0 .functor XOR 1, L_0x555db7e9b460, L_0x555db7e9d7c0, C4<0>, C4<0>;
v0x555db7a2a380_0 .net "X", 3 0, L_0x555db7eb6da0;  1 drivers
v0x555db7a2a480_0 .net "Y", 3 0, L_0x555db7eb6ef0;  1 drivers
v0x555db7a2a560_0 .net "Z", 7 0, L_0x555db7eb6b90;  alias, 1 drivers
L_0x7f49c55c12a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a2a630_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55c12a0;  1 drivers
v0x555db7a2a6f0_0 .net *"_ivl_24", 0 0, L_0x555db7eab3c0;  1 drivers
L_0x7f49c55c1498 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7a2a820_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55c1498;  1 drivers
L_0x7f49c55c14e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a2a900_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c14e0;  1 drivers
L_0x7f49c55c1528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a2a9e0_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55c1528;  1 drivers
L_0x7f49c55c1570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7a2aac0_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55c1570;  1 drivers
v0x555db7a2aba0_0 .net "a", 1 0, L_0x555db7e9b110;  1 drivers
v0x555db7a2ac60_0 .net "a_abs", 1 0, L_0x555db7e9c340;  1 drivers
v0x555db7a2ad70_0 .net "b", 1 0, L_0x555db7e9d330;  1 drivers
v0x555db7a2ae80_0 .net "b_abs", 1 0, L_0x555db7e9e8d0;  1 drivers
v0x555db7a2af90_0 .net "c3", 0 0, L_0x555db7eb3070;  1 drivers
v0x555db7a2b030_0 .net "c4", 0 0, L_0x555db7eb6cc0;  1 drivers
v0x555db7a2b0d0_0 .net "neg_a", 0 0, L_0x555db7e9b460;  1 drivers
v0x555db7a2b170_0 .net "neg_b", 0 0, L_0x555db7e9d7c0;  1 drivers
v0x555db7a2b320_0 .net "temp", 7 0, L_0x555db7eb2f60;  1 drivers
v0x555db7a2b410_0 .net "term1", 7 0, L_0x555db7eaf7b0;  1 drivers
v0x555db7a2b4b0_0 .net "term2", 7 0, L_0x555db7eaf8a0;  1 drivers
v0x555db7a2b580_0 .net "term3", 7 0, L_0x555db7eafa50;  1 drivers
v0x555db7a2b650_0 .net "z0", 3 0, L_0x555db7e9a120;  1 drivers
v0x555db7a2b6f0_0 .net "z1_1", 4 0, L_0x555db7eab430;  1 drivers
v0x555db7a2b790_0 .net "z1_3", 3 0, L_0x555db7ea8e80;  1 drivers
v0x555db7a2b880_0 .net "z1_3_pad", 4 0, L_0x555db7ea9090;  1 drivers
v0x555db7a2b940_0 .net "z1_4", 4 0, L_0x555db7eab240;  1 drivers
v0x555db7a2ba30_0 .net "z1_pad", 4 0, L_0x555db7eaf630;  1 drivers
v0x555db7a2bb40_0 .net "z2", 3 0, L_0x555db7e8fef0;  1 drivers
L_0x555db7e90100 .part L_0x555db7eb6da0, 2, 2;
L_0x555db7e901a0 .part L_0x555db7eb6ef0, 2, 2;
L_0x555db7e9a330 .part L_0x555db7eb6da0, 0, 2;
L_0x555db7e9a3d0 .part L_0x555db7eb6ef0, 0, 2;
L_0x555db7e9c470 .part L_0x555db7eb6da0, 0, 2;
L_0x555db7e9c510 .part L_0x555db7eb6da0, 2, 2;
L_0x555db7e9ea00 .part L_0x555db7eb6ef0, 2, 2;
L_0x555db7e9eaa0 .part L_0x555db7eb6ef0, 0, 2;
L_0x555db7ea9090 .concat [ 4 1 0 0], L_0x555db7ea8e80, L_0x7f49c55c12a0;
L_0x555db7eab430 .functor MUXZ 5, L_0x555db7ea9090, L_0x555db7eab240, L_0x555db7eab3c0, C4<>;
L_0x555db7eaf7b0 .concat [ 4 4 0 0], L_0x555db7e9a120, L_0x7f49c55c1498;
L_0x555db7eaf8a0 .concat [ 2 5 1 0], L_0x7f49c55c1528, L_0x555db7eaf630, L_0x7f49c55c14e0;
L_0x555db7eafa50 .concat [ 4 4 0 0], L_0x7f49c55c1570, L_0x555db7e8fef0;
S_0x555db799f9f0 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db700b140 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7e9b1b0 .functor NOT 2, L_0x555db7e9c510, C4<00>, C4<00>, C4<00>;
L_0x7f49c55c0cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e9b2c0 .functor BUFZ 1, L_0x7f49c55c0cb8, C4<0>, C4<0>, C4<0>;
L_0x555db7e9b460 .functor NOT 1, L_0x555db7e9b330, C4<0>, C4<0>, C4<0>;
v0x555db79a4680_0 .net "D", 1 0, L_0x555db7e9b110;  alias, 1 drivers
v0x555db79a4720_0 .net *"_ivl_21", 0 0, L_0x555db7e9b2c0;  1 drivers
v0x555db79a47c0_0 .net "a", 1 0, L_0x555db7e9c470;  1 drivers
v0x555db79a4860_0 .net "abs_D", 1 0, L_0x555db7e9c340;  alias, 1 drivers
v0x555db79a4900_0 .net "b", 1 0, L_0x555db7e9c510;  1 drivers
v0x555db79a49a0_0 .net "b_comp", 1 0, L_0x555db7e9b1b0;  1 drivers
v0x555db79a4a40_0 .net "carry", 2 0, L_0x555db7e9b220;  1 drivers
v0x555db79a4ae0_0 .net "cin", 0 0, L_0x7f49c55c0cb8;  1 drivers
v0x555db79a4b80_0 .net "is_pos", 0 0, L_0x555db7e9b330;  1 drivers
v0x555db79a4c20_0 .net "negative", 0 0, L_0x555db7e9b460;  alias, 1 drivers
v0x555db79a4cc0_0 .net "twos", 1 0, L_0x555db7e9c1c0;  1 drivers
L_0x555db7e9a730 .part L_0x555db7e9c470, 0, 1;
L_0x555db7e9a860 .part L_0x555db7e9b1b0, 0, 1;
L_0x555db7e9a990 .part L_0x555db7e9b220, 0, 1;
L_0x555db7e9ad80 .part L_0x555db7e9c470, 1, 1;
L_0x555db7e9aeb0 .part L_0x555db7e9b1b0, 1, 1;
L_0x555db7e9afe0 .part L_0x555db7e9b220, 1, 1;
L_0x555db7e9b110 .concat8 [ 1 1 0 0], L_0x555db7e9a550, L_0x555db7e9aba0;
L_0x555db7e9b220 .concat8 [ 1 1 1 0], L_0x555db7e9b2c0, L_0x555db7e9a6c0, L_0x555db7e9ad10;
L_0x555db7e9b330 .part L_0x555db7e9b220, 2, 1;
L_0x555db7e9c340 .functor MUXZ 2, L_0x555db7e9c1c0, L_0x555db7e9b110, L_0x555db7e9b330, C4<>;
S_0x555db799fc20 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db799f9f0;
 .timescale 0 0;
P_0x555db700d870 .param/l "i" 0 3 50, +C4<00>;
S_0x555db799fdb0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db799fc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9a6c0 .functor OR 1, L_0x555db7e9a4e0, L_0x555db7e9a650, C4<0>, C4<0>;
v0x555db79a0760_0 .net "S", 0 0, L_0x555db7e9a550;  1 drivers
v0x555db79a0800_0 .net "a", 0 0, L_0x555db7e9a730;  1 drivers
v0x555db79a08a0_0 .net "b", 0 0, L_0x555db7e9a860;  1 drivers
v0x555db79a0940_0 .net "cin", 0 0, L_0x555db7e9a990;  1 drivers
v0x555db79a09e0_0 .net "cout", 0 0, L_0x555db7e9a6c0;  1 drivers
v0x555db79a0a80_0 .net "cout1", 0 0, L_0x555db7e9a4e0;  1 drivers
v0x555db79a0b20_0 .net "cout2", 0 0, L_0x555db7e9a650;  1 drivers
v0x555db79a0bc0_0 .net "s1", 0 0, L_0x555db7e9a470;  1 drivers
S_0x555db799ff40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db799fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9a470 .functor XOR 1, L_0x555db7e9a730, L_0x555db7e9a860, C4<0>, C4<0>;
L_0x555db7e9a4e0 .functor AND 1, L_0x555db7e9a730, L_0x555db7e9a860, C4<1>, C4<1>;
v0x555db79a00d0_0 .net "S", 0 0, L_0x555db7e9a470;  alias, 1 drivers
v0x555db79a0170_0 .net "a", 0 0, L_0x555db7e9a730;  alias, 1 drivers
v0x555db79a0210_0 .net "b", 0 0, L_0x555db7e9a860;  alias, 1 drivers
v0x555db79a02b0_0 .net "cout", 0 0, L_0x555db7e9a4e0;  alias, 1 drivers
S_0x555db79a0350 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db799fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9a550 .functor XOR 1, L_0x555db7e9a990, L_0x555db7e9a470, C4<0>, C4<0>;
L_0x555db7e9a650 .functor AND 1, L_0x555db7e9a990, L_0x555db7e9a470, C4<1>, C4<1>;
v0x555db79a04e0_0 .net "S", 0 0, L_0x555db7e9a550;  alias, 1 drivers
v0x555db79a0580_0 .net "a", 0 0, L_0x555db7e9a990;  alias, 1 drivers
v0x555db79a0620_0 .net "b", 0 0, L_0x555db7e9a470;  alias, 1 drivers
v0x555db79a06c0_0 .net "cout", 0 0, L_0x555db7e9a650;  alias, 1 drivers
S_0x555db79a0c60 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db799f9f0;
 .timescale 0 0;
P_0x555db7034390 .param/l "i" 0 3 50, +C4<01>;
S_0x555db79a0df0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79a0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9ad10 .functor OR 1, L_0x555db7e9ab30, L_0x555db7e9aca0, C4<0>, C4<0>;
v0x555db79a17a0_0 .net "S", 0 0, L_0x555db7e9aba0;  1 drivers
v0x555db79a1840_0 .net "a", 0 0, L_0x555db7e9ad80;  1 drivers
v0x555db79a18e0_0 .net "b", 0 0, L_0x555db7e9aeb0;  1 drivers
v0x555db79a1980_0 .net "cin", 0 0, L_0x555db7e9afe0;  1 drivers
v0x555db79a1a20_0 .net "cout", 0 0, L_0x555db7e9ad10;  1 drivers
v0x555db79a1ac0_0 .net "cout1", 0 0, L_0x555db7e9ab30;  1 drivers
v0x555db79a1b60_0 .net "cout2", 0 0, L_0x555db7e9aca0;  1 drivers
v0x555db79a1c00_0 .net "s1", 0 0, L_0x555db7e9aac0;  1 drivers
S_0x555db79a0f80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79a0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9aac0 .functor XOR 1, L_0x555db7e9ad80, L_0x555db7e9aeb0, C4<0>, C4<0>;
L_0x555db7e9ab30 .functor AND 1, L_0x555db7e9ad80, L_0x555db7e9aeb0, C4<1>, C4<1>;
v0x555db79a1110_0 .net "S", 0 0, L_0x555db7e9aac0;  alias, 1 drivers
v0x555db79a11b0_0 .net "a", 0 0, L_0x555db7e9ad80;  alias, 1 drivers
v0x555db79a1250_0 .net "b", 0 0, L_0x555db7e9aeb0;  alias, 1 drivers
v0x555db79a12f0_0 .net "cout", 0 0, L_0x555db7e9ab30;  alias, 1 drivers
S_0x555db79a1390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79a0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9aba0 .functor XOR 1, L_0x555db7e9afe0, L_0x555db7e9aac0, C4<0>, C4<0>;
L_0x555db7e9aca0 .functor AND 1, L_0x555db7e9afe0, L_0x555db7e9aac0, C4<1>, C4<1>;
v0x555db79a1520_0 .net "S", 0 0, L_0x555db7e9aba0;  alias, 1 drivers
v0x555db79a15c0_0 .net "a", 0 0, L_0x555db7e9afe0;  alias, 1 drivers
v0x555db79a1660_0 .net "b", 0 0, L_0x555db7e9aac0;  alias, 1 drivers
v0x555db79a1700_0 .net "cout", 0 0, L_0x555db7e9aca0;  alias, 1 drivers
S_0x555db79a1ca0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db799f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7037d50 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e9b4d0 .functor NOT 2, L_0x555db7e9b110, C4<00>, C4<00>, C4<00>;
v0x555db79a4400_0 .net "cout", 0 0, L_0x555db7e9c2d0;  1 drivers
v0x555db79a44a0_0 .net "i", 1 0, L_0x555db7e9b110;  alias, 1 drivers
v0x555db79a4540_0 .net "o", 1 0, L_0x555db7e9c1c0;  alias, 1 drivers
v0x555db79a45e0_0 .net "temp2", 1 0, L_0x555db7e9b4d0;  1 drivers
S_0x555db79a1e30 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79a1ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7046b10 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c0c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e9c260 .functor BUFZ 1, L_0x7f49c55c0c70, C4<0>, C4<0>, C4<0>;
L_0x555db7e9c2d0 .functor BUFZ 1, L_0x555db7e9be60, C4<0>, C4<0>, C4<0>;
v0x555db79a4040_0 .net "S", 1 0, L_0x555db7e9c1c0;  alias, 1 drivers
v0x555db79a40e0_0 .net "a", 1 0, L_0x555db7e9b4d0;  alias, 1 drivers
L_0x7f49c55c0c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79a4180_0 .net "b", 1 0, L_0x7f49c55c0c28;  1 drivers
v0x555db79a4220 .array "carry", 0 2;
v0x555db79a4220_0 .net v0x555db79a4220 0, 0 0, L_0x555db7e9c260; 1 drivers
v0x555db79a4220_1 .net v0x555db79a4220 1, 0 0, L_0x555db7e9b8b0; 1 drivers
v0x555db79a4220_2 .net v0x555db79a4220 2, 0 0, L_0x555db7e9be60; 1 drivers
v0x555db79a42c0_0 .net "cin", 0 0, L_0x7f49c55c0c70;  1 drivers
v0x555db79a4360_0 .net "cout", 0 0, L_0x555db7e9c2d0;  alias, 1 drivers
L_0x555db7e9b9b0 .part L_0x555db7e9b4d0, 0, 1;
L_0x555db7e9bae0 .part L_0x7f49c55c0c28, 0, 1;
L_0x555db7e9bed0 .part L_0x555db7e9b4d0, 1, 1;
L_0x555db7e9c090 .part L_0x7f49c55c0c28, 1, 1;
L_0x555db7e9c1c0 .concat8 [ 1 1 0 0], L_0x555db7e9b6b0, L_0x555db7e9bcf0;
S_0x555db79a1fc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79a1e30;
 .timescale 0 0;
P_0x555db704b1d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79a2150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79a1fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9b8b0 .functor OR 1, L_0x555db7e9b640, L_0x555db7e9b7b0, C4<0>, C4<0>;
v0x555db79a2b00_0 .net "S", 0 0, L_0x555db7e9b6b0;  1 drivers
v0x555db79a2ba0_0 .net "a", 0 0, L_0x555db7e9b9b0;  1 drivers
v0x555db79a2c40_0 .net "b", 0 0, L_0x555db7e9bae0;  1 drivers
v0x555db79a2ce0_0 .net "cin", 0 0, L_0x555db7e9c260;  alias, 1 drivers
v0x555db79a2d80_0 .net "cout", 0 0, L_0x555db7e9b8b0;  alias, 1 drivers
v0x555db79a2e20_0 .net "cout1", 0 0, L_0x555db7e9b640;  1 drivers
v0x555db79a2ec0_0 .net "cout2", 0 0, L_0x555db7e9b7b0;  1 drivers
v0x555db79a2f60_0 .net "s1", 0 0, L_0x555db7e9b5d0;  1 drivers
S_0x555db79a22e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79a2150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9b5d0 .functor XOR 1, L_0x555db7e9b9b0, L_0x555db7e9bae0, C4<0>, C4<0>;
L_0x555db7e9b640 .functor AND 1, L_0x555db7e9b9b0, L_0x555db7e9bae0, C4<1>, C4<1>;
v0x555db79a2470_0 .net "S", 0 0, L_0x555db7e9b5d0;  alias, 1 drivers
v0x555db79a2510_0 .net "a", 0 0, L_0x555db7e9b9b0;  alias, 1 drivers
v0x555db79a25b0_0 .net "b", 0 0, L_0x555db7e9bae0;  alias, 1 drivers
v0x555db79a2650_0 .net "cout", 0 0, L_0x555db7e9b640;  alias, 1 drivers
S_0x555db79a26f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79a2150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9b6b0 .functor XOR 1, L_0x555db7e9c260, L_0x555db7e9b5d0, C4<0>, C4<0>;
L_0x555db7e9b7b0 .functor AND 1, L_0x555db7e9c260, L_0x555db7e9b5d0, C4<1>, C4<1>;
v0x555db79a2880_0 .net "S", 0 0, L_0x555db7e9b6b0;  alias, 1 drivers
v0x555db79a2920_0 .net "a", 0 0, L_0x555db7e9c260;  alias, 1 drivers
v0x555db79a29c0_0 .net "b", 0 0, L_0x555db7e9b5d0;  alias, 1 drivers
v0x555db79a2a60_0 .net "cout", 0 0, L_0x555db7e9b7b0;  alias, 1 drivers
S_0x555db79a3000 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79a1e30;
 .timescale 0 0;
P_0x555db70412a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79a3190 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79a3000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9be60 .functor OR 1, L_0x555db7e9bc80, L_0x555db7e9bdf0, C4<0>, C4<0>;
v0x555db79a3b40_0 .net "S", 0 0, L_0x555db7e9bcf0;  1 drivers
v0x555db79a3be0_0 .net "a", 0 0, L_0x555db7e9bed0;  1 drivers
v0x555db79a3c80_0 .net "b", 0 0, L_0x555db7e9c090;  1 drivers
v0x555db79a3d20_0 .net "cin", 0 0, L_0x555db7e9b8b0;  alias, 1 drivers
v0x555db79a3dc0_0 .net "cout", 0 0, L_0x555db7e9be60;  alias, 1 drivers
v0x555db79a3e60_0 .net "cout1", 0 0, L_0x555db7e9bc80;  1 drivers
v0x555db79a3f00_0 .net "cout2", 0 0, L_0x555db7e9bdf0;  1 drivers
v0x555db79a3fa0_0 .net "s1", 0 0, L_0x555db7e9bc10;  1 drivers
S_0x555db79a3320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79a3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9bc10 .functor XOR 1, L_0x555db7e9bed0, L_0x555db7e9c090, C4<0>, C4<0>;
L_0x555db7e9bc80 .functor AND 1, L_0x555db7e9bed0, L_0x555db7e9c090, C4<1>, C4<1>;
v0x555db79a34b0_0 .net "S", 0 0, L_0x555db7e9bc10;  alias, 1 drivers
v0x555db79a3550_0 .net "a", 0 0, L_0x555db7e9bed0;  alias, 1 drivers
v0x555db79a35f0_0 .net "b", 0 0, L_0x555db7e9c090;  alias, 1 drivers
v0x555db79a3690_0 .net "cout", 0 0, L_0x555db7e9bc80;  alias, 1 drivers
S_0x555db79a3730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79a3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9bcf0 .functor XOR 1, L_0x555db7e9b8b0, L_0x555db7e9bc10, C4<0>, C4<0>;
L_0x555db7e9bdf0 .functor AND 1, L_0x555db7e9b8b0, L_0x555db7e9bc10, C4<1>, C4<1>;
v0x555db79a38c0_0 .net "S", 0 0, L_0x555db7e9bcf0;  alias, 1 drivers
v0x555db79a3960_0 .net "a", 0 0, L_0x555db7e9b8b0;  alias, 1 drivers
v0x555db79a3a00_0 .net "b", 0 0, L_0x555db7e9bc10;  alias, 1 drivers
v0x555db79a3aa0_0 .net "cout", 0 0, L_0x555db7e9bdf0;  alias, 1 drivers
S_0x555db79a4d60 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7e8a650 .functor XOR 1, L_0x555db7e877f0, L_0x555db7e889f0, C4<0>, C4<0>;
v0x555db79bc500_0 .net "X", 1 0, L_0x555db7e90100;  1 drivers
v0x555db79bc5a0_0 .net "Y", 1 0, L_0x555db7e901a0;  1 drivers
v0x555db79bc640_0 .net "Z", 3 0, L_0x555db7e8fef0;  alias, 1 drivers
v0x555db79bc6e0_0 .net *"_ivl_20", 0 0, L_0x555db7e8a650;  1 drivers
L_0x7f49c55c05f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79bc780_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c05f8;  1 drivers
L_0x7f49c55c0640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79bc820_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c0640;  1 drivers
L_0x7f49c55c0688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79bc8c0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c0688;  1 drivers
L_0x7f49c55c06d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79bc960_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c06d0;  1 drivers
v0x555db79bca00_0 .net "a", 0 0, L_0x555db7e87270;  1 drivers
v0x555db79bcaa0_0 .net "a_abs", 0 0, L_0x555db7e87f10;  1 drivers
v0x555db79bcb40_0 .net "b", 0 0, L_0x555db7e88420;  1 drivers
v0x555db79bcbe0_0 .net "b_abs", 0 0, L_0x555db7e89110;  1 drivers
v0x555db79bcc80_0 .net "c1", 0 0, L_0x555db7e8b710;  1 drivers
v0x555db79bcd20_0 .net "c2", 0 0, L_0x555db7e8c640;  1 drivers
v0x555db79bcdc0_0 .net "c3", 0 0, L_0x555db7e8e510;  1 drivers
v0x555db79bce60_0 .net "c4", 0 0, L_0x555db7e90090;  1 drivers
v0x555db79bcf00_0 .net "neg_a", 0 0, L_0x555db7e877f0;  1 drivers
v0x555db79bd0b0_0 .net "neg_b", 0 0, L_0x555db7e889f0;  1 drivers
v0x555db79bd150_0 .net "temp", 3 0, L_0x555db7e8e400;  1 drivers
v0x555db79bd1f0_0 .net "term1", 3 0, L_0x555db7e8c6b0;  1 drivers
v0x555db79bd290_0 .net "term2", 3 0, L_0x555db7e8c750;  1 drivers
v0x555db79bd330_0 .net "term3", 3 0, L_0x555db7e8c890;  1 drivers
v0x555db79bd3d0_0 .net "z0", 1 0, L_0x555db7e86c60;  1 drivers
v0x555db79bd470_0 .net "z1", 1 0, L_0x555db7e8c4a0;  1 drivers
v0x555db79bd510_0 .net "z1_1", 1 0, L_0x555db7e8a6c0;  1 drivers
v0x555db79bd5b0_0 .net "z1_2", 1 0, L_0x555db7e8b600;  1 drivers
v0x555db79bd650_0 .net "z1_3", 1 0, L_0x555db7e895b0;  1 drivers
v0x555db79bd6f0_0 .net "z1_4", 1 0, L_0x555db7e8a4d0;  1 drivers
v0x555db79bd790_0 .net "z2", 1 0, L_0x555db7e868d0;  1 drivers
L_0x555db7e86a10 .part L_0x555db7e90100, 1, 1;
L_0x555db7e86b00 .part L_0x555db7e901a0, 1, 1;
L_0x555db7e86da0 .part L_0x555db7e90100, 0, 1;
L_0x555db7e86ee0 .part L_0x555db7e901a0, 0, 1;
L_0x555db7e87fb0 .part L_0x555db7e90100, 0, 1;
L_0x555db7e88050 .part L_0x555db7e90100, 1, 1;
L_0x555db7e891b0 .part L_0x555db7e901a0, 1, 1;
L_0x555db7e89250 .part L_0x555db7e901a0, 0, 1;
L_0x555db7e8a6c0 .functor MUXZ 2, L_0x555db7e895b0, L_0x555db7e8a4d0, L_0x555db7e8a650, C4<>;
L_0x555db7e8c6b0 .concat [ 2 2 0 0], L_0x555db7e86c60, L_0x7f49c55c05f8;
L_0x555db7e8c750 .concat [ 1 2 1 0], L_0x7f49c55c0688, L_0x555db7e8c4a0, L_0x7f49c55c0640;
L_0x555db7e8c890 .concat [ 2 2 0 0], L_0x7f49c55c06d0, L_0x555db7e868d0;
S_0x555db79a4ef0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db706b440 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e87580 .functor NOT 1, L_0x555db7e88050, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c03b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e87690 .functor BUFZ 1, L_0x7f49c55c03b8, C4<0>, C4<0>, C4<0>;
L_0x555db7e877f0 .functor NOT 1, L_0x555db7e87750, C4<0>, C4<0>, C4<0>;
v0x555db79a7b00_0 .net "D", 0 0, L_0x555db7e87270;  alias, 1 drivers
v0x555db79a7ba0_0 .net *"_ivl_9", 0 0, L_0x555db7e87690;  1 drivers
v0x555db79a7c40_0 .net "a", 0 0, L_0x555db7e87fb0;  1 drivers
v0x555db79a7ce0_0 .net "abs_D", 0 0, L_0x555db7e87f10;  alias, 1 drivers
v0x555db79a7d80_0 .net "b", 0 0, L_0x555db7e88050;  1 drivers
v0x555db79a7e20_0 .net "b_comp", 0 0, L_0x555db7e87580;  1 drivers
v0x555db79a7ec0_0 .net "carry", 1 0, L_0x555db7e875f0;  1 drivers
v0x555db79a7f60_0 .net "cin", 0 0, L_0x7f49c55c03b8;  1 drivers
v0x555db79a8000_0 .net "is_pos", 0 0, L_0x555db7e87750;  1 drivers
v0x555db79a80a0_0 .net "negative", 0 0, L_0x555db7e877f0;  alias, 1 drivers
v0x555db79a8140_0 .net "twos", 0 0, L_0x555db7e87b70;  1 drivers
L_0x555db7e87450 .part L_0x555db7e875f0, 0, 1;
L_0x555db7e875f0 .concat8 [ 1 1 0 0], L_0x555db7e87690, L_0x555db7e873e0;
L_0x555db7e87750 .part L_0x555db7e875f0, 1, 1;
L_0x555db7e87f10 .functor MUXZ 1, L_0x555db7e87b70, L_0x555db7e87270, L_0x555db7e87750, C4<>;
S_0x555db79a5120 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db79a4ef0;
 .timescale 0 0;
P_0x555db70720b0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79a52b0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79a5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e873e0 .functor OR 1, L_0x555db7e87090, L_0x555db7e87370, C4<0>, C4<0>;
v0x555db79a5c60_0 .net "S", 0 0, L_0x555db7e87270;  alias, 1 drivers
v0x555db79a5d00_0 .net "a", 0 0, L_0x555db7e87fb0;  alias, 1 drivers
v0x555db79a5da0_0 .net "b", 0 0, L_0x555db7e87580;  alias, 1 drivers
v0x555db79a5e40_0 .net "cin", 0 0, L_0x555db7e87450;  1 drivers
v0x555db79a5ee0_0 .net "cout", 0 0, L_0x555db7e873e0;  1 drivers
v0x555db79a5f80_0 .net "cout1", 0 0, L_0x555db7e87090;  1 drivers
v0x555db79a6020_0 .net "cout2", 0 0, L_0x555db7e87370;  1 drivers
v0x555db79a60c0_0 .net "s1", 0 0, L_0x555db7e87020;  1 drivers
S_0x555db79a5440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79a52b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e87020 .functor XOR 1, L_0x555db7e87fb0, L_0x555db7e87580, C4<0>, C4<0>;
L_0x555db7e87090 .functor AND 1, L_0x555db7e87fb0, L_0x555db7e87580, C4<1>, C4<1>;
v0x555db79a55d0_0 .net "S", 0 0, L_0x555db7e87020;  alias, 1 drivers
v0x555db79a5670_0 .net "a", 0 0, L_0x555db7e87fb0;  alias, 1 drivers
v0x555db79a5710_0 .net "b", 0 0, L_0x555db7e87580;  alias, 1 drivers
v0x555db79a57b0_0 .net "cout", 0 0, L_0x555db7e87090;  alias, 1 drivers
S_0x555db79a5850 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79a52b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e87270 .functor XOR 1, L_0x555db7e87450, L_0x555db7e87020, C4<0>, C4<0>;
L_0x555db7e87370 .functor AND 1, L_0x555db7e87450, L_0x555db7e87020, C4<1>, C4<1>;
v0x555db79a59e0_0 .net "S", 0 0, L_0x555db7e87270;  alias, 1 drivers
v0x555db79a5a80_0 .net "a", 0 0, L_0x555db7e87450;  alias, 1 drivers
v0x555db79a5b20_0 .net "b", 0 0, L_0x555db7e87020;  alias, 1 drivers
v0x555db79a5bc0_0 .net "cout", 0 0, L_0x555db7e87370;  alias, 1 drivers
S_0x555db79a6160 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db79a4ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db70bd560 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e87900 .functor NOT 1, L_0x555db7e87270, C4<0>, C4<0>, C4<0>;
v0x555db79a7880_0 .net "cout", 0 0, L_0x555db7e87e50;  1 drivers
v0x555db79a7920_0 .net "i", 0 0, L_0x555db7e87270;  alias, 1 drivers
v0x555db79a79c0_0 .net "o", 0 0, L_0x555db7e87b70;  alias, 1 drivers
v0x555db79a7a60_0 .net "temp2", 0 0, L_0x555db7e87900;  1 drivers
S_0x555db79a62f0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79a6160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db70c7690 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c0370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e87de0 .functor BUFZ 1, L_0x7f49c55c0370, C4<0>, C4<0>, C4<0>;
L_0x555db7e87e50 .functor BUFZ 1, L_0x555db7e87d70, C4<0>, C4<0>, C4<0>;
v0x555db79a74c0_0 .net "S", 0 0, L_0x555db7e87b70;  alias, 1 drivers
v0x555db79a7560_0 .net "a", 0 0, L_0x555db7e87900;  alias, 1 drivers
L_0x7f49c55c0328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79a7600_0 .net "b", 0 0, L_0x7f49c55c0328;  1 drivers
v0x555db79a76a0 .array "carry", 0 1;
v0x555db79a76a0_0 .net v0x555db79a76a0 0, 0 0, L_0x555db7e87de0; 1 drivers
v0x555db79a76a0_1 .net v0x555db79a76a0 1, 0 0, L_0x555db7e87d70; 1 drivers
v0x555db79a7740_0 .net "cin", 0 0, L_0x7f49c55c0370;  1 drivers
v0x555db79a77e0_0 .net "cout", 0 0, L_0x555db7e87e50;  alias, 1 drivers
S_0x555db79a6480 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79a62f0;
 .timescale 0 0;
P_0x555db70d4700 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79a6610 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79a6480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e87d70 .functor OR 1, L_0x555db7e87a70, L_0x555db7e87c70, C4<0>, C4<0>;
v0x555db79a6fc0_0 .net "S", 0 0, L_0x555db7e87b70;  alias, 1 drivers
v0x555db79a7060_0 .net "a", 0 0, L_0x555db7e87900;  alias, 1 drivers
v0x555db79a7100_0 .net "b", 0 0, L_0x7f49c55c0328;  alias, 1 drivers
v0x555db79a71a0_0 .net "cin", 0 0, L_0x555db7e87de0;  alias, 1 drivers
v0x555db79a7240_0 .net "cout", 0 0, L_0x555db7e87d70;  alias, 1 drivers
v0x555db79a72e0_0 .net "cout1", 0 0, L_0x555db7e87a70;  1 drivers
v0x555db79a7380_0 .net "cout2", 0 0, L_0x555db7e87c70;  1 drivers
v0x555db79a7420_0 .net "s1", 0 0, L_0x555db7e87a00;  1 drivers
S_0x555db79a67a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79a6610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e87a00 .functor XOR 1, L_0x555db7e87900, L_0x7f49c55c0328, C4<0>, C4<0>;
L_0x555db7e87a70 .functor AND 1, L_0x555db7e87900, L_0x7f49c55c0328, C4<1>, C4<1>;
v0x555db79a6930_0 .net "S", 0 0, L_0x555db7e87a00;  alias, 1 drivers
v0x555db79a69d0_0 .net "a", 0 0, L_0x555db7e87900;  alias, 1 drivers
v0x555db79a6a70_0 .net "b", 0 0, L_0x7f49c55c0328;  alias, 1 drivers
v0x555db79a6b10_0 .net "cout", 0 0, L_0x555db7e87a70;  alias, 1 drivers
S_0x555db79a6bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79a6610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e87b70 .functor XOR 1, L_0x555db7e87de0, L_0x555db7e87a00, C4<0>, C4<0>;
L_0x555db7e87c70 .functor AND 1, L_0x555db7e87de0, L_0x555db7e87a00, C4<1>, C4<1>;
v0x555db79a6d40_0 .net "S", 0 0, L_0x555db7e87b70;  alias, 1 drivers
v0x555db79a6de0_0 .net "a", 0 0, L_0x555db7e87de0;  alias, 1 drivers
v0x555db79a6e80_0 .net "b", 0 0, L_0x555db7e87a00;  alias, 1 drivers
v0x555db79a6f20_0 .net "cout", 0 0, L_0x555db7e87c70;  alias, 1 drivers
S_0x555db79a81e0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e86860 .functor AND 1, L_0x555db7e86a10, L_0x555db7e86b00, C4<1>, C4<1>;
v0x555db79a8370_0 .net "X", 0 0, L_0x555db7e86a10;  1 drivers
v0x555db79a8410_0 .net "Y", 0 0, L_0x555db7e86b00;  1 drivers
v0x555db79a84b0_0 .net "Z", 1 0, L_0x555db7e868d0;  alias, 1 drivers
L_0x7f49c55c0298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79a8550_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c0298;  1 drivers
v0x555db79a85f0_0 .net "z", 0 0, L_0x555db7e86860;  1 drivers
L_0x555db7e868d0 .concat [ 1 1 0 0], L_0x555db7e86860, L_0x7f49c55c0298;
S_0x555db79a8690 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e86bf0 .functor AND 1, L_0x555db7e86da0, L_0x555db7e86ee0, C4<1>, C4<1>;
v0x555db79a8820_0 .net "X", 0 0, L_0x555db7e86da0;  1 drivers
v0x555db79a88c0_0 .net "Y", 0 0, L_0x555db7e86ee0;  1 drivers
v0x555db79a8960_0 .net "Z", 1 0, L_0x555db7e86c60;  alias, 1 drivers
L_0x7f49c55c02e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79a8a00_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c02e0;  1 drivers
v0x555db79a8aa0_0 .net "z", 0 0, L_0x555db7e86bf0;  1 drivers
L_0x555db7e86c60 .concat [ 1 1 0 0], L_0x555db7e86bf0, L_0x7f49c55c02e0;
S_0x555db79a8b40 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db71516a0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e88730 .functor NOT 1, L_0x555db7e89250, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c0490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e88890 .functor BUFZ 1, L_0x7f49c55c0490, C4<0>, C4<0>, C4<0>;
L_0x555db7e889f0 .functor NOT 1, L_0x555db7e88950, C4<0>, C4<0>, C4<0>;
v0x555db79ab750_0 .net "D", 0 0, L_0x555db7e88420;  alias, 1 drivers
v0x555db79ab7f0_0 .net *"_ivl_9", 0 0, L_0x555db7e88890;  1 drivers
v0x555db79ab890_0 .net "a", 0 0, L_0x555db7e891b0;  1 drivers
v0x555db79ab930_0 .net "abs_D", 0 0, L_0x555db7e89110;  alias, 1 drivers
v0x555db79ab9d0_0 .net "b", 0 0, L_0x555db7e89250;  1 drivers
v0x555db79aba70_0 .net "b_comp", 0 0, L_0x555db7e88730;  1 drivers
v0x555db79abb10_0 .net "carry", 1 0, L_0x555db7e887a0;  1 drivers
v0x555db79abbb0_0 .net "cin", 0 0, L_0x7f49c55c0490;  1 drivers
v0x555db79abc50_0 .net "is_pos", 0 0, L_0x555db7e88950;  1 drivers
v0x555db79abcf0_0 .net "negative", 0 0, L_0x555db7e889f0;  alias, 1 drivers
v0x555db79abd90_0 .net "twos", 0 0, L_0x555db7e88d70;  1 drivers
L_0x555db7e88600 .part L_0x555db7e887a0, 0, 1;
L_0x555db7e887a0 .concat8 [ 1 1 0 0], L_0x555db7e88890, L_0x555db7e88590;
L_0x555db7e88950 .part L_0x555db7e887a0, 1, 1;
L_0x555db7e89110 .functor MUXZ 1, L_0x555db7e88d70, L_0x555db7e88420, L_0x555db7e88950, C4<>;
S_0x555db79a8d70 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db79a8b40;
 .timescale 0 0;
P_0x555db714c290 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79a8f00 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79a8d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e88590 .functor OR 1, L_0x555db7e88240, L_0x555db7e88520, C4<0>, C4<0>;
v0x555db79a98b0_0 .net "S", 0 0, L_0x555db7e88420;  alias, 1 drivers
v0x555db79a9950_0 .net "a", 0 0, L_0x555db7e891b0;  alias, 1 drivers
v0x555db79a99f0_0 .net "b", 0 0, L_0x555db7e88730;  alias, 1 drivers
v0x555db79a9a90_0 .net "cin", 0 0, L_0x555db7e88600;  1 drivers
v0x555db79a9b30_0 .net "cout", 0 0, L_0x555db7e88590;  1 drivers
v0x555db79a9bd0_0 .net "cout1", 0 0, L_0x555db7e88240;  1 drivers
v0x555db79a9c70_0 .net "cout2", 0 0, L_0x555db7e88520;  1 drivers
v0x555db79a9d10_0 .net "s1", 0 0, L_0x555db7e881d0;  1 drivers
S_0x555db79a9090 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79a8f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e881d0 .functor XOR 1, L_0x555db7e891b0, L_0x555db7e88730, C4<0>, C4<0>;
L_0x555db7e88240 .functor AND 1, L_0x555db7e891b0, L_0x555db7e88730, C4<1>, C4<1>;
v0x555db79a9220_0 .net "S", 0 0, L_0x555db7e881d0;  alias, 1 drivers
v0x555db79a92c0_0 .net "a", 0 0, L_0x555db7e891b0;  alias, 1 drivers
v0x555db79a9360_0 .net "b", 0 0, L_0x555db7e88730;  alias, 1 drivers
v0x555db79a9400_0 .net "cout", 0 0, L_0x555db7e88240;  alias, 1 drivers
S_0x555db79a94a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79a8f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e88420 .functor XOR 1, L_0x555db7e88600, L_0x555db7e881d0, C4<0>, C4<0>;
L_0x555db7e88520 .functor AND 1, L_0x555db7e88600, L_0x555db7e881d0, C4<1>, C4<1>;
v0x555db79a9630_0 .net "S", 0 0, L_0x555db7e88420;  alias, 1 drivers
v0x555db79a96d0_0 .net "a", 0 0, L_0x555db7e88600;  alias, 1 drivers
v0x555db79a9770_0 .net "b", 0 0, L_0x555db7e881d0;  alias, 1 drivers
v0x555db79a9810_0 .net "cout", 0 0, L_0x555db7e88520;  alias, 1 drivers
S_0x555db79a9db0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db79a8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db715fca0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e88b00 .functor NOT 1, L_0x555db7e88420, C4<0>, C4<0>, C4<0>;
v0x555db79ab4d0_0 .net "cout", 0 0, L_0x555db7e89050;  1 drivers
v0x555db79ab570_0 .net "i", 0 0, L_0x555db7e88420;  alias, 1 drivers
v0x555db79ab610_0 .net "o", 0 0, L_0x555db7e88d70;  alias, 1 drivers
v0x555db79ab6b0_0 .net "temp2", 0 0, L_0x555db7e88b00;  1 drivers
S_0x555db79a9f40 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79a9db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db717c4e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c0448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e88fe0 .functor BUFZ 1, L_0x7f49c55c0448, C4<0>, C4<0>, C4<0>;
L_0x555db7e89050 .functor BUFZ 1, L_0x555db7e88f70, C4<0>, C4<0>, C4<0>;
v0x555db79ab110_0 .net "S", 0 0, L_0x555db7e88d70;  alias, 1 drivers
v0x555db79ab1b0_0 .net "a", 0 0, L_0x555db7e88b00;  alias, 1 drivers
L_0x7f49c55c0400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79ab250_0 .net "b", 0 0, L_0x7f49c55c0400;  1 drivers
v0x555db79ab2f0 .array "carry", 0 1;
v0x555db79ab2f0_0 .net v0x555db79ab2f0 0, 0 0, L_0x555db7e88fe0; 1 drivers
v0x555db79ab2f0_1 .net v0x555db79ab2f0 1, 0 0, L_0x555db7e88f70; 1 drivers
v0x555db79ab390_0 .net "cin", 0 0, L_0x7f49c55c0448;  1 drivers
v0x555db79ab430_0 .net "cout", 0 0, L_0x555db7e89050;  alias, 1 drivers
S_0x555db79aa0d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79a9f40;
 .timescale 0 0;
P_0x555db717f550 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79aa260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79aa0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e88f70 .functor OR 1, L_0x555db7e88c70, L_0x555db7e88e70, C4<0>, C4<0>;
v0x555db79aac10_0 .net "S", 0 0, L_0x555db7e88d70;  alias, 1 drivers
v0x555db79aacb0_0 .net "a", 0 0, L_0x555db7e88b00;  alias, 1 drivers
v0x555db79aad50_0 .net "b", 0 0, L_0x7f49c55c0400;  alias, 1 drivers
v0x555db79aadf0_0 .net "cin", 0 0, L_0x555db7e88fe0;  alias, 1 drivers
v0x555db79aae90_0 .net "cout", 0 0, L_0x555db7e88f70;  alias, 1 drivers
v0x555db79aaf30_0 .net "cout1", 0 0, L_0x555db7e88c70;  1 drivers
v0x555db79aafd0_0 .net "cout2", 0 0, L_0x555db7e88e70;  1 drivers
v0x555db79ab070_0 .net "s1", 0 0, L_0x555db7e88c00;  1 drivers
S_0x555db79aa3f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79aa260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e88c00 .functor XOR 1, L_0x555db7e88b00, L_0x7f49c55c0400, C4<0>, C4<0>;
L_0x555db7e88c70 .functor AND 1, L_0x555db7e88b00, L_0x7f49c55c0400, C4<1>, C4<1>;
v0x555db79aa580_0 .net "S", 0 0, L_0x555db7e88c00;  alias, 1 drivers
v0x555db79aa620_0 .net "a", 0 0, L_0x555db7e88b00;  alias, 1 drivers
v0x555db79aa6c0_0 .net "b", 0 0, L_0x7f49c55c0400;  alias, 1 drivers
v0x555db79aa760_0 .net "cout", 0 0, L_0x555db7e88c70;  alias, 1 drivers
S_0x555db79aa800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79aa260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e88d70 .functor XOR 1, L_0x555db7e88fe0, L_0x555db7e88c00, C4<0>, C4<0>;
L_0x555db7e88e70 .functor AND 1, L_0x555db7e88fe0, L_0x555db7e88c00, C4<1>, C4<1>;
v0x555db79aa990_0 .net "S", 0 0, L_0x555db7e88d70;  alias, 1 drivers
v0x555db79aaa30_0 .net "a", 0 0, L_0x555db7e88fe0;  alias, 1 drivers
v0x555db79aaad0_0 .net "b", 0 0, L_0x555db7e88c00;  alias, 1 drivers
v0x555db79aab70_0 .net "cout", 0 0, L_0x555db7e88e70;  alias, 1 drivers
S_0x555db79abe30 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e89420 .functor AND 1, L_0x555db7e87f10, L_0x555db7e89110, C4<1>, C4<1>;
v0x555db79abfc0_0 .net "X", 0 0, L_0x555db7e87f10;  alias, 1 drivers
v0x555db79ac060_0 .net "Y", 0 0, L_0x555db7e89110;  alias, 1 drivers
v0x555db79ac100_0 .net "Z", 1 0, L_0x555db7e895b0;  alias, 1 drivers
L_0x7f49c55c04d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79ac1a0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c04d8;  1 drivers
v0x555db79ac240_0 .net "z", 0 0, L_0x555db7e89420;  1 drivers
L_0x555db7e895b0 .concat [ 1 1 0 0], L_0x555db7e89420, L_0x7f49c55c04d8;
S_0x555db79ac2e0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db71d2c80 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c05b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e8b6a0 .functor BUFZ 1, L_0x7f49c55c05b0, C4<0>, C4<0>, C4<0>;
L_0x555db7e8b710 .functor BUFZ 1, L_0x555db7e8b330, C4<0>, C4<0>, C4<0>;
v0x555db79ae4f0_0 .net "S", 1 0, L_0x555db7e8b600;  alias, 1 drivers
v0x555db79ae590_0 .net "a", 1 0, L_0x555db7e86c60;  alias, 1 drivers
v0x555db79ae630_0 .net "b", 1 0, L_0x555db7e868d0;  alias, 1 drivers
v0x555db79ae6d0 .array "carry", 0 2;
v0x555db79ae6d0_0 .net v0x555db79ae6d0 0, 0 0, L_0x555db7e8b6a0; 1 drivers
v0x555db79ae6d0_1 .net v0x555db79ae6d0 1, 0 0, L_0x555db7e8ac60; 1 drivers
v0x555db79ae6d0_2 .net v0x555db79ae6d0 2, 0 0, L_0x555db7e8b330; 1 drivers
v0x555db79ae770_0 .net "cin", 0 0, L_0x7f49c55c05b0;  1 drivers
v0x555db79ae810_0 .net "cout", 0 0, L_0x555db7e8b710;  alias, 1 drivers
L_0x555db7e8ad60 .part L_0x555db7e86c60, 0, 1;
L_0x555db7e8af20 .part L_0x555db7e868d0, 0, 1;
L_0x555db7e8b3a0 .part L_0x555db7e86c60, 1, 1;
L_0x555db7e8b4d0 .part L_0x555db7e868d0, 1, 1;
L_0x555db7e8b600 .concat8 [ 1 1 0 0], L_0x555db7e8aa10, L_0x555db7e8b1c0;
S_0x555db79ac470 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79ac2e0;
 .timescale 0 0;
P_0x555db727e100 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79ac600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ac470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8ac60 .functor OR 1, L_0x555db7e8a950, L_0x555db7e8ab60, C4<0>, C4<0>;
v0x555db79acfb0_0 .net "S", 0 0, L_0x555db7e8aa10;  1 drivers
v0x555db79ad050_0 .net "a", 0 0, L_0x555db7e8ad60;  1 drivers
v0x555db79ad0f0_0 .net "b", 0 0, L_0x555db7e8af20;  1 drivers
v0x555db79ad190_0 .net "cin", 0 0, L_0x555db7e8b6a0;  alias, 1 drivers
v0x555db79ad230_0 .net "cout", 0 0, L_0x555db7e8ac60;  alias, 1 drivers
v0x555db79ad2d0_0 .net "cout1", 0 0, L_0x555db7e8a950;  1 drivers
v0x555db79ad370_0 .net "cout2", 0 0, L_0x555db7e8ab60;  1 drivers
v0x555db79ad410_0 .net "s1", 0 0, L_0x555db7e8a890;  1 drivers
S_0x555db79ac790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79ac600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8a890 .functor XOR 1, L_0x555db7e8ad60, L_0x555db7e8af20, C4<0>, C4<0>;
L_0x555db7e8a950 .functor AND 1, L_0x555db7e8ad60, L_0x555db7e8af20, C4<1>, C4<1>;
v0x555db79ac920_0 .net "S", 0 0, L_0x555db7e8a890;  alias, 1 drivers
v0x555db79ac9c0_0 .net "a", 0 0, L_0x555db7e8ad60;  alias, 1 drivers
v0x555db79aca60_0 .net "b", 0 0, L_0x555db7e8af20;  alias, 1 drivers
v0x555db79acb00_0 .net "cout", 0 0, L_0x555db7e8a950;  alias, 1 drivers
S_0x555db79acba0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79ac600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8aa10 .functor XOR 1, L_0x555db7e8b6a0, L_0x555db7e8a890, C4<0>, C4<0>;
L_0x555db7e8ab60 .functor AND 1, L_0x555db7e8b6a0, L_0x555db7e8a890, C4<1>, C4<1>;
v0x555db79acd30_0 .net "S", 0 0, L_0x555db7e8aa10;  alias, 1 drivers
v0x555db79acdd0_0 .net "a", 0 0, L_0x555db7e8b6a0;  alias, 1 drivers
v0x555db79ace70_0 .net "b", 0 0, L_0x555db7e8a890;  alias, 1 drivers
v0x555db79acf10_0 .net "cout", 0 0, L_0x555db7e8ab60;  alias, 1 drivers
S_0x555db79ad4b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79ac2e0;
 .timescale 0 0;
P_0x555db7231320 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79ad640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ad4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8b330 .functor OR 1, L_0x555db7e8b150, L_0x555db7e8b2c0, C4<0>, C4<0>;
v0x555db79adff0_0 .net "S", 0 0, L_0x555db7e8b1c0;  1 drivers
v0x555db79ae090_0 .net "a", 0 0, L_0x555db7e8b3a0;  1 drivers
v0x555db79ae130_0 .net "b", 0 0, L_0x555db7e8b4d0;  1 drivers
v0x555db79ae1d0_0 .net "cin", 0 0, L_0x555db7e8ac60;  alias, 1 drivers
v0x555db79ae270_0 .net "cout", 0 0, L_0x555db7e8b330;  alias, 1 drivers
v0x555db79ae310_0 .net "cout1", 0 0, L_0x555db7e8b150;  1 drivers
v0x555db79ae3b0_0 .net "cout2", 0 0, L_0x555db7e8b2c0;  1 drivers
v0x555db79ae450_0 .net "s1", 0 0, L_0x555db7e8b0e0;  1 drivers
S_0x555db79ad7d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79ad640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8b0e0 .functor XOR 1, L_0x555db7e8b3a0, L_0x555db7e8b4d0, C4<0>, C4<0>;
L_0x555db7e8b150 .functor AND 1, L_0x555db7e8b3a0, L_0x555db7e8b4d0, C4<1>, C4<1>;
v0x555db79ad960_0 .net "S", 0 0, L_0x555db7e8b0e0;  alias, 1 drivers
v0x555db79ada00_0 .net "a", 0 0, L_0x555db7e8b3a0;  alias, 1 drivers
v0x555db79adaa0_0 .net "b", 0 0, L_0x555db7e8b4d0;  alias, 1 drivers
v0x555db79adb40_0 .net "cout", 0 0, L_0x555db7e8b150;  alias, 1 drivers
S_0x555db79adbe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79ad640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8b1c0 .functor XOR 1, L_0x555db7e8ac60, L_0x555db7e8b0e0, C4<0>, C4<0>;
L_0x555db7e8b2c0 .functor AND 1, L_0x555db7e8ac60, L_0x555db7e8b0e0, C4<1>, C4<1>;
v0x555db79add70_0 .net "S", 0 0, L_0x555db7e8b1c0;  alias, 1 drivers
v0x555db79ade10_0 .net "a", 0 0, L_0x555db7e8ac60;  alias, 1 drivers
v0x555db79adeb0_0 .net "b", 0 0, L_0x555db7e8b0e0;  alias, 1 drivers
v0x555db79adf50_0 .net "cout", 0 0, L_0x555db7e8b2c0;  alias, 1 drivers
S_0x555db79ae8b0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7261370 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7e8c540 .functor BUFZ 1, L_0x555db7e8b710, C4<0>, C4<0>, C4<0>;
L_0x555db7e8c640 .functor BUFZ 1, L_0x555db7e8c140, C4<0>, C4<0>, C4<0>;
v0x555db79b0ac0_0 .net "S", 1 0, L_0x555db7e8c4a0;  alias, 1 drivers
v0x555db79b0b60_0 .net "a", 1 0, L_0x555db7e8b600;  alias, 1 drivers
v0x555db79b0c00_0 .net "b", 1 0, L_0x555db7e8a6c0;  alias, 1 drivers
v0x555db79b0ca0 .array "carry", 0 2;
v0x555db79b0ca0_0 .net v0x555db79b0ca0 0, 0 0, L_0x555db7e8c540; 1 drivers
v0x555db79b0ca0_1 .net v0x555db79b0ca0 1, 0 0, L_0x555db7e8bb00; 1 drivers
v0x555db79b0ca0_2 .net v0x555db79b0ca0 2, 0 0, L_0x555db7e8c140; 1 drivers
v0x555db79b0d40_0 .net "cin", 0 0, L_0x555db7e8b710;  alias, 1 drivers
v0x555db79b0de0_0 .net "cout", 0 0, L_0x555db7e8c640;  alias, 1 drivers
L_0x555db7e8bc00 .part L_0x555db7e8b600, 0, 1;
L_0x555db7e8bdc0 .part L_0x555db7e8a6c0, 0, 1;
L_0x555db7e8c1b0 .part L_0x555db7e8b600, 1, 1;
L_0x555db7e8c2e0 .part L_0x555db7e8a6c0, 1, 1;
L_0x555db7e8c4a0 .concat8 [ 1 1 0 0], L_0x555db7e8b8b0, L_0x555db7e8bfd0;
S_0x555db79aea40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79ae8b0;
 .timescale 0 0;
P_0x555db726a690 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79aebd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79aea40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8bb00 .functor OR 1, L_0x555db7e8b7f0, L_0x555db7e8ba00, C4<0>, C4<0>;
v0x555db79af580_0 .net "S", 0 0, L_0x555db7e8b8b0;  1 drivers
v0x555db79af620_0 .net "a", 0 0, L_0x555db7e8bc00;  1 drivers
v0x555db79af6c0_0 .net "b", 0 0, L_0x555db7e8bdc0;  1 drivers
v0x555db79af760_0 .net "cin", 0 0, L_0x555db7e8c540;  alias, 1 drivers
v0x555db79af800_0 .net "cout", 0 0, L_0x555db7e8bb00;  alias, 1 drivers
v0x555db79af8a0_0 .net "cout1", 0 0, L_0x555db7e8b7f0;  1 drivers
v0x555db79af940_0 .net "cout2", 0 0, L_0x555db7e8ba00;  1 drivers
v0x555db79af9e0_0 .net "s1", 0 0, L_0x555db7e8b780;  1 drivers
S_0x555db79aed60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79aebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8b780 .functor XOR 1, L_0x555db7e8bc00, L_0x555db7e8bdc0, C4<0>, C4<0>;
L_0x555db7e8b7f0 .functor AND 1, L_0x555db7e8bc00, L_0x555db7e8bdc0, C4<1>, C4<1>;
v0x555db79aeef0_0 .net "S", 0 0, L_0x555db7e8b780;  alias, 1 drivers
v0x555db79aef90_0 .net "a", 0 0, L_0x555db7e8bc00;  alias, 1 drivers
v0x555db79af030_0 .net "b", 0 0, L_0x555db7e8bdc0;  alias, 1 drivers
v0x555db79af0d0_0 .net "cout", 0 0, L_0x555db7e8b7f0;  alias, 1 drivers
S_0x555db79af170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79aebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8b8b0 .functor XOR 1, L_0x555db7e8c540, L_0x555db7e8b780, C4<0>, C4<0>;
L_0x555db7e8ba00 .functor AND 1, L_0x555db7e8c540, L_0x555db7e8b780, C4<1>, C4<1>;
v0x555db79af300_0 .net "S", 0 0, L_0x555db7e8b8b0;  alias, 1 drivers
v0x555db79af3a0_0 .net "a", 0 0, L_0x555db7e8c540;  alias, 1 drivers
v0x555db79af440_0 .net "b", 0 0, L_0x555db7e8b780;  alias, 1 drivers
v0x555db79af4e0_0 .net "cout", 0 0, L_0x555db7e8ba00;  alias, 1 drivers
S_0x555db79afa80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79ae8b0;
 .timescale 0 0;
P_0x555db729e980 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79afc10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79afa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8c140 .functor OR 1, L_0x555db7e8bf60, L_0x555db7e8c0d0, C4<0>, C4<0>;
v0x555db79b05c0_0 .net "S", 0 0, L_0x555db7e8bfd0;  1 drivers
v0x555db79b0660_0 .net "a", 0 0, L_0x555db7e8c1b0;  1 drivers
v0x555db79b0700_0 .net "b", 0 0, L_0x555db7e8c2e0;  1 drivers
v0x555db79b07a0_0 .net "cin", 0 0, L_0x555db7e8bb00;  alias, 1 drivers
v0x555db79b0840_0 .net "cout", 0 0, L_0x555db7e8c140;  alias, 1 drivers
v0x555db79b08e0_0 .net "cout1", 0 0, L_0x555db7e8bf60;  1 drivers
v0x555db79b0980_0 .net "cout2", 0 0, L_0x555db7e8c0d0;  1 drivers
v0x555db79b0a20_0 .net "s1", 0 0, L_0x555db7e8bef0;  1 drivers
S_0x555db79afda0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79afc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8bef0 .functor XOR 1, L_0x555db7e8c1b0, L_0x555db7e8c2e0, C4<0>, C4<0>;
L_0x555db7e8bf60 .functor AND 1, L_0x555db7e8c1b0, L_0x555db7e8c2e0, C4<1>, C4<1>;
v0x555db79aff30_0 .net "S", 0 0, L_0x555db7e8bef0;  alias, 1 drivers
v0x555db79affd0_0 .net "a", 0 0, L_0x555db7e8c1b0;  alias, 1 drivers
v0x555db79b0070_0 .net "b", 0 0, L_0x555db7e8c2e0;  alias, 1 drivers
v0x555db79b0110_0 .net "cout", 0 0, L_0x555db7e8bf60;  alias, 1 drivers
S_0x555db79b01b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79afc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8bfd0 .functor XOR 1, L_0x555db7e8bb00, L_0x555db7e8bef0, C4<0>, C4<0>;
L_0x555db7e8c0d0 .functor AND 1, L_0x555db7e8bb00, L_0x555db7e8bef0, C4<1>, C4<1>;
v0x555db79b0340_0 .net "S", 0 0, L_0x555db7e8bfd0;  alias, 1 drivers
v0x555db79b03e0_0 .net "a", 0 0, L_0x555db7e8bb00;  alias, 1 drivers
v0x555db79b0480_0 .net "b", 0 0, L_0x555db7e8bef0;  alias, 1 drivers
v0x555db79b0520_0 .net "cout", 0 0, L_0x555db7e8c0d0;  alias, 1 drivers
S_0x555db79b0e80 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db72ce640 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c0718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e8e4a0 .functor BUFZ 1, L_0x7f49c55c0718, C4<0>, C4<0>, C4<0>;
L_0x555db7e8e510 .functor BUFZ 1, L_0x555db7e8e090, C4<0>, C4<0>, C4<0>;
v0x555db79b5110_0 .net "S", 3 0, L_0x555db7e8e400;  alias, 1 drivers
v0x555db79b51b0_0 .net "a", 3 0, L_0x555db7e8c6b0;  alias, 1 drivers
v0x555db79b5250_0 .net "b", 3 0, L_0x555db7e8c750;  alias, 1 drivers
v0x555db79b52f0 .array "carry", 0 4;
v0x555db79b52f0_0 .net v0x555db79b52f0 0, 0 0, L_0x555db7e8e4a0; 1 drivers
v0x555db79b52f0_1 .net v0x555db79b52f0 1, 0 0, L_0x555db7e8ce60; 1 drivers
v0x555db79b52f0_2 .net v0x555db79b52f0 2, 0 0, L_0x555db7e8d410; 1 drivers
v0x555db79b52f0_3 .net v0x555db79b52f0 3, 0 0, L_0x555db7e8dae0; 1 drivers
v0x555db79b52f0_4 .net v0x555db79b52f0 4, 0 0, L_0x555db7e8e090; 1 drivers
v0x555db79b5390_0 .net "cin", 0 0, L_0x7f49c55c0718;  1 drivers
v0x555db79b5430_0 .net "cout", 0 0, L_0x555db7e8e510;  alias, 1 drivers
L_0x555db7e8cf60 .part L_0x555db7e8c6b0, 0, 1;
L_0x555db7e8d090 .part L_0x555db7e8c750, 0, 1;
L_0x555db7e8d510 .part L_0x555db7e8c6b0, 1, 1;
L_0x555db7e8d6d0 .part L_0x555db7e8c750, 1, 1;
L_0x555db7e8dbe0 .part L_0x555db7e8c6b0, 2, 1;
L_0x555db7e8dd10 .part L_0x555db7e8c750, 2, 1;
L_0x555db7e8e150 .part L_0x555db7e8c6b0, 3, 1;
L_0x555db7e8e280 .part L_0x555db7e8c750, 3, 1;
L_0x555db7e8e400 .concat8 [ 1 1 1 1], L_0x555db7e8cc10, L_0x555db7e8d2a0, L_0x555db7e8d970, L_0x555db7e8df20;
S_0x555db79b1010 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79b0e80;
 .timescale 0 0;
P_0x555db72e3da0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79b11a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79b1010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8ce60 .functor OR 1, L_0x555db7e8cb50, L_0x555db7e8cd60, C4<0>, C4<0>;
v0x555db79b1b50_0 .net "S", 0 0, L_0x555db7e8cc10;  1 drivers
v0x555db79b1bf0_0 .net "a", 0 0, L_0x555db7e8cf60;  1 drivers
v0x555db79b1c90_0 .net "b", 0 0, L_0x555db7e8d090;  1 drivers
v0x555db79b1d30_0 .net "cin", 0 0, L_0x555db7e8e4a0;  alias, 1 drivers
v0x555db79b1dd0_0 .net "cout", 0 0, L_0x555db7e8ce60;  alias, 1 drivers
v0x555db79b1e70_0 .net "cout1", 0 0, L_0x555db7e8cb50;  1 drivers
v0x555db79b1f10_0 .net "cout2", 0 0, L_0x555db7e8cd60;  1 drivers
v0x555db79b1fb0_0 .net "s1", 0 0, L_0x555db7e8ca40;  1 drivers
S_0x555db79b1330 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79b11a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8ca40 .functor XOR 1, L_0x555db7e8cf60, L_0x555db7e8d090, C4<0>, C4<0>;
L_0x555db7e8cb50 .functor AND 1, L_0x555db7e8cf60, L_0x555db7e8d090, C4<1>, C4<1>;
v0x555db79b14c0_0 .net "S", 0 0, L_0x555db7e8ca40;  alias, 1 drivers
v0x555db79b1560_0 .net "a", 0 0, L_0x555db7e8cf60;  alias, 1 drivers
v0x555db79b1600_0 .net "b", 0 0, L_0x555db7e8d090;  alias, 1 drivers
v0x555db79b16a0_0 .net "cout", 0 0, L_0x555db7e8cb50;  alias, 1 drivers
S_0x555db79b1740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79b11a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8cc10 .functor XOR 1, L_0x555db7e8e4a0, L_0x555db7e8ca40, C4<0>, C4<0>;
L_0x555db7e8cd60 .functor AND 1, L_0x555db7e8e4a0, L_0x555db7e8ca40, C4<1>, C4<1>;
v0x555db79b18d0_0 .net "S", 0 0, L_0x555db7e8cc10;  alias, 1 drivers
v0x555db79b1970_0 .net "a", 0 0, L_0x555db7e8e4a0;  alias, 1 drivers
v0x555db79b1a10_0 .net "b", 0 0, L_0x555db7e8ca40;  alias, 1 drivers
v0x555db79b1ab0_0 .net "cout", 0 0, L_0x555db7e8cd60;  alias, 1 drivers
S_0x555db79b2050 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79b0e80;
 .timescale 0 0;
P_0x555db730ec30 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79b21e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79b2050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8d410 .functor OR 1, L_0x555db7e8d230, L_0x555db7e8d3a0, C4<0>, C4<0>;
v0x555db79b2b90_0 .net "S", 0 0, L_0x555db7e8d2a0;  1 drivers
v0x555db79b2c30_0 .net "a", 0 0, L_0x555db7e8d510;  1 drivers
v0x555db79b2cd0_0 .net "b", 0 0, L_0x555db7e8d6d0;  1 drivers
v0x555db79b2d70_0 .net "cin", 0 0, L_0x555db7e8ce60;  alias, 1 drivers
v0x555db79b2e10_0 .net "cout", 0 0, L_0x555db7e8d410;  alias, 1 drivers
v0x555db79b2eb0_0 .net "cout1", 0 0, L_0x555db7e8d230;  1 drivers
v0x555db79b2f50_0 .net "cout2", 0 0, L_0x555db7e8d3a0;  1 drivers
v0x555db79b2ff0_0 .net "s1", 0 0, L_0x555db7e8d1c0;  1 drivers
S_0x555db79b2370 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79b21e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8d1c0 .functor XOR 1, L_0x555db7e8d510, L_0x555db7e8d6d0, C4<0>, C4<0>;
L_0x555db7e8d230 .functor AND 1, L_0x555db7e8d510, L_0x555db7e8d6d0, C4<1>, C4<1>;
v0x555db79b2500_0 .net "S", 0 0, L_0x555db7e8d1c0;  alias, 1 drivers
v0x555db79b25a0_0 .net "a", 0 0, L_0x555db7e8d510;  alias, 1 drivers
v0x555db79b2640_0 .net "b", 0 0, L_0x555db7e8d6d0;  alias, 1 drivers
v0x555db79b26e0_0 .net "cout", 0 0, L_0x555db7e8d230;  alias, 1 drivers
S_0x555db79b2780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79b21e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8d2a0 .functor XOR 1, L_0x555db7e8ce60, L_0x555db7e8d1c0, C4<0>, C4<0>;
L_0x555db7e8d3a0 .functor AND 1, L_0x555db7e8ce60, L_0x555db7e8d1c0, C4<1>, C4<1>;
v0x555db79b2910_0 .net "S", 0 0, L_0x555db7e8d2a0;  alias, 1 drivers
v0x555db79b29b0_0 .net "a", 0 0, L_0x555db7e8ce60;  alias, 1 drivers
v0x555db79b2a50_0 .net "b", 0 0, L_0x555db7e8d1c0;  alias, 1 drivers
v0x555db79b2af0_0 .net "cout", 0 0, L_0x555db7e8d3a0;  alias, 1 drivers
S_0x555db79b3090 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79b0e80;
 .timescale 0 0;
P_0x555db7356240 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79b3220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79b3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8dae0 .functor OR 1, L_0x555db7e8d900, L_0x555db7e8da70, C4<0>, C4<0>;
v0x555db79b3bd0_0 .net "S", 0 0, L_0x555db7e8d970;  1 drivers
v0x555db79b3c70_0 .net "a", 0 0, L_0x555db7e8dbe0;  1 drivers
v0x555db79b3d10_0 .net "b", 0 0, L_0x555db7e8dd10;  1 drivers
v0x555db79b3db0_0 .net "cin", 0 0, L_0x555db7e8d410;  alias, 1 drivers
v0x555db79b3e50_0 .net "cout", 0 0, L_0x555db7e8dae0;  alias, 1 drivers
v0x555db79b3ef0_0 .net "cout1", 0 0, L_0x555db7e8d900;  1 drivers
v0x555db79b3f90_0 .net "cout2", 0 0, L_0x555db7e8da70;  1 drivers
v0x555db79b4030_0 .net "s1", 0 0, L_0x555db7e8d890;  1 drivers
S_0x555db79b33b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79b3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8d890 .functor XOR 1, L_0x555db7e8dbe0, L_0x555db7e8dd10, C4<0>, C4<0>;
L_0x555db7e8d900 .functor AND 1, L_0x555db7e8dbe0, L_0x555db7e8dd10, C4<1>, C4<1>;
v0x555db79b3540_0 .net "S", 0 0, L_0x555db7e8d890;  alias, 1 drivers
v0x555db79b35e0_0 .net "a", 0 0, L_0x555db7e8dbe0;  alias, 1 drivers
v0x555db79b3680_0 .net "b", 0 0, L_0x555db7e8dd10;  alias, 1 drivers
v0x555db79b3720_0 .net "cout", 0 0, L_0x555db7e8d900;  alias, 1 drivers
S_0x555db79b37c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79b3220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8d970 .functor XOR 1, L_0x555db7e8d410, L_0x555db7e8d890, C4<0>, C4<0>;
L_0x555db7e8da70 .functor AND 1, L_0x555db7e8d410, L_0x555db7e8d890, C4<1>, C4<1>;
v0x555db79b3950_0 .net "S", 0 0, L_0x555db7e8d970;  alias, 1 drivers
v0x555db79b39f0_0 .net "a", 0 0, L_0x555db7e8d410;  alias, 1 drivers
v0x555db79b3a90_0 .net "b", 0 0, L_0x555db7e8d890;  alias, 1 drivers
v0x555db79b3b30_0 .net "cout", 0 0, L_0x555db7e8da70;  alias, 1 drivers
S_0x555db79b40d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79b0e80;
 .timescale 0 0;
P_0x555db736fc00 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79b4260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79b40d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8e090 .functor OR 1, L_0x555db7e8deb0, L_0x555db7e8e020, C4<0>, C4<0>;
v0x555db79b4c10_0 .net "S", 0 0, L_0x555db7e8df20;  1 drivers
v0x555db79b4cb0_0 .net "a", 0 0, L_0x555db7e8e150;  1 drivers
v0x555db79b4d50_0 .net "b", 0 0, L_0x555db7e8e280;  1 drivers
v0x555db79b4df0_0 .net "cin", 0 0, L_0x555db7e8dae0;  alias, 1 drivers
v0x555db79b4e90_0 .net "cout", 0 0, L_0x555db7e8e090;  alias, 1 drivers
v0x555db79b4f30_0 .net "cout1", 0 0, L_0x555db7e8deb0;  1 drivers
v0x555db79b4fd0_0 .net "cout2", 0 0, L_0x555db7e8e020;  1 drivers
v0x555db79b5070_0 .net "s1", 0 0, L_0x555db7e8de40;  1 drivers
S_0x555db79b43f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79b4260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8de40 .functor XOR 1, L_0x555db7e8e150, L_0x555db7e8e280, C4<0>, C4<0>;
L_0x555db7e8deb0 .functor AND 1, L_0x555db7e8e150, L_0x555db7e8e280, C4<1>, C4<1>;
v0x555db79b4580_0 .net "S", 0 0, L_0x555db7e8de40;  alias, 1 drivers
v0x555db79b4620_0 .net "a", 0 0, L_0x555db7e8e150;  alias, 1 drivers
v0x555db79b46c0_0 .net "b", 0 0, L_0x555db7e8e280;  alias, 1 drivers
v0x555db79b4760_0 .net "cout", 0 0, L_0x555db7e8deb0;  alias, 1 drivers
S_0x555db79b4800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79b4260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8df20 .functor XOR 1, L_0x555db7e8dae0, L_0x555db7e8de40, C4<0>, C4<0>;
L_0x555db7e8e020 .functor AND 1, L_0x555db7e8dae0, L_0x555db7e8de40, C4<1>, C4<1>;
v0x555db79b4990_0 .net "S", 0 0, L_0x555db7e8df20;  alias, 1 drivers
v0x555db79b4a30_0 .net "a", 0 0, L_0x555db7e8dae0;  alias, 1 drivers
v0x555db79b4ad0_0 .net "b", 0 0, L_0x555db7e8de40;  alias, 1 drivers
v0x555db79b4b70_0 .net "cout", 0 0, L_0x555db7e8e020;  alias, 1 drivers
S_0x555db79b54d0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db718cf10 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e89650 .functor NOT 2, L_0x555db7e895b0, C4<00>, C4<00>, C4<00>;
v0x555db79b7c30_0 .net "cout", 0 0, L_0x555db7e8a5e0;  1 drivers
v0x555db79b7cd0_0 .net "i", 1 0, L_0x555db7e895b0;  alias, 1 drivers
v0x555db79b7d70_0 .net "o", 1 0, L_0x555db7e8a4d0;  alias, 1 drivers
v0x555db79b7e10_0 .net "temp2", 1 0, L_0x555db7e89650;  1 drivers
S_0x555db79b5660 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79b54d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7390310 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c0568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e8a570 .functor BUFZ 1, L_0x7f49c55c0568, C4<0>, C4<0>, C4<0>;
L_0x555db7e8a5e0 .functor BUFZ 1, L_0x555db7e8a120, C4<0>, C4<0>, C4<0>;
v0x555db79b7870_0 .net "S", 1 0, L_0x555db7e8a4d0;  alias, 1 drivers
v0x555db79b7910_0 .net "a", 1 0, L_0x555db7e89650;  alias, 1 drivers
L_0x7f49c55c0520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79b79b0_0 .net "b", 1 0, L_0x7f49c55c0520;  1 drivers
v0x555db79b7a50 .array "carry", 0 2;
v0x555db79b7a50_0 .net v0x555db79b7a50 0, 0 0, L_0x555db7e8a570; 1 drivers
v0x555db79b7a50_1 .net v0x555db79b7a50 1, 0 0, L_0x555db7e89b70; 1 drivers
v0x555db79b7a50_2 .net v0x555db79b7a50 2, 0 0, L_0x555db7e8a120; 1 drivers
v0x555db79b7af0_0 .net "cin", 0 0, L_0x7f49c55c0568;  1 drivers
v0x555db79b7b90_0 .net "cout", 0 0, L_0x555db7e8a5e0;  alias, 1 drivers
L_0x555db7e89c70 .part L_0x555db7e89650, 0, 1;
L_0x555db7e89da0 .part L_0x7f49c55c0520, 0, 1;
L_0x555db7e8a1e0 .part L_0x555db7e89650, 1, 1;
L_0x555db7e8a3a0 .part L_0x7f49c55c0520, 1, 1;
L_0x555db7e8a4d0 .concat8 [ 1 1 0 0], L_0x555db7e89920, L_0x555db7e89fb0;
S_0x555db79b57f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79b5660;
 .timescale 0 0;
P_0x555db732f6b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79b5980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79b57f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e89b70 .functor OR 1, L_0x555db7e89860, L_0x555db7e89a70, C4<0>, C4<0>;
v0x555db79b6330_0 .net "S", 0 0, L_0x555db7e89920;  1 drivers
v0x555db79b63d0_0 .net "a", 0 0, L_0x555db7e89c70;  1 drivers
v0x555db79b6470_0 .net "b", 0 0, L_0x555db7e89da0;  1 drivers
v0x555db79b6510_0 .net "cin", 0 0, L_0x555db7e8a570;  alias, 1 drivers
v0x555db79b65b0_0 .net "cout", 0 0, L_0x555db7e89b70;  alias, 1 drivers
v0x555db79b6650_0 .net "cout1", 0 0, L_0x555db7e89860;  1 drivers
v0x555db79b66f0_0 .net "cout2", 0 0, L_0x555db7e89a70;  1 drivers
v0x555db79b6790_0 .net "s1", 0 0, L_0x555db7e897a0;  1 drivers
S_0x555db79b5b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79b5980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e897a0 .functor XOR 1, L_0x555db7e89c70, L_0x555db7e89da0, C4<0>, C4<0>;
L_0x555db7e89860 .functor AND 1, L_0x555db7e89c70, L_0x555db7e89da0, C4<1>, C4<1>;
v0x555db79b5ca0_0 .net "S", 0 0, L_0x555db7e897a0;  alias, 1 drivers
v0x555db79b5d40_0 .net "a", 0 0, L_0x555db7e89c70;  alias, 1 drivers
v0x555db79b5de0_0 .net "b", 0 0, L_0x555db7e89da0;  alias, 1 drivers
v0x555db79b5e80_0 .net "cout", 0 0, L_0x555db7e89860;  alias, 1 drivers
S_0x555db79b5f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79b5980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e89920 .functor XOR 1, L_0x555db7e8a570, L_0x555db7e897a0, C4<0>, C4<0>;
L_0x555db7e89a70 .functor AND 1, L_0x555db7e8a570, L_0x555db7e897a0, C4<1>, C4<1>;
v0x555db79b60b0_0 .net "S", 0 0, L_0x555db7e89920;  alias, 1 drivers
v0x555db79b6150_0 .net "a", 0 0, L_0x555db7e8a570;  alias, 1 drivers
v0x555db79b61f0_0 .net "b", 0 0, L_0x555db7e897a0;  alias, 1 drivers
v0x555db79b6290_0 .net "cout", 0 0, L_0x555db7e89a70;  alias, 1 drivers
S_0x555db79b6830 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79b5660;
 .timescale 0 0;
P_0x555db73add00 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79b69c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79b6830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8a120 .functor OR 1, L_0x555db7e89f40, L_0x555db7e8a0b0, C4<0>, C4<0>;
v0x555db79b7370_0 .net "S", 0 0, L_0x555db7e89fb0;  1 drivers
v0x555db79b7410_0 .net "a", 0 0, L_0x555db7e8a1e0;  1 drivers
v0x555db79b74b0_0 .net "b", 0 0, L_0x555db7e8a3a0;  1 drivers
v0x555db79b7550_0 .net "cin", 0 0, L_0x555db7e89b70;  alias, 1 drivers
v0x555db79b75f0_0 .net "cout", 0 0, L_0x555db7e8a120;  alias, 1 drivers
v0x555db79b7690_0 .net "cout1", 0 0, L_0x555db7e89f40;  1 drivers
v0x555db79b7730_0 .net "cout2", 0 0, L_0x555db7e8a0b0;  1 drivers
v0x555db79b77d0_0 .net "s1", 0 0, L_0x555db7e89ed0;  1 drivers
S_0x555db79b6b50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79b69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e89ed0 .functor XOR 1, L_0x555db7e8a1e0, L_0x555db7e8a3a0, C4<0>, C4<0>;
L_0x555db7e89f40 .functor AND 1, L_0x555db7e8a1e0, L_0x555db7e8a3a0, C4<1>, C4<1>;
v0x555db79b6ce0_0 .net "S", 0 0, L_0x555db7e89ed0;  alias, 1 drivers
v0x555db79b6d80_0 .net "a", 0 0, L_0x555db7e8a1e0;  alias, 1 drivers
v0x555db79b6e20_0 .net "b", 0 0, L_0x555db7e8a3a0;  alias, 1 drivers
v0x555db79b6ec0_0 .net "cout", 0 0, L_0x555db7e89f40;  alias, 1 drivers
S_0x555db79b6f60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79b69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e89fb0 .functor XOR 1, L_0x555db7e89b70, L_0x555db7e89ed0, C4<0>, C4<0>;
L_0x555db7e8a0b0 .functor AND 1, L_0x555db7e89b70, L_0x555db7e89ed0, C4<1>, C4<1>;
v0x555db79b70f0_0 .net "S", 0 0, L_0x555db7e89fb0;  alias, 1 drivers
v0x555db79b7190_0 .net "a", 0 0, L_0x555db7e89b70;  alias, 1 drivers
v0x555db79b7230_0 .net "b", 0 0, L_0x555db7e89ed0;  alias, 1 drivers
v0x555db79b72d0_0 .net "cout", 0 0, L_0x555db7e8a0b0;  alias, 1 drivers
S_0x555db79b7eb0 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db79a4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db76556d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7e8ff90 .functor BUFZ 1, L_0x555db7e8e510, C4<0>, C4<0>, C4<0>;
L_0x555db7e90090 .functor BUFZ 1, L_0x555db7e8fb80, C4<0>, C4<0>, C4<0>;
v0x555db79bc140_0 .net "S", 3 0, L_0x555db7e8fef0;  alias, 1 drivers
v0x555db79bc1e0_0 .net "a", 3 0, L_0x555db7e8e400;  alias, 1 drivers
v0x555db79bc280_0 .net "b", 3 0, L_0x555db7e8c890;  alias, 1 drivers
v0x555db79bc320 .array "carry", 0 4;
v0x555db79bc320_0 .net v0x555db79bc320 0, 0 0, L_0x555db7e8ff90; 1 drivers
v0x555db79bc320_1 .net v0x555db79bc320 1, 0 0, L_0x555db7e8e950; 1 drivers
v0x555db79bc320_2 .net v0x555db79bc320 2, 0 0, L_0x555db7e8ef90; 1 drivers
v0x555db79bc320_3 .net v0x555db79bc320 3, 0 0, L_0x555db7e8f5d0; 1 drivers
v0x555db79bc320_4 .net v0x555db79bc320 4, 0 0, L_0x555db7e8fb80; 1 drivers
v0x555db79bc3c0_0 .net "cin", 0 0, L_0x555db7e8e510;  alias, 1 drivers
v0x555db79bc460_0 .net "cout", 0 0, L_0x555db7e90090;  alias, 1 drivers
L_0x555db7e8ea50 .part L_0x555db7e8e400, 0, 1;
L_0x555db7e8ec10 .part L_0x555db7e8c890, 0, 1;
L_0x555db7e8f090 .part L_0x555db7e8e400, 1, 1;
L_0x555db7e8f1c0 .part L_0x555db7e8c890, 1, 1;
L_0x555db7e8f6d0 .part L_0x555db7e8e400, 2, 1;
L_0x555db7e8f800 .part L_0x555db7e8c890, 2, 1;
L_0x555db7e8fc40 .part L_0x555db7e8e400, 3, 1;
L_0x555db7e8fd70 .part L_0x555db7e8c890, 3, 1;
L_0x555db7e8fef0 .concat8 [ 1 1 1 1], L_0x555db7e8e700, L_0x555db7e8ee20, L_0x555db7e8f460, L_0x555db7e8fa10;
S_0x555db79b8040 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79b7eb0;
 .timescale 0 0;
P_0x555db765a560 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79b81d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79b8040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8e950 .functor OR 1, L_0x555db7e8e640, L_0x555db7e8e850, C4<0>, C4<0>;
v0x555db79b8b80_0 .net "S", 0 0, L_0x555db7e8e700;  1 drivers
v0x555db79b8c20_0 .net "a", 0 0, L_0x555db7e8ea50;  1 drivers
v0x555db79b8cc0_0 .net "b", 0 0, L_0x555db7e8ec10;  1 drivers
v0x555db79b8d60_0 .net "cin", 0 0, L_0x555db7e8ff90;  alias, 1 drivers
v0x555db79b8e00_0 .net "cout", 0 0, L_0x555db7e8e950;  alias, 1 drivers
v0x555db79b8ea0_0 .net "cout1", 0 0, L_0x555db7e8e640;  1 drivers
v0x555db79b8f40_0 .net "cout2", 0 0, L_0x555db7e8e850;  1 drivers
v0x555db79b8fe0_0 .net "s1", 0 0, L_0x555db7e8e580;  1 drivers
S_0x555db79b8360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79b81d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8e580 .functor XOR 1, L_0x555db7e8ea50, L_0x555db7e8ec10, C4<0>, C4<0>;
L_0x555db7e8e640 .functor AND 1, L_0x555db7e8ea50, L_0x555db7e8ec10, C4<1>, C4<1>;
v0x555db79b84f0_0 .net "S", 0 0, L_0x555db7e8e580;  alias, 1 drivers
v0x555db79b8590_0 .net "a", 0 0, L_0x555db7e8ea50;  alias, 1 drivers
v0x555db79b8630_0 .net "b", 0 0, L_0x555db7e8ec10;  alias, 1 drivers
v0x555db79b86d0_0 .net "cout", 0 0, L_0x555db7e8e640;  alias, 1 drivers
S_0x555db79b8770 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79b81d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8e700 .functor XOR 1, L_0x555db7e8ff90, L_0x555db7e8e580, C4<0>, C4<0>;
L_0x555db7e8e850 .functor AND 1, L_0x555db7e8ff90, L_0x555db7e8e580, C4<1>, C4<1>;
v0x555db79b8900_0 .net "S", 0 0, L_0x555db7e8e700;  alias, 1 drivers
v0x555db79b89a0_0 .net "a", 0 0, L_0x555db7e8ff90;  alias, 1 drivers
v0x555db79b8a40_0 .net "b", 0 0, L_0x555db7e8e580;  alias, 1 drivers
v0x555db79b8ae0_0 .net "cout", 0 0, L_0x555db7e8e850;  alias, 1 drivers
S_0x555db79b9080 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79b7eb0;
 .timescale 0 0;
P_0x555db743d700 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79b9210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79b9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8ef90 .functor OR 1, L_0x555db7e8edb0, L_0x555db7e8ef20, C4<0>, C4<0>;
v0x555db79b9bc0_0 .net "S", 0 0, L_0x555db7e8ee20;  1 drivers
v0x555db79b9c60_0 .net "a", 0 0, L_0x555db7e8f090;  1 drivers
v0x555db79b9d00_0 .net "b", 0 0, L_0x555db7e8f1c0;  1 drivers
v0x555db79b9da0_0 .net "cin", 0 0, L_0x555db7e8e950;  alias, 1 drivers
v0x555db79b9e40_0 .net "cout", 0 0, L_0x555db7e8ef90;  alias, 1 drivers
v0x555db79b9ee0_0 .net "cout1", 0 0, L_0x555db7e8edb0;  1 drivers
v0x555db79b9f80_0 .net "cout2", 0 0, L_0x555db7e8ef20;  1 drivers
v0x555db79ba020_0 .net "s1", 0 0, L_0x555db7e8ed40;  1 drivers
S_0x555db79b93a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79b9210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8ed40 .functor XOR 1, L_0x555db7e8f090, L_0x555db7e8f1c0, C4<0>, C4<0>;
L_0x555db7e8edb0 .functor AND 1, L_0x555db7e8f090, L_0x555db7e8f1c0, C4<1>, C4<1>;
v0x555db79b9530_0 .net "S", 0 0, L_0x555db7e8ed40;  alias, 1 drivers
v0x555db79b95d0_0 .net "a", 0 0, L_0x555db7e8f090;  alias, 1 drivers
v0x555db79b9670_0 .net "b", 0 0, L_0x555db7e8f1c0;  alias, 1 drivers
v0x555db79b9710_0 .net "cout", 0 0, L_0x555db7e8edb0;  alias, 1 drivers
S_0x555db79b97b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79b9210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8ee20 .functor XOR 1, L_0x555db7e8e950, L_0x555db7e8ed40, C4<0>, C4<0>;
L_0x555db7e8ef20 .functor AND 1, L_0x555db7e8e950, L_0x555db7e8ed40, C4<1>, C4<1>;
v0x555db79b9940_0 .net "S", 0 0, L_0x555db7e8ee20;  alias, 1 drivers
v0x555db79b99e0_0 .net "a", 0 0, L_0x555db7e8e950;  alias, 1 drivers
v0x555db79b9a80_0 .net "b", 0 0, L_0x555db7e8ed40;  alias, 1 drivers
v0x555db79b9b20_0 .net "cout", 0 0, L_0x555db7e8ef20;  alias, 1 drivers
S_0x555db79ba0c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79b7eb0;
 .timescale 0 0;
P_0x555db7496000 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79ba250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ba0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8f5d0 .functor OR 1, L_0x555db7e8f3f0, L_0x555db7e8f560, C4<0>, C4<0>;
v0x555db79bac00_0 .net "S", 0 0, L_0x555db7e8f460;  1 drivers
v0x555db79baca0_0 .net "a", 0 0, L_0x555db7e8f6d0;  1 drivers
v0x555db79bad40_0 .net "b", 0 0, L_0x555db7e8f800;  1 drivers
v0x555db79bade0_0 .net "cin", 0 0, L_0x555db7e8ef90;  alias, 1 drivers
v0x555db79bae80_0 .net "cout", 0 0, L_0x555db7e8f5d0;  alias, 1 drivers
v0x555db79baf20_0 .net "cout1", 0 0, L_0x555db7e8f3f0;  1 drivers
v0x555db79bafc0_0 .net "cout2", 0 0, L_0x555db7e8f560;  1 drivers
v0x555db79bb060_0 .net "s1", 0 0, L_0x555db7e8f380;  1 drivers
S_0x555db79ba3e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79ba250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8f380 .functor XOR 1, L_0x555db7e8f6d0, L_0x555db7e8f800, C4<0>, C4<0>;
L_0x555db7e8f3f0 .functor AND 1, L_0x555db7e8f6d0, L_0x555db7e8f800, C4<1>, C4<1>;
v0x555db79ba570_0 .net "S", 0 0, L_0x555db7e8f380;  alias, 1 drivers
v0x555db79ba610_0 .net "a", 0 0, L_0x555db7e8f6d0;  alias, 1 drivers
v0x555db79ba6b0_0 .net "b", 0 0, L_0x555db7e8f800;  alias, 1 drivers
v0x555db79ba750_0 .net "cout", 0 0, L_0x555db7e8f3f0;  alias, 1 drivers
S_0x555db79ba7f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79ba250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8f460 .functor XOR 1, L_0x555db7e8ef90, L_0x555db7e8f380, C4<0>, C4<0>;
L_0x555db7e8f560 .functor AND 1, L_0x555db7e8ef90, L_0x555db7e8f380, C4<1>, C4<1>;
v0x555db79ba980_0 .net "S", 0 0, L_0x555db7e8f460;  alias, 1 drivers
v0x555db79baa20_0 .net "a", 0 0, L_0x555db7e8ef90;  alias, 1 drivers
v0x555db79baac0_0 .net "b", 0 0, L_0x555db7e8f380;  alias, 1 drivers
v0x555db79bab60_0 .net "cout", 0 0, L_0x555db7e8f560;  alias, 1 drivers
S_0x555db79bb100 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79b7eb0;
 .timescale 0 0;
P_0x555db74c8030 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79bb290 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79bb100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e8fb80 .functor OR 1, L_0x555db7e8f9a0, L_0x555db7e8fb10, C4<0>, C4<0>;
v0x555db79bbc40_0 .net "S", 0 0, L_0x555db7e8fa10;  1 drivers
v0x555db79bbce0_0 .net "a", 0 0, L_0x555db7e8fc40;  1 drivers
v0x555db79bbd80_0 .net "b", 0 0, L_0x555db7e8fd70;  1 drivers
v0x555db79bbe20_0 .net "cin", 0 0, L_0x555db7e8f5d0;  alias, 1 drivers
v0x555db79bbec0_0 .net "cout", 0 0, L_0x555db7e8fb80;  alias, 1 drivers
v0x555db79bbf60_0 .net "cout1", 0 0, L_0x555db7e8f9a0;  1 drivers
v0x555db79bc000_0 .net "cout2", 0 0, L_0x555db7e8fb10;  1 drivers
v0x555db79bc0a0_0 .net "s1", 0 0, L_0x555db7e8f930;  1 drivers
S_0x555db79bb420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79bb290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8f930 .functor XOR 1, L_0x555db7e8fc40, L_0x555db7e8fd70, C4<0>, C4<0>;
L_0x555db7e8f9a0 .functor AND 1, L_0x555db7e8fc40, L_0x555db7e8fd70, C4<1>, C4<1>;
v0x555db79bb5b0_0 .net "S", 0 0, L_0x555db7e8f930;  alias, 1 drivers
v0x555db79bb650_0 .net "a", 0 0, L_0x555db7e8fc40;  alias, 1 drivers
v0x555db79bb6f0_0 .net "b", 0 0, L_0x555db7e8fd70;  alias, 1 drivers
v0x555db79bb790_0 .net "cout", 0 0, L_0x555db7e8f9a0;  alias, 1 drivers
S_0x555db79bb830 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79bb290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e8fa10 .functor XOR 1, L_0x555db7e8f5d0, L_0x555db7e8f930, C4<0>, C4<0>;
L_0x555db7e8fb10 .functor AND 1, L_0x555db7e8f5d0, L_0x555db7e8f930, C4<1>, C4<1>;
v0x555db79bb9c0_0 .net "S", 0 0, L_0x555db7e8fa10;  alias, 1 drivers
v0x555db79bba60_0 .net "a", 0 0, L_0x555db7e8f5d0;  alias, 1 drivers
v0x555db79bbb00_0 .net "b", 0 0, L_0x555db7e8f930;  alias, 1 drivers
v0x555db79bbba0_0 .net "cout", 0 0, L_0x555db7e8fb10;  alias, 1 drivers
S_0x555db79bd830 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7e94030 .functor XOR 1, L_0x555db7e91180, L_0x555db7e92380, C4<0>, C4<0>;
v0x555db79d4fd0_0 .net "X", 1 0, L_0x555db7e9a330;  1 drivers
v0x555db79d5070_0 .net "Y", 1 0, L_0x555db7e9a3d0;  1 drivers
v0x555db79d5110_0 .net "Z", 3 0, L_0x555db7e9a120;  alias, 1 drivers
v0x555db79d51b0_0 .net *"_ivl_20", 0 0, L_0x555db7e94030;  1 drivers
L_0x7f49c55c0ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79d5250_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c0ac0;  1 drivers
L_0x7f49c55c0b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79d52f0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c0b08;  1 drivers
L_0x7f49c55c0b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79d5390_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c0b50;  1 drivers
L_0x7f49c55c0b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79d5430_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c0b98;  1 drivers
v0x555db79d54d0_0 .net "a", 0 0, L_0x555db7e90bb0;  1 drivers
v0x555db79d5570_0 .net "a_abs", 0 0, L_0x555db7e918a0;  1 drivers
v0x555db79d5610_0 .net "b", 0 0, L_0x555db7e91db0;  1 drivers
v0x555db79d56b0_0 .net "b_abs", 0 0, L_0x555db7e92aa0;  1 drivers
v0x555db79d5750_0 .net "c1", 0 0, L_0x555db7e95270;  1 drivers
v0x555db79d57f0_0 .net "c2", 0 0, L_0x555db7e96420;  1 drivers
v0x555db79d5890_0 .net "c3", 0 0, L_0x555db7e98710;  1 drivers
v0x555db79d5930_0 .net "c4", 0 0, L_0x555db7e9a2c0;  1 drivers
v0x555db79d59d0_0 .net "neg_a", 0 0, L_0x555db7e91180;  1 drivers
v0x555db79d5b80_0 .net "neg_b", 0 0, L_0x555db7e92380;  1 drivers
v0x555db79d5c20_0 .net "temp", 3 0, L_0x555db7e985e0;  1 drivers
v0x555db79d5cc0_0 .net "term1", 3 0, L_0x555db7e964b0;  1 drivers
v0x555db79d5d60_0 .net "term2", 3 0, L_0x555db7e96570;  1 drivers
v0x555db79d5e00_0 .net "term3", 3 0, L_0x555db7e966b0;  1 drivers
v0x555db79d5ea0_0 .net "z0", 1 0, L_0x555db7e905a0;  1 drivers
v0x555db79d5f40_0 .net "z1", 1 0, L_0x555db7e96240;  1 drivers
v0x555db79d5fe0_0 .net "z1_1", 1 0, L_0x555db7e940a0;  1 drivers
v0x555db79d6080_0 .net "z1_2", 1 0, L_0x555db7e95140;  1 drivers
v0x555db79d6120_0 .net "z1_3", 1 0, L_0x555db7e92f40;  1 drivers
v0x555db79d61c0_0 .net "z1_4", 1 0, L_0x555db7e93eb0;  1 drivers
v0x555db79d6260_0 .net "z2", 1 0, L_0x555db7e902b0;  1 drivers
L_0x555db7e90350 .part L_0x555db7e9a330, 1, 1;
L_0x555db7e90440 .part L_0x555db7e9a3d0, 1, 1;
L_0x555db7e906e0 .part L_0x555db7e9a330, 0, 1;
L_0x555db7e90820 .part L_0x555db7e9a3d0, 0, 1;
L_0x555db7e91940 .part L_0x555db7e9a330, 0, 1;
L_0x555db7e919e0 .part L_0x555db7e9a330, 1, 1;
L_0x555db7e92b40 .part L_0x555db7e9a3d0, 1, 1;
L_0x555db7e92be0 .part L_0x555db7e9a3d0, 0, 1;
L_0x555db7e940a0 .functor MUXZ 2, L_0x555db7e92f40, L_0x555db7e93eb0, L_0x555db7e94030, C4<>;
L_0x555db7e964b0 .concat [ 2 2 0 0], L_0x555db7e905a0, L_0x7f49c55c0ac0;
L_0x555db7e96570 .concat [ 1 2 1 0], L_0x7f49c55c0b50, L_0x555db7e96240, L_0x7f49c55c0b08;
L_0x555db7e966b0 .concat [ 2 2 0 0], L_0x7f49c55c0b98, L_0x555db7e902b0;
S_0x555db79bd9c0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db751a7d0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e90ec0 .functor NOT 1, L_0x555db7e919e0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c0880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e91020 .functor BUFZ 1, L_0x7f49c55c0880, C4<0>, C4<0>, C4<0>;
L_0x555db7e91180 .functor NOT 1, L_0x555db7e910e0, C4<0>, C4<0>, C4<0>;
v0x555db79c05d0_0 .net "D", 0 0, L_0x555db7e90bb0;  alias, 1 drivers
v0x555db79c0670_0 .net *"_ivl_9", 0 0, L_0x555db7e91020;  1 drivers
v0x555db79c0710_0 .net "a", 0 0, L_0x555db7e91940;  1 drivers
v0x555db79c07b0_0 .net "abs_D", 0 0, L_0x555db7e918a0;  alias, 1 drivers
v0x555db79c0850_0 .net "b", 0 0, L_0x555db7e919e0;  1 drivers
v0x555db79c08f0_0 .net "b_comp", 0 0, L_0x555db7e90ec0;  1 drivers
v0x555db79c0990_0 .net "carry", 1 0, L_0x555db7e90f30;  1 drivers
v0x555db79c0a30_0 .net "cin", 0 0, L_0x7f49c55c0880;  1 drivers
v0x555db79c0ad0_0 .net "is_pos", 0 0, L_0x555db7e910e0;  1 drivers
v0x555db79c0b70_0 .net "negative", 0 0, L_0x555db7e91180;  alias, 1 drivers
v0x555db79c0c10_0 .net "twos", 0 0, L_0x555db7e91500;  1 drivers
L_0x555db7e90d90 .part L_0x555db7e90f30, 0, 1;
L_0x555db7e90f30 .concat8 [ 1 1 0 0], L_0x555db7e91020, L_0x555db7e90d20;
L_0x555db7e910e0 .part L_0x555db7e90f30, 1, 1;
L_0x555db7e918a0 .functor MUXZ 1, L_0x555db7e91500, L_0x555db7e90bb0, L_0x555db7e910e0, C4<>;
S_0x555db79bdbf0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db79bd9c0;
 .timescale 0 0;
P_0x555db75213c0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79bdd80 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79bdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e90d20 .functor OR 1, L_0x555db7e909d0, L_0x555db7e90cb0, C4<0>, C4<0>;
v0x555db79be730_0 .net "S", 0 0, L_0x555db7e90bb0;  alias, 1 drivers
v0x555db79be7d0_0 .net "a", 0 0, L_0x555db7e91940;  alias, 1 drivers
v0x555db79be870_0 .net "b", 0 0, L_0x555db7e90ec0;  alias, 1 drivers
v0x555db79be910_0 .net "cin", 0 0, L_0x555db7e90d90;  1 drivers
v0x555db79be9b0_0 .net "cout", 0 0, L_0x555db7e90d20;  1 drivers
v0x555db79bea50_0 .net "cout1", 0 0, L_0x555db7e909d0;  1 drivers
v0x555db79beaf0_0 .net "cout2", 0 0, L_0x555db7e90cb0;  1 drivers
v0x555db79beb90_0 .net "s1", 0 0, L_0x555db7e90960;  1 drivers
S_0x555db79bdf10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79bdd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e90960 .functor XOR 1, L_0x555db7e91940, L_0x555db7e90ec0, C4<0>, C4<0>;
L_0x555db7e909d0 .functor AND 1, L_0x555db7e91940, L_0x555db7e90ec0, C4<1>, C4<1>;
v0x555db79be0a0_0 .net "S", 0 0, L_0x555db7e90960;  alias, 1 drivers
v0x555db79be140_0 .net "a", 0 0, L_0x555db7e91940;  alias, 1 drivers
v0x555db79be1e0_0 .net "b", 0 0, L_0x555db7e90ec0;  alias, 1 drivers
v0x555db79be280_0 .net "cout", 0 0, L_0x555db7e909d0;  alias, 1 drivers
S_0x555db79be320 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79bdd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e90bb0 .functor XOR 1, L_0x555db7e90d90, L_0x555db7e90960, C4<0>, C4<0>;
L_0x555db7e90cb0 .functor AND 1, L_0x555db7e90d90, L_0x555db7e90960, C4<1>, C4<1>;
v0x555db79be4b0_0 .net "S", 0 0, L_0x555db7e90bb0;  alias, 1 drivers
v0x555db79be550_0 .net "a", 0 0, L_0x555db7e90d90;  alias, 1 drivers
v0x555db79be5f0_0 .net "b", 0 0, L_0x555db7e90960;  alias, 1 drivers
v0x555db79be690_0 .net "cout", 0 0, L_0x555db7e90cb0;  alias, 1 drivers
S_0x555db79bec30 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db79bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7536f70 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e91290 .functor NOT 1, L_0x555db7e90bb0, C4<0>, C4<0>, C4<0>;
v0x555db79c0350_0 .net "cout", 0 0, L_0x555db7e917e0;  1 drivers
v0x555db79c03f0_0 .net "i", 0 0, L_0x555db7e90bb0;  alias, 1 drivers
v0x555db79c0490_0 .net "o", 0 0, L_0x555db7e91500;  alias, 1 drivers
v0x555db79c0530_0 .net "temp2", 0 0, L_0x555db7e91290;  1 drivers
S_0x555db79bedc0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79bec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db753bde0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c0838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e91770 .functor BUFZ 1, L_0x7f49c55c0838, C4<0>, C4<0>, C4<0>;
L_0x555db7e917e0 .functor BUFZ 1, L_0x555db7e91700, C4<0>, C4<0>, C4<0>;
v0x555db79bff90_0 .net "S", 0 0, L_0x555db7e91500;  alias, 1 drivers
v0x555db79c0030_0 .net "a", 0 0, L_0x555db7e91290;  alias, 1 drivers
L_0x7f49c55c07f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79c00d0_0 .net "b", 0 0, L_0x7f49c55c07f0;  1 drivers
v0x555db79c0170 .array "carry", 0 1;
v0x555db79c0170_0 .net v0x555db79c0170 0, 0 0, L_0x555db7e91770; 1 drivers
v0x555db79c0170_1 .net v0x555db79c0170 1, 0 0, L_0x555db7e91700; 1 drivers
v0x555db79c0210_0 .net "cin", 0 0, L_0x7f49c55c0838;  1 drivers
v0x555db79c02b0_0 .net "cout", 0 0, L_0x555db7e917e0;  alias, 1 drivers
S_0x555db79bef50 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79bedc0;
 .timescale 0 0;
P_0x555db754aa30 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79bf0e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79bef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e91700 .functor OR 1, L_0x555db7e91400, L_0x555db7e91600, C4<0>, C4<0>;
v0x555db79bfa90_0 .net "S", 0 0, L_0x555db7e91500;  alias, 1 drivers
v0x555db79bfb30_0 .net "a", 0 0, L_0x555db7e91290;  alias, 1 drivers
v0x555db79bfbd0_0 .net "b", 0 0, L_0x7f49c55c07f0;  alias, 1 drivers
v0x555db79bfc70_0 .net "cin", 0 0, L_0x555db7e91770;  alias, 1 drivers
v0x555db79bfd10_0 .net "cout", 0 0, L_0x555db7e91700;  alias, 1 drivers
v0x555db79bfdb0_0 .net "cout1", 0 0, L_0x555db7e91400;  1 drivers
v0x555db79bfe50_0 .net "cout2", 0 0, L_0x555db7e91600;  1 drivers
v0x555db79bfef0_0 .net "s1", 0 0, L_0x555db7e91390;  1 drivers
S_0x555db79bf270 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79bf0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e91390 .functor XOR 1, L_0x555db7e91290, L_0x7f49c55c07f0, C4<0>, C4<0>;
L_0x555db7e91400 .functor AND 1, L_0x555db7e91290, L_0x7f49c55c07f0, C4<1>, C4<1>;
v0x555db79bf400_0 .net "S", 0 0, L_0x555db7e91390;  alias, 1 drivers
v0x555db79bf4a0_0 .net "a", 0 0, L_0x555db7e91290;  alias, 1 drivers
v0x555db79bf540_0 .net "b", 0 0, L_0x7f49c55c07f0;  alias, 1 drivers
v0x555db79bf5e0_0 .net "cout", 0 0, L_0x555db7e91400;  alias, 1 drivers
S_0x555db79bf680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79bf0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e91500 .functor XOR 1, L_0x555db7e91770, L_0x555db7e91390, C4<0>, C4<0>;
L_0x555db7e91600 .functor AND 1, L_0x555db7e91770, L_0x555db7e91390, C4<1>, C4<1>;
v0x555db79bf810_0 .net "S", 0 0, L_0x555db7e91500;  alias, 1 drivers
v0x555db79bf8b0_0 .net "a", 0 0, L_0x555db7e91770;  alias, 1 drivers
v0x555db79bf950_0 .net "b", 0 0, L_0x555db7e91390;  alias, 1 drivers
v0x555db79bf9f0_0 .net "cout", 0 0, L_0x555db7e91600;  alias, 1 drivers
S_0x555db79c0cb0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e90240 .functor AND 1, L_0x555db7e90350, L_0x555db7e90440, C4<1>, C4<1>;
v0x555db79c0e40_0 .net "X", 0 0, L_0x555db7e90350;  1 drivers
v0x555db79c0ee0_0 .net "Y", 0 0, L_0x555db7e90440;  1 drivers
v0x555db79c0f80_0 .net "Z", 1 0, L_0x555db7e902b0;  alias, 1 drivers
L_0x7f49c55c0760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79c1020_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c0760;  1 drivers
v0x555db79c10c0_0 .net "z", 0 0, L_0x555db7e90240;  1 drivers
L_0x555db7e902b0 .concat [ 1 1 0 0], L_0x555db7e90240, L_0x7f49c55c0760;
S_0x555db79c1160 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e90530 .functor AND 1, L_0x555db7e906e0, L_0x555db7e90820, C4<1>, C4<1>;
v0x555db79c12f0_0 .net "X", 0 0, L_0x555db7e906e0;  1 drivers
v0x555db79c1390_0 .net "Y", 0 0, L_0x555db7e90820;  1 drivers
v0x555db79c1430_0 .net "Z", 1 0, L_0x555db7e905a0;  alias, 1 drivers
L_0x7f49c55c07a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79c14d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c07a8;  1 drivers
v0x555db79c1570_0 .net "z", 0 0, L_0x555db7e90530;  1 drivers
L_0x555db7e905a0 .concat [ 1 1 0 0], L_0x555db7e90530, L_0x7f49c55c07a8;
S_0x555db79c1610 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db75cbba0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e920c0 .functor NOT 1, L_0x555db7e92be0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c0958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e92220 .functor BUFZ 1, L_0x7f49c55c0958, C4<0>, C4<0>, C4<0>;
L_0x555db7e92380 .functor NOT 1, L_0x555db7e922e0, C4<0>, C4<0>, C4<0>;
v0x555db79c4220_0 .net "D", 0 0, L_0x555db7e91db0;  alias, 1 drivers
v0x555db79c42c0_0 .net *"_ivl_9", 0 0, L_0x555db7e92220;  1 drivers
v0x555db79c4360_0 .net "a", 0 0, L_0x555db7e92b40;  1 drivers
v0x555db79c4400_0 .net "abs_D", 0 0, L_0x555db7e92aa0;  alias, 1 drivers
v0x555db79c44a0_0 .net "b", 0 0, L_0x555db7e92be0;  1 drivers
v0x555db79c4540_0 .net "b_comp", 0 0, L_0x555db7e920c0;  1 drivers
v0x555db79c45e0_0 .net "carry", 1 0, L_0x555db7e92130;  1 drivers
v0x555db79c4680_0 .net "cin", 0 0, L_0x7f49c55c0958;  1 drivers
v0x555db79c4720_0 .net "is_pos", 0 0, L_0x555db7e922e0;  1 drivers
v0x555db79c47c0_0 .net "negative", 0 0, L_0x555db7e92380;  alias, 1 drivers
v0x555db79c4860_0 .net "twos", 0 0, L_0x555db7e92700;  1 drivers
L_0x555db7e91f90 .part L_0x555db7e92130, 0, 1;
L_0x555db7e92130 .concat8 [ 1 1 0 0], L_0x555db7e92220, L_0x555db7e91f20;
L_0x555db7e922e0 .part L_0x555db7e92130, 1, 1;
L_0x555db7e92aa0 .functor MUXZ 1, L_0x555db7e92700, L_0x555db7e91db0, L_0x555db7e922e0, C4<>;
S_0x555db79c1840 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db79c1610;
 .timescale 0 0;
P_0x555db75dc090 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79c19d0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79c1840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e91f20 .functor OR 1, L_0x555db7e91bd0, L_0x555db7e91eb0, C4<0>, C4<0>;
v0x555db79c2380_0 .net "S", 0 0, L_0x555db7e91db0;  alias, 1 drivers
v0x555db79c2420_0 .net "a", 0 0, L_0x555db7e92b40;  alias, 1 drivers
v0x555db79c24c0_0 .net "b", 0 0, L_0x555db7e920c0;  alias, 1 drivers
v0x555db79c2560_0 .net "cin", 0 0, L_0x555db7e91f90;  1 drivers
v0x555db79c2600_0 .net "cout", 0 0, L_0x555db7e91f20;  1 drivers
v0x555db79c26a0_0 .net "cout1", 0 0, L_0x555db7e91bd0;  1 drivers
v0x555db79c2740_0 .net "cout2", 0 0, L_0x555db7e91eb0;  1 drivers
v0x555db79c27e0_0 .net "s1", 0 0, L_0x555db7e91b60;  1 drivers
S_0x555db79c1b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79c19d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e91b60 .functor XOR 1, L_0x555db7e92b40, L_0x555db7e920c0, C4<0>, C4<0>;
L_0x555db7e91bd0 .functor AND 1, L_0x555db7e92b40, L_0x555db7e920c0, C4<1>, C4<1>;
v0x555db79c1cf0_0 .net "S", 0 0, L_0x555db7e91b60;  alias, 1 drivers
v0x555db79c1d90_0 .net "a", 0 0, L_0x555db7e92b40;  alias, 1 drivers
v0x555db79c1e30_0 .net "b", 0 0, L_0x555db7e920c0;  alias, 1 drivers
v0x555db79c1ed0_0 .net "cout", 0 0, L_0x555db7e91bd0;  alias, 1 drivers
S_0x555db79c1f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79c19d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e91db0 .functor XOR 1, L_0x555db7e91f90, L_0x555db7e91b60, C4<0>, C4<0>;
L_0x555db7e91eb0 .functor AND 1, L_0x555db7e91f90, L_0x555db7e91b60, C4<1>, C4<1>;
v0x555db79c2100_0 .net "S", 0 0, L_0x555db7e91db0;  alias, 1 drivers
v0x555db79c21a0_0 .net "a", 0 0, L_0x555db7e91f90;  alias, 1 drivers
v0x555db79c2240_0 .net "b", 0 0, L_0x555db7e91b60;  alias, 1 drivers
v0x555db79c22e0_0 .net "cout", 0 0, L_0x555db7e91eb0;  alias, 1 drivers
S_0x555db79c2880 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db79c1610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7611b00 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e92490 .functor NOT 1, L_0x555db7e91db0, C4<0>, C4<0>, C4<0>;
v0x555db79c3fa0_0 .net "cout", 0 0, L_0x555db7e929e0;  1 drivers
v0x555db79c4040_0 .net "i", 0 0, L_0x555db7e91db0;  alias, 1 drivers
v0x555db79c40e0_0 .net "o", 0 0, L_0x555db7e92700;  alias, 1 drivers
v0x555db79c4180_0 .net "temp2", 0 0, L_0x555db7e92490;  1 drivers
S_0x555db79c2a10 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79c2880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db761a810 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c0910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e92970 .functor BUFZ 1, L_0x7f49c55c0910, C4<0>, C4<0>, C4<0>;
L_0x555db7e929e0 .functor BUFZ 1, L_0x555db7e92900, C4<0>, C4<0>, C4<0>;
v0x555db79c3be0_0 .net "S", 0 0, L_0x555db7e92700;  alias, 1 drivers
v0x555db79c3c80_0 .net "a", 0 0, L_0x555db7e92490;  alias, 1 drivers
L_0x7f49c55c08c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79c3d20_0 .net "b", 0 0, L_0x7f49c55c08c8;  1 drivers
v0x555db79c3dc0 .array "carry", 0 1;
v0x555db79c3dc0_0 .net v0x555db79c3dc0 0, 0 0, L_0x555db7e92970; 1 drivers
v0x555db79c3dc0_1 .net v0x555db79c3dc0 1, 0 0, L_0x555db7e92900; 1 drivers
v0x555db79c3e60_0 .net "cin", 0 0, L_0x7f49c55c0910;  1 drivers
v0x555db79c3f00_0 .net "cout", 0 0, L_0x555db7e929e0;  alias, 1 drivers
S_0x555db79c2ba0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79c2a10;
 .timescale 0 0;
P_0x555db7620930 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79c2d30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79c2ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e92900 .functor OR 1, L_0x555db7e92600, L_0x555db7e92800, C4<0>, C4<0>;
v0x555db79c36e0_0 .net "S", 0 0, L_0x555db7e92700;  alias, 1 drivers
v0x555db79c3780_0 .net "a", 0 0, L_0x555db7e92490;  alias, 1 drivers
v0x555db79c3820_0 .net "b", 0 0, L_0x7f49c55c08c8;  alias, 1 drivers
v0x555db79c38c0_0 .net "cin", 0 0, L_0x555db7e92970;  alias, 1 drivers
v0x555db79c3960_0 .net "cout", 0 0, L_0x555db7e92900;  alias, 1 drivers
v0x555db79c3a00_0 .net "cout1", 0 0, L_0x555db7e92600;  1 drivers
v0x555db79c3aa0_0 .net "cout2", 0 0, L_0x555db7e92800;  1 drivers
v0x555db79c3b40_0 .net "s1", 0 0, L_0x555db7e92590;  1 drivers
S_0x555db79c2ec0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79c2d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e92590 .functor XOR 1, L_0x555db7e92490, L_0x7f49c55c08c8, C4<0>, C4<0>;
L_0x555db7e92600 .functor AND 1, L_0x555db7e92490, L_0x7f49c55c08c8, C4<1>, C4<1>;
v0x555db79c3050_0 .net "S", 0 0, L_0x555db7e92590;  alias, 1 drivers
v0x555db79c30f0_0 .net "a", 0 0, L_0x555db7e92490;  alias, 1 drivers
v0x555db79c3190_0 .net "b", 0 0, L_0x7f49c55c08c8;  alias, 1 drivers
v0x555db79c3230_0 .net "cout", 0 0, L_0x555db7e92600;  alias, 1 drivers
S_0x555db79c32d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79c2d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e92700 .functor XOR 1, L_0x555db7e92970, L_0x555db7e92590, C4<0>, C4<0>;
L_0x555db7e92800 .functor AND 1, L_0x555db7e92970, L_0x555db7e92590, C4<1>, C4<1>;
v0x555db79c3460_0 .net "S", 0 0, L_0x555db7e92700;  alias, 1 drivers
v0x555db79c3500_0 .net "a", 0 0, L_0x555db7e92970;  alias, 1 drivers
v0x555db79c35a0_0 .net "b", 0 0, L_0x555db7e92590;  alias, 1 drivers
v0x555db79c3640_0 .net "cout", 0 0, L_0x555db7e92800;  alias, 1 drivers
S_0x555db79c4900 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e92db0 .functor AND 1, L_0x555db7e918a0, L_0x555db7e92aa0, C4<1>, C4<1>;
v0x555db79c4a90_0 .net "X", 0 0, L_0x555db7e918a0;  alias, 1 drivers
v0x555db79c4b30_0 .net "Y", 0 0, L_0x555db7e92aa0;  alias, 1 drivers
v0x555db79c4bd0_0 .net "Z", 1 0, L_0x555db7e92f40;  alias, 1 drivers
L_0x7f49c55c09a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79c4c70_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c09a0;  1 drivers
v0x555db79c4d10_0 .net "z", 0 0, L_0x555db7e92db0;  1 drivers
L_0x555db7e92f40 .concat [ 1 1 0 0], L_0x555db7e92db0, L_0x7f49c55c09a0;
S_0x555db79c4db0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7694c00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c0a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e951e0 .functor BUFZ 1, L_0x7f49c55c0a78, C4<0>, C4<0>, C4<0>;
L_0x555db7e95270 .functor BUFZ 1, L_0x555db7e94e30, C4<0>, C4<0>, C4<0>;
v0x555db79c6fc0_0 .net "S", 1 0, L_0x555db7e95140;  alias, 1 drivers
v0x555db79c7060_0 .net "a", 1 0, L_0x555db7e905a0;  alias, 1 drivers
v0x555db79c7100_0 .net "b", 1 0, L_0x555db7e902b0;  alias, 1 drivers
v0x555db79c71a0 .array "carry", 0 2;
v0x555db79c71a0_0 .net v0x555db79c71a0 0, 0 0, L_0x555db7e951e0; 1 drivers
v0x555db79c71a0_1 .net v0x555db79c71a0 1, 0 0, L_0x555db7e94640; 1 drivers
v0x555db79c71a0_2 .net v0x555db79c71a0 2, 0 0, L_0x555db7e94e30; 1 drivers
v0x555db79c7240_0 .net "cin", 0 0, L_0x7f49c55c0a78;  1 drivers
v0x555db79c72e0_0 .net "cout", 0 0, L_0x555db7e95270;  alias, 1 drivers
L_0x555db7e94780 .part L_0x555db7e905a0, 0, 1;
L_0x555db7e94960 .part L_0x555db7e902b0, 0, 1;
L_0x555db7e94ee0 .part L_0x555db7e905a0, 1, 1;
L_0x555db7e95010 .part L_0x555db7e902b0, 1, 1;
L_0x555db7e95140 .concat8 [ 1 1 0 0], L_0x555db7e943f0, L_0x555db7e94c60;
S_0x555db79c4f40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79c4db0;
 .timescale 0 0;
P_0x555db769b260 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79c50d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79c4f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e94640 .functor OR 1, L_0x555db7e94330, L_0x555db7e94540, C4<0>, C4<0>;
v0x555db79c5a80_0 .net "S", 0 0, L_0x555db7e943f0;  1 drivers
v0x555db79c5b20_0 .net "a", 0 0, L_0x555db7e94780;  1 drivers
v0x555db79c5bc0_0 .net "b", 0 0, L_0x555db7e94960;  1 drivers
v0x555db79c5c60_0 .net "cin", 0 0, L_0x555db7e951e0;  alias, 1 drivers
v0x555db79c5d00_0 .net "cout", 0 0, L_0x555db7e94640;  alias, 1 drivers
v0x555db79c5da0_0 .net "cout1", 0 0, L_0x555db7e94330;  1 drivers
v0x555db79c5e40_0 .net "cout2", 0 0, L_0x555db7e94540;  1 drivers
v0x555db79c5ee0_0 .net "s1", 0 0, L_0x555db7e94270;  1 drivers
S_0x555db79c5260 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79c50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e94270 .functor XOR 1, L_0x555db7e94780, L_0x555db7e94960, C4<0>, C4<0>;
L_0x555db7e94330 .functor AND 1, L_0x555db7e94780, L_0x555db7e94960, C4<1>, C4<1>;
v0x555db79c53f0_0 .net "S", 0 0, L_0x555db7e94270;  alias, 1 drivers
v0x555db79c5490_0 .net "a", 0 0, L_0x555db7e94780;  alias, 1 drivers
v0x555db79c5530_0 .net "b", 0 0, L_0x555db7e94960;  alias, 1 drivers
v0x555db79c55d0_0 .net "cout", 0 0, L_0x555db7e94330;  alias, 1 drivers
S_0x555db79c5670 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79c50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e943f0 .functor XOR 1, L_0x555db7e951e0, L_0x555db7e94270, C4<0>, C4<0>;
L_0x555db7e94540 .functor AND 1, L_0x555db7e951e0, L_0x555db7e94270, C4<1>, C4<1>;
v0x555db79c5800_0 .net "S", 0 0, L_0x555db7e943f0;  alias, 1 drivers
v0x555db79c58a0_0 .net "a", 0 0, L_0x555db7e951e0;  alias, 1 drivers
v0x555db79c5940_0 .net "b", 0 0, L_0x555db7e94270;  alias, 1 drivers
v0x555db79c59e0_0 .net "cout", 0 0, L_0x555db7e94540;  alias, 1 drivers
S_0x555db79c5f80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79c4db0;
 .timescale 0 0;
P_0x555db76bde30 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79c6110 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79c5f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e94e30 .functor OR 1, L_0x555db7e94bd0, L_0x555db7e94da0, C4<0>, C4<0>;
v0x555db79c6ac0_0 .net "S", 0 0, L_0x555db7e94c60;  1 drivers
v0x555db79c6b60_0 .net "a", 0 0, L_0x555db7e94ee0;  1 drivers
v0x555db79c6c00_0 .net "b", 0 0, L_0x555db7e95010;  1 drivers
v0x555db79c6ca0_0 .net "cin", 0 0, L_0x555db7e94640;  alias, 1 drivers
v0x555db79c6d40_0 .net "cout", 0 0, L_0x555db7e94e30;  alias, 1 drivers
v0x555db79c6de0_0 .net "cout1", 0 0, L_0x555db7e94bd0;  1 drivers
v0x555db79c6e80_0 .net "cout2", 0 0, L_0x555db7e94da0;  1 drivers
v0x555db79c6f20_0 .net "s1", 0 0, L_0x555db7e94b20;  1 drivers
S_0x555db79c62a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79c6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e94b20 .functor XOR 1, L_0x555db7e94ee0, L_0x555db7e95010, C4<0>, C4<0>;
L_0x555db7e94bd0 .functor AND 1, L_0x555db7e94ee0, L_0x555db7e95010, C4<1>, C4<1>;
v0x555db79c6430_0 .net "S", 0 0, L_0x555db7e94b20;  alias, 1 drivers
v0x555db79c64d0_0 .net "a", 0 0, L_0x555db7e94ee0;  alias, 1 drivers
v0x555db79c6570_0 .net "b", 0 0, L_0x555db7e95010;  alias, 1 drivers
v0x555db79c6610_0 .net "cout", 0 0, L_0x555db7e94bd0;  alias, 1 drivers
S_0x555db79c66b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79c6110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e94c60 .functor XOR 1, L_0x555db7e94640, L_0x555db7e94b20, C4<0>, C4<0>;
L_0x555db7e94da0 .functor AND 1, L_0x555db7e94640, L_0x555db7e94b20, C4<1>, C4<1>;
v0x555db79c6840_0 .net "S", 0 0, L_0x555db7e94c60;  alias, 1 drivers
v0x555db79c68e0_0 .net "a", 0 0, L_0x555db7e94640;  alias, 1 drivers
v0x555db79c6980_0 .net "b", 0 0, L_0x555db7e94b20;  alias, 1 drivers
v0x555db79c6a20_0 .net "cout", 0 0, L_0x555db7e94da0;  alias, 1 drivers
S_0x555db79c7380 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7706b50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7e962e0 .functor BUFZ 1, L_0x555db7e95270, C4<0>, C4<0>, C4<0>;
L_0x555db7e96420 .functor BUFZ 1, L_0x555db7e95ea0, C4<0>, C4<0>, C4<0>;
v0x555db79c9590_0 .net "S", 1 0, L_0x555db7e96240;  alias, 1 drivers
v0x555db79c9630_0 .net "a", 1 0, L_0x555db7e95140;  alias, 1 drivers
v0x555db79c96d0_0 .net "b", 1 0, L_0x555db7e940a0;  alias, 1 drivers
v0x555db79c9770 .array "carry", 0 2;
v0x555db79c9770_0 .net v0x555db79c9770 0, 0 0, L_0x555db7e962e0; 1 drivers
v0x555db79c9770_1 .net v0x555db79c9770 1, 0 0, L_0x555db7e95740; 1 drivers
v0x555db79c9770_2 .net v0x555db79c9770 2, 0 0, L_0x555db7e95ea0; 1 drivers
v0x555db79c9810_0 .net "cin", 0 0, L_0x555db7e95270;  alias, 1 drivers
v0x555db79c98b0_0 .net "cout", 0 0, L_0x555db7e96420;  alias, 1 drivers
L_0x555db7e95880 .part L_0x555db7e95140, 0, 1;
L_0x555db7e95a60 .part L_0x555db7e940a0, 0, 1;
L_0x555db7e95f50 .part L_0x555db7e95140, 1, 1;
L_0x555db7e96080 .part L_0x555db7e940a0, 1, 1;
L_0x555db7e96240 .concat8 [ 1 1 0 0], L_0x555db7e95490, L_0x555db7e95cd0;
S_0x555db79c7510 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79c7380;
 .timescale 0 0;
P_0x555db77089a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79c76a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79c7510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e95740 .functor OR 1, L_0x555db7e953b0, L_0x555db7e95620, C4<0>, C4<0>;
v0x555db79c8050_0 .net "S", 0 0, L_0x555db7e95490;  1 drivers
v0x555db79c80f0_0 .net "a", 0 0, L_0x555db7e95880;  1 drivers
v0x555db79c8190_0 .net "b", 0 0, L_0x555db7e95a60;  1 drivers
v0x555db79c8230_0 .net "cin", 0 0, L_0x555db7e962e0;  alias, 1 drivers
v0x555db79c82d0_0 .net "cout", 0 0, L_0x555db7e95740;  alias, 1 drivers
v0x555db79c8370_0 .net "cout1", 0 0, L_0x555db7e953b0;  1 drivers
v0x555db79c8410_0 .net "cout2", 0 0, L_0x555db7e95620;  1 drivers
v0x555db79c84b0_0 .net "s1", 0 0, L_0x555db7e95300;  1 drivers
S_0x555db79c7830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79c76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e95300 .functor XOR 1, L_0x555db7e95880, L_0x555db7e95a60, C4<0>, C4<0>;
L_0x555db7e953b0 .functor AND 1, L_0x555db7e95880, L_0x555db7e95a60, C4<1>, C4<1>;
v0x555db79c79c0_0 .net "S", 0 0, L_0x555db7e95300;  alias, 1 drivers
v0x555db79c7a60_0 .net "a", 0 0, L_0x555db7e95880;  alias, 1 drivers
v0x555db79c7b00_0 .net "b", 0 0, L_0x555db7e95a60;  alias, 1 drivers
v0x555db79c7ba0_0 .net "cout", 0 0, L_0x555db7e953b0;  alias, 1 drivers
S_0x555db79c7c40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79c76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e95490 .functor XOR 1, L_0x555db7e962e0, L_0x555db7e95300, C4<0>, C4<0>;
L_0x555db7e95620 .functor AND 1, L_0x555db7e962e0, L_0x555db7e95300, C4<1>, C4<1>;
v0x555db79c7dd0_0 .net "S", 0 0, L_0x555db7e95490;  alias, 1 drivers
v0x555db79c7e70_0 .net "a", 0 0, L_0x555db7e962e0;  alias, 1 drivers
v0x555db79c7f10_0 .net "b", 0 0, L_0x555db7e95300;  alias, 1 drivers
v0x555db79c7fb0_0 .net "cout", 0 0, L_0x555db7e95620;  alias, 1 drivers
S_0x555db79c8550 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79c7380;
 .timescale 0 0;
P_0x555db772f9d0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79c86e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79c8550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e95ea0 .functor OR 1, L_0x555db7e95c40, L_0x555db7e95e10, C4<0>, C4<0>;
v0x555db79c9090_0 .net "S", 0 0, L_0x555db7e95cd0;  1 drivers
v0x555db79c9130_0 .net "a", 0 0, L_0x555db7e95f50;  1 drivers
v0x555db79c91d0_0 .net "b", 0 0, L_0x555db7e96080;  1 drivers
v0x555db79c9270_0 .net "cin", 0 0, L_0x555db7e95740;  alias, 1 drivers
v0x555db79c9310_0 .net "cout", 0 0, L_0x555db7e95ea0;  alias, 1 drivers
v0x555db79c93b0_0 .net "cout1", 0 0, L_0x555db7e95c40;  1 drivers
v0x555db79c9450_0 .net "cout2", 0 0, L_0x555db7e95e10;  1 drivers
v0x555db79c94f0_0 .net "s1", 0 0, L_0x555db7e95b90;  1 drivers
S_0x555db79c8870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79c86e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e95b90 .functor XOR 1, L_0x555db7e95f50, L_0x555db7e96080, C4<0>, C4<0>;
L_0x555db7e95c40 .functor AND 1, L_0x555db7e95f50, L_0x555db7e96080, C4<1>, C4<1>;
v0x555db79c8a00_0 .net "S", 0 0, L_0x555db7e95b90;  alias, 1 drivers
v0x555db79c8aa0_0 .net "a", 0 0, L_0x555db7e95f50;  alias, 1 drivers
v0x555db79c8b40_0 .net "b", 0 0, L_0x555db7e96080;  alias, 1 drivers
v0x555db79c8be0_0 .net "cout", 0 0, L_0x555db7e95c40;  alias, 1 drivers
S_0x555db79c8c80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79c86e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e95cd0 .functor XOR 1, L_0x555db7e95740, L_0x555db7e95b90, C4<0>, C4<0>;
L_0x555db7e95e10 .functor AND 1, L_0x555db7e95740, L_0x555db7e95b90, C4<1>, C4<1>;
v0x555db79c8e10_0 .net "S", 0 0, L_0x555db7e95cd0;  alias, 1 drivers
v0x555db79c8eb0_0 .net "a", 0 0, L_0x555db7e95740;  alias, 1 drivers
v0x555db79c8f50_0 .net "b", 0 0, L_0x555db7e95b90;  alias, 1 drivers
v0x555db79c8ff0_0 .net "cout", 0 0, L_0x555db7e95e10;  alias, 1 drivers
S_0x555db79c9950 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db77653c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c0be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7e98680 .functor BUFZ 1, L_0x7f49c55c0be0, C4<0>, C4<0>, C4<0>;
L_0x555db7e98710 .functor BUFZ 1, L_0x555db7e98230, C4<0>, C4<0>, C4<0>;
v0x555db79cdbe0_0 .net "S", 3 0, L_0x555db7e985e0;  alias, 1 drivers
v0x555db79cdc80_0 .net "a", 3 0, L_0x555db7e964b0;  alias, 1 drivers
v0x555db79cdd20_0 .net "b", 3 0, L_0x555db7e96570;  alias, 1 drivers
v0x555db79cddc0 .array "carry", 0 4;
v0x555db79cddc0_0 .net v0x555db79cddc0 0, 0 0, L_0x555db7e98680; 1 drivers
v0x555db79cddc0_1 .net v0x555db79cddc0 1, 0 0, L_0x555db7e96d00; 1 drivers
v0x555db79cddc0_2 .net v0x555db79cddc0 2, 0 0, L_0x555db7e973d0; 1 drivers
v0x555db79cddc0_3 .net v0x555db79cddc0 3, 0 0, L_0x555db7e97b80; 1 drivers
v0x555db79cddc0_4 .net v0x555db79cddc0 4, 0 0, L_0x555db7e98230; 1 drivers
v0x555db79cde60_0 .net "cin", 0 0, L_0x7f49c55c0be0;  1 drivers
v0x555db79cdf00_0 .net "cout", 0 0, L_0x555db7e98710;  alias, 1 drivers
L_0x555db7e96e40 .part L_0x555db7e964b0, 0, 1;
L_0x555db7e96f90 .part L_0x555db7e96570, 0, 1;
L_0x555db7e97510 .part L_0x555db7e964b0, 1, 1;
L_0x555db7e976d0 .part L_0x555db7e96570, 1, 1;
L_0x555db7e97cc0 .part L_0x555db7e964b0, 2, 1;
L_0x555db7e97df0 .part L_0x555db7e96570, 2, 1;
L_0x555db7e98330 .part L_0x555db7e964b0, 3, 1;
L_0x555db7e98460 .part L_0x555db7e96570, 3, 1;
L_0x555db7e985e0 .concat8 [ 1 1 1 1], L_0x555db7e96a50, L_0x555db7e97200, L_0x555db7e979b0, L_0x555db7e98060;
S_0x555db79c9ae0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79c9950;
 .timescale 0 0;
P_0x555db77802b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79c9c70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79c9ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e96d00 .functor OR 1, L_0x555db7e96970, L_0x555db7e96be0, C4<0>, C4<0>;
v0x555db79ca620_0 .net "S", 0 0, L_0x555db7e96a50;  1 drivers
v0x555db79ca6c0_0 .net "a", 0 0, L_0x555db7e96e40;  1 drivers
v0x555db79ca760_0 .net "b", 0 0, L_0x555db7e96f90;  1 drivers
v0x555db79ca800_0 .net "cin", 0 0, L_0x555db7e98680;  alias, 1 drivers
v0x555db79ca8a0_0 .net "cout", 0 0, L_0x555db7e96d00;  alias, 1 drivers
v0x555db79ca940_0 .net "cout1", 0 0, L_0x555db7e96970;  1 drivers
v0x555db79ca9e0_0 .net "cout2", 0 0, L_0x555db7e96be0;  1 drivers
v0x555db79caa80_0 .net "s1", 0 0, L_0x555db7e96860;  1 drivers
S_0x555db79c9e00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79c9c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e96860 .functor XOR 1, L_0x555db7e96e40, L_0x555db7e96f90, C4<0>, C4<0>;
L_0x555db7e96970 .functor AND 1, L_0x555db7e96e40, L_0x555db7e96f90, C4<1>, C4<1>;
v0x555db79c9f90_0 .net "S", 0 0, L_0x555db7e96860;  alias, 1 drivers
v0x555db79ca030_0 .net "a", 0 0, L_0x555db7e96e40;  alias, 1 drivers
v0x555db79ca0d0_0 .net "b", 0 0, L_0x555db7e96f90;  alias, 1 drivers
v0x555db79ca170_0 .net "cout", 0 0, L_0x555db7e96970;  alias, 1 drivers
S_0x555db79ca210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79c9c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e96a50 .functor XOR 1, L_0x555db7e98680, L_0x555db7e96860, C4<0>, C4<0>;
L_0x555db7e96be0 .functor AND 1, L_0x555db7e98680, L_0x555db7e96860, C4<1>, C4<1>;
v0x555db79ca3a0_0 .net "S", 0 0, L_0x555db7e96a50;  alias, 1 drivers
v0x555db79ca440_0 .net "a", 0 0, L_0x555db7e98680;  alias, 1 drivers
v0x555db79ca4e0_0 .net "b", 0 0, L_0x555db7e96860;  alias, 1 drivers
v0x555db79ca580_0 .net "cout", 0 0, L_0x555db7e96be0;  alias, 1 drivers
S_0x555db79cab20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79c9950;
 .timescale 0 0;
P_0x555db77d3cb0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79cacb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79cab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e973d0 .functor OR 1, L_0x555db7e97170, L_0x555db7e97340, C4<0>, C4<0>;
v0x555db79cb660_0 .net "S", 0 0, L_0x555db7e97200;  1 drivers
v0x555db79cb700_0 .net "a", 0 0, L_0x555db7e97510;  1 drivers
v0x555db79cb7a0_0 .net "b", 0 0, L_0x555db7e976d0;  1 drivers
v0x555db79cb840_0 .net "cin", 0 0, L_0x555db7e96d00;  alias, 1 drivers
v0x555db79cb8e0_0 .net "cout", 0 0, L_0x555db7e973d0;  alias, 1 drivers
v0x555db79cb980_0 .net "cout1", 0 0, L_0x555db7e97170;  1 drivers
v0x555db79cba20_0 .net "cout2", 0 0, L_0x555db7e97340;  1 drivers
v0x555db79cbac0_0 .net "s1", 0 0, L_0x555db7e970c0;  1 drivers
S_0x555db79cae40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79cacb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e970c0 .functor XOR 1, L_0x555db7e97510, L_0x555db7e976d0, C4<0>, C4<0>;
L_0x555db7e97170 .functor AND 1, L_0x555db7e97510, L_0x555db7e976d0, C4<1>, C4<1>;
v0x555db79cafd0_0 .net "S", 0 0, L_0x555db7e970c0;  alias, 1 drivers
v0x555db79cb070_0 .net "a", 0 0, L_0x555db7e97510;  alias, 1 drivers
v0x555db79cb110_0 .net "b", 0 0, L_0x555db7e976d0;  alias, 1 drivers
v0x555db79cb1b0_0 .net "cout", 0 0, L_0x555db7e97170;  alias, 1 drivers
S_0x555db79cb250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79cacb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e97200 .functor XOR 1, L_0x555db7e96d00, L_0x555db7e970c0, C4<0>, C4<0>;
L_0x555db7e97340 .functor AND 1, L_0x555db7e96d00, L_0x555db7e970c0, C4<1>, C4<1>;
v0x555db79cb3e0_0 .net "S", 0 0, L_0x555db7e97200;  alias, 1 drivers
v0x555db79cb480_0 .net "a", 0 0, L_0x555db7e96d00;  alias, 1 drivers
v0x555db79cb520_0 .net "b", 0 0, L_0x555db7e970c0;  alias, 1 drivers
v0x555db79cb5c0_0 .net "cout", 0 0, L_0x555db7e97340;  alias, 1 drivers
S_0x555db79cbb60 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79c9950;
 .timescale 0 0;
P_0x555db78049e0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79cbcf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79cbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e97b80 .functor OR 1, L_0x555db7e97920, L_0x555db7e97af0, C4<0>, C4<0>;
v0x555db79cc6a0_0 .net "S", 0 0, L_0x555db7e979b0;  1 drivers
v0x555db79cc740_0 .net "a", 0 0, L_0x555db7e97cc0;  1 drivers
v0x555db79cc7e0_0 .net "b", 0 0, L_0x555db7e97df0;  1 drivers
v0x555db79cc880_0 .net "cin", 0 0, L_0x555db7e973d0;  alias, 1 drivers
v0x555db79cc920_0 .net "cout", 0 0, L_0x555db7e97b80;  alias, 1 drivers
v0x555db79cc9c0_0 .net "cout1", 0 0, L_0x555db7e97920;  1 drivers
v0x555db79cca60_0 .net "cout2", 0 0, L_0x555db7e97af0;  1 drivers
v0x555db79ccb00_0 .net "s1", 0 0, L_0x555db7e97890;  1 drivers
S_0x555db79cbe80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79cbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e97890 .functor XOR 1, L_0x555db7e97cc0, L_0x555db7e97df0, C4<0>, C4<0>;
L_0x555db7e97920 .functor AND 1, L_0x555db7e97cc0, L_0x555db7e97df0, C4<1>, C4<1>;
v0x555db79cc010_0 .net "S", 0 0, L_0x555db7e97890;  alias, 1 drivers
v0x555db79cc0b0_0 .net "a", 0 0, L_0x555db7e97cc0;  alias, 1 drivers
v0x555db79cc150_0 .net "b", 0 0, L_0x555db7e97df0;  alias, 1 drivers
v0x555db79cc1f0_0 .net "cout", 0 0, L_0x555db7e97920;  alias, 1 drivers
S_0x555db79cc290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79cbcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e979b0 .functor XOR 1, L_0x555db7e973d0, L_0x555db7e97890, C4<0>, C4<0>;
L_0x555db7e97af0 .functor AND 1, L_0x555db7e973d0, L_0x555db7e97890, C4<1>, C4<1>;
v0x555db79cc420_0 .net "S", 0 0, L_0x555db7e979b0;  alias, 1 drivers
v0x555db79cc4c0_0 .net "a", 0 0, L_0x555db7e973d0;  alias, 1 drivers
v0x555db79cc560_0 .net "b", 0 0, L_0x555db7e97890;  alias, 1 drivers
v0x555db79cc600_0 .net "cout", 0 0, L_0x555db7e97af0;  alias, 1 drivers
S_0x555db79ccba0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79c9950;
 .timescale 0 0;
P_0x555db780fd10 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79ccd30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ccba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e98230 .functor OR 1, L_0x555db7e97fd0, L_0x555db7e981a0, C4<0>, C4<0>;
v0x555db79cd6e0_0 .net "S", 0 0, L_0x555db7e98060;  1 drivers
v0x555db79cd780_0 .net "a", 0 0, L_0x555db7e98330;  1 drivers
v0x555db79cd820_0 .net "b", 0 0, L_0x555db7e98460;  1 drivers
v0x555db79cd8c0_0 .net "cin", 0 0, L_0x555db7e97b80;  alias, 1 drivers
v0x555db79cd960_0 .net "cout", 0 0, L_0x555db7e98230;  alias, 1 drivers
v0x555db79cda00_0 .net "cout1", 0 0, L_0x555db7e97fd0;  1 drivers
v0x555db79cdaa0_0 .net "cout2", 0 0, L_0x555db7e981a0;  1 drivers
v0x555db79cdb40_0 .net "s1", 0 0, L_0x555db7e97f20;  1 drivers
S_0x555db79ccec0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79ccd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e97f20 .functor XOR 1, L_0x555db7e98330, L_0x555db7e98460, C4<0>, C4<0>;
L_0x555db7e97fd0 .functor AND 1, L_0x555db7e98330, L_0x555db7e98460, C4<1>, C4<1>;
v0x555db79cd050_0 .net "S", 0 0, L_0x555db7e97f20;  alias, 1 drivers
v0x555db79cd0f0_0 .net "a", 0 0, L_0x555db7e98330;  alias, 1 drivers
v0x555db79cd190_0 .net "b", 0 0, L_0x555db7e98460;  alias, 1 drivers
v0x555db79cd230_0 .net "cout", 0 0, L_0x555db7e97fd0;  alias, 1 drivers
S_0x555db79cd2d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79ccd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e98060 .functor XOR 1, L_0x555db7e97b80, L_0x555db7e97f20, C4<0>, C4<0>;
L_0x555db7e981a0 .functor AND 1, L_0x555db7e97b80, L_0x555db7e97f20, C4<1>, C4<1>;
v0x555db79cd460_0 .net "S", 0 0, L_0x555db7e98060;  alias, 1 drivers
v0x555db79cd500_0 .net "a", 0 0, L_0x555db7e97b80;  alias, 1 drivers
v0x555db79cd5a0_0 .net "b", 0 0, L_0x555db7e97f20;  alias, 1 drivers
v0x555db79cd640_0 .net "cout", 0 0, L_0x555db7e981a0;  alias, 1 drivers
S_0x555db79cdfa0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db76f3a90 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e92fe0 .functor NOT 2, L_0x555db7e92f40, C4<00>, C4<00>, C4<00>;
v0x555db79d0700_0 .net "cout", 0 0, L_0x555db7e93fc0;  1 drivers
v0x555db79d07a0_0 .net "i", 1 0, L_0x555db7e92f40;  alias, 1 drivers
v0x555db79d0840_0 .net "o", 1 0, L_0x555db7e93eb0;  alias, 1 drivers
v0x555db79d08e0_0 .net "temp2", 1 0, L_0x555db7e92fe0;  1 drivers
S_0x555db79ce130 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79cdfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7870be0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c0a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e93f50 .functor BUFZ 1, L_0x7f49c55c0a30, C4<0>, C4<0>, C4<0>;
L_0x555db7e93fc0 .functor BUFZ 1, L_0x555db7e93b00, C4<0>, C4<0>, C4<0>;
v0x555db79d0340_0 .net "S", 1 0, L_0x555db7e93eb0;  alias, 1 drivers
v0x555db79d03e0_0 .net "a", 1 0, L_0x555db7e92fe0;  alias, 1 drivers
L_0x7f49c55c09e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79d0480_0 .net "b", 1 0, L_0x7f49c55c09e8;  1 drivers
v0x555db79d0520 .array "carry", 0 2;
v0x555db79d0520_0 .net v0x555db79d0520 0, 0 0, L_0x555db7e93f50; 1 drivers
v0x555db79d0520_1 .net v0x555db79d0520 1, 0 0, L_0x555db7e93500; 1 drivers
v0x555db79d0520_2 .net v0x555db79d0520 2, 0 0, L_0x555db7e93b00; 1 drivers
v0x555db79d05c0_0 .net "cin", 0 0, L_0x7f49c55c0a30;  1 drivers
v0x555db79d0660_0 .net "cout", 0 0, L_0x555db7e93fc0;  alias, 1 drivers
L_0x555db7e93600 .part L_0x555db7e92fe0, 0, 1;
L_0x555db7e93730 .part L_0x7f49c55c09e8, 0, 1;
L_0x555db7e93bc0 .part L_0x555db7e92fe0, 1, 1;
L_0x555db7e93d80 .part L_0x7f49c55c09e8, 1, 1;
L_0x555db7e93eb0 .concat8 [ 1 1 0 0], L_0x555db7e932b0, L_0x555db7e93940;
S_0x555db79ce2c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79ce130;
 .timescale 0 0;
P_0x555db78750a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79ce450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ce2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e93500 .functor OR 1, L_0x555db7e931f0, L_0x555db7e93400, C4<0>, C4<0>;
v0x555db79cee00_0 .net "S", 0 0, L_0x555db7e932b0;  1 drivers
v0x555db79ceea0_0 .net "a", 0 0, L_0x555db7e93600;  1 drivers
v0x555db79cef40_0 .net "b", 0 0, L_0x555db7e93730;  1 drivers
v0x555db79cefe0_0 .net "cin", 0 0, L_0x555db7e93f50;  alias, 1 drivers
v0x555db79cf080_0 .net "cout", 0 0, L_0x555db7e93500;  alias, 1 drivers
v0x555db79cf120_0 .net "cout1", 0 0, L_0x555db7e931f0;  1 drivers
v0x555db79cf1c0_0 .net "cout2", 0 0, L_0x555db7e93400;  1 drivers
v0x555db79cf260_0 .net "s1", 0 0, L_0x555db7e93130;  1 drivers
S_0x555db79ce5e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79ce450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e93130 .functor XOR 1, L_0x555db7e93600, L_0x555db7e93730, C4<0>, C4<0>;
L_0x555db7e931f0 .functor AND 1, L_0x555db7e93600, L_0x555db7e93730, C4<1>, C4<1>;
v0x555db79ce770_0 .net "S", 0 0, L_0x555db7e93130;  alias, 1 drivers
v0x555db79ce810_0 .net "a", 0 0, L_0x555db7e93600;  alias, 1 drivers
v0x555db79ce8b0_0 .net "b", 0 0, L_0x555db7e93730;  alias, 1 drivers
v0x555db79ce950_0 .net "cout", 0 0, L_0x555db7e931f0;  alias, 1 drivers
S_0x555db79ce9f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79ce450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e932b0 .functor XOR 1, L_0x555db7e93f50, L_0x555db7e93130, C4<0>, C4<0>;
L_0x555db7e93400 .functor AND 1, L_0x555db7e93f50, L_0x555db7e93130, C4<1>, C4<1>;
v0x555db79ceb80_0 .net "S", 0 0, L_0x555db7e932b0;  alias, 1 drivers
v0x555db79cec20_0 .net "a", 0 0, L_0x555db7e93f50;  alias, 1 drivers
v0x555db79cecc0_0 .net "b", 0 0, L_0x555db7e93130;  alias, 1 drivers
v0x555db79ced60_0 .net "cout", 0 0, L_0x555db7e93400;  alias, 1 drivers
S_0x555db79cf300 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79ce130;
 .timescale 0 0;
P_0x555db78a3c50 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79cf490 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79cf300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e93b00 .functor OR 1, L_0x555db7e938d0, L_0x555db7e93a90, C4<0>, C4<0>;
v0x555db79cfe40_0 .net "S", 0 0, L_0x555db7e93940;  1 drivers
v0x555db79cfee0_0 .net "a", 0 0, L_0x555db7e93bc0;  1 drivers
v0x555db79cff80_0 .net "b", 0 0, L_0x555db7e93d80;  1 drivers
v0x555db79d0020_0 .net "cin", 0 0, L_0x555db7e93500;  alias, 1 drivers
v0x555db79d00c0_0 .net "cout", 0 0, L_0x555db7e93b00;  alias, 1 drivers
v0x555db79d0160_0 .net "cout1", 0 0, L_0x555db7e938d0;  1 drivers
v0x555db79d0200_0 .net "cout2", 0 0, L_0x555db7e93a90;  1 drivers
v0x555db79d02a0_0 .net "s1", 0 0, L_0x555db7e93860;  1 drivers
S_0x555db79cf620 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79cf490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e93860 .functor XOR 1, L_0x555db7e93bc0, L_0x555db7e93d80, C4<0>, C4<0>;
L_0x555db7e938d0 .functor AND 1, L_0x555db7e93bc0, L_0x555db7e93d80, C4<1>, C4<1>;
v0x555db79cf7b0_0 .net "S", 0 0, L_0x555db7e93860;  alias, 1 drivers
v0x555db79cf850_0 .net "a", 0 0, L_0x555db7e93bc0;  alias, 1 drivers
v0x555db79cf8f0_0 .net "b", 0 0, L_0x555db7e93d80;  alias, 1 drivers
v0x555db79cf990_0 .net "cout", 0 0, L_0x555db7e938d0;  alias, 1 drivers
S_0x555db79cfa30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79cf490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e93940 .functor XOR 1, L_0x555db7e93500, L_0x555db7e93860, C4<0>, C4<0>;
L_0x555db7e93a90 .functor AND 1, L_0x555db7e93500, L_0x555db7e93860, C4<1>, C4<1>;
v0x555db79cfbc0_0 .net "S", 0 0, L_0x555db7e93940;  alias, 1 drivers
v0x555db79cfc60_0 .net "a", 0 0, L_0x555db7e93500;  alias, 1 drivers
v0x555db79cfd00_0 .net "b", 0 0, L_0x555db7e93860;  alias, 1 drivers
v0x555db79cfda0_0 .net "cout", 0 0, L_0x555db7e93a90;  alias, 1 drivers
S_0x555db79d0980 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db79bd830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db78d3120 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7e9a1c0 .functor BUFZ 1, L_0x555db7e98710, C4<0>, C4<0>, C4<0>;
L_0x555db7e9a2c0 .functor BUFZ 1, L_0x555db7e99e50, C4<0>, C4<0>, C4<0>;
v0x555db79d4c10_0 .net "S", 3 0, L_0x555db7e9a120;  alias, 1 drivers
v0x555db79d4cb0_0 .net "a", 3 0, L_0x555db7e985e0;  alias, 1 drivers
v0x555db79d4d50_0 .net "b", 3 0, L_0x555db7e966b0;  alias, 1 drivers
v0x555db79d4df0 .array "carry", 0 4;
v0x555db79d4df0_0 .net v0x555db79d4df0 0, 0 0, L_0x555db7e9a1c0; 1 drivers
v0x555db79d4df0_1 .net v0x555db79d4df0 1, 0 0, L_0x555db7e98c30; 1 drivers
v0x555db79d4df0_2 .net v0x555db79d4df0 2, 0 0, L_0x555db7e99260; 1 drivers
v0x555db79d4df0_3 .net v0x555db79d4df0 3, 0 0, L_0x555db7e998a0; 1 drivers
v0x555db79d4df0_4 .net v0x555db79d4df0 4, 0 0, L_0x555db7e99e50; 1 drivers
v0x555db79d4e90_0 .net "cin", 0 0, L_0x555db7e98710;  alias, 1 drivers
v0x555db79d4f30_0 .net "cout", 0 0, L_0x555db7e9a2c0;  alias, 1 drivers
L_0x555db7e98d70 .part L_0x555db7e985e0, 0, 1;
L_0x555db7e98f50 .part L_0x555db7e966b0, 0, 1;
L_0x555db7e99360 .part L_0x555db7e985e0, 1, 1;
L_0x555db7e99490 .part L_0x555db7e966b0, 1, 1;
L_0x555db7e999a0 .part L_0x555db7e985e0, 2, 1;
L_0x555db7e99ad0 .part L_0x555db7e966b0, 2, 1;
L_0x555db7e99ec0 .part L_0x555db7e985e0, 3, 1;
L_0x555db7e99ff0 .part L_0x555db7e966b0, 3, 1;
L_0x555db7e9a120 .concat8 [ 1 1 1 1], L_0x555db7e98980, L_0x555db7e990f0, L_0x555db7e99730, L_0x555db7e99ce0;
S_0x555db79d0b10 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79d0980;
 .timescale 0 0;
P_0x555db78de0a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79d0ca0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79d0b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e98c30 .functor OR 1, L_0x555db7e988a0, L_0x555db7e98b10, C4<0>, C4<0>;
v0x555db79d1650_0 .net "S", 0 0, L_0x555db7e98980;  1 drivers
v0x555db79d16f0_0 .net "a", 0 0, L_0x555db7e98d70;  1 drivers
v0x555db79d1790_0 .net "b", 0 0, L_0x555db7e98f50;  1 drivers
v0x555db79d1830_0 .net "cin", 0 0, L_0x555db7e9a1c0;  alias, 1 drivers
v0x555db79d18d0_0 .net "cout", 0 0, L_0x555db7e98c30;  alias, 1 drivers
v0x555db79d1970_0 .net "cout1", 0 0, L_0x555db7e988a0;  1 drivers
v0x555db79d1a10_0 .net "cout2", 0 0, L_0x555db7e98b10;  1 drivers
v0x555db79d1ab0_0 .net "s1", 0 0, L_0x555db7e987a0;  1 drivers
S_0x555db79d0e30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79d0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e987a0 .functor XOR 1, L_0x555db7e98d70, L_0x555db7e98f50, C4<0>, C4<0>;
L_0x555db7e988a0 .functor AND 1, L_0x555db7e98d70, L_0x555db7e98f50, C4<1>, C4<1>;
v0x555db79d0fc0_0 .net "S", 0 0, L_0x555db7e987a0;  alias, 1 drivers
v0x555db79d1060_0 .net "a", 0 0, L_0x555db7e98d70;  alias, 1 drivers
v0x555db79d1100_0 .net "b", 0 0, L_0x555db7e98f50;  alias, 1 drivers
v0x555db79d11a0_0 .net "cout", 0 0, L_0x555db7e988a0;  alias, 1 drivers
S_0x555db79d1240 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79d0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e98980 .functor XOR 1, L_0x555db7e9a1c0, L_0x555db7e987a0, C4<0>, C4<0>;
L_0x555db7e98b10 .functor AND 1, L_0x555db7e9a1c0, L_0x555db7e987a0, C4<1>, C4<1>;
v0x555db79d13d0_0 .net "S", 0 0, L_0x555db7e98980;  alias, 1 drivers
v0x555db79d1470_0 .net "a", 0 0, L_0x555db7e9a1c0;  alias, 1 drivers
v0x555db79d1510_0 .net "b", 0 0, L_0x555db7e987a0;  alias, 1 drivers
v0x555db79d15b0_0 .net "cout", 0 0, L_0x555db7e98b10;  alias, 1 drivers
S_0x555db79d1b50 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79d0980;
 .timescale 0 0;
P_0x555db7846ab0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79d1ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79d1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e99260 .functor OR 1, L_0x555db7e99080, L_0x555db7e991f0, C4<0>, C4<0>;
v0x555db79d2690_0 .net "S", 0 0, L_0x555db7e990f0;  1 drivers
v0x555db79d2730_0 .net "a", 0 0, L_0x555db7e99360;  1 drivers
v0x555db79d27d0_0 .net "b", 0 0, L_0x555db7e99490;  1 drivers
v0x555db79d2870_0 .net "cin", 0 0, L_0x555db7e98c30;  alias, 1 drivers
v0x555db79d2910_0 .net "cout", 0 0, L_0x555db7e99260;  alias, 1 drivers
v0x555db79d29b0_0 .net "cout1", 0 0, L_0x555db7e99080;  1 drivers
v0x555db79d2a50_0 .net "cout2", 0 0, L_0x555db7e991f0;  1 drivers
v0x555db79d2af0_0 .net "s1", 0 0, L_0x555db7e793c0;  1 drivers
S_0x555db79d1e70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79d1ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e793c0 .functor XOR 1, L_0x555db7e99360, L_0x555db7e99490, C4<0>, C4<0>;
L_0x555db7e99080 .functor AND 1, L_0x555db7e99360, L_0x555db7e99490, C4<1>, C4<1>;
v0x555db79d2000_0 .net "S", 0 0, L_0x555db7e793c0;  alias, 1 drivers
v0x555db79d20a0_0 .net "a", 0 0, L_0x555db7e99360;  alias, 1 drivers
v0x555db79d2140_0 .net "b", 0 0, L_0x555db7e99490;  alias, 1 drivers
v0x555db79d21e0_0 .net "cout", 0 0, L_0x555db7e99080;  alias, 1 drivers
S_0x555db79d2280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79d1ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e990f0 .functor XOR 1, L_0x555db7e98c30, L_0x555db7e793c0, C4<0>, C4<0>;
L_0x555db7e991f0 .functor AND 1, L_0x555db7e98c30, L_0x555db7e793c0, C4<1>, C4<1>;
v0x555db79d2410_0 .net "S", 0 0, L_0x555db7e990f0;  alias, 1 drivers
v0x555db79d24b0_0 .net "a", 0 0, L_0x555db7e98c30;  alias, 1 drivers
v0x555db79d2550_0 .net "b", 0 0, L_0x555db7e793c0;  alias, 1 drivers
v0x555db79d25f0_0 .net "cout", 0 0, L_0x555db7e991f0;  alias, 1 drivers
S_0x555db79d2b90 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79d0980;
 .timescale 0 0;
P_0x555db79135e0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79d2d20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79d2b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e998a0 .functor OR 1, L_0x555db7e996c0, L_0x555db7e99830, C4<0>, C4<0>;
v0x555db79d36d0_0 .net "S", 0 0, L_0x555db7e99730;  1 drivers
v0x555db79d3770_0 .net "a", 0 0, L_0x555db7e999a0;  1 drivers
v0x555db79d3810_0 .net "b", 0 0, L_0x555db7e99ad0;  1 drivers
v0x555db79d38b0_0 .net "cin", 0 0, L_0x555db7e99260;  alias, 1 drivers
v0x555db79d3950_0 .net "cout", 0 0, L_0x555db7e998a0;  alias, 1 drivers
v0x555db79d39f0_0 .net "cout1", 0 0, L_0x555db7e996c0;  1 drivers
v0x555db79d3a90_0 .net "cout2", 0 0, L_0x555db7e99830;  1 drivers
v0x555db79d3b30_0 .net "s1", 0 0, L_0x555db7e99650;  1 drivers
S_0x555db79d2eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79d2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e99650 .functor XOR 1, L_0x555db7e999a0, L_0x555db7e99ad0, C4<0>, C4<0>;
L_0x555db7e996c0 .functor AND 1, L_0x555db7e999a0, L_0x555db7e99ad0, C4<1>, C4<1>;
v0x555db79d3040_0 .net "S", 0 0, L_0x555db7e99650;  alias, 1 drivers
v0x555db79d30e0_0 .net "a", 0 0, L_0x555db7e999a0;  alias, 1 drivers
v0x555db79d3180_0 .net "b", 0 0, L_0x555db7e99ad0;  alias, 1 drivers
v0x555db79d3220_0 .net "cout", 0 0, L_0x555db7e996c0;  alias, 1 drivers
S_0x555db79d32c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79d2d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e99730 .functor XOR 1, L_0x555db7e99260, L_0x555db7e99650, C4<0>, C4<0>;
L_0x555db7e99830 .functor AND 1, L_0x555db7e99260, L_0x555db7e99650, C4<1>, C4<1>;
v0x555db79d3450_0 .net "S", 0 0, L_0x555db7e99730;  alias, 1 drivers
v0x555db79d34f0_0 .net "a", 0 0, L_0x555db7e99260;  alias, 1 drivers
v0x555db79d3590_0 .net "b", 0 0, L_0x555db7e99650;  alias, 1 drivers
v0x555db79d3630_0 .net "cout", 0 0, L_0x555db7e99830;  alias, 1 drivers
S_0x555db79d3bd0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79d0980;
 .timescale 0 0;
P_0x555db793a8e0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79d3d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79d3bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e99e50 .functor OR 1, L_0x555db7e99c70, L_0x555db7e99de0, C4<0>, C4<0>;
v0x555db79d4710_0 .net "S", 0 0, L_0x555db7e99ce0;  1 drivers
v0x555db79d47b0_0 .net "a", 0 0, L_0x555db7e99ec0;  1 drivers
v0x555db79d4850_0 .net "b", 0 0, L_0x555db7e99ff0;  1 drivers
v0x555db79d48f0_0 .net "cin", 0 0, L_0x555db7e998a0;  alias, 1 drivers
v0x555db79d4990_0 .net "cout", 0 0, L_0x555db7e99e50;  alias, 1 drivers
v0x555db79d4a30_0 .net "cout1", 0 0, L_0x555db7e99c70;  1 drivers
v0x555db79d4ad0_0 .net "cout2", 0 0, L_0x555db7e99de0;  1 drivers
v0x555db79d4b70_0 .net "s1", 0 0, L_0x555db7e99c00;  1 drivers
S_0x555db79d3ef0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79d3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e99c00 .functor XOR 1, L_0x555db7e99ec0, L_0x555db7e99ff0, C4<0>, C4<0>;
L_0x555db7e99c70 .functor AND 1, L_0x555db7e99ec0, L_0x555db7e99ff0, C4<1>, C4<1>;
v0x555db79d4080_0 .net "S", 0 0, L_0x555db7e99c00;  alias, 1 drivers
v0x555db79d4120_0 .net "a", 0 0, L_0x555db7e99ec0;  alias, 1 drivers
v0x555db79d41c0_0 .net "b", 0 0, L_0x555db7e99ff0;  alias, 1 drivers
v0x555db79d4260_0 .net "cout", 0 0, L_0x555db7e99c70;  alias, 1 drivers
S_0x555db79d4300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79d3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e99ce0 .functor XOR 1, L_0x555db7e998a0, L_0x555db7e99c00, C4<0>, C4<0>;
L_0x555db7e99de0 .functor AND 1, L_0x555db7e998a0, L_0x555db7e99c00, C4<1>, C4<1>;
v0x555db79d4490_0 .net "S", 0 0, L_0x555db7e99ce0;  alias, 1 drivers
v0x555db79d4530_0 .net "a", 0 0, L_0x555db7e998a0;  alias, 1 drivers
v0x555db79d45d0_0 .net "b", 0 0, L_0x555db7e99c00;  alias, 1 drivers
v0x555db79d4670_0 .net "cout", 0 0, L_0x555db7e99de0;  alias, 1 drivers
S_0x555db79d6300 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db78e4400 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7e9d3d0 .functor NOT 2, L_0x555db7e9eaa0, C4<00>, C4<00>, C4<00>;
L_0x7f49c55c0d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e9d5d0 .functor BUFZ 1, L_0x7f49c55c0d90, C4<0>, C4<0>, C4<0>;
L_0x555db7e9d7c0 .functor NOT 1, L_0x555db7e9d690, C4<0>, C4<0>, C4<0>;
v0x555db79daf90_0 .net "D", 1 0, L_0x555db7e9d330;  alias, 1 drivers
v0x555db79db030_0 .net *"_ivl_21", 0 0, L_0x555db7e9d5d0;  1 drivers
v0x555db79db0d0_0 .net "a", 1 0, L_0x555db7e9ea00;  1 drivers
v0x555db79db170_0 .net "abs_D", 1 0, L_0x555db7e9e8d0;  alias, 1 drivers
v0x555db79db210_0 .net "b", 1 0, L_0x555db7e9eaa0;  1 drivers
v0x555db79db2b0_0 .net "b_comp", 1 0, L_0x555db7e9d3d0;  1 drivers
v0x555db79db350_0 .net "carry", 2 0, L_0x555db7e9d440;  1 drivers
v0x555db79db3f0_0 .net "cin", 0 0, L_0x7f49c55c0d90;  1 drivers
v0x555db79db490_0 .net "is_pos", 0 0, L_0x555db7e9d690;  1 drivers
v0x555db79db530_0 .net "negative", 0 0, L_0x555db7e9d7c0;  alias, 1 drivers
v0x555db79db5d0_0 .net "twos", 1 0, L_0x555db7e9e750;  1 drivers
L_0x555db7e9c900 .part L_0x555db7e9ea00, 0, 1;
L_0x555db7e9ca30 .part L_0x555db7e9d3d0, 0, 1;
L_0x555db7e9cb60 .part L_0x555db7e9d440, 0, 1;
L_0x555db7e9cf50 .part L_0x555db7e9ea00, 1, 1;
L_0x555db7e9d080 .part L_0x555db7e9d3d0, 1, 1;
L_0x555db7e9d1b0 .part L_0x555db7e9d440, 1, 1;
L_0x555db7e9d330 .concat8 [ 1 1 0 0], L_0x555db7e9c720, L_0x555db7e9cd70;
L_0x555db7e9d440 .concat8 [ 1 1 1 0], L_0x555db7e9d5d0, L_0x555db7e9c890, L_0x555db7e9cee0;
L_0x555db7e9d690 .part L_0x555db7e9d440, 2, 1;
L_0x555db7e9e8d0 .functor MUXZ 2, L_0x555db7e9e750, L_0x555db7e9d330, L_0x555db7e9d690, C4<>;
S_0x555db79d6530 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db79d6300;
 .timescale 0 0;
P_0x555db7898700 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79d66c0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79d6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9c890 .functor OR 1, L_0x555db7e9c6b0, L_0x555db7e9c820, C4<0>, C4<0>;
v0x555db79d7070_0 .net "S", 0 0, L_0x555db7e9c720;  1 drivers
v0x555db79d7110_0 .net "a", 0 0, L_0x555db7e9c900;  1 drivers
v0x555db79d71b0_0 .net "b", 0 0, L_0x555db7e9ca30;  1 drivers
v0x555db79d7250_0 .net "cin", 0 0, L_0x555db7e9cb60;  1 drivers
v0x555db79d72f0_0 .net "cout", 0 0, L_0x555db7e9c890;  1 drivers
v0x555db79d7390_0 .net "cout1", 0 0, L_0x555db7e9c6b0;  1 drivers
v0x555db79d7430_0 .net "cout2", 0 0, L_0x555db7e9c820;  1 drivers
v0x555db79d74d0_0 .net "s1", 0 0, L_0x555db7e9c640;  1 drivers
S_0x555db79d6850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79d66c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9c640 .functor XOR 1, L_0x555db7e9c900, L_0x555db7e9ca30, C4<0>, C4<0>;
L_0x555db7e9c6b0 .functor AND 1, L_0x555db7e9c900, L_0x555db7e9ca30, C4<1>, C4<1>;
v0x555db79d69e0_0 .net "S", 0 0, L_0x555db7e9c640;  alias, 1 drivers
v0x555db79d6a80_0 .net "a", 0 0, L_0x555db7e9c900;  alias, 1 drivers
v0x555db79d6b20_0 .net "b", 0 0, L_0x555db7e9ca30;  alias, 1 drivers
v0x555db79d6bc0_0 .net "cout", 0 0, L_0x555db7e9c6b0;  alias, 1 drivers
S_0x555db79d6c60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79d66c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9c720 .functor XOR 1, L_0x555db7e9cb60, L_0x555db7e9c640, C4<0>, C4<0>;
L_0x555db7e9c820 .functor AND 1, L_0x555db7e9cb60, L_0x555db7e9c640, C4<1>, C4<1>;
v0x555db79d6df0_0 .net "S", 0 0, L_0x555db7e9c720;  alias, 1 drivers
v0x555db79d6e90_0 .net "a", 0 0, L_0x555db7e9cb60;  alias, 1 drivers
v0x555db79d6f30_0 .net "b", 0 0, L_0x555db7e9c640;  alias, 1 drivers
v0x555db79d6fd0_0 .net "cout", 0 0, L_0x555db7e9c820;  alias, 1 drivers
S_0x555db79d7570 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db79d6300;
 .timescale 0 0;
P_0x555db77ebc50 .param/l "i" 0 3 50, +C4<01>;
S_0x555db79d7700 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79d7570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9cee0 .functor OR 1, L_0x555db7e9cd00, L_0x555db7e9ce70, C4<0>, C4<0>;
v0x555db79d80b0_0 .net "S", 0 0, L_0x555db7e9cd70;  1 drivers
v0x555db79d8150_0 .net "a", 0 0, L_0x555db7e9cf50;  1 drivers
v0x555db79d81f0_0 .net "b", 0 0, L_0x555db7e9d080;  1 drivers
v0x555db79d8290_0 .net "cin", 0 0, L_0x555db7e9d1b0;  1 drivers
v0x555db79d8330_0 .net "cout", 0 0, L_0x555db7e9cee0;  1 drivers
v0x555db79d83d0_0 .net "cout1", 0 0, L_0x555db7e9cd00;  1 drivers
v0x555db79d8470_0 .net "cout2", 0 0, L_0x555db7e9ce70;  1 drivers
v0x555db79d8510_0 .net "s1", 0 0, L_0x555db7e9cc90;  1 drivers
S_0x555db79d7890 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79d7700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9cc90 .functor XOR 1, L_0x555db7e9cf50, L_0x555db7e9d080, C4<0>, C4<0>;
L_0x555db7e9cd00 .functor AND 1, L_0x555db7e9cf50, L_0x555db7e9d080, C4<1>, C4<1>;
v0x555db79d7a20_0 .net "S", 0 0, L_0x555db7e9cc90;  alias, 1 drivers
v0x555db79d7ac0_0 .net "a", 0 0, L_0x555db7e9cf50;  alias, 1 drivers
v0x555db79d7b60_0 .net "b", 0 0, L_0x555db7e9d080;  alias, 1 drivers
v0x555db79d7c00_0 .net "cout", 0 0, L_0x555db7e9cd00;  alias, 1 drivers
S_0x555db79d7ca0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79d7700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9cd70 .functor XOR 1, L_0x555db7e9d1b0, L_0x555db7e9cc90, C4<0>, C4<0>;
L_0x555db7e9ce70 .functor AND 1, L_0x555db7e9d1b0, L_0x555db7e9cc90, C4<1>, C4<1>;
v0x555db79d7e30_0 .net "S", 0 0, L_0x555db7e9cd70;  alias, 1 drivers
v0x555db79d7ed0_0 .net "a", 0 0, L_0x555db7e9d1b0;  alias, 1 drivers
v0x555db79d7f70_0 .net "b", 0 0, L_0x555db7e9cc90;  alias, 1 drivers
v0x555db79d8010_0 .net "cout", 0 0, L_0x555db7e9ce70;  alias, 1 drivers
S_0x555db79d85b0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db79d6300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db772e110 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7e9d880 .functor NOT 2, L_0x555db7e9d330, C4<00>, C4<00>, C4<00>;
v0x555db79dad10_0 .net "cout", 0 0, L_0x555db7e9e860;  1 drivers
v0x555db79dadb0_0 .net "i", 1 0, L_0x555db7e9d330;  alias, 1 drivers
v0x555db79dae50_0 .net "o", 1 0, L_0x555db7e9e750;  alias, 1 drivers
v0x555db79daef0_0 .net "temp2", 1 0, L_0x555db7e9d880;  1 drivers
S_0x555db79d8740 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79d85b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db76e9b00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c0d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e9e7f0 .functor BUFZ 1, L_0x7f49c55c0d48, C4<0>, C4<0>, C4<0>;
L_0x555db7e9e860 .functor BUFZ 1, L_0x555db7e9e3a0, C4<0>, C4<0>, C4<0>;
v0x555db79da950_0 .net "S", 1 0, L_0x555db7e9e750;  alias, 1 drivers
v0x555db79da9f0_0 .net "a", 1 0, L_0x555db7e9d880;  alias, 1 drivers
L_0x7f49c55c0d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79daa90_0 .net "b", 1 0, L_0x7f49c55c0d00;  1 drivers
v0x555db79dab30 .array "carry", 0 2;
v0x555db79dab30_0 .net v0x555db79dab30 0, 0 0, L_0x555db7e9e7f0; 1 drivers
v0x555db79dab30_1 .net v0x555db79dab30 1, 0 0, L_0x555db7e9dda0; 1 drivers
v0x555db79dab30_2 .net v0x555db79dab30 2, 0 0, L_0x555db7e9e3a0; 1 drivers
v0x555db79dabd0_0 .net "cin", 0 0, L_0x7f49c55c0d48;  1 drivers
v0x555db79dac70_0 .net "cout", 0 0, L_0x555db7e9e860;  alias, 1 drivers
L_0x555db7e9dea0 .part L_0x555db7e9d880, 0, 1;
L_0x555db7e9dfd0 .part L_0x7f49c55c0d00, 0, 1;
L_0x555db7e9e460 .part L_0x555db7e9d880, 1, 1;
L_0x555db7e9e620 .part L_0x7f49c55c0d00, 1, 1;
L_0x555db7e9e750 .concat8 [ 1 1 0 0], L_0x555db7e9db50, L_0x555db7e9e1e0;
S_0x555db79d88d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79d8740;
 .timescale 0 0;
P_0x555db76d7c30 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79d8a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79d88d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9dda0 .functor OR 1, L_0x555db7e9da90, L_0x555db7e9dca0, C4<0>, C4<0>;
v0x555db79d9410_0 .net "S", 0 0, L_0x555db7e9db50;  1 drivers
v0x555db79d94b0_0 .net "a", 0 0, L_0x555db7e9dea0;  1 drivers
v0x555db79d9550_0 .net "b", 0 0, L_0x555db7e9dfd0;  1 drivers
v0x555db79d95f0_0 .net "cin", 0 0, L_0x555db7e9e7f0;  alias, 1 drivers
v0x555db79d9690_0 .net "cout", 0 0, L_0x555db7e9dda0;  alias, 1 drivers
v0x555db79d9730_0 .net "cout1", 0 0, L_0x555db7e9da90;  1 drivers
v0x555db79d97d0_0 .net "cout2", 0 0, L_0x555db7e9dca0;  1 drivers
v0x555db79d9870_0 .net "s1", 0 0, L_0x555db7e9d9d0;  1 drivers
S_0x555db79d8bf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9d9d0 .functor XOR 1, L_0x555db7e9dea0, L_0x555db7e9dfd0, C4<0>, C4<0>;
L_0x555db7e9da90 .functor AND 1, L_0x555db7e9dea0, L_0x555db7e9dfd0, C4<1>, C4<1>;
v0x555db79d8d80_0 .net "S", 0 0, L_0x555db7e9d9d0;  alias, 1 drivers
v0x555db79d8e20_0 .net "a", 0 0, L_0x555db7e9dea0;  alias, 1 drivers
v0x555db79d8ec0_0 .net "b", 0 0, L_0x555db7e9dfd0;  alias, 1 drivers
v0x555db79d8f60_0 .net "cout", 0 0, L_0x555db7e9da90;  alias, 1 drivers
S_0x555db79d9000 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79d8a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9db50 .functor XOR 1, L_0x555db7e9e7f0, L_0x555db7e9d9d0, C4<0>, C4<0>;
L_0x555db7e9dca0 .functor AND 1, L_0x555db7e9e7f0, L_0x555db7e9d9d0, C4<1>, C4<1>;
v0x555db79d9190_0 .net "S", 0 0, L_0x555db7e9db50;  alias, 1 drivers
v0x555db79d9230_0 .net "a", 0 0, L_0x555db7e9e7f0;  alias, 1 drivers
v0x555db79d92d0_0 .net "b", 0 0, L_0x555db7e9d9d0;  alias, 1 drivers
v0x555db79d9370_0 .net "cout", 0 0, L_0x555db7e9dca0;  alias, 1 drivers
S_0x555db79d9910 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79d8740;
 .timescale 0 0;
P_0x555db75e8300 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79d9aa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79d9910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9e3a0 .functor OR 1, L_0x555db7e9e170, L_0x555db7e9e330, C4<0>, C4<0>;
v0x555db79da450_0 .net "S", 0 0, L_0x555db7e9e1e0;  1 drivers
v0x555db79da4f0_0 .net "a", 0 0, L_0x555db7e9e460;  1 drivers
v0x555db79da590_0 .net "b", 0 0, L_0x555db7e9e620;  1 drivers
v0x555db79da630_0 .net "cin", 0 0, L_0x555db7e9dda0;  alias, 1 drivers
v0x555db79da6d0_0 .net "cout", 0 0, L_0x555db7e9e3a0;  alias, 1 drivers
v0x555db79da770_0 .net "cout1", 0 0, L_0x555db7e9e170;  1 drivers
v0x555db79da810_0 .net "cout2", 0 0, L_0x555db7e9e330;  1 drivers
v0x555db79da8b0_0 .net "s1", 0 0, L_0x555db7e9e100;  1 drivers
S_0x555db79d9c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79d9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9e100 .functor XOR 1, L_0x555db7e9e460, L_0x555db7e9e620, C4<0>, C4<0>;
L_0x555db7e9e170 .functor AND 1, L_0x555db7e9e460, L_0x555db7e9e620, C4<1>, C4<1>;
v0x555db79d9dc0_0 .net "S", 0 0, L_0x555db7e9e100;  alias, 1 drivers
v0x555db79d9e60_0 .net "a", 0 0, L_0x555db7e9e460;  alias, 1 drivers
v0x555db79d9f00_0 .net "b", 0 0, L_0x555db7e9e620;  alias, 1 drivers
v0x555db79d9fa0_0 .net "cout", 0 0, L_0x555db7e9e170;  alias, 1 drivers
S_0x555db79da040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79d9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9e1e0 .functor XOR 1, L_0x555db7e9dda0, L_0x555db7e9e100, C4<0>, C4<0>;
L_0x555db7e9e330 .functor AND 1, L_0x555db7e9dda0, L_0x555db7e9e100, C4<1>, C4<1>;
v0x555db79da1d0_0 .net "S", 0 0, L_0x555db7e9e1e0;  alias, 1 drivers
v0x555db79da270_0 .net "a", 0 0, L_0x555db7e9dda0;  alias, 1 drivers
v0x555db79da310_0 .net "b", 0 0, L_0x555db7e9e100;  alias, 1 drivers
v0x555db79da3b0_0 .net "cout", 0 0, L_0x555db7e9e330;  alias, 1 drivers
S_0x555db79db670 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7ea3bd0 .functor XOR 1, L_0x555db7e9fb40, L_0x555db7ea0d00, C4<0>, C4<0>;
v0x555db79f2e10_0 .net "X", 1 0, L_0x555db7e9c340;  alias, 1 drivers
v0x555db79f2eb0_0 .net "Y", 1 0, L_0x555db7e9e8d0;  alias, 1 drivers
v0x555db79f2f50_0 .net "Z", 3 0, L_0x555db7ea8e80;  alias, 1 drivers
v0x555db79f2ff0_0 .net *"_ivl_20", 0 0, L_0x555db7ea3bd0;  1 drivers
L_0x7f49c55c1138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79f3090_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c1138;  1 drivers
L_0x7f49c55c1180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79f3130_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c1180;  1 drivers
L_0x7f49c55c11c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79f31d0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c11c8;  1 drivers
L_0x7f49c55c1210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79f3270_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c1210;  1 drivers
v0x555db79f3310_0 .net "a", 0 0, L_0x555db7e9f5c0;  1 drivers
v0x555db79f33b0_0 .net "a_abs", 0 0, L_0x555db7ea0260;  1 drivers
v0x555db79f3450_0 .net "b", 0 0, L_0x555db7ea0730;  1 drivers
v0x555db79f34f0_0 .net "b_abs", 0 0, L_0x555db7ea1420;  1 drivers
v0x555db79f3590_0 .net "c1", 0 0, L_0x555db7ea4b00;  1 drivers
v0x555db79f3630_0 .net "c2", 0 0, L_0x555db7ea5990;  1 drivers
v0x555db79f36d0_0 .net "c3", 0 0, L_0x555db7ea7540;  1 drivers
v0x555db79f3770_0 .net "c4", 0 0, L_0x555db7ea9020;  1 drivers
v0x555db79f3810_0 .net "neg_a", 0 0, L_0x555db7e9fb40;  1 drivers
v0x555db79f39c0_0 .net "neg_b", 0 0, L_0x555db7ea0d00;  1 drivers
v0x555db79f3a60_0 .net "temp", 3 0, L_0x555db7ea7430;  1 drivers
v0x555db79f3b00_0 .net "term1", 3 0, L_0x555db7ea5a00;  1 drivers
v0x555db79f3ba0_0 .net "term2", 3 0, L_0x555db7ea5aa0;  1 drivers
v0x555db79f3c40_0 .net "term3", 3 0, L_0x555db7ea5b40;  1 drivers
v0x555db79f3ce0_0 .net "z0", 1 0, L_0x555db7e9f0a0;  1 drivers
v0x555db79f3d80_0 .net "z1", 1 0, L_0x555db7ea57f0;  1 drivers
v0x555db79f3e20_0 .net "z1_1", 1 0, L_0x555db7ea3c40;  1 drivers
v0x555db79f3ec0_0 .net "z1_2", 1 0, L_0x555db7ea49f0;  1 drivers
v0x555db79f3f60_0 .net "z1_3", 1 0, L_0x555db7dd0450;  1 drivers
v0x555db79f4000_0 .net "z1_4", 1 0, L_0x555db7ea3a50;  1 drivers
v0x555db79f40a0_0 .net "z2", 1 0, L_0x555db7e9ec90;  1 drivers
L_0x555db7e9ed80 .part L_0x555db7e9c340, 1, 1;
L_0x555db7e9ef00 .part L_0x555db7e9e8d0, 1, 1;
L_0x555db7e9f190 .part L_0x555db7e9c340, 0, 1;
L_0x555db7e9f280 .part L_0x555db7e9e8d0, 0, 1;
L_0x555db7ea0300 .part L_0x555db7e9c340, 0, 1;
L_0x555db7ea03a0 .part L_0x555db7e9c340, 1, 1;
L_0x555db7ea14c0 .part L_0x555db7e9e8d0, 1, 1;
L_0x555db7ea1560 .part L_0x555db7e9e8d0, 0, 1;
L_0x555db7ea3c40 .functor MUXZ 2, L_0x555db7dd0450, L_0x555db7ea3a50, L_0x555db7ea3bd0, C4<>;
L_0x555db7ea5a00 .concat [ 2 2 0 0], L_0x555db7e9f0a0, L_0x7f49c55c1138;
L_0x555db7ea5aa0 .concat [ 1 2 1 0], L_0x7f49c55c11c8, L_0x555db7ea57f0, L_0x7f49c55c1180;
L_0x555db7ea5b40 .concat [ 2 2 0 0], L_0x7f49c55c1210, L_0x555db7e9ec90;
S_0x555db79db800 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db741ead0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7e9f8d0 .functor NOT 1, L_0x555db7ea03a0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c0ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7e9f9e0 .functor BUFZ 1, L_0x7f49c55c0ef8, C4<0>, C4<0>, C4<0>;
L_0x555db7e9fb40 .functor NOT 1, L_0x555db7e9faa0, C4<0>, C4<0>, C4<0>;
v0x555db79de410_0 .net "D", 0 0, L_0x555db7e9f5c0;  alias, 1 drivers
v0x555db79de4b0_0 .net *"_ivl_9", 0 0, L_0x555db7e9f9e0;  1 drivers
v0x555db79de550_0 .net "a", 0 0, L_0x555db7ea0300;  1 drivers
v0x555db79de5f0_0 .net "abs_D", 0 0, L_0x555db7ea0260;  alias, 1 drivers
v0x555db79de690_0 .net "b", 0 0, L_0x555db7ea03a0;  1 drivers
v0x555db79de730_0 .net "b_comp", 0 0, L_0x555db7e9f8d0;  1 drivers
v0x555db79de7d0_0 .net "carry", 1 0, L_0x555db7e9f940;  1 drivers
v0x555db79de870_0 .net "cin", 0 0, L_0x7f49c55c0ef8;  1 drivers
v0x555db79de910_0 .net "is_pos", 0 0, L_0x555db7e9faa0;  1 drivers
v0x555db79de9b0_0 .net "negative", 0 0, L_0x555db7e9fb40;  alias, 1 drivers
v0x555db79dea50_0 .net "twos", 0 0, L_0x555db7e9fec0;  1 drivers
L_0x555db7e9f7a0 .part L_0x555db7e9f940, 0, 1;
L_0x555db7e9f940 .concat8 [ 1 1 0 0], L_0x555db7e9f9e0, L_0x555db7e9f730;
L_0x555db7e9faa0 .part L_0x555db7e9f940, 1, 1;
L_0x555db7ea0260 .functor MUXZ 1, L_0x555db7e9fec0, L_0x555db7e9f5c0, L_0x555db7e9faa0, C4<>;
S_0x555db79dba30 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db79db800;
 .timescale 0 0;
P_0x555db765a730 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79dbbc0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79dba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7e9f730 .functor OR 1, L_0x555db7e9f3e0, L_0x555db7e9f6c0, C4<0>, C4<0>;
v0x555db79dc570_0 .net "S", 0 0, L_0x555db7e9f5c0;  alias, 1 drivers
v0x555db79dc610_0 .net "a", 0 0, L_0x555db7ea0300;  alias, 1 drivers
v0x555db79dc6b0_0 .net "b", 0 0, L_0x555db7e9f8d0;  alias, 1 drivers
v0x555db79dc750_0 .net "cin", 0 0, L_0x555db7e9f7a0;  1 drivers
v0x555db79dc7f0_0 .net "cout", 0 0, L_0x555db7e9f730;  1 drivers
v0x555db79dc890_0 .net "cout1", 0 0, L_0x555db7e9f3e0;  1 drivers
v0x555db79dc930_0 .net "cout2", 0 0, L_0x555db7e9f6c0;  1 drivers
v0x555db79dc9d0_0 .net "s1", 0 0, L_0x555db7e9f370;  1 drivers
S_0x555db79dbd50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79dbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9f370 .functor XOR 1, L_0x555db7ea0300, L_0x555db7e9f8d0, C4<0>, C4<0>;
L_0x555db7e9f3e0 .functor AND 1, L_0x555db7ea0300, L_0x555db7e9f8d0, C4<1>, C4<1>;
v0x555db79dbee0_0 .net "S", 0 0, L_0x555db7e9f370;  alias, 1 drivers
v0x555db79dbf80_0 .net "a", 0 0, L_0x555db7ea0300;  alias, 1 drivers
v0x555db79dc020_0 .net "b", 0 0, L_0x555db7e9f8d0;  alias, 1 drivers
v0x555db79dc0c0_0 .net "cout", 0 0, L_0x555db7e9f3e0;  alias, 1 drivers
S_0x555db79dc160 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79dbbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9f5c0 .functor XOR 1, L_0x555db7e9f7a0, L_0x555db7e9f370, C4<0>, C4<0>;
L_0x555db7e9f6c0 .functor AND 1, L_0x555db7e9f7a0, L_0x555db7e9f370, C4<1>, C4<1>;
v0x555db79dc2f0_0 .net "S", 0 0, L_0x555db7e9f5c0;  alias, 1 drivers
v0x555db79dc390_0 .net "a", 0 0, L_0x555db7e9f7a0;  alias, 1 drivers
v0x555db79dc430_0 .net "b", 0 0, L_0x555db7e9f370;  alias, 1 drivers
v0x555db79dc4d0_0 .net "cout", 0 0, L_0x555db7e9f6c0;  alias, 1 drivers
S_0x555db79dca70 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db79db800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7354980 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7e9fc50 .functor NOT 1, L_0x555db7e9f5c0, C4<0>, C4<0>, C4<0>;
v0x555db79de190_0 .net "cout", 0 0, L_0x555db7ea01a0;  1 drivers
v0x555db79de230_0 .net "i", 0 0, L_0x555db7e9f5c0;  alias, 1 drivers
v0x555db79de2d0_0 .net "o", 0 0, L_0x555db7e9fec0;  alias, 1 drivers
v0x555db79de370_0 .net "temp2", 0 0, L_0x555db7e9fc50;  1 drivers
S_0x555db79dcc00 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79dca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7323e50 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c0eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ea0130 .functor BUFZ 1, L_0x7f49c55c0eb0, C4<0>, C4<0>, C4<0>;
L_0x555db7ea01a0 .functor BUFZ 1, L_0x555db7ea00c0, C4<0>, C4<0>, C4<0>;
v0x555db79dddd0_0 .net "S", 0 0, L_0x555db7e9fec0;  alias, 1 drivers
v0x555db79dde70_0 .net "a", 0 0, L_0x555db7e9fc50;  alias, 1 drivers
L_0x7f49c55c0e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79ddf10_0 .net "b", 0 0, L_0x7f49c55c0e68;  1 drivers
v0x555db79ddfb0 .array "carry", 0 1;
v0x555db79ddfb0_0 .net v0x555db79ddfb0 0, 0 0, L_0x555db7ea0130; 1 drivers
v0x555db79ddfb0_1 .net v0x555db79ddfb0 1, 0 0, L_0x555db7ea00c0; 1 drivers
v0x555db79de050_0 .net "cin", 0 0, L_0x7f49c55c0eb0;  1 drivers
v0x555db79de0f0_0 .net "cout", 0 0, L_0x555db7ea01a0;  alias, 1 drivers
S_0x555db79dcd90 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79dcc00;
 .timescale 0 0;
P_0x555db730fad0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79dcf20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79dcd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea00c0 .functor OR 1, L_0x555db7e9fdc0, L_0x555db7e9ffc0, C4<0>, C4<0>;
v0x555db79dd8d0_0 .net "S", 0 0, L_0x555db7e9fec0;  alias, 1 drivers
v0x555db79dd970_0 .net "a", 0 0, L_0x555db7e9fc50;  alias, 1 drivers
v0x555db79dda10_0 .net "b", 0 0, L_0x7f49c55c0e68;  alias, 1 drivers
v0x555db79ddab0_0 .net "cin", 0 0, L_0x555db7ea0130;  alias, 1 drivers
v0x555db79ddb50_0 .net "cout", 0 0, L_0x555db7ea00c0;  alias, 1 drivers
v0x555db79ddbf0_0 .net "cout1", 0 0, L_0x555db7e9fdc0;  1 drivers
v0x555db79ddc90_0 .net "cout2", 0 0, L_0x555db7e9ffc0;  1 drivers
v0x555db79ddd30_0 .net "s1", 0 0, L_0x555db7e9fd50;  1 drivers
S_0x555db79dd0b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79dcf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9fd50 .functor XOR 1, L_0x555db7e9fc50, L_0x7f49c55c0e68, C4<0>, C4<0>;
L_0x555db7e9fdc0 .functor AND 1, L_0x555db7e9fc50, L_0x7f49c55c0e68, C4<1>, C4<1>;
v0x555db79dd240_0 .net "S", 0 0, L_0x555db7e9fd50;  alias, 1 drivers
v0x555db79dd2e0_0 .net "a", 0 0, L_0x555db7e9fc50;  alias, 1 drivers
v0x555db79dd380_0 .net "b", 0 0, L_0x7f49c55c0e68;  alias, 1 drivers
v0x555db79dd420_0 .net "cout", 0 0, L_0x555db7e9fdc0;  alias, 1 drivers
S_0x555db79dd4c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79dcf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7e9fec0 .functor XOR 1, L_0x555db7ea0130, L_0x555db7e9fd50, C4<0>, C4<0>;
L_0x555db7e9ffc0 .functor AND 1, L_0x555db7ea0130, L_0x555db7e9fd50, C4<1>, C4<1>;
v0x555db79dd650_0 .net "S", 0 0, L_0x555db7e9fec0;  alias, 1 drivers
v0x555db79dd6f0_0 .net "a", 0 0, L_0x555db7ea0130;  alias, 1 drivers
v0x555db79dd790_0 .net "b", 0 0, L_0x555db7e9fd50;  alias, 1 drivers
v0x555db79dd830_0 .net "cout", 0 0, L_0x555db7e9ffc0;  alias, 1 drivers
S_0x555db79deaf0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e9ec20 .functor AND 1, L_0x555db7e9ed80, L_0x555db7e9ef00, C4<1>, C4<1>;
v0x555db79dec80_0 .net "X", 0 0, L_0x555db7e9ed80;  1 drivers
v0x555db79ded20_0 .net "Y", 0 0, L_0x555db7e9ef00;  1 drivers
v0x555db79dedc0_0 .net "Z", 1 0, L_0x555db7e9ec90;  alias, 1 drivers
L_0x7f49c55c0dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79dee60_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c0dd8;  1 drivers
v0x555db79def00_0 .net "z", 0 0, L_0x555db7e9ec20;  1 drivers
L_0x555db7e9ec90 .concat [ 1 1 0 0], L_0x555db7e9ec20, L_0x7f49c55c0dd8;
S_0x555db79defa0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7e9f030 .functor AND 1, L_0x555db7e9f190, L_0x555db7e9f280, C4<1>, C4<1>;
v0x555db79df130_0 .net "X", 0 0, L_0x555db7e9f190;  1 drivers
v0x555db79df1d0_0 .net "Y", 0 0, L_0x555db7e9f280;  1 drivers
v0x555db79df270_0 .net "Z", 1 0, L_0x555db7e9f0a0;  alias, 1 drivers
L_0x7f49c55c0e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79df310_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c0e20;  1 drivers
v0x555db79df3b0_0 .net "z", 0 0, L_0x555db7e9f030;  1 drivers
L_0x555db7e9f0a0 .concat [ 1 1 0 0], L_0x555db7e9f030, L_0x7f49c55c0e20;
S_0x555db79df450 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7112300 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ea0a40 .functor NOT 1, L_0x555db7ea1560, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c0fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ea0ba0 .functor BUFZ 1, L_0x7f49c55c0fd0, C4<0>, C4<0>, C4<0>;
L_0x555db7ea0d00 .functor NOT 1, L_0x555db7ea0c60, C4<0>, C4<0>, C4<0>;
v0x555db79e2060_0 .net "D", 0 0, L_0x555db7ea0730;  alias, 1 drivers
v0x555db79e2100_0 .net *"_ivl_9", 0 0, L_0x555db7ea0ba0;  1 drivers
v0x555db79e21a0_0 .net "a", 0 0, L_0x555db7ea14c0;  1 drivers
v0x555db79e2240_0 .net "abs_D", 0 0, L_0x555db7ea1420;  alias, 1 drivers
v0x555db79e22e0_0 .net "b", 0 0, L_0x555db7ea1560;  1 drivers
v0x555db79e2380_0 .net "b_comp", 0 0, L_0x555db7ea0a40;  1 drivers
v0x555db79e2420_0 .net "carry", 1 0, L_0x555db7ea0ab0;  1 drivers
v0x555db79e24c0_0 .net "cin", 0 0, L_0x7f49c55c0fd0;  1 drivers
v0x555db79e2560_0 .net "is_pos", 0 0, L_0x555db7ea0c60;  1 drivers
v0x555db79e2600_0 .net "negative", 0 0, L_0x555db7ea0d00;  alias, 1 drivers
v0x555db79e26a0_0 .net "twos", 0 0, L_0x555db7ea1080;  1 drivers
L_0x555db7ea0910 .part L_0x555db7ea0ab0, 0, 1;
L_0x555db7ea0ab0 .concat8 [ 1 1 0 0], L_0x555db7ea0ba0, L_0x555db7ea08a0;
L_0x555db7ea0c60 .part L_0x555db7ea0ab0, 1, 1;
L_0x555db7ea1420 .functor MUXZ 1, L_0x555db7ea1080, L_0x555db7ea0730, L_0x555db7ea0c60, C4<>;
S_0x555db79df680 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db79df450;
 .timescale 0 0;
P_0x555db70ebd10 .param/l "i" 0 3 50, +C4<00>;
S_0x555db79df810 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db79df680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea08a0 .functor OR 1, L_0x555db7ea0550, L_0x555db7ea0830, C4<0>, C4<0>;
v0x555db79e01c0_0 .net "S", 0 0, L_0x555db7ea0730;  alias, 1 drivers
v0x555db79e0260_0 .net "a", 0 0, L_0x555db7ea14c0;  alias, 1 drivers
v0x555db79e0300_0 .net "b", 0 0, L_0x555db7ea0a40;  alias, 1 drivers
v0x555db79e03a0_0 .net "cin", 0 0, L_0x555db7ea0910;  1 drivers
v0x555db79e0440_0 .net "cout", 0 0, L_0x555db7ea08a0;  1 drivers
v0x555db79e04e0_0 .net "cout1", 0 0, L_0x555db7ea0550;  1 drivers
v0x555db79e0580_0 .net "cout2", 0 0, L_0x555db7ea0830;  1 drivers
v0x555db79e0620_0 .net "s1", 0 0, L_0x555db7ea04e0;  1 drivers
S_0x555db79df9a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79df810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea04e0 .functor XOR 1, L_0x555db7ea14c0, L_0x555db7ea0a40, C4<0>, C4<0>;
L_0x555db7ea0550 .functor AND 1, L_0x555db7ea14c0, L_0x555db7ea0a40, C4<1>, C4<1>;
v0x555db79dfb30_0 .net "S", 0 0, L_0x555db7ea04e0;  alias, 1 drivers
v0x555db79dfbd0_0 .net "a", 0 0, L_0x555db7ea14c0;  alias, 1 drivers
v0x555db79dfc70_0 .net "b", 0 0, L_0x555db7ea0a40;  alias, 1 drivers
v0x555db79dfd10_0 .net "cout", 0 0, L_0x555db7ea0550;  alias, 1 drivers
S_0x555db79dfdb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79df810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea0730 .functor XOR 1, L_0x555db7ea0910, L_0x555db7ea04e0, C4<0>, C4<0>;
L_0x555db7ea0830 .functor AND 1, L_0x555db7ea0910, L_0x555db7ea04e0, C4<1>, C4<1>;
v0x555db79dff40_0 .net "S", 0 0, L_0x555db7ea0730;  alias, 1 drivers
v0x555db79dffe0_0 .net "a", 0 0, L_0x555db7ea0910;  alias, 1 drivers
v0x555db79e0080_0 .net "b", 0 0, L_0x555db7ea04e0;  alias, 1 drivers
v0x555db79e0120_0 .net "cout", 0 0, L_0x555db7ea0830;  alias, 1 drivers
S_0x555db79e06c0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db79df450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db702e440 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ea0e10 .functor NOT 1, L_0x555db7ea0730, C4<0>, C4<0>, C4<0>;
v0x555db79e1de0_0 .net "cout", 0 0, L_0x555db7ea1360;  1 drivers
v0x555db79e1e80_0 .net "i", 0 0, L_0x555db7ea0730;  alias, 1 drivers
v0x555db79e1f20_0 .net "o", 0 0, L_0x555db7ea1080;  alias, 1 drivers
v0x555db79e1fc0_0 .net "temp2", 0 0, L_0x555db7ea0e10;  1 drivers
S_0x555db79e0850 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79e06c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7000170 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c0f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ea12f0 .functor BUFZ 1, L_0x7f49c55c0f88, C4<0>, C4<0>, C4<0>;
L_0x555db7ea1360 .functor BUFZ 1, L_0x555db7ea1280, C4<0>, C4<0>, C4<0>;
v0x555db79e1a20_0 .net "S", 0 0, L_0x555db7ea1080;  alias, 1 drivers
v0x555db79e1ac0_0 .net "a", 0 0, L_0x555db7ea0e10;  alias, 1 drivers
L_0x7f49c55c0f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79e1b60_0 .net "b", 0 0, L_0x7f49c55c0f40;  1 drivers
v0x555db79e1c00 .array "carry", 0 1;
v0x555db79e1c00_0 .net v0x555db79e1c00 0, 0 0, L_0x555db7ea12f0; 1 drivers
v0x555db79e1c00_1 .net v0x555db79e1c00 1, 0 0, L_0x555db7ea1280; 1 drivers
v0x555db79e1ca0_0 .net "cin", 0 0, L_0x7f49c55c0f88;  1 drivers
v0x555db79e1d40_0 .net "cout", 0 0, L_0x555db7ea1360;  alias, 1 drivers
S_0x555db79e09e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79e0850;
 .timescale 0 0;
P_0x555db6fc9530 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79e0b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79e09e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea1280 .functor OR 1, L_0x555db7ea0f80, L_0x555db7ea1180, C4<0>, C4<0>;
v0x555db79e1520_0 .net "S", 0 0, L_0x555db7ea1080;  alias, 1 drivers
v0x555db79e15c0_0 .net "a", 0 0, L_0x555db7ea0e10;  alias, 1 drivers
v0x555db79e1660_0 .net "b", 0 0, L_0x7f49c55c0f40;  alias, 1 drivers
v0x555db79e1700_0 .net "cin", 0 0, L_0x555db7ea12f0;  alias, 1 drivers
v0x555db79e17a0_0 .net "cout", 0 0, L_0x555db7ea1280;  alias, 1 drivers
v0x555db79e1840_0 .net "cout1", 0 0, L_0x555db7ea0f80;  1 drivers
v0x555db79e18e0_0 .net "cout2", 0 0, L_0x555db7ea1180;  1 drivers
v0x555db79e1980_0 .net "s1", 0 0, L_0x555db7ea0f10;  1 drivers
S_0x555db79e0d00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79e0b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea0f10 .functor XOR 1, L_0x555db7ea0e10, L_0x7f49c55c0f40, C4<0>, C4<0>;
L_0x555db7ea0f80 .functor AND 1, L_0x555db7ea0e10, L_0x7f49c55c0f40, C4<1>, C4<1>;
v0x555db79e0e90_0 .net "S", 0 0, L_0x555db7ea0f10;  alias, 1 drivers
v0x555db79e0f30_0 .net "a", 0 0, L_0x555db7ea0e10;  alias, 1 drivers
v0x555db79e0fd0_0 .net "b", 0 0, L_0x7f49c55c0f40;  alias, 1 drivers
v0x555db79e1070_0 .net "cout", 0 0, L_0x555db7ea0f80;  alias, 1 drivers
S_0x555db79e1110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79e0b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea1080 .functor XOR 1, L_0x555db7ea12f0, L_0x555db7ea0f10, C4<0>, C4<0>;
L_0x555db7ea1180 .functor AND 1, L_0x555db7ea12f0, L_0x555db7ea0f10, C4<1>, C4<1>;
v0x555db79e12a0_0 .net "S", 0 0, L_0x555db7ea1080;  alias, 1 drivers
v0x555db79e1340_0 .net "a", 0 0, L_0x555db7ea12f0;  alias, 1 drivers
v0x555db79e13e0_0 .net "b", 0 0, L_0x555db7ea0f10;  alias, 1 drivers
v0x555db79e1480_0 .net "cout", 0 0, L_0x555db7ea1180;  alias, 1 drivers
S_0x555db79e2740 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ea16f0 .functor AND 1, L_0x555db7ea0260, L_0x555db7ea1420, C4<1>, C4<1>;
v0x555db79e28d0_0 .net "X", 0 0, L_0x555db7ea0260;  alias, 1 drivers
v0x555db79e2970_0 .net "Y", 0 0, L_0x555db7ea1420;  alias, 1 drivers
v0x555db79e2a10_0 .net "Z", 1 0, L_0x555db7dd0450;  alias, 1 drivers
L_0x7f49c55c1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79e2ab0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c1018;  1 drivers
v0x555db79e2b50_0 .net "z", 0 0, L_0x555db7ea16f0;  1 drivers
L_0x555db7dd0450 .concat [ 1 1 0 0], L_0x555db7ea16f0, L_0x7f49c55c1018;
S_0x555db79e2bf0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6e543c0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c10f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ea4a90 .functor BUFZ 1, L_0x7f49c55c10f0, C4<0>, C4<0>, C4<0>;
L_0x555db7ea4b00 .functor BUFZ 1, L_0x555db7ea4720, C4<0>, C4<0>, C4<0>;
v0x555db79e4e00_0 .net "S", 1 0, L_0x555db7ea49f0;  alias, 1 drivers
v0x555db79e4ea0_0 .net "a", 1 0, L_0x555db7e9f0a0;  alias, 1 drivers
v0x555db79e4f40_0 .net "b", 1 0, L_0x555db7e9ec90;  alias, 1 drivers
v0x555db79e4fe0 .array "carry", 0 2;
v0x555db79e4fe0_0 .net v0x555db79e4fe0 0, 0 0, L_0x555db7ea4a90; 1 drivers
v0x555db79e4fe0_1 .net v0x555db79e4fe0 1, 0 0, L_0x555db7ea4050; 1 drivers
v0x555db79e4fe0_2 .net v0x555db79e4fe0 2, 0 0, L_0x555db7ea4720; 1 drivers
v0x555db79e5080_0 .net "cin", 0 0, L_0x7f49c55c10f0;  1 drivers
v0x555db79e5120_0 .net "cout", 0 0, L_0x555db7ea4b00;  alias, 1 drivers
L_0x555db7ea4150 .part L_0x555db7e9f0a0, 0, 1;
L_0x555db7ea4310 .part L_0x555db7e9ec90, 0, 1;
L_0x555db7ea4790 .part L_0x555db7e9f0a0, 1, 1;
L_0x555db7ea48c0 .part L_0x555db7e9ec90, 1, 1;
L_0x555db7ea49f0 .concat8 [ 1 1 0 0], L_0x555db7ea3e50, L_0x555db7ea45b0;
S_0x555db79e2d80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79e2bf0;
 .timescale 0 0;
P_0x555db6e424f0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79e2f10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79e2d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea4050 .functor OR 1, L_0x555db7ea3de0, L_0x555db7ea3f50, C4<0>, C4<0>;
v0x555db79e38c0_0 .net "S", 0 0, L_0x555db7ea3e50;  1 drivers
v0x555db79e3960_0 .net "a", 0 0, L_0x555db7ea4150;  1 drivers
v0x555db79e3a00_0 .net "b", 0 0, L_0x555db7ea4310;  1 drivers
v0x555db79e3aa0_0 .net "cin", 0 0, L_0x555db7ea4a90;  alias, 1 drivers
v0x555db79e3b40_0 .net "cout", 0 0, L_0x555db7ea4050;  alias, 1 drivers
v0x555db79e3be0_0 .net "cout1", 0 0, L_0x555db7ea3de0;  1 drivers
v0x555db79e3c80_0 .net "cout2", 0 0, L_0x555db7ea3f50;  1 drivers
v0x555db79e3d20_0 .net "s1", 0 0, L_0x555db7ea3d70;  1 drivers
S_0x555db79e30a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79e2f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea3d70 .functor XOR 1, L_0x555db7ea4150, L_0x555db7ea4310, C4<0>, C4<0>;
L_0x555db7ea3de0 .functor AND 1, L_0x555db7ea4150, L_0x555db7ea4310, C4<1>, C4<1>;
v0x555db79e3230_0 .net "S", 0 0, L_0x555db7ea3d70;  alias, 1 drivers
v0x555db79e32d0_0 .net "a", 0 0, L_0x555db7ea4150;  alias, 1 drivers
v0x555db79e3370_0 .net "b", 0 0, L_0x555db7ea4310;  alias, 1 drivers
v0x555db79e3410_0 .net "cout", 0 0, L_0x555db7ea3de0;  alias, 1 drivers
S_0x555db79e34b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79e2f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea3e50 .functor XOR 1, L_0x555db7ea4a90, L_0x555db7ea3d70, C4<0>, C4<0>;
L_0x555db7ea3f50 .functor AND 1, L_0x555db7ea4a90, L_0x555db7ea3d70, C4<1>, C4<1>;
v0x555db79e3640_0 .net "S", 0 0, L_0x555db7ea3e50;  alias, 1 drivers
v0x555db79e36e0_0 .net "a", 0 0, L_0x555db7ea4a90;  alias, 1 drivers
v0x555db79e3780_0 .net "b", 0 0, L_0x555db7ea3d70;  alias, 1 drivers
v0x555db79e3820_0 .net "cout", 0 0, L_0x555db7ea3f50;  alias, 1 drivers
S_0x555db79e3dc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79e2bf0;
 .timescale 0 0;
P_0x555db6d48110 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79e3f50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79e3dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea4720 .functor OR 1, L_0x555db7ea4540, L_0x555db7ea46b0, C4<0>, C4<0>;
v0x555db79e4900_0 .net "S", 0 0, L_0x555db7ea45b0;  1 drivers
v0x555db79e49a0_0 .net "a", 0 0, L_0x555db7ea4790;  1 drivers
v0x555db79e4a40_0 .net "b", 0 0, L_0x555db7ea48c0;  1 drivers
v0x555db79e4ae0_0 .net "cin", 0 0, L_0x555db7ea4050;  alias, 1 drivers
v0x555db79e4b80_0 .net "cout", 0 0, L_0x555db7ea4720;  alias, 1 drivers
v0x555db79e4c20_0 .net "cout1", 0 0, L_0x555db7ea4540;  1 drivers
v0x555db79e4cc0_0 .net "cout2", 0 0, L_0x555db7ea46b0;  1 drivers
v0x555db79e4d60_0 .net "s1", 0 0, L_0x555db7ea44d0;  1 drivers
S_0x555db79e40e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79e3f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea44d0 .functor XOR 1, L_0x555db7ea4790, L_0x555db7ea48c0, C4<0>, C4<0>;
L_0x555db7ea4540 .functor AND 1, L_0x555db7ea4790, L_0x555db7ea48c0, C4<1>, C4<1>;
v0x555db79e4270_0 .net "S", 0 0, L_0x555db7ea44d0;  alias, 1 drivers
v0x555db79e4310_0 .net "a", 0 0, L_0x555db7ea4790;  alias, 1 drivers
v0x555db79e43b0_0 .net "b", 0 0, L_0x555db7ea48c0;  alias, 1 drivers
v0x555db79e4450_0 .net "cout", 0 0, L_0x555db7ea4540;  alias, 1 drivers
S_0x555db79e44f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79e3f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea45b0 .functor XOR 1, L_0x555db7ea4050, L_0x555db7ea44d0, C4<0>, C4<0>;
L_0x555db7ea46b0 .functor AND 1, L_0x555db7ea4050, L_0x555db7ea44d0, C4<1>, C4<1>;
v0x555db79e4680_0 .net "S", 0 0, L_0x555db7ea45b0;  alias, 1 drivers
v0x555db79e4720_0 .net "a", 0 0, L_0x555db7ea4050;  alias, 1 drivers
v0x555db79e47c0_0 .net "b", 0 0, L_0x555db7ea44d0;  alias, 1 drivers
v0x555db79e4860_0 .net "cout", 0 0, L_0x555db7ea46b0;  alias, 1 drivers
S_0x555db79e51c0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6db7e30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7ea5890 .functor BUFZ 1, L_0x555db7ea4b00, C4<0>, C4<0>, C4<0>;
L_0x555db7ea5990 .functor BUFZ 1, L_0x555db7ea5490, C4<0>, C4<0>, C4<0>;
v0x555db79e73d0_0 .net "S", 1 0, L_0x555db7ea57f0;  alias, 1 drivers
v0x555db79e7470_0 .net "a", 1 0, L_0x555db7ea49f0;  alias, 1 drivers
v0x555db79e7510_0 .net "b", 1 0, L_0x555db7ea3c40;  alias, 1 drivers
v0x555db79e75b0 .array "carry", 0 2;
v0x555db79e75b0_0 .net v0x555db79e75b0 0, 0 0, L_0x555db7ea5890; 1 drivers
v0x555db79e75b0_1 .net v0x555db79e75b0 1, 0 0, L_0x555db7ea4e50; 1 drivers
v0x555db79e75b0_2 .net v0x555db79e75b0 2, 0 0, L_0x555db7ea5490; 1 drivers
v0x555db79e7650_0 .net "cin", 0 0, L_0x555db7ea4b00;  alias, 1 drivers
v0x555db79e76f0_0 .net "cout", 0 0, L_0x555db7ea5990;  alias, 1 drivers
L_0x555db7ea4f50 .part L_0x555db7ea49f0, 0, 1;
L_0x555db7ea5110 .part L_0x555db7ea3c40, 0, 1;
L_0x555db7ea5500 .part L_0x555db7ea49f0, 1, 1;
L_0x555db7ea5630 .part L_0x555db7ea3c40, 1, 1;
L_0x555db7ea57f0 .concat8 [ 1 1 0 0], L_0x555db7ea4c50, L_0x555db7ea5320;
S_0x555db79e5350 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79e51c0;
 .timescale 0 0;
P_0x555db741da70 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79e54e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79e5350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea4e50 .functor OR 1, L_0x555db7ea4be0, L_0x555db7ea4d50, C4<0>, C4<0>;
v0x555db79e5e90_0 .net "S", 0 0, L_0x555db7ea4c50;  1 drivers
v0x555db79e5f30_0 .net "a", 0 0, L_0x555db7ea4f50;  1 drivers
v0x555db79e5fd0_0 .net "b", 0 0, L_0x555db7ea5110;  1 drivers
v0x555db79e6070_0 .net "cin", 0 0, L_0x555db7ea5890;  alias, 1 drivers
v0x555db79e6110_0 .net "cout", 0 0, L_0x555db7ea4e50;  alias, 1 drivers
v0x555db79e61b0_0 .net "cout1", 0 0, L_0x555db7ea4be0;  1 drivers
v0x555db79e6250_0 .net "cout2", 0 0, L_0x555db7ea4d50;  1 drivers
v0x555db79e62f0_0 .net "s1", 0 0, L_0x555db7ea4b70;  1 drivers
S_0x555db79e5670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79e54e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea4b70 .functor XOR 1, L_0x555db7ea4f50, L_0x555db7ea5110, C4<0>, C4<0>;
L_0x555db7ea4be0 .functor AND 1, L_0x555db7ea4f50, L_0x555db7ea5110, C4<1>, C4<1>;
v0x555db79e5800_0 .net "S", 0 0, L_0x555db7ea4b70;  alias, 1 drivers
v0x555db79e58a0_0 .net "a", 0 0, L_0x555db7ea4f50;  alias, 1 drivers
v0x555db79e5940_0 .net "b", 0 0, L_0x555db7ea5110;  alias, 1 drivers
v0x555db79e59e0_0 .net "cout", 0 0, L_0x555db7ea4be0;  alias, 1 drivers
S_0x555db79e5a80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79e54e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea4c50 .functor XOR 1, L_0x555db7ea5890, L_0x555db7ea4b70, C4<0>, C4<0>;
L_0x555db7ea4d50 .functor AND 1, L_0x555db7ea5890, L_0x555db7ea4b70, C4<1>, C4<1>;
v0x555db79e5c10_0 .net "S", 0 0, L_0x555db7ea4c50;  alias, 1 drivers
v0x555db79e5cb0_0 .net "a", 0 0, L_0x555db7ea5890;  alias, 1 drivers
v0x555db79e5d50_0 .net "b", 0 0, L_0x555db7ea4b70;  alias, 1 drivers
v0x555db79e5df0_0 .net "cout", 0 0, L_0x555db7ea4d50;  alias, 1 drivers
S_0x555db79e6390 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79e51c0;
 .timescale 0 0;
P_0x555db7848d40 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79e6520 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79e6390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea5490 .functor OR 1, L_0x555db7ea52b0, L_0x555db7ea5420, C4<0>, C4<0>;
v0x555db79e6ed0_0 .net "S", 0 0, L_0x555db7ea5320;  1 drivers
v0x555db79e6f70_0 .net "a", 0 0, L_0x555db7ea5500;  1 drivers
v0x555db79e7010_0 .net "b", 0 0, L_0x555db7ea5630;  1 drivers
v0x555db79e70b0_0 .net "cin", 0 0, L_0x555db7ea4e50;  alias, 1 drivers
v0x555db79e7150_0 .net "cout", 0 0, L_0x555db7ea5490;  alias, 1 drivers
v0x555db79e71f0_0 .net "cout1", 0 0, L_0x555db7ea52b0;  1 drivers
v0x555db79e7290_0 .net "cout2", 0 0, L_0x555db7ea5420;  1 drivers
v0x555db79e7330_0 .net "s1", 0 0, L_0x555db7ea5240;  1 drivers
S_0x555db79e66b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79e6520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea5240 .functor XOR 1, L_0x555db7ea5500, L_0x555db7ea5630, C4<0>, C4<0>;
L_0x555db7ea52b0 .functor AND 1, L_0x555db7ea5500, L_0x555db7ea5630, C4<1>, C4<1>;
v0x555db79e6840_0 .net "S", 0 0, L_0x555db7ea5240;  alias, 1 drivers
v0x555db79e68e0_0 .net "a", 0 0, L_0x555db7ea5500;  alias, 1 drivers
v0x555db79e6980_0 .net "b", 0 0, L_0x555db7ea5630;  alias, 1 drivers
v0x555db79e6a20_0 .net "cout", 0 0, L_0x555db7ea52b0;  alias, 1 drivers
S_0x555db79e6ac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79e6520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea5320 .functor XOR 1, L_0x555db7ea4e50, L_0x555db7ea5240, C4<0>, C4<0>;
L_0x555db7ea5420 .functor AND 1, L_0x555db7ea4e50, L_0x555db7ea5240, C4<1>, C4<1>;
v0x555db79e6c50_0 .net "S", 0 0, L_0x555db7ea5320;  alias, 1 drivers
v0x555db79e6cf0_0 .net "a", 0 0, L_0x555db7ea4e50;  alias, 1 drivers
v0x555db79e6d90_0 .net "b", 0 0, L_0x555db7ea5240;  alias, 1 drivers
v0x555db79e6e30_0 .net "cout", 0 0, L_0x555db7ea5420;  alias, 1 drivers
S_0x555db79e7790 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db77e0200 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c1258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ea74d0 .functor BUFZ 1, L_0x7f49c55c1258, C4<0>, C4<0>, C4<0>;
L_0x555db7ea7540 .functor BUFZ 1, L_0x555db7ea7160, C4<0>, C4<0>, C4<0>;
v0x555db79eba20_0 .net "S", 3 0, L_0x555db7ea7430;  alias, 1 drivers
v0x555db79ebac0_0 .net "a", 3 0, L_0x555db7ea5a00;  alias, 1 drivers
v0x555db79ebb60_0 .net "b", 3 0, L_0x555db7ea5aa0;  alias, 1 drivers
v0x555db79ebc00 .array "carry", 0 4;
v0x555db79ebc00_0 .net v0x555db79ebc00 0, 0 0, L_0x555db7ea74d0; 1 drivers
v0x555db79ebc00_1 .net v0x555db79ebc00 1, 0 0, L_0x555db7ea5f30; 1 drivers
v0x555db79ebc00_2 .net v0x555db79ebc00 2, 0 0, L_0x555db7ea64e0; 1 drivers
v0x555db79ebc00_3 .net v0x555db79ebc00 3, 0 0, L_0x555db7ea6bb0; 1 drivers
v0x555db79ebc00_4 .net v0x555db79ebc00 4, 0 0, L_0x555db7ea7160; 1 drivers
v0x555db79ebca0_0 .net "cin", 0 0, L_0x7f49c55c1258;  1 drivers
v0x555db79ebd40_0 .net "cout", 0 0, L_0x555db7ea7540;  alias, 1 drivers
L_0x555db7ea6030 .part L_0x555db7ea5a00, 0, 1;
L_0x555db7ea6160 .part L_0x555db7ea5aa0, 0, 1;
L_0x555db7ea65e0 .part L_0x555db7ea5a00, 1, 1;
L_0x555db7ea67a0 .part L_0x555db7ea5aa0, 1, 1;
L_0x555db7ea6cb0 .part L_0x555db7ea5a00, 2, 1;
L_0x555db7ea6de0 .part L_0x555db7ea5aa0, 2, 1;
L_0x555db7ea71d0 .part L_0x555db7ea5a00, 3, 1;
L_0x555db7ea7300 .part L_0x555db7ea5aa0, 3, 1;
L_0x555db7ea7430 .concat8 [ 1 1 1 1], L_0x555db7ea5d30, L_0x555db7ea6370, L_0x555db7ea6a40, L_0x555db7ea6ff0;
S_0x555db79e7920 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79e7790;
 .timescale 0 0;
P_0x555db77661e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79e7ab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79e7920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea5f30 .functor OR 1, L_0x555db7ea5cc0, L_0x555db7ea5e30, C4<0>, C4<0>;
v0x555db79e8460_0 .net "S", 0 0, L_0x555db7ea5d30;  1 drivers
v0x555db79e8500_0 .net "a", 0 0, L_0x555db7ea6030;  1 drivers
v0x555db79e85a0_0 .net "b", 0 0, L_0x555db7ea6160;  1 drivers
v0x555db79e8640_0 .net "cin", 0 0, L_0x555db7ea74d0;  alias, 1 drivers
v0x555db79e86e0_0 .net "cout", 0 0, L_0x555db7ea5f30;  alias, 1 drivers
v0x555db79e8780_0 .net "cout1", 0 0, L_0x555db7ea5cc0;  1 drivers
v0x555db79e8820_0 .net "cout2", 0 0, L_0x555db7ea5e30;  1 drivers
v0x555db79e88c0_0 .net "s1", 0 0, L_0x555db7ea5c50;  1 drivers
S_0x555db79e7c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79e7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea5c50 .functor XOR 1, L_0x555db7ea6030, L_0x555db7ea6160, C4<0>, C4<0>;
L_0x555db7ea5cc0 .functor AND 1, L_0x555db7ea6030, L_0x555db7ea6160, C4<1>, C4<1>;
v0x555db79e7dd0_0 .net "S", 0 0, L_0x555db7ea5c50;  alias, 1 drivers
v0x555db79e7e70_0 .net "a", 0 0, L_0x555db7ea6030;  alias, 1 drivers
v0x555db79e7f10_0 .net "b", 0 0, L_0x555db7ea6160;  alias, 1 drivers
v0x555db79e7fb0_0 .net "cout", 0 0, L_0x555db7ea5cc0;  alias, 1 drivers
S_0x555db79e8050 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79e7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea5d30 .functor XOR 1, L_0x555db7ea74d0, L_0x555db7ea5c50, C4<0>, C4<0>;
L_0x555db7ea5e30 .functor AND 1, L_0x555db7ea74d0, L_0x555db7ea5c50, C4<1>, C4<1>;
v0x555db79e81e0_0 .net "S", 0 0, L_0x555db7ea5d30;  alias, 1 drivers
v0x555db79e8280_0 .net "a", 0 0, L_0x555db7ea74d0;  alias, 1 drivers
v0x555db79e8320_0 .net "b", 0 0, L_0x555db7ea5c50;  alias, 1 drivers
v0x555db79e83c0_0 .net "cout", 0 0, L_0x555db7ea5e30;  alias, 1 drivers
S_0x555db79e8960 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79e7790;
 .timescale 0 0;
P_0x555db7403630 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79e8af0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79e8960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea64e0 .functor OR 1, L_0x555db7ea6300, L_0x555db7ea6470, C4<0>, C4<0>;
v0x555db79e94a0_0 .net "S", 0 0, L_0x555db7ea6370;  1 drivers
v0x555db79e9540_0 .net "a", 0 0, L_0x555db7ea65e0;  1 drivers
v0x555db79e95e0_0 .net "b", 0 0, L_0x555db7ea67a0;  1 drivers
v0x555db79e9680_0 .net "cin", 0 0, L_0x555db7ea5f30;  alias, 1 drivers
v0x555db79e9720_0 .net "cout", 0 0, L_0x555db7ea64e0;  alias, 1 drivers
v0x555db79e97c0_0 .net "cout1", 0 0, L_0x555db7ea6300;  1 drivers
v0x555db79e9860_0 .net "cout2", 0 0, L_0x555db7ea6470;  1 drivers
v0x555db79e9900_0 .net "s1", 0 0, L_0x555db7ea6290;  1 drivers
S_0x555db79e8c80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79e8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea6290 .functor XOR 1, L_0x555db7ea65e0, L_0x555db7ea67a0, C4<0>, C4<0>;
L_0x555db7ea6300 .functor AND 1, L_0x555db7ea65e0, L_0x555db7ea67a0, C4<1>, C4<1>;
v0x555db79e8e10_0 .net "S", 0 0, L_0x555db7ea6290;  alias, 1 drivers
v0x555db79e8eb0_0 .net "a", 0 0, L_0x555db7ea65e0;  alias, 1 drivers
v0x555db79e8f50_0 .net "b", 0 0, L_0x555db7ea67a0;  alias, 1 drivers
v0x555db79e8ff0_0 .net "cout", 0 0, L_0x555db7ea6300;  alias, 1 drivers
S_0x555db79e9090 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79e8af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea6370 .functor XOR 1, L_0x555db7ea5f30, L_0x555db7ea6290, C4<0>, C4<0>;
L_0x555db7ea6470 .functor AND 1, L_0x555db7ea5f30, L_0x555db7ea6290, C4<1>, C4<1>;
v0x555db79e9220_0 .net "S", 0 0, L_0x555db7ea6370;  alias, 1 drivers
v0x555db79e92c0_0 .net "a", 0 0, L_0x555db7ea5f30;  alias, 1 drivers
v0x555db79e9360_0 .net "b", 0 0, L_0x555db7ea6290;  alias, 1 drivers
v0x555db79e9400_0 .net "cout", 0 0, L_0x555db7ea6470;  alias, 1 drivers
S_0x555db79e99a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79e7790;
 .timescale 0 0;
P_0x555db7291f60 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79e9b30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79e99a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea6bb0 .functor OR 1, L_0x555db7ea69d0, L_0x555db7ea6b40, C4<0>, C4<0>;
v0x555db79ea4e0_0 .net "S", 0 0, L_0x555db7ea6a40;  1 drivers
v0x555db79ea580_0 .net "a", 0 0, L_0x555db7ea6cb0;  1 drivers
v0x555db79ea620_0 .net "b", 0 0, L_0x555db7ea6de0;  1 drivers
v0x555db79ea6c0_0 .net "cin", 0 0, L_0x555db7ea64e0;  alias, 1 drivers
v0x555db79ea760_0 .net "cout", 0 0, L_0x555db7ea6bb0;  alias, 1 drivers
v0x555db79ea800_0 .net "cout1", 0 0, L_0x555db7ea69d0;  1 drivers
v0x555db79ea8a0_0 .net "cout2", 0 0, L_0x555db7ea6b40;  1 drivers
v0x555db79ea940_0 .net "s1", 0 0, L_0x555db7ea6960;  1 drivers
S_0x555db79e9cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79e9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea6960 .functor XOR 1, L_0x555db7ea6cb0, L_0x555db7ea6de0, C4<0>, C4<0>;
L_0x555db7ea69d0 .functor AND 1, L_0x555db7ea6cb0, L_0x555db7ea6de0, C4<1>, C4<1>;
v0x555db79e9e50_0 .net "S", 0 0, L_0x555db7ea6960;  alias, 1 drivers
v0x555db79e9ef0_0 .net "a", 0 0, L_0x555db7ea6cb0;  alias, 1 drivers
v0x555db79e9f90_0 .net "b", 0 0, L_0x555db7ea6de0;  alias, 1 drivers
v0x555db79ea030_0 .net "cout", 0 0, L_0x555db7ea69d0;  alias, 1 drivers
S_0x555db79ea0d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79e9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea6a40 .functor XOR 1, L_0x555db7ea64e0, L_0x555db7ea6960, C4<0>, C4<0>;
L_0x555db7ea6b40 .functor AND 1, L_0x555db7ea64e0, L_0x555db7ea6960, C4<1>, C4<1>;
v0x555db79ea260_0 .net "S", 0 0, L_0x555db7ea6a40;  alias, 1 drivers
v0x555db79ea300_0 .net "a", 0 0, L_0x555db7ea64e0;  alias, 1 drivers
v0x555db79ea3a0_0 .net "b", 0 0, L_0x555db7ea6960;  alias, 1 drivers
v0x555db79ea440_0 .net "cout", 0 0, L_0x555db7ea6b40;  alias, 1 drivers
S_0x555db79ea9e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79e7790;
 .timescale 0 0;
P_0x555db70f8de0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79eab70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ea9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea7160 .functor OR 1, L_0x555db7ea6f80, L_0x555db7ea70f0, C4<0>, C4<0>;
v0x555db79eb520_0 .net "S", 0 0, L_0x555db7ea6ff0;  1 drivers
v0x555db79eb5c0_0 .net "a", 0 0, L_0x555db7ea71d0;  1 drivers
v0x555db79eb660_0 .net "b", 0 0, L_0x555db7ea7300;  1 drivers
v0x555db79eb700_0 .net "cin", 0 0, L_0x555db7ea6bb0;  alias, 1 drivers
v0x555db79eb7a0_0 .net "cout", 0 0, L_0x555db7ea7160;  alias, 1 drivers
v0x555db79eb840_0 .net "cout1", 0 0, L_0x555db7ea6f80;  1 drivers
v0x555db79eb8e0_0 .net "cout2", 0 0, L_0x555db7ea70f0;  1 drivers
v0x555db79eb980_0 .net "s1", 0 0, L_0x555db7ea6f10;  1 drivers
S_0x555db79ead00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79eab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea6f10 .functor XOR 1, L_0x555db7ea71d0, L_0x555db7ea7300, C4<0>, C4<0>;
L_0x555db7ea6f80 .functor AND 1, L_0x555db7ea71d0, L_0x555db7ea7300, C4<1>, C4<1>;
v0x555db79eae90_0 .net "S", 0 0, L_0x555db7ea6f10;  alias, 1 drivers
v0x555db79eaf30_0 .net "a", 0 0, L_0x555db7ea71d0;  alias, 1 drivers
v0x555db79eafd0_0 .net "b", 0 0, L_0x555db7ea7300;  alias, 1 drivers
v0x555db79eb070_0 .net "cout", 0 0, L_0x555db7ea6f80;  alias, 1 drivers
S_0x555db79eb110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79eab70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea6ff0 .functor XOR 1, L_0x555db7ea6bb0, L_0x555db7ea6f10, C4<0>, C4<0>;
L_0x555db7ea70f0 .functor AND 1, L_0x555db7ea6bb0, L_0x555db7ea6f10, C4<1>, C4<1>;
v0x555db79eb2a0_0 .net "S", 0 0, L_0x555db7ea6ff0;  alias, 1 drivers
v0x555db79eb340_0 .net "a", 0 0, L_0x555db7ea6bb0;  alias, 1 drivers
v0x555db79eb3e0_0 .net "b", 0 0, L_0x555db7ea6f10;  alias, 1 drivers
v0x555db79eb480_0 .net "cout", 0 0, L_0x555db7ea70f0;  alias, 1 drivers
S_0x555db79ebde0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db6eeccd0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7dd0510 .functor NOT 2, L_0x555db7dd0450, C4<00>, C4<00>, C4<00>;
v0x555db79ee540_0 .net "cout", 0 0, L_0x555db7ea3b60;  1 drivers
v0x555db79ee5e0_0 .net "i", 1 0, L_0x555db7dd0450;  alias, 1 drivers
v0x555db79ee680_0 .net "o", 1 0, L_0x555db7ea3a50;  alias, 1 drivers
v0x555db79ee720_0 .net "temp2", 1 0, L_0x555db7dd0510;  1 drivers
S_0x555db79ebf70 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db79ebde0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6ecbf90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c10a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ea3af0 .functor BUFZ 1, L_0x7f49c55c10a8, C4<0>, C4<0>, C4<0>;
L_0x555db7ea3b60 .functor BUFZ 1, L_0x555db7dd1230, C4<0>, C4<0>, C4<0>;
v0x555db79ee180_0 .net "S", 1 0, L_0x555db7ea3a50;  alias, 1 drivers
v0x555db79ee220_0 .net "a", 1 0, L_0x555db7dd0510;  alias, 1 drivers
L_0x7f49c55c1060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db79ee2c0_0 .net "b", 1 0, L_0x7f49c55c1060;  1 drivers
v0x555db79ee360 .array "carry", 0 2;
v0x555db79ee360_0 .net v0x555db79ee360 0, 0 0, L_0x555db7ea3af0; 1 drivers
v0x555db79ee360_1 .net v0x555db79ee360 1, 0 0, L_0x555db7dd0b30; 1 drivers
v0x555db79ee360_2 .net v0x555db79ee360 2, 0 0, L_0x555db7dd1230; 1 drivers
v0x555db79ee400_0 .net "cin", 0 0, L_0x7f49c55c10a8;  1 drivers
v0x555db79ee4a0_0 .net "cout", 0 0, L_0x555db7ea3b60;  alias, 1 drivers
L_0x555db7dd0c70 .part L_0x555db7dd0510, 0, 1;
L_0x555db7dd0dc0 .part L_0x7f49c55c1060, 0, 1;
L_0x555db7dd1330 .part L_0x555db7dd0510, 1, 1;
L_0x555db7ea3920 .part L_0x7f49c55c1060, 1, 1;
L_0x555db7ea3a50 .concat8 [ 1 1 0 0], L_0x555db7dd0880, L_0x555db7dd1010;
S_0x555db79ec100 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79ebf70;
 .timescale 0 0;
P_0x555db6ece2b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79ec290 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ec100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd0b30 .functor OR 1, L_0x555db7dd07a0, L_0x555db7dd0a10, C4<0>, C4<0>;
v0x555db79ecc40_0 .net "S", 0 0, L_0x555db7dd0880;  1 drivers
v0x555db79ecce0_0 .net "a", 0 0, L_0x555db7dd0c70;  1 drivers
v0x555db79ecd80_0 .net "b", 0 0, L_0x555db7dd0dc0;  1 drivers
v0x555db79ece20_0 .net "cin", 0 0, L_0x555db7ea3af0;  alias, 1 drivers
v0x555db79ecec0_0 .net "cout", 0 0, L_0x555db7dd0b30;  alias, 1 drivers
v0x555db79ecf60_0 .net "cout1", 0 0, L_0x555db7dd07a0;  1 drivers
v0x555db79ed000_0 .net "cout2", 0 0, L_0x555db7dd0a10;  1 drivers
v0x555db79ed0a0_0 .net "s1", 0 0, L_0x555db7dd06a0;  1 drivers
S_0x555db79ec420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79ec290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd06a0 .functor XOR 1, L_0x555db7dd0c70, L_0x555db7dd0dc0, C4<0>, C4<0>;
L_0x555db7dd07a0 .functor AND 1, L_0x555db7dd0c70, L_0x555db7dd0dc0, C4<1>, C4<1>;
v0x555db79ec5b0_0 .net "S", 0 0, L_0x555db7dd06a0;  alias, 1 drivers
v0x555db79ec650_0 .net "a", 0 0, L_0x555db7dd0c70;  alias, 1 drivers
v0x555db79ec6f0_0 .net "b", 0 0, L_0x555db7dd0dc0;  alias, 1 drivers
v0x555db79ec790_0 .net "cout", 0 0, L_0x555db7dd07a0;  alias, 1 drivers
S_0x555db79ec830 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79ec290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd0880 .functor XOR 1, L_0x555db7ea3af0, L_0x555db7dd06a0, C4<0>, C4<0>;
L_0x555db7dd0a10 .functor AND 1, L_0x555db7ea3af0, L_0x555db7dd06a0, C4<1>, C4<1>;
v0x555db79ec9c0_0 .net "S", 0 0, L_0x555db7dd0880;  alias, 1 drivers
v0x555db79eca60_0 .net "a", 0 0, L_0x555db7ea3af0;  alias, 1 drivers
v0x555db79ecb00_0 .net "b", 0 0, L_0x555db7dd06a0;  alias, 1 drivers
v0x555db79ecba0_0 .net "cout", 0 0, L_0x555db7dd0a10;  alias, 1 drivers
S_0x555db79ed140 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79ebf70;
 .timescale 0 0;
P_0x555db6dad250 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79ed2d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ed140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7dd1230 .functor OR 1, L_0x555db7dd0f80, L_0x555db7dd11a0, C4<0>, C4<0>;
v0x555db79edc80_0 .net "S", 0 0, L_0x555db7dd1010;  1 drivers
v0x555db79edd20_0 .net "a", 0 0, L_0x555db7dd1330;  1 drivers
v0x555db79eddc0_0 .net "b", 0 0, L_0x555db7ea3920;  1 drivers
v0x555db79ede60_0 .net "cin", 0 0, L_0x555db7dd0b30;  alias, 1 drivers
v0x555db79edf00_0 .net "cout", 0 0, L_0x555db7dd1230;  alias, 1 drivers
v0x555db79edfa0_0 .net "cout1", 0 0, L_0x555db7dd0f80;  1 drivers
v0x555db79ee040_0 .net "cout2", 0 0, L_0x555db7dd11a0;  1 drivers
v0x555db79ee0e0_0 .net "s1", 0 0, L_0x555db7dd0ef0;  1 drivers
S_0x555db79ed460 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79ed2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd0ef0 .functor XOR 1, L_0x555db7dd1330, L_0x555db7ea3920, C4<0>, C4<0>;
L_0x555db7dd0f80 .functor AND 1, L_0x555db7dd1330, L_0x555db7ea3920, C4<1>, C4<1>;
v0x555db79ed5f0_0 .net "S", 0 0, L_0x555db7dd0ef0;  alias, 1 drivers
v0x555db79ed690_0 .net "a", 0 0, L_0x555db7dd1330;  alias, 1 drivers
v0x555db79ed730_0 .net "b", 0 0, L_0x555db7ea3920;  alias, 1 drivers
v0x555db79ed7d0_0 .net "cout", 0 0, L_0x555db7dd0f80;  alias, 1 drivers
S_0x555db79ed870 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79ed2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7dd1010 .functor XOR 1, L_0x555db7dd0b30, L_0x555db7dd0ef0, C4<0>, C4<0>;
L_0x555db7dd11a0 .functor AND 1, L_0x555db7dd0b30, L_0x555db7dd0ef0, C4<1>, C4<1>;
v0x555db79eda00_0 .net "S", 0 0, L_0x555db7dd1010;  alias, 1 drivers
v0x555db79edaa0_0 .net "a", 0 0, L_0x555db7dd0b30;  alias, 1 drivers
v0x555db79edb40_0 .net "b", 0 0, L_0x555db7dd0ef0;  alias, 1 drivers
v0x555db79edbe0_0 .net "cout", 0 0, L_0x555db7dd11a0;  alias, 1 drivers
S_0x555db79ee7c0 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db79db670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6bbe590 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7ea8f20 .functor BUFZ 1, L_0x555db7ea7540, C4<0>, C4<0>, C4<0>;
L_0x555db7ea9020 .functor BUFZ 1, L_0x555db7ea8b10, C4<0>, C4<0>, C4<0>;
v0x555db79f2a50_0 .net "S", 3 0, L_0x555db7ea8e80;  alias, 1 drivers
v0x555db79f2af0_0 .net "a", 3 0, L_0x555db7ea7430;  alias, 1 drivers
v0x555db79f2b90_0 .net "b", 3 0, L_0x555db7ea5b40;  alias, 1 drivers
v0x555db79f2c30 .array "carry", 0 4;
v0x555db79f2c30_0 .net v0x555db79f2c30 0, 0 0, L_0x555db7ea8f20; 1 drivers
v0x555db79f2c30_1 .net v0x555db79f2c30 1, 0 0, L_0x555db7ea7890; 1 drivers
v0x555db79f2c30_2 .net v0x555db79f2c30 2, 0 0, L_0x555db7ea7ed0; 1 drivers
v0x555db79f2c30_3 .net v0x555db79f2c30 3, 0 0, L_0x555db7ea8510; 1 drivers
v0x555db79f2c30_4 .net v0x555db79f2c30 4, 0 0, L_0x555db7ea8b10; 1 drivers
v0x555db79f2cd0_0 .net "cin", 0 0, L_0x555db7ea7540;  alias, 1 drivers
v0x555db79f2d70_0 .net "cout", 0 0, L_0x555db7ea9020;  alias, 1 drivers
L_0x555db7ea7990 .part L_0x555db7ea7430, 0, 1;
L_0x555db7ea7b50 .part L_0x555db7ea5b40, 0, 1;
L_0x555db7ea7fd0 .part L_0x555db7ea7430, 1, 1;
L_0x555db7ea8100 .part L_0x555db7ea5b40, 1, 1;
L_0x555db7ea8610 .part L_0x555db7ea7430, 2, 1;
L_0x555db7ea8740 .part L_0x555db7ea5b40, 2, 1;
L_0x555db7ea8bd0 .part L_0x555db7ea7430, 3, 1;
L_0x555db7ea8d00 .part L_0x555db7ea5b40, 3, 1;
L_0x555db7ea8e80 .concat8 [ 1 1 1 1], L_0x555db7ea7690, L_0x555db7ea7d60, L_0x555db7ea83a0, L_0x555db7ea8950;
S_0x555db79ee950 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79ee7c0;
 .timescale 0 0;
P_0x555db6b9f110 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79eeae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ee950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea7890 .functor OR 1, L_0x555db7ea7620, L_0x555db7ea7790, C4<0>, C4<0>;
v0x555db79ef490_0 .net "S", 0 0, L_0x555db7ea7690;  1 drivers
v0x555db79ef530_0 .net "a", 0 0, L_0x555db7ea7990;  1 drivers
v0x555db79ef5d0_0 .net "b", 0 0, L_0x555db7ea7b50;  1 drivers
v0x555db79ef670_0 .net "cin", 0 0, L_0x555db7ea8f20;  alias, 1 drivers
v0x555db79ef710_0 .net "cout", 0 0, L_0x555db7ea7890;  alias, 1 drivers
v0x555db79ef7b0_0 .net "cout1", 0 0, L_0x555db7ea7620;  1 drivers
v0x555db79ef850_0 .net "cout2", 0 0, L_0x555db7ea7790;  1 drivers
v0x555db79ef8f0_0 .net "s1", 0 0, L_0x555db7ea75b0;  1 drivers
S_0x555db79eec70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79eeae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea75b0 .functor XOR 1, L_0x555db7ea7990, L_0x555db7ea7b50, C4<0>, C4<0>;
L_0x555db7ea7620 .functor AND 1, L_0x555db7ea7990, L_0x555db7ea7b50, C4<1>, C4<1>;
v0x555db79eee00_0 .net "S", 0 0, L_0x555db7ea75b0;  alias, 1 drivers
v0x555db79eeea0_0 .net "a", 0 0, L_0x555db7ea7990;  alias, 1 drivers
v0x555db79eef40_0 .net "b", 0 0, L_0x555db7ea7b50;  alias, 1 drivers
v0x555db79eefe0_0 .net "cout", 0 0, L_0x555db7ea7620;  alias, 1 drivers
S_0x555db79ef080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79eeae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea7690 .functor XOR 1, L_0x555db7ea8f20, L_0x555db7ea75b0, C4<0>, C4<0>;
L_0x555db7ea7790 .functor AND 1, L_0x555db7ea8f20, L_0x555db7ea75b0, C4<1>, C4<1>;
v0x555db79ef210_0 .net "S", 0 0, L_0x555db7ea7690;  alias, 1 drivers
v0x555db79ef2b0_0 .net "a", 0 0, L_0x555db7ea8f20;  alias, 1 drivers
v0x555db79ef350_0 .net "b", 0 0, L_0x555db7ea75b0;  alias, 1 drivers
v0x555db79ef3f0_0 .net "cout", 0 0, L_0x555db7ea7790;  alias, 1 drivers
S_0x555db79ef990 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79ee7c0;
 .timescale 0 0;
P_0x555db79452e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79efb20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ef990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea7ed0 .functor OR 1, L_0x555db7ea7cf0, L_0x555db7ea7e60, C4<0>, C4<0>;
v0x555db79f04d0_0 .net "S", 0 0, L_0x555db7ea7d60;  1 drivers
v0x555db79f0570_0 .net "a", 0 0, L_0x555db7ea7fd0;  1 drivers
v0x555db79f0610_0 .net "b", 0 0, L_0x555db7ea8100;  1 drivers
v0x555db79f06b0_0 .net "cin", 0 0, L_0x555db7ea7890;  alias, 1 drivers
v0x555db79f0750_0 .net "cout", 0 0, L_0x555db7ea7ed0;  alias, 1 drivers
v0x555db79f07f0_0 .net "cout1", 0 0, L_0x555db7ea7cf0;  1 drivers
v0x555db79f0890_0 .net "cout2", 0 0, L_0x555db7ea7e60;  1 drivers
v0x555db79f0930_0 .net "s1", 0 0, L_0x555db7ea7c80;  1 drivers
S_0x555db79efcb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79efb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea7c80 .functor XOR 1, L_0x555db7ea7fd0, L_0x555db7ea8100, C4<0>, C4<0>;
L_0x555db7ea7cf0 .functor AND 1, L_0x555db7ea7fd0, L_0x555db7ea8100, C4<1>, C4<1>;
v0x555db79efe40_0 .net "S", 0 0, L_0x555db7ea7c80;  alias, 1 drivers
v0x555db79efee0_0 .net "a", 0 0, L_0x555db7ea7fd0;  alias, 1 drivers
v0x555db79eff80_0 .net "b", 0 0, L_0x555db7ea8100;  alias, 1 drivers
v0x555db79f0020_0 .net "cout", 0 0, L_0x555db7ea7cf0;  alias, 1 drivers
S_0x555db79f00c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79efb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea7d60 .functor XOR 1, L_0x555db7ea7890, L_0x555db7ea7c80, C4<0>, C4<0>;
L_0x555db7ea7e60 .functor AND 1, L_0x555db7ea7890, L_0x555db7ea7c80, C4<1>, C4<1>;
v0x555db79f0250_0 .net "S", 0 0, L_0x555db7ea7d60;  alias, 1 drivers
v0x555db79f02f0_0 .net "a", 0 0, L_0x555db7ea7890;  alias, 1 drivers
v0x555db79f0390_0 .net "b", 0 0, L_0x555db7ea7c80;  alias, 1 drivers
v0x555db79f0430_0 .net "cout", 0 0, L_0x555db7ea7e60;  alias, 1 drivers
S_0x555db79f09d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79ee7c0;
 .timescale 0 0;
P_0x555db7754e00 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79f0b60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79f09d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea8510 .functor OR 1, L_0x555db7ea8330, L_0x555db7ea84a0, C4<0>, C4<0>;
v0x555db79f1510_0 .net "S", 0 0, L_0x555db7ea83a0;  1 drivers
v0x555db79f15b0_0 .net "a", 0 0, L_0x555db7ea8610;  1 drivers
v0x555db79f1650_0 .net "b", 0 0, L_0x555db7ea8740;  1 drivers
v0x555db79f16f0_0 .net "cin", 0 0, L_0x555db7ea7ed0;  alias, 1 drivers
v0x555db79f1790_0 .net "cout", 0 0, L_0x555db7ea8510;  alias, 1 drivers
v0x555db79f1830_0 .net "cout1", 0 0, L_0x555db7ea8330;  1 drivers
v0x555db79f18d0_0 .net "cout2", 0 0, L_0x555db7ea84a0;  1 drivers
v0x555db79f1970_0 .net "s1", 0 0, L_0x555db7ea82c0;  1 drivers
S_0x555db79f0cf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79f0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea82c0 .functor XOR 1, L_0x555db7ea8610, L_0x555db7ea8740, C4<0>, C4<0>;
L_0x555db7ea8330 .functor AND 1, L_0x555db7ea8610, L_0x555db7ea8740, C4<1>, C4<1>;
v0x555db79f0e80_0 .net "S", 0 0, L_0x555db7ea82c0;  alias, 1 drivers
v0x555db79f0f20_0 .net "a", 0 0, L_0x555db7ea8610;  alias, 1 drivers
v0x555db79f0fc0_0 .net "b", 0 0, L_0x555db7ea8740;  alias, 1 drivers
v0x555db79f1060_0 .net "cout", 0 0, L_0x555db7ea8330;  alias, 1 drivers
S_0x555db79f1100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79f0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea83a0 .functor XOR 1, L_0x555db7ea7ed0, L_0x555db7ea82c0, C4<0>, C4<0>;
L_0x555db7ea84a0 .functor AND 1, L_0x555db7ea7ed0, L_0x555db7ea82c0, C4<1>, C4<1>;
v0x555db79f1290_0 .net "S", 0 0, L_0x555db7ea83a0;  alias, 1 drivers
v0x555db79f1330_0 .net "a", 0 0, L_0x555db7ea7ed0;  alias, 1 drivers
v0x555db79f13d0_0 .net "b", 0 0, L_0x555db7ea82c0;  alias, 1 drivers
v0x555db79f1470_0 .net "cout", 0 0, L_0x555db7ea84a0;  alias, 1 drivers
S_0x555db79f1a10 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79ee7c0;
 .timescale 0 0;
P_0x555db746e410 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79f1ba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79f1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea8b10 .functor OR 1, L_0x555db7ea88e0, L_0x555db7ea8aa0, C4<0>, C4<0>;
v0x555db79f2550_0 .net "S", 0 0, L_0x555db7ea8950;  1 drivers
v0x555db79f25f0_0 .net "a", 0 0, L_0x555db7ea8bd0;  1 drivers
v0x555db79f2690_0 .net "b", 0 0, L_0x555db7ea8d00;  1 drivers
v0x555db79f2730_0 .net "cin", 0 0, L_0x555db7ea8510;  alias, 1 drivers
v0x555db79f27d0_0 .net "cout", 0 0, L_0x555db7ea8b10;  alias, 1 drivers
v0x555db79f2870_0 .net "cout1", 0 0, L_0x555db7ea88e0;  1 drivers
v0x555db79f2910_0 .net "cout2", 0 0, L_0x555db7ea8aa0;  1 drivers
v0x555db79f29b0_0 .net "s1", 0 0, L_0x555db7ea8870;  1 drivers
S_0x555db79f1d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79f1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea8870 .functor XOR 1, L_0x555db7ea8bd0, L_0x555db7ea8d00, C4<0>, C4<0>;
L_0x555db7ea88e0 .functor AND 1, L_0x555db7ea8bd0, L_0x555db7ea8d00, C4<1>, C4<1>;
v0x555db79f1ec0_0 .net "S", 0 0, L_0x555db7ea8870;  alias, 1 drivers
v0x555db79f1f60_0 .net "a", 0 0, L_0x555db7ea8bd0;  alias, 1 drivers
v0x555db79f2000_0 .net "b", 0 0, L_0x555db7ea8d00;  alias, 1 drivers
v0x555db79f20a0_0 .net "cout", 0 0, L_0x555db7ea88e0;  alias, 1 drivers
S_0x555db79f2140 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79f1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea8950 .functor XOR 1, L_0x555db7ea8510, L_0x555db7ea8870, C4<0>, C4<0>;
L_0x555db7ea8aa0 .functor AND 1, L_0x555db7ea8510, L_0x555db7ea8870, C4<1>, C4<1>;
v0x555db79f22d0_0 .net "S", 0 0, L_0x555db7ea8950;  alias, 1 drivers
v0x555db79f2370_0 .net "a", 0 0, L_0x555db7ea8510;  alias, 1 drivers
v0x555db79f2410_0 .net "b", 0 0, L_0x555db7ea8870;  alias, 1 drivers
v0x555db79f24b0_0 .net "cout", 0 0, L_0x555db7ea8aa0;  alias, 1 drivers
S_0x555db79f4140 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db6f98950 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db79fdfb0_0 .net "S", 4 0, L_0x555db7eaf630;  alias, 1 drivers
L_0x7f49c55c13c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db79fe050_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c13c0;  1 drivers
v0x555db79fe0f0_0 .net *"_ivl_4", 4 0, L_0x555db7ead110;  1 drivers
L_0x7f49c55c1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db79fe190_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55c1408;  1 drivers
v0x555db79fe230_0 .net *"_ivl_8", 4 0, L_0x555db7ead200;  1 drivers
v0x555db79fe2d0_0 .net "a", 3 0, L_0x555db7e9a120;  alias, 1 drivers
v0x555db79fe370_0 .net "b", 3 0, L_0x555db7e8fef0;  alias, 1 drivers
v0x555db79fe410_0 .net "c", 4 0, L_0x555db7eab430;  alias, 1 drivers
v0x555db79fe4b0_0 .net "c1", 0 0, L_0x555db7ead050;  1 drivers
v0x555db79fe550_0 .net "c2", 0 0, L_0x555db7eaf740;  1 drivers
v0x555db79fe5f0_0 .net "t_pad", 4 0, L_0x555db7ead330;  1 drivers
v0x555db79fe690_0 .net "temp", 3 0, L_0x555db7eacf40;  1 drivers
L_0x555db7ead110 .concat [ 4 1 0 0], L_0x555db7eacf40, L_0x7f49c55c13c0;
L_0x555db7ead200 .concat [ 4 1 0 0], L_0x555db7eacf40, L_0x7f49c55c1408;
L_0x555db7ead330 .functor MUXZ 5, L_0x555db7ead200, L_0x555db7ead110, L_0x555db7ead050, C4<>;
S_0x555db79f42d0 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db79f4140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6f2d540 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c1378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7eacfe0 .functor BUFZ 1, L_0x7f49c55c1378, C4<0>, C4<0>, C4<0>;
L_0x555db7ead050 .functor BUFZ 1, L_0x555db7eacbd0, C4<0>, C4<0>, C4<0>;
v0x555db79f8560_0 .net "S", 3 0, L_0x555db7eacf40;  alias, 1 drivers
v0x555db79f8600_0 .net "a", 3 0, L_0x555db7e9a120;  alias, 1 drivers
v0x555db79f86a0_0 .net "b", 3 0, L_0x555db7e8fef0;  alias, 1 drivers
v0x555db79f8740 .array "carry", 0 4;
v0x555db79f8740_0 .net v0x555db79f8740 0, 0 0, L_0x555db7eacfe0; 1 drivers
v0x555db79f8740_1 .net v0x555db79f8740 1, 0 0, L_0x555db7eab920; 1 drivers
v0x555db79f8740_2 .net v0x555db79f8740 2, 0 0, L_0x555db7eabed0; 1 drivers
v0x555db79f8740_3 .net v0x555db79f8740 3, 0 0, L_0x555db7eac4d0; 1 drivers
v0x555db79f8740_4 .net v0x555db79f8740 4, 0 0, L_0x555db7eacbd0; 1 drivers
v0x555db79f87e0_0 .net "cin", 0 0, L_0x7f49c55c1378;  1 drivers
v0x555db79f8880_0 .net "cout", 0 0, L_0x555db7ead050;  alias, 1 drivers
L_0x555db7eaba20 .part L_0x555db7e9a120, 0, 1;
L_0x555db7eabb50 .part L_0x555db7e8fef0, 0, 1;
L_0x555db7eabfd0 .part L_0x555db7e9a120, 1, 1;
L_0x555db7eac100 .part L_0x555db7e8fef0, 1, 1;
L_0x555db7eac5d0 .part L_0x555db7e9a120, 2, 1;
L_0x555db7eac810 .part L_0x555db7e8fef0, 2, 1;
L_0x555db7eacc90 .part L_0x555db7e9a120, 3, 1;
L_0x555db7eacdc0 .part L_0x555db7e8fef0, 3, 1;
L_0x555db7eacf40 .concat8 [ 1 1 1 1], L_0x555db7eab6d0, L_0x555db7eabd60, L_0x555db7eac310, L_0x555db7eacaa0;
S_0x555db79f4460 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79f42d0;
 .timescale 0 0;
P_0x555db6ed1c80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79f45f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79f4460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eab920 .functor OR 1, L_0x555db7eab660, L_0x555db7eab820, C4<0>, C4<0>;
v0x555db79f4fa0_0 .net "S", 0 0, L_0x555db7eab6d0;  1 drivers
v0x555db79f5040_0 .net "a", 0 0, L_0x555db7eaba20;  1 drivers
v0x555db79f50e0_0 .net "b", 0 0, L_0x555db7eabb50;  1 drivers
v0x555db79f5180_0 .net "cin", 0 0, L_0x555db7eacfe0;  alias, 1 drivers
v0x555db79f5220_0 .net "cout", 0 0, L_0x555db7eab920;  alias, 1 drivers
v0x555db79f52c0_0 .net "cout1", 0 0, L_0x555db7eab660;  1 drivers
v0x555db79f5360_0 .net "cout2", 0 0, L_0x555db7eab820;  1 drivers
v0x555db79f5400_0 .net "s1", 0 0, L_0x555db7eab5f0;  1 drivers
S_0x555db79f4780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79f45f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eab5f0 .functor XOR 1, L_0x555db7eaba20, L_0x555db7eabb50, C4<0>, C4<0>;
L_0x555db7eab660 .functor AND 1, L_0x555db7eaba20, L_0x555db7eabb50, C4<1>, C4<1>;
v0x555db79f4910_0 .net "S", 0 0, L_0x555db7eab5f0;  alias, 1 drivers
v0x555db79f49b0_0 .net "a", 0 0, L_0x555db7eaba20;  alias, 1 drivers
v0x555db79f4a50_0 .net "b", 0 0, L_0x555db7eabb50;  alias, 1 drivers
v0x555db79f4af0_0 .net "cout", 0 0, L_0x555db7eab660;  alias, 1 drivers
S_0x555db79f4b90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79f45f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eab6d0 .functor XOR 1, L_0x555db7eacfe0, L_0x555db7eab5f0, C4<0>, C4<0>;
L_0x555db7eab820 .functor AND 1, L_0x555db7eacfe0, L_0x555db7eab5f0, C4<1>, C4<1>;
v0x555db79f4d20_0 .net "S", 0 0, L_0x555db7eab6d0;  alias, 1 drivers
v0x555db79f4dc0_0 .net "a", 0 0, L_0x555db7eacfe0;  alias, 1 drivers
v0x555db79f4e60_0 .net "b", 0 0, L_0x555db7eab5f0;  alias, 1 drivers
v0x555db79f4f00_0 .net "cout", 0 0, L_0x555db7eab820;  alias, 1 drivers
S_0x555db79f54a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79f42d0;
 .timescale 0 0;
P_0x555db6ccdc40 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79f5630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79f54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eabed0 .functor OR 1, L_0x555db7eabcf0, L_0x555db7eabe60, C4<0>, C4<0>;
v0x555db79f5fe0_0 .net "S", 0 0, L_0x555db7eabd60;  1 drivers
v0x555db79f6080_0 .net "a", 0 0, L_0x555db7eabfd0;  1 drivers
v0x555db79f6120_0 .net "b", 0 0, L_0x555db7eac100;  1 drivers
v0x555db79f61c0_0 .net "cin", 0 0, L_0x555db7eab920;  alias, 1 drivers
v0x555db79f6260_0 .net "cout", 0 0, L_0x555db7eabed0;  alias, 1 drivers
v0x555db79f6300_0 .net "cout1", 0 0, L_0x555db7eabcf0;  1 drivers
v0x555db79f63a0_0 .net "cout2", 0 0, L_0x555db7eabe60;  1 drivers
v0x555db79f6440_0 .net "s1", 0 0, L_0x555db7eabc80;  1 drivers
S_0x555db79f57c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79f5630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eabc80 .functor XOR 1, L_0x555db7eabfd0, L_0x555db7eac100, C4<0>, C4<0>;
L_0x555db7eabcf0 .functor AND 1, L_0x555db7eabfd0, L_0x555db7eac100, C4<1>, C4<1>;
v0x555db79f5950_0 .net "S", 0 0, L_0x555db7eabc80;  alias, 1 drivers
v0x555db79f59f0_0 .net "a", 0 0, L_0x555db7eabfd0;  alias, 1 drivers
v0x555db79f5a90_0 .net "b", 0 0, L_0x555db7eac100;  alias, 1 drivers
v0x555db79f5b30_0 .net "cout", 0 0, L_0x555db7eabcf0;  alias, 1 drivers
S_0x555db79f5bd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79f5630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eabd60 .functor XOR 1, L_0x555db7eab920, L_0x555db7eabc80, C4<0>, C4<0>;
L_0x555db7eabe60 .functor AND 1, L_0x555db7eab920, L_0x555db7eabc80, C4<1>, C4<1>;
v0x555db79f5d60_0 .net "S", 0 0, L_0x555db7eabd60;  alias, 1 drivers
v0x555db79f5e00_0 .net "a", 0 0, L_0x555db7eab920;  alias, 1 drivers
v0x555db79f5ea0_0 .net "b", 0 0, L_0x555db7eabc80;  alias, 1 drivers
v0x555db79f5f40_0 .net "cout", 0 0, L_0x555db7eabe60;  alias, 1 drivers
S_0x555db79f64e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79f42d0;
 .timescale 0 0;
P_0x555db73af8b0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79f6670 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79f64e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eac4d0 .functor OR 1, L_0x555db7eac2a0, L_0x555db7eac460, C4<0>, C4<0>;
v0x555db79f7020_0 .net "S", 0 0, L_0x555db7eac310;  1 drivers
v0x555db79f70c0_0 .net "a", 0 0, L_0x555db7eac5d0;  1 drivers
v0x555db79f7160_0 .net "b", 0 0, L_0x555db7eac810;  1 drivers
v0x555db79f7200_0 .net "cin", 0 0, L_0x555db7eabed0;  alias, 1 drivers
v0x555db79f72a0_0 .net "cout", 0 0, L_0x555db7eac4d0;  alias, 1 drivers
v0x555db79f7340_0 .net "cout1", 0 0, L_0x555db7eac2a0;  1 drivers
v0x555db79f73e0_0 .net "cout2", 0 0, L_0x555db7eac460;  1 drivers
v0x555db79f7480_0 .net "s1", 0 0, L_0x555db7eac230;  1 drivers
S_0x555db79f6800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79f6670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eac230 .functor XOR 1, L_0x555db7eac5d0, L_0x555db7eac810, C4<0>, C4<0>;
L_0x555db7eac2a0 .functor AND 1, L_0x555db7eac5d0, L_0x555db7eac810, C4<1>, C4<1>;
v0x555db79f6990_0 .net "S", 0 0, L_0x555db7eac230;  alias, 1 drivers
v0x555db79f6a30_0 .net "a", 0 0, L_0x555db7eac5d0;  alias, 1 drivers
v0x555db79f6ad0_0 .net "b", 0 0, L_0x555db7eac810;  alias, 1 drivers
v0x555db79f6b70_0 .net "cout", 0 0, L_0x555db7eac2a0;  alias, 1 drivers
S_0x555db79f6c10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79f6670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eac310 .functor XOR 1, L_0x555db7eabed0, L_0x555db7eac230, C4<0>, C4<0>;
L_0x555db7eac460 .functor AND 1, L_0x555db7eabed0, L_0x555db7eac230, C4<1>, C4<1>;
v0x555db79f6da0_0 .net "S", 0 0, L_0x555db7eac310;  alias, 1 drivers
v0x555db79f6e40_0 .net "a", 0 0, L_0x555db7eabed0;  alias, 1 drivers
v0x555db79f6ee0_0 .net "b", 0 0, L_0x555db7eac230;  alias, 1 drivers
v0x555db79f6f80_0 .net "cout", 0 0, L_0x555db7eac460;  alias, 1 drivers
S_0x555db79f7520 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79f42d0;
 .timescale 0 0;
P_0x555db75aa0a0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79f76b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79f7520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eacbd0 .functor OR 1, L_0x555db7eaca30, L_0x555db7eacb60, C4<0>, C4<0>;
v0x555db79f8060_0 .net "S", 0 0, L_0x555db7eacaa0;  1 drivers
v0x555db79f8100_0 .net "a", 0 0, L_0x555db7eacc90;  1 drivers
v0x555db79f81a0_0 .net "b", 0 0, L_0x555db7eacdc0;  1 drivers
v0x555db79f8240_0 .net "cin", 0 0, L_0x555db7eac4d0;  alias, 1 drivers
v0x555db79f82e0_0 .net "cout", 0 0, L_0x555db7eacbd0;  alias, 1 drivers
v0x555db79f8380_0 .net "cout1", 0 0, L_0x555db7eaca30;  1 drivers
v0x555db79f8420_0 .net "cout2", 0 0, L_0x555db7eacb60;  1 drivers
v0x555db79f84c0_0 .net "s1", 0 0, L_0x555db7eac9c0;  1 drivers
S_0x555db79f7840 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79f76b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eac9c0 .functor XOR 1, L_0x555db7eacc90, L_0x555db7eacdc0, C4<0>, C4<0>;
L_0x555db7eaca30 .functor AND 1, L_0x555db7eacc90, L_0x555db7eacdc0, C4<1>, C4<1>;
v0x555db79f79d0_0 .net "S", 0 0, L_0x555db7eac9c0;  alias, 1 drivers
v0x555db79f7a70_0 .net "a", 0 0, L_0x555db7eacc90;  alias, 1 drivers
v0x555db79f7b10_0 .net "b", 0 0, L_0x555db7eacdc0;  alias, 1 drivers
v0x555db79f7bb0_0 .net "cout", 0 0, L_0x555db7eaca30;  alias, 1 drivers
S_0x555db79f7c50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79f76b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eacaa0 .functor XOR 1, L_0x555db7eac4d0, L_0x555db7eac9c0, C4<0>, C4<0>;
L_0x555db7eacb60 .functor AND 1, L_0x555db7eac4d0, L_0x555db7eac9c0, C4<1>, C4<1>;
v0x555db79f7de0_0 .net "S", 0 0, L_0x555db7eacaa0;  alias, 1 drivers
v0x555db79f7e80_0 .net "a", 0 0, L_0x555db7eac4d0;  alias, 1 drivers
v0x555db79f7f20_0 .net "b", 0 0, L_0x555db7eac9c0;  alias, 1 drivers
v0x555db79f7fc0_0 .net "cout", 0 0, L_0x555db7eacb60;  alias, 1 drivers
S_0x555db79f8920 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db79f4140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db6c713e0 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55c1450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7eaf6d0 .functor BUFZ 1, L_0x7f49c55c1450, C4<0>, C4<0>, C4<0>;
L_0x555db7eaf740 .functor BUFZ 1, L_0x555db7eaf200, C4<0>, C4<0>, C4<0>;
v0x555db79fdbf0_0 .net "S", 4 0, L_0x555db7eaf630;  alias, 1 drivers
v0x555db79fdc90_0 .net "a", 4 0, L_0x555db7ead330;  alias, 1 drivers
v0x555db79fdd30_0 .net "b", 4 0, L_0x555db7eab430;  alias, 1 drivers
v0x555db79fddd0 .array "carry", 0 5;
v0x555db79fddd0_0 .net v0x555db79fddd0 0, 0 0, L_0x555db7eaf6d0; 1 drivers
v0x555db79fddd0_1 .net v0x555db79fddd0 1, 0 0, L_0x555db7ead930; 1 drivers
v0x555db79fddd0_2 .net v0x555db79fddd0 2, 0 0, L_0x555db7eadf70; 1 drivers
v0x555db79fddd0_3 .net v0x555db79fddd0 3, 0 0, L_0x555db7eae5b0; 1 drivers
v0x555db79fddd0_4 .net v0x555db79fddd0 4, 0 0, L_0x555db7eaeb60; 1 drivers
v0x555db79fddd0_5 .net v0x555db79fddd0 5, 0 0, L_0x555db7eaf200; 1 drivers
v0x555db79fde70_0 .net "cin", 0 0, L_0x7f49c55c1450;  1 drivers
v0x555db79fdf10_0 .net "cout", 0 0, L_0x555db7eaf740;  alias, 1 drivers
L_0x555db7eada30 .part L_0x555db7ead330, 0, 1;
L_0x555db7eadb60 .part L_0x555db7eab430, 0, 1;
L_0x555db7eae070 .part L_0x555db7ead330, 1, 1;
L_0x555db7eae230 .part L_0x555db7eab430, 1, 1;
L_0x555db7eae6b0 .part L_0x555db7ead330, 2, 1;
L_0x555db7eae7e0 .part L_0x555db7eab430, 2, 1;
L_0x555db7eaec60 .part L_0x555db7ead330, 3, 1;
L_0x555db7eaed90 .part L_0x555db7eab430, 3, 1;
L_0x555db7eaf2c0 .part L_0x555db7ead330, 4, 1;
L_0x555db7eaf3f0 .part L_0x555db7eab430, 4, 1;
LS_0x555db7eaf630_0_0 .concat8 [ 1 1 1 1], L_0x555db7ead690, L_0x555db7eade00, L_0x555db7eae440, L_0x555db7eae9f0;
LS_0x555db7eaf630_0_4 .concat8 [ 1 0 0 0], L_0x555db7eaf040;
L_0x555db7eaf630 .concat8 [ 4 1 0 0], LS_0x555db7eaf630_0_0, LS_0x555db7eaf630_0_4;
S_0x555db79f8ab0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79f8920;
 .timescale 0 0;
P_0x555db6c3db00 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79f8c40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79f8ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ead930 .functor OR 1, L_0x555db7ead5d0, L_0x555db7ead7e0, C4<0>, C4<0>;
v0x555db79f95f0_0 .net "S", 0 0, L_0x555db7ead690;  1 drivers
v0x555db79f9690_0 .net "a", 0 0, L_0x555db7eada30;  1 drivers
v0x555db79f9730_0 .net "b", 0 0, L_0x555db7eadb60;  1 drivers
v0x555db79f97d0_0 .net "cin", 0 0, L_0x555db7eaf6d0;  alias, 1 drivers
v0x555db79f9870_0 .net "cout", 0 0, L_0x555db7ead930;  alias, 1 drivers
v0x555db79f9910_0 .net "cout1", 0 0, L_0x555db7ead5d0;  1 drivers
v0x555db79f99b0_0 .net "cout2", 0 0, L_0x555db7ead7e0;  1 drivers
v0x555db79f9a50_0 .net "s1", 0 0, L_0x555db7ead4c0;  1 drivers
S_0x555db79f8dd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79f8c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ead4c0 .functor XOR 1, L_0x555db7eada30, L_0x555db7eadb60, C4<0>, C4<0>;
L_0x555db7ead5d0 .functor AND 1, L_0x555db7eada30, L_0x555db7eadb60, C4<1>, C4<1>;
v0x555db79f8f60_0 .net "S", 0 0, L_0x555db7ead4c0;  alias, 1 drivers
v0x555db79f9000_0 .net "a", 0 0, L_0x555db7eada30;  alias, 1 drivers
v0x555db79f90a0_0 .net "b", 0 0, L_0x555db7eadb60;  alias, 1 drivers
v0x555db79f9140_0 .net "cout", 0 0, L_0x555db7ead5d0;  alias, 1 drivers
S_0x555db79f91e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79f8c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ead690 .functor XOR 1, L_0x555db7eaf6d0, L_0x555db7ead4c0, C4<0>, C4<0>;
L_0x555db7ead7e0 .functor AND 1, L_0x555db7eaf6d0, L_0x555db7ead4c0, C4<1>, C4<1>;
v0x555db79f9370_0 .net "S", 0 0, L_0x555db7ead690;  alias, 1 drivers
v0x555db79f9410_0 .net "a", 0 0, L_0x555db7eaf6d0;  alias, 1 drivers
v0x555db79f94b0_0 .net "b", 0 0, L_0x555db7ead4c0;  alias, 1 drivers
v0x555db79f9550_0 .net "cout", 0 0, L_0x555db7ead7e0;  alias, 1 drivers
S_0x555db79f9af0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79f8920;
 .timescale 0 0;
P_0x555db6ba1180 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79f9c80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79f9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eadf70 .functor OR 1, L_0x555db7eadd90, L_0x555db7eadf00, C4<0>, C4<0>;
v0x555db79fa630_0 .net "S", 0 0, L_0x555db7eade00;  1 drivers
v0x555db79fa6d0_0 .net "a", 0 0, L_0x555db7eae070;  1 drivers
v0x555db79fa770_0 .net "b", 0 0, L_0x555db7eae230;  1 drivers
v0x555db79fa810_0 .net "cin", 0 0, L_0x555db7ead930;  alias, 1 drivers
v0x555db79fa8b0_0 .net "cout", 0 0, L_0x555db7eadf70;  alias, 1 drivers
v0x555db79fa950_0 .net "cout1", 0 0, L_0x555db7eadd90;  1 drivers
v0x555db79fa9f0_0 .net "cout2", 0 0, L_0x555db7eadf00;  1 drivers
v0x555db79faa90_0 .net "s1", 0 0, L_0x555db7eadd20;  1 drivers
S_0x555db79f9e10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79f9c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eadd20 .functor XOR 1, L_0x555db7eae070, L_0x555db7eae230, C4<0>, C4<0>;
L_0x555db7eadd90 .functor AND 1, L_0x555db7eae070, L_0x555db7eae230, C4<1>, C4<1>;
v0x555db79f9fa0_0 .net "S", 0 0, L_0x555db7eadd20;  alias, 1 drivers
v0x555db79fa040_0 .net "a", 0 0, L_0x555db7eae070;  alias, 1 drivers
v0x555db79fa0e0_0 .net "b", 0 0, L_0x555db7eae230;  alias, 1 drivers
v0x555db79fa180_0 .net "cout", 0 0, L_0x555db7eadd90;  alias, 1 drivers
S_0x555db79fa220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79f9c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eade00 .functor XOR 1, L_0x555db7ead930, L_0x555db7eadd20, C4<0>, C4<0>;
L_0x555db7eadf00 .functor AND 1, L_0x555db7ead930, L_0x555db7eadd20, C4<1>, C4<1>;
v0x555db79fa3b0_0 .net "S", 0 0, L_0x555db7eade00;  alias, 1 drivers
v0x555db79fa450_0 .net "a", 0 0, L_0x555db7ead930;  alias, 1 drivers
v0x555db79fa4f0_0 .net "b", 0 0, L_0x555db7eadd20;  alias, 1 drivers
v0x555db79fa590_0 .net "cout", 0 0, L_0x555db7eadf00;  alias, 1 drivers
S_0x555db79fab30 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79f8920;
 .timescale 0 0;
P_0x555db77c92d0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db79facc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79fab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eae5b0 .functor OR 1, L_0x555db7eae3d0, L_0x555db7eae540, C4<0>, C4<0>;
v0x555db79fb670_0 .net "S", 0 0, L_0x555db7eae440;  1 drivers
v0x555db79fb710_0 .net "a", 0 0, L_0x555db7eae6b0;  1 drivers
v0x555db79fb7b0_0 .net "b", 0 0, L_0x555db7eae7e0;  1 drivers
v0x555db79fb850_0 .net "cin", 0 0, L_0x555db7eadf70;  alias, 1 drivers
v0x555db79fb8f0_0 .net "cout", 0 0, L_0x555db7eae5b0;  alias, 1 drivers
v0x555db79fb990_0 .net "cout1", 0 0, L_0x555db7eae3d0;  1 drivers
v0x555db79fba30_0 .net "cout2", 0 0, L_0x555db7eae540;  1 drivers
v0x555db79fbad0_0 .net "s1", 0 0, L_0x555db7eae360;  1 drivers
S_0x555db79fae50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79facc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eae360 .functor XOR 1, L_0x555db7eae6b0, L_0x555db7eae7e0, C4<0>, C4<0>;
L_0x555db7eae3d0 .functor AND 1, L_0x555db7eae6b0, L_0x555db7eae7e0, C4<1>, C4<1>;
v0x555db79fafe0_0 .net "S", 0 0, L_0x555db7eae360;  alias, 1 drivers
v0x555db79fb080_0 .net "a", 0 0, L_0x555db7eae6b0;  alias, 1 drivers
v0x555db79fb120_0 .net "b", 0 0, L_0x555db7eae7e0;  alias, 1 drivers
v0x555db79fb1c0_0 .net "cout", 0 0, L_0x555db7eae3d0;  alias, 1 drivers
S_0x555db79fb260 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79facc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eae440 .functor XOR 1, L_0x555db7eadf70, L_0x555db7eae360, C4<0>, C4<0>;
L_0x555db7eae540 .functor AND 1, L_0x555db7eadf70, L_0x555db7eae360, C4<1>, C4<1>;
v0x555db79fb3f0_0 .net "S", 0 0, L_0x555db7eae440;  alias, 1 drivers
v0x555db79fb490_0 .net "a", 0 0, L_0x555db7eadf70;  alias, 1 drivers
v0x555db79fb530_0 .net "b", 0 0, L_0x555db7eae360;  alias, 1 drivers
v0x555db79fb5d0_0 .net "cout", 0 0, L_0x555db7eae540;  alias, 1 drivers
S_0x555db79fbb70 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79f8920;
 .timescale 0 0;
P_0x555db74a8390 .param/l "i" 0 3 28, +C4<011>;
S_0x555db79fbd00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79fbb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eaeb60 .functor OR 1, L_0x555db7eae980, L_0x555db7eaeaf0, C4<0>, C4<0>;
v0x555db79fc6b0_0 .net "S", 0 0, L_0x555db7eae9f0;  1 drivers
v0x555db79fc750_0 .net "a", 0 0, L_0x555db7eaec60;  1 drivers
v0x555db79fc7f0_0 .net "b", 0 0, L_0x555db7eaed90;  1 drivers
v0x555db79fc890_0 .net "cin", 0 0, L_0x555db7eae5b0;  alias, 1 drivers
v0x555db79fc930_0 .net "cout", 0 0, L_0x555db7eaeb60;  alias, 1 drivers
v0x555db79fc9d0_0 .net "cout1", 0 0, L_0x555db7eae980;  1 drivers
v0x555db79fca70_0 .net "cout2", 0 0, L_0x555db7eaeaf0;  1 drivers
v0x555db79fcb10_0 .net "s1", 0 0, L_0x555db7eae910;  1 drivers
S_0x555db79fbe90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79fbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eae910 .functor XOR 1, L_0x555db7eaec60, L_0x555db7eaed90, C4<0>, C4<0>;
L_0x555db7eae980 .functor AND 1, L_0x555db7eaec60, L_0x555db7eaed90, C4<1>, C4<1>;
v0x555db79fc020_0 .net "S", 0 0, L_0x555db7eae910;  alias, 1 drivers
v0x555db79fc0c0_0 .net "a", 0 0, L_0x555db7eaec60;  alias, 1 drivers
v0x555db79fc160_0 .net "b", 0 0, L_0x555db7eaed90;  alias, 1 drivers
v0x555db79fc200_0 .net "cout", 0 0, L_0x555db7eae980;  alias, 1 drivers
S_0x555db79fc2a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79fbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eae9f0 .functor XOR 1, L_0x555db7eae5b0, L_0x555db7eae910, C4<0>, C4<0>;
L_0x555db7eaeaf0 .functor AND 1, L_0x555db7eae5b0, L_0x555db7eae910, C4<1>, C4<1>;
v0x555db79fc430_0 .net "S", 0 0, L_0x555db7eae9f0;  alias, 1 drivers
v0x555db79fc4d0_0 .net "a", 0 0, L_0x555db7eae5b0;  alias, 1 drivers
v0x555db79fc570_0 .net "b", 0 0, L_0x555db7eae910;  alias, 1 drivers
v0x555db79fc610_0 .net "cout", 0 0, L_0x555db7eaeaf0;  alias, 1 drivers
S_0x555db79fcbb0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db79f8920;
 .timescale 0 0;
P_0x555db7923a00 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db79fcd40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79fcbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eaf200 .functor OR 1, L_0x555db7eaef80, L_0x555db7eaf190, C4<0>, C4<0>;
v0x555db79fd6f0_0 .net "S", 0 0, L_0x555db7eaf040;  1 drivers
v0x555db79fd790_0 .net "a", 0 0, L_0x555db7eaf2c0;  1 drivers
v0x555db79fd830_0 .net "b", 0 0, L_0x555db7eaf3f0;  1 drivers
v0x555db79fd8d0_0 .net "cin", 0 0, L_0x555db7eaeb60;  alias, 1 drivers
v0x555db79fd970_0 .net "cout", 0 0, L_0x555db7eaf200;  alias, 1 drivers
v0x555db79fda10_0 .net "cout1", 0 0, L_0x555db7eaef80;  1 drivers
v0x555db79fdab0_0 .net "cout2", 0 0, L_0x555db7eaf190;  1 drivers
v0x555db79fdb50_0 .net "s1", 0 0, L_0x555db7eaef10;  1 drivers
S_0x555db79fced0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79fcd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eaef10 .functor XOR 1, L_0x555db7eaf2c0, L_0x555db7eaf3f0, C4<0>, C4<0>;
L_0x555db7eaef80 .functor AND 1, L_0x555db7eaf2c0, L_0x555db7eaf3f0, C4<1>, C4<1>;
v0x555db79fd060_0 .net "S", 0 0, L_0x555db7eaef10;  alias, 1 drivers
v0x555db79fd100_0 .net "a", 0 0, L_0x555db7eaf2c0;  alias, 1 drivers
v0x555db79fd1a0_0 .net "b", 0 0, L_0x555db7eaf3f0;  alias, 1 drivers
v0x555db79fd240_0 .net "cout", 0 0, L_0x555db7eaef80;  alias, 1 drivers
S_0x555db79fd2e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79fcd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eaf040 .functor XOR 1, L_0x555db7eaeb60, L_0x555db7eaef10, C4<0>, C4<0>;
L_0x555db7eaf190 .functor AND 1, L_0x555db7eaeb60, L_0x555db7eaef10, C4<1>, C4<1>;
v0x555db79fd470_0 .net "S", 0 0, L_0x555db7eaf040;  alias, 1 drivers
v0x555db79fd510_0 .net "a", 0 0, L_0x555db7eaeb60;  alias, 1 drivers
v0x555db79fd5b0_0 .net "b", 0 0, L_0x555db7eaef10;  alias, 1 drivers
v0x555db79fd650_0 .net "cout", 0 0, L_0x555db7eaf190;  alias, 1 drivers
S_0x555db79fe730 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db78bdea0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c15b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7eb3000 .functor BUFZ 1, L_0x7f49c55c15b8, C4<0>, C4<0>, C4<0>;
L_0x555db7eb3070 .functor BUFZ 1, L_0x555db7eb2bb0, C4<0>, C4<0>, C4<0>;
v0x555db7a06ac0_0 .net "S", 7 0, L_0x555db7eb2f60;  alias, 1 drivers
v0x555db7a06b60_0 .net "a", 7 0, L_0x555db7eaf7b0;  alias, 1 drivers
v0x555db7a06c00_0 .net "b", 7 0, L_0x555db7eaf8a0;  alias, 1 drivers
v0x555db7a06ca0 .array "carry", 0 8;
v0x555db7a06ca0_0 .net v0x555db7a06ca0 0, 0 0, L_0x555db7eb3000; 1 drivers
v0x555db7a06ca0_1 .net v0x555db7a06ca0 1, 0 0, L_0x555db7eaffb0; 1 drivers
v0x555db7a06ca0_2 .net v0x555db7a06ca0 2, 0 0, L_0x555db7eb0560; 1 drivers
v0x555db7a06ca0_3 .net v0x555db7a06ca0 3, 0 0, L_0x555db7eb0c30; 1 drivers
v0x555db7a06ca0_4 .net v0x555db7a06ca0 4, 0 0, L_0x555db7eb11e0; 1 drivers
v0x555db7a06ca0_5 .net v0x555db7a06ca0 5, 0 0, L_0x555db7eb1880; 1 drivers
v0x555db7a06ca0_6 .net v0x555db7a06ca0 6, 0 0, L_0x555db7eb1e30; 1 drivers
v0x555db7a06ca0_7 .net v0x555db7a06ca0 7, 0 0, L_0x555db7eb25a0; 1 drivers
v0x555db7a06ca0_8 .net v0x555db7a06ca0 8, 0 0, L_0x555db7eb2bb0; 1 drivers
v0x555db7a06d40_0 .net "cin", 0 0, L_0x7f49c55c15b8;  1 drivers
v0x555db7a06de0_0 .net "cout", 0 0, L_0x555db7eb3070;  alias, 1 drivers
L_0x555db7eb00b0 .part L_0x555db7eaf7b0, 0, 1;
L_0x555db7eb01e0 .part L_0x555db7eaf8a0, 0, 1;
L_0x555db7eb0660 .part L_0x555db7eaf7b0, 1, 1;
L_0x555db7eb0820 .part L_0x555db7eaf8a0, 1, 1;
L_0x555db7eb0d30 .part L_0x555db7eaf7b0, 2, 1;
L_0x555db7eb0e60 .part L_0x555db7eaf8a0, 2, 1;
L_0x555db7eb12e0 .part L_0x555db7eaf7b0, 3, 1;
L_0x555db7eb1410 .part L_0x555db7eaf8a0, 3, 1;
L_0x555db7eb1980 .part L_0x555db7eaf7b0, 4, 1;
L_0x555db7eb1ab0 .part L_0x555db7eaf8a0, 4, 1;
L_0x555db7eb1f30 .part L_0x555db7eaf7b0, 5, 1;
L_0x555db7eb2170 .part L_0x555db7eaf8a0, 5, 1;
L_0x555db7eb26a0 .part L_0x555db7eaf7b0, 6, 1;
L_0x555db7eb27d0 .part L_0x555db7eaf8a0, 6, 1;
L_0x555db7eb2c70 .part L_0x555db7eaf7b0, 7, 1;
L_0x555db7eb2da0 .part L_0x555db7eaf8a0, 7, 1;
LS_0x555db7eb2f60_0_0 .concat8 [ 1 1 1 1], L_0x555db7eafd60, L_0x555db7eb03f0, L_0x555db7eb0ac0, L_0x555db7eb1070;
LS_0x555db7eb2f60_0_4 .concat8 [ 1 1 1 1], L_0x555db7eb16c0, L_0x555db7eb1cc0, L_0x555db7eb2470, L_0x555db7eb29f0;
L_0x555db7eb2f60 .concat8 [ 4 4 0 0], LS_0x555db7eb2f60_0_0, LS_0x555db7eb2f60_0_4;
S_0x555db79fe8c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db79fe730;
 .timescale 0 0;
P_0x555db78a8600 .param/l "i" 0 3 28, +C4<00>;
S_0x555db79fea50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79fe8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eaffb0 .functor OR 1, L_0x555db7eafca0, L_0x555db7eafeb0, C4<0>, C4<0>;
v0x555db79ff400_0 .net "S", 0 0, L_0x555db7eafd60;  1 drivers
v0x555db79ff4a0_0 .net "a", 0 0, L_0x555db7eb00b0;  1 drivers
v0x555db79ff540_0 .net "b", 0 0, L_0x555db7eb01e0;  1 drivers
v0x555db79ff5e0_0 .net "cin", 0 0, L_0x555db7eb3000;  alias, 1 drivers
v0x555db79ff680_0 .net "cout", 0 0, L_0x555db7eaffb0;  alias, 1 drivers
v0x555db79ff720_0 .net "cout1", 0 0, L_0x555db7eafca0;  1 drivers
v0x555db79ff7c0_0 .net "cout2", 0 0, L_0x555db7eafeb0;  1 drivers
v0x555db79ff860_0 .net "s1", 0 0, L_0x555db7eafb90;  1 drivers
S_0x555db79febe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79fea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eafb90 .functor XOR 1, L_0x555db7eb00b0, L_0x555db7eb01e0, C4<0>, C4<0>;
L_0x555db7eafca0 .functor AND 1, L_0x555db7eb00b0, L_0x555db7eb01e0, C4<1>, C4<1>;
v0x555db79fed70_0 .net "S", 0 0, L_0x555db7eafb90;  alias, 1 drivers
v0x555db79fee10_0 .net "a", 0 0, L_0x555db7eb00b0;  alias, 1 drivers
v0x555db79feeb0_0 .net "b", 0 0, L_0x555db7eb01e0;  alias, 1 drivers
v0x555db79fef50_0 .net "cout", 0 0, L_0x555db7eafca0;  alias, 1 drivers
S_0x555db79feff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79fea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eafd60 .functor XOR 1, L_0x555db7eb3000, L_0x555db7eafb90, C4<0>, C4<0>;
L_0x555db7eafeb0 .functor AND 1, L_0x555db7eb3000, L_0x555db7eafb90, C4<1>, C4<1>;
v0x555db79ff180_0 .net "S", 0 0, L_0x555db7eafd60;  alias, 1 drivers
v0x555db79ff220_0 .net "a", 0 0, L_0x555db7eb3000;  alias, 1 drivers
v0x555db79ff2c0_0 .net "b", 0 0, L_0x555db7eafb90;  alias, 1 drivers
v0x555db79ff360_0 .net "cout", 0 0, L_0x555db7eafeb0;  alias, 1 drivers
S_0x555db79ff900 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db79fe730;
 .timescale 0 0;
P_0x555db77b11b0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db79ffa90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db79ff900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb0560 .functor OR 1, L_0x555db7eb0380, L_0x555db7eb04f0, C4<0>, C4<0>;
v0x555db7a00440_0 .net "S", 0 0, L_0x555db7eb03f0;  1 drivers
v0x555db7a004e0_0 .net "a", 0 0, L_0x555db7eb0660;  1 drivers
v0x555db7a00580_0 .net "b", 0 0, L_0x555db7eb0820;  1 drivers
v0x555db7a00620_0 .net "cin", 0 0, L_0x555db7eaffb0;  alias, 1 drivers
v0x555db7a006c0_0 .net "cout", 0 0, L_0x555db7eb0560;  alias, 1 drivers
v0x555db7a00760_0 .net "cout1", 0 0, L_0x555db7eb0380;  1 drivers
v0x555db7a00800_0 .net "cout2", 0 0, L_0x555db7eb04f0;  1 drivers
v0x555db7a008a0_0 .net "s1", 0 0, L_0x555db7eb0310;  1 drivers
S_0x555db79ffc20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db79ffa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb0310 .functor XOR 1, L_0x555db7eb0660, L_0x555db7eb0820, C4<0>, C4<0>;
L_0x555db7eb0380 .functor AND 1, L_0x555db7eb0660, L_0x555db7eb0820, C4<1>, C4<1>;
v0x555db79ffdb0_0 .net "S", 0 0, L_0x555db7eb0310;  alias, 1 drivers
v0x555db79ffe50_0 .net "a", 0 0, L_0x555db7eb0660;  alias, 1 drivers
v0x555db79ffef0_0 .net "b", 0 0, L_0x555db7eb0820;  alias, 1 drivers
v0x555db79fff90_0 .net "cout", 0 0, L_0x555db7eb0380;  alias, 1 drivers
S_0x555db7a00030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db79ffa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb03f0 .functor XOR 1, L_0x555db7eaffb0, L_0x555db7eb0310, C4<0>, C4<0>;
L_0x555db7eb04f0 .functor AND 1, L_0x555db7eaffb0, L_0x555db7eb0310, C4<1>, C4<1>;
v0x555db7a001c0_0 .net "S", 0 0, L_0x555db7eb03f0;  alias, 1 drivers
v0x555db7a00260_0 .net "a", 0 0, L_0x555db7eaffb0;  alias, 1 drivers
v0x555db7a00300_0 .net "b", 0 0, L_0x555db7eb0310;  alias, 1 drivers
v0x555db7a003a0_0 .net "cout", 0 0, L_0x555db7eb04f0;  alias, 1 drivers
S_0x555db7a00940 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db79fe730;
 .timescale 0 0;
P_0x555db77b2670 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7a00ad0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a00940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb0c30 .functor OR 1, L_0x555db7eb0a50, L_0x555db7eb0bc0, C4<0>, C4<0>;
v0x555db7a01480_0 .net "S", 0 0, L_0x555db7eb0ac0;  1 drivers
v0x555db7a01520_0 .net "a", 0 0, L_0x555db7eb0d30;  1 drivers
v0x555db7a015c0_0 .net "b", 0 0, L_0x555db7eb0e60;  1 drivers
v0x555db7a01660_0 .net "cin", 0 0, L_0x555db7eb0560;  alias, 1 drivers
v0x555db7a01700_0 .net "cout", 0 0, L_0x555db7eb0c30;  alias, 1 drivers
v0x555db7a017a0_0 .net "cout1", 0 0, L_0x555db7eb0a50;  1 drivers
v0x555db7a01840_0 .net "cout2", 0 0, L_0x555db7eb0bc0;  1 drivers
v0x555db7a018e0_0 .net "s1", 0 0, L_0x555db7eb09e0;  1 drivers
S_0x555db7a00c60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a00ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb09e0 .functor XOR 1, L_0x555db7eb0d30, L_0x555db7eb0e60, C4<0>, C4<0>;
L_0x555db7eb0a50 .functor AND 1, L_0x555db7eb0d30, L_0x555db7eb0e60, C4<1>, C4<1>;
v0x555db7a00df0_0 .net "S", 0 0, L_0x555db7eb09e0;  alias, 1 drivers
v0x555db7a00e90_0 .net "a", 0 0, L_0x555db7eb0d30;  alias, 1 drivers
v0x555db7a00f30_0 .net "b", 0 0, L_0x555db7eb0e60;  alias, 1 drivers
v0x555db7a00fd0_0 .net "cout", 0 0, L_0x555db7eb0a50;  alias, 1 drivers
S_0x555db7a01070 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a00ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb0ac0 .functor XOR 1, L_0x555db7eb0560, L_0x555db7eb09e0, C4<0>, C4<0>;
L_0x555db7eb0bc0 .functor AND 1, L_0x555db7eb0560, L_0x555db7eb09e0, C4<1>, C4<1>;
v0x555db7a01200_0 .net "S", 0 0, L_0x555db7eb0ac0;  alias, 1 drivers
v0x555db7a012a0_0 .net "a", 0 0, L_0x555db7eb0560;  alias, 1 drivers
v0x555db7a01340_0 .net "b", 0 0, L_0x555db7eb09e0;  alias, 1 drivers
v0x555db7a013e0_0 .net "cout", 0 0, L_0x555db7eb0bc0;  alias, 1 drivers
S_0x555db7a01980 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db79fe730;
 .timescale 0 0;
P_0x555db7716820 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7a01b10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a01980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb11e0 .functor OR 1, L_0x555db7eb1000, L_0x555db7eb1170, C4<0>, C4<0>;
v0x555db7a024c0_0 .net "S", 0 0, L_0x555db7eb1070;  1 drivers
v0x555db7a02560_0 .net "a", 0 0, L_0x555db7eb12e0;  1 drivers
v0x555db7a02600_0 .net "b", 0 0, L_0x555db7eb1410;  1 drivers
v0x555db7a026a0_0 .net "cin", 0 0, L_0x555db7eb0c30;  alias, 1 drivers
v0x555db7a02740_0 .net "cout", 0 0, L_0x555db7eb11e0;  alias, 1 drivers
v0x555db7a027e0_0 .net "cout1", 0 0, L_0x555db7eb1000;  1 drivers
v0x555db7a02880_0 .net "cout2", 0 0, L_0x555db7eb1170;  1 drivers
v0x555db7a02920_0 .net "s1", 0 0, L_0x555db7eb0f90;  1 drivers
S_0x555db7a01ca0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a01b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb0f90 .functor XOR 1, L_0x555db7eb12e0, L_0x555db7eb1410, C4<0>, C4<0>;
L_0x555db7eb1000 .functor AND 1, L_0x555db7eb12e0, L_0x555db7eb1410, C4<1>, C4<1>;
v0x555db7a01e30_0 .net "S", 0 0, L_0x555db7eb0f90;  alias, 1 drivers
v0x555db7a01ed0_0 .net "a", 0 0, L_0x555db7eb12e0;  alias, 1 drivers
v0x555db7a01f70_0 .net "b", 0 0, L_0x555db7eb1410;  alias, 1 drivers
v0x555db7a02010_0 .net "cout", 0 0, L_0x555db7eb1000;  alias, 1 drivers
S_0x555db7a020b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a01b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb1070 .functor XOR 1, L_0x555db7eb0c30, L_0x555db7eb0f90, C4<0>, C4<0>;
L_0x555db7eb1170 .functor AND 1, L_0x555db7eb0c30, L_0x555db7eb0f90, C4<1>, C4<1>;
v0x555db7a02240_0 .net "S", 0 0, L_0x555db7eb1070;  alias, 1 drivers
v0x555db7a022e0_0 .net "a", 0 0, L_0x555db7eb0c30;  alias, 1 drivers
v0x555db7a02380_0 .net "b", 0 0, L_0x555db7eb0f90;  alias, 1 drivers
v0x555db7a02420_0 .net "cout", 0 0, L_0x555db7eb1170;  alias, 1 drivers
S_0x555db7a029c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db79fe730;
 .timescale 0 0;
P_0x555db7711600 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7a02b50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a029c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb1880 .functor OR 1, L_0x555db7eb1600, L_0x555db7eb1810, C4<0>, C4<0>;
v0x555db7a03500_0 .net "S", 0 0, L_0x555db7eb16c0;  1 drivers
v0x555db7a035a0_0 .net "a", 0 0, L_0x555db7eb1980;  1 drivers
v0x555db7a03640_0 .net "b", 0 0, L_0x555db7eb1ab0;  1 drivers
v0x555db7a036e0_0 .net "cin", 0 0, L_0x555db7eb11e0;  alias, 1 drivers
v0x555db7a03780_0 .net "cout", 0 0, L_0x555db7eb1880;  alias, 1 drivers
v0x555db7a03820_0 .net "cout1", 0 0, L_0x555db7eb1600;  1 drivers
v0x555db7a038c0_0 .net "cout2", 0 0, L_0x555db7eb1810;  1 drivers
v0x555db7a03960_0 .net "s1", 0 0, L_0x555db7eb1590;  1 drivers
S_0x555db7a02ce0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a02b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb1590 .functor XOR 1, L_0x555db7eb1980, L_0x555db7eb1ab0, C4<0>, C4<0>;
L_0x555db7eb1600 .functor AND 1, L_0x555db7eb1980, L_0x555db7eb1ab0, C4<1>, C4<1>;
v0x555db7a02e70_0 .net "S", 0 0, L_0x555db7eb1590;  alias, 1 drivers
v0x555db7a02f10_0 .net "a", 0 0, L_0x555db7eb1980;  alias, 1 drivers
v0x555db7a02fb0_0 .net "b", 0 0, L_0x555db7eb1ab0;  alias, 1 drivers
v0x555db7a03050_0 .net "cout", 0 0, L_0x555db7eb1600;  alias, 1 drivers
S_0x555db7a030f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a02b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb16c0 .functor XOR 1, L_0x555db7eb11e0, L_0x555db7eb1590, C4<0>, C4<0>;
L_0x555db7eb1810 .functor AND 1, L_0x555db7eb11e0, L_0x555db7eb1590, C4<1>, C4<1>;
v0x555db7a03280_0 .net "S", 0 0, L_0x555db7eb16c0;  alias, 1 drivers
v0x555db7a03320_0 .net "a", 0 0, L_0x555db7eb11e0;  alias, 1 drivers
v0x555db7a033c0_0 .net "b", 0 0, L_0x555db7eb1590;  alias, 1 drivers
v0x555db7a03460_0 .net "cout", 0 0, L_0x555db7eb1810;  alias, 1 drivers
S_0x555db7a03a00 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db79fe730;
 .timescale 0 0;
P_0x555db76c41b0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7a03b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a03a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb1e30 .functor OR 1, L_0x555db7eb1c50, L_0x555db7eb1dc0, C4<0>, C4<0>;
v0x555db7a04540_0 .net "S", 0 0, L_0x555db7eb1cc0;  1 drivers
v0x555db7a045e0_0 .net "a", 0 0, L_0x555db7eb1f30;  1 drivers
v0x555db7a04680_0 .net "b", 0 0, L_0x555db7eb2170;  1 drivers
v0x555db7a04720_0 .net "cin", 0 0, L_0x555db7eb1880;  alias, 1 drivers
v0x555db7a047c0_0 .net "cout", 0 0, L_0x555db7eb1e30;  alias, 1 drivers
v0x555db7a04860_0 .net "cout1", 0 0, L_0x555db7eb1c50;  1 drivers
v0x555db7a04900_0 .net "cout2", 0 0, L_0x555db7eb1dc0;  1 drivers
v0x555db7a049a0_0 .net "s1", 0 0, L_0x555db7eb1be0;  1 drivers
S_0x555db7a03d20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a03b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb1be0 .functor XOR 1, L_0x555db7eb1f30, L_0x555db7eb2170, C4<0>, C4<0>;
L_0x555db7eb1c50 .functor AND 1, L_0x555db7eb1f30, L_0x555db7eb2170, C4<1>, C4<1>;
v0x555db7a03eb0_0 .net "S", 0 0, L_0x555db7eb1be0;  alias, 1 drivers
v0x555db7a03f50_0 .net "a", 0 0, L_0x555db7eb1f30;  alias, 1 drivers
v0x555db7a03ff0_0 .net "b", 0 0, L_0x555db7eb2170;  alias, 1 drivers
v0x555db7a04090_0 .net "cout", 0 0, L_0x555db7eb1c50;  alias, 1 drivers
S_0x555db7a04130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a03b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb1cc0 .functor XOR 1, L_0x555db7eb1880, L_0x555db7eb1be0, C4<0>, C4<0>;
L_0x555db7eb1dc0 .functor AND 1, L_0x555db7eb1880, L_0x555db7eb1be0, C4<1>, C4<1>;
v0x555db7a042c0_0 .net "S", 0 0, L_0x555db7eb1cc0;  alias, 1 drivers
v0x555db7a04360_0 .net "a", 0 0, L_0x555db7eb1880;  alias, 1 drivers
v0x555db7a04400_0 .net "b", 0 0, L_0x555db7eb1be0;  alias, 1 drivers
v0x555db7a044a0_0 .net "cout", 0 0, L_0x555db7eb1dc0;  alias, 1 drivers
S_0x555db7a04a40 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db79fe730;
 .timescale 0 0;
P_0x555db767b270 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7a04bd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a04a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb25a0 .functor OR 1, L_0x555db7eb2400, L_0x555db7eb2530, C4<0>, C4<0>;
v0x555db7a05580_0 .net "S", 0 0, L_0x555db7eb2470;  1 drivers
v0x555db7a05620_0 .net "a", 0 0, L_0x555db7eb26a0;  1 drivers
v0x555db7a056c0_0 .net "b", 0 0, L_0x555db7eb27d0;  1 drivers
v0x555db7a05760_0 .net "cin", 0 0, L_0x555db7eb1e30;  alias, 1 drivers
v0x555db7a05800_0 .net "cout", 0 0, L_0x555db7eb25a0;  alias, 1 drivers
v0x555db7a058a0_0 .net "cout1", 0 0, L_0x555db7eb2400;  1 drivers
v0x555db7a05940_0 .net "cout2", 0 0, L_0x555db7eb2530;  1 drivers
v0x555db7a059e0_0 .net "s1", 0 0, L_0x555db7eb2390;  1 drivers
S_0x555db7a04d60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a04bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb2390 .functor XOR 1, L_0x555db7eb26a0, L_0x555db7eb27d0, C4<0>, C4<0>;
L_0x555db7eb2400 .functor AND 1, L_0x555db7eb26a0, L_0x555db7eb27d0, C4<1>, C4<1>;
v0x555db7a04ef0_0 .net "S", 0 0, L_0x555db7eb2390;  alias, 1 drivers
v0x555db7a04f90_0 .net "a", 0 0, L_0x555db7eb26a0;  alias, 1 drivers
v0x555db7a05030_0 .net "b", 0 0, L_0x555db7eb27d0;  alias, 1 drivers
v0x555db7a050d0_0 .net "cout", 0 0, L_0x555db7eb2400;  alias, 1 drivers
S_0x555db7a05170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a04bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb2470 .functor XOR 1, L_0x555db7eb1e30, L_0x555db7eb2390, C4<0>, C4<0>;
L_0x555db7eb2530 .functor AND 1, L_0x555db7eb1e30, L_0x555db7eb2390, C4<1>, C4<1>;
v0x555db7a05300_0 .net "S", 0 0, L_0x555db7eb2470;  alias, 1 drivers
v0x555db7a053a0_0 .net "a", 0 0, L_0x555db7eb1e30;  alias, 1 drivers
v0x555db7a05440_0 .net "b", 0 0, L_0x555db7eb2390;  alias, 1 drivers
v0x555db7a054e0_0 .net "cout", 0 0, L_0x555db7eb2530;  alias, 1 drivers
S_0x555db7a05a80 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db79fe730;
 .timescale 0 0;
P_0x555db75fb9d0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7a05c10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a05a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb2bb0 .functor OR 1, L_0x555db7eb2980, L_0x555db7eb2b40, C4<0>, C4<0>;
v0x555db7a065c0_0 .net "S", 0 0, L_0x555db7eb29f0;  1 drivers
v0x555db7a06660_0 .net "a", 0 0, L_0x555db7eb2c70;  1 drivers
v0x555db7a06700_0 .net "b", 0 0, L_0x555db7eb2da0;  1 drivers
v0x555db7a067a0_0 .net "cin", 0 0, L_0x555db7eb25a0;  alias, 1 drivers
v0x555db7a06840_0 .net "cout", 0 0, L_0x555db7eb2bb0;  alias, 1 drivers
v0x555db7a068e0_0 .net "cout1", 0 0, L_0x555db7eb2980;  1 drivers
v0x555db7a06980_0 .net "cout2", 0 0, L_0x555db7eb2b40;  1 drivers
v0x555db7a06a20_0 .net "s1", 0 0, L_0x555db7eb2320;  1 drivers
S_0x555db7a05da0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a05c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb2320 .functor XOR 1, L_0x555db7eb2c70, L_0x555db7eb2da0, C4<0>, C4<0>;
L_0x555db7eb2980 .functor AND 1, L_0x555db7eb2c70, L_0x555db7eb2da0, C4<1>, C4<1>;
v0x555db7a05f30_0 .net "S", 0 0, L_0x555db7eb2320;  alias, 1 drivers
v0x555db7a05fd0_0 .net "a", 0 0, L_0x555db7eb2c70;  alias, 1 drivers
v0x555db7a06070_0 .net "b", 0 0, L_0x555db7eb2da0;  alias, 1 drivers
v0x555db7a06110_0 .net "cout", 0 0, L_0x555db7eb2980;  alias, 1 drivers
S_0x555db7a061b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a05c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb29f0 .functor XOR 1, L_0x555db7eb25a0, L_0x555db7eb2320, C4<0>, C4<0>;
L_0x555db7eb2b40 .functor AND 1, L_0x555db7eb25a0, L_0x555db7eb2320, C4<1>, C4<1>;
v0x555db7a06340_0 .net "S", 0 0, L_0x555db7eb29f0;  alias, 1 drivers
v0x555db7a063e0_0 .net "a", 0 0, L_0x555db7eb25a0;  alias, 1 drivers
v0x555db7a06480_0 .net "b", 0 0, L_0x555db7eb2320;  alias, 1 drivers
v0x555db7a06520_0 .net "cout", 0 0, L_0x555db7eb2b40;  alias, 1 drivers
S_0x555db7a06e80 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db75e6f20 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7ea91c0 .functor NOT 5, L_0x555db7ea9090, C4<00000>, C4<00000>, C4<00000>;
v0x555db7a1d2b0_0 .net "cout", 0 0, L_0x555db7eab350;  1 drivers
v0x555db7a1d3a0_0 .net "i", 4 0, L_0x555db7ea9090;  alias, 1 drivers
v0x555db7a1d460_0 .net "o", 4 0, L_0x555db7eab240;  alias, 1 drivers
v0x555db7a1d560_0 .net "temp2", 4 0, L_0x555db7ea91c0;  1 drivers
S_0x555db7a07010 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a06e80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db75da8e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55c1330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eab2e0 .functor BUFZ 1, L_0x7f49c55c1330, C4<0>, C4<0>, C4<0>;
L_0x555db7eab350 .functor BUFZ 1, L_0x555db7eaaf20, C4<0>, C4<0>, C4<0>;
v0x555db7a1ccd0_0 .net "S", 4 0, L_0x555db7eab240;  alias, 1 drivers
v0x555db7a1cdd0_0 .net "a", 4 0, L_0x555db7ea91c0;  alias, 1 drivers
L_0x7f49c55c12e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db7a1ceb0_0 .net "b", 4 0, L_0x7f49c55c12e8;  1 drivers
v0x555db7a1cf70 .array "carry", 0 5;
v0x555db7a1cf70_0 .net v0x555db7a1cf70 0, 0 0, L_0x555db7eab2e0; 1 drivers
v0x555db7a1cf70_1 .net v0x555db7a1cf70 1, 0 0, L_0x555db7ea9650; 1 drivers
v0x555db7a1cf70_2 .net v0x555db7a1cf70 2, 0 0, L_0x555db7ea9c00; 1 drivers
v0x555db7a1cf70_3 .net v0x555db7a1cf70 3, 0 0, L_0x555db7eaa290; 1 drivers
v0x555db7a1cf70_4 .net v0x555db7a1cf70 4, 0 0, L_0x555db7eaa890; 1 drivers
v0x555db7a1cf70_5 .net v0x555db7a1cf70 5, 0 0, L_0x555db7eaaf20; 1 drivers
v0x555db7a1d060_0 .net "cin", 0 0, L_0x7f49c55c1330;  1 drivers
v0x555db7a1d150_0 .net "cout", 0 0, L_0x555db7eab350;  alias, 1 drivers
L_0x555db7ea9750 .part L_0x555db7ea91c0, 0, 1;
L_0x555db7ea9880 .part L_0x7f49c55c12e8, 0, 1;
L_0x555db7ea9d00 .part L_0x555db7ea91c0, 1, 1;
L_0x555db7ea9ec0 .part L_0x7f49c55c12e8, 1, 1;
L_0x555db7eaa390 .part L_0x555db7ea91c0, 2, 1;
L_0x555db7eaa4c0 .part L_0x7f49c55c12e8, 2, 1;
L_0x555db7eaa990 .part L_0x555db7ea91c0, 3, 1;
L_0x555db7eaaac0 .part L_0x7f49c55c12e8, 3, 1;
L_0x555db7eaafe0 .part L_0x555db7ea91c0, 4, 1;
L_0x555db7eab110 .part L_0x7f49c55c12e8, 4, 1;
LS_0x555db7eab240_0_0 .concat8 [ 1 1 1 1], L_0x555db7ea9400, L_0x555db7ea9a90, L_0x555db7eaa0d0, L_0x555db7eaa6d0;
LS_0x555db7eab240_0_4 .concat8 [ 1 0 0 0], L_0x555db7eaadb0;
L_0x555db7eab240 .concat8 [ 4 1 0 0], LS_0x555db7eab240_0_0, LS_0x555db7eab240_0_4;
S_0x555db7a071a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a07010;
 .timescale 0 0;
P_0x555db75c6200 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a07330 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a071a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea9650 .functor OR 1, L_0x555db7ea9340, L_0x555db7ea9550, C4<0>, C4<0>;
v0x555db7a07ce0_0 .net "S", 0 0, L_0x555db7ea9400;  1 drivers
v0x555db7a07d80_0 .net "a", 0 0, L_0x555db7ea9750;  1 drivers
v0x555db7a07e20_0 .net "b", 0 0, L_0x555db7ea9880;  1 drivers
v0x555db7a07ec0_0 .net "cin", 0 0, L_0x555db7eab2e0;  alias, 1 drivers
v0x555db7a07f60_0 .net "cout", 0 0, L_0x555db7ea9650;  alias, 1 drivers
v0x555db7a08000_0 .net "cout1", 0 0, L_0x555db7ea9340;  1 drivers
v0x555db7a080a0_0 .net "cout2", 0 0, L_0x555db7ea9550;  1 drivers
v0x555db7a08140_0 .net "s1", 0 0, L_0x555db7ea9230;  1 drivers
S_0x555db7a074c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a07330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea9230 .functor XOR 1, L_0x555db7ea9750, L_0x555db7ea9880, C4<0>, C4<0>;
L_0x555db7ea9340 .functor AND 1, L_0x555db7ea9750, L_0x555db7ea9880, C4<1>, C4<1>;
v0x555db7a07650_0 .net "S", 0 0, L_0x555db7ea9230;  alias, 1 drivers
v0x555db7a076f0_0 .net "a", 0 0, L_0x555db7ea9750;  alias, 1 drivers
v0x555db7a07790_0 .net "b", 0 0, L_0x555db7ea9880;  alias, 1 drivers
v0x555db7a07830_0 .net "cout", 0 0, L_0x555db7ea9340;  alias, 1 drivers
S_0x555db7a078d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a07330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea9400 .functor XOR 1, L_0x555db7eab2e0, L_0x555db7ea9230, C4<0>, C4<0>;
L_0x555db7ea9550 .functor AND 1, L_0x555db7eab2e0, L_0x555db7ea9230, C4<1>, C4<1>;
v0x555db7a07a60_0 .net "S", 0 0, L_0x555db7ea9400;  alias, 1 drivers
v0x555db7a07b00_0 .net "a", 0 0, L_0x555db7eab2e0;  alias, 1 drivers
v0x555db7a07ba0_0 .net "b", 0 0, L_0x555db7ea9230;  alias, 1 drivers
v0x555db7a07c40_0 .net "cout", 0 0, L_0x555db7ea9550;  alias, 1 drivers
S_0x555db7a081e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a07010;
 .timescale 0 0;
P_0x555db756fd20 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a08370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a081e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ea9c00 .functor OR 1, L_0x555db7ea9a20, L_0x555db7ea9b90, C4<0>, C4<0>;
v0x555db7a08d20_0 .net "S", 0 0, L_0x555db7ea9a90;  1 drivers
v0x555db7a08dc0_0 .net "a", 0 0, L_0x555db7ea9d00;  1 drivers
v0x555db7a08e60_0 .net "b", 0 0, L_0x555db7ea9ec0;  1 drivers
v0x555db7a08f00_0 .net "cin", 0 0, L_0x555db7ea9650;  alias, 1 drivers
v0x555db7a08fa0_0 .net "cout", 0 0, L_0x555db7ea9c00;  alias, 1 drivers
v0x555db7a09040_0 .net "cout1", 0 0, L_0x555db7ea9a20;  1 drivers
v0x555db7a090e0_0 .net "cout2", 0 0, L_0x555db7ea9b90;  1 drivers
v0x555db7a09180_0 .net "s1", 0 0, L_0x555db7ea99b0;  1 drivers
S_0x555db7a08500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a08370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea99b0 .functor XOR 1, L_0x555db7ea9d00, L_0x555db7ea9ec0, C4<0>, C4<0>;
L_0x555db7ea9a20 .functor AND 1, L_0x555db7ea9d00, L_0x555db7ea9ec0, C4<1>, C4<1>;
v0x555db7a08690_0 .net "S", 0 0, L_0x555db7ea99b0;  alias, 1 drivers
v0x555db7a08730_0 .net "a", 0 0, L_0x555db7ea9d00;  alias, 1 drivers
v0x555db7a087d0_0 .net "b", 0 0, L_0x555db7ea9ec0;  alias, 1 drivers
v0x555db7a08870_0 .net "cout", 0 0, L_0x555db7ea9a20;  alias, 1 drivers
S_0x555db7a08910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a08370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea9a90 .functor XOR 1, L_0x555db7ea9650, L_0x555db7ea99b0, C4<0>, C4<0>;
L_0x555db7ea9b90 .functor AND 1, L_0x555db7ea9650, L_0x555db7ea99b0, C4<1>, C4<1>;
v0x555db7a08aa0_0 .net "S", 0 0, L_0x555db7ea9a90;  alias, 1 drivers
v0x555db7a08b40_0 .net "a", 0 0, L_0x555db7ea9650;  alias, 1 drivers
v0x555db7a08be0_0 .net "b", 0 0, L_0x555db7ea99b0;  alias, 1 drivers
v0x555db7a08c80_0 .net "cout", 0 0, L_0x555db7ea9b90;  alias, 1 drivers
S_0x555db7a09220 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7a07010;
 .timescale 0 0;
P_0x555db75a7280 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7a093b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a09220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eaa290 .functor OR 1, L_0x555db7eaa060, L_0x555db7eaa220, C4<0>, C4<0>;
v0x555db7a09d60_0 .net "S", 0 0, L_0x555db7eaa0d0;  1 drivers
v0x555db7a09e00_0 .net "a", 0 0, L_0x555db7eaa390;  1 drivers
v0x555db7a09ea0_0 .net "b", 0 0, L_0x555db7eaa4c0;  1 drivers
v0x555db7a09f40_0 .net "cin", 0 0, L_0x555db7ea9c00;  alias, 1 drivers
v0x555db7a09fe0_0 .net "cout", 0 0, L_0x555db7eaa290;  alias, 1 drivers
v0x555db7a0a080_0 .net "cout1", 0 0, L_0x555db7eaa060;  1 drivers
v0x555db7a0a120_0 .net "cout2", 0 0, L_0x555db7eaa220;  1 drivers
v0x555db7a0a1c0_0 .net "s1", 0 0, L_0x555db7ea9ff0;  1 drivers
S_0x555db7a09540 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a093b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ea9ff0 .functor XOR 1, L_0x555db7eaa390, L_0x555db7eaa4c0, C4<0>, C4<0>;
L_0x555db7eaa060 .functor AND 1, L_0x555db7eaa390, L_0x555db7eaa4c0, C4<1>, C4<1>;
v0x555db7a096d0_0 .net "S", 0 0, L_0x555db7ea9ff0;  alias, 1 drivers
v0x555db7a09770_0 .net "a", 0 0, L_0x555db7eaa390;  alias, 1 drivers
v0x555db7a09810_0 .net "b", 0 0, L_0x555db7eaa4c0;  alias, 1 drivers
v0x555db7a098b0_0 .net "cout", 0 0, L_0x555db7eaa060;  alias, 1 drivers
S_0x555db7a09950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a093b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eaa0d0 .functor XOR 1, L_0x555db7ea9c00, L_0x555db7ea9ff0, C4<0>, C4<0>;
L_0x555db7eaa220 .functor AND 1, L_0x555db7ea9c00, L_0x555db7ea9ff0, C4<1>, C4<1>;
v0x555db7a09ae0_0 .net "S", 0 0, L_0x555db7eaa0d0;  alias, 1 drivers
v0x555db7a09b80_0 .net "a", 0 0, L_0x555db7ea9c00;  alias, 1 drivers
v0x555db7a09c20_0 .net "b", 0 0, L_0x555db7ea9ff0;  alias, 1 drivers
v0x555db7a09cc0_0 .net "cout", 0 0, L_0x555db7eaa220;  alias, 1 drivers
S_0x555db7a0a260 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7a07010;
 .timescale 0 0;
P_0x555db74d15e0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7a0a3f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a0a260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eaa890 .functor OR 1, L_0x555db7eaa660, L_0x555db7eaa820, C4<0>, C4<0>;
v0x555db7a1ad40_0 .net "S", 0 0, L_0x555db7eaa6d0;  1 drivers
v0x555db7a1ae00_0 .net "a", 0 0, L_0x555db7eaa990;  1 drivers
v0x555db7a1aed0_0 .net "b", 0 0, L_0x555db7eaaac0;  1 drivers
v0x555db7a1afd0_0 .net "cin", 0 0, L_0x555db7eaa290;  alias, 1 drivers
v0x555db7a1b0c0_0 .net "cout", 0 0, L_0x555db7eaa890;  alias, 1 drivers
v0x555db7a1b1b0_0 .net "cout1", 0 0, L_0x555db7eaa660;  1 drivers
v0x555db7a1b250_0 .net "cout2", 0 0, L_0x555db7eaa820;  1 drivers
v0x555db7a1b2f0_0 .net "s1", 0 0, L_0x555db7eaa5f0;  1 drivers
S_0x555db7a0a580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a0a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eaa5f0 .functor XOR 1, L_0x555db7eaa990, L_0x555db7eaaac0, C4<0>, C4<0>;
L_0x555db7eaa660 .functor AND 1, L_0x555db7eaa990, L_0x555db7eaaac0, C4<1>, C4<1>;
v0x555db7a0a710_0 .net "S", 0 0, L_0x555db7eaa5f0;  alias, 1 drivers
v0x555db7a0a7b0_0 .net "a", 0 0, L_0x555db7eaa990;  alias, 1 drivers
v0x555db7a0a850_0 .net "b", 0 0, L_0x555db7eaaac0;  alias, 1 drivers
v0x555db7a1a590_0 .net "cout", 0 0, L_0x555db7eaa660;  alias, 1 drivers
S_0x555db7a1a700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a0a3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eaa6d0 .functor XOR 1, L_0x555db7eaa290, L_0x555db7eaa5f0, C4<0>, C4<0>;
L_0x555db7eaa820 .functor AND 1, L_0x555db7eaa290, L_0x555db7eaa5f0, C4<1>, C4<1>;
v0x555db7a1a9a0_0 .net "S", 0 0, L_0x555db7eaa6d0;  alias, 1 drivers
v0x555db7a1aa60_0 .net "a", 0 0, L_0x555db7eaa290;  alias, 1 drivers
v0x555db7a1ab50_0 .net "b", 0 0, L_0x555db7eaa5f0;  alias, 1 drivers
v0x555db7a1ac50_0 .net "cout", 0 0, L_0x555db7eaa820;  alias, 1 drivers
S_0x555db7a1b3e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7a07010;
 .timescale 0 0;
P_0x555db7a1b630 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7a1b710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a1b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eaaf20 .functor OR 1, L_0x555db7eaad40, L_0x555db7eaaeb0, C4<0>, C4<0>;
v0x555db7a1c630_0 .net "S", 0 0, L_0x555db7eaadb0;  1 drivers
v0x555db7a1c6f0_0 .net "a", 0 0, L_0x555db7eaafe0;  1 drivers
v0x555db7a1c7c0_0 .net "b", 0 0, L_0x555db7eab110;  1 drivers
v0x555db7a1c8c0_0 .net "cin", 0 0, L_0x555db7eaa890;  alias, 1 drivers
v0x555db7a1c9b0_0 .net "cout", 0 0, L_0x555db7eaaf20;  alias, 1 drivers
v0x555db7a1caa0_0 .net "cout1", 0 0, L_0x555db7eaad40;  1 drivers
v0x555db7a1cb40_0 .net "cout2", 0 0, L_0x555db7eaaeb0;  1 drivers
v0x555db7a1cbe0_0 .net "s1", 0 0, L_0x555db7eaacd0;  1 drivers
S_0x555db7a1b9a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a1b710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eaacd0 .functor XOR 1, L_0x555db7eaafe0, L_0x555db7eab110, C4<0>, C4<0>;
L_0x555db7eaad40 .functor AND 1, L_0x555db7eaafe0, L_0x555db7eab110, C4<1>, C4<1>;
v0x555db7a1bc40_0 .net "S", 0 0, L_0x555db7eaacd0;  alias, 1 drivers
v0x555db7a1bd20_0 .net "a", 0 0, L_0x555db7eaafe0;  alias, 1 drivers
v0x555db7a1bde0_0 .net "b", 0 0, L_0x555db7eab110;  alias, 1 drivers
v0x555db7a1beb0_0 .net "cout", 0 0, L_0x555db7eaad40;  alias, 1 drivers
S_0x555db7a1c020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a1b710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eaadb0 .functor XOR 1, L_0x555db7eaa890, L_0x555db7eaacd0, C4<0>, C4<0>;
L_0x555db7eaaeb0 .functor AND 1, L_0x555db7eaa890, L_0x555db7eaacd0, C4<1>, C4<1>;
v0x555db7a1c290_0 .net "S", 0 0, L_0x555db7eaadb0;  alias, 1 drivers
v0x555db7a1c350_0 .net "a", 0 0, L_0x555db7eaa890;  alias, 1 drivers
v0x555db7a1c440_0 .net "b", 0 0, L_0x555db7eaacd0;  alias, 1 drivers
v0x555db7a1c540_0 .net "cout", 0 0, L_0x555db7eaaeb0;  alias, 1 drivers
S_0x555db7a1d670 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db799f860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7446870 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c1600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7eb6c30 .functor BUFZ 1, L_0x7f49c55c1600, C4<0>, C4<0>, C4<0>;
L_0x555db7eb6cc0 .functor BUFZ 1, L_0x555db7eb67a0, C4<0>, C4<0>, C4<0>;
v0x555db7a29d60_0 .net "S", 7 0, L_0x555db7eb6b90;  alias, 1 drivers
v0x555db7a29e60_0 .net "a", 7 0, L_0x555db7eb2f60;  alias, 1 drivers
v0x555db7a29f20_0 .net "b", 7 0, L_0x555db7eafa50;  alias, 1 drivers
v0x555db7a29ff0 .array "carry", 0 8;
v0x555db7a29ff0_0 .net v0x555db7a29ff0 0, 0 0, L_0x555db7eb6c30; 1 drivers
v0x555db7a29ff0_1 .net v0x555db7a29ff0 1, 0 0, L_0x555db7eb3570; 1 drivers
v0x555db7a29ff0_2 .net v0x555db7a29ff0 2, 0 0, L_0x555db7eb3cd0; 1 drivers
v0x555db7a29ff0_3 .net v0x555db7a29ff0 3, 0 0, L_0x555db7eb43f0; 1 drivers
v0x555db7a29ff0_4 .net v0x555db7a29ff0 4, 0 0, L_0x555db7eb4aa0; 1 drivers
v0x555db7a29ff0_5 .net v0x555db7a29ff0 5, 0 0, L_0x555db7eb51f0; 1 drivers
v0x555db7a29ff0_6 .net v0x555db7a29ff0 6, 0 0, L_0x555db7eb5920; 1 drivers
v0x555db7a29ff0_7 .net v0x555db7a29ff0 7, 0 0, L_0x555db7eb6110; 1 drivers
v0x555db7a29ff0_8 .net v0x555db7a29ff0 8, 0 0, L_0x555db7eb67a0; 1 drivers
v0x555db7a2a130_0 .net "cin", 0 0, L_0x7f49c55c1600;  1 drivers
v0x555db7a2a220_0 .net "cout", 0 0, L_0x555db7eb6cc0;  alias, 1 drivers
L_0x555db7eb36b0 .part L_0x555db7eb2f60, 0, 1;
L_0x555db7eb3890 .part L_0x555db7eafa50, 0, 1;
L_0x555db7eb3e10 .part L_0x555db7eb2f60, 1, 1;
L_0x555db7eb3f40 .part L_0x555db7eafa50, 1, 1;
L_0x555db7eb4530 .part L_0x555db7eb2f60, 2, 1;
L_0x555db7eb4660 .part L_0x555db7eafa50, 2, 1;
L_0x555db7eb4be0 .part L_0x555db7eb2f60, 3, 1;
L_0x555db7eb4d10 .part L_0x555db7eafa50, 3, 1;
L_0x555db7eb5330 .part L_0x555db7eb2f60, 4, 1;
L_0x555db7eb5570 .part L_0x555db7eafa50, 4, 1;
L_0x555db7eb5a60 .part L_0x555db7eb2f60, 5, 1;
L_0x555db7eb5b90 .part L_0x555db7eafa50, 5, 1;
L_0x555db7eb6250 .part L_0x555db7eb2f60, 6, 1;
L_0x555db7eb6380 .part L_0x555db7eafa50, 6, 1;
L_0x555db7eb68a0 .part L_0x555db7eb2f60, 7, 1;
L_0x555db7eb69d0 .part L_0x555db7eafa50, 7, 1;
LS_0x555db7eb6b90_0_0 .concat8 [ 1 1 1 1], L_0x555db7eb3300, L_0x555db7eb3b00, L_0x555db7eb4220, L_0x555db7eb48d0;
LS_0x555db7eb6b90_0_4 .concat8 [ 1 1 1 1], L_0x555db7eb4fd0, L_0x555db7eb5750, L_0x555db7eb5f80, L_0x555db7eb6580;
L_0x555db7eb6b90 .concat8 [ 4 4 0 0], LS_0x555db7eb6b90_0_0, LS_0x555db7eb6b90_0_4;
S_0x555db7a1d980 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a1d670;
 .timescale 0 0;
P_0x555db7a1db80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a1dc60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a1d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb3570 .functor OR 1, L_0x555db7eb3240, L_0x555db7eb3450, C4<0>, C4<0>;
v0x555db7a1eb90_0 .net "S", 0 0, L_0x555db7eb3300;  1 drivers
v0x555db7a1ec50_0 .net "a", 0 0, L_0x555db7eb36b0;  1 drivers
v0x555db7a1ed20_0 .net "b", 0 0, L_0x555db7eb3890;  1 drivers
v0x555db7a1ee20_0 .net "cin", 0 0, L_0x555db7eb6c30;  alias, 1 drivers
v0x555db7a1eef0_0 .net "cout", 0 0, L_0x555db7eb3570;  alias, 1 drivers
v0x555db7a1efe0_0 .net "cout1", 0 0, L_0x555db7eb3240;  1 drivers
v0x555db7a1f080_0 .net "cout2", 0 0, L_0x555db7eb3450;  1 drivers
v0x555db7a1f150_0 .net "s1", 0 0, L_0x555db7eb3130;  1 drivers
S_0x555db7a1def0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a1dc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb3130 .functor XOR 1, L_0x555db7eb36b0, L_0x555db7eb3890, C4<0>, C4<0>;
L_0x555db7eb3240 .functor AND 1, L_0x555db7eb36b0, L_0x555db7eb3890, C4<1>, C4<1>;
v0x555db7a1e190_0 .net "S", 0 0, L_0x555db7eb3130;  alias, 1 drivers
v0x555db7a1e270_0 .net "a", 0 0, L_0x555db7eb36b0;  alias, 1 drivers
v0x555db7a1e330_0 .net "b", 0 0, L_0x555db7eb3890;  alias, 1 drivers
v0x555db7a1e400_0 .net "cout", 0 0, L_0x555db7eb3240;  alias, 1 drivers
S_0x555db7a1e570 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a1dc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb3300 .functor XOR 1, L_0x555db7eb6c30, L_0x555db7eb3130, C4<0>, C4<0>;
L_0x555db7eb3450 .functor AND 1, L_0x555db7eb6c30, L_0x555db7eb3130, C4<1>, C4<1>;
v0x555db7a1e7e0_0 .net "S", 0 0, L_0x555db7eb3300;  alias, 1 drivers
v0x555db7a1e8a0_0 .net "a", 0 0, L_0x555db7eb6c30;  alias, 1 drivers
v0x555db7a1e960_0 .net "b", 0 0, L_0x555db7eb3130;  alias, 1 drivers
v0x555db7a1ea60_0 .net "cout", 0 0, L_0x555db7eb3450;  alias, 1 drivers
S_0x555db7a1f240 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a1d670;
 .timescale 0 0;
P_0x555db7a1f440 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a1f500 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a1f240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb3cd0 .functor OR 1, L_0x555db7eb3a70, L_0x555db7eb3c40, C4<0>, C4<0>;
v0x555db7a203f0_0 .net "S", 0 0, L_0x555db7eb3b00;  1 drivers
v0x555db7a204b0_0 .net "a", 0 0, L_0x555db7eb3e10;  1 drivers
v0x555db7a20580_0 .net "b", 0 0, L_0x555db7eb3f40;  1 drivers
v0x555db7a20680_0 .net "cin", 0 0, L_0x555db7eb3570;  alias, 1 drivers
v0x555db7a20770_0 .net "cout", 0 0, L_0x555db7eb3cd0;  alias, 1 drivers
v0x555db7a20860_0 .net "cout1", 0 0, L_0x555db7eb3a70;  1 drivers
v0x555db7a20900_0 .net "cout2", 0 0, L_0x555db7eb3c40;  1 drivers
v0x555db7a209a0_0 .net "s1", 0 0, L_0x555db7eb39c0;  1 drivers
S_0x555db7a1f760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a1f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb39c0 .functor XOR 1, L_0x555db7eb3e10, L_0x555db7eb3f40, C4<0>, C4<0>;
L_0x555db7eb3a70 .functor AND 1, L_0x555db7eb3e10, L_0x555db7eb3f40, C4<1>, C4<1>;
v0x555db7a1fa00_0 .net "S", 0 0, L_0x555db7eb39c0;  alias, 1 drivers
v0x555db7a1fae0_0 .net "a", 0 0, L_0x555db7eb3e10;  alias, 1 drivers
v0x555db7a1fba0_0 .net "b", 0 0, L_0x555db7eb3f40;  alias, 1 drivers
v0x555db7a1fc70_0 .net "cout", 0 0, L_0x555db7eb3a70;  alias, 1 drivers
S_0x555db7a1fde0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a1f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb3b00 .functor XOR 1, L_0x555db7eb3570, L_0x555db7eb39c0, C4<0>, C4<0>;
L_0x555db7eb3c40 .functor AND 1, L_0x555db7eb3570, L_0x555db7eb39c0, C4<1>, C4<1>;
v0x555db7a20050_0 .net "S", 0 0, L_0x555db7eb3b00;  alias, 1 drivers
v0x555db7a20110_0 .net "a", 0 0, L_0x555db7eb3570;  alias, 1 drivers
v0x555db7a20200_0 .net "b", 0 0, L_0x555db7eb39c0;  alias, 1 drivers
v0x555db7a20300_0 .net "cout", 0 0, L_0x555db7eb3c40;  alias, 1 drivers
S_0x555db7a20a90 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7a1d670;
 .timescale 0 0;
P_0x555db7a20c90 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7a20d50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a20a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb43f0 .functor OR 1, L_0x555db7eb4190, L_0x555db7eb4360, C4<0>, C4<0>;
v0x555db7a21c70_0 .net "S", 0 0, L_0x555db7eb4220;  1 drivers
v0x555db7a21d30_0 .net "a", 0 0, L_0x555db7eb4530;  1 drivers
v0x555db7a21e00_0 .net "b", 0 0, L_0x555db7eb4660;  1 drivers
v0x555db7a21f00_0 .net "cin", 0 0, L_0x555db7eb3cd0;  alias, 1 drivers
v0x555db7a21ff0_0 .net "cout", 0 0, L_0x555db7eb43f0;  alias, 1 drivers
v0x555db7a220e0_0 .net "cout1", 0 0, L_0x555db7eb4190;  1 drivers
v0x555db7a22180_0 .net "cout2", 0 0, L_0x555db7eb4360;  1 drivers
v0x555db7a22220_0 .net "s1", 0 0, L_0x555db7eb4100;  1 drivers
S_0x555db7a20fe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a20d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb4100 .functor XOR 1, L_0x555db7eb4530, L_0x555db7eb4660, C4<0>, C4<0>;
L_0x555db7eb4190 .functor AND 1, L_0x555db7eb4530, L_0x555db7eb4660, C4<1>, C4<1>;
v0x555db7a21280_0 .net "S", 0 0, L_0x555db7eb4100;  alias, 1 drivers
v0x555db7a21360_0 .net "a", 0 0, L_0x555db7eb4530;  alias, 1 drivers
v0x555db7a21420_0 .net "b", 0 0, L_0x555db7eb4660;  alias, 1 drivers
v0x555db7a214f0_0 .net "cout", 0 0, L_0x555db7eb4190;  alias, 1 drivers
S_0x555db7a21660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a20d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb4220 .functor XOR 1, L_0x555db7eb3cd0, L_0x555db7eb4100, C4<0>, C4<0>;
L_0x555db7eb4360 .functor AND 1, L_0x555db7eb3cd0, L_0x555db7eb4100, C4<1>, C4<1>;
v0x555db7a218d0_0 .net "S", 0 0, L_0x555db7eb4220;  alias, 1 drivers
v0x555db7a21990_0 .net "a", 0 0, L_0x555db7eb3cd0;  alias, 1 drivers
v0x555db7a21a80_0 .net "b", 0 0, L_0x555db7eb4100;  alias, 1 drivers
v0x555db7a21b80_0 .net "cout", 0 0, L_0x555db7eb4360;  alias, 1 drivers
S_0x555db7a22310 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7a1d670;
 .timescale 0 0;
P_0x555db7a22510 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7a225f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a22310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb4aa0 .functor OR 1, L_0x555db7eb4840, L_0x555db7eb4a10, C4<0>, C4<0>;
v0x555db7a234e0_0 .net "S", 0 0, L_0x555db7eb48d0;  1 drivers
v0x555db7a235a0_0 .net "a", 0 0, L_0x555db7eb4be0;  1 drivers
v0x555db7a23670_0 .net "b", 0 0, L_0x555db7eb4d10;  1 drivers
v0x555db7a23770_0 .net "cin", 0 0, L_0x555db7eb43f0;  alias, 1 drivers
v0x555db7a23860_0 .net "cout", 0 0, L_0x555db7eb4aa0;  alias, 1 drivers
v0x555db7a23950_0 .net "cout1", 0 0, L_0x555db7eb4840;  1 drivers
v0x555db7a239f0_0 .net "cout2", 0 0, L_0x555db7eb4a10;  1 drivers
v0x555db7a23a90_0 .net "s1", 0 0, L_0x555db7eb4790;  1 drivers
S_0x555db7a22850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a225f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb4790 .functor XOR 1, L_0x555db7eb4be0, L_0x555db7eb4d10, C4<0>, C4<0>;
L_0x555db7eb4840 .functor AND 1, L_0x555db7eb4be0, L_0x555db7eb4d10, C4<1>, C4<1>;
v0x555db7a22af0_0 .net "S", 0 0, L_0x555db7eb4790;  alias, 1 drivers
v0x555db7a22bd0_0 .net "a", 0 0, L_0x555db7eb4be0;  alias, 1 drivers
v0x555db7a22c90_0 .net "b", 0 0, L_0x555db7eb4d10;  alias, 1 drivers
v0x555db7a22d60_0 .net "cout", 0 0, L_0x555db7eb4840;  alias, 1 drivers
S_0x555db7a22ed0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a225f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb48d0 .functor XOR 1, L_0x555db7eb43f0, L_0x555db7eb4790, C4<0>, C4<0>;
L_0x555db7eb4a10 .functor AND 1, L_0x555db7eb43f0, L_0x555db7eb4790, C4<1>, C4<1>;
v0x555db7a23140_0 .net "S", 0 0, L_0x555db7eb48d0;  alias, 1 drivers
v0x555db7a23200_0 .net "a", 0 0, L_0x555db7eb43f0;  alias, 1 drivers
v0x555db7a232f0_0 .net "b", 0 0, L_0x555db7eb4790;  alias, 1 drivers
v0x555db7a233f0_0 .net "cout", 0 0, L_0x555db7eb4a10;  alias, 1 drivers
S_0x555db7a23b80 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7a1d670;
 .timescale 0 0;
P_0x555db7a23dd0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7a23eb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a23b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb51f0 .functor OR 1, L_0x555db7eb4f40, L_0x555db7eb5160, C4<0>, C4<0>;
v0x555db7a24d70_0 .net "S", 0 0, L_0x555db7eb4fd0;  1 drivers
v0x555db7a24e30_0 .net "a", 0 0, L_0x555db7eb5330;  1 drivers
v0x555db7a24f00_0 .net "b", 0 0, L_0x555db7eb5570;  1 drivers
v0x555db7a25000_0 .net "cin", 0 0, L_0x555db7eb4aa0;  alias, 1 drivers
v0x555db7a250f0_0 .net "cout", 0 0, L_0x555db7eb51f0;  alias, 1 drivers
v0x555db7a251e0_0 .net "cout1", 0 0, L_0x555db7eb4f40;  1 drivers
v0x555db7a25280_0 .net "cout2", 0 0, L_0x555db7eb5160;  1 drivers
v0x555db7a25320_0 .net "s1", 0 0, L_0x555db7eb4e90;  1 drivers
S_0x555db7a24110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a23eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb4e90 .functor XOR 1, L_0x555db7eb5330, L_0x555db7eb5570, C4<0>, C4<0>;
L_0x555db7eb4f40 .functor AND 1, L_0x555db7eb5330, L_0x555db7eb5570, C4<1>, C4<1>;
v0x555db7a24380_0 .net "S", 0 0, L_0x555db7eb4e90;  alias, 1 drivers
v0x555db7a24460_0 .net "a", 0 0, L_0x555db7eb5330;  alias, 1 drivers
v0x555db7a24520_0 .net "b", 0 0, L_0x555db7eb5570;  alias, 1 drivers
v0x555db7a245f0_0 .net "cout", 0 0, L_0x555db7eb4f40;  alias, 1 drivers
S_0x555db7a24760 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a23eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb4fd0 .functor XOR 1, L_0x555db7eb4aa0, L_0x555db7eb4e90, C4<0>, C4<0>;
L_0x555db7eb5160 .functor AND 1, L_0x555db7eb4aa0, L_0x555db7eb4e90, C4<1>, C4<1>;
v0x555db7a249d0_0 .net "S", 0 0, L_0x555db7eb4fd0;  alias, 1 drivers
v0x555db7a24a90_0 .net "a", 0 0, L_0x555db7eb4aa0;  alias, 1 drivers
v0x555db7a24b80_0 .net "b", 0 0, L_0x555db7eb4e90;  alias, 1 drivers
v0x555db7a24c80_0 .net "cout", 0 0, L_0x555db7eb5160;  alias, 1 drivers
S_0x555db7a25410 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7a1d670;
 .timescale 0 0;
P_0x555db7a25610 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7a256f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a25410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb5920 .functor OR 1, L_0x555db7eb56c0, L_0x555db7eb5890, C4<0>, C4<0>;
v0x555db7a265e0_0 .net "S", 0 0, L_0x555db7eb5750;  1 drivers
v0x555db7a266a0_0 .net "a", 0 0, L_0x555db7eb5a60;  1 drivers
v0x555db7a26770_0 .net "b", 0 0, L_0x555db7eb5b90;  1 drivers
v0x555db7a26870_0 .net "cin", 0 0, L_0x555db7eb51f0;  alias, 1 drivers
v0x555db7a26960_0 .net "cout", 0 0, L_0x555db7eb5920;  alias, 1 drivers
v0x555db7a26a50_0 .net "cout1", 0 0, L_0x555db7eb56c0;  1 drivers
v0x555db7a26af0_0 .net "cout2", 0 0, L_0x555db7eb5890;  1 drivers
v0x555db7a26b90_0 .net "s1", 0 0, L_0x555db7eb5610;  1 drivers
S_0x555db7a25950 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a256f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb5610 .functor XOR 1, L_0x555db7eb5a60, L_0x555db7eb5b90, C4<0>, C4<0>;
L_0x555db7eb56c0 .functor AND 1, L_0x555db7eb5a60, L_0x555db7eb5b90, C4<1>, C4<1>;
v0x555db7a25bf0_0 .net "S", 0 0, L_0x555db7eb5610;  alias, 1 drivers
v0x555db7a25cd0_0 .net "a", 0 0, L_0x555db7eb5a60;  alias, 1 drivers
v0x555db7a25d90_0 .net "b", 0 0, L_0x555db7eb5b90;  alias, 1 drivers
v0x555db7a25e60_0 .net "cout", 0 0, L_0x555db7eb56c0;  alias, 1 drivers
S_0x555db7a25fd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a256f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb5750 .functor XOR 1, L_0x555db7eb51f0, L_0x555db7eb5610, C4<0>, C4<0>;
L_0x555db7eb5890 .functor AND 1, L_0x555db7eb51f0, L_0x555db7eb5610, C4<1>, C4<1>;
v0x555db7a26240_0 .net "S", 0 0, L_0x555db7eb5750;  alias, 1 drivers
v0x555db7a26300_0 .net "a", 0 0, L_0x555db7eb51f0;  alias, 1 drivers
v0x555db7a263f0_0 .net "b", 0 0, L_0x555db7eb5610;  alias, 1 drivers
v0x555db7a264f0_0 .net "cout", 0 0, L_0x555db7eb5890;  alias, 1 drivers
S_0x555db7a26c80 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7a1d670;
 .timescale 0 0;
P_0x555db7a26e80 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7a26f60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a26c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb6110 .functor OR 1, L_0x555db7eb5ef0, L_0x555db7eb6080, C4<0>, C4<0>;
v0x555db7a27e50_0 .net "S", 0 0, L_0x555db7eb5f80;  1 drivers
v0x555db7a27f10_0 .net "a", 0 0, L_0x555db7eb6250;  1 drivers
v0x555db7a27fe0_0 .net "b", 0 0, L_0x555db7eb6380;  1 drivers
v0x555db7a280e0_0 .net "cin", 0 0, L_0x555db7eb5920;  alias, 1 drivers
v0x555db7a281d0_0 .net "cout", 0 0, L_0x555db7eb6110;  alias, 1 drivers
v0x555db7a282c0_0 .net "cout1", 0 0, L_0x555db7eb5ef0;  1 drivers
v0x555db7a28360_0 .net "cout2", 0 0, L_0x555db7eb6080;  1 drivers
v0x555db7a28400_0 .net "s1", 0 0, L_0x555db7eb5e40;  1 drivers
S_0x555db7a271c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a26f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb5e40 .functor XOR 1, L_0x555db7eb6250, L_0x555db7eb6380, C4<0>, C4<0>;
L_0x555db7eb5ef0 .functor AND 1, L_0x555db7eb6250, L_0x555db7eb6380, C4<1>, C4<1>;
v0x555db7a27460_0 .net "S", 0 0, L_0x555db7eb5e40;  alias, 1 drivers
v0x555db7a27540_0 .net "a", 0 0, L_0x555db7eb6250;  alias, 1 drivers
v0x555db7a27600_0 .net "b", 0 0, L_0x555db7eb6380;  alias, 1 drivers
v0x555db7a276d0_0 .net "cout", 0 0, L_0x555db7eb5ef0;  alias, 1 drivers
S_0x555db7a27840 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a26f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb5f80 .functor XOR 1, L_0x555db7eb5920, L_0x555db7eb5e40, C4<0>, C4<0>;
L_0x555db7eb6080 .functor AND 1, L_0x555db7eb5920, L_0x555db7eb5e40, C4<1>, C4<1>;
v0x555db7a27ab0_0 .net "S", 0 0, L_0x555db7eb5f80;  alias, 1 drivers
v0x555db7a27b70_0 .net "a", 0 0, L_0x555db7eb5920;  alias, 1 drivers
v0x555db7a27c60_0 .net "b", 0 0, L_0x555db7eb5e40;  alias, 1 drivers
v0x555db7a27d60_0 .net "cout", 0 0, L_0x555db7eb6080;  alias, 1 drivers
S_0x555db7a284f0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7a1d670;
 .timescale 0 0;
P_0x555db7a286f0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7a287d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a284f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb67a0 .functor OR 1, L_0x555db7eb64f0, L_0x555db7eb6710, C4<0>, C4<0>;
v0x555db7a296c0_0 .net "S", 0 0, L_0x555db7eb6580;  1 drivers
v0x555db7a29780_0 .net "a", 0 0, L_0x555db7eb68a0;  1 drivers
v0x555db7a29850_0 .net "b", 0 0, L_0x555db7eb69d0;  1 drivers
v0x555db7a29950_0 .net "cin", 0 0, L_0x555db7eb6110;  alias, 1 drivers
v0x555db7a29a40_0 .net "cout", 0 0, L_0x555db7eb67a0;  alias, 1 drivers
v0x555db7a29b30_0 .net "cout1", 0 0, L_0x555db7eb64f0;  1 drivers
v0x555db7a29bd0_0 .net "cout2", 0 0, L_0x555db7eb6710;  1 drivers
v0x555db7a29c70_0 .net "s1", 0 0, L_0x555db7eb5dd0;  1 drivers
S_0x555db7a28a30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a287d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb5dd0 .functor XOR 1, L_0x555db7eb68a0, L_0x555db7eb69d0, C4<0>, C4<0>;
L_0x555db7eb64f0 .functor AND 1, L_0x555db7eb68a0, L_0x555db7eb69d0, C4<1>, C4<1>;
v0x555db7a28cd0_0 .net "S", 0 0, L_0x555db7eb5dd0;  alias, 1 drivers
v0x555db7a28db0_0 .net "a", 0 0, L_0x555db7eb68a0;  alias, 1 drivers
v0x555db7a28e70_0 .net "b", 0 0, L_0x555db7eb69d0;  alias, 1 drivers
v0x555db7a28f40_0 .net "cout", 0 0, L_0x555db7eb64f0;  alias, 1 drivers
S_0x555db7a290b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a287d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb6580 .functor XOR 1, L_0x555db7eb6110, L_0x555db7eb5dd0, C4<0>, C4<0>;
L_0x555db7eb6710 .functor AND 1, L_0x555db7eb6110, L_0x555db7eb5dd0, C4<1>, C4<1>;
v0x555db7a29320_0 .net "S", 0 0, L_0x555db7eb6580;  alias, 1 drivers
v0x555db7a293e0_0 .net "a", 0 0, L_0x555db7eb6110;  alias, 1 drivers
v0x555db7a294d0_0 .net "b", 0 0, L_0x555db7eb5dd0;  alias, 1 drivers
v0x555db7a295d0_0 .net "cout", 0 0, L_0x555db7eb6710;  alias, 1 drivers
S_0x555db7a2bc80 .scope module, "ins12" "karatsuba_4" 3 139, 3 107 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7edcc90 .functor XOR 1, L_0x555db7ecbb40, L_0x555db7ece670, C4<0>, C4<0>;
v0x555db7adf1c0_0 .net "X", 3 0, L_0x555db7ee74c0;  1 drivers
v0x555db7adf2c0_0 .net "Y", 3 0, L_0x555db7ee7560;  1 drivers
v0x555db7adf3a0_0 .net "Z", 7 0, L_0x555db7ee72b0;  alias, 1 drivers
L_0x7f49c55c2650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7adf470_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55c2650;  1 drivers
v0x555db7adf530_0 .net *"_ivl_24", 0 0, L_0x555db7edcc90;  1 drivers
L_0x7f49c55c2848 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7adf660_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55c2848;  1 drivers
L_0x7f49c55c2890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7adf740_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c2890;  1 drivers
L_0x7f49c55c28d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7adf820_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55c28d8;  1 drivers
L_0x7f49c55c2920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7adf900_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55c2920;  1 drivers
v0x555db7adf9e0_0 .net "a", 1 0, L_0x555db7ecb690;  1 drivers
v0x555db7adfaa0_0 .net "a_abs", 1 0, L_0x555db7ecce60;  1 drivers
v0x555db7adfbb0_0 .net "b", 1 0, L_0x555db7ece1c0;  1 drivers
v0x555db7adfcc0_0 .net "b_abs", 1 0, L_0x555db7ecf990;  1 drivers
v0x555db7adfdd0_0 .net "c3", 0 0, L_0x555db7ee3ea0;  1 drivers
v0x555db7adfe70_0 .net "c4", 0 0, L_0x555db7ee73e0;  1 drivers
v0x555db7adff10_0 .net "neg_a", 0 0, L_0x555db7ecbb40;  1 drivers
v0x555db7adffb0_0 .net "neg_b", 0 0, L_0x555db7ece670;  1 drivers
v0x555db7ae0160_0 .net "temp", 7 0, L_0x555db7ee3d90;  1 drivers
v0x555db7ae0250_0 .net "term1", 7 0, L_0x555db7ee0a90;  1 drivers
v0x555db7ae02f0_0 .net "term2", 7 0, L_0x555db7ee0b30;  1 drivers
v0x555db7ae0390_0 .net "term3", 7 0, L_0x555db7ee0c40;  1 drivers
v0x555db7ae0460_0 .net "z0", 3 0, L_0x555db7eca2b0;  1 drivers
v0x555db7ae0500_0 .net "z1_1", 4 0, L_0x555db7edcd00;  1 drivers
v0x555db7ae05a0_0 .net "z1_3", 3 0, L_0x555db7eda730;  1 drivers
v0x555db7ae0690_0 .net "z1_3_pad", 4 0, L_0x555db7eda9a0;  1 drivers
v0x555db7ae0750_0 .net "z1_4", 4 0, L_0x555db7edcb10;  1 drivers
v0x555db7ae0840_0 .net "z1_pad", 4 0, L_0x555db7ee0910;  1 drivers
v0x555db7ae0950_0 .net "z2", 3 0, L_0x555db7ebfb60;  1 drivers
L_0x555db7ebfd70 .part L_0x555db7ee74c0, 2, 2;
L_0x555db7ebfe10 .part L_0x555db7ee7560, 2, 2;
L_0x555db7eca520 .part L_0x555db7ee74c0, 0, 2;
L_0x555db7eca5c0 .part L_0x555db7ee7560, 0, 2;
L_0x555db7eccfb0 .part L_0x555db7ee74c0, 0, 2;
L_0x555db7ecd050 .part L_0x555db7ee74c0, 2, 2;
L_0x555db7ecfae0 .part L_0x555db7ee7560, 2, 2;
L_0x555db7ecfb80 .part L_0x555db7ee7560, 0, 2;
L_0x555db7eda9a0 .concat [ 4 1 0 0], L_0x555db7eda730, L_0x7f49c55c2650;
L_0x555db7edcd00 .functor MUXZ 5, L_0x555db7eda9a0, L_0x555db7edcb10, L_0x555db7edcc90, C4<>;
L_0x555db7ee0a90 .concat [ 4 4 0 0], L_0x555db7eca2b0, L_0x7f49c55c2848;
L_0x555db7ee0b30 .concat [ 2 5 1 0], L_0x7f49c55c28d8, L_0x555db7ee0910, L_0x7f49c55c2890;
L_0x555db7ee0c40 .concat [ 4 4 0 0], L_0x7f49c55c2920, L_0x555db7ebfb60;
S_0x555db7a2be60 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7a2c060 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7ecb730 .functor NOT 2, L_0x555db7ecd050, C4<00>, C4<00>, C4<00>;
L_0x7f49c55c2068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ecb950 .functor BUFZ 1, L_0x7f49c55c2068, C4<0>, C4<0>, C4<0>;
L_0x555db7ecbb40 .functor NOT 1, L_0x555db7ecba10, C4<0>, C4<0>, C4<0>;
v0x555db7a33360_0 .net "D", 1 0, L_0x555db7ecb690;  alias, 1 drivers
v0x555db7a33450_0 .net *"_ivl_21", 0 0, L_0x555db7ecb950;  1 drivers
v0x555db7a33510_0 .net "a", 1 0, L_0x555db7eccfb0;  1 drivers
v0x555db7a33600_0 .net "abs_D", 1 0, L_0x555db7ecce60;  alias, 1 drivers
v0x555db7a336e0_0 .net "b", 1 0, L_0x555db7ecd050;  1 drivers
v0x555db7a33810_0 .net "b_comp", 1 0, L_0x555db7ecb730;  1 drivers
v0x555db7a338f0_0 .net "carry", 2 0, L_0x555db7ecb7c0;  1 drivers
v0x555db7a339d0_0 .net "cin", 0 0, L_0x7f49c55c2068;  1 drivers
v0x555db7a33a90_0 .net "is_pos", 0 0, L_0x555db7ecba10;  1 drivers
v0x555db7a33b50_0 .net "negative", 0 0, L_0x555db7ecbb40;  alias, 1 drivers
v0x555db7a33c10_0 .net "twos", 1 0, L_0x555db7eccca0;  1 drivers
L_0x555db7ecab70 .part L_0x555db7eccfb0, 0, 1;
L_0x555db7ecaca0 .part L_0x555db7ecb730, 0, 1;
L_0x555db7ecadd0 .part L_0x555db7ecb7c0, 0, 1;
L_0x555db7ecb300 .part L_0x555db7eccfb0, 1, 1;
L_0x555db7ecb430 .part L_0x555db7ecb730, 1, 1;
L_0x555db7ecb560 .part L_0x555db7ecb7c0, 1, 1;
L_0x555db7ecb690 .concat8 [ 1 1 0 0], L_0x555db7eca870, L_0x555db7ecb000;
L_0x555db7ecb7c0 .concat8 [ 1 1 1 0], L_0x555db7ecb950, L_0x555db7ecaae0, L_0x555db7ecb270;
L_0x555db7ecba10 .part L_0x555db7ecb7c0, 2, 1;
L_0x555db7ecce60 .functor MUXZ 2, L_0x555db7eccca0, L_0x555db7ecb690, L_0x555db7ecba10, C4<>;
S_0x555db7a2c1a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7a2be60;
 .timescale 0 0;
P_0x555db7a2c3c0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7a2c4a0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a2c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ecaae0 .functor OR 1, L_0x555db7eca790, L_0x555db7ecaa50, C4<0>, C4<0>;
v0x555db7a2d370_0 .net "S", 0 0, L_0x555db7eca870;  1 drivers
v0x555db7a2d430_0 .net "a", 0 0, L_0x555db7ecab70;  1 drivers
v0x555db7a2d500_0 .net "b", 0 0, L_0x555db7ecaca0;  1 drivers
v0x555db7a2d600_0 .net "cin", 0 0, L_0x555db7ecadd0;  1 drivers
v0x555db7a2d6d0_0 .net "cout", 0 0, L_0x555db7ecaae0;  1 drivers
v0x555db7a2d7c0_0 .net "cout1", 0 0, L_0x555db7eca790;  1 drivers
v0x555db7a2d860_0 .net "cout2", 0 0, L_0x555db7ecaa50;  1 drivers
v0x555db7a2d930_0 .net "s1", 0 0, L_0x555db7eca660;  1 drivers
S_0x555db7a2c700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a2c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eca660 .functor XOR 1, L_0x555db7ecab70, L_0x555db7ecaca0, C4<0>, C4<0>;
L_0x555db7eca790 .functor AND 1, L_0x555db7ecab70, L_0x555db7ecaca0, C4<1>, C4<1>;
v0x555db7a2c970_0 .net "S", 0 0, L_0x555db7eca660;  alias, 1 drivers
v0x555db7a2ca50_0 .net "a", 0 0, L_0x555db7ecab70;  alias, 1 drivers
v0x555db7a2cb10_0 .net "b", 0 0, L_0x555db7ecaca0;  alias, 1 drivers
v0x555db7a2cbe0_0 .net "cout", 0 0, L_0x555db7eca790;  alias, 1 drivers
S_0x555db7a2cd50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a2c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eca870 .functor XOR 1, L_0x555db7ecadd0, L_0x555db7eca660, C4<0>, C4<0>;
L_0x555db7ecaa50 .functor AND 1, L_0x555db7ecadd0, L_0x555db7eca660, C4<1>, C4<1>;
v0x555db7a2cfc0_0 .net "S", 0 0, L_0x555db7eca870;  alias, 1 drivers
v0x555db7a2d080_0 .net "a", 0 0, L_0x555db7ecadd0;  alias, 1 drivers
v0x555db7a2d140_0 .net "b", 0 0, L_0x555db7eca660;  alias, 1 drivers
v0x555db7a2d240_0 .net "cout", 0 0, L_0x555db7ecaa50;  alias, 1 drivers
S_0x555db7a2da20 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7a2be60;
 .timescale 0 0;
P_0x555db7a2dc20 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7a2dce0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a2da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ecb270 .functor OR 1, L_0x555db7ecaf70, L_0x555db7ecb1e0, C4<0>, C4<0>;
v0x555db7a2ebe0_0 .net "S", 0 0, L_0x555db7ecb000;  1 drivers
v0x555db7a2eca0_0 .net "a", 0 0, L_0x555db7ecb300;  1 drivers
v0x555db7a2ed70_0 .net "b", 0 0, L_0x555db7ecb430;  1 drivers
v0x555db7a2ee70_0 .net "cin", 0 0, L_0x555db7ecb560;  1 drivers
v0x555db7a2ef40_0 .net "cout", 0 0, L_0x555db7ecb270;  1 drivers
v0x555db7a2f030_0 .net "cout1", 0 0, L_0x555db7ecaf70;  1 drivers
v0x555db7a2f0d0_0 .net "cout2", 0 0, L_0x555db7ecb1e0;  1 drivers
v0x555db7a2f1a0_0 .net "s1", 0 0, L_0x555db7ecaf00;  1 drivers
S_0x555db7a2df40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a2dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecaf00 .functor XOR 1, L_0x555db7ecb300, L_0x555db7ecb430, C4<0>, C4<0>;
L_0x555db7ecaf70 .functor AND 1, L_0x555db7ecb300, L_0x555db7ecb430, C4<1>, C4<1>;
v0x555db7a2e1e0_0 .net "S", 0 0, L_0x555db7ecaf00;  alias, 1 drivers
v0x555db7a2e2c0_0 .net "a", 0 0, L_0x555db7ecb300;  alias, 1 drivers
v0x555db7a2e380_0 .net "b", 0 0, L_0x555db7ecb430;  alias, 1 drivers
v0x555db7a2e450_0 .net "cout", 0 0, L_0x555db7ecaf70;  alias, 1 drivers
S_0x555db7a2e5c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a2dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecb000 .functor XOR 1, L_0x555db7ecb560, L_0x555db7ecaf00, C4<0>, C4<0>;
L_0x555db7ecb1e0 .functor AND 1, L_0x555db7ecb560, L_0x555db7ecaf00, C4<1>, C4<1>;
v0x555db7a2e830_0 .net "S", 0 0, L_0x555db7ecb000;  alias, 1 drivers
v0x555db7a2e8f0_0 .net "a", 0 0, L_0x555db7ecb560;  alias, 1 drivers
v0x555db7a2e9b0_0 .net "b", 0 0, L_0x555db7ecaf00;  alias, 1 drivers
v0x555db7a2eab0_0 .net "cout", 0 0, L_0x555db7ecb1e0;  alias, 1 drivers
S_0x555db7a2f290 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7a2be60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7a2f470 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7ecbc00 .functor NOT 2, L_0x555db7ecb690, C4<00>, C4<00>, C4<00>;
v0x555db7a32fd0_0 .net "cout", 0 0, L_0x555db7eccdd0;  1 drivers
v0x555db7a33090_0 .net "i", 1 0, L_0x555db7ecb690;  alias, 1 drivers
v0x555db7a33150_0 .net "o", 1 0, L_0x555db7eccca0;  alias, 1 drivers
v0x555db7a33250_0 .net "temp2", 1 0, L_0x555db7ecbc00;  1 drivers
S_0x555db7a2f540 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a2f290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a2f720 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c2020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eccd40 .functor BUFZ 1, L_0x7f49c55c2020, C4<0>, C4<0>, C4<0>;
L_0x555db7eccdd0 .functor BUFZ 1, L_0x555db7ecc8b0, C4<0>, C4<0>, C4<0>;
v0x555db7a329d0_0 .net "S", 1 0, L_0x555db7eccca0;  alias, 1 drivers
v0x555db7a32ad0_0 .net "a", 1 0, L_0x555db7ecbc00;  alias, 1 drivers
L_0x7f49c55c1fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a32bb0_0 .net "b", 1 0, L_0x7f49c55c1fd8;  1 drivers
v0x555db7a32c70 .array "carry", 0 2;
v0x555db7a32c70_0 .net v0x555db7a32c70 0, 0 0, L_0x555db7eccd40; 1 drivers
v0x555db7a32c70_1 .net v0x555db7a32c70 1, 0 0, L_0x555db7ecc200; 1 drivers
v0x555db7a32c70_2 .net v0x555db7a32c70 2, 0 0, L_0x555db7ecc8b0; 1 drivers
v0x555db7a32d80_0 .net "cin", 0 0, L_0x7f49c55c2020;  1 drivers
v0x555db7a32e70_0 .net "cout", 0 0, L_0x555db7eccdd0;  alias, 1 drivers
L_0x555db7ecc340 .part L_0x555db7ecbc00, 0, 1;
L_0x555db7ecc490 .part L_0x7f49c55c1fd8, 0, 1;
L_0x555db7ecc9b0 .part L_0x555db7ecbc00, 1, 1;
L_0x555db7eccb70 .part L_0x7f49c55c1fd8, 1, 1;
L_0x555db7eccca0 .concat8 [ 1 1 0 0], L_0x555db7ecbf50, L_0x555db7ecc6e0;
S_0x555db7a2f8a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a2f540;
 .timescale 0 0;
P_0x555db7a2fac0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a2fba0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a2f8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ecc200 .functor OR 1, L_0x555db7ecbe70, L_0x555db7ecc0e0, C4<0>, C4<0>;
v0x555db7a30ad0_0 .net "S", 0 0, L_0x555db7ecbf50;  1 drivers
v0x555db7a30b90_0 .net "a", 0 0, L_0x555db7ecc340;  1 drivers
v0x555db7a30c60_0 .net "b", 0 0, L_0x555db7ecc490;  1 drivers
v0x555db7a30d60_0 .net "cin", 0 0, L_0x555db7eccd40;  alias, 1 drivers
v0x555db7a30e30_0 .net "cout", 0 0, L_0x555db7ecc200;  alias, 1 drivers
v0x555db7a30f20_0 .net "cout1", 0 0, L_0x555db7ecbe70;  1 drivers
v0x555db7a30fc0_0 .net "cout2", 0 0, L_0x555db7ecc0e0;  1 drivers
v0x555db7a31090_0 .net "s1", 0 0, L_0x555db7ecbd70;  1 drivers
S_0x555db7a2fe30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a2fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecbd70 .functor XOR 1, L_0x555db7ecc340, L_0x555db7ecc490, C4<0>, C4<0>;
L_0x555db7ecbe70 .functor AND 1, L_0x555db7ecc340, L_0x555db7ecc490, C4<1>, C4<1>;
v0x555db7a300d0_0 .net "S", 0 0, L_0x555db7ecbd70;  alias, 1 drivers
v0x555db7a301b0_0 .net "a", 0 0, L_0x555db7ecc340;  alias, 1 drivers
v0x555db7a30270_0 .net "b", 0 0, L_0x555db7ecc490;  alias, 1 drivers
v0x555db7a30340_0 .net "cout", 0 0, L_0x555db7ecbe70;  alias, 1 drivers
S_0x555db7a304b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a2fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecbf50 .functor XOR 1, L_0x555db7eccd40, L_0x555db7ecbd70, C4<0>, C4<0>;
L_0x555db7ecc0e0 .functor AND 1, L_0x555db7eccd40, L_0x555db7ecbd70, C4<1>, C4<1>;
v0x555db7a30720_0 .net "S", 0 0, L_0x555db7ecbf50;  alias, 1 drivers
v0x555db7a307e0_0 .net "a", 0 0, L_0x555db7eccd40;  alias, 1 drivers
v0x555db7a308a0_0 .net "b", 0 0, L_0x555db7ecbd70;  alias, 1 drivers
v0x555db7a309a0_0 .net "cout", 0 0, L_0x555db7ecc0e0;  alias, 1 drivers
S_0x555db7a31180 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a2f540;
 .timescale 0 0;
P_0x555db7a31380 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a31440 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a31180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ecc8b0 .functor OR 1, L_0x555db7ecc650, L_0x555db7ecc820, C4<0>, C4<0>;
v0x555db7a32330_0 .net "S", 0 0, L_0x555db7ecc6e0;  1 drivers
v0x555db7a323f0_0 .net "a", 0 0, L_0x555db7ecc9b0;  1 drivers
v0x555db7a324c0_0 .net "b", 0 0, L_0x555db7eccb70;  1 drivers
v0x555db7a325c0_0 .net "cin", 0 0, L_0x555db7ecc200;  alias, 1 drivers
v0x555db7a326b0_0 .net "cout", 0 0, L_0x555db7ecc8b0;  alias, 1 drivers
v0x555db7a327a0_0 .net "cout1", 0 0, L_0x555db7ecc650;  1 drivers
v0x555db7a32840_0 .net "cout2", 0 0, L_0x555db7ecc820;  1 drivers
v0x555db7a328e0_0 .net "s1", 0 0, L_0x555db7ecc5c0;  1 drivers
S_0x555db7a316a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a31440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecc5c0 .functor XOR 1, L_0x555db7ecc9b0, L_0x555db7eccb70, C4<0>, C4<0>;
L_0x555db7ecc650 .functor AND 1, L_0x555db7ecc9b0, L_0x555db7eccb70, C4<1>, C4<1>;
v0x555db7a31940_0 .net "S", 0 0, L_0x555db7ecc5c0;  alias, 1 drivers
v0x555db7a31a20_0 .net "a", 0 0, L_0x555db7ecc9b0;  alias, 1 drivers
v0x555db7a31ae0_0 .net "b", 0 0, L_0x555db7eccb70;  alias, 1 drivers
v0x555db7a31bb0_0 .net "cout", 0 0, L_0x555db7ecc650;  alias, 1 drivers
S_0x555db7a31d20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a31440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecc6e0 .functor XOR 1, L_0x555db7ecc200, L_0x555db7ecc5c0, C4<0>, C4<0>;
L_0x555db7ecc820 .functor AND 1, L_0x555db7ecc200, L_0x555db7ecc5c0, C4<1>, C4<1>;
v0x555db7a31f90_0 .net "S", 0 0, L_0x555db7ecc6e0;  alias, 1 drivers
v0x555db7a32050_0 .net "a", 0 0, L_0x555db7ecc200;  alias, 1 drivers
v0x555db7a32140_0 .net "b", 0 0, L_0x555db7ecc5c0;  alias, 1 drivers
v0x555db7a32240_0 .net "cout", 0 0, L_0x555db7ecc820;  alias, 1 drivers
S_0x555db7a33d90 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7eba9a0 .functor XOR 1, L_0x555db7eb7ff0, L_0x555db7eb9420, C4<0>, C4<0>;
v0x555db7a57d90_0 .net "X", 1 0, L_0x555db7ebfd70;  1 drivers
v0x555db7a57e90_0 .net "Y", 1 0, L_0x555db7ebfe10;  1 drivers
v0x555db7a57f70_0 .net "Z", 3 0, L_0x555db7ebfb60;  alias, 1 drivers
v0x555db7a58040_0 .net *"_ivl_20", 0 0, L_0x555db7eba9a0;  1 drivers
L_0x7f49c55c19a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a58100_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c19a8;  1 drivers
L_0x7f49c55c19f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a58230_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c19f0;  1 drivers
L_0x7f49c55c1a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a58310_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c1a38;  1 drivers
L_0x7f49c55c1a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a583f0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c1a80;  1 drivers
v0x555db7a584d0_0 .net "a", 0 0, L_0x555db7eb79b0;  1 drivers
v0x555db7a58600_0 .net "a_abs", 0 0, L_0x555db7eb8870;  1 drivers
v0x555db7a586a0_0 .net "b", 0 0, L_0x555db7eb8de0;  1 drivers
v0x555db7a587d0_0 .net "b_abs", 0 0, L_0x555db7eb9ca0;  1 drivers
v0x555db7a58870_0 .net "c1", 0 0, L_0x555db7ebb8d0;  1 drivers
v0x555db7a58910_0 .net "c2", 0 0, L_0x555db7ebc760;  1 drivers
v0x555db7a589b0_0 .net "c3", 0 0, L_0x555db7ebe310;  1 drivers
v0x555db7a58aa0_0 .net "c4", 0 0, L_0x555db7ebfd00;  1 drivers
v0x555db7a58b40_0 .net "neg_a", 0 0, L_0x555db7eb7ff0;  1 drivers
v0x555db7a58cf0_0 .net "neg_b", 0 0, L_0x555db7eb9420;  1 drivers
v0x555db7a58d90_0 .net "temp", 3 0, L_0x555db7ebe200;  1 drivers
v0x555db7a58e80_0 .net "term1", 3 0, L_0x555db7ebc7d0;  1 drivers
v0x555db7a58f20_0 .net "term2", 3 0, L_0x555db7ebc870;  1 drivers
v0x555db7a58fc0_0 .net "term3", 3 0, L_0x555db7ebc910;  1 drivers
v0x555db7a59090_0 .net "z0", 1 0, L_0x555db7eb73a0;  1 drivers
v0x555db7a59180_0 .net "z1", 1 0, L_0x555db7ebc5c0;  1 drivers
v0x555db7a59220_0 .net "z1_1", 1 0, L_0x555db7ebaa10;  1 drivers
v0x555db7a592f0_0 .net "z1_2", 1 0, L_0x555db7ebb7c0;  1 drivers
v0x555db7a593e0_0 .net "z1_3", 1 0, L_0x555db7eb9fb0;  1 drivers
v0x555db7a594d0_0 .net "z1_4", 1 0, L_0x555db7eba820;  1 drivers
v0x555db7a595e0_0 .net "z2", 1 0, L_0x555db7eb70b0;  1 drivers
L_0x555db7eb7150 .part L_0x555db7ebfd70, 1, 1;
L_0x555db7eb7240 .part L_0x555db7ebfe10, 1, 1;
L_0x555db7eb74e0 .part L_0x555db7ebfd70, 0, 1;
L_0x555db7eb7620 .part L_0x555db7ebfe10, 0, 1;
L_0x555db7eb8910 .part L_0x555db7ebfd70, 0, 1;
L_0x555db7eb89b0 .part L_0x555db7ebfd70, 1, 1;
L_0x555db7eb9d40 .part L_0x555db7ebfe10, 1, 1;
L_0x555db7eb9de0 .part L_0x555db7ebfe10, 0, 1;
L_0x555db7ebaa10 .functor MUXZ 2, L_0x555db7eb9fb0, L_0x555db7eba820, L_0x555db7eba9a0, C4<>;
L_0x555db7ebc7d0 .concat [ 2 2 0 0], L_0x555db7eb73a0, L_0x7f49c55c19a8;
L_0x555db7ebc870 .concat [ 1 2 1 0], L_0x7f49c55c1a38, L_0x555db7ebc5c0, L_0x7f49c55c19f0;
L_0x555db7ebc910 .concat [ 2 2 0 0], L_0x7f49c55c1a80, L_0x555db7eb70b0;
S_0x555db7a33fe0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7a341e0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7eb7d40 .functor NOT 1, L_0x555db7eb89b0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c1768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eb7e90 .functor BUFZ 1, L_0x7f49c55c1768, C4<0>, C4<0>, C4<0>;
L_0x555db7eb7ff0 .functor NOT 1, L_0x555db7eb7f50, C4<0>, C4<0>, C4<0>;
v0x555db7a383f0_0 .net "D", 0 0, L_0x555db7eb79b0;  alias, 1 drivers
v0x555db7a384b0_0 .net *"_ivl_9", 0 0, L_0x555db7eb7e90;  1 drivers
v0x555db7a38590_0 .net "a", 0 0, L_0x555db7eb8910;  1 drivers
v0x555db7a38680_0 .net "abs_D", 0 0, L_0x555db7eb8870;  alias, 1 drivers
v0x555db7a38760_0 .net "b", 0 0, L_0x555db7eb89b0;  1 drivers
v0x555db7a38890_0 .net "b_comp", 0 0, L_0x555db7eb7d40;  1 drivers
v0x555db7a389a0_0 .net "carry", 1 0, L_0x555db7eb7dd0;  1 drivers
v0x555db7a38a80_0 .net "cin", 0 0, L_0x7f49c55c1768;  1 drivers
v0x555db7a38b40_0 .net "is_pos", 0 0, L_0x555db7eb7f50;  1 drivers
v0x555db7a38c00_0 .net "negative", 0 0, L_0x555db7eb7ff0;  alias, 1 drivers
v0x555db7a38cc0_0 .net "twos", 0 0, L_0x555db7eb83f0;  1 drivers
L_0x555db7eb7c10 .part L_0x555db7eb7dd0, 0, 1;
L_0x555db7eb7dd0 .concat8 [ 1 1 0 0], L_0x555db7eb7e90, L_0x555db7eb7b80;
L_0x555db7eb7f50 .part L_0x555db7eb7dd0, 1, 1;
L_0x555db7eb8870 .functor MUXZ 1, L_0x555db7eb83f0, L_0x555db7eb79b0, L_0x555db7eb7f50, C4<>;
S_0x555db7a34320 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7a33fe0;
 .timescale 0 0;
P_0x555db7a34540 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7a34620 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a34320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb7b80 .functor OR 1, L_0x555db7eb77d0, L_0x555db7eb7af0, C4<0>, C4<0>;
v0x555db7a35520_0 .net "S", 0 0, L_0x555db7eb79b0;  alias, 1 drivers
v0x555db7a355e0_0 .net "a", 0 0, L_0x555db7eb8910;  alias, 1 drivers
v0x555db7a356b0_0 .net "b", 0 0, L_0x555db7eb7d40;  alias, 1 drivers
v0x555db7a357b0_0 .net "cin", 0 0, L_0x555db7eb7c10;  1 drivers
v0x555db7a35880_0 .net "cout", 0 0, L_0x555db7eb7b80;  1 drivers
v0x555db7a35970_0 .net "cout1", 0 0, L_0x555db7eb77d0;  1 drivers
v0x555db7a35a10_0 .net "cout2", 0 0, L_0x555db7eb7af0;  1 drivers
v0x555db7a35ae0_0 .net "s1", 0 0, L_0x555db7eb7760;  1 drivers
S_0x555db7a34880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a34620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb7760 .functor XOR 1, L_0x555db7eb8910, L_0x555db7eb7d40, C4<0>, C4<0>;
L_0x555db7eb77d0 .functor AND 1, L_0x555db7eb8910, L_0x555db7eb7d40, C4<1>, C4<1>;
v0x555db7a34b20_0 .net "S", 0 0, L_0x555db7eb7760;  alias, 1 drivers
v0x555db7a34c00_0 .net "a", 0 0, L_0x555db7eb8910;  alias, 1 drivers
v0x555db7a34cc0_0 .net "b", 0 0, L_0x555db7eb7d40;  alias, 1 drivers
v0x555db7a34d90_0 .net "cout", 0 0, L_0x555db7eb77d0;  alias, 1 drivers
S_0x555db7a34f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a34620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb79b0 .functor XOR 1, L_0x555db7eb7c10, L_0x555db7eb7760, C4<0>, C4<0>;
L_0x555db7eb7af0 .functor AND 1, L_0x555db7eb7c10, L_0x555db7eb7760, C4<1>, C4<1>;
v0x555db7a35170_0 .net "S", 0 0, L_0x555db7eb79b0;  alias, 1 drivers
v0x555db7a35230_0 .net "a", 0 0, L_0x555db7eb7c10;  alias, 1 drivers
v0x555db7a352f0_0 .net "b", 0 0, L_0x555db7eb7760;  alias, 1 drivers
v0x555db7a353f0_0 .net "cout", 0 0, L_0x555db7eb7af0;  alias, 1 drivers
S_0x555db7a35bd0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7a33fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7a35db0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7eb8100 .functor NOT 1, L_0x555db7eb79b0, C4<0>, C4<0>, C4<0>;
v0x555db7a38080_0 .net "cout", 0 0, L_0x555db7eb8790;  1 drivers
v0x555db7a38140_0 .net "i", 0 0, L_0x555db7eb79b0;  alias, 1 drivers
v0x555db7a38230_0 .net "o", 0 0, L_0x555db7eb83f0;  alias, 1 drivers
v0x555db7a382d0_0 .net "temp2", 0 0, L_0x555db7eb8100;  1 drivers
S_0x555db7a35e50 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a35bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a36050 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c1720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eb8700 .functor BUFZ 1, L_0x7f49c55c1720, C4<0>, C4<0>, C4<0>;
L_0x555db7eb8790 .functor BUFZ 1, L_0x555db7eb8650, C4<0>, C4<0>, C4<0>;
v0x555db7a37a10_0 .net "S", 0 0, L_0x555db7eb83f0;  alias, 1 drivers
v0x555db7a37b20_0 .net "a", 0 0, L_0x555db7eb8100;  alias, 1 drivers
L_0x7f49c55c16d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a37c30_0 .net "b", 0 0, L_0x7f49c55c16d8;  1 drivers
v0x555db7a37d20 .array "carry", 0 1;
v0x555db7a37d20_0 .net v0x555db7a37d20 0, 0 0, L_0x555db7eb8700; 1 drivers
v0x555db7a37d20_1 .net v0x555db7a37d20 1, 0 0, L_0x555db7eb8650; 1 drivers
v0x555db7a37e30_0 .net "cin", 0 0, L_0x7f49c55c1720;  1 drivers
v0x555db7a37f20_0 .net "cout", 0 0, L_0x555db7eb8790;  alias, 1 drivers
S_0x555db7a361d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a35e50;
 .timescale 0 0;
P_0x555db7a363f0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a364d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a361d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb8650 .functor OR 1, L_0x555db7eb82d0, L_0x555db7eb8530, C4<0>, C4<0>;
v0x555db7a37330_0 .net "S", 0 0, L_0x555db7eb83f0;  alias, 1 drivers
v0x555db7a373f0_0 .net "a", 0 0, L_0x555db7eb8100;  alias, 1 drivers
v0x555db7a374c0_0 .net "b", 0 0, L_0x7f49c55c16d8;  alias, 1 drivers
v0x555db7a375c0_0 .net "cin", 0 0, L_0x555db7eb8700;  alias, 1 drivers
v0x555db7a37690_0 .net "cout", 0 0, L_0x555db7eb8650;  alias, 1 drivers
v0x555db7a37780_0 .net "cout1", 0 0, L_0x555db7eb82d0;  1 drivers
v0x555db7a37820_0 .net "cout2", 0 0, L_0x555db7eb8530;  1 drivers
v0x555db7a378f0_0 .net "s1", 0 0, L_0x555db7eb8220;  1 drivers
S_0x555db7a36760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a364d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb8220 .functor XOR 1, L_0x555db7eb8100, L_0x7f49c55c16d8, C4<0>, C4<0>;
L_0x555db7eb82d0 .functor AND 1, L_0x555db7eb8100, L_0x7f49c55c16d8, C4<1>, C4<1>;
v0x555db7a36a00_0 .net "S", 0 0, L_0x555db7eb8220;  alias, 1 drivers
v0x555db7a36ae0_0 .net "a", 0 0, L_0x555db7eb8100;  alias, 1 drivers
v0x555db7a36ba0_0 .net "b", 0 0, L_0x7f49c55c16d8;  alias, 1 drivers
v0x555db7a36c70_0 .net "cout", 0 0, L_0x555db7eb82d0;  alias, 1 drivers
S_0x555db7a36de0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a364d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb83f0 .functor XOR 1, L_0x555db7eb8700, L_0x555db7eb8220, C4<0>, C4<0>;
L_0x555db7eb8530 .functor AND 1, L_0x555db7eb8700, L_0x555db7eb8220, C4<1>, C4<1>;
v0x555db7a37050_0 .net "S", 0 0, L_0x555db7eb83f0;  alias, 1 drivers
v0x555db7a370f0_0 .net "a", 0 0, L_0x555db7eb8700;  alias, 1 drivers
v0x555db7a37190_0 .net "b", 0 0, L_0x555db7eb8220;  alias, 1 drivers
v0x555db7a37230_0 .net "cout", 0 0, L_0x555db7eb8530;  alias, 1 drivers
S_0x555db7a38e40 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7eb7020 .functor AND 1, L_0x555db7eb7150, L_0x555db7eb7240, C4<1>, C4<1>;
v0x555db7a38ff0_0 .net "X", 0 0, L_0x555db7eb7150;  1 drivers
v0x555db7a390d0_0 .net "Y", 0 0, L_0x555db7eb7240;  1 drivers
v0x555db7a39190_0 .net "Z", 1 0, L_0x555db7eb70b0;  alias, 1 drivers
L_0x7f49c55c1648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a39250_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c1648;  1 drivers
v0x555db7a39330_0 .net "z", 0 0, L_0x555db7eb7020;  1 drivers
L_0x555db7eb70b0 .concat [ 1 1 0 0], L_0x555db7eb7020, L_0x7f49c55c1648;
S_0x555db7a394c0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7eb7330 .functor AND 1, L_0x555db7eb74e0, L_0x555db7eb7620, C4<1>, C4<1>;
v0x555db7a396f0_0 .net "X", 0 0, L_0x555db7eb74e0;  1 drivers
v0x555db7a397b0_0 .net "Y", 0 0, L_0x555db7eb7620;  1 drivers
v0x555db7a39870_0 .net "Z", 1 0, L_0x555db7eb73a0;  alias, 1 drivers
L_0x7f49c55c1690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a39930_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c1690;  1 drivers
v0x555db7a39a10_0 .net "z", 0 0, L_0x555db7eb7330;  1 drivers
L_0x555db7eb73a0 .concat [ 1 1 0 0], L_0x555db7eb7330, L_0x7f49c55c1690;
S_0x555db7a39ba0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7a39d80 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7eb9170 .functor NOT 1, L_0x555db7eb9de0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c1840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eb92c0 .functor BUFZ 1, L_0x7f49c55c1840, C4<0>, C4<0>, C4<0>;
L_0x555db7eb9420 .functor NOT 1, L_0x555db7eb9380, C4<0>, C4<0>, C4<0>;
v0x555db7a3e040_0 .net "D", 0 0, L_0x555db7eb8de0;  alias, 1 drivers
v0x555db7a3e100_0 .net *"_ivl_9", 0 0, L_0x555db7eb92c0;  1 drivers
v0x555db7a3e1e0_0 .net "a", 0 0, L_0x555db7eb9d40;  1 drivers
v0x555db7a3e2d0_0 .net "abs_D", 0 0, L_0x555db7eb9ca0;  alias, 1 drivers
v0x555db7a3e3b0_0 .net "b", 0 0, L_0x555db7eb9de0;  1 drivers
v0x555db7a3e4e0_0 .net "b_comp", 0 0, L_0x555db7eb9170;  1 drivers
v0x555db7a3e5f0_0 .net "carry", 1 0, L_0x555db7eb9200;  1 drivers
v0x555db7a3e6d0_0 .net "cin", 0 0, L_0x7f49c55c1840;  1 drivers
v0x555db7a3e790_0 .net "is_pos", 0 0, L_0x555db7eb9380;  1 drivers
v0x555db7a3e850_0 .net "negative", 0 0, L_0x555db7eb9420;  alias, 1 drivers
v0x555db7a3e910_0 .net "twos", 0 0, L_0x555db7eb9820;  1 drivers
L_0x555db7eb9040 .part L_0x555db7eb9200, 0, 1;
L_0x555db7eb9200 .concat8 [ 1 1 0 0], L_0x555db7eb92c0, L_0x555db7eb8fb0;
L_0x555db7eb9380 .part L_0x555db7eb9200, 1, 1;
L_0x555db7eb9ca0 .functor MUXZ 1, L_0x555db7eb9820, L_0x555db7eb8de0, L_0x555db7eb9380, C4<>;
S_0x555db7a39f50 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7a39ba0;
 .timescale 0 0;
P_0x555db7a3a150 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7a3a230 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a39f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb8fb0 .functor OR 1, L_0x555db7eb8be0, L_0x555db7eb8f20, C4<0>, C4<0>;
v0x555db7a3b0d0_0 .net "S", 0 0, L_0x555db7eb8de0;  alias, 1 drivers
v0x555db7a3b190_0 .net "a", 0 0, L_0x555db7eb9d40;  alias, 1 drivers
v0x555db7a3b260_0 .net "b", 0 0, L_0x555db7eb9170;  alias, 1 drivers
v0x555db7a3b360_0 .net "cin", 0 0, L_0x555db7eb9040;  1 drivers
v0x555db7a3b430_0 .net "cout", 0 0, L_0x555db7eb8fb0;  1 drivers
v0x555db7a3b520_0 .net "cout1", 0 0, L_0x555db7eb8be0;  1 drivers
v0x555db7a3b5c0_0 .net "cout2", 0 0, L_0x555db7eb8f20;  1 drivers
v0x555db7a3b690_0 .net "s1", 0 0, L_0x555db7eb8b30;  1 drivers
S_0x555db7a3a490 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a3a230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb8b30 .functor XOR 1, L_0x555db7eb9d40, L_0x555db7eb9170, C4<0>, C4<0>;
L_0x555db7eb8be0 .functor AND 1, L_0x555db7eb9d40, L_0x555db7eb9170, C4<1>, C4<1>;
v0x555db7a3a700_0 .net "S", 0 0, L_0x555db7eb8b30;  alias, 1 drivers
v0x555db7a3a7e0_0 .net "a", 0 0, L_0x555db7eb9d40;  alias, 1 drivers
v0x555db7a3a8a0_0 .net "b", 0 0, L_0x555db7eb9170;  alias, 1 drivers
v0x555db7a3a940_0 .net "cout", 0 0, L_0x555db7eb8be0;  alias, 1 drivers
S_0x555db7a3aab0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a3a230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb8de0 .functor XOR 1, L_0x555db7eb9040, L_0x555db7eb8b30, C4<0>, C4<0>;
L_0x555db7eb8f20 .functor AND 1, L_0x555db7eb9040, L_0x555db7eb8b30, C4<1>, C4<1>;
v0x555db7a3ad20_0 .net "S", 0 0, L_0x555db7eb8de0;  alias, 1 drivers
v0x555db7a3ade0_0 .net "a", 0 0, L_0x555db7eb9040;  alias, 1 drivers
v0x555db7a3aea0_0 .net "b", 0 0, L_0x555db7eb8b30;  alias, 1 drivers
v0x555db7a3afa0_0 .net "cout", 0 0, L_0x555db7eb8f20;  alias, 1 drivers
S_0x555db7a3b780 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7a39ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7a3b960 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7eb9530 .functor NOT 1, L_0x555db7eb8de0, C4<0>, C4<0>, C4<0>;
v0x555db7a3dcd0_0 .net "cout", 0 0, L_0x555db7eb9bc0;  1 drivers
v0x555db7a3dd90_0 .net "i", 0 0, L_0x555db7eb8de0;  alias, 1 drivers
v0x555db7a3de80_0 .net "o", 0 0, L_0x555db7eb9820;  alias, 1 drivers
v0x555db7a3df20_0 .net "temp2", 0 0, L_0x555db7eb9530;  1 drivers
S_0x555db7a3ba00 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a3b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a3bc00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c17f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eb9b30 .functor BUFZ 1, L_0x7f49c55c17f8, C4<0>, C4<0>, C4<0>;
L_0x555db7eb9bc0 .functor BUFZ 1, L_0x555db7eb9a80, C4<0>, C4<0>, C4<0>;
v0x555db7a3d660_0 .net "S", 0 0, L_0x555db7eb9820;  alias, 1 drivers
v0x555db7a3d770_0 .net "a", 0 0, L_0x555db7eb9530;  alias, 1 drivers
L_0x7f49c55c17b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a3d880_0 .net "b", 0 0, L_0x7f49c55c17b0;  1 drivers
v0x555db7a3d970 .array "carry", 0 1;
v0x555db7a3d970_0 .net v0x555db7a3d970 0, 0 0, L_0x555db7eb9b30; 1 drivers
v0x555db7a3d970_1 .net v0x555db7a3d970 1, 0 0, L_0x555db7eb9a80; 1 drivers
v0x555db7a3da80_0 .net "cin", 0 0, L_0x7f49c55c17f8;  1 drivers
v0x555db7a3db70_0 .net "cout", 0 0, L_0x555db7eb9bc0;  alias, 1 drivers
S_0x555db7a3bd80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a3ba00;
 .timescale 0 0;
P_0x555db7a3bfa0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a3c080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a3bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eb9a80 .functor OR 1, L_0x555db7eb9700, L_0x555db7eb9960, C4<0>, C4<0>;
v0x555db7a3cfb0_0 .net "S", 0 0, L_0x555db7eb9820;  alias, 1 drivers
v0x555db7a3d070_0 .net "a", 0 0, L_0x555db7eb9530;  alias, 1 drivers
v0x555db7a3d140_0 .net "b", 0 0, L_0x7f49c55c17b0;  alias, 1 drivers
v0x555db7a3d240_0 .net "cin", 0 0, L_0x555db7eb9b30;  alias, 1 drivers
v0x555db7a3d310_0 .net "cout", 0 0, L_0x555db7eb9a80;  alias, 1 drivers
v0x555db7a3d400_0 .net "cout1", 0 0, L_0x555db7eb9700;  1 drivers
v0x555db7a3d4a0_0 .net "cout2", 0 0, L_0x555db7eb9960;  1 drivers
v0x555db7a3d570_0 .net "s1", 0 0, L_0x555db7eb9650;  1 drivers
S_0x555db7a3c310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a3c080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb9650 .functor XOR 1, L_0x555db7eb9530, L_0x7f49c55c17b0, C4<0>, C4<0>;
L_0x555db7eb9700 .functor AND 1, L_0x555db7eb9530, L_0x7f49c55c17b0, C4<1>, C4<1>;
v0x555db7a3c5b0_0 .net "S", 0 0, L_0x555db7eb9650;  alias, 1 drivers
v0x555db7a3c690_0 .net "a", 0 0, L_0x555db7eb9530;  alias, 1 drivers
v0x555db7a3c750_0 .net "b", 0 0, L_0x7f49c55c17b0;  alias, 1 drivers
v0x555db7a3c820_0 .net "cout", 0 0, L_0x555db7eb9700;  alias, 1 drivers
S_0x555db7a3c990 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a3c080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb9820 .functor XOR 1, L_0x555db7eb9b30, L_0x555db7eb9650, C4<0>, C4<0>;
L_0x555db7eb9960 .functor AND 1, L_0x555db7eb9b30, L_0x555db7eb9650, C4<1>, C4<1>;
v0x555db7a3cc00_0 .net "S", 0 0, L_0x555db7eb9820;  alias, 1 drivers
v0x555db7a3ccc0_0 .net "a", 0 0, L_0x555db7eb9b30;  alias, 1 drivers
v0x555db7a3cd80_0 .net "b", 0 0, L_0x555db7eb9650;  alias, 1 drivers
v0x555db7a3ce80_0 .net "cout", 0 0, L_0x555db7eb9960;  alias, 1 drivers
S_0x555db7a3eb20 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7505500 .functor AND 1, L_0x555db7eb8870, L_0x555db7eb9ca0, C4<1>, C4<1>;
v0x555db7a3ed20_0 .net "X", 0 0, L_0x555db7eb8870;  alias, 1 drivers
v0x555db7a3ede0_0 .net "Y", 0 0, L_0x555db7eb9ca0;  alias, 1 drivers
v0x555db7a3ee80_0 .net "Z", 1 0, L_0x555db7eb9fb0;  alias, 1 drivers
L_0x7f49c55c1888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a3ef20_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c1888;  1 drivers
v0x555db7a3efe0_0 .net "z", 0 0, L_0x555db7505500;  1 drivers
L_0x555db7eb9fb0 .concat [ 1 1 0 0], L_0x555db7505500, L_0x7f49c55c1888;
S_0x555db7a3f170 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a3f350 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c1960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ebb860 .functor BUFZ 1, L_0x7f49c55c1960, C4<0>, C4<0>, C4<0>;
L_0x555db7ebb8d0 .functor BUFZ 1, L_0x555db7ebb4f0, C4<0>, C4<0>, C4<0>;
v0x555db7a425b0_0 .net "S", 1 0, L_0x555db7ebb7c0;  alias, 1 drivers
v0x555db7a426b0_0 .net "a", 1 0, L_0x555db7eb73a0;  alias, 1 drivers
v0x555db7a42770_0 .net "b", 1 0, L_0x555db7eb70b0;  alias, 1 drivers
v0x555db7a42870 .array "carry", 0 2;
v0x555db7a42870_0 .net v0x555db7a42870 0, 0 0, L_0x555db7ebb860; 1 drivers
v0x555db7a42870_1 .net v0x555db7a42870 1, 0 0, L_0x555db7ebae20; 1 drivers
v0x555db7a42870_2 .net v0x555db7a42870 2, 0 0, L_0x555db7ebb4f0; 1 drivers
v0x555db7a42960_0 .net "cin", 0 0, L_0x7f49c55c1960;  1 drivers
v0x555db7a42a50_0 .net "cout", 0 0, L_0x555db7ebb8d0;  alias, 1 drivers
L_0x555db7ebaf20 .part L_0x555db7eb73a0, 0, 1;
L_0x555db7ebb0e0 .part L_0x555db7eb70b0, 0, 1;
L_0x555db7ebb560 .part L_0x555db7eb73a0, 1, 1;
L_0x555db7ebb690 .part L_0x555db7eb70b0, 1, 1;
L_0x555db7ebb7c0 .concat8 [ 1 1 0 0], L_0x555db7ebac20, L_0x555db7ebb380;
S_0x555db7a3f500 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a3f170;
 .timescale 0 0;
P_0x555db7a3f700 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a3f7e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a3f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebae20 .functor OR 1, L_0x555db7ebabb0, L_0x555db7ebad20, C4<0>, C4<0>;
v0x555db7a406b0_0 .net "S", 0 0, L_0x555db7ebac20;  1 drivers
v0x555db7a40770_0 .net "a", 0 0, L_0x555db7ebaf20;  1 drivers
v0x555db7a40840_0 .net "b", 0 0, L_0x555db7ebb0e0;  1 drivers
v0x555db7a40940_0 .net "cin", 0 0, L_0x555db7ebb860;  alias, 1 drivers
v0x555db7a40a10_0 .net "cout", 0 0, L_0x555db7ebae20;  alias, 1 drivers
v0x555db7a40b00_0 .net "cout1", 0 0, L_0x555db7ebabb0;  1 drivers
v0x555db7a40ba0_0 .net "cout2", 0 0, L_0x555db7ebad20;  1 drivers
v0x555db7a40c70_0 .net "s1", 0 0, L_0x555db7ebab40;  1 drivers
S_0x555db7a3fa40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a3f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebab40 .functor XOR 1, L_0x555db7ebaf20, L_0x555db7ebb0e0, C4<0>, C4<0>;
L_0x555db7ebabb0 .functor AND 1, L_0x555db7ebaf20, L_0x555db7ebb0e0, C4<1>, C4<1>;
v0x555db7a3fcb0_0 .net "S", 0 0, L_0x555db7ebab40;  alias, 1 drivers
v0x555db7a3fd90_0 .net "a", 0 0, L_0x555db7ebaf20;  alias, 1 drivers
v0x555db7a3fe50_0 .net "b", 0 0, L_0x555db7ebb0e0;  alias, 1 drivers
v0x555db7a3ff20_0 .net "cout", 0 0, L_0x555db7ebabb0;  alias, 1 drivers
S_0x555db7a40090 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a3f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebac20 .functor XOR 1, L_0x555db7ebb860, L_0x555db7ebab40, C4<0>, C4<0>;
L_0x555db7ebad20 .functor AND 1, L_0x555db7ebb860, L_0x555db7ebab40, C4<1>, C4<1>;
v0x555db7a40300_0 .net "S", 0 0, L_0x555db7ebac20;  alias, 1 drivers
v0x555db7a403c0_0 .net "a", 0 0, L_0x555db7ebb860;  alias, 1 drivers
v0x555db7a40480_0 .net "b", 0 0, L_0x555db7ebab40;  alias, 1 drivers
v0x555db7a40580_0 .net "cout", 0 0, L_0x555db7ebad20;  alias, 1 drivers
S_0x555db7a40d60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a3f170;
 .timescale 0 0;
P_0x555db7a40f60 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a41020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a40d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebb4f0 .functor OR 1, L_0x555db7ebb310, L_0x555db7ebb480, C4<0>, C4<0>;
v0x555db7a41f10_0 .net "S", 0 0, L_0x555db7ebb380;  1 drivers
v0x555db7a41fd0_0 .net "a", 0 0, L_0x555db7ebb560;  1 drivers
v0x555db7a420a0_0 .net "b", 0 0, L_0x555db7ebb690;  1 drivers
v0x555db7a421a0_0 .net "cin", 0 0, L_0x555db7ebae20;  alias, 1 drivers
v0x555db7a42290_0 .net "cout", 0 0, L_0x555db7ebb4f0;  alias, 1 drivers
v0x555db7a42380_0 .net "cout1", 0 0, L_0x555db7ebb310;  1 drivers
v0x555db7a42420_0 .net "cout2", 0 0, L_0x555db7ebb480;  1 drivers
v0x555db7a424c0_0 .net "s1", 0 0, L_0x555db7ebb2a0;  1 drivers
S_0x555db7a41280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a41020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebb2a0 .functor XOR 1, L_0x555db7ebb560, L_0x555db7ebb690, C4<0>, C4<0>;
L_0x555db7ebb310 .functor AND 1, L_0x555db7ebb560, L_0x555db7ebb690, C4<1>, C4<1>;
v0x555db7a41520_0 .net "S", 0 0, L_0x555db7ebb2a0;  alias, 1 drivers
v0x555db7a41600_0 .net "a", 0 0, L_0x555db7ebb560;  alias, 1 drivers
v0x555db7a416c0_0 .net "b", 0 0, L_0x555db7ebb690;  alias, 1 drivers
v0x555db7a41790_0 .net "cout", 0 0, L_0x555db7ebb310;  alias, 1 drivers
S_0x555db7a41900 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a41020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebb380 .functor XOR 1, L_0x555db7ebae20, L_0x555db7ebb2a0, C4<0>, C4<0>;
L_0x555db7ebb480 .functor AND 1, L_0x555db7ebae20, L_0x555db7ebb2a0, C4<1>, C4<1>;
v0x555db7a41b70_0 .net "S", 0 0, L_0x555db7ebb380;  alias, 1 drivers
v0x555db7a41c30_0 .net "a", 0 0, L_0x555db7ebae20;  alias, 1 drivers
v0x555db7a41d20_0 .net "b", 0 0, L_0x555db7ebb2a0;  alias, 1 drivers
v0x555db7a41e20_0 .net "cout", 0 0, L_0x555db7ebb480;  alias, 1 drivers
S_0x555db7a42b90 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a42d70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7ebc660 .functor BUFZ 1, L_0x555db7ebb8d0, C4<0>, C4<0>, C4<0>;
L_0x555db7ebc760 .functor BUFZ 1, L_0x555db7ebc260, C4<0>, C4<0>, C4<0>;
v0x555db7a45ff0_0 .net "S", 1 0, L_0x555db7ebc5c0;  alias, 1 drivers
v0x555db7a460f0_0 .net "a", 1 0, L_0x555db7ebb7c0;  alias, 1 drivers
v0x555db7a461b0_0 .net "b", 1 0, L_0x555db7ebaa10;  alias, 1 drivers
v0x555db7a46280 .array "carry", 0 2;
v0x555db7a46280_0 .net v0x555db7a46280 0, 0 0, L_0x555db7ebc660; 1 drivers
v0x555db7a46280_1 .net v0x555db7a46280 1, 0 0, L_0x555db7ebbc20; 1 drivers
v0x555db7a46280_2 .net v0x555db7a46280 2, 0 0, L_0x555db7ebc260; 1 drivers
v0x555db7a46390_0 .net "cin", 0 0, L_0x555db7ebb8d0;  alias, 1 drivers
v0x555db7a46480_0 .net "cout", 0 0, L_0x555db7ebc760;  alias, 1 drivers
L_0x555db7ebbd20 .part L_0x555db7ebb7c0, 0, 1;
L_0x555db7ebbee0 .part L_0x555db7ebaa10, 0, 1;
L_0x555db7ebc2d0 .part L_0x555db7ebb7c0, 1, 1;
L_0x555db7ebc400 .part L_0x555db7ebaa10, 1, 1;
L_0x555db7ebc5c0 .concat8 [ 1 1 0 0], L_0x555db7ebba20, L_0x555db7ebc0f0;
S_0x555db7a42ec0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a42b90;
 .timescale 0 0;
P_0x555db7a430e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a431c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a42ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebbc20 .functor OR 1, L_0x555db7ebb9b0, L_0x555db7ebbb20, C4<0>, C4<0>;
v0x555db7a440f0_0 .net "S", 0 0, L_0x555db7ebba20;  1 drivers
v0x555db7a441b0_0 .net "a", 0 0, L_0x555db7ebbd20;  1 drivers
v0x555db7a44280_0 .net "b", 0 0, L_0x555db7ebbee0;  1 drivers
v0x555db7a44380_0 .net "cin", 0 0, L_0x555db7ebc660;  alias, 1 drivers
v0x555db7a44450_0 .net "cout", 0 0, L_0x555db7ebbc20;  alias, 1 drivers
v0x555db7a44540_0 .net "cout1", 0 0, L_0x555db7ebb9b0;  1 drivers
v0x555db7a445e0_0 .net "cout2", 0 0, L_0x555db7ebbb20;  1 drivers
v0x555db7a446b0_0 .net "s1", 0 0, L_0x555db7ebb940;  1 drivers
S_0x555db7a43450 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a431c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebb940 .functor XOR 1, L_0x555db7ebbd20, L_0x555db7ebbee0, C4<0>, C4<0>;
L_0x555db7ebb9b0 .functor AND 1, L_0x555db7ebbd20, L_0x555db7ebbee0, C4<1>, C4<1>;
v0x555db7a436f0_0 .net "S", 0 0, L_0x555db7ebb940;  alias, 1 drivers
v0x555db7a437d0_0 .net "a", 0 0, L_0x555db7ebbd20;  alias, 1 drivers
v0x555db7a43890_0 .net "b", 0 0, L_0x555db7ebbee0;  alias, 1 drivers
v0x555db7a43960_0 .net "cout", 0 0, L_0x555db7ebb9b0;  alias, 1 drivers
S_0x555db7a43ad0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a431c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebba20 .functor XOR 1, L_0x555db7ebc660, L_0x555db7ebb940, C4<0>, C4<0>;
L_0x555db7ebbb20 .functor AND 1, L_0x555db7ebc660, L_0x555db7ebb940, C4<1>, C4<1>;
v0x555db7a43d40_0 .net "S", 0 0, L_0x555db7ebba20;  alias, 1 drivers
v0x555db7a43e00_0 .net "a", 0 0, L_0x555db7ebc660;  alias, 1 drivers
v0x555db7a43ec0_0 .net "b", 0 0, L_0x555db7ebb940;  alias, 1 drivers
v0x555db7a43fc0_0 .net "cout", 0 0, L_0x555db7ebbb20;  alias, 1 drivers
S_0x555db7a447a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a42b90;
 .timescale 0 0;
P_0x555db7a449a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a44a60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a447a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebc260 .functor OR 1, L_0x555db7ebc080, L_0x555db7ebc1f0, C4<0>, C4<0>;
v0x555db7a45950_0 .net "S", 0 0, L_0x555db7ebc0f0;  1 drivers
v0x555db7a45a10_0 .net "a", 0 0, L_0x555db7ebc2d0;  1 drivers
v0x555db7a45ae0_0 .net "b", 0 0, L_0x555db7ebc400;  1 drivers
v0x555db7a45be0_0 .net "cin", 0 0, L_0x555db7ebbc20;  alias, 1 drivers
v0x555db7a45cd0_0 .net "cout", 0 0, L_0x555db7ebc260;  alias, 1 drivers
v0x555db7a45dc0_0 .net "cout1", 0 0, L_0x555db7ebc080;  1 drivers
v0x555db7a45e60_0 .net "cout2", 0 0, L_0x555db7ebc1f0;  1 drivers
v0x555db7a45f00_0 .net "s1", 0 0, L_0x555db7ebc010;  1 drivers
S_0x555db7a44cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a44a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebc010 .functor XOR 1, L_0x555db7ebc2d0, L_0x555db7ebc400, C4<0>, C4<0>;
L_0x555db7ebc080 .functor AND 1, L_0x555db7ebc2d0, L_0x555db7ebc400, C4<1>, C4<1>;
v0x555db7a44f60_0 .net "S", 0 0, L_0x555db7ebc010;  alias, 1 drivers
v0x555db7a45040_0 .net "a", 0 0, L_0x555db7ebc2d0;  alias, 1 drivers
v0x555db7a45100_0 .net "b", 0 0, L_0x555db7ebc400;  alias, 1 drivers
v0x555db7a451d0_0 .net "cout", 0 0, L_0x555db7ebc080;  alias, 1 drivers
S_0x555db7a45340 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a44a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebc0f0 .functor XOR 1, L_0x555db7ebbc20, L_0x555db7ebc010, C4<0>, C4<0>;
L_0x555db7ebc1f0 .functor AND 1, L_0x555db7ebbc20, L_0x555db7ebc010, C4<1>, C4<1>;
v0x555db7a455b0_0 .net "S", 0 0, L_0x555db7ebc0f0;  alias, 1 drivers
v0x555db7a45670_0 .net "a", 0 0, L_0x555db7ebbc20;  alias, 1 drivers
v0x555db7a45760_0 .net "b", 0 0, L_0x555db7ebc010;  alias, 1 drivers
v0x555db7a45860_0 .net "cout", 0 0, L_0x555db7ebc1f0;  alias, 1 drivers
S_0x555db7a465d0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a467b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c1ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ebe2a0 .functor BUFZ 1, L_0x7f49c55c1ac8, C4<0>, C4<0>, C4<0>;
L_0x555db7ebe310 .functor BUFZ 1, L_0x555db7ebdf30, C4<0>, C4<0>, C4<0>;
v0x555db7a4cb20_0 .net "S", 3 0, L_0x555db7ebe200;  alias, 1 drivers
v0x555db7a4cc20_0 .net "a", 3 0, L_0x555db7ebc7d0;  alias, 1 drivers
v0x555db7a4cd00_0 .net "b", 3 0, L_0x555db7ebc870;  alias, 1 drivers
v0x555db7a4cdc0 .array "carry", 0 4;
v0x555db7a4cdc0_0 .net v0x555db7a4cdc0 0, 0 0, L_0x555db7ebe2a0; 1 drivers
v0x555db7a4cdc0_1 .net v0x555db7a4cdc0 1, 0 0, L_0x555db7ebcd00; 1 drivers
v0x555db7a4cdc0_2 .net v0x555db7a4cdc0 2, 0 0, L_0x555db7ebd2b0; 1 drivers
v0x555db7a4cdc0_3 .net v0x555db7a4cdc0 3, 0 0, L_0x555db7ebd980; 1 drivers
v0x555db7a4cdc0_4 .net v0x555db7a4cdc0 4, 0 0, L_0x555db7ebdf30; 1 drivers
v0x555db7a4cee0_0 .net "cin", 0 0, L_0x7f49c55c1ac8;  1 drivers
v0x555db7a4cfd0_0 .net "cout", 0 0, L_0x555db7ebe310;  alias, 1 drivers
L_0x555db7ebce00 .part L_0x555db7ebc7d0, 0, 1;
L_0x555db7ebcf30 .part L_0x555db7ebc870, 0, 1;
L_0x555db7ebd3b0 .part L_0x555db7ebc7d0, 1, 1;
L_0x555db7ebd570 .part L_0x555db7ebc870, 1, 1;
L_0x555db7ebda80 .part L_0x555db7ebc7d0, 2, 1;
L_0x555db7ebdbb0 .part L_0x555db7ebc870, 2, 1;
L_0x555db7ebdfa0 .part L_0x555db7ebc7d0, 3, 1;
L_0x555db7ebe0d0 .part L_0x555db7ebc870, 3, 1;
L_0x555db7ebe200 .concat8 [ 1 1 1 1], L_0x555db7ebcb00, L_0x555db7ebd140, L_0x555db7ebd810, L_0x555db7ebddc0;
S_0x555db7a46900 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a465d0;
 .timescale 0 0;
P_0x555db7a46b20 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a46c00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a46900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebcd00 .functor OR 1, L_0x555db7ebca90, L_0x555db7ebcc00, C4<0>, C4<0>;
v0x555db7a47b30_0 .net "S", 0 0, L_0x555db7ebcb00;  1 drivers
v0x555db7a47bf0_0 .net "a", 0 0, L_0x555db7ebce00;  1 drivers
v0x555db7a47cc0_0 .net "b", 0 0, L_0x555db7ebcf30;  1 drivers
v0x555db7a47dc0_0 .net "cin", 0 0, L_0x555db7ebe2a0;  alias, 1 drivers
v0x555db7a47e90_0 .net "cout", 0 0, L_0x555db7ebcd00;  alias, 1 drivers
v0x555db7a47f80_0 .net "cout1", 0 0, L_0x555db7ebca90;  1 drivers
v0x555db7a48020_0 .net "cout2", 0 0, L_0x555db7ebcc00;  1 drivers
v0x555db7a480f0_0 .net "s1", 0 0, L_0x555db7ebca20;  1 drivers
S_0x555db7a46e90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a46c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebca20 .functor XOR 1, L_0x555db7ebce00, L_0x555db7ebcf30, C4<0>, C4<0>;
L_0x555db7ebca90 .functor AND 1, L_0x555db7ebce00, L_0x555db7ebcf30, C4<1>, C4<1>;
v0x555db7a47130_0 .net "S", 0 0, L_0x555db7ebca20;  alias, 1 drivers
v0x555db7a47210_0 .net "a", 0 0, L_0x555db7ebce00;  alias, 1 drivers
v0x555db7a472d0_0 .net "b", 0 0, L_0x555db7ebcf30;  alias, 1 drivers
v0x555db7a473a0_0 .net "cout", 0 0, L_0x555db7ebca90;  alias, 1 drivers
S_0x555db7a47510 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a46c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebcb00 .functor XOR 1, L_0x555db7ebe2a0, L_0x555db7ebca20, C4<0>, C4<0>;
L_0x555db7ebcc00 .functor AND 1, L_0x555db7ebe2a0, L_0x555db7ebca20, C4<1>, C4<1>;
v0x555db7a47780_0 .net "S", 0 0, L_0x555db7ebcb00;  alias, 1 drivers
v0x555db7a47840_0 .net "a", 0 0, L_0x555db7ebe2a0;  alias, 1 drivers
v0x555db7a47900_0 .net "b", 0 0, L_0x555db7ebca20;  alias, 1 drivers
v0x555db7a47a00_0 .net "cout", 0 0, L_0x555db7ebcc00;  alias, 1 drivers
S_0x555db7a481e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a465d0;
 .timescale 0 0;
P_0x555db7a483e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a484a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a481e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebd2b0 .functor OR 1, L_0x555db7ebd0d0, L_0x555db7ebd240, C4<0>, C4<0>;
v0x555db7a49390_0 .net "S", 0 0, L_0x555db7ebd140;  1 drivers
v0x555db7a49450_0 .net "a", 0 0, L_0x555db7ebd3b0;  1 drivers
v0x555db7a49520_0 .net "b", 0 0, L_0x555db7ebd570;  1 drivers
v0x555db7a49620_0 .net "cin", 0 0, L_0x555db7ebcd00;  alias, 1 drivers
v0x555db7a49710_0 .net "cout", 0 0, L_0x555db7ebd2b0;  alias, 1 drivers
v0x555db7a49800_0 .net "cout1", 0 0, L_0x555db7ebd0d0;  1 drivers
v0x555db7a498a0_0 .net "cout2", 0 0, L_0x555db7ebd240;  1 drivers
v0x555db7a49940_0 .net "s1", 0 0, L_0x555db7ebd060;  1 drivers
S_0x555db7a48700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a484a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebd060 .functor XOR 1, L_0x555db7ebd3b0, L_0x555db7ebd570, C4<0>, C4<0>;
L_0x555db7ebd0d0 .functor AND 1, L_0x555db7ebd3b0, L_0x555db7ebd570, C4<1>, C4<1>;
v0x555db7a489a0_0 .net "S", 0 0, L_0x555db7ebd060;  alias, 1 drivers
v0x555db7a48a80_0 .net "a", 0 0, L_0x555db7ebd3b0;  alias, 1 drivers
v0x555db7a48b40_0 .net "b", 0 0, L_0x555db7ebd570;  alias, 1 drivers
v0x555db7a48c10_0 .net "cout", 0 0, L_0x555db7ebd0d0;  alias, 1 drivers
S_0x555db7a48d80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a484a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebd140 .functor XOR 1, L_0x555db7ebcd00, L_0x555db7ebd060, C4<0>, C4<0>;
L_0x555db7ebd240 .functor AND 1, L_0x555db7ebcd00, L_0x555db7ebd060, C4<1>, C4<1>;
v0x555db7a48ff0_0 .net "S", 0 0, L_0x555db7ebd140;  alias, 1 drivers
v0x555db7a490b0_0 .net "a", 0 0, L_0x555db7ebcd00;  alias, 1 drivers
v0x555db7a491a0_0 .net "b", 0 0, L_0x555db7ebd060;  alias, 1 drivers
v0x555db7a492a0_0 .net "cout", 0 0, L_0x555db7ebd240;  alias, 1 drivers
S_0x555db7a49a30 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7a465d0;
 .timescale 0 0;
P_0x555db7a49c30 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7a49cf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a49a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebd980 .functor OR 1, L_0x555db7ebd7a0, L_0x555db7ebd910, C4<0>, C4<0>;
v0x555db7a4ac10_0 .net "S", 0 0, L_0x555db7ebd810;  1 drivers
v0x555db7a4acd0_0 .net "a", 0 0, L_0x555db7ebda80;  1 drivers
v0x555db7a4ada0_0 .net "b", 0 0, L_0x555db7ebdbb0;  1 drivers
v0x555db7a4aea0_0 .net "cin", 0 0, L_0x555db7ebd2b0;  alias, 1 drivers
v0x555db7a4af90_0 .net "cout", 0 0, L_0x555db7ebd980;  alias, 1 drivers
v0x555db7a4b080_0 .net "cout1", 0 0, L_0x555db7ebd7a0;  1 drivers
v0x555db7a4b120_0 .net "cout2", 0 0, L_0x555db7ebd910;  1 drivers
v0x555db7a4b1c0_0 .net "s1", 0 0, L_0x555db7ebd730;  1 drivers
S_0x555db7a49f80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a49cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebd730 .functor XOR 1, L_0x555db7ebda80, L_0x555db7ebdbb0, C4<0>, C4<0>;
L_0x555db7ebd7a0 .functor AND 1, L_0x555db7ebda80, L_0x555db7ebdbb0, C4<1>, C4<1>;
v0x555db7a4a220_0 .net "S", 0 0, L_0x555db7ebd730;  alias, 1 drivers
v0x555db7a4a300_0 .net "a", 0 0, L_0x555db7ebda80;  alias, 1 drivers
v0x555db7a4a3c0_0 .net "b", 0 0, L_0x555db7ebdbb0;  alias, 1 drivers
v0x555db7a4a490_0 .net "cout", 0 0, L_0x555db7ebd7a0;  alias, 1 drivers
S_0x555db7a4a600 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a49cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebd810 .functor XOR 1, L_0x555db7ebd2b0, L_0x555db7ebd730, C4<0>, C4<0>;
L_0x555db7ebd910 .functor AND 1, L_0x555db7ebd2b0, L_0x555db7ebd730, C4<1>, C4<1>;
v0x555db7a4a870_0 .net "S", 0 0, L_0x555db7ebd810;  alias, 1 drivers
v0x555db7a4a930_0 .net "a", 0 0, L_0x555db7ebd2b0;  alias, 1 drivers
v0x555db7a4aa20_0 .net "b", 0 0, L_0x555db7ebd730;  alias, 1 drivers
v0x555db7a4ab20_0 .net "cout", 0 0, L_0x555db7ebd910;  alias, 1 drivers
S_0x555db7a4b2b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7a465d0;
 .timescale 0 0;
P_0x555db7a4b4b0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7a4b590 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a4b2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebdf30 .functor OR 1, L_0x555db7ebdd50, L_0x555db7ebdec0, C4<0>, C4<0>;
v0x555db7a4c480_0 .net "S", 0 0, L_0x555db7ebddc0;  1 drivers
v0x555db7a4c540_0 .net "a", 0 0, L_0x555db7ebdfa0;  1 drivers
v0x555db7a4c610_0 .net "b", 0 0, L_0x555db7ebe0d0;  1 drivers
v0x555db7a4c710_0 .net "cin", 0 0, L_0x555db7ebd980;  alias, 1 drivers
v0x555db7a4c800_0 .net "cout", 0 0, L_0x555db7ebdf30;  alias, 1 drivers
v0x555db7a4c8f0_0 .net "cout1", 0 0, L_0x555db7ebdd50;  1 drivers
v0x555db7a4c990_0 .net "cout2", 0 0, L_0x555db7ebdec0;  1 drivers
v0x555db7a4ca30_0 .net "s1", 0 0, L_0x555db7ebdce0;  1 drivers
S_0x555db7a4b7f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a4b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebdce0 .functor XOR 1, L_0x555db7ebdfa0, L_0x555db7ebe0d0, C4<0>, C4<0>;
L_0x555db7ebdd50 .functor AND 1, L_0x555db7ebdfa0, L_0x555db7ebe0d0, C4<1>, C4<1>;
v0x555db7a4ba90_0 .net "S", 0 0, L_0x555db7ebdce0;  alias, 1 drivers
v0x555db7a4bb70_0 .net "a", 0 0, L_0x555db7ebdfa0;  alias, 1 drivers
v0x555db7a4bc30_0 .net "b", 0 0, L_0x555db7ebe0d0;  alias, 1 drivers
v0x555db7a4bd00_0 .net "cout", 0 0, L_0x555db7ebdd50;  alias, 1 drivers
S_0x555db7a4be70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a4b590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebddc0 .functor XOR 1, L_0x555db7ebd980, L_0x555db7ebdce0, C4<0>, C4<0>;
L_0x555db7ebdec0 .functor AND 1, L_0x555db7ebd980, L_0x555db7ebdce0, C4<1>, C4<1>;
v0x555db7a4c0e0_0 .net "S", 0 0, L_0x555db7ebddc0;  alias, 1 drivers
v0x555db7a4c1a0_0 .net "a", 0 0, L_0x555db7ebd980;  alias, 1 drivers
v0x555db7a4c290_0 .net "b", 0 0, L_0x555db7ebdce0;  alias, 1 drivers
v0x555db7a4c390_0 .net "cout", 0 0, L_0x555db7ebdec0;  alias, 1 drivers
S_0x555db7a4d130 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7a3e450 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db77730d0 .functor NOT 2, L_0x555db7eb9fb0, C4<00>, C4<00>, C4<00>;
v0x555db7a50ec0_0 .net "cout", 0 0, L_0x555db7eba930;  1 drivers
v0x555db7a50f80_0 .net "i", 1 0, L_0x555db7eb9fb0;  alias, 1 drivers
v0x555db7a51050_0 .net "o", 1 0, L_0x555db7eba820;  alias, 1 drivers
v0x555db7a51150_0 .net "temp2", 1 0, L_0x555db77730d0;  1 drivers
S_0x555db7a4d410 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a4d130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a4d610 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c1918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eba8c0 .functor BUFZ 1, L_0x7f49c55c1918, C4<0>, C4<0>, C4<0>;
L_0x555db7eba930 .functor BUFZ 1, L_0x555db7eba4c0, C4<0>, C4<0>, C4<0>;
v0x555db7a508c0_0 .net "S", 1 0, L_0x555db7eba820;  alias, 1 drivers
v0x555db7a509c0_0 .net "a", 1 0, L_0x555db77730d0;  alias, 1 drivers
L_0x7f49c55c18d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a50aa0_0 .net "b", 1 0, L_0x7f49c55c18d0;  1 drivers
v0x555db7a50b60 .array "carry", 0 2;
v0x555db7a50b60_0 .net v0x555db7a50b60 0, 0 0, L_0x555db7eba8c0; 1 drivers
v0x555db7a50b60_1 .net v0x555db7a50b60 1, 0 0, L_0x555db7eba0c0; 1 drivers
v0x555db7a50b60_2 .net v0x555db7a50b60 2, 0 0, L_0x555db7eba4c0; 1 drivers
v0x555db7a50c70_0 .net "cin", 0 0, L_0x7f49c55c1918;  1 drivers
v0x555db7a50d60_0 .net "cout", 0 0, L_0x555db7eba930;  alias, 1 drivers
L_0x555db7eba130 .part L_0x555db77730d0, 0, 1;
L_0x555db7eba1d0 .part L_0x7f49c55c18d0, 0, 1;
L_0x555db7eba530 .part L_0x555db77730d0, 1, 1;
L_0x555db7eba6f0 .part L_0x7f49c55c18d0, 1, 1;
L_0x555db7eba820 .concat8 [ 1 1 0 0], L_0x555db6babb80, L_0x555db7eba350;
S_0x555db7a4d790 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a4d410;
 .timescale 0 0;
P_0x555db7a4d9b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a4da90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a4d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eba0c0 .functor OR 1, L_0x555db76de8f0, L_0x555db7eba050, C4<0>, C4<0>;
v0x555db7a4e9c0_0 .net "S", 0 0, L_0x555db6babb80;  1 drivers
v0x555db7a4ea80_0 .net "a", 0 0, L_0x555db7eba130;  1 drivers
v0x555db7a4eb50_0 .net "b", 0 0, L_0x555db7eba1d0;  1 drivers
v0x555db7a4ec50_0 .net "cin", 0 0, L_0x555db7eba8c0;  alias, 1 drivers
v0x555db7a4ed20_0 .net "cout", 0 0, L_0x555db7eba0c0;  alias, 1 drivers
v0x555db7a4ee10_0 .net "cout1", 0 0, L_0x555db76de8f0;  1 drivers
v0x555db7a4eeb0_0 .net "cout2", 0 0, L_0x555db7eba050;  1 drivers
v0x555db7a4ef80_0 .net "s1", 0 0, L_0x555db7eb2900;  1 drivers
S_0x555db7a4dd20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a4da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eb2900 .functor XOR 1, L_0x555db7eba130, L_0x555db7eba1d0, C4<0>, C4<0>;
L_0x555db76de8f0 .functor AND 1, L_0x555db7eba130, L_0x555db7eba1d0, C4<1>, C4<1>;
v0x555db7a4dfc0_0 .net "S", 0 0, L_0x555db7eb2900;  alias, 1 drivers
v0x555db7a4e0a0_0 .net "a", 0 0, L_0x555db7eba130;  alias, 1 drivers
v0x555db7a4e160_0 .net "b", 0 0, L_0x555db7eba1d0;  alias, 1 drivers
v0x555db7a4e230_0 .net "cout", 0 0, L_0x555db76de8f0;  alias, 1 drivers
S_0x555db7a4e3a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a4da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db6babb80 .functor XOR 1, L_0x555db7eba8c0, L_0x555db7eb2900, C4<0>, C4<0>;
L_0x555db7eba050 .functor AND 1, L_0x555db7eba8c0, L_0x555db7eb2900, C4<1>, C4<1>;
v0x555db7a4e610_0 .net "S", 0 0, L_0x555db6babb80;  alias, 1 drivers
v0x555db7a4e6d0_0 .net "a", 0 0, L_0x555db7eba8c0;  alias, 1 drivers
v0x555db7a4e790_0 .net "b", 0 0, L_0x555db7eb2900;  alias, 1 drivers
v0x555db7a4e890_0 .net "cout", 0 0, L_0x555db7eba050;  alias, 1 drivers
S_0x555db7a4f070 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a4d410;
 .timescale 0 0;
P_0x555db7a4f270 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a4f330 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a4f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eba4c0 .functor OR 1, L_0x555db7eba2e0, L_0x555db7eba450, C4<0>, C4<0>;
v0x555db7a50220_0 .net "S", 0 0, L_0x555db7eba350;  1 drivers
v0x555db7a502e0_0 .net "a", 0 0, L_0x555db7eba530;  1 drivers
v0x555db7a503b0_0 .net "b", 0 0, L_0x555db7eba6f0;  1 drivers
v0x555db7a504b0_0 .net "cin", 0 0, L_0x555db7eba0c0;  alias, 1 drivers
v0x555db7a505a0_0 .net "cout", 0 0, L_0x555db7eba4c0;  alias, 1 drivers
v0x555db7a50690_0 .net "cout1", 0 0, L_0x555db7eba2e0;  1 drivers
v0x555db7a50730_0 .net "cout2", 0 0, L_0x555db7eba450;  1 drivers
v0x555db7a507d0_0 .net "s1", 0 0, L_0x555db7eba270;  1 drivers
S_0x555db7a4f590 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a4f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eba270 .functor XOR 1, L_0x555db7eba530, L_0x555db7eba6f0, C4<0>, C4<0>;
L_0x555db7eba2e0 .functor AND 1, L_0x555db7eba530, L_0x555db7eba6f0, C4<1>, C4<1>;
v0x555db7a4f830_0 .net "S", 0 0, L_0x555db7eba270;  alias, 1 drivers
v0x555db7a4f910_0 .net "a", 0 0, L_0x555db7eba530;  alias, 1 drivers
v0x555db7a4f9d0_0 .net "b", 0 0, L_0x555db7eba6f0;  alias, 1 drivers
v0x555db7a4faa0_0 .net "cout", 0 0, L_0x555db7eba2e0;  alias, 1 drivers
S_0x555db7a4fc10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a4f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eba350 .functor XOR 1, L_0x555db7eba0c0, L_0x555db7eba270, C4<0>, C4<0>;
L_0x555db7eba450 .functor AND 1, L_0x555db7eba0c0, L_0x555db7eba270, C4<1>, C4<1>;
v0x555db7a4fe80_0 .net "S", 0 0, L_0x555db7eba350;  alias, 1 drivers
v0x555db7a4ff40_0 .net "a", 0 0, L_0x555db7eba0c0;  alias, 1 drivers
v0x555db7a50030_0 .net "b", 0 0, L_0x555db7eba270;  alias, 1 drivers
v0x555db7a50130_0 .net "cout", 0 0, L_0x555db7eba450;  alias, 1 drivers
S_0x555db7a51240 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7a33d90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a51420 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7ebfc00 .functor BUFZ 1, L_0x555db7ebe310, C4<0>, C4<0>, C4<0>;
L_0x555db7ebfd00 .functor BUFZ 1, L_0x555db7ebf890, C4<0>, C4<0>, C4<0>;
v0x555db7a577a0_0 .net "S", 3 0, L_0x555db7ebfb60;  alias, 1 drivers
v0x555db7a578a0_0 .net "a", 3 0, L_0x555db7ebe200;  alias, 1 drivers
v0x555db7a57960_0 .net "b", 3 0, L_0x555db7ebc910;  alias, 1 drivers
v0x555db7a57a30 .array "carry", 0 4;
v0x555db7a57a30_0 .net v0x555db7a57a30 0, 0 0, L_0x555db7ebfc00; 1 drivers
v0x555db7a57a30_1 .net v0x555db7a57a30 1, 0 0, L_0x555db7ebe660; 1 drivers
v0x555db7a57a30_2 .net v0x555db7a57a30 2, 0 0, L_0x555db7ebeca0; 1 drivers
v0x555db7a57a30_3 .net v0x555db7a57a30 3, 0 0, L_0x555db7ebf2e0; 1 drivers
v0x555db7a57a30_4 .net v0x555db7a57a30 4, 0 0, L_0x555db7ebf890; 1 drivers
v0x555db7a57b50_0 .net "cin", 0 0, L_0x555db7ebe310;  alias, 1 drivers
v0x555db7a57c40_0 .net "cout", 0 0, L_0x555db7ebfd00;  alias, 1 drivers
L_0x555db7ebe760 .part L_0x555db7ebe200, 0, 1;
L_0x555db7ebe920 .part L_0x555db7ebc910, 0, 1;
L_0x555db7ebeda0 .part L_0x555db7ebe200, 1, 1;
L_0x555db7ebeed0 .part L_0x555db7ebc910, 1, 1;
L_0x555db7ebf3e0 .part L_0x555db7ebe200, 2, 1;
L_0x555db7ebf510 .part L_0x555db7ebc910, 2, 1;
L_0x555db7ebf900 .part L_0x555db7ebe200, 3, 1;
L_0x555db7ebfa30 .part L_0x555db7ebc910, 3, 1;
L_0x555db7ebfb60 .concat8 [ 1 1 1 1], L_0x555db7ebe460, L_0x555db7ebeb30, L_0x555db7ebf170, L_0x555db7ebf720;
S_0x555db7a515a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a51240;
 .timescale 0 0;
P_0x555db7a517a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a51880 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a515a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebe660 .functor OR 1, L_0x555db7ebe3f0, L_0x555db7ebe560, C4<0>, C4<0>;
v0x555db7a527b0_0 .net "S", 0 0, L_0x555db7ebe460;  1 drivers
v0x555db7a52870_0 .net "a", 0 0, L_0x555db7ebe760;  1 drivers
v0x555db7a52940_0 .net "b", 0 0, L_0x555db7ebe920;  1 drivers
v0x555db7a52a40_0 .net "cin", 0 0, L_0x555db7ebfc00;  alias, 1 drivers
v0x555db7a52b10_0 .net "cout", 0 0, L_0x555db7ebe660;  alias, 1 drivers
v0x555db7a52c00_0 .net "cout1", 0 0, L_0x555db7ebe3f0;  1 drivers
v0x555db7a52ca0_0 .net "cout2", 0 0, L_0x555db7ebe560;  1 drivers
v0x555db7a52d70_0 .net "s1", 0 0, L_0x555db7ebe380;  1 drivers
S_0x555db7a51b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a51880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebe380 .functor XOR 1, L_0x555db7ebe760, L_0x555db7ebe920, C4<0>, C4<0>;
L_0x555db7ebe3f0 .functor AND 1, L_0x555db7ebe760, L_0x555db7ebe920, C4<1>, C4<1>;
v0x555db7a51db0_0 .net "S", 0 0, L_0x555db7ebe380;  alias, 1 drivers
v0x555db7a51e90_0 .net "a", 0 0, L_0x555db7ebe760;  alias, 1 drivers
v0x555db7a51f50_0 .net "b", 0 0, L_0x555db7ebe920;  alias, 1 drivers
v0x555db7a52020_0 .net "cout", 0 0, L_0x555db7ebe3f0;  alias, 1 drivers
S_0x555db7a52190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a51880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebe460 .functor XOR 1, L_0x555db7ebfc00, L_0x555db7ebe380, C4<0>, C4<0>;
L_0x555db7ebe560 .functor AND 1, L_0x555db7ebfc00, L_0x555db7ebe380, C4<1>, C4<1>;
v0x555db7a52400_0 .net "S", 0 0, L_0x555db7ebe460;  alias, 1 drivers
v0x555db7a524c0_0 .net "a", 0 0, L_0x555db7ebfc00;  alias, 1 drivers
v0x555db7a52580_0 .net "b", 0 0, L_0x555db7ebe380;  alias, 1 drivers
v0x555db7a52680_0 .net "cout", 0 0, L_0x555db7ebe560;  alias, 1 drivers
S_0x555db7a52e60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a51240;
 .timescale 0 0;
P_0x555db7a53060 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a53120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a52e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebeca0 .functor OR 1, L_0x555db7ebeac0, L_0x555db7ebec30, C4<0>, C4<0>;
v0x555db7a54010_0 .net "S", 0 0, L_0x555db7ebeb30;  1 drivers
v0x555db7a540d0_0 .net "a", 0 0, L_0x555db7ebeda0;  1 drivers
v0x555db7a541a0_0 .net "b", 0 0, L_0x555db7ebeed0;  1 drivers
v0x555db7a542a0_0 .net "cin", 0 0, L_0x555db7ebe660;  alias, 1 drivers
v0x555db7a54390_0 .net "cout", 0 0, L_0x555db7ebeca0;  alias, 1 drivers
v0x555db7a54480_0 .net "cout1", 0 0, L_0x555db7ebeac0;  1 drivers
v0x555db7a54520_0 .net "cout2", 0 0, L_0x555db7ebec30;  1 drivers
v0x555db7a545c0_0 .net "s1", 0 0, L_0x555db7ebea50;  1 drivers
S_0x555db7a53380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a53120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebea50 .functor XOR 1, L_0x555db7ebeda0, L_0x555db7ebeed0, C4<0>, C4<0>;
L_0x555db7ebeac0 .functor AND 1, L_0x555db7ebeda0, L_0x555db7ebeed0, C4<1>, C4<1>;
v0x555db7a53620_0 .net "S", 0 0, L_0x555db7ebea50;  alias, 1 drivers
v0x555db7a53700_0 .net "a", 0 0, L_0x555db7ebeda0;  alias, 1 drivers
v0x555db7a537c0_0 .net "b", 0 0, L_0x555db7ebeed0;  alias, 1 drivers
v0x555db7a53890_0 .net "cout", 0 0, L_0x555db7ebeac0;  alias, 1 drivers
S_0x555db7a53a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a53120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebeb30 .functor XOR 1, L_0x555db7ebe660, L_0x555db7ebea50, C4<0>, C4<0>;
L_0x555db7ebec30 .functor AND 1, L_0x555db7ebe660, L_0x555db7ebea50, C4<1>, C4<1>;
v0x555db7a53c70_0 .net "S", 0 0, L_0x555db7ebeb30;  alias, 1 drivers
v0x555db7a53d30_0 .net "a", 0 0, L_0x555db7ebe660;  alias, 1 drivers
v0x555db7a53e20_0 .net "b", 0 0, L_0x555db7ebea50;  alias, 1 drivers
v0x555db7a53f20_0 .net "cout", 0 0, L_0x555db7ebec30;  alias, 1 drivers
S_0x555db7a546b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7a51240;
 .timescale 0 0;
P_0x555db7a548b0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7a54970 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a546b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebf2e0 .functor OR 1, L_0x555db7ebf100, L_0x555db7ebf270, C4<0>, C4<0>;
v0x555db7a55890_0 .net "S", 0 0, L_0x555db7ebf170;  1 drivers
v0x555db7a55950_0 .net "a", 0 0, L_0x555db7ebf3e0;  1 drivers
v0x555db7a55a20_0 .net "b", 0 0, L_0x555db7ebf510;  1 drivers
v0x555db7a55b20_0 .net "cin", 0 0, L_0x555db7ebeca0;  alias, 1 drivers
v0x555db7a55c10_0 .net "cout", 0 0, L_0x555db7ebf2e0;  alias, 1 drivers
v0x555db7a55d00_0 .net "cout1", 0 0, L_0x555db7ebf100;  1 drivers
v0x555db7a55da0_0 .net "cout2", 0 0, L_0x555db7ebf270;  1 drivers
v0x555db7a55e40_0 .net "s1", 0 0, L_0x555db7ebf090;  1 drivers
S_0x555db7a54c00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a54970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebf090 .functor XOR 1, L_0x555db7ebf3e0, L_0x555db7ebf510, C4<0>, C4<0>;
L_0x555db7ebf100 .functor AND 1, L_0x555db7ebf3e0, L_0x555db7ebf510, C4<1>, C4<1>;
v0x555db7a54ea0_0 .net "S", 0 0, L_0x555db7ebf090;  alias, 1 drivers
v0x555db7a54f80_0 .net "a", 0 0, L_0x555db7ebf3e0;  alias, 1 drivers
v0x555db7a55040_0 .net "b", 0 0, L_0x555db7ebf510;  alias, 1 drivers
v0x555db7a55110_0 .net "cout", 0 0, L_0x555db7ebf100;  alias, 1 drivers
S_0x555db7a55280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a54970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebf170 .functor XOR 1, L_0x555db7ebeca0, L_0x555db7ebf090, C4<0>, C4<0>;
L_0x555db7ebf270 .functor AND 1, L_0x555db7ebeca0, L_0x555db7ebf090, C4<1>, C4<1>;
v0x555db7a554f0_0 .net "S", 0 0, L_0x555db7ebf170;  alias, 1 drivers
v0x555db7a555b0_0 .net "a", 0 0, L_0x555db7ebeca0;  alias, 1 drivers
v0x555db7a556a0_0 .net "b", 0 0, L_0x555db7ebf090;  alias, 1 drivers
v0x555db7a557a0_0 .net "cout", 0 0, L_0x555db7ebf270;  alias, 1 drivers
S_0x555db7a55f30 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7a51240;
 .timescale 0 0;
P_0x555db7a56130 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7a56210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a55f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ebf890 .functor OR 1, L_0x555db7ebf6b0, L_0x555db7ebf820, C4<0>, C4<0>;
v0x555db7a57100_0 .net "S", 0 0, L_0x555db7ebf720;  1 drivers
v0x555db7a571c0_0 .net "a", 0 0, L_0x555db7ebf900;  1 drivers
v0x555db7a57290_0 .net "b", 0 0, L_0x555db7ebfa30;  1 drivers
v0x555db7a57390_0 .net "cin", 0 0, L_0x555db7ebf2e0;  alias, 1 drivers
v0x555db7a57480_0 .net "cout", 0 0, L_0x555db7ebf890;  alias, 1 drivers
v0x555db7a57570_0 .net "cout1", 0 0, L_0x555db7ebf6b0;  1 drivers
v0x555db7a57610_0 .net "cout2", 0 0, L_0x555db7ebf820;  1 drivers
v0x555db7a576b0_0 .net "s1", 0 0, L_0x555db7ebf640;  1 drivers
S_0x555db7a56470 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a56210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebf640 .functor XOR 1, L_0x555db7ebf900, L_0x555db7ebfa30, C4<0>, C4<0>;
L_0x555db7ebf6b0 .functor AND 1, L_0x555db7ebf900, L_0x555db7ebfa30, C4<1>, C4<1>;
v0x555db7a56710_0 .net "S", 0 0, L_0x555db7ebf640;  alias, 1 drivers
v0x555db7a567f0_0 .net "a", 0 0, L_0x555db7ebf900;  alias, 1 drivers
v0x555db7a568b0_0 .net "b", 0 0, L_0x555db7ebfa30;  alias, 1 drivers
v0x555db7a56980_0 .net "cout", 0 0, L_0x555db7ebf6b0;  alias, 1 drivers
S_0x555db7a56af0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a56210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ebf720 .functor XOR 1, L_0x555db7ebf2e0, L_0x555db7ebf640, C4<0>, C4<0>;
L_0x555db7ebf820 .functor AND 1, L_0x555db7ebf2e0, L_0x555db7ebf640, C4<1>, C4<1>;
v0x555db7a56d60_0 .net "S", 0 0, L_0x555db7ebf720;  alias, 1 drivers
v0x555db7a56e20_0 .net "a", 0 0, L_0x555db7ebf2e0;  alias, 1 drivers
v0x555db7a56f10_0 .net "b", 0 0, L_0x555db7ebf640;  alias, 1 drivers
v0x555db7a57010_0 .net "cout", 0 0, L_0x555db7ebf820;  alias, 1 drivers
S_0x555db7a59770 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7ec3cf0 .functor XOR 1, L_0x555db7ec0a80, L_0x555db7ec1c20, C4<0>, C4<0>;
v0x555db7a7d930_0 .net "X", 1 0, L_0x555db7eca520;  1 drivers
v0x555db7a7da30_0 .net "Y", 1 0, L_0x555db7eca5c0;  1 drivers
v0x555db7a7db10_0 .net "Z", 3 0, L_0x555db7eca2b0;  alias, 1 drivers
v0x555db7a7dbe0_0 .net *"_ivl_20", 0 0, L_0x555db7ec3cf0;  1 drivers
L_0x7f49c55c1e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a7dca0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c1e70;  1 drivers
L_0x7f49c55c1eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a7ddd0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c1eb8;  1 drivers
L_0x7f49c55c1f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a7deb0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c1f00;  1 drivers
L_0x7f49c55c1f48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a7df90_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c1f48;  1 drivers
v0x555db7a7e070_0 .net "a", 0 0, L_0x555db7ec0550;  1 drivers
v0x555db7a7e1a0_0 .net "a_abs", 0 0, L_0x555db7ec1100;  1 drivers
v0x555db7a7e240_0 .net "b", 0 0, L_0x555db7ec1660;  1 drivers
v0x555db7a7e370_0 .net "b_abs", 0 0, L_0x555db7ec24a0;  1 drivers
v0x555db7a7e410_0 .net "c1", 0 0, L_0x555db7ec5030;  1 drivers
v0x555db7a7e4b0_0 .net "c2", 0 0, L_0x555db7ec61e0;  1 drivers
v0x555db7a7e550_0 .net "c3", 0 0, L_0x555db7ec84b0;  1 drivers
v0x555db7a7e640_0 .net "c4", 0 0, L_0x555db7eca490;  1 drivers
v0x555db7a7e6e0_0 .net "neg_a", 0 0, L_0x555db7ec0a80;  1 drivers
v0x555db7a7e890_0 .net "neg_b", 0 0, L_0x555db7ec1c20;  1 drivers
v0x555db7a7e930_0 .net "temp", 3 0, L_0x555db7ec8380;  1 drivers
v0x555db7a7ea20_0 .net "term1", 3 0, L_0x555db7ec6270;  1 drivers
v0x555db7a7eac0_0 .net "term2", 3 0, L_0x555db7ec6310;  1 drivers
v0x555db7a7eb60_0 .net "term3", 3 0, L_0x555db7ec6450;  1 drivers
v0x555db7a7ec30_0 .net "z0", 1 0, L_0x555db7ec0170;  1 drivers
v0x555db7a7ed20_0 .net "z1", 1 0, L_0x555db7ec6000;  1 drivers
v0x555db7a7edc0_0 .net "z1_1", 1 0, L_0x555db7ec3d80;  1 drivers
v0x555db7a7ee90_0 .net "z1_2", 1 0, L_0x555db7ec4f00;  1 drivers
v0x555db7a7ef80_0 .net "z1_3", 1 0, L_0x555db7ec29b0;  1 drivers
v0x555db7a7f070_0 .net "z1_4", 1 0, L_0x555db7ec3b30;  1 drivers
v0x555db7a7f180_0 .net "z2", 1 0, L_0x555db7ebff20;  1 drivers
L_0x555db7ebffc0 .part L_0x555db7eca520, 1, 1;
L_0x555db7ec0060 .part L_0x555db7eca5c0, 1, 1;
L_0x555db7ec0210 .part L_0x555db7eca520, 0, 1;
L_0x555db7ec02b0 .part L_0x555db7eca5c0, 0, 1;
L_0x555db7ec11a0 .part L_0x555db7eca520, 0, 1;
L_0x555db7ec1240 .part L_0x555db7eca520, 1, 1;
L_0x555db7ec2540 .part L_0x555db7eca5c0, 1, 1;
L_0x555db7ec25e0 .part L_0x555db7eca5c0, 0, 1;
L_0x555db7ec3d80 .functor MUXZ 2, L_0x555db7ec29b0, L_0x555db7ec3b30, L_0x555db7ec3cf0, C4<>;
L_0x555db7ec6270 .concat [ 2 2 0 0], L_0x555db7ec0170, L_0x7f49c55c1e70;
L_0x555db7ec6310 .concat [ 1 2 1 0], L_0x7f49c55c1f00, L_0x555db7ec6000, L_0x7f49c55c1eb8;
L_0x555db7ec6450 .concat [ 2 2 0 0], L_0x7f49c55c1f48, L_0x555db7ebff20;
S_0x555db7a599a0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7a59b80 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ec0860 .functor NOT 1, L_0x555db7ec1240, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c1c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ec0970 .functor BUFZ 1, L_0x7f49c55c1c30, C4<0>, C4<0>, C4<0>;
L_0x555db7ec0a80 .functor NOT 1, L_0x555db7ec09e0, C4<0>, C4<0>, C4<0>;
v0x555db7a5de40_0 .net "D", 0 0, L_0x555db7ec0550;  alias, 1 drivers
v0x555db7a5df00_0 .net *"_ivl_9", 0 0, L_0x555db7ec0970;  1 drivers
v0x555db7a5dfe0_0 .net "a", 0 0, L_0x555db7ec11a0;  1 drivers
v0x555db7a5e0d0_0 .net "abs_D", 0 0, L_0x555db7ec1100;  alias, 1 drivers
v0x555db7a5e1b0_0 .net "b", 0 0, L_0x555db7ec1240;  1 drivers
v0x555db7a5e2e0_0 .net "b_comp", 0 0, L_0x555db7ec0860;  1 drivers
v0x555db7a5e3f0_0 .net "carry", 1 0, L_0x555db7ec08d0;  1 drivers
v0x555db7a5e4d0_0 .net "cin", 0 0, L_0x7f49c55c1c30;  1 drivers
v0x555db7a5e590_0 .net "is_pos", 0 0, L_0x555db7ec09e0;  1 drivers
v0x555db7a5e650_0 .net "negative", 0 0, L_0x555db7ec0a80;  alias, 1 drivers
v0x555db7a5e710_0 .net "twos", 0 0, L_0x555db7ec0d60;  1 drivers
L_0x555db7ec0730 .part L_0x555db7ec08d0, 0, 1;
L_0x555db7ec08d0 .concat8 [ 1 1 0 0], L_0x555db7ec0970, L_0x555db7ec06c0;
L_0x555db7ec09e0 .part L_0x555db7ec08d0, 1, 1;
L_0x555db7ec1100 .functor MUXZ 1, L_0x555db7ec0d60, L_0x555db7ec0550, L_0x555db7ec09e0, C4<>;
S_0x555db7a59cc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7a599a0;
 .timescale 0 0;
P_0x555db7a59ee0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7a59fc0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a59cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec06c0 .functor OR 1, L_0x555db7ec03c0, L_0x555db7ec0650, C4<0>, C4<0>;
v0x555db7a5ae90_0 .net "S", 0 0, L_0x555db7ec0550;  alias, 1 drivers
v0x555db7a5af50_0 .net "a", 0 0, L_0x555db7ec11a0;  alias, 1 drivers
v0x555db7a5b020_0 .net "b", 0 0, L_0x555db7ec0860;  alias, 1 drivers
v0x555db7a5b120_0 .net "cin", 0 0, L_0x555db7ec0730;  1 drivers
v0x555db7a5b1f0_0 .net "cout", 0 0, L_0x555db7ec06c0;  1 drivers
v0x555db7a5b2e0_0 .net "cout1", 0 0, L_0x555db7ec03c0;  1 drivers
v0x555db7a5b380_0 .net "cout2", 0 0, L_0x555db7ec0650;  1 drivers
v0x555db7a5b450_0 .net "s1", 0 0, L_0x555db7ec0350;  1 drivers
S_0x555db7a5a220 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a59fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec0350 .functor XOR 1, L_0x555db7ec11a0, L_0x555db7ec0860, C4<0>, C4<0>;
L_0x555db7ec03c0 .functor AND 1, L_0x555db7ec11a0, L_0x555db7ec0860, C4<1>, C4<1>;
v0x555db7a5a490_0 .net "S", 0 0, L_0x555db7ec0350;  alias, 1 drivers
v0x555db7a5a570_0 .net "a", 0 0, L_0x555db7ec11a0;  alias, 1 drivers
v0x555db7a5a630_0 .net "b", 0 0, L_0x555db7ec0860;  alias, 1 drivers
v0x555db7a5a700_0 .net "cout", 0 0, L_0x555db7ec03c0;  alias, 1 drivers
S_0x555db7a5a870 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a59fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec0550 .functor XOR 1, L_0x555db7ec0730, L_0x555db7ec0350, C4<0>, C4<0>;
L_0x555db7ec0650 .functor AND 1, L_0x555db7ec0730, L_0x555db7ec0350, C4<1>, C4<1>;
v0x555db7a5aae0_0 .net "S", 0 0, L_0x555db7ec0550;  alias, 1 drivers
v0x555db7a5aba0_0 .net "a", 0 0, L_0x555db7ec0730;  alias, 1 drivers
v0x555db7a5ac60_0 .net "b", 0 0, L_0x555db7ec0350;  alias, 1 drivers
v0x555db7a5ad60_0 .net "cout", 0 0, L_0x555db7ec0650;  alias, 1 drivers
S_0x555db7a5b540 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7a599a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7a5b720 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ec0af0 .functor NOT 1, L_0x555db7ec0550, C4<0>, C4<0>, C4<0>;
v0x555db7a5dad0_0 .net "cout", 0 0, L_0x555db7ec1040;  1 drivers
v0x555db7a5db90_0 .net "i", 0 0, L_0x555db7ec0550;  alias, 1 drivers
v0x555db7a5dc80_0 .net "o", 0 0, L_0x555db7ec0d60;  alias, 1 drivers
v0x555db7a5dd20_0 .net "temp2", 0 0, L_0x555db7ec0af0;  1 drivers
S_0x555db7a5b800 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a5b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a5ba00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c1be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ec0fd0 .functor BUFZ 1, L_0x7f49c55c1be8, C4<0>, C4<0>, C4<0>;
L_0x555db7ec1040 .functor BUFZ 1, L_0x555db7ec0f60, C4<0>, C4<0>, C4<0>;
v0x555db7a5d460_0 .net "S", 0 0, L_0x555db7ec0d60;  alias, 1 drivers
v0x555db7a5d570_0 .net "a", 0 0, L_0x555db7ec0af0;  alias, 1 drivers
L_0x7f49c55c1ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a5d680_0 .net "b", 0 0, L_0x7f49c55c1ba0;  1 drivers
v0x555db7a5d770 .array "carry", 0 1;
v0x555db7a5d770_0 .net v0x555db7a5d770 0, 0 0, L_0x555db7ec0fd0; 1 drivers
v0x555db7a5d770_1 .net v0x555db7a5d770 1, 0 0, L_0x555db7ec0f60; 1 drivers
v0x555db7a5d880_0 .net "cin", 0 0, L_0x7f49c55c1be8;  1 drivers
v0x555db7a5d970_0 .net "cout", 0 0, L_0x555db7ec1040;  alias, 1 drivers
S_0x555db7a5bb80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a5b800;
 .timescale 0 0;
P_0x555db7a5bda0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a5be80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a5bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec0f60 .functor OR 1, L_0x555db7ec0c60, L_0x555db7ec0e60, C4<0>, C4<0>;
v0x555db7a5cdb0_0 .net "S", 0 0, L_0x555db7ec0d60;  alias, 1 drivers
v0x555db7a5ce70_0 .net "a", 0 0, L_0x555db7ec0af0;  alias, 1 drivers
v0x555db7a5cf40_0 .net "b", 0 0, L_0x7f49c55c1ba0;  alias, 1 drivers
v0x555db7a5d040_0 .net "cin", 0 0, L_0x555db7ec0fd0;  alias, 1 drivers
v0x555db7a5d110_0 .net "cout", 0 0, L_0x555db7ec0f60;  alias, 1 drivers
v0x555db7a5d200_0 .net "cout1", 0 0, L_0x555db7ec0c60;  1 drivers
v0x555db7a5d2a0_0 .net "cout2", 0 0, L_0x555db7ec0e60;  1 drivers
v0x555db7a5d370_0 .net "s1", 0 0, L_0x555db7ec0bf0;  1 drivers
S_0x555db7a5c110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a5be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec0bf0 .functor XOR 1, L_0x555db7ec0af0, L_0x7f49c55c1ba0, C4<0>, C4<0>;
L_0x555db7ec0c60 .functor AND 1, L_0x555db7ec0af0, L_0x7f49c55c1ba0, C4<1>, C4<1>;
v0x555db7a5c3b0_0 .net "S", 0 0, L_0x555db7ec0bf0;  alias, 1 drivers
v0x555db7a5c490_0 .net "a", 0 0, L_0x555db7ec0af0;  alias, 1 drivers
v0x555db7a5c550_0 .net "b", 0 0, L_0x7f49c55c1ba0;  alias, 1 drivers
v0x555db7a5c620_0 .net "cout", 0 0, L_0x555db7ec0c60;  alias, 1 drivers
S_0x555db7a5c790 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a5be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec0d60 .functor XOR 1, L_0x555db7ec0fd0, L_0x555db7ec0bf0, C4<0>, C4<0>;
L_0x555db7ec0e60 .functor AND 1, L_0x555db7ec0fd0, L_0x555db7ec0bf0, C4<1>, C4<1>;
v0x555db7a5ca00_0 .net "S", 0 0, L_0x555db7ec0d60;  alias, 1 drivers
v0x555db7a5cac0_0 .net "a", 0 0, L_0x555db7ec0fd0;  alias, 1 drivers
v0x555db7a5cb80_0 .net "b", 0 0, L_0x555db7ec0bf0;  alias, 1 drivers
v0x555db7a5cc80_0 .net "cout", 0 0, L_0x555db7ec0e60;  alias, 1 drivers
S_0x555db7a5e960 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ebfeb0 .functor AND 1, L_0x555db7ebffc0, L_0x555db7ec0060, C4<1>, C4<1>;
v0x555db7a5eb10_0 .net "X", 0 0, L_0x555db7ebffc0;  1 drivers
v0x555db7a5ebf0_0 .net "Y", 0 0, L_0x555db7ec0060;  1 drivers
v0x555db7a5ecb0_0 .net "Z", 1 0, L_0x555db7ebff20;  alias, 1 drivers
L_0x7f49c55c1b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a5ed70_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c1b10;  1 drivers
v0x555db7a5ee50_0 .net "z", 0 0, L_0x555db7ebfeb0;  1 drivers
L_0x555db7ebff20 .concat [ 1 1 0 0], L_0x555db7ebfeb0, L_0x7f49c55c1b10;
S_0x555db7a5efe0 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ec0100 .functor AND 1, L_0x555db7ec0210, L_0x555db7ec02b0, C4<1>, C4<1>;
v0x555db7a5f210_0 .net "X", 0 0, L_0x555db7ec0210;  1 drivers
v0x555db7a5f2d0_0 .net "Y", 0 0, L_0x555db7ec02b0;  1 drivers
v0x555db7a5f390_0 .net "Z", 1 0, L_0x555db7ec0170;  alias, 1 drivers
L_0x7f49c55c1b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a5f450_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c1b58;  1 drivers
v0x555db7a5f530_0 .net "z", 0 0, L_0x555db7ec0100;  1 drivers
L_0x555db7ec0170 .concat [ 1 1 0 0], L_0x555db7ec0100, L_0x7f49c55c1b58;
S_0x555db7a5f6c0 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7a5f8a0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ec1970 .functor NOT 1, L_0x555db7ec25e0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c1d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ec1ac0 .functor BUFZ 1, L_0x7f49c55c1d08, C4<0>, C4<0>, C4<0>;
L_0x555db7ec1c20 .functor NOT 1, L_0x555db7ec1b80, C4<0>, C4<0>, C4<0>;
v0x555db7a63ba0_0 .net "D", 0 0, L_0x555db7ec1660;  alias, 1 drivers
v0x555db7a63c60_0 .net *"_ivl_9", 0 0, L_0x555db7ec1ac0;  1 drivers
v0x555db7a63d40_0 .net "a", 0 0, L_0x555db7ec2540;  1 drivers
v0x555db7a63e30_0 .net "abs_D", 0 0, L_0x555db7ec24a0;  alias, 1 drivers
v0x555db7a63f10_0 .net "b", 0 0, L_0x555db7ec25e0;  1 drivers
v0x555db7a64040_0 .net "b_comp", 0 0, L_0x555db7ec1970;  1 drivers
v0x555db7a64150_0 .net "carry", 1 0, L_0x555db7ec1a00;  1 drivers
v0x555db7a64230_0 .net "cin", 0 0, L_0x7f49c55c1d08;  1 drivers
v0x555db7a642f0_0 .net "is_pos", 0 0, L_0x555db7ec1b80;  1 drivers
v0x555db7a643b0_0 .net "negative", 0 0, L_0x555db7ec1c20;  alias, 1 drivers
v0x555db7a64470_0 .net "twos", 0 0, L_0x555db7ec2020;  1 drivers
L_0x555db7ec1840 .part L_0x555db7ec1a00, 0, 1;
L_0x555db7ec1a00 .concat8 [ 1 1 0 0], L_0x555db7ec1ac0, L_0x555db7ec17d0;
L_0x555db7ec1b80 .part L_0x555db7ec1a00, 1, 1;
L_0x555db7ec24a0 .functor MUXZ 1, L_0x555db7ec2020, L_0x555db7ec1660, L_0x555db7ec1b80, C4<>;
S_0x555db7a5fa70 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7a5f6c0;
 .timescale 0 0;
P_0x555db7a5fc70 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7a5fd50 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a5fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec17d0 .functor OR 1, L_0x555db7ec1480, L_0x555db7ec1760, C4<0>, C4<0>;
v0x555db7a60bf0_0 .net "S", 0 0, L_0x555db7ec1660;  alias, 1 drivers
v0x555db7a60cb0_0 .net "a", 0 0, L_0x555db7ec2540;  alias, 1 drivers
v0x555db7a60d80_0 .net "b", 0 0, L_0x555db7ec1970;  alias, 1 drivers
v0x555db7a60e80_0 .net "cin", 0 0, L_0x555db7ec1840;  1 drivers
v0x555db7a60f50_0 .net "cout", 0 0, L_0x555db7ec17d0;  1 drivers
v0x555db7a61040_0 .net "cout1", 0 0, L_0x555db7ec1480;  1 drivers
v0x555db7a610e0_0 .net "cout2", 0 0, L_0x555db7ec1760;  1 drivers
v0x555db7a611b0_0 .net "s1", 0 0, L_0x555db7ec1410;  1 drivers
S_0x555db7a5ffb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a5fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec1410 .functor XOR 1, L_0x555db7ec2540, L_0x555db7ec1970, C4<0>, C4<0>;
L_0x555db7ec1480 .functor AND 1, L_0x555db7ec2540, L_0x555db7ec1970, C4<1>, C4<1>;
v0x555db7a60220_0 .net "S", 0 0, L_0x555db7ec1410;  alias, 1 drivers
v0x555db7a60300_0 .net "a", 0 0, L_0x555db7ec2540;  alias, 1 drivers
v0x555db7a603c0_0 .net "b", 0 0, L_0x555db7ec1970;  alias, 1 drivers
v0x555db7a60460_0 .net "cout", 0 0, L_0x555db7ec1480;  alias, 1 drivers
S_0x555db7a605d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a5fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec1660 .functor XOR 1, L_0x555db7ec1840, L_0x555db7ec1410, C4<0>, C4<0>;
L_0x555db7ec1760 .functor AND 1, L_0x555db7ec1840, L_0x555db7ec1410, C4<1>, C4<1>;
v0x555db7a60840_0 .net "S", 0 0, L_0x555db7ec1660;  alias, 1 drivers
v0x555db7a60900_0 .net "a", 0 0, L_0x555db7ec1840;  alias, 1 drivers
v0x555db7a609c0_0 .net "b", 0 0, L_0x555db7ec1410;  alias, 1 drivers
v0x555db7a60ac0_0 .net "cout", 0 0, L_0x555db7ec1760;  alias, 1 drivers
S_0x555db7a612a0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7a5f6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7a61480 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ec1d30 .functor NOT 1, L_0x555db7ec1660, C4<0>, C4<0>, C4<0>;
v0x555db7a63830_0 .net "cout", 0 0, L_0x555db7ec23c0;  1 drivers
v0x555db7a638f0_0 .net "i", 0 0, L_0x555db7ec1660;  alias, 1 drivers
v0x555db7a639e0_0 .net "o", 0 0, L_0x555db7ec2020;  alias, 1 drivers
v0x555db7a63a80_0 .net "temp2", 0 0, L_0x555db7ec1d30;  1 drivers
S_0x555db7a61560 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a612a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a61760 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c1cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ec2330 .functor BUFZ 1, L_0x7f49c55c1cc0, C4<0>, C4<0>, C4<0>;
L_0x555db7ec23c0 .functor BUFZ 1, L_0x555db7ec2280, C4<0>, C4<0>, C4<0>;
v0x555db7a631c0_0 .net "S", 0 0, L_0x555db7ec2020;  alias, 1 drivers
v0x555db7a632d0_0 .net "a", 0 0, L_0x555db7ec1d30;  alias, 1 drivers
L_0x7f49c55c1c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a633e0_0 .net "b", 0 0, L_0x7f49c55c1c78;  1 drivers
v0x555db7a634d0 .array "carry", 0 1;
v0x555db7a634d0_0 .net v0x555db7a634d0 0, 0 0, L_0x555db7ec2330; 1 drivers
v0x555db7a634d0_1 .net v0x555db7a634d0 1, 0 0, L_0x555db7ec2280; 1 drivers
v0x555db7a635e0_0 .net "cin", 0 0, L_0x7f49c55c1cc0;  1 drivers
v0x555db7a636d0_0 .net "cout", 0 0, L_0x555db7ec23c0;  alias, 1 drivers
S_0x555db7a618e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a61560;
 .timescale 0 0;
P_0x555db7a61b00 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a61be0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a618e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec2280 .functor OR 1, L_0x555db7ec1f00, L_0x555db7ec2160, C4<0>, C4<0>;
v0x555db7a62b10_0 .net "S", 0 0, L_0x555db7ec2020;  alias, 1 drivers
v0x555db7a62bd0_0 .net "a", 0 0, L_0x555db7ec1d30;  alias, 1 drivers
v0x555db7a62ca0_0 .net "b", 0 0, L_0x7f49c55c1c78;  alias, 1 drivers
v0x555db7a62da0_0 .net "cin", 0 0, L_0x555db7ec2330;  alias, 1 drivers
v0x555db7a62e70_0 .net "cout", 0 0, L_0x555db7ec2280;  alias, 1 drivers
v0x555db7a62f60_0 .net "cout1", 0 0, L_0x555db7ec1f00;  1 drivers
v0x555db7a63000_0 .net "cout2", 0 0, L_0x555db7ec2160;  1 drivers
v0x555db7a630d0_0 .net "s1", 0 0, L_0x555db7ec1e50;  1 drivers
S_0x555db7a61e70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a61be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec1e50 .functor XOR 1, L_0x555db7ec1d30, L_0x7f49c55c1c78, C4<0>, C4<0>;
L_0x555db7ec1f00 .functor AND 1, L_0x555db7ec1d30, L_0x7f49c55c1c78, C4<1>, C4<1>;
v0x555db7a62110_0 .net "S", 0 0, L_0x555db7ec1e50;  alias, 1 drivers
v0x555db7a621f0_0 .net "a", 0 0, L_0x555db7ec1d30;  alias, 1 drivers
v0x555db7a622b0_0 .net "b", 0 0, L_0x7f49c55c1c78;  alias, 1 drivers
v0x555db7a62380_0 .net "cout", 0 0, L_0x555db7ec1f00;  alias, 1 drivers
S_0x555db7a624f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a61be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec2020 .functor XOR 1, L_0x555db7ec2330, L_0x555db7ec1e50, C4<0>, C4<0>;
L_0x555db7ec2160 .functor AND 1, L_0x555db7ec2330, L_0x555db7ec1e50, C4<1>, C4<1>;
v0x555db7a62760_0 .net "S", 0 0, L_0x555db7ec2020;  alias, 1 drivers
v0x555db7a62820_0 .net "a", 0 0, L_0x555db7ec2330;  alias, 1 drivers
v0x555db7a628e0_0 .net "b", 0 0, L_0x555db7ec1e50;  alias, 1 drivers
v0x555db7a629e0_0 .net "cout", 0 0, L_0x555db7ec2160;  alias, 1 drivers
S_0x555db7a646c0 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ec2800 .functor AND 1, L_0x555db7ec1100, L_0x555db7ec24a0, C4<1>, C4<1>;
v0x555db7a648c0_0 .net "X", 0 0, L_0x555db7ec1100;  alias, 1 drivers
v0x555db7a64980_0 .net "Y", 0 0, L_0x555db7ec24a0;  alias, 1 drivers
v0x555db7a64a20_0 .net "Z", 1 0, L_0x555db7ec29b0;  alias, 1 drivers
L_0x7f49c55c1d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a64ac0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c1d50;  1 drivers
v0x555db7a64b80_0 .net "z", 0 0, L_0x555db7ec2800;  1 drivers
L_0x555db7ec29b0 .concat [ 1 1 0 0], L_0x555db7ec2800, L_0x7f49c55c1d50;
S_0x555db7a64d10 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a64ef0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c1e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ec4fa0 .functor BUFZ 1, L_0x7f49c55c1e28, C4<0>, C4<0>, C4<0>;
L_0x555db7ec5030 .functor BUFZ 1, L_0x555db7ec4bf0, C4<0>, C4<0>, C4<0>;
v0x555db7a68150_0 .net "S", 1 0, L_0x555db7ec4f00;  alias, 1 drivers
v0x555db7a68250_0 .net "a", 1 0, L_0x555db7ec0170;  alias, 1 drivers
v0x555db7a68310_0 .net "b", 1 0, L_0x555db7ebff20;  alias, 1 drivers
v0x555db7a68410 .array "carry", 0 2;
v0x555db7a68410_0 .net v0x555db7a68410 0, 0 0, L_0x555db7ec4fa0; 1 drivers
v0x555db7a68410_1 .net v0x555db7a68410 1, 0 0, L_0x555db7ec4400; 1 drivers
v0x555db7a68410_2 .net v0x555db7a68410 2, 0 0, L_0x555db7ec4bf0; 1 drivers
v0x555db7a68500_0 .net "cin", 0 0, L_0x7f49c55c1e28;  1 drivers
v0x555db7a685f0_0 .net "cout", 0 0, L_0x555db7ec5030;  alias, 1 drivers
L_0x555db7ec4540 .part L_0x555db7ec0170, 0, 1;
L_0x555db7ec4720 .part L_0x555db7ebff20, 0, 1;
L_0x555db7ec4ca0 .part L_0x555db7ec0170, 1, 1;
L_0x555db7ec4dd0 .part L_0x555db7ebff20, 1, 1;
L_0x555db7ec4f00 .concat8 [ 1 1 0 0], L_0x555db7ec4150, L_0x555db7ec4a20;
S_0x555db7a650a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a64d10;
 .timescale 0 0;
P_0x555db7a652a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a65380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a650a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec4400 .functor OR 1, L_0x555db7ec4070, L_0x555db7ec42e0, C4<0>, C4<0>;
v0x555db7a66250_0 .net "S", 0 0, L_0x555db7ec4150;  1 drivers
v0x555db7a66310_0 .net "a", 0 0, L_0x555db7ec4540;  1 drivers
v0x555db7a663e0_0 .net "b", 0 0, L_0x555db7ec4720;  1 drivers
v0x555db7a664e0_0 .net "cin", 0 0, L_0x555db7ec4fa0;  alias, 1 drivers
v0x555db7a665b0_0 .net "cout", 0 0, L_0x555db7ec4400;  alias, 1 drivers
v0x555db7a666a0_0 .net "cout1", 0 0, L_0x555db7ec4070;  1 drivers
v0x555db7a66740_0 .net "cout2", 0 0, L_0x555db7ec42e0;  1 drivers
v0x555db7a66810_0 .net "s1", 0 0, L_0x555db7ec3f70;  1 drivers
S_0x555db7a655e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a65380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec3f70 .functor XOR 1, L_0x555db7ec4540, L_0x555db7ec4720, C4<0>, C4<0>;
L_0x555db7ec4070 .functor AND 1, L_0x555db7ec4540, L_0x555db7ec4720, C4<1>, C4<1>;
v0x555db7a65850_0 .net "S", 0 0, L_0x555db7ec3f70;  alias, 1 drivers
v0x555db7a65930_0 .net "a", 0 0, L_0x555db7ec4540;  alias, 1 drivers
v0x555db7a659f0_0 .net "b", 0 0, L_0x555db7ec4720;  alias, 1 drivers
v0x555db7a65ac0_0 .net "cout", 0 0, L_0x555db7ec4070;  alias, 1 drivers
S_0x555db7a65c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a65380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec4150 .functor XOR 1, L_0x555db7ec4fa0, L_0x555db7ec3f70, C4<0>, C4<0>;
L_0x555db7ec42e0 .functor AND 1, L_0x555db7ec4fa0, L_0x555db7ec3f70, C4<1>, C4<1>;
v0x555db7a65ea0_0 .net "S", 0 0, L_0x555db7ec4150;  alias, 1 drivers
v0x555db7a65f60_0 .net "a", 0 0, L_0x555db7ec4fa0;  alias, 1 drivers
v0x555db7a66020_0 .net "b", 0 0, L_0x555db7ec3f70;  alias, 1 drivers
v0x555db7a66120_0 .net "cout", 0 0, L_0x555db7ec42e0;  alias, 1 drivers
S_0x555db7a66900 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a64d10;
 .timescale 0 0;
P_0x555db7a66b00 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a66bc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a66900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec4bf0 .functor OR 1, L_0x555db7ec4990, L_0x555db7ec4b60, C4<0>, C4<0>;
v0x555db7a67ab0_0 .net "S", 0 0, L_0x555db7ec4a20;  1 drivers
v0x555db7a67b70_0 .net "a", 0 0, L_0x555db7ec4ca0;  1 drivers
v0x555db7a67c40_0 .net "b", 0 0, L_0x555db7ec4dd0;  1 drivers
v0x555db7a67d40_0 .net "cin", 0 0, L_0x555db7ec4400;  alias, 1 drivers
v0x555db7a67e30_0 .net "cout", 0 0, L_0x555db7ec4bf0;  alias, 1 drivers
v0x555db7a67f20_0 .net "cout1", 0 0, L_0x555db7ec4990;  1 drivers
v0x555db7a67fc0_0 .net "cout2", 0 0, L_0x555db7ec4b60;  1 drivers
v0x555db7a68060_0 .net "s1", 0 0, L_0x555db7ec48e0;  1 drivers
S_0x555db7a66e20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a66bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec48e0 .functor XOR 1, L_0x555db7ec4ca0, L_0x555db7ec4dd0, C4<0>, C4<0>;
L_0x555db7ec4990 .functor AND 1, L_0x555db7ec4ca0, L_0x555db7ec4dd0, C4<1>, C4<1>;
v0x555db7a670c0_0 .net "S", 0 0, L_0x555db7ec48e0;  alias, 1 drivers
v0x555db7a671a0_0 .net "a", 0 0, L_0x555db7ec4ca0;  alias, 1 drivers
v0x555db7a67260_0 .net "b", 0 0, L_0x555db7ec4dd0;  alias, 1 drivers
v0x555db7a67330_0 .net "cout", 0 0, L_0x555db7ec4990;  alias, 1 drivers
S_0x555db7a674a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a66bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec4a20 .functor XOR 1, L_0x555db7ec4400, L_0x555db7ec48e0, C4<0>, C4<0>;
L_0x555db7ec4b60 .functor AND 1, L_0x555db7ec4400, L_0x555db7ec48e0, C4<1>, C4<1>;
v0x555db7a67710_0 .net "S", 0 0, L_0x555db7ec4a20;  alias, 1 drivers
v0x555db7a677d0_0 .net "a", 0 0, L_0x555db7ec4400;  alias, 1 drivers
v0x555db7a678c0_0 .net "b", 0 0, L_0x555db7ec48e0;  alias, 1 drivers
v0x555db7a679c0_0 .net "cout", 0 0, L_0x555db7ec4b60;  alias, 1 drivers
S_0x555db7a68730 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a68910 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7ec60a0 .functor BUFZ 1, L_0x555db7ec5030, C4<0>, C4<0>, C4<0>;
L_0x555db7ec61e0 .functor BUFZ 1, L_0x555db7ec5c60, C4<0>, C4<0>, C4<0>;
v0x555db7a6bb90_0 .net "S", 1 0, L_0x555db7ec6000;  alias, 1 drivers
v0x555db7a6bc90_0 .net "a", 1 0, L_0x555db7ec4f00;  alias, 1 drivers
v0x555db7a6bd50_0 .net "b", 1 0, L_0x555db7ec3d80;  alias, 1 drivers
v0x555db7a6be20 .array "carry", 0 2;
v0x555db7a6be20_0 .net v0x555db7a6be20 0, 0 0, L_0x555db7ec60a0; 1 drivers
v0x555db7a6be20_1 .net v0x555db7a6be20 1, 0 0, L_0x555db7ec5500; 1 drivers
v0x555db7a6be20_2 .net v0x555db7a6be20 2, 0 0, L_0x555db7ec5c60; 1 drivers
v0x555db7a6bf30_0 .net "cin", 0 0, L_0x555db7ec5030;  alias, 1 drivers
v0x555db7a6c020_0 .net "cout", 0 0, L_0x555db7ec61e0;  alias, 1 drivers
L_0x555db7ec5640 .part L_0x555db7ec4f00, 0, 1;
L_0x555db7ec5820 .part L_0x555db7ec3d80, 0, 1;
L_0x555db7ec5d10 .part L_0x555db7ec4f00, 1, 1;
L_0x555db7ec5e40 .part L_0x555db7ec3d80, 1, 1;
L_0x555db7ec6000 .concat8 [ 1 1 0 0], L_0x555db7ec5250, L_0x555db7ec5a90;
S_0x555db7a68a60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a68730;
 .timescale 0 0;
P_0x555db7a68c80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a68d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a68a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec5500 .functor OR 1, L_0x555db7ec5170, L_0x555db7ec53e0, C4<0>, C4<0>;
v0x555db7a69c90_0 .net "S", 0 0, L_0x555db7ec5250;  1 drivers
v0x555db7a69d50_0 .net "a", 0 0, L_0x555db7ec5640;  1 drivers
v0x555db7a69e20_0 .net "b", 0 0, L_0x555db7ec5820;  1 drivers
v0x555db7a69f20_0 .net "cin", 0 0, L_0x555db7ec60a0;  alias, 1 drivers
v0x555db7a69ff0_0 .net "cout", 0 0, L_0x555db7ec5500;  alias, 1 drivers
v0x555db7a6a0e0_0 .net "cout1", 0 0, L_0x555db7ec5170;  1 drivers
v0x555db7a6a180_0 .net "cout2", 0 0, L_0x555db7ec53e0;  1 drivers
v0x555db7a6a250_0 .net "s1", 0 0, L_0x555db7ec50c0;  1 drivers
S_0x555db7a68ff0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec50c0 .functor XOR 1, L_0x555db7ec5640, L_0x555db7ec5820, C4<0>, C4<0>;
L_0x555db7ec5170 .functor AND 1, L_0x555db7ec5640, L_0x555db7ec5820, C4<1>, C4<1>;
v0x555db7a69290_0 .net "S", 0 0, L_0x555db7ec50c0;  alias, 1 drivers
v0x555db7a69370_0 .net "a", 0 0, L_0x555db7ec5640;  alias, 1 drivers
v0x555db7a69430_0 .net "b", 0 0, L_0x555db7ec5820;  alias, 1 drivers
v0x555db7a69500_0 .net "cout", 0 0, L_0x555db7ec5170;  alias, 1 drivers
S_0x555db7a69670 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a68d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec5250 .functor XOR 1, L_0x555db7ec60a0, L_0x555db7ec50c0, C4<0>, C4<0>;
L_0x555db7ec53e0 .functor AND 1, L_0x555db7ec60a0, L_0x555db7ec50c0, C4<1>, C4<1>;
v0x555db7a698e0_0 .net "S", 0 0, L_0x555db7ec5250;  alias, 1 drivers
v0x555db7a699a0_0 .net "a", 0 0, L_0x555db7ec60a0;  alias, 1 drivers
v0x555db7a69a60_0 .net "b", 0 0, L_0x555db7ec50c0;  alias, 1 drivers
v0x555db7a69b60_0 .net "cout", 0 0, L_0x555db7ec53e0;  alias, 1 drivers
S_0x555db7a6a340 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a68730;
 .timescale 0 0;
P_0x555db7a6a540 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a6a600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a6a340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec5c60 .functor OR 1, L_0x555db7ec5a00, L_0x555db7ec5bd0, C4<0>, C4<0>;
v0x555db7a6b4f0_0 .net "S", 0 0, L_0x555db7ec5a90;  1 drivers
v0x555db7a6b5b0_0 .net "a", 0 0, L_0x555db7ec5d10;  1 drivers
v0x555db7a6b680_0 .net "b", 0 0, L_0x555db7ec5e40;  1 drivers
v0x555db7a6b780_0 .net "cin", 0 0, L_0x555db7ec5500;  alias, 1 drivers
v0x555db7a6b870_0 .net "cout", 0 0, L_0x555db7ec5c60;  alias, 1 drivers
v0x555db7a6b960_0 .net "cout1", 0 0, L_0x555db7ec5a00;  1 drivers
v0x555db7a6ba00_0 .net "cout2", 0 0, L_0x555db7ec5bd0;  1 drivers
v0x555db7a6baa0_0 .net "s1", 0 0, L_0x555db7ec5950;  1 drivers
S_0x555db7a6a860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a6a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec5950 .functor XOR 1, L_0x555db7ec5d10, L_0x555db7ec5e40, C4<0>, C4<0>;
L_0x555db7ec5a00 .functor AND 1, L_0x555db7ec5d10, L_0x555db7ec5e40, C4<1>, C4<1>;
v0x555db7a6ab00_0 .net "S", 0 0, L_0x555db7ec5950;  alias, 1 drivers
v0x555db7a6abe0_0 .net "a", 0 0, L_0x555db7ec5d10;  alias, 1 drivers
v0x555db7a6aca0_0 .net "b", 0 0, L_0x555db7ec5e40;  alias, 1 drivers
v0x555db7a6ad70_0 .net "cout", 0 0, L_0x555db7ec5a00;  alias, 1 drivers
S_0x555db7a6aee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a6a600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec5a90 .functor XOR 1, L_0x555db7ec5500, L_0x555db7ec5950, C4<0>, C4<0>;
L_0x555db7ec5bd0 .functor AND 1, L_0x555db7ec5500, L_0x555db7ec5950, C4<1>, C4<1>;
v0x555db7a6b150_0 .net "S", 0 0, L_0x555db7ec5a90;  alias, 1 drivers
v0x555db7a6b210_0 .net "a", 0 0, L_0x555db7ec5500;  alias, 1 drivers
v0x555db7a6b300_0 .net "b", 0 0, L_0x555db7ec5950;  alias, 1 drivers
v0x555db7a6b400_0 .net "cout", 0 0, L_0x555db7ec5bd0;  alias, 1 drivers
S_0x555db7a6c170 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a6c350 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c1f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ec8420 .functor BUFZ 1, L_0x7f49c55c1f90, C4<0>, C4<0>, C4<0>;
L_0x555db7ec84b0 .functor BUFZ 1, L_0x555db7ec7fd0, C4<0>, C4<0>, C4<0>;
v0x555db7a726c0_0 .net "S", 3 0, L_0x555db7ec8380;  alias, 1 drivers
v0x555db7a727c0_0 .net "a", 3 0, L_0x555db7ec6270;  alias, 1 drivers
v0x555db7a728a0_0 .net "b", 3 0, L_0x555db7ec6310;  alias, 1 drivers
v0x555db7a72960 .array "carry", 0 4;
v0x555db7a72960_0 .net v0x555db7a72960 0, 0 0, L_0x555db7ec8420; 1 drivers
v0x555db7a72960_1 .net v0x555db7a72960 1, 0 0, L_0x555db7ec6aa0; 1 drivers
v0x555db7a72960_2 .net v0x555db7a72960 2, 0 0, L_0x555db7ec7170; 1 drivers
v0x555db7a72960_3 .net v0x555db7a72960 3, 0 0, L_0x555db7ec7920; 1 drivers
v0x555db7a72960_4 .net v0x555db7a72960 4, 0 0, L_0x555db7ec7fd0; 1 drivers
v0x555db7a72a80_0 .net "cin", 0 0, L_0x7f49c55c1f90;  1 drivers
v0x555db7a72b70_0 .net "cout", 0 0, L_0x555db7ec84b0;  alias, 1 drivers
L_0x555db7ec6be0 .part L_0x555db7ec6270, 0, 1;
L_0x555db7ec6d30 .part L_0x555db7ec6310, 0, 1;
L_0x555db7ec72b0 .part L_0x555db7ec6270, 1, 1;
L_0x555db7ec7470 .part L_0x555db7ec6310, 1, 1;
L_0x555db7ec7a60 .part L_0x555db7ec6270, 2, 1;
L_0x555db7ec7b90 .part L_0x555db7ec6310, 2, 1;
L_0x555db7ec80d0 .part L_0x555db7ec6270, 3, 1;
L_0x555db7ec8200 .part L_0x555db7ec6310, 3, 1;
L_0x555db7ec8380 .concat8 [ 1 1 1 1], L_0x555db7ec67f0, L_0x555db7ec6fa0, L_0x555db7ec7750, L_0x555db7ec7e00;
S_0x555db7a6c4a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a6c170;
 .timescale 0 0;
P_0x555db7a6c6c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a6c7a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a6c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec6aa0 .functor OR 1, L_0x555db7ec6710, L_0x555db7ec6980, C4<0>, C4<0>;
v0x555db7a6d6d0_0 .net "S", 0 0, L_0x555db7ec67f0;  1 drivers
v0x555db7a6d790_0 .net "a", 0 0, L_0x555db7ec6be0;  1 drivers
v0x555db7a6d860_0 .net "b", 0 0, L_0x555db7ec6d30;  1 drivers
v0x555db7a6d960_0 .net "cin", 0 0, L_0x555db7ec8420;  alias, 1 drivers
v0x555db7a6da30_0 .net "cout", 0 0, L_0x555db7ec6aa0;  alias, 1 drivers
v0x555db7a6db20_0 .net "cout1", 0 0, L_0x555db7ec6710;  1 drivers
v0x555db7a6dbc0_0 .net "cout2", 0 0, L_0x555db7ec6980;  1 drivers
v0x555db7a6dc90_0 .net "s1", 0 0, L_0x555db7ec6600;  1 drivers
S_0x555db7a6ca30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a6c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec6600 .functor XOR 1, L_0x555db7ec6be0, L_0x555db7ec6d30, C4<0>, C4<0>;
L_0x555db7ec6710 .functor AND 1, L_0x555db7ec6be0, L_0x555db7ec6d30, C4<1>, C4<1>;
v0x555db7a6ccd0_0 .net "S", 0 0, L_0x555db7ec6600;  alias, 1 drivers
v0x555db7a6cdb0_0 .net "a", 0 0, L_0x555db7ec6be0;  alias, 1 drivers
v0x555db7a6ce70_0 .net "b", 0 0, L_0x555db7ec6d30;  alias, 1 drivers
v0x555db7a6cf40_0 .net "cout", 0 0, L_0x555db7ec6710;  alias, 1 drivers
S_0x555db7a6d0b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a6c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec67f0 .functor XOR 1, L_0x555db7ec8420, L_0x555db7ec6600, C4<0>, C4<0>;
L_0x555db7ec6980 .functor AND 1, L_0x555db7ec8420, L_0x555db7ec6600, C4<1>, C4<1>;
v0x555db7a6d320_0 .net "S", 0 0, L_0x555db7ec67f0;  alias, 1 drivers
v0x555db7a6d3e0_0 .net "a", 0 0, L_0x555db7ec8420;  alias, 1 drivers
v0x555db7a6d4a0_0 .net "b", 0 0, L_0x555db7ec6600;  alias, 1 drivers
v0x555db7a6d5a0_0 .net "cout", 0 0, L_0x555db7ec6980;  alias, 1 drivers
S_0x555db7a6dd80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a6c170;
 .timescale 0 0;
P_0x555db7a6df80 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a6e040 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a6dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec7170 .functor OR 1, L_0x555db7ec6f10, L_0x555db7ec70e0, C4<0>, C4<0>;
v0x555db7a6ef30_0 .net "S", 0 0, L_0x555db7ec6fa0;  1 drivers
v0x555db7a6eff0_0 .net "a", 0 0, L_0x555db7ec72b0;  1 drivers
v0x555db7a6f0c0_0 .net "b", 0 0, L_0x555db7ec7470;  1 drivers
v0x555db7a6f1c0_0 .net "cin", 0 0, L_0x555db7ec6aa0;  alias, 1 drivers
v0x555db7a6f2b0_0 .net "cout", 0 0, L_0x555db7ec7170;  alias, 1 drivers
v0x555db7a6f3a0_0 .net "cout1", 0 0, L_0x555db7ec6f10;  1 drivers
v0x555db7a6f440_0 .net "cout2", 0 0, L_0x555db7ec70e0;  1 drivers
v0x555db7a6f4e0_0 .net "s1", 0 0, L_0x555db7ec6e60;  1 drivers
S_0x555db7a6e2a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a6e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec6e60 .functor XOR 1, L_0x555db7ec72b0, L_0x555db7ec7470, C4<0>, C4<0>;
L_0x555db7ec6f10 .functor AND 1, L_0x555db7ec72b0, L_0x555db7ec7470, C4<1>, C4<1>;
v0x555db7a6e540_0 .net "S", 0 0, L_0x555db7ec6e60;  alias, 1 drivers
v0x555db7a6e620_0 .net "a", 0 0, L_0x555db7ec72b0;  alias, 1 drivers
v0x555db7a6e6e0_0 .net "b", 0 0, L_0x555db7ec7470;  alias, 1 drivers
v0x555db7a6e7b0_0 .net "cout", 0 0, L_0x555db7ec6f10;  alias, 1 drivers
S_0x555db7a6e920 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a6e040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec6fa0 .functor XOR 1, L_0x555db7ec6aa0, L_0x555db7ec6e60, C4<0>, C4<0>;
L_0x555db7ec70e0 .functor AND 1, L_0x555db7ec6aa0, L_0x555db7ec6e60, C4<1>, C4<1>;
v0x555db7a6eb90_0 .net "S", 0 0, L_0x555db7ec6fa0;  alias, 1 drivers
v0x555db7a6ec50_0 .net "a", 0 0, L_0x555db7ec6aa0;  alias, 1 drivers
v0x555db7a6ed40_0 .net "b", 0 0, L_0x555db7ec6e60;  alias, 1 drivers
v0x555db7a6ee40_0 .net "cout", 0 0, L_0x555db7ec70e0;  alias, 1 drivers
S_0x555db7a6f5d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7a6c170;
 .timescale 0 0;
P_0x555db7a6f7d0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7a6f890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a6f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec7920 .functor OR 1, L_0x555db7ec76c0, L_0x555db7ec7890, C4<0>, C4<0>;
v0x555db7a707b0_0 .net "S", 0 0, L_0x555db7ec7750;  1 drivers
v0x555db7a70870_0 .net "a", 0 0, L_0x555db7ec7a60;  1 drivers
v0x555db7a70940_0 .net "b", 0 0, L_0x555db7ec7b90;  1 drivers
v0x555db7a70a40_0 .net "cin", 0 0, L_0x555db7ec7170;  alias, 1 drivers
v0x555db7a70b30_0 .net "cout", 0 0, L_0x555db7ec7920;  alias, 1 drivers
v0x555db7a70c20_0 .net "cout1", 0 0, L_0x555db7ec76c0;  1 drivers
v0x555db7a70cc0_0 .net "cout2", 0 0, L_0x555db7ec7890;  1 drivers
v0x555db7a70d60_0 .net "s1", 0 0, L_0x555db7ec7630;  1 drivers
S_0x555db7a6fb20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a6f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec7630 .functor XOR 1, L_0x555db7ec7a60, L_0x555db7ec7b90, C4<0>, C4<0>;
L_0x555db7ec76c0 .functor AND 1, L_0x555db7ec7a60, L_0x555db7ec7b90, C4<1>, C4<1>;
v0x555db7a6fdc0_0 .net "S", 0 0, L_0x555db7ec7630;  alias, 1 drivers
v0x555db7a6fea0_0 .net "a", 0 0, L_0x555db7ec7a60;  alias, 1 drivers
v0x555db7a6ff60_0 .net "b", 0 0, L_0x555db7ec7b90;  alias, 1 drivers
v0x555db7a70030_0 .net "cout", 0 0, L_0x555db7ec76c0;  alias, 1 drivers
S_0x555db7a701a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a6f890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec7750 .functor XOR 1, L_0x555db7ec7170, L_0x555db7ec7630, C4<0>, C4<0>;
L_0x555db7ec7890 .functor AND 1, L_0x555db7ec7170, L_0x555db7ec7630, C4<1>, C4<1>;
v0x555db7a70410_0 .net "S", 0 0, L_0x555db7ec7750;  alias, 1 drivers
v0x555db7a704d0_0 .net "a", 0 0, L_0x555db7ec7170;  alias, 1 drivers
v0x555db7a705c0_0 .net "b", 0 0, L_0x555db7ec7630;  alias, 1 drivers
v0x555db7a706c0_0 .net "cout", 0 0, L_0x555db7ec7890;  alias, 1 drivers
S_0x555db7a70e50 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7a6c170;
 .timescale 0 0;
P_0x555db7a71050 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7a71130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a70e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec7fd0 .functor OR 1, L_0x555db7ec7d70, L_0x555db7ec7f40, C4<0>, C4<0>;
v0x555db7a72020_0 .net "S", 0 0, L_0x555db7ec7e00;  1 drivers
v0x555db7a720e0_0 .net "a", 0 0, L_0x555db7ec80d0;  1 drivers
v0x555db7a721b0_0 .net "b", 0 0, L_0x555db7ec8200;  1 drivers
v0x555db7a722b0_0 .net "cin", 0 0, L_0x555db7ec7920;  alias, 1 drivers
v0x555db7a723a0_0 .net "cout", 0 0, L_0x555db7ec7fd0;  alias, 1 drivers
v0x555db7a72490_0 .net "cout1", 0 0, L_0x555db7ec7d70;  1 drivers
v0x555db7a72530_0 .net "cout2", 0 0, L_0x555db7ec7f40;  1 drivers
v0x555db7a725d0_0 .net "s1", 0 0, L_0x555db7ec7cc0;  1 drivers
S_0x555db7a71390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a71130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec7cc0 .functor XOR 1, L_0x555db7ec80d0, L_0x555db7ec8200, C4<0>, C4<0>;
L_0x555db7ec7d70 .functor AND 1, L_0x555db7ec80d0, L_0x555db7ec8200, C4<1>, C4<1>;
v0x555db7a71630_0 .net "S", 0 0, L_0x555db7ec7cc0;  alias, 1 drivers
v0x555db7a71710_0 .net "a", 0 0, L_0x555db7ec80d0;  alias, 1 drivers
v0x555db7a717d0_0 .net "b", 0 0, L_0x555db7ec8200;  alias, 1 drivers
v0x555db7a718a0_0 .net "cout", 0 0, L_0x555db7ec7d70;  alias, 1 drivers
S_0x555db7a71a10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a71130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec7e00 .functor XOR 1, L_0x555db7ec7920, L_0x555db7ec7cc0, C4<0>, C4<0>;
L_0x555db7ec7f40 .functor AND 1, L_0x555db7ec7920, L_0x555db7ec7cc0, C4<1>, C4<1>;
v0x555db7a71c80_0 .net "S", 0 0, L_0x555db7ec7e00;  alias, 1 drivers
v0x555db7a71d40_0 .net "a", 0 0, L_0x555db7ec7920;  alias, 1 drivers
v0x555db7a71e30_0 .net "b", 0 0, L_0x555db7ec7cc0;  alias, 1 drivers
v0x555db7a71f30_0 .net "cout", 0 0, L_0x555db7ec7f40;  alias, 1 drivers
S_0x555db7a72cd0 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7a63fb0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7ec2a70 .functor NOT 2, L_0x555db7ec29b0, C4<00>, C4<00>, C4<00>;
v0x555db7a76a60_0 .net "cout", 0 0, L_0x555db7ec3c60;  1 drivers
v0x555db7a76b20_0 .net "i", 1 0, L_0x555db7ec29b0;  alias, 1 drivers
v0x555db7a76bf0_0 .net "o", 1 0, L_0x555db7ec3b30;  alias, 1 drivers
v0x555db7a76cf0_0 .net "temp2", 1 0, L_0x555db7ec2a70;  1 drivers
S_0x555db7a72fb0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a72cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a731b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c1de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ec3bd0 .functor BUFZ 1, L_0x7f49c55c1de0, C4<0>, C4<0>, C4<0>;
L_0x555db7ec3c60 .functor BUFZ 1, L_0x555db7ec3740, C4<0>, C4<0>, C4<0>;
v0x555db7a76460_0 .net "S", 1 0, L_0x555db7ec3b30;  alias, 1 drivers
v0x555db7a76560_0 .net "a", 1 0, L_0x555db7ec2a70;  alias, 1 drivers
L_0x7f49c55c1d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a76640_0 .net "b", 1 0, L_0x7f49c55c1d98;  1 drivers
v0x555db7a76700 .array "carry", 0 2;
v0x555db7a76700_0 .net v0x555db7a76700 0, 0 0, L_0x555db7ec3bd0; 1 drivers
v0x555db7a76700_1 .net v0x555db7a76700 1, 0 0, L_0x555db7ec3090; 1 drivers
v0x555db7a76700_2 .net v0x555db7a76700 2, 0 0, L_0x555db7ec3740; 1 drivers
v0x555db7a76810_0 .net "cin", 0 0, L_0x7f49c55c1de0;  1 drivers
v0x555db7a76900_0 .net "cout", 0 0, L_0x555db7ec3c60;  alias, 1 drivers
L_0x555db7ec31d0 .part L_0x555db7ec2a70, 0, 1;
L_0x555db7ec3320 .part L_0x7f49c55c1d98, 0, 1;
L_0x555db7ec3840 .part L_0x555db7ec2a70, 1, 1;
L_0x555db7ec3a00 .part L_0x7f49c55c1d98, 1, 1;
L_0x555db7ec3b30 .concat8 [ 1 1 0 0], L_0x555db7ec2de0, L_0x555db7ec3570;
S_0x555db7a73330 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a72fb0;
 .timescale 0 0;
P_0x555db7a73550 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a73630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a73330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec3090 .functor OR 1, L_0x555db7ec2d00, L_0x555db7ec2f70, C4<0>, C4<0>;
v0x555db7a74560_0 .net "S", 0 0, L_0x555db7ec2de0;  1 drivers
v0x555db7a74620_0 .net "a", 0 0, L_0x555db7ec31d0;  1 drivers
v0x555db7a746f0_0 .net "b", 0 0, L_0x555db7ec3320;  1 drivers
v0x555db7a747f0_0 .net "cin", 0 0, L_0x555db7ec3bd0;  alias, 1 drivers
v0x555db7a748c0_0 .net "cout", 0 0, L_0x555db7ec3090;  alias, 1 drivers
v0x555db7a749b0_0 .net "cout1", 0 0, L_0x555db7ec2d00;  1 drivers
v0x555db7a74a50_0 .net "cout2", 0 0, L_0x555db7ec2f70;  1 drivers
v0x555db7a74b20_0 .net "s1", 0 0, L_0x555db7ec2c00;  1 drivers
S_0x555db7a738c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a73630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec2c00 .functor XOR 1, L_0x555db7ec31d0, L_0x555db7ec3320, C4<0>, C4<0>;
L_0x555db7ec2d00 .functor AND 1, L_0x555db7ec31d0, L_0x555db7ec3320, C4<1>, C4<1>;
v0x555db7a73b60_0 .net "S", 0 0, L_0x555db7ec2c00;  alias, 1 drivers
v0x555db7a73c40_0 .net "a", 0 0, L_0x555db7ec31d0;  alias, 1 drivers
v0x555db7a73d00_0 .net "b", 0 0, L_0x555db7ec3320;  alias, 1 drivers
v0x555db7a73dd0_0 .net "cout", 0 0, L_0x555db7ec2d00;  alias, 1 drivers
S_0x555db7a73f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a73630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec2de0 .functor XOR 1, L_0x555db7ec3bd0, L_0x555db7ec2c00, C4<0>, C4<0>;
L_0x555db7ec2f70 .functor AND 1, L_0x555db7ec3bd0, L_0x555db7ec2c00, C4<1>, C4<1>;
v0x555db7a741b0_0 .net "S", 0 0, L_0x555db7ec2de0;  alias, 1 drivers
v0x555db7a74270_0 .net "a", 0 0, L_0x555db7ec3bd0;  alias, 1 drivers
v0x555db7a74330_0 .net "b", 0 0, L_0x555db7ec2c00;  alias, 1 drivers
v0x555db7a74430_0 .net "cout", 0 0, L_0x555db7ec2f70;  alias, 1 drivers
S_0x555db7a74c10 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a72fb0;
 .timescale 0 0;
P_0x555db7a74e10 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a74ed0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a74c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec3740 .functor OR 1, L_0x555db7ec34e0, L_0x555db7ec36b0, C4<0>, C4<0>;
v0x555db7a75dc0_0 .net "S", 0 0, L_0x555db7ec3570;  1 drivers
v0x555db7a75e80_0 .net "a", 0 0, L_0x555db7ec3840;  1 drivers
v0x555db7a75f50_0 .net "b", 0 0, L_0x555db7ec3a00;  1 drivers
v0x555db7a76050_0 .net "cin", 0 0, L_0x555db7ec3090;  alias, 1 drivers
v0x555db7a76140_0 .net "cout", 0 0, L_0x555db7ec3740;  alias, 1 drivers
v0x555db7a76230_0 .net "cout1", 0 0, L_0x555db7ec34e0;  1 drivers
v0x555db7a762d0_0 .net "cout2", 0 0, L_0x555db7ec36b0;  1 drivers
v0x555db7a76370_0 .net "s1", 0 0, L_0x555db7ec3450;  1 drivers
S_0x555db7a75130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a74ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec3450 .functor XOR 1, L_0x555db7ec3840, L_0x555db7ec3a00, C4<0>, C4<0>;
L_0x555db7ec34e0 .functor AND 1, L_0x555db7ec3840, L_0x555db7ec3a00, C4<1>, C4<1>;
v0x555db7a753d0_0 .net "S", 0 0, L_0x555db7ec3450;  alias, 1 drivers
v0x555db7a754b0_0 .net "a", 0 0, L_0x555db7ec3840;  alias, 1 drivers
v0x555db7a75570_0 .net "b", 0 0, L_0x555db7ec3a00;  alias, 1 drivers
v0x555db7a75640_0 .net "cout", 0 0, L_0x555db7ec34e0;  alias, 1 drivers
S_0x555db7a757b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a74ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec3570 .functor XOR 1, L_0x555db7ec3090, L_0x555db7ec3450, C4<0>, C4<0>;
L_0x555db7ec36b0 .functor AND 1, L_0x555db7ec3090, L_0x555db7ec3450, C4<1>, C4<1>;
v0x555db7a75a20_0 .net "S", 0 0, L_0x555db7ec3570;  alias, 1 drivers
v0x555db7a75ae0_0 .net "a", 0 0, L_0x555db7ec3090;  alias, 1 drivers
v0x555db7a75bd0_0 .net "b", 0 0, L_0x555db7ec3450;  alias, 1 drivers
v0x555db7a75cd0_0 .net "cout", 0 0, L_0x555db7ec36b0;  alias, 1 drivers
S_0x555db7a76de0 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7a59770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a76fc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7eca350 .functor BUFZ 1, L_0x555db7ec84b0, C4<0>, C4<0>, C4<0>;
L_0x555db7eca490 .functor BUFZ 1, L_0x555db7ec9f00, C4<0>, C4<0>, C4<0>;
v0x555db7a7d340_0 .net "S", 3 0, L_0x555db7eca2b0;  alias, 1 drivers
v0x555db7a7d440_0 .net "a", 3 0, L_0x555db7ec8380;  alias, 1 drivers
v0x555db7a7d500_0 .net "b", 3 0, L_0x555db7ec6450;  alias, 1 drivers
v0x555db7a7d5d0 .array "carry", 0 4;
v0x555db7a7d5d0_0 .net v0x555db7a7d5d0 0, 0 0, L_0x555db7eca350; 1 drivers
v0x555db7a7d5d0_1 .net v0x555db7a7d5d0 1, 0 0, L_0x555db7ec89d0; 1 drivers
v0x555db7a7d5d0_2 .net v0x555db7a7d5d0 2, 0 0, L_0x555db7ec9130; 1 drivers
v0x555db7a7d5d0_3 .net v0x555db7a7d5d0 3, 0 0, L_0x555db7ec9850; 1 drivers
v0x555db7a7d5d0_4 .net v0x555db7a7d5d0 4, 0 0, L_0x555db7ec9f00; 1 drivers
v0x555db7a7d6f0_0 .net "cin", 0 0, L_0x555db7ec84b0;  alias, 1 drivers
v0x555db7a7d7e0_0 .net "cout", 0 0, L_0x555db7eca490;  alias, 1 drivers
L_0x555db7ec8b10 .part L_0x555db7ec8380, 0, 1;
L_0x555db7ec8cf0 .part L_0x555db7ec6450, 0, 1;
L_0x555db7ec9270 .part L_0x555db7ec8380, 1, 1;
L_0x555db7ec93a0 .part L_0x555db7ec6450, 1, 1;
L_0x555db7ec9990 .part L_0x555db7ec8380, 2, 1;
L_0x555db7ec9ac0 .part L_0x555db7ec6450, 2, 1;
L_0x555db7eca000 .part L_0x555db7ec8380, 3, 1;
L_0x555db7eca130 .part L_0x555db7ec6450, 3, 1;
L_0x555db7eca2b0 .concat8 [ 1 1 1 1], L_0x555db7ec8720, L_0x555db7ec8f60, L_0x555db7ec9680, L_0x555db7ec9d30;
S_0x555db7a77140 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a76de0;
 .timescale 0 0;
P_0x555db7a77340 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a77420 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a77140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec89d0 .functor OR 1, L_0x555db7ec8640, L_0x555db7ec88b0, C4<0>, C4<0>;
v0x555db7a78350_0 .net "S", 0 0, L_0x555db7ec8720;  1 drivers
v0x555db7a78410_0 .net "a", 0 0, L_0x555db7ec8b10;  1 drivers
v0x555db7a784e0_0 .net "b", 0 0, L_0x555db7ec8cf0;  1 drivers
v0x555db7a785e0_0 .net "cin", 0 0, L_0x555db7eca350;  alias, 1 drivers
v0x555db7a786b0_0 .net "cout", 0 0, L_0x555db7ec89d0;  alias, 1 drivers
v0x555db7a787a0_0 .net "cout1", 0 0, L_0x555db7ec8640;  1 drivers
v0x555db7a78840_0 .net "cout2", 0 0, L_0x555db7ec88b0;  1 drivers
v0x555db7a78910_0 .net "s1", 0 0, L_0x555db7ec8540;  1 drivers
S_0x555db7a776b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a77420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec8540 .functor XOR 1, L_0x555db7ec8b10, L_0x555db7ec8cf0, C4<0>, C4<0>;
L_0x555db7ec8640 .functor AND 1, L_0x555db7ec8b10, L_0x555db7ec8cf0, C4<1>, C4<1>;
v0x555db7a77950_0 .net "S", 0 0, L_0x555db7ec8540;  alias, 1 drivers
v0x555db7a77a30_0 .net "a", 0 0, L_0x555db7ec8b10;  alias, 1 drivers
v0x555db7a77af0_0 .net "b", 0 0, L_0x555db7ec8cf0;  alias, 1 drivers
v0x555db7a77bc0_0 .net "cout", 0 0, L_0x555db7ec8640;  alias, 1 drivers
S_0x555db7a77d30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a77420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec8720 .functor XOR 1, L_0x555db7eca350, L_0x555db7ec8540, C4<0>, C4<0>;
L_0x555db7ec88b0 .functor AND 1, L_0x555db7eca350, L_0x555db7ec8540, C4<1>, C4<1>;
v0x555db7a77fa0_0 .net "S", 0 0, L_0x555db7ec8720;  alias, 1 drivers
v0x555db7a78060_0 .net "a", 0 0, L_0x555db7eca350;  alias, 1 drivers
v0x555db7a78120_0 .net "b", 0 0, L_0x555db7ec8540;  alias, 1 drivers
v0x555db7a78220_0 .net "cout", 0 0, L_0x555db7ec88b0;  alias, 1 drivers
S_0x555db7a78a00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a76de0;
 .timescale 0 0;
P_0x555db7a78c00 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a78cc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a78a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec9130 .functor OR 1, L_0x555db7ec8ed0, L_0x555db7ec90a0, C4<0>, C4<0>;
v0x555db7a79bb0_0 .net "S", 0 0, L_0x555db7ec8f60;  1 drivers
v0x555db7a79c70_0 .net "a", 0 0, L_0x555db7ec9270;  1 drivers
v0x555db7a79d40_0 .net "b", 0 0, L_0x555db7ec93a0;  1 drivers
v0x555db7a79e40_0 .net "cin", 0 0, L_0x555db7ec89d0;  alias, 1 drivers
v0x555db7a79f30_0 .net "cout", 0 0, L_0x555db7ec9130;  alias, 1 drivers
v0x555db7a7a020_0 .net "cout1", 0 0, L_0x555db7ec8ed0;  1 drivers
v0x555db7a7a0c0_0 .net "cout2", 0 0, L_0x555db7ec90a0;  1 drivers
v0x555db7a7a160_0 .net "s1", 0 0, L_0x555db7ec8e20;  1 drivers
S_0x555db7a78f20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a78cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec8e20 .functor XOR 1, L_0x555db7ec9270, L_0x555db7ec93a0, C4<0>, C4<0>;
L_0x555db7ec8ed0 .functor AND 1, L_0x555db7ec9270, L_0x555db7ec93a0, C4<1>, C4<1>;
v0x555db7a791c0_0 .net "S", 0 0, L_0x555db7ec8e20;  alias, 1 drivers
v0x555db7a792a0_0 .net "a", 0 0, L_0x555db7ec9270;  alias, 1 drivers
v0x555db7a79360_0 .net "b", 0 0, L_0x555db7ec93a0;  alias, 1 drivers
v0x555db7a79430_0 .net "cout", 0 0, L_0x555db7ec8ed0;  alias, 1 drivers
S_0x555db7a795a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a78cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec8f60 .functor XOR 1, L_0x555db7ec89d0, L_0x555db7ec8e20, C4<0>, C4<0>;
L_0x555db7ec90a0 .functor AND 1, L_0x555db7ec89d0, L_0x555db7ec8e20, C4<1>, C4<1>;
v0x555db7a79810_0 .net "S", 0 0, L_0x555db7ec8f60;  alias, 1 drivers
v0x555db7a798d0_0 .net "a", 0 0, L_0x555db7ec89d0;  alias, 1 drivers
v0x555db7a799c0_0 .net "b", 0 0, L_0x555db7ec8e20;  alias, 1 drivers
v0x555db7a79ac0_0 .net "cout", 0 0, L_0x555db7ec90a0;  alias, 1 drivers
S_0x555db7a7a250 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7a76de0;
 .timescale 0 0;
P_0x555db7a7a450 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7a7a510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a7a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec9850 .functor OR 1, L_0x555db7ec95f0, L_0x555db7ec97c0, C4<0>, C4<0>;
v0x555db7a7b430_0 .net "S", 0 0, L_0x555db7ec9680;  1 drivers
v0x555db7a7b4f0_0 .net "a", 0 0, L_0x555db7ec9990;  1 drivers
v0x555db7a7b5c0_0 .net "b", 0 0, L_0x555db7ec9ac0;  1 drivers
v0x555db7a7b6c0_0 .net "cin", 0 0, L_0x555db7ec9130;  alias, 1 drivers
v0x555db7a7b7b0_0 .net "cout", 0 0, L_0x555db7ec9850;  alias, 1 drivers
v0x555db7a7b8a0_0 .net "cout1", 0 0, L_0x555db7ec95f0;  1 drivers
v0x555db7a7b940_0 .net "cout2", 0 0, L_0x555db7ec97c0;  1 drivers
v0x555db7a7b9e0_0 .net "s1", 0 0, L_0x555db7ec9560;  1 drivers
S_0x555db7a7a7a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a7a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec9560 .functor XOR 1, L_0x555db7ec9990, L_0x555db7ec9ac0, C4<0>, C4<0>;
L_0x555db7ec95f0 .functor AND 1, L_0x555db7ec9990, L_0x555db7ec9ac0, C4<1>, C4<1>;
v0x555db7a7aa40_0 .net "S", 0 0, L_0x555db7ec9560;  alias, 1 drivers
v0x555db7a7ab20_0 .net "a", 0 0, L_0x555db7ec9990;  alias, 1 drivers
v0x555db7a7abe0_0 .net "b", 0 0, L_0x555db7ec9ac0;  alias, 1 drivers
v0x555db7a7acb0_0 .net "cout", 0 0, L_0x555db7ec95f0;  alias, 1 drivers
S_0x555db7a7ae20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a7a510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec9680 .functor XOR 1, L_0x555db7ec9130, L_0x555db7ec9560, C4<0>, C4<0>;
L_0x555db7ec97c0 .functor AND 1, L_0x555db7ec9130, L_0x555db7ec9560, C4<1>, C4<1>;
v0x555db7a7b090_0 .net "S", 0 0, L_0x555db7ec9680;  alias, 1 drivers
v0x555db7a7b150_0 .net "a", 0 0, L_0x555db7ec9130;  alias, 1 drivers
v0x555db7a7b240_0 .net "b", 0 0, L_0x555db7ec9560;  alias, 1 drivers
v0x555db7a7b340_0 .net "cout", 0 0, L_0x555db7ec97c0;  alias, 1 drivers
S_0x555db7a7bad0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7a76de0;
 .timescale 0 0;
P_0x555db7a7bcd0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7a7bdb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a7bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ec9f00 .functor OR 1, L_0x555db7ec9ca0, L_0x555db7ec9e70, C4<0>, C4<0>;
v0x555db7a7cca0_0 .net "S", 0 0, L_0x555db7ec9d30;  1 drivers
v0x555db7a7cd60_0 .net "a", 0 0, L_0x555db7eca000;  1 drivers
v0x555db7a7ce30_0 .net "b", 0 0, L_0x555db7eca130;  1 drivers
v0x555db7a7cf30_0 .net "cin", 0 0, L_0x555db7ec9850;  alias, 1 drivers
v0x555db7a7d020_0 .net "cout", 0 0, L_0x555db7ec9f00;  alias, 1 drivers
v0x555db7a7d110_0 .net "cout1", 0 0, L_0x555db7ec9ca0;  1 drivers
v0x555db7a7d1b0_0 .net "cout2", 0 0, L_0x555db7ec9e70;  1 drivers
v0x555db7a7d250_0 .net "s1", 0 0, L_0x555db7ec9bf0;  1 drivers
S_0x555db7a7c010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a7bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec9bf0 .functor XOR 1, L_0x555db7eca000, L_0x555db7eca130, C4<0>, C4<0>;
L_0x555db7ec9ca0 .functor AND 1, L_0x555db7eca000, L_0x555db7eca130, C4<1>, C4<1>;
v0x555db7a7c2b0_0 .net "S", 0 0, L_0x555db7ec9bf0;  alias, 1 drivers
v0x555db7a7c390_0 .net "a", 0 0, L_0x555db7eca000;  alias, 1 drivers
v0x555db7a7c450_0 .net "b", 0 0, L_0x555db7eca130;  alias, 1 drivers
v0x555db7a7c520_0 .net "cout", 0 0, L_0x555db7ec9ca0;  alias, 1 drivers
S_0x555db7a7c690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a7bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ec9d30 .functor XOR 1, L_0x555db7ec9850, L_0x555db7ec9bf0, C4<0>, C4<0>;
L_0x555db7ec9e70 .functor AND 1, L_0x555db7ec9850, L_0x555db7ec9bf0, C4<1>, C4<1>;
v0x555db7a7c900_0 .net "S", 0 0, L_0x555db7ec9d30;  alias, 1 drivers
v0x555db7a7c9c0_0 .net "a", 0 0, L_0x555db7ec9850;  alias, 1 drivers
v0x555db7a7cab0_0 .net "b", 0 0, L_0x555db7ec9bf0;  alias, 1 drivers
v0x555db7a7cbb0_0 .net "cout", 0 0, L_0x555db7ec9e70;  alias, 1 drivers
S_0x555db7a7f310 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7a7f4f0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7ece260 .functor NOT 2, L_0x555db7ecfb80, C4<00>, C4<00>, C4<00>;
L_0x7f49c55c2140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ece480 .functor BUFZ 1, L_0x7f49c55c2140, C4<0>, C4<0>, C4<0>;
L_0x555db7ece670 .functor NOT 1, L_0x555db7ece540, C4<0>, C4<0>, C4<0>;
v0x555db7a86820_0 .net "D", 1 0, L_0x555db7ece1c0;  alias, 1 drivers
v0x555db7a86910_0 .net *"_ivl_21", 0 0, L_0x555db7ece480;  1 drivers
v0x555db7a869d0_0 .net "a", 1 0, L_0x555db7ecfae0;  1 drivers
v0x555db7a86ac0_0 .net "abs_D", 1 0, L_0x555db7ecf990;  alias, 1 drivers
v0x555db7a86ba0_0 .net "b", 1 0, L_0x555db7ecfb80;  1 drivers
v0x555db7a86cd0_0 .net "b_comp", 1 0, L_0x555db7ece260;  1 drivers
v0x555db7a86db0_0 .net "carry", 2 0, L_0x555db7ece2f0;  1 drivers
v0x555db7a86e90_0 .net "cin", 0 0, L_0x7f49c55c2140;  1 drivers
v0x555db7a86f50_0 .net "is_pos", 0 0, L_0x555db7ece540;  1 drivers
v0x555db7a87010_0 .net "negative", 0 0, L_0x555db7ece670;  alias, 1 drivers
v0x555db7a870d0_0 .net "twos", 1 0, L_0x555db7ecf7d0;  1 drivers
L_0x555db7ecd660 .part L_0x555db7ecfae0, 0, 1;
L_0x555db7ecd790 .part L_0x555db7ece260, 0, 1;
L_0x555db7ecd8c0 .part L_0x555db7ece2f0, 0, 1;
L_0x555db7ecddf0 .part L_0x555db7ecfae0, 1, 1;
L_0x555db7ecdf20 .part L_0x555db7ece260, 1, 1;
L_0x555db7ece050 .part L_0x555db7ece2f0, 1, 1;
L_0x555db7ece1c0 .concat8 [ 1 1 0 0], L_0x555db7ecd360, L_0x555db7ecdaf0;
L_0x555db7ece2f0 .concat8 [ 1 1 1 0], L_0x555db7ece480, L_0x555db7ecd5d0, L_0x555db7ecdd60;
L_0x555db7ece540 .part L_0x555db7ece2f0, 2, 1;
L_0x555db7ecf990 .functor MUXZ 2, L_0x555db7ecf7d0, L_0x555db7ece1c0, L_0x555db7ece540, C4<>;
S_0x555db7a7f670 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7a7f310;
 .timescale 0 0;
P_0x555db7a7f870 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7a7f950 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a7f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ecd5d0 .functor OR 1, L_0x555db7ecd280, L_0x555db7ecd540, C4<0>, C4<0>;
v0x555db7a807f0_0 .net "S", 0 0, L_0x555db7ecd360;  1 drivers
v0x555db7a808b0_0 .net "a", 0 0, L_0x555db7ecd660;  1 drivers
v0x555db7a80980_0 .net "b", 0 0, L_0x555db7ecd790;  1 drivers
v0x555db7a80a80_0 .net "cin", 0 0, L_0x555db7ecd8c0;  1 drivers
v0x555db7a80b50_0 .net "cout", 0 0, L_0x555db7ecd5d0;  1 drivers
v0x555db7a80c40_0 .net "cout1", 0 0, L_0x555db7ecd280;  1 drivers
v0x555db7a80ce0_0 .net "cout2", 0 0, L_0x555db7ecd540;  1 drivers
v0x555db7a80db0_0 .net "s1", 0 0, L_0x555db7ecd180;  1 drivers
S_0x555db7a7fbb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a7f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecd180 .functor XOR 1, L_0x555db7ecd660, L_0x555db7ecd790, C4<0>, C4<0>;
L_0x555db7ecd280 .functor AND 1, L_0x555db7ecd660, L_0x555db7ecd790, C4<1>, C4<1>;
v0x555db7a7fe20_0 .net "S", 0 0, L_0x555db7ecd180;  alias, 1 drivers
v0x555db7a7ff00_0 .net "a", 0 0, L_0x555db7ecd660;  alias, 1 drivers
v0x555db7a7ffc0_0 .net "b", 0 0, L_0x555db7ecd790;  alias, 1 drivers
v0x555db7a80060_0 .net "cout", 0 0, L_0x555db7ecd280;  alias, 1 drivers
S_0x555db7a801d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a7f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecd360 .functor XOR 1, L_0x555db7ecd8c0, L_0x555db7ecd180, C4<0>, C4<0>;
L_0x555db7ecd540 .functor AND 1, L_0x555db7ecd8c0, L_0x555db7ecd180, C4<1>, C4<1>;
v0x555db7a80440_0 .net "S", 0 0, L_0x555db7ecd360;  alias, 1 drivers
v0x555db7a80500_0 .net "a", 0 0, L_0x555db7ecd8c0;  alias, 1 drivers
v0x555db7a805c0_0 .net "b", 0 0, L_0x555db7ecd180;  alias, 1 drivers
v0x555db7a806c0_0 .net "cout", 0 0, L_0x555db7ecd540;  alias, 1 drivers
S_0x555db7a80ea0 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7a7f310;
 .timescale 0 0;
P_0x555db7a810a0 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7a81160 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a80ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ecdd60 .functor OR 1, L_0x555db7ecda60, L_0x555db7ecdcd0, C4<0>, C4<0>;
v0x555db7a82060_0 .net "S", 0 0, L_0x555db7ecdaf0;  1 drivers
v0x555db7a82120_0 .net "a", 0 0, L_0x555db7ecddf0;  1 drivers
v0x555db7a821f0_0 .net "b", 0 0, L_0x555db7ecdf20;  1 drivers
v0x555db7a822f0_0 .net "cin", 0 0, L_0x555db7ece050;  1 drivers
v0x555db7a823c0_0 .net "cout", 0 0, L_0x555db7ecdd60;  1 drivers
v0x555db7a824b0_0 .net "cout1", 0 0, L_0x555db7ecda60;  1 drivers
v0x555db7a82550_0 .net "cout2", 0 0, L_0x555db7ecdcd0;  1 drivers
v0x555db7a82620_0 .net "s1", 0 0, L_0x555db7ecd9f0;  1 drivers
S_0x555db7a813c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a81160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecd9f0 .functor XOR 1, L_0x555db7ecddf0, L_0x555db7ecdf20, C4<0>, C4<0>;
L_0x555db7ecda60 .functor AND 1, L_0x555db7ecddf0, L_0x555db7ecdf20, C4<1>, C4<1>;
v0x555db7a81660_0 .net "S", 0 0, L_0x555db7ecd9f0;  alias, 1 drivers
v0x555db7a81740_0 .net "a", 0 0, L_0x555db7ecddf0;  alias, 1 drivers
v0x555db7a81800_0 .net "b", 0 0, L_0x555db7ecdf20;  alias, 1 drivers
v0x555db7a818d0_0 .net "cout", 0 0, L_0x555db7ecda60;  alias, 1 drivers
S_0x555db7a81a40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a81160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecdaf0 .functor XOR 1, L_0x555db7ece050, L_0x555db7ecd9f0, C4<0>, C4<0>;
L_0x555db7ecdcd0 .functor AND 1, L_0x555db7ece050, L_0x555db7ecd9f0, C4<1>, C4<1>;
v0x555db7a81cb0_0 .net "S", 0 0, L_0x555db7ecdaf0;  alias, 1 drivers
v0x555db7a81d70_0 .net "a", 0 0, L_0x555db7ece050;  alias, 1 drivers
v0x555db7a81e30_0 .net "b", 0 0, L_0x555db7ecd9f0;  alias, 1 drivers
v0x555db7a81f30_0 .net "cout", 0 0, L_0x555db7ecdcd0;  alias, 1 drivers
S_0x555db7a82710 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7a7f310;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7a828f0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7ece730 .functor NOT 2, L_0x555db7ece1c0, C4<00>, C4<00>, C4<00>;
v0x555db7a86490_0 .net "cout", 0 0, L_0x555db7ecf900;  1 drivers
v0x555db7a86550_0 .net "i", 1 0, L_0x555db7ece1c0;  alias, 1 drivers
v0x555db7a86610_0 .net "o", 1 0, L_0x555db7ecf7d0;  alias, 1 drivers
v0x555db7a86710_0 .net "temp2", 1 0, L_0x555db7ece730;  1 drivers
S_0x555db7a82a00 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a82710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a82be0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c20f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ecf870 .functor BUFZ 1, L_0x7f49c55c20f8, C4<0>, C4<0>, C4<0>;
L_0x555db7ecf900 .functor BUFZ 1, L_0x555db7ecf3e0, C4<0>, C4<0>, C4<0>;
v0x555db7a85e90_0 .net "S", 1 0, L_0x555db7ecf7d0;  alias, 1 drivers
v0x555db7a85f90_0 .net "a", 1 0, L_0x555db7ece730;  alias, 1 drivers
L_0x7f49c55c20b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7a86070_0 .net "b", 1 0, L_0x7f49c55c20b0;  1 drivers
v0x555db7a86130 .array "carry", 0 2;
v0x555db7a86130_0 .net v0x555db7a86130 0, 0 0, L_0x555db7ecf870; 1 drivers
v0x555db7a86130_1 .net v0x555db7a86130 1, 0 0, L_0x555db7eced30; 1 drivers
v0x555db7a86130_2 .net v0x555db7a86130 2, 0 0, L_0x555db7ecf3e0; 1 drivers
v0x555db7a86240_0 .net "cin", 0 0, L_0x7f49c55c20f8;  1 drivers
v0x555db7a86330_0 .net "cout", 0 0, L_0x555db7ecf900;  alias, 1 drivers
L_0x555db7ecee70 .part L_0x555db7ece730, 0, 1;
L_0x555db7ecefc0 .part L_0x7f49c55c20b0, 0, 1;
L_0x555db7ecf4e0 .part L_0x555db7ece730, 1, 1;
L_0x555db7ecf6a0 .part L_0x7f49c55c20b0, 1, 1;
L_0x555db7ecf7d0 .concat8 [ 1 1 0 0], L_0x555db7ecea80, L_0x555db7ecf210;
S_0x555db7a82d60 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a82a00;
 .timescale 0 0;
P_0x555db7a82f80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a83060 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a82d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eced30 .functor OR 1, L_0x555db7ece9a0, L_0x555db7ecec10, C4<0>, C4<0>;
v0x555db7a83f90_0 .net "S", 0 0, L_0x555db7ecea80;  1 drivers
v0x555db7a84050_0 .net "a", 0 0, L_0x555db7ecee70;  1 drivers
v0x555db7a84120_0 .net "b", 0 0, L_0x555db7ecefc0;  1 drivers
v0x555db7a84220_0 .net "cin", 0 0, L_0x555db7ecf870;  alias, 1 drivers
v0x555db7a842f0_0 .net "cout", 0 0, L_0x555db7eced30;  alias, 1 drivers
v0x555db7a843e0_0 .net "cout1", 0 0, L_0x555db7ece9a0;  1 drivers
v0x555db7a84480_0 .net "cout2", 0 0, L_0x555db7ecec10;  1 drivers
v0x555db7a84550_0 .net "s1", 0 0, L_0x555db7ece8a0;  1 drivers
S_0x555db7a832f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a83060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ece8a0 .functor XOR 1, L_0x555db7ecee70, L_0x555db7ecefc0, C4<0>, C4<0>;
L_0x555db7ece9a0 .functor AND 1, L_0x555db7ecee70, L_0x555db7ecefc0, C4<1>, C4<1>;
v0x555db7a83590_0 .net "S", 0 0, L_0x555db7ece8a0;  alias, 1 drivers
v0x555db7a83670_0 .net "a", 0 0, L_0x555db7ecee70;  alias, 1 drivers
v0x555db7a83730_0 .net "b", 0 0, L_0x555db7ecefc0;  alias, 1 drivers
v0x555db7a83800_0 .net "cout", 0 0, L_0x555db7ece9a0;  alias, 1 drivers
S_0x555db7a83970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a83060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecea80 .functor XOR 1, L_0x555db7ecf870, L_0x555db7ece8a0, C4<0>, C4<0>;
L_0x555db7ecec10 .functor AND 1, L_0x555db7ecf870, L_0x555db7ece8a0, C4<1>, C4<1>;
v0x555db7a83be0_0 .net "S", 0 0, L_0x555db7ecea80;  alias, 1 drivers
v0x555db7a83ca0_0 .net "a", 0 0, L_0x555db7ecf870;  alias, 1 drivers
v0x555db7a83d60_0 .net "b", 0 0, L_0x555db7ece8a0;  alias, 1 drivers
v0x555db7a83e60_0 .net "cout", 0 0, L_0x555db7ecec10;  alias, 1 drivers
S_0x555db7a84640 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a82a00;
 .timescale 0 0;
P_0x555db7a84840 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a84900 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a84640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ecf3e0 .functor OR 1, L_0x555db7ecf180, L_0x555db7ecf350, C4<0>, C4<0>;
v0x555db7a857f0_0 .net "S", 0 0, L_0x555db7ecf210;  1 drivers
v0x555db7a858b0_0 .net "a", 0 0, L_0x555db7ecf4e0;  1 drivers
v0x555db7a85980_0 .net "b", 0 0, L_0x555db7ecf6a0;  1 drivers
v0x555db7a85a80_0 .net "cin", 0 0, L_0x555db7eced30;  alias, 1 drivers
v0x555db7a85b70_0 .net "cout", 0 0, L_0x555db7ecf3e0;  alias, 1 drivers
v0x555db7a85c60_0 .net "cout1", 0 0, L_0x555db7ecf180;  1 drivers
v0x555db7a85d00_0 .net "cout2", 0 0, L_0x555db7ecf350;  1 drivers
v0x555db7a85da0_0 .net "s1", 0 0, L_0x555db7ecf0f0;  1 drivers
S_0x555db7a84b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a84900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecf0f0 .functor XOR 1, L_0x555db7ecf4e0, L_0x555db7ecf6a0, C4<0>, C4<0>;
L_0x555db7ecf180 .functor AND 1, L_0x555db7ecf4e0, L_0x555db7ecf6a0, C4<1>, C4<1>;
v0x555db7a84e00_0 .net "S", 0 0, L_0x555db7ecf0f0;  alias, 1 drivers
v0x555db7a84ee0_0 .net "a", 0 0, L_0x555db7ecf4e0;  alias, 1 drivers
v0x555db7a84fa0_0 .net "b", 0 0, L_0x555db7ecf6a0;  alias, 1 drivers
v0x555db7a85070_0 .net "cout", 0 0, L_0x555db7ecf180;  alias, 1 drivers
S_0x555db7a851e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a84900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ecf210 .functor XOR 1, L_0x555db7eced30, L_0x555db7ecf0f0, C4<0>, C4<0>;
L_0x555db7ecf350 .functor AND 1, L_0x555db7eced30, L_0x555db7ecf0f0, C4<1>, C4<1>;
v0x555db7a85450_0 .net "S", 0 0, L_0x555db7ecf210;  alias, 1 drivers
v0x555db7a85510_0 .net "a", 0 0, L_0x555db7eced30;  alias, 1 drivers
v0x555db7a85600_0 .net "b", 0 0, L_0x555db7ecf0f0;  alias, 1 drivers
v0x555db7a85700_0 .net "cout", 0 0, L_0x555db7ecf350;  alias, 1 drivers
S_0x555db7a87290 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7ed4170 .functor XOR 1, L_0x555db7ed0d40, L_0x555db7ed2130, C4<0>, C4<0>;
v0x555db7aab570_0 .net "X", 1 0, L_0x555db7ecce60;  alias, 1 drivers
v0x555db7aab650_0 .net "Y", 1 0, L_0x555db7ecf990;  alias, 1 drivers
v0x555db7aab720_0 .net "Z", 3 0, L_0x555db7eda730;  alias, 1 drivers
v0x555db7aab820_0 .net *"_ivl_20", 0 0, L_0x555db7ed4170;  1 drivers
L_0x7f49c55c24e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7aab8c0_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c24e8;  1 drivers
L_0x7f49c55c2530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7aab9f0_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c2530;  1 drivers
L_0x7f49c55c2578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7aabad0_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c2578;  1 drivers
L_0x7f49c55c25c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7aabbb0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c25c0;  1 drivers
v0x555db7aabc90_0 .net "a", 0 0, L_0x555db7ed0700;  1 drivers
v0x555db7aabdc0_0 .net "a_abs", 0 0, L_0x555db7ed15c0;  1 drivers
v0x555db7aabe60_0 .net "b", 0 0, L_0x555db7ed1af0;  1 drivers
v0x555db7aabf90_0 .net "b_abs", 0 0, L_0x555db7ed29b0;  1 drivers
v0x555db7aac030_0 .net "c1", 0 0, L_0x555db7ed54b0;  1 drivers
v0x555db7aac0d0_0 .net "c2", 0 0, L_0x555db7ed6660;  1 drivers
v0x555db7aac170_0 .net "c3", 0 0, L_0x555db7ed8930;  1 drivers
v0x555db7aac260_0 .net "c4", 0 0, L_0x555db7eda910;  1 drivers
v0x555db7aac300_0 .net "neg_a", 0 0, L_0x555db7ed0d40;  1 drivers
v0x555db7aac4b0_0 .net "neg_b", 0 0, L_0x555db7ed2130;  1 drivers
v0x555db7aac550_0 .net "temp", 3 0, L_0x555db7ed8800;  1 drivers
v0x555db7aac640_0 .net "term1", 3 0, L_0x555db7ed66f0;  1 drivers
v0x555db7aac6e0_0 .net "term2", 3 0, L_0x555db7ed6790;  1 drivers
v0x555db7aac780_0 .net "term3", 3 0, L_0x555db7ed68d0;  1 drivers
v0x555db7aac850_0 .net "z0", 1 0, L_0x555db7ed01c0;  1 drivers
v0x555db7aac940_0 .net "z1", 1 0, L_0x555db7ed6480;  1 drivers
v0x555db7aac9e0_0 .net "z1_1", 1 0, L_0x555db7ed4200;  1 drivers
v0x555db7aacab0_0 .net "z1_2", 1 0, L_0x555db7ed5380;  1 drivers
v0x555db7aacba0_0 .net "z1_3", 1 0, L_0x555db7ed2e30;  1 drivers
v0x555db7aacc90_0 .net "z1_4", 1 0, L_0x555db7ed3fb0;  1 drivers
v0x555db7aacda0_0 .net "z2", 1 0, L_0x555db7ecfd90;  1 drivers
L_0x555db7ecfe80 .part L_0x555db7ecce60, 1, 1;
L_0x555db7ed0000 .part L_0x555db7ecf990, 1, 1;
L_0x555db7ed02b0 .part L_0x555db7ecce60, 0, 1;
L_0x555db7ed03a0 .part L_0x555db7ecf990, 0, 1;
L_0x555db7ed1660 .part L_0x555db7ecce60, 0, 1;
L_0x555db7ed1700 .part L_0x555db7ecce60, 1, 1;
L_0x555db7ed2a50 .part L_0x555db7ecf990, 1, 1;
L_0x555db7ed2af0 .part L_0x555db7ecf990, 0, 1;
L_0x555db7ed4200 .functor MUXZ 2, L_0x555db7ed2e30, L_0x555db7ed3fb0, L_0x555db7ed4170, C4<>;
L_0x555db7ed66f0 .concat [ 2 2 0 0], L_0x555db7ed01c0, L_0x7f49c55c24e8;
L_0x555db7ed6790 .concat [ 1 2 1 0], L_0x7f49c55c2578, L_0x555db7ed6480, L_0x7f49c55c2530;
L_0x555db7ed68d0 .concat [ 2 2 0 0], L_0x7f49c55c25c0, L_0x555db7ecfd90;
S_0x555db7a87530 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7a87730 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ed0a90 .functor NOT 1, L_0x555db7ed1700, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c22a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ed0be0 .functor BUFZ 1, L_0x7f49c55c22a8, C4<0>, C4<0>, C4<0>;
L_0x555db7ed0d40 .functor NOT 1, L_0x555db7ed0ca0, C4<0>, C4<0>, C4<0>;
v0x555db7a8ba80_0 .net "D", 0 0, L_0x555db7ed0700;  alias, 1 drivers
v0x555db7a8bb40_0 .net *"_ivl_9", 0 0, L_0x555db7ed0be0;  1 drivers
v0x555db7a8bc20_0 .net "a", 0 0, L_0x555db7ed1660;  1 drivers
v0x555db7a8bd10_0 .net "abs_D", 0 0, L_0x555db7ed15c0;  alias, 1 drivers
v0x555db7a8bdf0_0 .net "b", 0 0, L_0x555db7ed1700;  1 drivers
v0x555db7a8bf20_0 .net "b_comp", 0 0, L_0x555db7ed0a90;  1 drivers
v0x555db7a8c030_0 .net "carry", 1 0, L_0x555db7ed0b20;  1 drivers
v0x555db7a8c110_0 .net "cin", 0 0, L_0x7f49c55c22a8;  1 drivers
v0x555db7a8c1d0_0 .net "is_pos", 0 0, L_0x555db7ed0ca0;  1 drivers
v0x555db7a8c290_0 .net "negative", 0 0, L_0x555db7ed0d40;  alias, 1 drivers
v0x555db7a8c350_0 .net "twos", 0 0, L_0x555db7ed1140;  1 drivers
L_0x555db7ed0960 .part L_0x555db7ed0b20, 0, 1;
L_0x555db7ed0b20 .concat8 [ 1 1 0 0], L_0x555db7ed0be0, L_0x555db7ed08d0;
L_0x555db7ed0ca0 .part L_0x555db7ed0b20, 1, 1;
L_0x555db7ed15c0 .functor MUXZ 1, L_0x555db7ed1140, L_0x555db7ed0700, L_0x555db7ed0ca0, C4<>;
S_0x555db7a87900 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7a87530;
 .timescale 0 0;
P_0x555db7a87b20 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7a87c00 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a87900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed08d0 .functor OR 1, L_0x555db7ed0500, L_0x555db7ed0840, C4<0>, C4<0>;
v0x555db7a88ad0_0 .net "S", 0 0, L_0x555db7ed0700;  alias, 1 drivers
v0x555db7a88b90_0 .net "a", 0 0, L_0x555db7ed1660;  alias, 1 drivers
v0x555db7a88c60_0 .net "b", 0 0, L_0x555db7ed0a90;  alias, 1 drivers
v0x555db7a88d60_0 .net "cin", 0 0, L_0x555db7ed0960;  1 drivers
v0x555db7a88e30_0 .net "cout", 0 0, L_0x555db7ed08d0;  1 drivers
v0x555db7a88f20_0 .net "cout1", 0 0, L_0x555db7ed0500;  1 drivers
v0x555db7a88fc0_0 .net "cout2", 0 0, L_0x555db7ed0840;  1 drivers
v0x555db7a89090_0 .net "s1", 0 0, L_0x555db7ed0490;  1 drivers
S_0x555db7a87e60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a87c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed0490 .functor XOR 1, L_0x555db7ed1660, L_0x555db7ed0a90, C4<0>, C4<0>;
L_0x555db7ed0500 .functor AND 1, L_0x555db7ed1660, L_0x555db7ed0a90, C4<1>, C4<1>;
v0x555db7a880d0_0 .net "S", 0 0, L_0x555db7ed0490;  alias, 1 drivers
v0x555db7a881b0_0 .net "a", 0 0, L_0x555db7ed1660;  alias, 1 drivers
v0x555db7a88270_0 .net "b", 0 0, L_0x555db7ed0a90;  alias, 1 drivers
v0x555db7a88340_0 .net "cout", 0 0, L_0x555db7ed0500;  alias, 1 drivers
S_0x555db7a884b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a87c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed0700 .functor XOR 1, L_0x555db7ed0960, L_0x555db7ed0490, C4<0>, C4<0>;
L_0x555db7ed0840 .functor AND 1, L_0x555db7ed0960, L_0x555db7ed0490, C4<1>, C4<1>;
v0x555db7a88720_0 .net "S", 0 0, L_0x555db7ed0700;  alias, 1 drivers
v0x555db7a887e0_0 .net "a", 0 0, L_0x555db7ed0960;  alias, 1 drivers
v0x555db7a888a0_0 .net "b", 0 0, L_0x555db7ed0490;  alias, 1 drivers
v0x555db7a889a0_0 .net "cout", 0 0, L_0x555db7ed0840;  alias, 1 drivers
S_0x555db7a89180 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7a87530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7a89360 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ed0e50 .functor NOT 1, L_0x555db7ed0700, C4<0>, C4<0>, C4<0>;
v0x555db7a8b710_0 .net "cout", 0 0, L_0x555db7ed14e0;  1 drivers
v0x555db7a8b7d0_0 .net "i", 0 0, L_0x555db7ed0700;  alias, 1 drivers
v0x555db7a8b8c0_0 .net "o", 0 0, L_0x555db7ed1140;  alias, 1 drivers
v0x555db7a8b960_0 .net "temp2", 0 0, L_0x555db7ed0e50;  1 drivers
S_0x555db7a89440 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a89180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a89640 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c2260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ed1450 .functor BUFZ 1, L_0x7f49c55c2260, C4<0>, C4<0>, C4<0>;
L_0x555db7ed14e0 .functor BUFZ 1, L_0x555db7ed13a0, C4<0>, C4<0>, C4<0>;
v0x555db7a8b0a0_0 .net "S", 0 0, L_0x555db7ed1140;  alias, 1 drivers
v0x555db7a8b1b0_0 .net "a", 0 0, L_0x555db7ed0e50;  alias, 1 drivers
L_0x7f49c55c2218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a8b2c0_0 .net "b", 0 0, L_0x7f49c55c2218;  1 drivers
v0x555db7a8b3b0 .array "carry", 0 1;
v0x555db7a8b3b0_0 .net v0x555db7a8b3b0 0, 0 0, L_0x555db7ed1450; 1 drivers
v0x555db7a8b3b0_1 .net v0x555db7a8b3b0 1, 0 0, L_0x555db7ed13a0; 1 drivers
v0x555db7a8b4c0_0 .net "cin", 0 0, L_0x7f49c55c2260;  1 drivers
v0x555db7a8b5b0_0 .net "cout", 0 0, L_0x555db7ed14e0;  alias, 1 drivers
S_0x555db7a897c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a89440;
 .timescale 0 0;
P_0x555db7a899e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a89ac0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a897c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed13a0 .functor OR 1, L_0x555db7ed1020, L_0x555db7ed1280, C4<0>, C4<0>;
v0x555db7a8a9f0_0 .net "S", 0 0, L_0x555db7ed1140;  alias, 1 drivers
v0x555db7a8aab0_0 .net "a", 0 0, L_0x555db7ed0e50;  alias, 1 drivers
v0x555db7a8ab80_0 .net "b", 0 0, L_0x7f49c55c2218;  alias, 1 drivers
v0x555db7a8ac80_0 .net "cin", 0 0, L_0x555db7ed1450;  alias, 1 drivers
v0x555db7a8ad50_0 .net "cout", 0 0, L_0x555db7ed13a0;  alias, 1 drivers
v0x555db7a8ae40_0 .net "cout1", 0 0, L_0x555db7ed1020;  1 drivers
v0x555db7a8aee0_0 .net "cout2", 0 0, L_0x555db7ed1280;  1 drivers
v0x555db7a8afb0_0 .net "s1", 0 0, L_0x555db7ed0f70;  1 drivers
S_0x555db7a89d50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a89ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed0f70 .functor XOR 1, L_0x555db7ed0e50, L_0x7f49c55c2218, C4<0>, C4<0>;
L_0x555db7ed1020 .functor AND 1, L_0x555db7ed0e50, L_0x7f49c55c2218, C4<1>, C4<1>;
v0x555db7a89ff0_0 .net "S", 0 0, L_0x555db7ed0f70;  alias, 1 drivers
v0x555db7a8a0d0_0 .net "a", 0 0, L_0x555db7ed0e50;  alias, 1 drivers
v0x555db7a8a190_0 .net "b", 0 0, L_0x7f49c55c2218;  alias, 1 drivers
v0x555db7a8a260_0 .net "cout", 0 0, L_0x555db7ed1020;  alias, 1 drivers
S_0x555db7a8a3d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a89ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed1140 .functor XOR 1, L_0x555db7ed1450, L_0x555db7ed0f70, C4<0>, C4<0>;
L_0x555db7ed1280 .functor AND 1, L_0x555db7ed1450, L_0x555db7ed0f70, C4<1>, C4<1>;
v0x555db7a8a640_0 .net "S", 0 0, L_0x555db7ed1140;  alias, 1 drivers
v0x555db7a8a700_0 .net "a", 0 0, L_0x555db7ed1450;  alias, 1 drivers
v0x555db7a8a7c0_0 .net "b", 0 0, L_0x555db7ed0f70;  alias, 1 drivers
v0x555db7a8a8c0_0 .net "cout", 0 0, L_0x555db7ed1280;  alias, 1 drivers
S_0x555db7a8c5a0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ecfd00 .functor AND 1, L_0x555db7ecfe80, L_0x555db7ed0000, C4<1>, C4<1>;
v0x555db7a8c750_0 .net "X", 0 0, L_0x555db7ecfe80;  1 drivers
v0x555db7a8c830_0 .net "Y", 0 0, L_0x555db7ed0000;  1 drivers
v0x555db7a8c8f0_0 .net "Z", 1 0, L_0x555db7ecfd90;  alias, 1 drivers
L_0x7f49c55c2188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a8c9b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c2188;  1 drivers
v0x555db7a8ca90_0 .net "z", 0 0, L_0x555db7ecfd00;  1 drivers
L_0x555db7ecfd90 .concat [ 1 1 0 0], L_0x555db7ecfd00, L_0x7f49c55c2188;
S_0x555db7a8cc20 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ed0130 .functor AND 1, L_0x555db7ed02b0, L_0x555db7ed03a0, C4<1>, C4<1>;
v0x555db7a8ce50_0 .net "X", 0 0, L_0x555db7ed02b0;  1 drivers
v0x555db7a8cf10_0 .net "Y", 0 0, L_0x555db7ed03a0;  1 drivers
v0x555db7a8cfd0_0 .net "Z", 1 0, L_0x555db7ed01c0;  alias, 1 drivers
L_0x7f49c55c21d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a8d090_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c21d0;  1 drivers
v0x555db7a8d170_0 .net "z", 0 0, L_0x555db7ed0130;  1 drivers
L_0x555db7ed01c0 .concat [ 1 1 0 0], L_0x555db7ed0130, L_0x7f49c55c21d0;
S_0x555db7a8d300 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7a8d4e0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ed1e80 .functor NOT 1, L_0x555db7ed2af0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c2380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ed1fd0 .functor BUFZ 1, L_0x7f49c55c2380, C4<0>, C4<0>, C4<0>;
L_0x555db7ed2130 .functor NOT 1, L_0x555db7ed2090, C4<0>, C4<0>, C4<0>;
v0x555db7a917e0_0 .net "D", 0 0, L_0x555db7ed1af0;  alias, 1 drivers
v0x555db7a918a0_0 .net *"_ivl_9", 0 0, L_0x555db7ed1fd0;  1 drivers
v0x555db7a91980_0 .net "a", 0 0, L_0x555db7ed2a50;  1 drivers
v0x555db7a91a70_0 .net "abs_D", 0 0, L_0x555db7ed29b0;  alias, 1 drivers
v0x555db7a91b50_0 .net "b", 0 0, L_0x555db7ed2af0;  1 drivers
v0x555db7a91c80_0 .net "b_comp", 0 0, L_0x555db7ed1e80;  1 drivers
v0x555db7a91d90_0 .net "carry", 1 0, L_0x555db7ed1f10;  1 drivers
v0x555db7a91e70_0 .net "cin", 0 0, L_0x7f49c55c2380;  1 drivers
v0x555db7a91f30_0 .net "is_pos", 0 0, L_0x555db7ed2090;  1 drivers
v0x555db7a91ff0_0 .net "negative", 0 0, L_0x555db7ed2130;  alias, 1 drivers
v0x555db7a920b0_0 .net "twos", 0 0, L_0x555db7ed2530;  1 drivers
L_0x555db7ed1d50 .part L_0x555db7ed1f10, 0, 1;
L_0x555db7ed1f10 .concat8 [ 1 1 0 0], L_0x555db7ed1fd0, L_0x555db7ed1cc0;
L_0x555db7ed2090 .part L_0x555db7ed1f10, 1, 1;
L_0x555db7ed29b0 .functor MUXZ 1, L_0x555db7ed2530, L_0x555db7ed1af0, L_0x555db7ed2090, C4<>;
S_0x555db7a8d6b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7a8d300;
 .timescale 0 0;
P_0x555db7a8d8b0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7a8d990 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7a8d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed1cc0 .functor OR 1, L_0x555db7ed18f0, L_0x555db7ed1c30, C4<0>, C4<0>;
v0x555db7a8e830_0 .net "S", 0 0, L_0x555db7ed1af0;  alias, 1 drivers
v0x555db7a8e8f0_0 .net "a", 0 0, L_0x555db7ed2a50;  alias, 1 drivers
v0x555db7a8e9c0_0 .net "b", 0 0, L_0x555db7ed1e80;  alias, 1 drivers
v0x555db7a8eac0_0 .net "cin", 0 0, L_0x555db7ed1d50;  1 drivers
v0x555db7a8eb90_0 .net "cout", 0 0, L_0x555db7ed1cc0;  1 drivers
v0x555db7a8ec80_0 .net "cout1", 0 0, L_0x555db7ed18f0;  1 drivers
v0x555db7a8ed20_0 .net "cout2", 0 0, L_0x555db7ed1c30;  1 drivers
v0x555db7a8edf0_0 .net "s1", 0 0, L_0x555db7ed1840;  1 drivers
S_0x555db7a8dbf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a8d990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed1840 .functor XOR 1, L_0x555db7ed2a50, L_0x555db7ed1e80, C4<0>, C4<0>;
L_0x555db7ed18f0 .functor AND 1, L_0x555db7ed2a50, L_0x555db7ed1e80, C4<1>, C4<1>;
v0x555db7a8de60_0 .net "S", 0 0, L_0x555db7ed1840;  alias, 1 drivers
v0x555db7a8df40_0 .net "a", 0 0, L_0x555db7ed2a50;  alias, 1 drivers
v0x555db7a8e000_0 .net "b", 0 0, L_0x555db7ed1e80;  alias, 1 drivers
v0x555db7a8e0a0_0 .net "cout", 0 0, L_0x555db7ed18f0;  alias, 1 drivers
S_0x555db7a8e210 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a8d990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed1af0 .functor XOR 1, L_0x555db7ed1d50, L_0x555db7ed1840, C4<0>, C4<0>;
L_0x555db7ed1c30 .functor AND 1, L_0x555db7ed1d50, L_0x555db7ed1840, C4<1>, C4<1>;
v0x555db7a8e480_0 .net "S", 0 0, L_0x555db7ed1af0;  alias, 1 drivers
v0x555db7a8e540_0 .net "a", 0 0, L_0x555db7ed1d50;  alias, 1 drivers
v0x555db7a8e600_0 .net "b", 0 0, L_0x555db7ed1840;  alias, 1 drivers
v0x555db7a8e700_0 .net "cout", 0 0, L_0x555db7ed1c30;  alias, 1 drivers
S_0x555db7a8eee0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7a8d300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7a8f0c0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ed2240 .functor NOT 1, L_0x555db7ed1af0, C4<0>, C4<0>, C4<0>;
v0x555db7a91470_0 .net "cout", 0 0, L_0x555db7ed28d0;  1 drivers
v0x555db7a91530_0 .net "i", 0 0, L_0x555db7ed1af0;  alias, 1 drivers
v0x555db7a91620_0 .net "o", 0 0, L_0x555db7ed2530;  alias, 1 drivers
v0x555db7a916c0_0 .net "temp2", 0 0, L_0x555db7ed2240;  1 drivers
S_0x555db7a8f1a0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7a8eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a8f3a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c2338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ed2840 .functor BUFZ 1, L_0x7f49c55c2338, C4<0>, C4<0>, C4<0>;
L_0x555db7ed28d0 .functor BUFZ 1, L_0x555db7ed2790, C4<0>, C4<0>, C4<0>;
v0x555db7a90e00_0 .net "S", 0 0, L_0x555db7ed2530;  alias, 1 drivers
v0x555db7a90f10_0 .net "a", 0 0, L_0x555db7ed2240;  alias, 1 drivers
L_0x7f49c55c22f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a91020_0 .net "b", 0 0, L_0x7f49c55c22f0;  1 drivers
v0x555db7a91110 .array "carry", 0 1;
v0x555db7a91110_0 .net v0x555db7a91110 0, 0 0, L_0x555db7ed2840; 1 drivers
v0x555db7a91110_1 .net v0x555db7a91110 1, 0 0, L_0x555db7ed2790; 1 drivers
v0x555db7a91220_0 .net "cin", 0 0, L_0x7f49c55c2338;  1 drivers
v0x555db7a91310_0 .net "cout", 0 0, L_0x555db7ed28d0;  alias, 1 drivers
S_0x555db7a8f520 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a8f1a0;
 .timescale 0 0;
P_0x555db7a8f740 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a8f820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a8f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed2790 .functor OR 1, L_0x555db7ed2410, L_0x555db7ed2670, C4<0>, C4<0>;
v0x555db7a90750_0 .net "S", 0 0, L_0x555db7ed2530;  alias, 1 drivers
v0x555db7a90810_0 .net "a", 0 0, L_0x555db7ed2240;  alias, 1 drivers
v0x555db7a908e0_0 .net "b", 0 0, L_0x7f49c55c22f0;  alias, 1 drivers
v0x555db7a909e0_0 .net "cin", 0 0, L_0x555db7ed2840;  alias, 1 drivers
v0x555db7a90ab0_0 .net "cout", 0 0, L_0x555db7ed2790;  alias, 1 drivers
v0x555db7a90ba0_0 .net "cout1", 0 0, L_0x555db7ed2410;  1 drivers
v0x555db7a90c40_0 .net "cout2", 0 0, L_0x555db7ed2670;  1 drivers
v0x555db7a90d10_0 .net "s1", 0 0, L_0x555db7ed2360;  1 drivers
S_0x555db7a8fab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a8f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed2360 .functor XOR 1, L_0x555db7ed2240, L_0x7f49c55c22f0, C4<0>, C4<0>;
L_0x555db7ed2410 .functor AND 1, L_0x555db7ed2240, L_0x7f49c55c22f0, C4<1>, C4<1>;
v0x555db7a8fd50_0 .net "S", 0 0, L_0x555db7ed2360;  alias, 1 drivers
v0x555db7a8fe30_0 .net "a", 0 0, L_0x555db7ed2240;  alias, 1 drivers
v0x555db7a8fef0_0 .net "b", 0 0, L_0x7f49c55c22f0;  alias, 1 drivers
v0x555db7a8ffc0_0 .net "cout", 0 0, L_0x555db7ed2410;  alias, 1 drivers
S_0x555db7a90130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a8f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed2530 .functor XOR 1, L_0x555db7ed2840, L_0x555db7ed2360, C4<0>, C4<0>;
L_0x555db7ed2670 .functor AND 1, L_0x555db7ed2840, L_0x555db7ed2360, C4<1>, C4<1>;
v0x555db7a903a0_0 .net "S", 0 0, L_0x555db7ed2530;  alias, 1 drivers
v0x555db7a90460_0 .net "a", 0 0, L_0x555db7ed2840;  alias, 1 drivers
v0x555db7a90520_0 .net "b", 0 0, L_0x555db7ed2360;  alias, 1 drivers
v0x555db7a90620_0 .net "cout", 0 0, L_0x555db7ed2670;  alias, 1 drivers
S_0x555db7a92300 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ed2c80 .functor AND 1, L_0x555db7ed15c0, L_0x555db7ed29b0, C4<1>, C4<1>;
v0x555db7a92500_0 .net "X", 0 0, L_0x555db7ed15c0;  alias, 1 drivers
v0x555db7a925c0_0 .net "Y", 0 0, L_0x555db7ed29b0;  alias, 1 drivers
v0x555db7a92660_0 .net "Z", 1 0, L_0x555db7ed2e30;  alias, 1 drivers
L_0x7f49c55c23c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7a92700_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c23c8;  1 drivers
v0x555db7a927c0_0 .net "z", 0 0, L_0x555db7ed2c80;  1 drivers
L_0x555db7ed2e30 .concat [ 1 1 0 0], L_0x555db7ed2c80, L_0x7f49c55c23c8;
S_0x555db7a92950 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a92b30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c24a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ed5420 .functor BUFZ 1, L_0x7f49c55c24a0, C4<0>, C4<0>, C4<0>;
L_0x555db7ed54b0 .functor BUFZ 1, L_0x555db7ed5070, C4<0>, C4<0>, C4<0>;
v0x555db7a95d90_0 .net "S", 1 0, L_0x555db7ed5380;  alias, 1 drivers
v0x555db7a95e90_0 .net "a", 1 0, L_0x555db7ed01c0;  alias, 1 drivers
v0x555db7a95f50_0 .net "b", 1 0, L_0x555db7ecfd90;  alias, 1 drivers
v0x555db7a96050 .array "carry", 0 2;
v0x555db7a96050_0 .net v0x555db7a96050 0, 0 0, L_0x555db7ed5420; 1 drivers
v0x555db7a96050_1 .net v0x555db7a96050 1, 0 0, L_0x555db7ed4880; 1 drivers
v0x555db7a96050_2 .net v0x555db7a96050 2, 0 0, L_0x555db7ed5070; 1 drivers
v0x555db7a96140_0 .net "cin", 0 0, L_0x7f49c55c24a0;  1 drivers
v0x555db7a96230_0 .net "cout", 0 0, L_0x555db7ed54b0;  alias, 1 drivers
L_0x555db7ed49c0 .part L_0x555db7ed01c0, 0, 1;
L_0x555db7ed4ba0 .part L_0x555db7ecfd90, 0, 1;
L_0x555db7ed5120 .part L_0x555db7ed01c0, 1, 1;
L_0x555db7ed5250 .part L_0x555db7ecfd90, 1, 1;
L_0x555db7ed5380 .concat8 [ 1 1 0 0], L_0x555db7ed45d0, L_0x555db7ed4ea0;
S_0x555db7a92ce0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a92950;
 .timescale 0 0;
P_0x555db7a92ee0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a92fc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a92ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed4880 .functor OR 1, L_0x555db7ed44f0, L_0x555db7ed4760, C4<0>, C4<0>;
v0x555db7a93e90_0 .net "S", 0 0, L_0x555db7ed45d0;  1 drivers
v0x555db7a93f50_0 .net "a", 0 0, L_0x555db7ed49c0;  1 drivers
v0x555db7a94020_0 .net "b", 0 0, L_0x555db7ed4ba0;  1 drivers
v0x555db7a94120_0 .net "cin", 0 0, L_0x555db7ed5420;  alias, 1 drivers
v0x555db7a941f0_0 .net "cout", 0 0, L_0x555db7ed4880;  alias, 1 drivers
v0x555db7a942e0_0 .net "cout1", 0 0, L_0x555db7ed44f0;  1 drivers
v0x555db7a94380_0 .net "cout2", 0 0, L_0x555db7ed4760;  1 drivers
v0x555db7a94450_0 .net "s1", 0 0, L_0x555db7ed43f0;  1 drivers
S_0x555db7a93220 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a92fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed43f0 .functor XOR 1, L_0x555db7ed49c0, L_0x555db7ed4ba0, C4<0>, C4<0>;
L_0x555db7ed44f0 .functor AND 1, L_0x555db7ed49c0, L_0x555db7ed4ba0, C4<1>, C4<1>;
v0x555db7a93490_0 .net "S", 0 0, L_0x555db7ed43f0;  alias, 1 drivers
v0x555db7a93570_0 .net "a", 0 0, L_0x555db7ed49c0;  alias, 1 drivers
v0x555db7a93630_0 .net "b", 0 0, L_0x555db7ed4ba0;  alias, 1 drivers
v0x555db7a93700_0 .net "cout", 0 0, L_0x555db7ed44f0;  alias, 1 drivers
S_0x555db7a93870 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a92fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed45d0 .functor XOR 1, L_0x555db7ed5420, L_0x555db7ed43f0, C4<0>, C4<0>;
L_0x555db7ed4760 .functor AND 1, L_0x555db7ed5420, L_0x555db7ed43f0, C4<1>, C4<1>;
v0x555db7a93ae0_0 .net "S", 0 0, L_0x555db7ed45d0;  alias, 1 drivers
v0x555db7a93ba0_0 .net "a", 0 0, L_0x555db7ed5420;  alias, 1 drivers
v0x555db7a93c60_0 .net "b", 0 0, L_0x555db7ed43f0;  alias, 1 drivers
v0x555db7a93d60_0 .net "cout", 0 0, L_0x555db7ed4760;  alias, 1 drivers
S_0x555db7a94540 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a92950;
 .timescale 0 0;
P_0x555db7a94740 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a94800 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a94540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed5070 .functor OR 1, L_0x555db7ed4e10, L_0x555db7ed4fe0, C4<0>, C4<0>;
v0x555db7a956f0_0 .net "S", 0 0, L_0x555db7ed4ea0;  1 drivers
v0x555db7a957b0_0 .net "a", 0 0, L_0x555db7ed5120;  1 drivers
v0x555db7a95880_0 .net "b", 0 0, L_0x555db7ed5250;  1 drivers
v0x555db7a95980_0 .net "cin", 0 0, L_0x555db7ed4880;  alias, 1 drivers
v0x555db7a95a70_0 .net "cout", 0 0, L_0x555db7ed5070;  alias, 1 drivers
v0x555db7a95b60_0 .net "cout1", 0 0, L_0x555db7ed4e10;  1 drivers
v0x555db7a95c00_0 .net "cout2", 0 0, L_0x555db7ed4fe0;  1 drivers
v0x555db7a95ca0_0 .net "s1", 0 0, L_0x555db7ed4d60;  1 drivers
S_0x555db7a94a60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a94800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed4d60 .functor XOR 1, L_0x555db7ed5120, L_0x555db7ed5250, C4<0>, C4<0>;
L_0x555db7ed4e10 .functor AND 1, L_0x555db7ed5120, L_0x555db7ed5250, C4<1>, C4<1>;
v0x555db7a94d00_0 .net "S", 0 0, L_0x555db7ed4d60;  alias, 1 drivers
v0x555db7a94de0_0 .net "a", 0 0, L_0x555db7ed5120;  alias, 1 drivers
v0x555db7a94ea0_0 .net "b", 0 0, L_0x555db7ed5250;  alias, 1 drivers
v0x555db7a94f70_0 .net "cout", 0 0, L_0x555db7ed4e10;  alias, 1 drivers
S_0x555db7a950e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a94800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed4ea0 .functor XOR 1, L_0x555db7ed4880, L_0x555db7ed4d60, C4<0>, C4<0>;
L_0x555db7ed4fe0 .functor AND 1, L_0x555db7ed4880, L_0x555db7ed4d60, C4<1>, C4<1>;
v0x555db7a95350_0 .net "S", 0 0, L_0x555db7ed4ea0;  alias, 1 drivers
v0x555db7a95410_0 .net "a", 0 0, L_0x555db7ed4880;  alias, 1 drivers
v0x555db7a95500_0 .net "b", 0 0, L_0x555db7ed4d60;  alias, 1 drivers
v0x555db7a95600_0 .net "cout", 0 0, L_0x555db7ed4fe0;  alias, 1 drivers
S_0x555db7a96370 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a96550 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7ed6520 .functor BUFZ 1, L_0x555db7ed54b0, C4<0>, C4<0>, C4<0>;
L_0x555db7ed6660 .functor BUFZ 1, L_0x555db7ed60e0, C4<0>, C4<0>, C4<0>;
v0x555db7a997d0_0 .net "S", 1 0, L_0x555db7ed6480;  alias, 1 drivers
v0x555db7a998d0_0 .net "a", 1 0, L_0x555db7ed5380;  alias, 1 drivers
v0x555db7a99990_0 .net "b", 1 0, L_0x555db7ed4200;  alias, 1 drivers
v0x555db7a99a60 .array "carry", 0 2;
v0x555db7a99a60_0 .net v0x555db7a99a60 0, 0 0, L_0x555db7ed6520; 1 drivers
v0x555db7a99a60_1 .net v0x555db7a99a60 1, 0 0, L_0x555db7ed5980; 1 drivers
v0x555db7a99a60_2 .net v0x555db7a99a60 2, 0 0, L_0x555db7ed60e0; 1 drivers
v0x555db7a99b70_0 .net "cin", 0 0, L_0x555db7ed54b0;  alias, 1 drivers
v0x555db7a99c60_0 .net "cout", 0 0, L_0x555db7ed6660;  alias, 1 drivers
L_0x555db7ed5ac0 .part L_0x555db7ed5380, 0, 1;
L_0x555db7ed5ca0 .part L_0x555db7ed4200, 0, 1;
L_0x555db7ed6190 .part L_0x555db7ed5380, 1, 1;
L_0x555db7ed62c0 .part L_0x555db7ed4200, 1, 1;
L_0x555db7ed6480 .concat8 [ 1 1 0 0], L_0x555db7ed56d0, L_0x555db7ed5f10;
S_0x555db7a966a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a96370;
 .timescale 0 0;
P_0x555db7a968c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a969a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a966a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed5980 .functor OR 1, L_0x555db7ed55f0, L_0x555db7ed5860, C4<0>, C4<0>;
v0x555db7a978d0_0 .net "S", 0 0, L_0x555db7ed56d0;  1 drivers
v0x555db7a97990_0 .net "a", 0 0, L_0x555db7ed5ac0;  1 drivers
v0x555db7a97a60_0 .net "b", 0 0, L_0x555db7ed5ca0;  1 drivers
v0x555db7a97b60_0 .net "cin", 0 0, L_0x555db7ed6520;  alias, 1 drivers
v0x555db7a97c30_0 .net "cout", 0 0, L_0x555db7ed5980;  alias, 1 drivers
v0x555db7a97d20_0 .net "cout1", 0 0, L_0x555db7ed55f0;  1 drivers
v0x555db7a97dc0_0 .net "cout2", 0 0, L_0x555db7ed5860;  1 drivers
v0x555db7a97e90_0 .net "s1", 0 0, L_0x555db7ed5540;  1 drivers
S_0x555db7a96c30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a969a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed5540 .functor XOR 1, L_0x555db7ed5ac0, L_0x555db7ed5ca0, C4<0>, C4<0>;
L_0x555db7ed55f0 .functor AND 1, L_0x555db7ed5ac0, L_0x555db7ed5ca0, C4<1>, C4<1>;
v0x555db7a96ed0_0 .net "S", 0 0, L_0x555db7ed5540;  alias, 1 drivers
v0x555db7a96fb0_0 .net "a", 0 0, L_0x555db7ed5ac0;  alias, 1 drivers
v0x555db7a97070_0 .net "b", 0 0, L_0x555db7ed5ca0;  alias, 1 drivers
v0x555db7a97140_0 .net "cout", 0 0, L_0x555db7ed55f0;  alias, 1 drivers
S_0x555db7a972b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a969a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed56d0 .functor XOR 1, L_0x555db7ed6520, L_0x555db7ed5540, C4<0>, C4<0>;
L_0x555db7ed5860 .functor AND 1, L_0x555db7ed6520, L_0x555db7ed5540, C4<1>, C4<1>;
v0x555db7a97520_0 .net "S", 0 0, L_0x555db7ed56d0;  alias, 1 drivers
v0x555db7a975e0_0 .net "a", 0 0, L_0x555db7ed6520;  alias, 1 drivers
v0x555db7a976a0_0 .net "b", 0 0, L_0x555db7ed5540;  alias, 1 drivers
v0x555db7a977a0_0 .net "cout", 0 0, L_0x555db7ed5860;  alias, 1 drivers
S_0x555db7a97f80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a96370;
 .timescale 0 0;
P_0x555db7a98180 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a98240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a97f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed60e0 .functor OR 1, L_0x555db7ed5e80, L_0x555db7ed6050, C4<0>, C4<0>;
v0x555db7a99130_0 .net "S", 0 0, L_0x555db7ed5f10;  1 drivers
v0x555db7a991f0_0 .net "a", 0 0, L_0x555db7ed6190;  1 drivers
v0x555db7a992c0_0 .net "b", 0 0, L_0x555db7ed62c0;  1 drivers
v0x555db7a993c0_0 .net "cin", 0 0, L_0x555db7ed5980;  alias, 1 drivers
v0x555db7a994b0_0 .net "cout", 0 0, L_0x555db7ed60e0;  alias, 1 drivers
v0x555db7a995a0_0 .net "cout1", 0 0, L_0x555db7ed5e80;  1 drivers
v0x555db7a99640_0 .net "cout2", 0 0, L_0x555db7ed6050;  1 drivers
v0x555db7a996e0_0 .net "s1", 0 0, L_0x555db7ed5dd0;  1 drivers
S_0x555db7a984a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a98240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed5dd0 .functor XOR 1, L_0x555db7ed6190, L_0x555db7ed62c0, C4<0>, C4<0>;
L_0x555db7ed5e80 .functor AND 1, L_0x555db7ed6190, L_0x555db7ed62c0, C4<1>, C4<1>;
v0x555db7a98740_0 .net "S", 0 0, L_0x555db7ed5dd0;  alias, 1 drivers
v0x555db7a98820_0 .net "a", 0 0, L_0x555db7ed6190;  alias, 1 drivers
v0x555db7a988e0_0 .net "b", 0 0, L_0x555db7ed62c0;  alias, 1 drivers
v0x555db7a989b0_0 .net "cout", 0 0, L_0x555db7ed5e80;  alias, 1 drivers
S_0x555db7a98b20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a98240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed5f10 .functor XOR 1, L_0x555db7ed5980, L_0x555db7ed5dd0, C4<0>, C4<0>;
L_0x555db7ed6050 .functor AND 1, L_0x555db7ed5980, L_0x555db7ed5dd0, C4<1>, C4<1>;
v0x555db7a98d90_0 .net "S", 0 0, L_0x555db7ed5f10;  alias, 1 drivers
v0x555db7a98e50_0 .net "a", 0 0, L_0x555db7ed5980;  alias, 1 drivers
v0x555db7a98f40_0 .net "b", 0 0, L_0x555db7ed5dd0;  alias, 1 drivers
v0x555db7a99040_0 .net "cout", 0 0, L_0x555db7ed6050;  alias, 1 drivers
S_0x555db7a99db0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a99f90 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c2608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ed88a0 .functor BUFZ 1, L_0x7f49c55c2608, C4<0>, C4<0>, C4<0>;
L_0x555db7ed8930 .functor BUFZ 1, L_0x555db7ed8450, C4<0>, C4<0>, C4<0>;
v0x555db7aa0300_0 .net "S", 3 0, L_0x555db7ed8800;  alias, 1 drivers
v0x555db7aa0400_0 .net "a", 3 0, L_0x555db7ed66f0;  alias, 1 drivers
v0x555db7aa04e0_0 .net "b", 3 0, L_0x555db7ed6790;  alias, 1 drivers
v0x555db7aa05a0 .array "carry", 0 4;
v0x555db7aa05a0_0 .net v0x555db7aa05a0 0, 0 0, L_0x555db7ed88a0; 1 drivers
v0x555db7aa05a0_1 .net v0x555db7aa05a0 1, 0 0, L_0x555db7ed6f20; 1 drivers
v0x555db7aa05a0_2 .net v0x555db7aa05a0 2, 0 0, L_0x555db7ed75f0; 1 drivers
v0x555db7aa05a0_3 .net v0x555db7aa05a0 3, 0 0, L_0x555db7ed7da0; 1 drivers
v0x555db7aa05a0_4 .net v0x555db7aa05a0 4, 0 0, L_0x555db7ed8450; 1 drivers
v0x555db7aa06c0_0 .net "cin", 0 0, L_0x7f49c55c2608;  1 drivers
v0x555db7aa07b0_0 .net "cout", 0 0, L_0x555db7ed8930;  alias, 1 drivers
L_0x555db7ed7060 .part L_0x555db7ed66f0, 0, 1;
L_0x555db7ed71b0 .part L_0x555db7ed6790, 0, 1;
L_0x555db7ed7730 .part L_0x555db7ed66f0, 1, 1;
L_0x555db7ed78f0 .part L_0x555db7ed6790, 1, 1;
L_0x555db7ed7ee0 .part L_0x555db7ed66f0, 2, 1;
L_0x555db7ed8010 .part L_0x555db7ed6790, 2, 1;
L_0x555db7ed8550 .part L_0x555db7ed66f0, 3, 1;
L_0x555db7ed8680 .part L_0x555db7ed6790, 3, 1;
L_0x555db7ed8800 .concat8 [ 1 1 1 1], L_0x555db7ed6c70, L_0x555db7ed7420, L_0x555db7ed7bd0, L_0x555db7ed8280;
S_0x555db7a9a0e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7a99db0;
 .timescale 0 0;
P_0x555db7a9a300 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7a9a3e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a9a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed6f20 .functor OR 1, L_0x555db7ed6b90, L_0x555db7ed6e00, C4<0>, C4<0>;
v0x555db7a9b310_0 .net "S", 0 0, L_0x555db7ed6c70;  1 drivers
v0x555db7a9b3d0_0 .net "a", 0 0, L_0x555db7ed7060;  1 drivers
v0x555db7a9b4a0_0 .net "b", 0 0, L_0x555db7ed71b0;  1 drivers
v0x555db7a9b5a0_0 .net "cin", 0 0, L_0x555db7ed88a0;  alias, 1 drivers
v0x555db7a9b670_0 .net "cout", 0 0, L_0x555db7ed6f20;  alias, 1 drivers
v0x555db7a9b760_0 .net "cout1", 0 0, L_0x555db7ed6b90;  1 drivers
v0x555db7a9b800_0 .net "cout2", 0 0, L_0x555db7ed6e00;  1 drivers
v0x555db7a9b8d0_0 .net "s1", 0 0, L_0x555db7ed6a80;  1 drivers
S_0x555db7a9a670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a9a3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed6a80 .functor XOR 1, L_0x555db7ed7060, L_0x555db7ed71b0, C4<0>, C4<0>;
L_0x555db7ed6b90 .functor AND 1, L_0x555db7ed7060, L_0x555db7ed71b0, C4<1>, C4<1>;
v0x555db7a9a910_0 .net "S", 0 0, L_0x555db7ed6a80;  alias, 1 drivers
v0x555db7a9a9f0_0 .net "a", 0 0, L_0x555db7ed7060;  alias, 1 drivers
v0x555db7a9aab0_0 .net "b", 0 0, L_0x555db7ed71b0;  alias, 1 drivers
v0x555db7a9ab80_0 .net "cout", 0 0, L_0x555db7ed6b90;  alias, 1 drivers
S_0x555db7a9acf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a9a3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed6c70 .functor XOR 1, L_0x555db7ed88a0, L_0x555db7ed6a80, C4<0>, C4<0>;
L_0x555db7ed6e00 .functor AND 1, L_0x555db7ed88a0, L_0x555db7ed6a80, C4<1>, C4<1>;
v0x555db7a9af60_0 .net "S", 0 0, L_0x555db7ed6c70;  alias, 1 drivers
v0x555db7a9b020_0 .net "a", 0 0, L_0x555db7ed88a0;  alias, 1 drivers
v0x555db7a9b0e0_0 .net "b", 0 0, L_0x555db7ed6a80;  alias, 1 drivers
v0x555db7a9b1e0_0 .net "cout", 0 0, L_0x555db7ed6e00;  alias, 1 drivers
S_0x555db7a9b9c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7a99db0;
 .timescale 0 0;
P_0x555db7a9bbc0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7a9bc80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a9b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed75f0 .functor OR 1, L_0x555db7ed7390, L_0x555db7ed7560, C4<0>, C4<0>;
v0x555db7a9cb70_0 .net "S", 0 0, L_0x555db7ed7420;  1 drivers
v0x555db7a9cc30_0 .net "a", 0 0, L_0x555db7ed7730;  1 drivers
v0x555db7a9cd00_0 .net "b", 0 0, L_0x555db7ed78f0;  1 drivers
v0x555db7a9ce00_0 .net "cin", 0 0, L_0x555db7ed6f20;  alias, 1 drivers
v0x555db7a9cef0_0 .net "cout", 0 0, L_0x555db7ed75f0;  alias, 1 drivers
v0x555db7a9cfe0_0 .net "cout1", 0 0, L_0x555db7ed7390;  1 drivers
v0x555db7a9d080_0 .net "cout2", 0 0, L_0x555db7ed7560;  1 drivers
v0x555db7a9d120_0 .net "s1", 0 0, L_0x555db7ed72e0;  1 drivers
S_0x555db7a9bee0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a9bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed72e0 .functor XOR 1, L_0x555db7ed7730, L_0x555db7ed78f0, C4<0>, C4<0>;
L_0x555db7ed7390 .functor AND 1, L_0x555db7ed7730, L_0x555db7ed78f0, C4<1>, C4<1>;
v0x555db7a9c180_0 .net "S", 0 0, L_0x555db7ed72e0;  alias, 1 drivers
v0x555db7a9c260_0 .net "a", 0 0, L_0x555db7ed7730;  alias, 1 drivers
v0x555db7a9c320_0 .net "b", 0 0, L_0x555db7ed78f0;  alias, 1 drivers
v0x555db7a9c3f0_0 .net "cout", 0 0, L_0x555db7ed7390;  alias, 1 drivers
S_0x555db7a9c560 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a9bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed7420 .functor XOR 1, L_0x555db7ed6f20, L_0x555db7ed72e0, C4<0>, C4<0>;
L_0x555db7ed7560 .functor AND 1, L_0x555db7ed6f20, L_0x555db7ed72e0, C4<1>, C4<1>;
v0x555db7a9c7d0_0 .net "S", 0 0, L_0x555db7ed7420;  alias, 1 drivers
v0x555db7a9c890_0 .net "a", 0 0, L_0x555db7ed6f20;  alias, 1 drivers
v0x555db7a9c980_0 .net "b", 0 0, L_0x555db7ed72e0;  alias, 1 drivers
v0x555db7a9ca80_0 .net "cout", 0 0, L_0x555db7ed7560;  alias, 1 drivers
S_0x555db7a9d210 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7a99db0;
 .timescale 0 0;
P_0x555db7a9d410 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7a9d4d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a9d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed7da0 .functor OR 1, L_0x555db7ed7b40, L_0x555db7ed7d10, C4<0>, C4<0>;
v0x555db7a9e3f0_0 .net "S", 0 0, L_0x555db7ed7bd0;  1 drivers
v0x555db7a9e4b0_0 .net "a", 0 0, L_0x555db7ed7ee0;  1 drivers
v0x555db7a9e580_0 .net "b", 0 0, L_0x555db7ed8010;  1 drivers
v0x555db7a9e680_0 .net "cin", 0 0, L_0x555db7ed75f0;  alias, 1 drivers
v0x555db7a9e770_0 .net "cout", 0 0, L_0x555db7ed7da0;  alias, 1 drivers
v0x555db7a9e860_0 .net "cout1", 0 0, L_0x555db7ed7b40;  1 drivers
v0x555db7a9e900_0 .net "cout2", 0 0, L_0x555db7ed7d10;  1 drivers
v0x555db7a9e9a0_0 .net "s1", 0 0, L_0x555db7ed7ab0;  1 drivers
S_0x555db7a9d760 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a9d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed7ab0 .functor XOR 1, L_0x555db7ed7ee0, L_0x555db7ed8010, C4<0>, C4<0>;
L_0x555db7ed7b40 .functor AND 1, L_0x555db7ed7ee0, L_0x555db7ed8010, C4<1>, C4<1>;
v0x555db7a9da00_0 .net "S", 0 0, L_0x555db7ed7ab0;  alias, 1 drivers
v0x555db7a9dae0_0 .net "a", 0 0, L_0x555db7ed7ee0;  alias, 1 drivers
v0x555db7a9dba0_0 .net "b", 0 0, L_0x555db7ed8010;  alias, 1 drivers
v0x555db7a9dc70_0 .net "cout", 0 0, L_0x555db7ed7b40;  alias, 1 drivers
S_0x555db7a9dde0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a9d4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed7bd0 .functor XOR 1, L_0x555db7ed75f0, L_0x555db7ed7ab0, C4<0>, C4<0>;
L_0x555db7ed7d10 .functor AND 1, L_0x555db7ed75f0, L_0x555db7ed7ab0, C4<1>, C4<1>;
v0x555db7a9e050_0 .net "S", 0 0, L_0x555db7ed7bd0;  alias, 1 drivers
v0x555db7a9e110_0 .net "a", 0 0, L_0x555db7ed75f0;  alias, 1 drivers
v0x555db7a9e200_0 .net "b", 0 0, L_0x555db7ed7ab0;  alias, 1 drivers
v0x555db7a9e300_0 .net "cout", 0 0, L_0x555db7ed7d10;  alias, 1 drivers
S_0x555db7a9ea90 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7a99db0;
 .timescale 0 0;
P_0x555db7a9ec90 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7a9ed70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7a9ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed8450 .functor OR 1, L_0x555db7ed81f0, L_0x555db7ed83c0, C4<0>, C4<0>;
v0x555db7a9fc60_0 .net "S", 0 0, L_0x555db7ed8280;  1 drivers
v0x555db7a9fd20_0 .net "a", 0 0, L_0x555db7ed8550;  1 drivers
v0x555db7a9fdf0_0 .net "b", 0 0, L_0x555db7ed8680;  1 drivers
v0x555db7a9fef0_0 .net "cin", 0 0, L_0x555db7ed7da0;  alias, 1 drivers
v0x555db7a9ffe0_0 .net "cout", 0 0, L_0x555db7ed8450;  alias, 1 drivers
v0x555db7aa00d0_0 .net "cout1", 0 0, L_0x555db7ed81f0;  1 drivers
v0x555db7aa0170_0 .net "cout2", 0 0, L_0x555db7ed83c0;  1 drivers
v0x555db7aa0210_0 .net "s1", 0 0, L_0x555db7ed8140;  1 drivers
S_0x555db7a9efd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7a9ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed8140 .functor XOR 1, L_0x555db7ed8550, L_0x555db7ed8680, C4<0>, C4<0>;
L_0x555db7ed81f0 .functor AND 1, L_0x555db7ed8550, L_0x555db7ed8680, C4<1>, C4<1>;
v0x555db7a9f270_0 .net "S", 0 0, L_0x555db7ed8140;  alias, 1 drivers
v0x555db7a9f350_0 .net "a", 0 0, L_0x555db7ed8550;  alias, 1 drivers
v0x555db7a9f410_0 .net "b", 0 0, L_0x555db7ed8680;  alias, 1 drivers
v0x555db7a9f4e0_0 .net "cout", 0 0, L_0x555db7ed81f0;  alias, 1 drivers
S_0x555db7a9f650 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7a9ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed8280 .functor XOR 1, L_0x555db7ed7da0, L_0x555db7ed8140, C4<0>, C4<0>;
L_0x555db7ed83c0 .functor AND 1, L_0x555db7ed7da0, L_0x555db7ed8140, C4<1>, C4<1>;
v0x555db7a9f8c0_0 .net "S", 0 0, L_0x555db7ed8280;  alias, 1 drivers
v0x555db7a9f980_0 .net "a", 0 0, L_0x555db7ed7da0;  alias, 1 drivers
v0x555db7a9fa70_0 .net "b", 0 0, L_0x555db7ed8140;  alias, 1 drivers
v0x555db7a9fb70_0 .net "cout", 0 0, L_0x555db7ed83c0;  alias, 1 drivers
S_0x555db7aa0910 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7a91bf0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7ed2ef0 .functor NOT 2, L_0x555db7ed2e30, C4<00>, C4<00>, C4<00>;
v0x555db7aa46a0_0 .net "cout", 0 0, L_0x555db7ed40e0;  1 drivers
v0x555db7aa4760_0 .net "i", 1 0, L_0x555db7ed2e30;  alias, 1 drivers
v0x555db7aa4830_0 .net "o", 1 0, L_0x555db7ed3fb0;  alias, 1 drivers
v0x555db7aa4930_0 .net "temp2", 1 0, L_0x555db7ed2ef0;  1 drivers
S_0x555db7aa0bf0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7aa0910;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7aa0df0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c2458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ed4050 .functor BUFZ 1, L_0x7f49c55c2458, C4<0>, C4<0>, C4<0>;
L_0x555db7ed40e0 .functor BUFZ 1, L_0x555db7ed3bc0, C4<0>, C4<0>, C4<0>;
v0x555db7aa40a0_0 .net "S", 1 0, L_0x555db7ed3fb0;  alias, 1 drivers
v0x555db7aa41a0_0 .net "a", 1 0, L_0x555db7ed2ef0;  alias, 1 drivers
L_0x7f49c55c2410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7aa4280_0 .net "b", 1 0, L_0x7f49c55c2410;  1 drivers
v0x555db7aa4340 .array "carry", 0 2;
v0x555db7aa4340_0 .net v0x555db7aa4340 0, 0 0, L_0x555db7ed4050; 1 drivers
v0x555db7aa4340_1 .net v0x555db7aa4340 1, 0 0, L_0x555db7ed3510; 1 drivers
v0x555db7aa4340_2 .net v0x555db7aa4340 2, 0 0, L_0x555db7ed3bc0; 1 drivers
v0x555db7aa4450_0 .net "cin", 0 0, L_0x7f49c55c2458;  1 drivers
v0x555db7aa4540_0 .net "cout", 0 0, L_0x555db7ed40e0;  alias, 1 drivers
L_0x555db7ed3650 .part L_0x555db7ed2ef0, 0, 1;
L_0x555db7ed37a0 .part L_0x7f49c55c2410, 0, 1;
L_0x555db7ed3cc0 .part L_0x555db7ed2ef0, 1, 1;
L_0x555db7ed3e80 .part L_0x7f49c55c2410, 1, 1;
L_0x555db7ed3fb0 .concat8 [ 1 1 0 0], L_0x555db7ed3260, L_0x555db7ed39f0;
S_0x555db7aa0f70 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7aa0bf0;
 .timescale 0 0;
P_0x555db7aa1190 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7aa1270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aa0f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed3510 .functor OR 1, L_0x555db7ed3180, L_0x555db7ed33f0, C4<0>, C4<0>;
v0x555db7aa21a0_0 .net "S", 0 0, L_0x555db7ed3260;  1 drivers
v0x555db7aa2260_0 .net "a", 0 0, L_0x555db7ed3650;  1 drivers
v0x555db7aa2330_0 .net "b", 0 0, L_0x555db7ed37a0;  1 drivers
v0x555db7aa2430_0 .net "cin", 0 0, L_0x555db7ed4050;  alias, 1 drivers
v0x555db7aa2500_0 .net "cout", 0 0, L_0x555db7ed3510;  alias, 1 drivers
v0x555db7aa25f0_0 .net "cout1", 0 0, L_0x555db7ed3180;  1 drivers
v0x555db7aa2690_0 .net "cout2", 0 0, L_0x555db7ed33f0;  1 drivers
v0x555db7aa2760_0 .net "s1", 0 0, L_0x555db7ed3080;  1 drivers
S_0x555db7aa1500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aa1270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed3080 .functor XOR 1, L_0x555db7ed3650, L_0x555db7ed37a0, C4<0>, C4<0>;
L_0x555db7ed3180 .functor AND 1, L_0x555db7ed3650, L_0x555db7ed37a0, C4<1>, C4<1>;
v0x555db7aa17a0_0 .net "S", 0 0, L_0x555db7ed3080;  alias, 1 drivers
v0x555db7aa1880_0 .net "a", 0 0, L_0x555db7ed3650;  alias, 1 drivers
v0x555db7aa1940_0 .net "b", 0 0, L_0x555db7ed37a0;  alias, 1 drivers
v0x555db7aa1a10_0 .net "cout", 0 0, L_0x555db7ed3180;  alias, 1 drivers
S_0x555db7aa1b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aa1270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed3260 .functor XOR 1, L_0x555db7ed4050, L_0x555db7ed3080, C4<0>, C4<0>;
L_0x555db7ed33f0 .functor AND 1, L_0x555db7ed4050, L_0x555db7ed3080, C4<1>, C4<1>;
v0x555db7aa1df0_0 .net "S", 0 0, L_0x555db7ed3260;  alias, 1 drivers
v0x555db7aa1eb0_0 .net "a", 0 0, L_0x555db7ed4050;  alias, 1 drivers
v0x555db7aa1f70_0 .net "b", 0 0, L_0x555db7ed3080;  alias, 1 drivers
v0x555db7aa2070_0 .net "cout", 0 0, L_0x555db7ed33f0;  alias, 1 drivers
S_0x555db7aa2850 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7aa0bf0;
 .timescale 0 0;
P_0x555db7aa2a50 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7aa2b10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aa2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed3bc0 .functor OR 1, L_0x555db7ed3960, L_0x555db7ed3b30, C4<0>, C4<0>;
v0x555db7aa3a00_0 .net "S", 0 0, L_0x555db7ed39f0;  1 drivers
v0x555db7aa3ac0_0 .net "a", 0 0, L_0x555db7ed3cc0;  1 drivers
v0x555db7aa3b90_0 .net "b", 0 0, L_0x555db7ed3e80;  1 drivers
v0x555db7aa3c90_0 .net "cin", 0 0, L_0x555db7ed3510;  alias, 1 drivers
v0x555db7aa3d80_0 .net "cout", 0 0, L_0x555db7ed3bc0;  alias, 1 drivers
v0x555db7aa3e70_0 .net "cout1", 0 0, L_0x555db7ed3960;  1 drivers
v0x555db7aa3f10_0 .net "cout2", 0 0, L_0x555db7ed3b30;  1 drivers
v0x555db7aa3fb0_0 .net "s1", 0 0, L_0x555db7ed38d0;  1 drivers
S_0x555db7aa2d70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aa2b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed38d0 .functor XOR 1, L_0x555db7ed3cc0, L_0x555db7ed3e80, C4<0>, C4<0>;
L_0x555db7ed3960 .functor AND 1, L_0x555db7ed3cc0, L_0x555db7ed3e80, C4<1>, C4<1>;
v0x555db7aa3010_0 .net "S", 0 0, L_0x555db7ed38d0;  alias, 1 drivers
v0x555db7aa30f0_0 .net "a", 0 0, L_0x555db7ed3cc0;  alias, 1 drivers
v0x555db7aa31b0_0 .net "b", 0 0, L_0x555db7ed3e80;  alias, 1 drivers
v0x555db7aa3280_0 .net "cout", 0 0, L_0x555db7ed3960;  alias, 1 drivers
S_0x555db7aa33f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aa2b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed39f0 .functor XOR 1, L_0x555db7ed3510, L_0x555db7ed38d0, C4<0>, C4<0>;
L_0x555db7ed3b30 .functor AND 1, L_0x555db7ed3510, L_0x555db7ed38d0, C4<1>, C4<1>;
v0x555db7aa3660_0 .net "S", 0 0, L_0x555db7ed39f0;  alias, 1 drivers
v0x555db7aa3720_0 .net "a", 0 0, L_0x555db7ed3510;  alias, 1 drivers
v0x555db7aa3810_0 .net "b", 0 0, L_0x555db7ed38d0;  alias, 1 drivers
v0x555db7aa3910_0 .net "cout", 0 0, L_0x555db7ed3b30;  alias, 1 drivers
S_0x555db7aa4a20 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7a87290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7aa4c00 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7eda7d0 .functor BUFZ 1, L_0x555db7ed8930, C4<0>, C4<0>, C4<0>;
L_0x555db7eda910 .functor BUFZ 1, L_0x555db7eda380, C4<0>, C4<0>, C4<0>;
v0x555db7aaaf80_0 .net "S", 3 0, L_0x555db7eda730;  alias, 1 drivers
v0x555db7aab080_0 .net "a", 3 0, L_0x555db7ed8800;  alias, 1 drivers
v0x555db7aab140_0 .net "b", 3 0, L_0x555db7ed68d0;  alias, 1 drivers
v0x555db7aab210 .array "carry", 0 4;
v0x555db7aab210_0 .net v0x555db7aab210 0, 0 0, L_0x555db7eda7d0; 1 drivers
v0x555db7aab210_1 .net v0x555db7aab210 1, 0 0, L_0x555db7ed8e50; 1 drivers
v0x555db7aab210_2 .net v0x555db7aab210 2, 0 0, L_0x555db7ed95b0; 1 drivers
v0x555db7aab210_3 .net v0x555db7aab210 3, 0 0, L_0x555db7ed9cd0; 1 drivers
v0x555db7aab210_4 .net v0x555db7aab210 4, 0 0, L_0x555db7eda380; 1 drivers
v0x555db7aab330_0 .net "cin", 0 0, L_0x555db7ed8930;  alias, 1 drivers
v0x555db7aab420_0 .net "cout", 0 0, L_0x555db7eda910;  alias, 1 drivers
L_0x555db7ed8f90 .part L_0x555db7ed8800, 0, 1;
L_0x555db7ed9170 .part L_0x555db7ed68d0, 0, 1;
L_0x555db7ed96f0 .part L_0x555db7ed8800, 1, 1;
L_0x555db7ed9820 .part L_0x555db7ed68d0, 1, 1;
L_0x555db7ed9e10 .part L_0x555db7ed8800, 2, 1;
L_0x555db7ed9f40 .part L_0x555db7ed68d0, 2, 1;
L_0x555db7eda480 .part L_0x555db7ed8800, 3, 1;
L_0x555db7eda5b0 .part L_0x555db7ed68d0, 3, 1;
L_0x555db7eda730 .concat8 [ 1 1 1 1], L_0x555db7ed8ba0, L_0x555db7ed93e0, L_0x555db7ed9b00, L_0x555db7eda1b0;
S_0x555db7aa4d80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7aa4a20;
 .timescale 0 0;
P_0x555db7aa4f80 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7aa5060 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aa4d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed8e50 .functor OR 1, L_0x555db7ed8ac0, L_0x555db7ed8d30, C4<0>, C4<0>;
v0x555db7aa5f90_0 .net "S", 0 0, L_0x555db7ed8ba0;  1 drivers
v0x555db7aa6050_0 .net "a", 0 0, L_0x555db7ed8f90;  1 drivers
v0x555db7aa6120_0 .net "b", 0 0, L_0x555db7ed9170;  1 drivers
v0x555db7aa6220_0 .net "cin", 0 0, L_0x555db7eda7d0;  alias, 1 drivers
v0x555db7aa62f0_0 .net "cout", 0 0, L_0x555db7ed8e50;  alias, 1 drivers
v0x555db7aa63e0_0 .net "cout1", 0 0, L_0x555db7ed8ac0;  1 drivers
v0x555db7aa6480_0 .net "cout2", 0 0, L_0x555db7ed8d30;  1 drivers
v0x555db7aa6550_0 .net "s1", 0 0, L_0x555db7ed89c0;  1 drivers
S_0x555db7aa52f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aa5060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed89c0 .functor XOR 1, L_0x555db7ed8f90, L_0x555db7ed9170, C4<0>, C4<0>;
L_0x555db7ed8ac0 .functor AND 1, L_0x555db7ed8f90, L_0x555db7ed9170, C4<1>, C4<1>;
v0x555db7aa5590_0 .net "S", 0 0, L_0x555db7ed89c0;  alias, 1 drivers
v0x555db7aa5670_0 .net "a", 0 0, L_0x555db7ed8f90;  alias, 1 drivers
v0x555db7aa5730_0 .net "b", 0 0, L_0x555db7ed9170;  alias, 1 drivers
v0x555db7aa5800_0 .net "cout", 0 0, L_0x555db7ed8ac0;  alias, 1 drivers
S_0x555db7aa5970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aa5060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed8ba0 .functor XOR 1, L_0x555db7eda7d0, L_0x555db7ed89c0, C4<0>, C4<0>;
L_0x555db7ed8d30 .functor AND 1, L_0x555db7eda7d0, L_0x555db7ed89c0, C4<1>, C4<1>;
v0x555db7aa5be0_0 .net "S", 0 0, L_0x555db7ed8ba0;  alias, 1 drivers
v0x555db7aa5ca0_0 .net "a", 0 0, L_0x555db7eda7d0;  alias, 1 drivers
v0x555db7aa5d60_0 .net "b", 0 0, L_0x555db7ed89c0;  alias, 1 drivers
v0x555db7aa5e60_0 .net "cout", 0 0, L_0x555db7ed8d30;  alias, 1 drivers
S_0x555db7aa6640 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7aa4a20;
 .timescale 0 0;
P_0x555db7aa6840 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7aa6900 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aa6640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed95b0 .functor OR 1, L_0x555db7ed9350, L_0x555db7ed9520, C4<0>, C4<0>;
v0x555db7aa77f0_0 .net "S", 0 0, L_0x555db7ed93e0;  1 drivers
v0x555db7aa78b0_0 .net "a", 0 0, L_0x555db7ed96f0;  1 drivers
v0x555db7aa7980_0 .net "b", 0 0, L_0x555db7ed9820;  1 drivers
v0x555db7aa7a80_0 .net "cin", 0 0, L_0x555db7ed8e50;  alias, 1 drivers
v0x555db7aa7b70_0 .net "cout", 0 0, L_0x555db7ed95b0;  alias, 1 drivers
v0x555db7aa7c60_0 .net "cout1", 0 0, L_0x555db7ed9350;  1 drivers
v0x555db7aa7d00_0 .net "cout2", 0 0, L_0x555db7ed9520;  1 drivers
v0x555db7aa7da0_0 .net "s1", 0 0, L_0x555db7ed92a0;  1 drivers
S_0x555db7aa6b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aa6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed92a0 .functor XOR 1, L_0x555db7ed96f0, L_0x555db7ed9820, C4<0>, C4<0>;
L_0x555db7ed9350 .functor AND 1, L_0x555db7ed96f0, L_0x555db7ed9820, C4<1>, C4<1>;
v0x555db7aa6e00_0 .net "S", 0 0, L_0x555db7ed92a0;  alias, 1 drivers
v0x555db7aa6ee0_0 .net "a", 0 0, L_0x555db7ed96f0;  alias, 1 drivers
v0x555db7aa6fa0_0 .net "b", 0 0, L_0x555db7ed9820;  alias, 1 drivers
v0x555db7aa7070_0 .net "cout", 0 0, L_0x555db7ed9350;  alias, 1 drivers
S_0x555db7aa71e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aa6900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed93e0 .functor XOR 1, L_0x555db7ed8e50, L_0x555db7ed92a0, C4<0>, C4<0>;
L_0x555db7ed9520 .functor AND 1, L_0x555db7ed8e50, L_0x555db7ed92a0, C4<1>, C4<1>;
v0x555db7aa7450_0 .net "S", 0 0, L_0x555db7ed93e0;  alias, 1 drivers
v0x555db7aa7510_0 .net "a", 0 0, L_0x555db7ed8e50;  alias, 1 drivers
v0x555db7aa7600_0 .net "b", 0 0, L_0x555db7ed92a0;  alias, 1 drivers
v0x555db7aa7700_0 .net "cout", 0 0, L_0x555db7ed9520;  alias, 1 drivers
S_0x555db7aa7e90 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7aa4a20;
 .timescale 0 0;
P_0x555db7aa8090 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7aa8150 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aa7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ed9cd0 .functor OR 1, L_0x555db7ed9a70, L_0x555db7ed9c40, C4<0>, C4<0>;
v0x555db7aa9070_0 .net "S", 0 0, L_0x555db7ed9b00;  1 drivers
v0x555db7aa9130_0 .net "a", 0 0, L_0x555db7ed9e10;  1 drivers
v0x555db7aa9200_0 .net "b", 0 0, L_0x555db7ed9f40;  1 drivers
v0x555db7aa9300_0 .net "cin", 0 0, L_0x555db7ed95b0;  alias, 1 drivers
v0x555db7aa93f0_0 .net "cout", 0 0, L_0x555db7ed9cd0;  alias, 1 drivers
v0x555db7aa94e0_0 .net "cout1", 0 0, L_0x555db7ed9a70;  1 drivers
v0x555db7aa9580_0 .net "cout2", 0 0, L_0x555db7ed9c40;  1 drivers
v0x555db7aa9620_0 .net "s1", 0 0, L_0x555db7ed99e0;  1 drivers
S_0x555db7aa83e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aa8150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed99e0 .functor XOR 1, L_0x555db7ed9e10, L_0x555db7ed9f40, C4<0>, C4<0>;
L_0x555db7ed9a70 .functor AND 1, L_0x555db7ed9e10, L_0x555db7ed9f40, C4<1>, C4<1>;
v0x555db7aa8680_0 .net "S", 0 0, L_0x555db7ed99e0;  alias, 1 drivers
v0x555db7aa8760_0 .net "a", 0 0, L_0x555db7ed9e10;  alias, 1 drivers
v0x555db7aa8820_0 .net "b", 0 0, L_0x555db7ed9f40;  alias, 1 drivers
v0x555db7aa88f0_0 .net "cout", 0 0, L_0x555db7ed9a70;  alias, 1 drivers
S_0x555db7aa8a60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aa8150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ed9b00 .functor XOR 1, L_0x555db7ed95b0, L_0x555db7ed99e0, C4<0>, C4<0>;
L_0x555db7ed9c40 .functor AND 1, L_0x555db7ed95b0, L_0x555db7ed99e0, C4<1>, C4<1>;
v0x555db7aa8cd0_0 .net "S", 0 0, L_0x555db7ed9b00;  alias, 1 drivers
v0x555db7aa8d90_0 .net "a", 0 0, L_0x555db7ed95b0;  alias, 1 drivers
v0x555db7aa8e80_0 .net "b", 0 0, L_0x555db7ed99e0;  alias, 1 drivers
v0x555db7aa8f80_0 .net "cout", 0 0, L_0x555db7ed9c40;  alias, 1 drivers
S_0x555db7aa9710 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7aa4a20;
 .timescale 0 0;
P_0x555db7aa9910 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7aa99f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aa9710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eda380 .functor OR 1, L_0x555db7eda120, L_0x555db7eda2f0, C4<0>, C4<0>;
v0x555db7aaa8e0_0 .net "S", 0 0, L_0x555db7eda1b0;  1 drivers
v0x555db7aaa9a0_0 .net "a", 0 0, L_0x555db7eda480;  1 drivers
v0x555db7aaaa70_0 .net "b", 0 0, L_0x555db7eda5b0;  1 drivers
v0x555db7aaab70_0 .net "cin", 0 0, L_0x555db7ed9cd0;  alias, 1 drivers
v0x555db7aaac60_0 .net "cout", 0 0, L_0x555db7eda380;  alias, 1 drivers
v0x555db7aaad50_0 .net "cout1", 0 0, L_0x555db7eda120;  1 drivers
v0x555db7aaadf0_0 .net "cout2", 0 0, L_0x555db7eda2f0;  1 drivers
v0x555db7aaae90_0 .net "s1", 0 0, L_0x555db7eda070;  1 drivers
S_0x555db7aa9c50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aa99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eda070 .functor XOR 1, L_0x555db7eda480, L_0x555db7eda5b0, C4<0>, C4<0>;
L_0x555db7eda120 .functor AND 1, L_0x555db7eda480, L_0x555db7eda5b0, C4<1>, C4<1>;
v0x555db7aa9ef0_0 .net "S", 0 0, L_0x555db7eda070;  alias, 1 drivers
v0x555db7aa9fd0_0 .net "a", 0 0, L_0x555db7eda480;  alias, 1 drivers
v0x555db7aaa090_0 .net "b", 0 0, L_0x555db7eda5b0;  alias, 1 drivers
v0x555db7aaa160_0 .net "cout", 0 0, L_0x555db7eda120;  alias, 1 drivers
S_0x555db7aaa2d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aa99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eda1b0 .functor XOR 1, L_0x555db7ed9cd0, L_0x555db7eda070, C4<0>, C4<0>;
L_0x555db7eda2f0 .functor AND 1, L_0x555db7ed9cd0, L_0x555db7eda070, C4<1>, C4<1>;
v0x555db7aaa540_0 .net "S", 0 0, L_0x555db7eda1b0;  alias, 1 drivers
v0x555db7aaa600_0 .net "a", 0 0, L_0x555db7ed9cd0;  alias, 1 drivers
v0x555db7aaa6f0_0 .net "b", 0 0, L_0x555db7eda070;  alias, 1 drivers
v0x555db7aaa7f0_0 .net "cout", 0 0, L_0x555db7eda2f0;  alias, 1 drivers
S_0x555db7aacf30 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db7aad110 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db7abc150_0 .net "S", 4 0, L_0x555db7ee0910;  alias, 1 drivers
L_0x7f49c55c2770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db7abc230_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c2770;  1 drivers
v0x555db7abc2f0_0 .net *"_ivl_4", 4 0, L_0x555db7ede800;  1 drivers
L_0x7f49c55c27b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7abc3e0_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55c27b8;  1 drivers
v0x555db7abc4c0_0 .net *"_ivl_8", 4 0, L_0x555db7ede8a0;  1 drivers
v0x555db7abc5f0_0 .net "a", 3 0, L_0x555db7eca2b0;  alias, 1 drivers
v0x555db7abc6b0_0 .net "b", 3 0, L_0x555db7ebfb60;  alias, 1 drivers
v0x555db7abc770_0 .net "c", 4 0, L_0x555db7edcd00;  alias, 1 drivers
v0x555db7abc830_0 .net "c1", 0 0, L_0x555db7ede790;  1 drivers
v0x555db7abc900_0 .net "c2", 0 0, L_0x555db7ee0a20;  1 drivers
v0x555db7abc9d0_0 .net "t_pad", 4 0, L_0x555db7ede9d0;  1 drivers
v0x555db7abcaa0_0 .net "temp", 3 0, L_0x555db7ede680;  1 drivers
L_0x555db7ede800 .concat [ 4 1 0 0], L_0x555db7ede680, L_0x7f49c55c2770;
L_0x555db7ede8a0 .concat [ 4 1 0 0], L_0x555db7ede680, L_0x7f49c55c27b8;
L_0x555db7ede9d0 .functor MUXZ 5, L_0x555db7ede8a0, L_0x555db7ede800, L_0x555db7ede790, C4<>;
S_0x555db7aad220 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db7aacf30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7aad400 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c2728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ede720 .functor BUFZ 1, L_0x7f49c55c2728, C4<0>, C4<0>, C4<0>;
L_0x555db7ede790 .functor BUFZ 1, L_0x555db7ede3b0, C4<0>, C4<0>, C4<0>;
v0x555db7ab3740_0 .net "S", 3 0, L_0x555db7ede680;  alias, 1 drivers
v0x555db7ab3840_0 .net "a", 3 0, L_0x555db7eca2b0;  alias, 1 drivers
v0x555db7ab3950_0 .net "b", 3 0, L_0x555db7ebfb60;  alias, 1 drivers
v0x555db7ab3a40 .array "carry", 0 4;
v0x555db7ab3a40_0 .net v0x555db7ab3a40 0, 0 0, L_0x555db7ede720; 1 drivers
v0x555db7ab3a40_1 .net v0x555db7ab3a40 1, 0 0, L_0x555db7edd1a0; 1 drivers
v0x555db7ab3a40_2 .net v0x555db7ab3a40 2, 0 0, L_0x555db7edd750; 1 drivers
v0x555db7ab3a40_3 .net v0x555db7ab3a40 3, 0 0, L_0x555db7eddd00; 1 drivers
v0x555db7ab3a40_4 .net v0x555db7ab3a40 4, 0 0, L_0x555db7ede3b0; 1 drivers
v0x555db7ab3b30_0 .net "cin", 0 0, L_0x7f49c55c2728;  1 drivers
v0x555db7ab3c20_0 .net "cout", 0 0, L_0x555db7ede790;  alias, 1 drivers
L_0x555db7edd2a0 .part L_0x555db7eca2b0, 0, 1;
L_0x555db7edd3d0 .part L_0x555db7ebfb60, 0, 1;
L_0x555db7edd850 .part L_0x555db7eca2b0, 1, 1;
L_0x555db7edd980 .part L_0x555db7ebfb60, 1, 1;
L_0x555db7edde00 .part L_0x555db7eca2b0, 2, 1;
L_0x555db7ede040 .part L_0x555db7ebfb60, 2, 1;
L_0x555db7ede420 .part L_0x555db7eca2b0, 3, 1;
L_0x555db7ede550 .part L_0x555db7ebfb60, 3, 1;
L_0x555db7ede680 .concat8 [ 1 1 1 1], L_0x555db7edcfa0, L_0x555db7edd5e0, L_0x555db7eddb90, L_0x555db7ede2d0;
S_0x555db7aad520 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7aad220;
 .timescale 0 0;
P_0x555db7aad740 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7aad820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aad520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edd1a0 .functor OR 1, L_0x555db7edcf30, L_0x555db7edd0a0, C4<0>, C4<0>;
v0x555db7aae750_0 .net "S", 0 0, L_0x555db7edcfa0;  1 drivers
v0x555db7aae810_0 .net "a", 0 0, L_0x555db7edd2a0;  1 drivers
v0x555db7aae8e0_0 .net "b", 0 0, L_0x555db7edd3d0;  1 drivers
v0x555db7aae9e0_0 .net "cin", 0 0, L_0x555db7ede720;  alias, 1 drivers
v0x555db7aaeab0_0 .net "cout", 0 0, L_0x555db7edd1a0;  alias, 1 drivers
v0x555db7aaeba0_0 .net "cout1", 0 0, L_0x555db7edcf30;  1 drivers
v0x555db7aaec40_0 .net "cout2", 0 0, L_0x555db7edd0a0;  1 drivers
v0x555db7aaed10_0 .net "s1", 0 0, L_0x555db7edcec0;  1 drivers
S_0x555db7aadab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aad820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edcec0 .functor XOR 1, L_0x555db7edd2a0, L_0x555db7edd3d0, C4<0>, C4<0>;
L_0x555db7edcf30 .functor AND 1, L_0x555db7edd2a0, L_0x555db7edd3d0, C4<1>, C4<1>;
v0x555db7aadd50_0 .net "S", 0 0, L_0x555db7edcec0;  alias, 1 drivers
v0x555db7aade30_0 .net "a", 0 0, L_0x555db7edd2a0;  alias, 1 drivers
v0x555db7aadef0_0 .net "b", 0 0, L_0x555db7edd3d0;  alias, 1 drivers
v0x555db7aadfc0_0 .net "cout", 0 0, L_0x555db7edcf30;  alias, 1 drivers
S_0x555db7aae130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aad820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edcfa0 .functor XOR 1, L_0x555db7ede720, L_0x555db7edcec0, C4<0>, C4<0>;
L_0x555db7edd0a0 .functor AND 1, L_0x555db7ede720, L_0x555db7edcec0, C4<1>, C4<1>;
v0x555db7aae3a0_0 .net "S", 0 0, L_0x555db7edcfa0;  alias, 1 drivers
v0x555db7aae460_0 .net "a", 0 0, L_0x555db7ede720;  alias, 1 drivers
v0x555db7aae520_0 .net "b", 0 0, L_0x555db7edcec0;  alias, 1 drivers
v0x555db7aae620_0 .net "cout", 0 0, L_0x555db7edd0a0;  alias, 1 drivers
S_0x555db7aaee00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7aad220;
 .timescale 0 0;
P_0x555db7aaf000 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7aaf0c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aaee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edd750 .functor OR 1, L_0x555db7edd570, L_0x555db7edd6e0, C4<0>, C4<0>;
v0x555db7aaffb0_0 .net "S", 0 0, L_0x555db7edd5e0;  1 drivers
v0x555db7ab0070_0 .net "a", 0 0, L_0x555db7edd850;  1 drivers
v0x555db7ab0140_0 .net "b", 0 0, L_0x555db7edd980;  1 drivers
v0x555db7ab0240_0 .net "cin", 0 0, L_0x555db7edd1a0;  alias, 1 drivers
v0x555db7ab0330_0 .net "cout", 0 0, L_0x555db7edd750;  alias, 1 drivers
v0x555db7ab0420_0 .net "cout1", 0 0, L_0x555db7edd570;  1 drivers
v0x555db7ab04c0_0 .net "cout2", 0 0, L_0x555db7edd6e0;  1 drivers
v0x555db7ab0560_0 .net "s1", 0 0, L_0x555db7edd500;  1 drivers
S_0x555db7aaf320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aaf0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edd500 .functor XOR 1, L_0x555db7edd850, L_0x555db7edd980, C4<0>, C4<0>;
L_0x555db7edd570 .functor AND 1, L_0x555db7edd850, L_0x555db7edd980, C4<1>, C4<1>;
v0x555db7aaf5c0_0 .net "S", 0 0, L_0x555db7edd500;  alias, 1 drivers
v0x555db7aaf6a0_0 .net "a", 0 0, L_0x555db7edd850;  alias, 1 drivers
v0x555db7aaf760_0 .net "b", 0 0, L_0x555db7edd980;  alias, 1 drivers
v0x555db7aaf830_0 .net "cout", 0 0, L_0x555db7edd570;  alias, 1 drivers
S_0x555db7aaf9a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aaf0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edd5e0 .functor XOR 1, L_0x555db7edd1a0, L_0x555db7edd500, C4<0>, C4<0>;
L_0x555db7edd6e0 .functor AND 1, L_0x555db7edd1a0, L_0x555db7edd500, C4<1>, C4<1>;
v0x555db7aafc10_0 .net "S", 0 0, L_0x555db7edd5e0;  alias, 1 drivers
v0x555db7aafcd0_0 .net "a", 0 0, L_0x555db7edd1a0;  alias, 1 drivers
v0x555db7aafdc0_0 .net "b", 0 0, L_0x555db7edd500;  alias, 1 drivers
v0x555db7aafec0_0 .net "cout", 0 0, L_0x555db7edd6e0;  alias, 1 drivers
S_0x555db7ab0650 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7aad220;
 .timescale 0 0;
P_0x555db7ab0850 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7ab0910 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ab0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eddd00 .functor OR 1, L_0x555db7eddb20, L_0x555db7eddc90, C4<0>, C4<0>;
v0x555db7ab1830_0 .net "S", 0 0, L_0x555db7eddb90;  1 drivers
v0x555db7ab18f0_0 .net "a", 0 0, L_0x555db7edde00;  1 drivers
v0x555db7ab19c0_0 .net "b", 0 0, L_0x555db7ede040;  1 drivers
v0x555db7ab1ac0_0 .net "cin", 0 0, L_0x555db7edd750;  alias, 1 drivers
v0x555db7ab1bb0_0 .net "cout", 0 0, L_0x555db7eddd00;  alias, 1 drivers
v0x555db7ab1ca0_0 .net "cout1", 0 0, L_0x555db7eddb20;  1 drivers
v0x555db7ab1d40_0 .net "cout2", 0 0, L_0x555db7eddc90;  1 drivers
v0x555db7ab1de0_0 .net "s1", 0 0, L_0x555db7eddab0;  1 drivers
S_0x555db7ab0ba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ab0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eddab0 .functor XOR 1, L_0x555db7edde00, L_0x555db7ede040, C4<0>, C4<0>;
L_0x555db7eddb20 .functor AND 1, L_0x555db7edde00, L_0x555db7ede040, C4<1>, C4<1>;
v0x555db7ab0e40_0 .net "S", 0 0, L_0x555db7eddab0;  alias, 1 drivers
v0x555db7ab0f20_0 .net "a", 0 0, L_0x555db7edde00;  alias, 1 drivers
v0x555db7ab0fe0_0 .net "b", 0 0, L_0x555db7ede040;  alias, 1 drivers
v0x555db7ab10b0_0 .net "cout", 0 0, L_0x555db7eddb20;  alias, 1 drivers
S_0x555db7ab1220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ab0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eddb90 .functor XOR 1, L_0x555db7edd750, L_0x555db7eddab0, C4<0>, C4<0>;
L_0x555db7eddc90 .functor AND 1, L_0x555db7edd750, L_0x555db7eddab0, C4<1>, C4<1>;
v0x555db7ab1490_0 .net "S", 0 0, L_0x555db7eddb90;  alias, 1 drivers
v0x555db7ab1550_0 .net "a", 0 0, L_0x555db7edd750;  alias, 1 drivers
v0x555db7ab1640_0 .net "b", 0 0, L_0x555db7eddab0;  alias, 1 drivers
v0x555db7ab1740_0 .net "cout", 0 0, L_0x555db7eddc90;  alias, 1 drivers
S_0x555db7ab1ed0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7aad220;
 .timescale 0 0;
P_0x555db7ab20d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7ab21b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ab1ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ede3b0 .functor OR 1, L_0x555db7ede260, L_0x555db7ede340, C4<0>, C4<0>;
v0x555db7ab30a0_0 .net "S", 0 0, L_0x555db7ede2d0;  1 drivers
v0x555db7ab3160_0 .net "a", 0 0, L_0x555db7ede420;  1 drivers
v0x555db7ab3230_0 .net "b", 0 0, L_0x555db7ede550;  1 drivers
v0x555db7ab3330_0 .net "cin", 0 0, L_0x555db7eddd00;  alias, 1 drivers
v0x555db7ab3420_0 .net "cout", 0 0, L_0x555db7ede3b0;  alias, 1 drivers
v0x555db7ab3510_0 .net "cout1", 0 0, L_0x555db7ede260;  1 drivers
v0x555db7ab35b0_0 .net "cout2", 0 0, L_0x555db7ede340;  1 drivers
v0x555db7ab3650_0 .net "s1", 0 0, L_0x555db7ede1f0;  1 drivers
S_0x555db7ab2410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ab21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ede1f0 .functor XOR 1, L_0x555db7ede420, L_0x555db7ede550, C4<0>, C4<0>;
L_0x555db7ede260 .functor AND 1, L_0x555db7ede420, L_0x555db7ede550, C4<1>, C4<1>;
v0x555db7ab26b0_0 .net "S", 0 0, L_0x555db7ede1f0;  alias, 1 drivers
v0x555db7ab2790_0 .net "a", 0 0, L_0x555db7ede420;  alias, 1 drivers
v0x555db7ab2850_0 .net "b", 0 0, L_0x555db7ede550;  alias, 1 drivers
v0x555db7ab2920_0 .net "cout", 0 0, L_0x555db7ede260;  alias, 1 drivers
S_0x555db7ab2a90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ab21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ede2d0 .functor XOR 1, L_0x555db7eddd00, L_0x555db7ede1f0, C4<0>, C4<0>;
L_0x555db7ede340 .functor AND 1, L_0x555db7eddd00, L_0x555db7ede1f0, C4<1>, C4<1>;
v0x555db7ab2d00_0 .net "S", 0 0, L_0x555db7ede2d0;  alias, 1 drivers
v0x555db7ab2dc0_0 .net "a", 0 0, L_0x555db7eddd00;  alias, 1 drivers
v0x555db7ab2eb0_0 .net "b", 0 0, L_0x555db7ede1f0;  alias, 1 drivers
v0x555db7ab2fb0_0 .net "cout", 0 0, L_0x555db7ede340;  alias, 1 drivers
S_0x555db7ab3d80 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db7aacf30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7ab3f80 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55c2800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ee09b0 .functor BUFZ 1, L_0x7f49c55c2800, C4<0>, C4<0>, C4<0>;
L_0x555db7ee0a20 .functor BUFZ 1, L_0x555db7ee0530, C4<0>, C4<0>, C4<0>;
v0x555db7abbb30_0 .net "S", 4 0, L_0x555db7ee0910;  alias, 1 drivers
v0x555db7abbc30_0 .net "a", 4 0, L_0x555db7ede9d0;  alias, 1 drivers
v0x555db7abbd10_0 .net "b", 4 0, L_0x555db7edcd00;  alias, 1 drivers
v0x555db7abbdd0 .array "carry", 0 5;
v0x555db7abbdd0_0 .net v0x555db7abbdd0 0, 0 0, L_0x555db7ee09b0; 1 drivers
v0x555db7abbdd0_1 .net v0x555db7abbdd0 1, 0 0, L_0x555db7eded50; 1 drivers
v0x555db7abbdd0_2 .net v0x555db7abbdd0 2, 0 0, L_0x555db7edf390; 1 drivers
v0x555db7abbdd0_3 .net v0x555db7abbdd0 3, 0 0, L_0x555db7edf9d0; 1 drivers
v0x555db7abbdd0_4 .net v0x555db7abbdd0 4, 0 0, L_0x555db7edff80; 1 drivers
v0x555db7abbdd0_5 .net v0x555db7abbdd0 5, 0 0, L_0x555db7ee0530; 1 drivers
v0x555db7abbf00_0 .net "cin", 0 0, L_0x7f49c55c2800;  1 drivers
v0x555db7abbff0_0 .net "cout", 0 0, L_0x555db7ee0a20;  alias, 1 drivers
L_0x555db7edee50 .part L_0x555db7ede9d0, 0, 1;
L_0x555db7edef80 .part L_0x555db7edcd00, 0, 1;
L_0x555db7edf490 .part L_0x555db7ede9d0, 1, 1;
L_0x555db7edf650 .part L_0x555db7edcd00, 1, 1;
L_0x555db7edfad0 .part L_0x555db7ede9d0, 2, 1;
L_0x555db7edfc00 .part L_0x555db7edcd00, 2, 1;
L_0x555db7ee0080 .part L_0x555db7ede9d0, 3, 1;
L_0x555db7ee01b0 .part L_0x555db7edcd00, 3, 1;
L_0x555db7ee05a0 .part L_0x555db7ede9d0, 4, 1;
L_0x555db7ee06d0 .part L_0x555db7edcd00, 4, 1;
LS_0x555db7ee0910_0_0 .concat8 [ 1 1 1 1], L_0x555db7edeb50, L_0x555db7edf220, L_0x555db7edf860, L_0x555db7edfe10;
LS_0x555db7ee0910_0_4 .concat8 [ 1 0 0 0], L_0x555db7ee03c0;
L_0x555db7ee0910 .concat8 [ 4 1 0 0], LS_0x555db7ee0910_0_0, LS_0x555db7ee0910_0_4;
S_0x555db7ab40a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7ab3d80;
 .timescale 0 0;
P_0x555db7ab42a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7ab4380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ab40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eded50 .functor OR 1, L_0x555db7edeae0, L_0x555db7edec50, C4<0>, C4<0>;
v0x555db7ab52b0_0 .net "S", 0 0, L_0x555db7edeb50;  1 drivers
v0x555db7ab5370_0 .net "a", 0 0, L_0x555db7edee50;  1 drivers
v0x555db7ab5440_0 .net "b", 0 0, L_0x555db7edef80;  1 drivers
v0x555db7ab5540_0 .net "cin", 0 0, L_0x555db7ee09b0;  alias, 1 drivers
v0x555db7ab5610_0 .net "cout", 0 0, L_0x555db7eded50;  alias, 1 drivers
v0x555db7ab5700_0 .net "cout1", 0 0, L_0x555db7edeae0;  1 drivers
v0x555db7ab57a0_0 .net "cout2", 0 0, L_0x555db7edec50;  1 drivers
v0x555db7ab5870_0 .net "s1", 0 0, L_0x555db7edea70;  1 drivers
S_0x555db7ab4610 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ab4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edea70 .functor XOR 1, L_0x555db7edee50, L_0x555db7edef80, C4<0>, C4<0>;
L_0x555db7edeae0 .functor AND 1, L_0x555db7edee50, L_0x555db7edef80, C4<1>, C4<1>;
v0x555db7ab48b0_0 .net "S", 0 0, L_0x555db7edea70;  alias, 1 drivers
v0x555db7ab4990_0 .net "a", 0 0, L_0x555db7edee50;  alias, 1 drivers
v0x555db7ab4a50_0 .net "b", 0 0, L_0x555db7edef80;  alias, 1 drivers
v0x555db7ab4b20_0 .net "cout", 0 0, L_0x555db7edeae0;  alias, 1 drivers
S_0x555db7ab4c90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ab4380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edeb50 .functor XOR 1, L_0x555db7ee09b0, L_0x555db7edea70, C4<0>, C4<0>;
L_0x555db7edec50 .functor AND 1, L_0x555db7ee09b0, L_0x555db7edea70, C4<1>, C4<1>;
v0x555db7ab4f00_0 .net "S", 0 0, L_0x555db7edeb50;  alias, 1 drivers
v0x555db7ab4fc0_0 .net "a", 0 0, L_0x555db7ee09b0;  alias, 1 drivers
v0x555db7ab5080_0 .net "b", 0 0, L_0x555db7edea70;  alias, 1 drivers
v0x555db7ab5180_0 .net "cout", 0 0, L_0x555db7edec50;  alias, 1 drivers
S_0x555db7ab5960 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7ab3d80;
 .timescale 0 0;
P_0x555db7ab5b60 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7ab5c20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ab5960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edf390 .functor OR 1, L_0x555db7edf1b0, L_0x555db7edf320, C4<0>, C4<0>;
v0x555db7ab6b10_0 .net "S", 0 0, L_0x555db7edf220;  1 drivers
v0x555db7ab6bd0_0 .net "a", 0 0, L_0x555db7edf490;  1 drivers
v0x555db7ab6ca0_0 .net "b", 0 0, L_0x555db7edf650;  1 drivers
v0x555db7ab6da0_0 .net "cin", 0 0, L_0x555db7eded50;  alias, 1 drivers
v0x555db7ab6e90_0 .net "cout", 0 0, L_0x555db7edf390;  alias, 1 drivers
v0x555db7ab6f80_0 .net "cout1", 0 0, L_0x555db7edf1b0;  1 drivers
v0x555db7ab7020_0 .net "cout2", 0 0, L_0x555db7edf320;  1 drivers
v0x555db7ab70c0_0 .net "s1", 0 0, L_0x555db7edf140;  1 drivers
S_0x555db7ab5e80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ab5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edf140 .functor XOR 1, L_0x555db7edf490, L_0x555db7edf650, C4<0>, C4<0>;
L_0x555db7edf1b0 .functor AND 1, L_0x555db7edf490, L_0x555db7edf650, C4<1>, C4<1>;
v0x555db7ab6120_0 .net "S", 0 0, L_0x555db7edf140;  alias, 1 drivers
v0x555db7ab6200_0 .net "a", 0 0, L_0x555db7edf490;  alias, 1 drivers
v0x555db7ab62c0_0 .net "b", 0 0, L_0x555db7edf650;  alias, 1 drivers
v0x555db7ab6390_0 .net "cout", 0 0, L_0x555db7edf1b0;  alias, 1 drivers
S_0x555db7ab6500 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ab5c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edf220 .functor XOR 1, L_0x555db7eded50, L_0x555db7edf140, C4<0>, C4<0>;
L_0x555db7edf320 .functor AND 1, L_0x555db7eded50, L_0x555db7edf140, C4<1>, C4<1>;
v0x555db7ab6770_0 .net "S", 0 0, L_0x555db7edf220;  alias, 1 drivers
v0x555db7ab6830_0 .net "a", 0 0, L_0x555db7eded50;  alias, 1 drivers
v0x555db7ab6920_0 .net "b", 0 0, L_0x555db7edf140;  alias, 1 drivers
v0x555db7ab6a20_0 .net "cout", 0 0, L_0x555db7edf320;  alias, 1 drivers
S_0x555db7ab71b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7ab3d80;
 .timescale 0 0;
P_0x555db7ab73b0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7ab7470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ab71b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edf9d0 .functor OR 1, L_0x555db7edf7f0, L_0x555db7edf960, C4<0>, C4<0>;
v0x555db7ab8390_0 .net "S", 0 0, L_0x555db7edf860;  1 drivers
v0x555db7ab8450_0 .net "a", 0 0, L_0x555db7edfad0;  1 drivers
v0x555db7ab8520_0 .net "b", 0 0, L_0x555db7edfc00;  1 drivers
v0x555db7ab8620_0 .net "cin", 0 0, L_0x555db7edf390;  alias, 1 drivers
v0x555db7ab8710_0 .net "cout", 0 0, L_0x555db7edf9d0;  alias, 1 drivers
v0x555db7ab8800_0 .net "cout1", 0 0, L_0x555db7edf7f0;  1 drivers
v0x555db7ab88a0_0 .net "cout2", 0 0, L_0x555db7edf960;  1 drivers
v0x555db7ab8940_0 .net "s1", 0 0, L_0x555db7edf780;  1 drivers
S_0x555db7ab7700 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ab7470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edf780 .functor XOR 1, L_0x555db7edfad0, L_0x555db7edfc00, C4<0>, C4<0>;
L_0x555db7edf7f0 .functor AND 1, L_0x555db7edfad0, L_0x555db7edfc00, C4<1>, C4<1>;
v0x555db7ab79a0_0 .net "S", 0 0, L_0x555db7edf780;  alias, 1 drivers
v0x555db7ab7a80_0 .net "a", 0 0, L_0x555db7edfad0;  alias, 1 drivers
v0x555db7ab7b40_0 .net "b", 0 0, L_0x555db7edfc00;  alias, 1 drivers
v0x555db7ab7c10_0 .net "cout", 0 0, L_0x555db7edf7f0;  alias, 1 drivers
S_0x555db7ab7d80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ab7470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edf860 .functor XOR 1, L_0x555db7edf390, L_0x555db7edf780, C4<0>, C4<0>;
L_0x555db7edf960 .functor AND 1, L_0x555db7edf390, L_0x555db7edf780, C4<1>, C4<1>;
v0x555db7ab7ff0_0 .net "S", 0 0, L_0x555db7edf860;  alias, 1 drivers
v0x555db7ab80b0_0 .net "a", 0 0, L_0x555db7edf390;  alias, 1 drivers
v0x555db7ab81a0_0 .net "b", 0 0, L_0x555db7edf780;  alias, 1 drivers
v0x555db7ab82a0_0 .net "cout", 0 0, L_0x555db7edf960;  alias, 1 drivers
S_0x555db7ab8a30 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7ab3d80;
 .timescale 0 0;
P_0x555db7ab8c30 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7ab8d10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ab8a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edff80 .functor OR 1, L_0x555db7edfda0, L_0x555db7edff10, C4<0>, C4<0>;
v0x555db7ab9c00_0 .net "S", 0 0, L_0x555db7edfe10;  1 drivers
v0x555db7ab9cc0_0 .net "a", 0 0, L_0x555db7ee0080;  1 drivers
v0x555db7ab9d90_0 .net "b", 0 0, L_0x555db7ee01b0;  1 drivers
v0x555db7ab9e90_0 .net "cin", 0 0, L_0x555db7edf9d0;  alias, 1 drivers
v0x555db7ab9f80_0 .net "cout", 0 0, L_0x555db7edff80;  alias, 1 drivers
v0x555db7aba070_0 .net "cout1", 0 0, L_0x555db7edfda0;  1 drivers
v0x555db7aba110_0 .net "cout2", 0 0, L_0x555db7edff10;  1 drivers
v0x555db7aba1b0_0 .net "s1", 0 0, L_0x555db7edfd30;  1 drivers
S_0x555db7ab8f70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ab8d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edfd30 .functor XOR 1, L_0x555db7ee0080, L_0x555db7ee01b0, C4<0>, C4<0>;
L_0x555db7edfda0 .functor AND 1, L_0x555db7ee0080, L_0x555db7ee01b0, C4<1>, C4<1>;
v0x555db7ab9210_0 .net "S", 0 0, L_0x555db7edfd30;  alias, 1 drivers
v0x555db7ab92f0_0 .net "a", 0 0, L_0x555db7ee0080;  alias, 1 drivers
v0x555db7ab93b0_0 .net "b", 0 0, L_0x555db7ee01b0;  alias, 1 drivers
v0x555db7ab9480_0 .net "cout", 0 0, L_0x555db7edfda0;  alias, 1 drivers
S_0x555db7ab95f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ab8d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edfe10 .functor XOR 1, L_0x555db7edf9d0, L_0x555db7edfd30, C4<0>, C4<0>;
L_0x555db7edff10 .functor AND 1, L_0x555db7edf9d0, L_0x555db7edfd30, C4<1>, C4<1>;
v0x555db7ab9860_0 .net "S", 0 0, L_0x555db7edfe10;  alias, 1 drivers
v0x555db7ab9920_0 .net "a", 0 0, L_0x555db7edf9d0;  alias, 1 drivers
v0x555db7ab9a10_0 .net "b", 0 0, L_0x555db7edfd30;  alias, 1 drivers
v0x555db7ab9b10_0 .net "cout", 0 0, L_0x555db7edff10;  alias, 1 drivers
S_0x555db7aba2a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7ab3d80;
 .timescale 0 0;
P_0x555db7aba4f0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7aba5d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aba2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee0530 .functor OR 1, L_0x555db7ee0350, L_0x555db7ee04c0, C4<0>, C4<0>;
v0x555db7abb490_0 .net "S", 0 0, L_0x555db7ee03c0;  1 drivers
v0x555db7abb550_0 .net "a", 0 0, L_0x555db7ee05a0;  1 drivers
v0x555db7abb620_0 .net "b", 0 0, L_0x555db7ee06d0;  1 drivers
v0x555db7abb720_0 .net "cin", 0 0, L_0x555db7edff80;  alias, 1 drivers
v0x555db7abb810_0 .net "cout", 0 0, L_0x555db7ee0530;  alias, 1 drivers
v0x555db7abb900_0 .net "cout1", 0 0, L_0x555db7ee0350;  1 drivers
v0x555db7abb9a0_0 .net "cout2", 0 0, L_0x555db7ee04c0;  1 drivers
v0x555db7abba40_0 .net "s1", 0 0, L_0x555db7ee02e0;  1 drivers
S_0x555db7aba830 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aba5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee02e0 .functor XOR 1, L_0x555db7ee05a0, L_0x555db7ee06d0, C4<0>, C4<0>;
L_0x555db7ee0350 .functor AND 1, L_0x555db7ee05a0, L_0x555db7ee06d0, C4<1>, C4<1>;
v0x555db7abaaa0_0 .net "S", 0 0, L_0x555db7ee02e0;  alias, 1 drivers
v0x555db7abab80_0 .net "a", 0 0, L_0x555db7ee05a0;  alias, 1 drivers
v0x555db7abac40_0 .net "b", 0 0, L_0x555db7ee06d0;  alias, 1 drivers
v0x555db7abad10_0 .net "cout", 0 0, L_0x555db7ee0350;  alias, 1 drivers
S_0x555db7abae80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aba5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee03c0 .functor XOR 1, L_0x555db7edff80, L_0x555db7ee02e0, C4<0>, C4<0>;
L_0x555db7ee04c0 .functor AND 1, L_0x555db7edff80, L_0x555db7ee02e0, C4<1>, C4<1>;
v0x555db7abb0f0_0 .net "S", 0 0, L_0x555db7ee03c0;  alias, 1 drivers
v0x555db7abb1b0_0 .net "a", 0 0, L_0x555db7edff80;  alias, 1 drivers
v0x555db7abb2a0_0 .net "b", 0 0, L_0x555db7ee02e0;  alias, 1 drivers
v0x555db7abb3a0_0 .net "cout", 0 0, L_0x555db7ee04c0;  alias, 1 drivers
S_0x555db7abcbc0 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7abcd50 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c2968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ee3e30 .functor BUFZ 1, L_0x7f49c55c2968, C4<0>, C4<0>, C4<0>;
L_0x555db7ee3ea0 .functor BUFZ 1, L_0x555db7ee3a30, C4<0>, C4<0>, C4<0>;
v0x555db7ac9330_0 .net "S", 7 0, L_0x555db7ee3d90;  alias, 1 drivers
v0x555db7ac9430_0 .net "a", 7 0, L_0x555db7ee0a90;  alias, 1 drivers
v0x555db7ac9510_0 .net "b", 7 0, L_0x555db7ee0b30;  alias, 1 drivers
v0x555db7ac95d0 .array "carry", 0 8;
v0x555db7ac95d0_0 .net v0x555db7ac95d0 0, 0 0, L_0x555db7ee3e30; 1 drivers
v0x555db7ac95d0_1 .net v0x555db7ac95d0 1, 0 0, L_0x555db7ee0fc0; 1 drivers
v0x555db7ac95d0_2 .net v0x555db7ac95d0 2, 0 0, L_0x555db7ee1570; 1 drivers
v0x555db7ac95d0_3 .net v0x555db7ac95d0 3, 0 0, L_0x555db7ee1c40; 1 drivers
v0x555db7ac95d0_4 .net v0x555db7ac95d0 4, 0 0, L_0x555db7ee21f0; 1 drivers
v0x555db7ac95d0_5 .net v0x555db7ac95d0 5, 0 0, L_0x555db7ee27a0; 1 drivers
v0x555db7ac95d0_6 .net v0x555db7ac95d0 6, 0 0, L_0x555db7ee2d50; 1 drivers
v0x555db7ac95d0_7 .net v0x555db7ac95d0 7, 0 0, L_0x555db7ee3470; 1 drivers
v0x555db7ac95d0_8 .net v0x555db7ac95d0 8, 0 0, L_0x555db7ee3a30; 1 drivers
v0x555db7ac9710_0 .net "cin", 0 0, L_0x7f49c55c2968;  1 drivers
v0x555db7ac9800_0 .net "cout", 0 0, L_0x555db7ee3ea0;  alias, 1 drivers
L_0x555db7ee10c0 .part L_0x555db7ee0a90, 0, 1;
L_0x555db7ee11f0 .part L_0x555db7ee0b30, 0, 1;
L_0x555db7ee1670 .part L_0x555db7ee0a90, 1, 1;
L_0x555db7ee1830 .part L_0x555db7ee0b30, 1, 1;
L_0x555db7ee1d40 .part L_0x555db7ee0a90, 2, 1;
L_0x555db7ee1e70 .part L_0x555db7ee0b30, 2, 1;
L_0x555db7ee22f0 .part L_0x555db7ee0a90, 3, 1;
L_0x555db7ee2420 .part L_0x555db7ee0b30, 3, 1;
L_0x555db7ee28a0 .part L_0x555db7ee0a90, 4, 1;
L_0x555db7ee29d0 .part L_0x555db7ee0b30, 4, 1;
L_0x555db7ee2e50 .part L_0x555db7ee0a90, 5, 1;
L_0x555db7ee3090 .part L_0x555db7ee0b30, 5, 1;
L_0x555db7ee3570 .part L_0x555db7ee0a90, 6, 1;
L_0x555db7ee36a0 .part L_0x555db7ee0b30, 6, 1;
L_0x555db7ee3aa0 .part L_0x555db7ee0a90, 7, 1;
L_0x555db7ee3bd0 .part L_0x555db7ee0b30, 7, 1;
LS_0x555db7ee3d90_0_0 .concat8 [ 1 1 1 1], L_0x555db7ee0dc0, L_0x555db7ee1400, L_0x555db7ee1ad0, L_0x555db7ee2080;
LS_0x555db7ee3d90_0_4 .concat8 [ 1 1 1 1], L_0x555db7ee2630, L_0x555db7ee2be0, L_0x555db7ee3390, L_0x555db7ee38c0;
L_0x555db7ee3d90 .concat8 [ 4 4 0 0], LS_0x555db7ee3d90_0_0, LS_0x555db7ee3d90_0_4;
S_0x555db7abcf30 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7abcbc0;
 .timescale 0 0;
P_0x555db7abd150 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7abd230 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7abcf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee0fc0 .functor OR 1, L_0x555db7ee0d50, L_0x555db7ee0ec0, C4<0>, C4<0>;
v0x555db7abe160_0 .net "S", 0 0, L_0x555db7ee0dc0;  1 drivers
v0x555db7abe220_0 .net "a", 0 0, L_0x555db7ee10c0;  1 drivers
v0x555db7abe2f0_0 .net "b", 0 0, L_0x555db7ee11f0;  1 drivers
v0x555db7abe3f0_0 .net "cin", 0 0, L_0x555db7ee3e30;  alias, 1 drivers
v0x555db7abe4c0_0 .net "cout", 0 0, L_0x555db7ee0fc0;  alias, 1 drivers
v0x555db7abe5b0_0 .net "cout1", 0 0, L_0x555db7ee0d50;  1 drivers
v0x555db7abe650_0 .net "cout2", 0 0, L_0x555db7ee0ec0;  1 drivers
v0x555db7abe720_0 .net "s1", 0 0, L_0x555db7ee0ce0;  1 drivers
S_0x555db7abd4c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7abd230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee0ce0 .functor XOR 1, L_0x555db7ee10c0, L_0x555db7ee11f0, C4<0>, C4<0>;
L_0x555db7ee0d50 .functor AND 1, L_0x555db7ee10c0, L_0x555db7ee11f0, C4<1>, C4<1>;
v0x555db7abd760_0 .net "S", 0 0, L_0x555db7ee0ce0;  alias, 1 drivers
v0x555db7abd840_0 .net "a", 0 0, L_0x555db7ee10c0;  alias, 1 drivers
v0x555db7abd900_0 .net "b", 0 0, L_0x555db7ee11f0;  alias, 1 drivers
v0x555db7abd9d0_0 .net "cout", 0 0, L_0x555db7ee0d50;  alias, 1 drivers
S_0x555db7abdb40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7abd230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee0dc0 .functor XOR 1, L_0x555db7ee3e30, L_0x555db7ee0ce0, C4<0>, C4<0>;
L_0x555db7ee0ec0 .functor AND 1, L_0x555db7ee3e30, L_0x555db7ee0ce0, C4<1>, C4<1>;
v0x555db7abddb0_0 .net "S", 0 0, L_0x555db7ee0dc0;  alias, 1 drivers
v0x555db7abde70_0 .net "a", 0 0, L_0x555db7ee3e30;  alias, 1 drivers
v0x555db7abdf30_0 .net "b", 0 0, L_0x555db7ee0ce0;  alias, 1 drivers
v0x555db7abe030_0 .net "cout", 0 0, L_0x555db7ee0ec0;  alias, 1 drivers
S_0x555db7abe810 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7abcbc0;
 .timescale 0 0;
P_0x555db7abea10 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7abead0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7abe810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee1570 .functor OR 1, L_0x555db7ee1390, L_0x555db7ee1500, C4<0>, C4<0>;
v0x555db7abf9c0_0 .net "S", 0 0, L_0x555db7ee1400;  1 drivers
v0x555db7abfa80_0 .net "a", 0 0, L_0x555db7ee1670;  1 drivers
v0x555db7abfb50_0 .net "b", 0 0, L_0x555db7ee1830;  1 drivers
v0x555db7abfc50_0 .net "cin", 0 0, L_0x555db7ee0fc0;  alias, 1 drivers
v0x555db7abfd40_0 .net "cout", 0 0, L_0x555db7ee1570;  alias, 1 drivers
v0x555db7abfe30_0 .net "cout1", 0 0, L_0x555db7ee1390;  1 drivers
v0x555db7abfed0_0 .net "cout2", 0 0, L_0x555db7ee1500;  1 drivers
v0x555db7abff70_0 .net "s1", 0 0, L_0x555db7ee1320;  1 drivers
S_0x555db7abed30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7abead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee1320 .functor XOR 1, L_0x555db7ee1670, L_0x555db7ee1830, C4<0>, C4<0>;
L_0x555db7ee1390 .functor AND 1, L_0x555db7ee1670, L_0x555db7ee1830, C4<1>, C4<1>;
v0x555db7abefd0_0 .net "S", 0 0, L_0x555db7ee1320;  alias, 1 drivers
v0x555db7abf0b0_0 .net "a", 0 0, L_0x555db7ee1670;  alias, 1 drivers
v0x555db7abf170_0 .net "b", 0 0, L_0x555db7ee1830;  alias, 1 drivers
v0x555db7abf240_0 .net "cout", 0 0, L_0x555db7ee1390;  alias, 1 drivers
S_0x555db7abf3b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7abead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee1400 .functor XOR 1, L_0x555db7ee0fc0, L_0x555db7ee1320, C4<0>, C4<0>;
L_0x555db7ee1500 .functor AND 1, L_0x555db7ee0fc0, L_0x555db7ee1320, C4<1>, C4<1>;
v0x555db7abf620_0 .net "S", 0 0, L_0x555db7ee1400;  alias, 1 drivers
v0x555db7abf6e0_0 .net "a", 0 0, L_0x555db7ee0fc0;  alias, 1 drivers
v0x555db7abf7d0_0 .net "b", 0 0, L_0x555db7ee1320;  alias, 1 drivers
v0x555db7abf8d0_0 .net "cout", 0 0, L_0x555db7ee1500;  alias, 1 drivers
S_0x555db7ac0060 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7abcbc0;
 .timescale 0 0;
P_0x555db7ac0260 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7ac0320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ac0060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee1c40 .functor OR 1, L_0x555db7ee1a60, L_0x555db7ee1bd0, C4<0>, C4<0>;
v0x555db7ac1240_0 .net "S", 0 0, L_0x555db7ee1ad0;  1 drivers
v0x555db7ac1300_0 .net "a", 0 0, L_0x555db7ee1d40;  1 drivers
v0x555db7ac13d0_0 .net "b", 0 0, L_0x555db7ee1e70;  1 drivers
v0x555db7ac14d0_0 .net "cin", 0 0, L_0x555db7ee1570;  alias, 1 drivers
v0x555db7ac15c0_0 .net "cout", 0 0, L_0x555db7ee1c40;  alias, 1 drivers
v0x555db7ac16b0_0 .net "cout1", 0 0, L_0x555db7ee1a60;  1 drivers
v0x555db7ac1750_0 .net "cout2", 0 0, L_0x555db7ee1bd0;  1 drivers
v0x555db7ac17f0_0 .net "s1", 0 0, L_0x555db7ee19f0;  1 drivers
S_0x555db7ac05b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ac0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee19f0 .functor XOR 1, L_0x555db7ee1d40, L_0x555db7ee1e70, C4<0>, C4<0>;
L_0x555db7ee1a60 .functor AND 1, L_0x555db7ee1d40, L_0x555db7ee1e70, C4<1>, C4<1>;
v0x555db7ac0850_0 .net "S", 0 0, L_0x555db7ee19f0;  alias, 1 drivers
v0x555db7ac0930_0 .net "a", 0 0, L_0x555db7ee1d40;  alias, 1 drivers
v0x555db7ac09f0_0 .net "b", 0 0, L_0x555db7ee1e70;  alias, 1 drivers
v0x555db7ac0ac0_0 .net "cout", 0 0, L_0x555db7ee1a60;  alias, 1 drivers
S_0x555db7ac0c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ac0320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee1ad0 .functor XOR 1, L_0x555db7ee1570, L_0x555db7ee19f0, C4<0>, C4<0>;
L_0x555db7ee1bd0 .functor AND 1, L_0x555db7ee1570, L_0x555db7ee19f0, C4<1>, C4<1>;
v0x555db7ac0ea0_0 .net "S", 0 0, L_0x555db7ee1ad0;  alias, 1 drivers
v0x555db7ac0f60_0 .net "a", 0 0, L_0x555db7ee1570;  alias, 1 drivers
v0x555db7ac1050_0 .net "b", 0 0, L_0x555db7ee19f0;  alias, 1 drivers
v0x555db7ac1150_0 .net "cout", 0 0, L_0x555db7ee1bd0;  alias, 1 drivers
S_0x555db7ac18e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7abcbc0;
 .timescale 0 0;
P_0x555db7ac1ae0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7ac1bc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ac18e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee21f0 .functor OR 1, L_0x555db7ee2010, L_0x555db7ee2180, C4<0>, C4<0>;
v0x555db7ac2ab0_0 .net "S", 0 0, L_0x555db7ee2080;  1 drivers
v0x555db7ac2b70_0 .net "a", 0 0, L_0x555db7ee22f0;  1 drivers
v0x555db7ac2c40_0 .net "b", 0 0, L_0x555db7ee2420;  1 drivers
v0x555db7ac2d40_0 .net "cin", 0 0, L_0x555db7ee1c40;  alias, 1 drivers
v0x555db7ac2e30_0 .net "cout", 0 0, L_0x555db7ee21f0;  alias, 1 drivers
v0x555db7ac2f20_0 .net "cout1", 0 0, L_0x555db7ee2010;  1 drivers
v0x555db7ac2fc0_0 .net "cout2", 0 0, L_0x555db7ee2180;  1 drivers
v0x555db7ac3060_0 .net "s1", 0 0, L_0x555db7ee1fa0;  1 drivers
S_0x555db7ac1e20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ac1bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee1fa0 .functor XOR 1, L_0x555db7ee22f0, L_0x555db7ee2420, C4<0>, C4<0>;
L_0x555db7ee2010 .functor AND 1, L_0x555db7ee22f0, L_0x555db7ee2420, C4<1>, C4<1>;
v0x555db7ac20c0_0 .net "S", 0 0, L_0x555db7ee1fa0;  alias, 1 drivers
v0x555db7ac21a0_0 .net "a", 0 0, L_0x555db7ee22f0;  alias, 1 drivers
v0x555db7ac2260_0 .net "b", 0 0, L_0x555db7ee2420;  alias, 1 drivers
v0x555db7ac2330_0 .net "cout", 0 0, L_0x555db7ee2010;  alias, 1 drivers
S_0x555db7ac24a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ac1bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee2080 .functor XOR 1, L_0x555db7ee1c40, L_0x555db7ee1fa0, C4<0>, C4<0>;
L_0x555db7ee2180 .functor AND 1, L_0x555db7ee1c40, L_0x555db7ee1fa0, C4<1>, C4<1>;
v0x555db7ac2710_0 .net "S", 0 0, L_0x555db7ee2080;  alias, 1 drivers
v0x555db7ac27d0_0 .net "a", 0 0, L_0x555db7ee1c40;  alias, 1 drivers
v0x555db7ac28c0_0 .net "b", 0 0, L_0x555db7ee1fa0;  alias, 1 drivers
v0x555db7ac29c0_0 .net "cout", 0 0, L_0x555db7ee2180;  alias, 1 drivers
S_0x555db7ac3150 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7abcbc0;
 .timescale 0 0;
P_0x555db7ac33a0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7ac3480 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ac3150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee27a0 .functor OR 1, L_0x555db7ee25c0, L_0x555db7ee2730, C4<0>, C4<0>;
v0x555db7ac4340_0 .net "S", 0 0, L_0x555db7ee2630;  1 drivers
v0x555db7ac4400_0 .net "a", 0 0, L_0x555db7ee28a0;  1 drivers
v0x555db7ac44d0_0 .net "b", 0 0, L_0x555db7ee29d0;  1 drivers
v0x555db7ac45d0_0 .net "cin", 0 0, L_0x555db7ee21f0;  alias, 1 drivers
v0x555db7ac46c0_0 .net "cout", 0 0, L_0x555db7ee27a0;  alias, 1 drivers
v0x555db7ac47b0_0 .net "cout1", 0 0, L_0x555db7ee25c0;  1 drivers
v0x555db7ac4850_0 .net "cout2", 0 0, L_0x555db7ee2730;  1 drivers
v0x555db7ac48f0_0 .net "s1", 0 0, L_0x555db7ee2550;  1 drivers
S_0x555db7ac36e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ac3480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee2550 .functor XOR 1, L_0x555db7ee28a0, L_0x555db7ee29d0, C4<0>, C4<0>;
L_0x555db7ee25c0 .functor AND 1, L_0x555db7ee28a0, L_0x555db7ee29d0, C4<1>, C4<1>;
v0x555db7ac3950_0 .net "S", 0 0, L_0x555db7ee2550;  alias, 1 drivers
v0x555db7ac3a30_0 .net "a", 0 0, L_0x555db7ee28a0;  alias, 1 drivers
v0x555db7ac3af0_0 .net "b", 0 0, L_0x555db7ee29d0;  alias, 1 drivers
v0x555db7ac3bc0_0 .net "cout", 0 0, L_0x555db7ee25c0;  alias, 1 drivers
S_0x555db7ac3d30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ac3480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee2630 .functor XOR 1, L_0x555db7ee21f0, L_0x555db7ee2550, C4<0>, C4<0>;
L_0x555db7ee2730 .functor AND 1, L_0x555db7ee21f0, L_0x555db7ee2550, C4<1>, C4<1>;
v0x555db7ac3fa0_0 .net "S", 0 0, L_0x555db7ee2630;  alias, 1 drivers
v0x555db7ac4060_0 .net "a", 0 0, L_0x555db7ee21f0;  alias, 1 drivers
v0x555db7ac4150_0 .net "b", 0 0, L_0x555db7ee2550;  alias, 1 drivers
v0x555db7ac4250_0 .net "cout", 0 0, L_0x555db7ee2730;  alias, 1 drivers
S_0x555db7ac49e0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7abcbc0;
 .timescale 0 0;
P_0x555db7ac4be0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7ac4cc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ac49e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee2d50 .functor OR 1, L_0x555db7ee2b70, L_0x555db7ee2ce0, C4<0>, C4<0>;
v0x555db7ac5bb0_0 .net "S", 0 0, L_0x555db7ee2be0;  1 drivers
v0x555db7ac5c70_0 .net "a", 0 0, L_0x555db7ee2e50;  1 drivers
v0x555db7ac5d40_0 .net "b", 0 0, L_0x555db7ee3090;  1 drivers
v0x555db7ac5e40_0 .net "cin", 0 0, L_0x555db7ee27a0;  alias, 1 drivers
v0x555db7ac5f30_0 .net "cout", 0 0, L_0x555db7ee2d50;  alias, 1 drivers
v0x555db7ac6020_0 .net "cout1", 0 0, L_0x555db7ee2b70;  1 drivers
v0x555db7ac60c0_0 .net "cout2", 0 0, L_0x555db7ee2ce0;  1 drivers
v0x555db7ac6160_0 .net "s1", 0 0, L_0x555db7ee2b00;  1 drivers
S_0x555db7ac4f20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ac4cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee2b00 .functor XOR 1, L_0x555db7ee2e50, L_0x555db7ee3090, C4<0>, C4<0>;
L_0x555db7ee2b70 .functor AND 1, L_0x555db7ee2e50, L_0x555db7ee3090, C4<1>, C4<1>;
v0x555db7ac51c0_0 .net "S", 0 0, L_0x555db7ee2b00;  alias, 1 drivers
v0x555db7ac52a0_0 .net "a", 0 0, L_0x555db7ee2e50;  alias, 1 drivers
v0x555db7ac5360_0 .net "b", 0 0, L_0x555db7ee3090;  alias, 1 drivers
v0x555db7ac5430_0 .net "cout", 0 0, L_0x555db7ee2b70;  alias, 1 drivers
S_0x555db7ac55a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ac4cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee2be0 .functor XOR 1, L_0x555db7ee27a0, L_0x555db7ee2b00, C4<0>, C4<0>;
L_0x555db7ee2ce0 .functor AND 1, L_0x555db7ee27a0, L_0x555db7ee2b00, C4<1>, C4<1>;
v0x555db7ac5810_0 .net "S", 0 0, L_0x555db7ee2be0;  alias, 1 drivers
v0x555db7ac58d0_0 .net "a", 0 0, L_0x555db7ee27a0;  alias, 1 drivers
v0x555db7ac59c0_0 .net "b", 0 0, L_0x555db7ee2b00;  alias, 1 drivers
v0x555db7ac5ac0_0 .net "cout", 0 0, L_0x555db7ee2ce0;  alias, 1 drivers
S_0x555db7ac6250 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7abcbc0;
 .timescale 0 0;
P_0x555db7ac6450 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7ac6530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ac6250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee3470 .functor OR 1, L_0x555db7ee3320, L_0x555db7ee3400, C4<0>, C4<0>;
v0x555db7ac7420_0 .net "S", 0 0, L_0x555db7ee3390;  1 drivers
v0x555db7ac74e0_0 .net "a", 0 0, L_0x555db7ee3570;  1 drivers
v0x555db7ac75b0_0 .net "b", 0 0, L_0x555db7ee36a0;  1 drivers
v0x555db7ac76b0_0 .net "cin", 0 0, L_0x555db7ee2d50;  alias, 1 drivers
v0x555db7ac77a0_0 .net "cout", 0 0, L_0x555db7ee3470;  alias, 1 drivers
v0x555db7ac7890_0 .net "cout1", 0 0, L_0x555db7ee3320;  1 drivers
v0x555db7ac7930_0 .net "cout2", 0 0, L_0x555db7ee3400;  1 drivers
v0x555db7ac79d0_0 .net "s1", 0 0, L_0x555db7ee32b0;  1 drivers
S_0x555db7ac6790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ac6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee32b0 .functor XOR 1, L_0x555db7ee3570, L_0x555db7ee36a0, C4<0>, C4<0>;
L_0x555db7ee3320 .functor AND 1, L_0x555db7ee3570, L_0x555db7ee36a0, C4<1>, C4<1>;
v0x555db7ac6a30_0 .net "S", 0 0, L_0x555db7ee32b0;  alias, 1 drivers
v0x555db7ac6b10_0 .net "a", 0 0, L_0x555db7ee3570;  alias, 1 drivers
v0x555db7ac6bd0_0 .net "b", 0 0, L_0x555db7ee36a0;  alias, 1 drivers
v0x555db7ac6ca0_0 .net "cout", 0 0, L_0x555db7ee3320;  alias, 1 drivers
S_0x555db7ac6e10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ac6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee3390 .functor XOR 1, L_0x555db7ee2d50, L_0x555db7ee32b0, C4<0>, C4<0>;
L_0x555db7ee3400 .functor AND 1, L_0x555db7ee2d50, L_0x555db7ee32b0, C4<1>, C4<1>;
v0x555db7ac7080_0 .net "S", 0 0, L_0x555db7ee3390;  alias, 1 drivers
v0x555db7ac7140_0 .net "a", 0 0, L_0x555db7ee2d50;  alias, 1 drivers
v0x555db7ac7230_0 .net "b", 0 0, L_0x555db7ee32b0;  alias, 1 drivers
v0x555db7ac7330_0 .net "cout", 0 0, L_0x555db7ee3400;  alias, 1 drivers
S_0x555db7ac7ac0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7abcbc0;
 .timescale 0 0;
P_0x555db7ac7cc0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7ac7da0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ac7ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee3a30 .functor OR 1, L_0x555db7ee3850, L_0x555db7ee39c0, C4<0>, C4<0>;
v0x555db7ac8c90_0 .net "S", 0 0, L_0x555db7ee38c0;  1 drivers
v0x555db7ac8d50_0 .net "a", 0 0, L_0x555db7ee3aa0;  1 drivers
v0x555db7ac8e20_0 .net "b", 0 0, L_0x555db7ee3bd0;  1 drivers
v0x555db7ac8f20_0 .net "cin", 0 0, L_0x555db7ee3470;  alias, 1 drivers
v0x555db7ac9010_0 .net "cout", 0 0, L_0x555db7ee3a30;  alias, 1 drivers
v0x555db7ac9100_0 .net "cout1", 0 0, L_0x555db7ee3850;  1 drivers
v0x555db7ac91a0_0 .net "cout2", 0 0, L_0x555db7ee39c0;  1 drivers
v0x555db7ac9240_0 .net "s1", 0 0, L_0x555db7ee3240;  1 drivers
S_0x555db7ac8000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ac7da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee3240 .functor XOR 1, L_0x555db7ee3aa0, L_0x555db7ee3bd0, C4<0>, C4<0>;
L_0x555db7ee3850 .functor AND 1, L_0x555db7ee3aa0, L_0x555db7ee3bd0, C4<1>, C4<1>;
v0x555db7ac82a0_0 .net "S", 0 0, L_0x555db7ee3240;  alias, 1 drivers
v0x555db7ac8380_0 .net "a", 0 0, L_0x555db7ee3aa0;  alias, 1 drivers
v0x555db7ac8440_0 .net "b", 0 0, L_0x555db7ee3bd0;  alias, 1 drivers
v0x555db7ac8510_0 .net "cout", 0 0, L_0x555db7ee3850;  alias, 1 drivers
S_0x555db7ac8680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ac7da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee38c0 .functor XOR 1, L_0x555db7ee3470, L_0x555db7ee3240, C4<0>, C4<0>;
L_0x555db7ee39c0 .functor AND 1, L_0x555db7ee3470, L_0x555db7ee3240, C4<1>, C4<1>;
v0x555db7ac88f0_0 .net "S", 0 0, L_0x555db7ee38c0;  alias, 1 drivers
v0x555db7ac89b0_0 .net "a", 0 0, L_0x555db7ee3470;  alias, 1 drivers
v0x555db7ac8aa0_0 .net "b", 0 0, L_0x555db7ee3240;  alias, 1 drivers
v0x555db7ac8ba0_0 .net "cout", 0 0, L_0x555db7ee39c0;  alias, 1 drivers
S_0x555db7ac9960 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db7ac9b40 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7edaad0 .functor NOT 5, L_0x555db7eda9a0, C4<00000>, C4<00000>, C4<00000>;
v0x555db7ad2090_0 .net "cout", 0 0, L_0x555db7edcc20;  1 drivers
v0x555db7ad2150_0 .net "i", 4 0, L_0x555db7eda9a0;  alias, 1 drivers
v0x555db7ad2210_0 .net "o", 4 0, L_0x555db7edcb10;  alias, 1 drivers
v0x555db7ad2310_0 .net "temp2", 4 0, L_0x555db7edaad0;  1 drivers
S_0x555db7ac9c40 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7ac9960;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7ac9e40 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55c26e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7edcbb0 .functor BUFZ 1, L_0x7f49c55c26e0, C4<0>, C4<0>, C4<0>;
L_0x555db7edcc20 .functor BUFZ 1, L_0x555db7edc840, C4<0>, C4<0>, C4<0>;
v0x555db7ad1a70_0 .net "S", 4 0, L_0x555db7edcb10;  alias, 1 drivers
v0x555db7ad1b70_0 .net "a", 4 0, L_0x555db7edaad0;  alias, 1 drivers
L_0x7f49c55c2698 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db7ad1c50_0 .net "b", 4 0, L_0x7f49c55c2698;  1 drivers
v0x555db7ad1d10 .array "carry", 0 5;
v0x555db7ad1d10_0 .net v0x555db7ad1d10 0, 0 0, L_0x555db7edcbb0; 1 drivers
v0x555db7ad1d10_1 .net v0x555db7ad1d10 1, 0 0, L_0x555db7edb060; 1 drivers
v0x555db7ad1d10_2 .net v0x555db7ad1d10 2, 0 0, L_0x555db7edb610; 1 drivers
v0x555db7ad1d10_3 .net v0x555db7ad1d10 3, 0 0, L_0x555db7edbc50; 1 drivers
v0x555db7ad1d10_4 .net v0x555db7ad1d10 4, 0 0, L_0x555db7edc200; 1 drivers
v0x555db7ad1d10_5 .net v0x555db7ad1d10 5, 0 0, L_0x555db7edc840; 1 drivers
v0x555db7ad1e40_0 .net "cin", 0 0, L_0x7f49c55c26e0;  1 drivers
v0x555db7ad1f30_0 .net "cout", 0 0, L_0x555db7edcc20;  alias, 1 drivers
L_0x555db7edb160 .part L_0x555db7edaad0, 0, 1;
L_0x555db7edb290 .part L_0x7f49c55c2698, 0, 1;
L_0x555db7edb710 .part L_0x555db7edaad0, 1, 1;
L_0x555db7edb8d0 .part L_0x7f49c55c2698, 1, 1;
L_0x555db7edbd50 .part L_0x555db7edaad0, 2, 1;
L_0x555db7edbe80 .part L_0x7f49c55c2698, 2, 1;
L_0x555db7edc300 .part L_0x555db7edaad0, 3, 1;
L_0x555db7edc430 .part L_0x7f49c55c2698, 3, 1;
L_0x555db7edc8b0 .part L_0x555db7edaad0, 4, 1;
L_0x555db7edc9e0 .part L_0x7f49c55c2698, 4, 1;
LS_0x555db7edcb10_0_0 .concat8 [ 1 1 1 1], L_0x555db7edadb0, L_0x555db7edb4a0, L_0x555db7edbae0, L_0x555db7edc090;
LS_0x555db7edcb10_0_4 .concat8 [ 1 0 0 0], L_0x555db7edc6d0;
L_0x555db7edcb10 .concat8 [ 4 1 0 0], LS_0x555db7edcb10_0_0, LS_0x555db7edcb10_0_4;
S_0x555db7ac9fc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7ac9c40;
 .timescale 0 0;
P_0x555db7aca1e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7aca2c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ac9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edb060 .functor OR 1, L_0x555db7edacd0, L_0x555db7edaf40, C4<0>, C4<0>;
v0x555db7acb1f0_0 .net "S", 0 0, L_0x555db7edadb0;  1 drivers
v0x555db7acb2b0_0 .net "a", 0 0, L_0x555db7edb160;  1 drivers
v0x555db7acb380_0 .net "b", 0 0, L_0x555db7edb290;  1 drivers
v0x555db7acb480_0 .net "cin", 0 0, L_0x555db7edcbb0;  alias, 1 drivers
v0x555db7acb550_0 .net "cout", 0 0, L_0x555db7edb060;  alias, 1 drivers
v0x555db7acb640_0 .net "cout1", 0 0, L_0x555db7edacd0;  1 drivers
v0x555db7acb6e0_0 .net "cout2", 0 0, L_0x555db7edaf40;  1 drivers
v0x555db7acb7b0_0 .net "s1", 0 0, L_0x555db7edab80;  1 drivers
S_0x555db7aca550 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aca2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edab80 .functor XOR 1, L_0x555db7edb160, L_0x555db7edb290, C4<0>, C4<0>;
L_0x555db7edacd0 .functor AND 1, L_0x555db7edb160, L_0x555db7edb290, C4<1>, C4<1>;
v0x555db7aca7f0_0 .net "S", 0 0, L_0x555db7edab80;  alias, 1 drivers
v0x555db7aca8d0_0 .net "a", 0 0, L_0x555db7edb160;  alias, 1 drivers
v0x555db7aca990_0 .net "b", 0 0, L_0x555db7edb290;  alias, 1 drivers
v0x555db7acaa60_0 .net "cout", 0 0, L_0x555db7edacd0;  alias, 1 drivers
S_0x555db7acabd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aca2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edadb0 .functor XOR 1, L_0x555db7edcbb0, L_0x555db7edab80, C4<0>, C4<0>;
L_0x555db7edaf40 .functor AND 1, L_0x555db7edcbb0, L_0x555db7edab80, C4<1>, C4<1>;
v0x555db7acae40_0 .net "S", 0 0, L_0x555db7edadb0;  alias, 1 drivers
v0x555db7acaf00_0 .net "a", 0 0, L_0x555db7edcbb0;  alias, 1 drivers
v0x555db7acafc0_0 .net "b", 0 0, L_0x555db7edab80;  alias, 1 drivers
v0x555db7acb0c0_0 .net "cout", 0 0, L_0x555db7edaf40;  alias, 1 drivers
S_0x555db7acb8a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7ac9c40;
 .timescale 0 0;
P_0x555db7acbaa0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7acbb60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7acb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edb610 .functor OR 1, L_0x555db7edb430, L_0x555db7edb5a0, C4<0>, C4<0>;
v0x555db7acca50_0 .net "S", 0 0, L_0x555db7edb4a0;  1 drivers
v0x555db7accb10_0 .net "a", 0 0, L_0x555db7edb710;  1 drivers
v0x555db7accbe0_0 .net "b", 0 0, L_0x555db7edb8d0;  1 drivers
v0x555db7accce0_0 .net "cin", 0 0, L_0x555db7edb060;  alias, 1 drivers
v0x555db7accdd0_0 .net "cout", 0 0, L_0x555db7edb610;  alias, 1 drivers
v0x555db7accec0_0 .net "cout1", 0 0, L_0x555db7edb430;  1 drivers
v0x555db7accf60_0 .net "cout2", 0 0, L_0x555db7edb5a0;  1 drivers
v0x555db7acd000_0 .net "s1", 0 0, L_0x555db7edb3c0;  1 drivers
S_0x555db7acbdc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7acbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edb3c0 .functor XOR 1, L_0x555db7edb710, L_0x555db7edb8d0, C4<0>, C4<0>;
L_0x555db7edb430 .functor AND 1, L_0x555db7edb710, L_0x555db7edb8d0, C4<1>, C4<1>;
v0x555db7acc060_0 .net "S", 0 0, L_0x555db7edb3c0;  alias, 1 drivers
v0x555db7acc140_0 .net "a", 0 0, L_0x555db7edb710;  alias, 1 drivers
v0x555db7acc200_0 .net "b", 0 0, L_0x555db7edb8d0;  alias, 1 drivers
v0x555db7acc2d0_0 .net "cout", 0 0, L_0x555db7edb430;  alias, 1 drivers
S_0x555db7acc440 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7acbb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edb4a0 .functor XOR 1, L_0x555db7edb060, L_0x555db7edb3c0, C4<0>, C4<0>;
L_0x555db7edb5a0 .functor AND 1, L_0x555db7edb060, L_0x555db7edb3c0, C4<1>, C4<1>;
v0x555db7acc6b0_0 .net "S", 0 0, L_0x555db7edb4a0;  alias, 1 drivers
v0x555db7acc770_0 .net "a", 0 0, L_0x555db7edb060;  alias, 1 drivers
v0x555db7acc860_0 .net "b", 0 0, L_0x555db7edb3c0;  alias, 1 drivers
v0x555db7acc960_0 .net "cout", 0 0, L_0x555db7edb5a0;  alias, 1 drivers
S_0x555db7acd0f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7ac9c40;
 .timescale 0 0;
P_0x555db7acd2f0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7acd3b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7acd0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edbc50 .functor OR 1, L_0x555db7edba70, L_0x555db7edbbe0, C4<0>, C4<0>;
v0x555db7ace2d0_0 .net "S", 0 0, L_0x555db7edbae0;  1 drivers
v0x555db7ace390_0 .net "a", 0 0, L_0x555db7edbd50;  1 drivers
v0x555db7ace460_0 .net "b", 0 0, L_0x555db7edbe80;  1 drivers
v0x555db7ace560_0 .net "cin", 0 0, L_0x555db7edb610;  alias, 1 drivers
v0x555db7ace650_0 .net "cout", 0 0, L_0x555db7edbc50;  alias, 1 drivers
v0x555db7ace740_0 .net "cout1", 0 0, L_0x555db7edba70;  1 drivers
v0x555db7ace7e0_0 .net "cout2", 0 0, L_0x555db7edbbe0;  1 drivers
v0x555db7ace880_0 .net "s1", 0 0, L_0x555db7edba00;  1 drivers
S_0x555db7acd640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7acd3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edba00 .functor XOR 1, L_0x555db7edbd50, L_0x555db7edbe80, C4<0>, C4<0>;
L_0x555db7edba70 .functor AND 1, L_0x555db7edbd50, L_0x555db7edbe80, C4<1>, C4<1>;
v0x555db7acd8e0_0 .net "S", 0 0, L_0x555db7edba00;  alias, 1 drivers
v0x555db7acd9c0_0 .net "a", 0 0, L_0x555db7edbd50;  alias, 1 drivers
v0x555db7acda80_0 .net "b", 0 0, L_0x555db7edbe80;  alias, 1 drivers
v0x555db7acdb50_0 .net "cout", 0 0, L_0x555db7edba70;  alias, 1 drivers
S_0x555db7acdcc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7acd3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edbae0 .functor XOR 1, L_0x555db7edb610, L_0x555db7edba00, C4<0>, C4<0>;
L_0x555db7edbbe0 .functor AND 1, L_0x555db7edb610, L_0x555db7edba00, C4<1>, C4<1>;
v0x555db7acdf30_0 .net "S", 0 0, L_0x555db7edbae0;  alias, 1 drivers
v0x555db7acdff0_0 .net "a", 0 0, L_0x555db7edb610;  alias, 1 drivers
v0x555db7ace0e0_0 .net "b", 0 0, L_0x555db7edba00;  alias, 1 drivers
v0x555db7ace1e0_0 .net "cout", 0 0, L_0x555db7edbbe0;  alias, 1 drivers
S_0x555db7ace970 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7ac9c40;
 .timescale 0 0;
P_0x555db7aceb70 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7acec50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ace970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edc200 .functor OR 1, L_0x555db7edc020, L_0x555db7edc190, C4<0>, C4<0>;
v0x555db7acfb40_0 .net "S", 0 0, L_0x555db7edc090;  1 drivers
v0x555db7acfc00_0 .net "a", 0 0, L_0x555db7edc300;  1 drivers
v0x555db7acfcd0_0 .net "b", 0 0, L_0x555db7edc430;  1 drivers
v0x555db7acfdd0_0 .net "cin", 0 0, L_0x555db7edbc50;  alias, 1 drivers
v0x555db7acfec0_0 .net "cout", 0 0, L_0x555db7edc200;  alias, 1 drivers
v0x555db7acffb0_0 .net "cout1", 0 0, L_0x555db7edc020;  1 drivers
v0x555db7ad0050_0 .net "cout2", 0 0, L_0x555db7edc190;  1 drivers
v0x555db7ad00f0_0 .net "s1", 0 0, L_0x555db7edbfb0;  1 drivers
S_0x555db7aceeb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7acec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edbfb0 .functor XOR 1, L_0x555db7edc300, L_0x555db7edc430, C4<0>, C4<0>;
L_0x555db7edc020 .functor AND 1, L_0x555db7edc300, L_0x555db7edc430, C4<1>, C4<1>;
v0x555db7acf150_0 .net "S", 0 0, L_0x555db7edbfb0;  alias, 1 drivers
v0x555db7acf230_0 .net "a", 0 0, L_0x555db7edc300;  alias, 1 drivers
v0x555db7acf2f0_0 .net "b", 0 0, L_0x555db7edc430;  alias, 1 drivers
v0x555db7acf3c0_0 .net "cout", 0 0, L_0x555db7edc020;  alias, 1 drivers
S_0x555db7acf530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7acec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edc090 .functor XOR 1, L_0x555db7edbc50, L_0x555db7edbfb0, C4<0>, C4<0>;
L_0x555db7edc190 .functor AND 1, L_0x555db7edbc50, L_0x555db7edbfb0, C4<1>, C4<1>;
v0x555db7acf7a0_0 .net "S", 0 0, L_0x555db7edc090;  alias, 1 drivers
v0x555db7acf860_0 .net "a", 0 0, L_0x555db7edbc50;  alias, 1 drivers
v0x555db7acf950_0 .net "b", 0 0, L_0x555db7edbfb0;  alias, 1 drivers
v0x555db7acfa50_0 .net "cout", 0 0, L_0x555db7edc190;  alias, 1 drivers
S_0x555db7ad01e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7ac9c40;
 .timescale 0 0;
P_0x555db7ad0430 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7ad0510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ad01e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7edc840 .functor OR 1, L_0x555db7edc660, L_0x555db7edc7d0, C4<0>, C4<0>;
v0x555db7ad13d0_0 .net "S", 0 0, L_0x555db7edc6d0;  1 drivers
v0x555db7ad1490_0 .net "a", 0 0, L_0x555db7edc8b0;  1 drivers
v0x555db7ad1560_0 .net "b", 0 0, L_0x555db7edc9e0;  1 drivers
v0x555db7ad1660_0 .net "cin", 0 0, L_0x555db7edc200;  alias, 1 drivers
v0x555db7ad1750_0 .net "cout", 0 0, L_0x555db7edc840;  alias, 1 drivers
v0x555db7ad1840_0 .net "cout1", 0 0, L_0x555db7edc660;  1 drivers
v0x555db7ad18e0_0 .net "cout2", 0 0, L_0x555db7edc7d0;  1 drivers
v0x555db7ad1980_0 .net "s1", 0 0, L_0x555db7edc5f0;  1 drivers
S_0x555db7ad0770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ad0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edc5f0 .functor XOR 1, L_0x555db7edc8b0, L_0x555db7edc9e0, C4<0>, C4<0>;
L_0x555db7edc660 .functor AND 1, L_0x555db7edc8b0, L_0x555db7edc9e0, C4<1>, C4<1>;
v0x555db7ad09e0_0 .net "S", 0 0, L_0x555db7edc5f0;  alias, 1 drivers
v0x555db7ad0ac0_0 .net "a", 0 0, L_0x555db7edc8b0;  alias, 1 drivers
v0x555db7ad0b80_0 .net "b", 0 0, L_0x555db7edc9e0;  alias, 1 drivers
v0x555db7ad0c50_0 .net "cout", 0 0, L_0x555db7edc660;  alias, 1 drivers
S_0x555db7ad0dc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ad0510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7edc6d0 .functor XOR 1, L_0x555db7edc200, L_0x555db7edc5f0, C4<0>, C4<0>;
L_0x555db7edc7d0 .functor AND 1, L_0x555db7edc200, L_0x555db7edc5f0, C4<1>, C4<1>;
v0x555db7ad1030_0 .net "S", 0 0, L_0x555db7edc6d0;  alias, 1 drivers
v0x555db7ad10f0_0 .net "a", 0 0, L_0x555db7edc200;  alias, 1 drivers
v0x555db7ad11e0_0 .net "b", 0 0, L_0x555db7edc5f0;  alias, 1 drivers
v0x555db7ad12e0_0 .net "cout", 0 0, L_0x555db7edc7d0;  alias, 1 drivers
S_0x555db7ad2420 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db7a2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7a87470 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c29b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ee7350 .functor BUFZ 1, L_0x7f49c55c29b0, C4<0>, C4<0>, C4<0>;
L_0x555db7ee73e0 .functor BUFZ 1, L_0x555db7ee6ec0, C4<0>, C4<0>, C4<0>;
v0x555db7adeba0_0 .net "S", 7 0, L_0x555db7ee72b0;  alias, 1 drivers
v0x555db7adeca0_0 .net "a", 7 0, L_0x555db7ee3d90;  alias, 1 drivers
v0x555db7aded60_0 .net "b", 7 0, L_0x555db7ee0c40;  alias, 1 drivers
v0x555db7adee30 .array "carry", 0 8;
v0x555db7adee30_0 .net v0x555db7adee30 0, 0 0, L_0x555db7ee7350; 1 drivers
v0x555db7adee30_1 .net v0x555db7adee30 1, 0 0, L_0x555db7ee41f0; 1 drivers
v0x555db7adee30_2 .net v0x555db7adee30 2, 0 0, L_0x555db7ee4830; 1 drivers
v0x555db7adee30_3 .net v0x555db7adee30 3, 0 0, L_0x555db7ee4e70; 1 drivers
v0x555db7adee30_4 .net v0x555db7adee30 4, 0 0, L_0x555db7ee5420; 1 drivers
v0x555db7adee30_5 .net v0x555db7adee30 5, 0 0, L_0x555db7ee59d0; 1 drivers
v0x555db7adee30_6 .net v0x555db7adee30 6, 0 0, L_0x555db7ee6040; 1 drivers
v0x555db7adee30_7 .net v0x555db7adee30 7, 0 0, L_0x555db7ee6830; 1 drivers
v0x555db7adee30_8 .net v0x555db7adee30 8, 0 0, L_0x555db7ee6ec0; 1 drivers
v0x555db7adef70_0 .net "cin", 0 0, L_0x7f49c55c29b0;  1 drivers
v0x555db7adf060_0 .net "cout", 0 0, L_0x555db7ee73e0;  alias, 1 drivers
L_0x555db7ee42f0 .part L_0x555db7ee3d90, 0, 1;
L_0x555db7ee44b0 .part L_0x555db7ee0c40, 0, 1;
L_0x555db7ee4930 .part L_0x555db7ee3d90, 1, 1;
L_0x555db7ee4a60 .part L_0x555db7ee0c40, 1, 1;
L_0x555db7ee4f70 .part L_0x555db7ee3d90, 2, 1;
L_0x555db7ee50a0 .part L_0x555db7ee0c40, 2, 1;
L_0x555db7ee5520 .part L_0x555db7ee3d90, 3, 1;
L_0x555db7ee5650 .part L_0x555db7ee0c40, 3, 1;
L_0x555db7ee5ad0 .part L_0x555db7ee3d90, 4, 1;
L_0x555db7ee5d10 .part L_0x555db7ee0c40, 4, 1;
L_0x555db7ee6180 .part L_0x555db7ee3d90, 5, 1;
L_0x555db7ee62b0 .part L_0x555db7ee0c40, 5, 1;
L_0x555db7ee6970 .part L_0x555db7ee3d90, 6, 1;
L_0x555db7ee6aa0 .part L_0x555db7ee0c40, 6, 1;
L_0x555db7ee6fc0 .part L_0x555db7ee3d90, 7, 1;
L_0x555db7ee70f0 .part L_0x555db7ee0c40, 7, 1;
LS_0x555db7ee72b0_0_0 .concat8 [ 1 1 1 1], L_0x555db7ee3ff0, L_0x555db7ee46c0, L_0x555db7ee4d00, L_0x555db7ee52b0;
LS_0x555db7ee72b0_0_4 .concat8 [ 1 1 1 1], L_0x555db7ee5860, L_0x555db7ee5e90, L_0x555db7ee66a0, L_0x555db7ee6ca0;
L_0x555db7ee72b0 .concat8 [ 4 4 0 0], LS_0x555db7ee72b0_0_0, LS_0x555db7ee72b0_0_4;
S_0x555db7ad27c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7ad2420;
 .timescale 0 0;
P_0x555db7ad29c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7ad2aa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ad27c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee41f0 .functor OR 1, L_0x555db7ee3f80, L_0x555db7ee40f0, C4<0>, C4<0>;
v0x555db7ad39d0_0 .net "S", 0 0, L_0x555db7ee3ff0;  1 drivers
v0x555db7ad3a90_0 .net "a", 0 0, L_0x555db7ee42f0;  1 drivers
v0x555db7ad3b60_0 .net "b", 0 0, L_0x555db7ee44b0;  1 drivers
v0x555db7ad3c60_0 .net "cin", 0 0, L_0x555db7ee7350;  alias, 1 drivers
v0x555db7ad3d30_0 .net "cout", 0 0, L_0x555db7ee41f0;  alias, 1 drivers
v0x555db7ad3e20_0 .net "cout1", 0 0, L_0x555db7ee3f80;  1 drivers
v0x555db7ad3ec0_0 .net "cout2", 0 0, L_0x555db7ee40f0;  1 drivers
v0x555db7ad3f90_0 .net "s1", 0 0, L_0x555db7ee3f10;  1 drivers
S_0x555db7ad2d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ad2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee3f10 .functor XOR 1, L_0x555db7ee42f0, L_0x555db7ee44b0, C4<0>, C4<0>;
L_0x555db7ee3f80 .functor AND 1, L_0x555db7ee42f0, L_0x555db7ee44b0, C4<1>, C4<1>;
v0x555db7ad2fd0_0 .net "S", 0 0, L_0x555db7ee3f10;  alias, 1 drivers
v0x555db7ad30b0_0 .net "a", 0 0, L_0x555db7ee42f0;  alias, 1 drivers
v0x555db7ad3170_0 .net "b", 0 0, L_0x555db7ee44b0;  alias, 1 drivers
v0x555db7ad3240_0 .net "cout", 0 0, L_0x555db7ee3f80;  alias, 1 drivers
S_0x555db7ad33b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ad2aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee3ff0 .functor XOR 1, L_0x555db7ee7350, L_0x555db7ee3f10, C4<0>, C4<0>;
L_0x555db7ee40f0 .functor AND 1, L_0x555db7ee7350, L_0x555db7ee3f10, C4<1>, C4<1>;
v0x555db7ad3620_0 .net "S", 0 0, L_0x555db7ee3ff0;  alias, 1 drivers
v0x555db7ad36e0_0 .net "a", 0 0, L_0x555db7ee7350;  alias, 1 drivers
v0x555db7ad37a0_0 .net "b", 0 0, L_0x555db7ee3f10;  alias, 1 drivers
v0x555db7ad38a0_0 .net "cout", 0 0, L_0x555db7ee40f0;  alias, 1 drivers
S_0x555db7ad4080 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7ad2420;
 .timescale 0 0;
P_0x555db7ad4280 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7ad4340 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ad4080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee4830 .functor OR 1, L_0x555db7ee4650, L_0x555db7ee47c0, C4<0>, C4<0>;
v0x555db7ad5230_0 .net "S", 0 0, L_0x555db7ee46c0;  1 drivers
v0x555db7ad52f0_0 .net "a", 0 0, L_0x555db7ee4930;  1 drivers
v0x555db7ad53c0_0 .net "b", 0 0, L_0x555db7ee4a60;  1 drivers
v0x555db7ad54c0_0 .net "cin", 0 0, L_0x555db7ee41f0;  alias, 1 drivers
v0x555db7ad55b0_0 .net "cout", 0 0, L_0x555db7ee4830;  alias, 1 drivers
v0x555db7ad56a0_0 .net "cout1", 0 0, L_0x555db7ee4650;  1 drivers
v0x555db7ad5740_0 .net "cout2", 0 0, L_0x555db7ee47c0;  1 drivers
v0x555db7ad57e0_0 .net "s1", 0 0, L_0x555db7ee45e0;  1 drivers
S_0x555db7ad45a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ad4340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee45e0 .functor XOR 1, L_0x555db7ee4930, L_0x555db7ee4a60, C4<0>, C4<0>;
L_0x555db7ee4650 .functor AND 1, L_0x555db7ee4930, L_0x555db7ee4a60, C4<1>, C4<1>;
v0x555db7ad4840_0 .net "S", 0 0, L_0x555db7ee45e0;  alias, 1 drivers
v0x555db7ad4920_0 .net "a", 0 0, L_0x555db7ee4930;  alias, 1 drivers
v0x555db7ad49e0_0 .net "b", 0 0, L_0x555db7ee4a60;  alias, 1 drivers
v0x555db7ad4ab0_0 .net "cout", 0 0, L_0x555db7ee4650;  alias, 1 drivers
S_0x555db7ad4c20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ad4340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee46c0 .functor XOR 1, L_0x555db7ee41f0, L_0x555db7ee45e0, C4<0>, C4<0>;
L_0x555db7ee47c0 .functor AND 1, L_0x555db7ee41f0, L_0x555db7ee45e0, C4<1>, C4<1>;
v0x555db7ad4e90_0 .net "S", 0 0, L_0x555db7ee46c0;  alias, 1 drivers
v0x555db7ad4f50_0 .net "a", 0 0, L_0x555db7ee41f0;  alias, 1 drivers
v0x555db7ad5040_0 .net "b", 0 0, L_0x555db7ee45e0;  alias, 1 drivers
v0x555db7ad5140_0 .net "cout", 0 0, L_0x555db7ee47c0;  alias, 1 drivers
S_0x555db7ad58d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7ad2420;
 .timescale 0 0;
P_0x555db7ad5ad0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7ad5b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ad58d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee4e70 .functor OR 1, L_0x555db7ee4c90, L_0x555db7ee4e00, C4<0>, C4<0>;
v0x555db7ad6ab0_0 .net "S", 0 0, L_0x555db7ee4d00;  1 drivers
v0x555db7ad6b70_0 .net "a", 0 0, L_0x555db7ee4f70;  1 drivers
v0x555db7ad6c40_0 .net "b", 0 0, L_0x555db7ee50a0;  1 drivers
v0x555db7ad6d40_0 .net "cin", 0 0, L_0x555db7ee4830;  alias, 1 drivers
v0x555db7ad6e30_0 .net "cout", 0 0, L_0x555db7ee4e70;  alias, 1 drivers
v0x555db7ad6f20_0 .net "cout1", 0 0, L_0x555db7ee4c90;  1 drivers
v0x555db7ad6fc0_0 .net "cout2", 0 0, L_0x555db7ee4e00;  1 drivers
v0x555db7ad7060_0 .net "s1", 0 0, L_0x555db7ee4c20;  1 drivers
S_0x555db7ad5e20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ad5b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee4c20 .functor XOR 1, L_0x555db7ee4f70, L_0x555db7ee50a0, C4<0>, C4<0>;
L_0x555db7ee4c90 .functor AND 1, L_0x555db7ee4f70, L_0x555db7ee50a0, C4<1>, C4<1>;
v0x555db7ad60c0_0 .net "S", 0 0, L_0x555db7ee4c20;  alias, 1 drivers
v0x555db7ad61a0_0 .net "a", 0 0, L_0x555db7ee4f70;  alias, 1 drivers
v0x555db7ad6260_0 .net "b", 0 0, L_0x555db7ee50a0;  alias, 1 drivers
v0x555db7ad6330_0 .net "cout", 0 0, L_0x555db7ee4c90;  alias, 1 drivers
S_0x555db7ad64a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ad5b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee4d00 .functor XOR 1, L_0x555db7ee4830, L_0x555db7ee4c20, C4<0>, C4<0>;
L_0x555db7ee4e00 .functor AND 1, L_0x555db7ee4830, L_0x555db7ee4c20, C4<1>, C4<1>;
v0x555db7ad6710_0 .net "S", 0 0, L_0x555db7ee4d00;  alias, 1 drivers
v0x555db7ad67d0_0 .net "a", 0 0, L_0x555db7ee4830;  alias, 1 drivers
v0x555db7ad68c0_0 .net "b", 0 0, L_0x555db7ee4c20;  alias, 1 drivers
v0x555db7ad69c0_0 .net "cout", 0 0, L_0x555db7ee4e00;  alias, 1 drivers
S_0x555db7ad7150 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7ad2420;
 .timescale 0 0;
P_0x555db7ad7350 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7ad7430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ad7150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee5420 .functor OR 1, L_0x555db7ee5240, L_0x555db7ee53b0, C4<0>, C4<0>;
v0x555db7ad8320_0 .net "S", 0 0, L_0x555db7ee52b0;  1 drivers
v0x555db7ad83e0_0 .net "a", 0 0, L_0x555db7ee5520;  1 drivers
v0x555db7ad84b0_0 .net "b", 0 0, L_0x555db7ee5650;  1 drivers
v0x555db7ad85b0_0 .net "cin", 0 0, L_0x555db7ee4e70;  alias, 1 drivers
v0x555db7ad86a0_0 .net "cout", 0 0, L_0x555db7ee5420;  alias, 1 drivers
v0x555db7ad8790_0 .net "cout1", 0 0, L_0x555db7ee5240;  1 drivers
v0x555db7ad8830_0 .net "cout2", 0 0, L_0x555db7ee53b0;  1 drivers
v0x555db7ad88d0_0 .net "s1", 0 0, L_0x555db7ee51d0;  1 drivers
S_0x555db7ad7690 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ad7430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee51d0 .functor XOR 1, L_0x555db7ee5520, L_0x555db7ee5650, C4<0>, C4<0>;
L_0x555db7ee5240 .functor AND 1, L_0x555db7ee5520, L_0x555db7ee5650, C4<1>, C4<1>;
v0x555db7ad7930_0 .net "S", 0 0, L_0x555db7ee51d0;  alias, 1 drivers
v0x555db7ad7a10_0 .net "a", 0 0, L_0x555db7ee5520;  alias, 1 drivers
v0x555db7ad7ad0_0 .net "b", 0 0, L_0x555db7ee5650;  alias, 1 drivers
v0x555db7ad7ba0_0 .net "cout", 0 0, L_0x555db7ee5240;  alias, 1 drivers
S_0x555db7ad7d10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ad7430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee52b0 .functor XOR 1, L_0x555db7ee4e70, L_0x555db7ee51d0, C4<0>, C4<0>;
L_0x555db7ee53b0 .functor AND 1, L_0x555db7ee4e70, L_0x555db7ee51d0, C4<1>, C4<1>;
v0x555db7ad7f80_0 .net "S", 0 0, L_0x555db7ee52b0;  alias, 1 drivers
v0x555db7ad8040_0 .net "a", 0 0, L_0x555db7ee4e70;  alias, 1 drivers
v0x555db7ad8130_0 .net "b", 0 0, L_0x555db7ee51d0;  alias, 1 drivers
v0x555db7ad8230_0 .net "cout", 0 0, L_0x555db7ee53b0;  alias, 1 drivers
S_0x555db7ad89c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7ad2420;
 .timescale 0 0;
P_0x555db7ad8c10 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7ad8cf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ad89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee59d0 .functor OR 1, L_0x555db7ee57f0, L_0x555db7ee5960, C4<0>, C4<0>;
v0x555db7ad9bb0_0 .net "S", 0 0, L_0x555db7ee5860;  1 drivers
v0x555db7ad9c70_0 .net "a", 0 0, L_0x555db7ee5ad0;  1 drivers
v0x555db7ad9d40_0 .net "b", 0 0, L_0x555db7ee5d10;  1 drivers
v0x555db7ad9e40_0 .net "cin", 0 0, L_0x555db7ee5420;  alias, 1 drivers
v0x555db7ad9f30_0 .net "cout", 0 0, L_0x555db7ee59d0;  alias, 1 drivers
v0x555db7ada020_0 .net "cout1", 0 0, L_0x555db7ee57f0;  1 drivers
v0x555db7ada0c0_0 .net "cout2", 0 0, L_0x555db7ee5960;  1 drivers
v0x555db7ada160_0 .net "s1", 0 0, L_0x555db7ee5780;  1 drivers
S_0x555db7ad8f50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ad8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee5780 .functor XOR 1, L_0x555db7ee5ad0, L_0x555db7ee5d10, C4<0>, C4<0>;
L_0x555db7ee57f0 .functor AND 1, L_0x555db7ee5ad0, L_0x555db7ee5d10, C4<1>, C4<1>;
v0x555db7ad91c0_0 .net "S", 0 0, L_0x555db7ee5780;  alias, 1 drivers
v0x555db7ad92a0_0 .net "a", 0 0, L_0x555db7ee5ad0;  alias, 1 drivers
v0x555db7ad9360_0 .net "b", 0 0, L_0x555db7ee5d10;  alias, 1 drivers
v0x555db7ad9430_0 .net "cout", 0 0, L_0x555db7ee57f0;  alias, 1 drivers
S_0x555db7ad95a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ad8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee5860 .functor XOR 1, L_0x555db7ee5420, L_0x555db7ee5780, C4<0>, C4<0>;
L_0x555db7ee5960 .functor AND 1, L_0x555db7ee5420, L_0x555db7ee5780, C4<1>, C4<1>;
v0x555db7ad9810_0 .net "S", 0 0, L_0x555db7ee5860;  alias, 1 drivers
v0x555db7ad98d0_0 .net "a", 0 0, L_0x555db7ee5420;  alias, 1 drivers
v0x555db7ad99c0_0 .net "b", 0 0, L_0x555db7ee5780;  alias, 1 drivers
v0x555db7ad9ac0_0 .net "cout", 0 0, L_0x555db7ee5960;  alias, 1 drivers
S_0x555db7ada250 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7ad2420;
 .timescale 0 0;
P_0x555db7ada450 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7ada530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ada250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee6040 .functor OR 1, L_0x555db7ee5e20, L_0x555db7ee5fb0, C4<0>, C4<0>;
v0x555db7adb420_0 .net "S", 0 0, L_0x555db7ee5e90;  1 drivers
v0x555db7adb4e0_0 .net "a", 0 0, L_0x555db7ee6180;  1 drivers
v0x555db7adb5b0_0 .net "b", 0 0, L_0x555db7ee62b0;  1 drivers
v0x555db7adb6b0_0 .net "cin", 0 0, L_0x555db7ee59d0;  alias, 1 drivers
v0x555db7adb7a0_0 .net "cout", 0 0, L_0x555db7ee6040;  alias, 1 drivers
v0x555db7adb890_0 .net "cout1", 0 0, L_0x555db7ee5e20;  1 drivers
v0x555db7adb930_0 .net "cout2", 0 0, L_0x555db7ee5fb0;  1 drivers
v0x555db7adb9d0_0 .net "s1", 0 0, L_0x555db7ee5db0;  1 drivers
S_0x555db7ada790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ada530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee5db0 .functor XOR 1, L_0x555db7ee6180, L_0x555db7ee62b0, C4<0>, C4<0>;
L_0x555db7ee5e20 .functor AND 1, L_0x555db7ee6180, L_0x555db7ee62b0, C4<1>, C4<1>;
v0x555db7adaa30_0 .net "S", 0 0, L_0x555db7ee5db0;  alias, 1 drivers
v0x555db7adab10_0 .net "a", 0 0, L_0x555db7ee6180;  alias, 1 drivers
v0x555db7adabd0_0 .net "b", 0 0, L_0x555db7ee62b0;  alias, 1 drivers
v0x555db7adaca0_0 .net "cout", 0 0, L_0x555db7ee5e20;  alias, 1 drivers
S_0x555db7adae10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ada530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee5e90 .functor XOR 1, L_0x555db7ee59d0, L_0x555db7ee5db0, C4<0>, C4<0>;
L_0x555db7ee5fb0 .functor AND 1, L_0x555db7ee59d0, L_0x555db7ee5db0, C4<1>, C4<1>;
v0x555db7adb080_0 .net "S", 0 0, L_0x555db7ee5e90;  alias, 1 drivers
v0x555db7adb140_0 .net "a", 0 0, L_0x555db7ee59d0;  alias, 1 drivers
v0x555db7adb230_0 .net "b", 0 0, L_0x555db7ee5db0;  alias, 1 drivers
v0x555db7adb330_0 .net "cout", 0 0, L_0x555db7ee5fb0;  alias, 1 drivers
S_0x555db7adbac0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7ad2420;
 .timescale 0 0;
P_0x555db7adbcc0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7adbda0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7adbac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee6830 .functor OR 1, L_0x555db7ee6610, L_0x555db7ee67a0, C4<0>, C4<0>;
v0x555db7adcc90_0 .net "S", 0 0, L_0x555db7ee66a0;  1 drivers
v0x555db7adcd50_0 .net "a", 0 0, L_0x555db7ee6970;  1 drivers
v0x555db7adce20_0 .net "b", 0 0, L_0x555db7ee6aa0;  1 drivers
v0x555db7adcf20_0 .net "cin", 0 0, L_0x555db7ee6040;  alias, 1 drivers
v0x555db7add010_0 .net "cout", 0 0, L_0x555db7ee6830;  alias, 1 drivers
v0x555db7add100_0 .net "cout1", 0 0, L_0x555db7ee6610;  1 drivers
v0x555db7add1a0_0 .net "cout2", 0 0, L_0x555db7ee67a0;  1 drivers
v0x555db7add240_0 .net "s1", 0 0, L_0x555db7ee6560;  1 drivers
S_0x555db7adc000 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7adbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee6560 .functor XOR 1, L_0x555db7ee6970, L_0x555db7ee6aa0, C4<0>, C4<0>;
L_0x555db7ee6610 .functor AND 1, L_0x555db7ee6970, L_0x555db7ee6aa0, C4<1>, C4<1>;
v0x555db7adc2a0_0 .net "S", 0 0, L_0x555db7ee6560;  alias, 1 drivers
v0x555db7adc380_0 .net "a", 0 0, L_0x555db7ee6970;  alias, 1 drivers
v0x555db7adc440_0 .net "b", 0 0, L_0x555db7ee6aa0;  alias, 1 drivers
v0x555db7adc510_0 .net "cout", 0 0, L_0x555db7ee6610;  alias, 1 drivers
S_0x555db7adc680 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7adbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee66a0 .functor XOR 1, L_0x555db7ee6040, L_0x555db7ee6560, C4<0>, C4<0>;
L_0x555db7ee67a0 .functor AND 1, L_0x555db7ee6040, L_0x555db7ee6560, C4<1>, C4<1>;
v0x555db7adc8f0_0 .net "S", 0 0, L_0x555db7ee66a0;  alias, 1 drivers
v0x555db7adc9b0_0 .net "a", 0 0, L_0x555db7ee6040;  alias, 1 drivers
v0x555db7adcaa0_0 .net "b", 0 0, L_0x555db7ee6560;  alias, 1 drivers
v0x555db7adcba0_0 .net "cout", 0 0, L_0x555db7ee67a0;  alias, 1 drivers
S_0x555db7add330 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7ad2420;
 .timescale 0 0;
P_0x555db7add530 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7add610 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7add330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ee6ec0 .functor OR 1, L_0x555db7ee6c10, L_0x555db7ee6e30, C4<0>, C4<0>;
v0x555db7ade500_0 .net "S", 0 0, L_0x555db7ee6ca0;  1 drivers
v0x555db7ade5c0_0 .net "a", 0 0, L_0x555db7ee6fc0;  1 drivers
v0x555db7ade690_0 .net "b", 0 0, L_0x555db7ee70f0;  1 drivers
v0x555db7ade790_0 .net "cin", 0 0, L_0x555db7ee6830;  alias, 1 drivers
v0x555db7ade880_0 .net "cout", 0 0, L_0x555db7ee6ec0;  alias, 1 drivers
v0x555db7ade970_0 .net "cout1", 0 0, L_0x555db7ee6c10;  1 drivers
v0x555db7adea10_0 .net "cout2", 0 0, L_0x555db7ee6e30;  1 drivers
v0x555db7adeab0_0 .net "s1", 0 0, L_0x555db7ee64f0;  1 drivers
S_0x555db7add870 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7add610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee64f0 .functor XOR 1, L_0x555db7ee6fc0, L_0x555db7ee70f0, C4<0>, C4<0>;
L_0x555db7ee6c10 .functor AND 1, L_0x555db7ee6fc0, L_0x555db7ee70f0, C4<1>, C4<1>;
v0x555db7addb10_0 .net "S", 0 0, L_0x555db7ee64f0;  alias, 1 drivers
v0x555db7addbf0_0 .net "a", 0 0, L_0x555db7ee6fc0;  alias, 1 drivers
v0x555db7addcb0_0 .net "b", 0 0, L_0x555db7ee70f0;  alias, 1 drivers
v0x555db7addd80_0 .net "cout", 0 0, L_0x555db7ee6c10;  alias, 1 drivers
S_0x555db7addef0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7add610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee6ca0 .functor XOR 1, L_0x555db7ee6830, L_0x555db7ee64f0, C4<0>, C4<0>;
L_0x555db7ee6e30 .functor AND 1, L_0x555db7ee6830, L_0x555db7ee64f0, C4<1>, C4<1>;
v0x555db7ade160_0 .net "S", 0 0, L_0x555db7ee6ca0;  alias, 1 drivers
v0x555db7ade220_0 .net "a", 0 0, L_0x555db7ee6830;  alias, 1 drivers
v0x555db7ade310_0 .net "b", 0 0, L_0x555db7ee64f0;  alias, 1 drivers
v0x555db7ade410_0 .net "cout", 0 0, L_0x555db7ee6e30;  alias, 1 drivers
S_0x555db7ae0b20 .scope module, "ins2" "subtractor_Nbit" 3 141, 3 36 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "D";
    .port_info 4 /OUTPUT 4 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7ae0cb0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000100>;
L_0x555db7eee420 .functor NOT 4, L_0x555db7ef0a00, C4<0000>, C4<0000>, C4<0000>;
L_0x7f49c55c2b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7eee310 .functor BUFZ 1, L_0x7f49c55c2b60, C4<0>, C4<0>, C4<0>;
L_0x555db7eee5f0 .functor NOT 1, L_0x555db7eee550, C4<0>, C4<0>, C4<0>;
v0x555db7aee2a0_0 .net "D", 3 0, L_0x555db7eee380;  alias, 1 drivers
v0x555db7aee390_0 .net *"_ivl_35", 0 0, L_0x555db7eee310;  1 drivers
v0x555db7aee450_0 .net "a", 3 0, L_0x555db7ef0960;  1 drivers
v0x555db7aee540_0 .net "abs_D", 3 0, L_0x555db7ef0780;  alias, 1 drivers
v0x555db7aee620_0 .net "b", 3 0, L_0x555db7ef0a00;  1 drivers
v0x555db7aee750_0 .net "b_comp", 3 0, L_0x555db7eee420;  1 drivers
v0x555db7aee830_0 .net "carry", 4 0, L_0x555db7eee4b0;  1 drivers
v0x555db7aee910_0 .net "cin", 0 0, L_0x7f49c55c2b60;  1 drivers
v0x555db7aee9d0_0 .net "is_pos", 0 0, L_0x555db7eee550;  1 drivers
v0x555db7aeea90_0 .net "negative", 0 0, L_0x555db7eee5f0;  alias, 1 drivers
v0x555db7aeeb50_0 .net "twos", 3 0, L_0x555db7ef05c0;  1 drivers
L_0x555db7eec580 .part L_0x555db7ef0960, 0, 1;
L_0x555db7eec6b0 .part L_0x555db7eee420, 0, 1;
L_0x555db7eec7e0 .part L_0x555db7eee4b0, 0, 1;
L_0x555db7eecd10 .part L_0x555db7ef0960, 1, 1;
L_0x555db7eece40 .part L_0x555db7eee420, 1, 1;
L_0x555db7eecf70 .part L_0x555db7eee4b0, 1, 1;
L_0x555db7eed5b0 .part L_0x555db7ef0960, 2, 1;
L_0x555db7eed6e0 .part L_0x555db7eee420, 2, 1;
L_0x555db7eed860 .part L_0x555db7eee4b0, 2, 1;
L_0x555db7eeddd0 .part L_0x555db7ef0960, 3, 1;
L_0x555db7eedf90 .part L_0x555db7eee420, 3, 1;
L_0x555db7eee150 .part L_0x555db7eee4b0, 3, 1;
L_0x555db7eee380 .concat8 [ 1 1 1 1], L_0x555db7eec280, L_0x555db7eeca10, L_0x555db7eed2b0, L_0x555db7eedad0;
LS_0x555db7eee4b0_0_0 .concat8 [ 1 1 1 1], L_0x555db7eee310, L_0x555db7eec4f0, L_0x555db7eecc80, L_0x555db7eed520;
LS_0x555db7eee4b0_0_4 .concat8 [ 1 0 0 0], L_0x555db7eedd40;
L_0x555db7eee4b0 .concat8 [ 4 1 0 0], LS_0x555db7eee4b0_0_0, LS_0x555db7eee4b0_0_4;
L_0x555db7eee550 .part L_0x555db7eee4b0, 4, 1;
L_0x555db7ef0780 .functor MUXZ 4, L_0x555db7ef05c0, L_0x555db7eee380, L_0x555db7eee550, C4<>;
S_0x555db7ae0ec0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7ae0b20;
 .timescale 0 0;
P_0x555db7ae10c0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7ae11a0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7ae0ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eec4f0 .functor OR 1, L_0x555db7eec1a0, L_0x555db7eec460, C4<0>, C4<0>;
v0x555db7ae2070_0 .net "S", 0 0, L_0x555db7eec280;  1 drivers
v0x555db7ae2130_0 .net "a", 0 0, L_0x555db7eec580;  1 drivers
v0x555db7ae2200_0 .net "b", 0 0, L_0x555db7eec6b0;  1 drivers
v0x555db7ae2300_0 .net "cin", 0 0, L_0x555db7eec7e0;  1 drivers
v0x555db7ae23d0_0 .net "cout", 0 0, L_0x555db7eec4f0;  1 drivers
v0x555db7ae24c0_0 .net "cout1", 0 0, L_0x555db7eec1a0;  1 drivers
v0x555db7ae2560_0 .net "cout2", 0 0, L_0x555db7eec460;  1 drivers
v0x555db7ae2630_0 .net "s1", 0 0, L_0x555db7eec050;  1 drivers
S_0x555db7ae1400 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ae11a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eec050 .functor XOR 1, L_0x555db7eec580, L_0x555db7eec6b0, C4<0>, C4<0>;
L_0x555db7eec1a0 .functor AND 1, L_0x555db7eec580, L_0x555db7eec6b0, C4<1>, C4<1>;
v0x555db7ae1670_0 .net "S", 0 0, L_0x555db7eec050;  alias, 1 drivers
v0x555db7ae1750_0 .net "a", 0 0, L_0x555db7eec580;  alias, 1 drivers
v0x555db7ae1810_0 .net "b", 0 0, L_0x555db7eec6b0;  alias, 1 drivers
v0x555db7ae18e0_0 .net "cout", 0 0, L_0x555db7eec1a0;  alias, 1 drivers
S_0x555db7ae1a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ae11a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eec280 .functor XOR 1, L_0x555db7eec7e0, L_0x555db7eec050, C4<0>, C4<0>;
L_0x555db7eec460 .functor AND 1, L_0x555db7eec7e0, L_0x555db7eec050, C4<1>, C4<1>;
v0x555db7ae1cc0_0 .net "S", 0 0, L_0x555db7eec280;  alias, 1 drivers
v0x555db7ae1d80_0 .net "a", 0 0, L_0x555db7eec7e0;  alias, 1 drivers
v0x555db7ae1e40_0 .net "b", 0 0, L_0x555db7eec050;  alias, 1 drivers
v0x555db7ae1f40_0 .net "cout", 0 0, L_0x555db7eec460;  alias, 1 drivers
S_0x555db7ae2720 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7ae0b20;
 .timescale 0 0;
P_0x555db7ae2920 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7ae29e0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7ae2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eecc80 .functor OR 1, L_0x555db7eec980, L_0x555db7eecbf0, C4<0>, C4<0>;
v0x555db7ae38e0_0 .net "S", 0 0, L_0x555db7eeca10;  1 drivers
v0x555db7ae39a0_0 .net "a", 0 0, L_0x555db7eecd10;  1 drivers
v0x555db7ae3a70_0 .net "b", 0 0, L_0x555db7eece40;  1 drivers
v0x555db7ae3b70_0 .net "cin", 0 0, L_0x555db7eecf70;  1 drivers
v0x555db7ae3c40_0 .net "cout", 0 0, L_0x555db7eecc80;  1 drivers
v0x555db7ae3d30_0 .net "cout1", 0 0, L_0x555db7eec980;  1 drivers
v0x555db7ae3dd0_0 .net "cout2", 0 0, L_0x555db7eecbf0;  1 drivers
v0x555db7ae3ea0_0 .net "s1", 0 0, L_0x555db7eec910;  1 drivers
S_0x555db7ae2c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ae29e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eec910 .functor XOR 1, L_0x555db7eecd10, L_0x555db7eece40, C4<0>, C4<0>;
L_0x555db7eec980 .functor AND 1, L_0x555db7eecd10, L_0x555db7eece40, C4<1>, C4<1>;
v0x555db7ae2ee0_0 .net "S", 0 0, L_0x555db7eec910;  alias, 1 drivers
v0x555db7ae2fc0_0 .net "a", 0 0, L_0x555db7eecd10;  alias, 1 drivers
v0x555db7ae3080_0 .net "b", 0 0, L_0x555db7eece40;  alias, 1 drivers
v0x555db7ae3150_0 .net "cout", 0 0, L_0x555db7eec980;  alias, 1 drivers
S_0x555db7ae32c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ae29e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eeca10 .functor XOR 1, L_0x555db7eecf70, L_0x555db7eec910, C4<0>, C4<0>;
L_0x555db7eecbf0 .functor AND 1, L_0x555db7eecf70, L_0x555db7eec910, C4<1>, C4<1>;
v0x555db7ae3530_0 .net "S", 0 0, L_0x555db7eeca10;  alias, 1 drivers
v0x555db7ae35f0_0 .net "a", 0 0, L_0x555db7eecf70;  alias, 1 drivers
v0x555db7ae36b0_0 .net "b", 0 0, L_0x555db7eec910;  alias, 1 drivers
v0x555db7ae37b0_0 .net "cout", 0 0, L_0x555db7eecbf0;  alias, 1 drivers
S_0x555db7ae3f90 .scope generate, "genblk1[2]" "genblk1[2]" 3 50, 3 50 0, S_0x555db7ae0b20;
 .timescale 0 0;
P_0x555db7ae4170 .param/l "i" 0 3 50, +C4<010>;
S_0x555db7ae4230 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7ae3f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eed520 .functor OR 1, L_0x555db7eed1d0, L_0x555db7eed490, C4<0>, C4<0>;
v0x555db7ae5160_0 .net "S", 0 0, L_0x555db7eed2b0;  1 drivers
v0x555db7ae5220_0 .net "a", 0 0, L_0x555db7eed5b0;  1 drivers
v0x555db7ae52f0_0 .net "b", 0 0, L_0x555db7eed6e0;  1 drivers
v0x555db7ae53f0_0 .net "cin", 0 0, L_0x555db7eed860;  1 drivers
v0x555db7ae54c0_0 .net "cout", 0 0, L_0x555db7eed520;  1 drivers
v0x555db7ae55b0_0 .net "cout1", 0 0, L_0x555db7eed1d0;  1 drivers
v0x555db7ae5650_0 .net "cout2", 0 0, L_0x555db7eed490;  1 drivers
v0x555db7ae5720_0 .net "s1", 0 0, L_0x555db7eed0a0;  1 drivers
S_0x555db7ae44c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ae4230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eed0a0 .functor XOR 1, L_0x555db7eed5b0, L_0x555db7eed6e0, C4<0>, C4<0>;
L_0x555db7eed1d0 .functor AND 1, L_0x555db7eed5b0, L_0x555db7eed6e0, C4<1>, C4<1>;
v0x555db7ae4760_0 .net "S", 0 0, L_0x555db7eed0a0;  alias, 1 drivers
v0x555db7ae4840_0 .net "a", 0 0, L_0x555db7eed5b0;  alias, 1 drivers
v0x555db7ae4900_0 .net "b", 0 0, L_0x555db7eed6e0;  alias, 1 drivers
v0x555db7ae49d0_0 .net "cout", 0 0, L_0x555db7eed1d0;  alias, 1 drivers
S_0x555db7ae4b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ae4230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eed2b0 .functor XOR 1, L_0x555db7eed860, L_0x555db7eed0a0, C4<0>, C4<0>;
L_0x555db7eed490 .functor AND 1, L_0x555db7eed860, L_0x555db7eed0a0, C4<1>, C4<1>;
v0x555db7ae4db0_0 .net "S", 0 0, L_0x555db7eed2b0;  alias, 1 drivers
v0x555db7ae4e70_0 .net "a", 0 0, L_0x555db7eed860;  alias, 1 drivers
v0x555db7ae4f30_0 .net "b", 0 0, L_0x555db7eed0a0;  alias, 1 drivers
v0x555db7ae5030_0 .net "cout", 0 0, L_0x555db7eed490;  alias, 1 drivers
S_0x555db7ae5810 .scope generate, "genblk1[3]" "genblk1[3]" 3 50, 3 50 0, S_0x555db7ae0b20;
 .timescale 0 0;
P_0x555db7ae59f0 .param/l "i" 0 3 50, +C4<011>;
S_0x555db7ae5ad0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7ae5810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eedd40 .functor OR 1, L_0x555db7eeda40, L_0x555db7eedcb0, C4<0>, C4<0>;
v0x555db7ae69d0_0 .net "S", 0 0, L_0x555db7eedad0;  1 drivers
v0x555db7ae6a90_0 .net "a", 0 0, L_0x555db7eeddd0;  1 drivers
v0x555db7ae6b60_0 .net "b", 0 0, L_0x555db7eedf90;  1 drivers
v0x555db7ae6c60_0 .net "cin", 0 0, L_0x555db7eee150;  1 drivers
v0x555db7ae6d30_0 .net "cout", 0 0, L_0x555db7eedd40;  1 drivers
v0x555db7ae6e20_0 .net "cout1", 0 0, L_0x555db7eeda40;  1 drivers
v0x555db7ae6ec0_0 .net "cout2", 0 0, L_0x555db7eedcb0;  1 drivers
v0x555db7ae6f90_0 .net "s1", 0 0, L_0x555db7eed990;  1 drivers
S_0x555db7ae5d30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ae5ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eed990 .functor XOR 1, L_0x555db7eeddd0, L_0x555db7eedf90, C4<0>, C4<0>;
L_0x555db7eeda40 .functor AND 1, L_0x555db7eeddd0, L_0x555db7eedf90, C4<1>, C4<1>;
v0x555db7ae5fd0_0 .net "S", 0 0, L_0x555db7eed990;  alias, 1 drivers
v0x555db7ae60b0_0 .net "a", 0 0, L_0x555db7eeddd0;  alias, 1 drivers
v0x555db7ae6170_0 .net "b", 0 0, L_0x555db7eedf90;  alias, 1 drivers
v0x555db7ae6240_0 .net "cout", 0 0, L_0x555db7eeda40;  alias, 1 drivers
S_0x555db7ae63b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ae5ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eedad0 .functor XOR 1, L_0x555db7eee150, L_0x555db7eed990, C4<0>, C4<0>;
L_0x555db7eedcb0 .functor AND 1, L_0x555db7eee150, L_0x555db7eed990, C4<1>, C4<1>;
v0x555db7ae6620_0 .net "S", 0 0, L_0x555db7eedad0;  alias, 1 drivers
v0x555db7ae66e0_0 .net "a", 0 0, L_0x555db7eee150;  alias, 1 drivers
v0x555db7ae67a0_0 .net "b", 0 0, L_0x555db7eed990;  alias, 1 drivers
v0x555db7ae68a0_0 .net "cout", 0 0, L_0x555db7eedcb0;  alias, 1 drivers
S_0x555db7ae7080 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7ae0b20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i";
    .port_info 1 /OUTPUT 4 "o";
P_0x555db7ae72b0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000100>;
L_0x555db7eee660 .functor NOT 4, L_0x555db7eee380, C4<0000>, C4<0000>, C4<0000>;
v0x555db7aedf10_0 .net "cout", 0 0, L_0x555db7ef06f0;  1 drivers
v0x555db7aedfd0_0 .net "i", 3 0, L_0x555db7eee380;  alias, 1 drivers
v0x555db7aee090_0 .net "o", 3 0, L_0x555db7ef05c0;  alias, 1 drivers
v0x555db7aee190_0 .net "temp2", 3 0, L_0x555db7eee660;  1 drivers
S_0x555db7ae7390 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7ae7080;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7ae7590 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c2b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ef0660 .functor BUFZ 1, L_0x7f49c55c2b18, C4<0>, C4<0>, C4<0>;
L_0x555db7ef06f0 .functor BUFZ 1, L_0x555db7ef0180, C4<0>, C4<0>, C4<0>;
v0x555db7aed900_0 .net "S", 3 0, L_0x555db7ef05c0;  alias, 1 drivers
v0x555db7aeda00_0 .net "a", 3 0, L_0x555db7eee660;  alias, 1 drivers
L_0x7f49c55c2ad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7aedae0_0 .net "b", 3 0, L_0x7f49c55c2ad0;  1 drivers
v0x555db7aedba0 .array "carry", 0 4;
v0x555db7aedba0_0 .net v0x555db7aedba0 0, 0 0, L_0x555db7ef0660; 1 drivers
v0x555db7aedba0_1 .net v0x555db7aedba0 1, 0 0, L_0x555db7eeec60; 1 drivers
v0x555db7aedba0_2 .net v0x555db7aedba0 2, 0 0, L_0x555db7eef310; 1 drivers
v0x555db7aedba0_3 .net v0x555db7aedba0 3, 0 0, L_0x555db7eefa80; 1 drivers
v0x555db7aedba0_4 .net v0x555db7aedba0 4, 0 0, L_0x555db7ef0180; 1 drivers
v0x555db7aedcc0_0 .net "cin", 0 0, L_0x7f49c55c2b18;  1 drivers
v0x555db7aeddb0_0 .net "cout", 0 0, L_0x555db7ef06f0;  alias, 1 drivers
L_0x555db7eeeda0 .part L_0x555db7eee660, 0, 1;
L_0x555db7eeeef0 .part L_0x7f49c55c2ad0, 0, 1;
L_0x555db7eef450 .part L_0x555db7eee660, 1, 1;
L_0x555db7eef610 .part L_0x7f49c55c2ad0, 1, 1;
L_0x555db7eefbc0 .part L_0x555db7eee660, 2, 1;
L_0x555db7eefcf0 .part L_0x7f49c55c2ad0, 2, 1;
L_0x555db7ef0280 .part L_0x555db7eee660, 3, 1;
L_0x555db7ef03b0 .part L_0x7f49c55c2ad0, 3, 1;
L_0x555db7ef05c0 .concat8 [ 1 1 1 1], L_0x555db7eee9b0, L_0x555db7eef140, L_0x555db7eef860, L_0x555db7eeff60;
S_0x555db7ae76e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7ae7390;
 .timescale 0 0;
P_0x555db7ae7900 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7ae79e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ae76e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eeec60 .functor OR 1, L_0x555db7eee8d0, L_0x555db7eeeb40, C4<0>, C4<0>;
v0x555db7ae8910_0 .net "S", 0 0, L_0x555db7eee9b0;  1 drivers
v0x555db7ae89d0_0 .net "a", 0 0, L_0x555db7eeeda0;  1 drivers
v0x555db7ae8aa0_0 .net "b", 0 0, L_0x555db7eeeef0;  1 drivers
v0x555db7ae8ba0_0 .net "cin", 0 0, L_0x555db7ef0660;  alias, 1 drivers
v0x555db7ae8c70_0 .net "cout", 0 0, L_0x555db7eeec60;  alias, 1 drivers
v0x555db7ae8d60_0 .net "cout1", 0 0, L_0x555db7eee8d0;  1 drivers
v0x555db7ae8e00_0 .net "cout2", 0 0, L_0x555db7eeeb40;  1 drivers
v0x555db7ae8ed0_0 .net "s1", 0 0, L_0x555db7eee7d0;  1 drivers
S_0x555db7ae7c70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ae79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eee7d0 .functor XOR 1, L_0x555db7eeeda0, L_0x555db7eeeef0, C4<0>, C4<0>;
L_0x555db7eee8d0 .functor AND 1, L_0x555db7eeeda0, L_0x555db7eeeef0, C4<1>, C4<1>;
v0x555db7ae7f10_0 .net "S", 0 0, L_0x555db7eee7d0;  alias, 1 drivers
v0x555db7ae7ff0_0 .net "a", 0 0, L_0x555db7eeeda0;  alias, 1 drivers
v0x555db7ae80b0_0 .net "b", 0 0, L_0x555db7eeeef0;  alias, 1 drivers
v0x555db7ae8180_0 .net "cout", 0 0, L_0x555db7eee8d0;  alias, 1 drivers
S_0x555db7ae82f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ae79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eee9b0 .functor XOR 1, L_0x555db7ef0660, L_0x555db7eee7d0, C4<0>, C4<0>;
L_0x555db7eeeb40 .functor AND 1, L_0x555db7ef0660, L_0x555db7eee7d0, C4<1>, C4<1>;
v0x555db7ae8560_0 .net "S", 0 0, L_0x555db7eee9b0;  alias, 1 drivers
v0x555db7ae8620_0 .net "a", 0 0, L_0x555db7ef0660;  alias, 1 drivers
v0x555db7ae86e0_0 .net "b", 0 0, L_0x555db7eee7d0;  alias, 1 drivers
v0x555db7ae87e0_0 .net "cout", 0 0, L_0x555db7eeeb40;  alias, 1 drivers
S_0x555db7ae8fc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7ae7390;
 .timescale 0 0;
P_0x555db7ae91c0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7ae9280 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ae8fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eef310 .functor OR 1, L_0x555db7eef0b0, L_0x555db7eef280, C4<0>, C4<0>;
v0x555db7aea170_0 .net "S", 0 0, L_0x555db7eef140;  1 drivers
v0x555db7aea230_0 .net "a", 0 0, L_0x555db7eef450;  1 drivers
v0x555db7aea300_0 .net "b", 0 0, L_0x555db7eef610;  1 drivers
v0x555db7aea400_0 .net "cin", 0 0, L_0x555db7eeec60;  alias, 1 drivers
v0x555db7aea4f0_0 .net "cout", 0 0, L_0x555db7eef310;  alias, 1 drivers
v0x555db7aea5e0_0 .net "cout1", 0 0, L_0x555db7eef0b0;  1 drivers
v0x555db7aea680_0 .net "cout2", 0 0, L_0x555db7eef280;  1 drivers
v0x555db7aea720_0 .net "s1", 0 0, L_0x555db7eef020;  1 drivers
S_0x555db7ae94e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ae9280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eef020 .functor XOR 1, L_0x555db7eef450, L_0x555db7eef610, C4<0>, C4<0>;
L_0x555db7eef0b0 .functor AND 1, L_0x555db7eef450, L_0x555db7eef610, C4<1>, C4<1>;
v0x555db7ae9780_0 .net "S", 0 0, L_0x555db7eef020;  alias, 1 drivers
v0x555db7ae9860_0 .net "a", 0 0, L_0x555db7eef450;  alias, 1 drivers
v0x555db7ae9920_0 .net "b", 0 0, L_0x555db7eef610;  alias, 1 drivers
v0x555db7ae99f0_0 .net "cout", 0 0, L_0x555db7eef0b0;  alias, 1 drivers
S_0x555db7ae9b60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ae9280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eef140 .functor XOR 1, L_0x555db7eeec60, L_0x555db7eef020, C4<0>, C4<0>;
L_0x555db7eef280 .functor AND 1, L_0x555db7eeec60, L_0x555db7eef020, C4<1>, C4<1>;
v0x555db7ae9dd0_0 .net "S", 0 0, L_0x555db7eef140;  alias, 1 drivers
v0x555db7ae9e90_0 .net "a", 0 0, L_0x555db7eeec60;  alias, 1 drivers
v0x555db7ae9f80_0 .net "b", 0 0, L_0x555db7eef020;  alias, 1 drivers
v0x555db7aea080_0 .net "cout", 0 0, L_0x555db7eef280;  alias, 1 drivers
S_0x555db7aea810 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7ae7390;
 .timescale 0 0;
P_0x555db7aeaa10 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7aeaad0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aea810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eefa80 .functor OR 1, L_0x555db7eef7d0, L_0x555db7eef9f0, C4<0>, C4<0>;
v0x555db7aeb9f0_0 .net "S", 0 0, L_0x555db7eef860;  1 drivers
v0x555db7aebab0_0 .net "a", 0 0, L_0x555db7eefbc0;  1 drivers
v0x555db7aebb80_0 .net "b", 0 0, L_0x555db7eefcf0;  1 drivers
v0x555db7aebc80_0 .net "cin", 0 0, L_0x555db7eef310;  alias, 1 drivers
v0x555db7aebd70_0 .net "cout", 0 0, L_0x555db7eefa80;  alias, 1 drivers
v0x555db7aebe60_0 .net "cout1", 0 0, L_0x555db7eef7d0;  1 drivers
v0x555db7aebf00_0 .net "cout2", 0 0, L_0x555db7eef9f0;  1 drivers
v0x555db7aebfa0_0 .net "s1", 0 0, L_0x555db7eef740;  1 drivers
S_0x555db7aead60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aeaad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eef740 .functor XOR 1, L_0x555db7eefbc0, L_0x555db7eefcf0, C4<0>, C4<0>;
L_0x555db7eef7d0 .functor AND 1, L_0x555db7eefbc0, L_0x555db7eefcf0, C4<1>, C4<1>;
v0x555db7aeb000_0 .net "S", 0 0, L_0x555db7eef740;  alias, 1 drivers
v0x555db7aeb0e0_0 .net "a", 0 0, L_0x555db7eefbc0;  alias, 1 drivers
v0x555db7aeb1a0_0 .net "b", 0 0, L_0x555db7eefcf0;  alias, 1 drivers
v0x555db7aeb270_0 .net "cout", 0 0, L_0x555db7eef7d0;  alias, 1 drivers
S_0x555db7aeb3e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aeaad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eef860 .functor XOR 1, L_0x555db7eef310, L_0x555db7eef740, C4<0>, C4<0>;
L_0x555db7eef9f0 .functor AND 1, L_0x555db7eef310, L_0x555db7eef740, C4<1>, C4<1>;
v0x555db7aeb650_0 .net "S", 0 0, L_0x555db7eef860;  alias, 1 drivers
v0x555db7aeb710_0 .net "a", 0 0, L_0x555db7eef310;  alias, 1 drivers
v0x555db7aeb800_0 .net "b", 0 0, L_0x555db7eef740;  alias, 1 drivers
v0x555db7aeb900_0 .net "cout", 0 0, L_0x555db7eef9f0;  alias, 1 drivers
S_0x555db7aec090 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7ae7390;
 .timescale 0 0;
P_0x555db7aec290 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7aec370 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aec090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef0180 .functor OR 1, L_0x555db7eefed0, L_0x555db7ef00f0, C4<0>, C4<0>;
v0x555db7aed260_0 .net "S", 0 0, L_0x555db7eeff60;  1 drivers
v0x555db7aed320_0 .net "a", 0 0, L_0x555db7ef0280;  1 drivers
v0x555db7aed3f0_0 .net "b", 0 0, L_0x555db7ef03b0;  1 drivers
v0x555db7aed4f0_0 .net "cin", 0 0, L_0x555db7eefa80;  alias, 1 drivers
v0x555db7aed5e0_0 .net "cout", 0 0, L_0x555db7ef0180;  alias, 1 drivers
v0x555db7aed6d0_0 .net "cout1", 0 0, L_0x555db7eefed0;  1 drivers
v0x555db7aed770_0 .net "cout2", 0 0, L_0x555db7ef00f0;  1 drivers
v0x555db7aed810_0 .net "s1", 0 0, L_0x555db7eefe20;  1 drivers
S_0x555db7aec5d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aec370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eefe20 .functor XOR 1, L_0x555db7ef0280, L_0x555db7ef03b0, C4<0>, C4<0>;
L_0x555db7eefed0 .functor AND 1, L_0x555db7ef0280, L_0x555db7ef03b0, C4<1>, C4<1>;
v0x555db7aec870_0 .net "S", 0 0, L_0x555db7eefe20;  alias, 1 drivers
v0x555db7aec950_0 .net "a", 0 0, L_0x555db7ef0280;  alias, 1 drivers
v0x555db7aeca10_0 .net "b", 0 0, L_0x555db7ef03b0;  alias, 1 drivers
v0x555db7aecae0_0 .net "cout", 0 0, L_0x555db7eefed0;  alias, 1 drivers
S_0x555db7aecc50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aec370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eeff60 .functor XOR 1, L_0x555db7eefa80, L_0x555db7eefe20, C4<0>, C4<0>;
L_0x555db7ef00f0 .functor AND 1, L_0x555db7eefa80, L_0x555db7eefe20, C4<1>, C4<1>;
v0x555db7aecec0_0 .net "S", 0 0, L_0x555db7eeff60;  alias, 1 drivers
v0x555db7aecf80_0 .net "a", 0 0, L_0x555db7eefa80;  alias, 1 drivers
v0x555db7aed070_0 .net "b", 0 0, L_0x555db7eefe20;  alias, 1 drivers
v0x555db7aed170_0 .net "cout", 0 0, L_0x555db7ef00f0;  alias, 1 drivers
S_0x555db7aeed10 .scope module, "ins3" "karatsuba_4" 3 142, 3 107 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X";
    .port_info 1 /INPUT 4 "Y";
    .port_info 2 /OUTPUT 8 "Z";
L_0x555db7f162a0 .functor XOR 1, L_0x555db7f055e0, L_0x555db7f07cc0, C4<0>, C4<0>;
v0x555db7bc2720_0 .net "X", 3 0, L_0x555db7eebd30;  alias, 1 drivers
v0x555db7bc2800_0 .net "Y", 3 0, L_0x555db7ef0780;  alias, 1 drivers
v0x555db7bc28d0_0 .net "Z", 7 0, L_0x555db7f21af0;  alias, 1 drivers
L_0x7f49c55c3bb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7bc29d0_0 .net/2u *"_ivl_20", 0 0, L_0x7f49c55c3bb0;  1 drivers
v0x555db7bc2a70_0 .net *"_ivl_24", 0 0, L_0x555db7f162a0;  1 drivers
L_0x7f49c55c3da8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7bc2ba0_0 .net/2u *"_ivl_28", 3 0, L_0x7f49c55c3da8;  1 drivers
L_0x7f49c55c3df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7bc2c80_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c3df0;  1 drivers
L_0x7f49c55c3e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7bc2d60_0 .net/2u *"_ivl_34", 1 0, L_0x7f49c55c3e38;  1 drivers
L_0x7f49c55c3e80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x555db7bc2e40_0 .net/2u *"_ivl_38", 3 0, L_0x7f49c55c3e80;  1 drivers
v0x555db7bc2f20_0 .net "a", 1 0, L_0x555db7f051f0;  1 drivers
v0x555db7bc2fe0_0 .net "a_abs", 1 0, L_0x555db7f066f0;  1 drivers
v0x555db7bc30f0_0 .net "b", 1 0, L_0x555db7f07830;  1 drivers
v0x555db7bc3200_0 .net "b_abs", 1 0, L_0x555db7f08d80;  1 drivers
v0x555db7bc3310_0 .net "c3", 0 0, L_0x555db7f1ea50;  1 drivers
v0x555db7bc33b0_0 .net "c4", 0 0, L_0x555db7f21c00;  1 drivers
v0x555db7bc3450_0 .net "neg_a", 0 0, L_0x555db7f055e0;  1 drivers
v0x555db7bc34f0_0 .net "neg_b", 0 0, L_0x555db7f07cc0;  1 drivers
v0x555db7bc36a0_0 .net "temp", 7 0, L_0x555db7f1e940;  1 drivers
v0x555db7bc3790_0 .net "term1", 7 0, L_0x555db7f1afb0;  1 drivers
v0x555db7bc3830_0 .net "term2", 7 0, L_0x555db7f1b0a0;  1 drivers
v0x555db7bc38d0_0 .net "term3", 7 0, L_0x555db7f1b250;  1 drivers
v0x555db7bc39a0_0 .net "z0", 3 0, L_0x555db7f04200;  1 drivers
v0x555db7bc3a40_0 .net "z1_1", 4 0, L_0x555db7f16330;  1 drivers
v0x555db7bc3ae0_0 .net "z1_3", 3 0, L_0x555db7f137a0;  1 drivers
v0x555db7bc3bd0_0 .net "z1_3_pad", 4 0, L_0x555db7f13a10;  1 drivers
v0x555db7bc3c90_0 .net "z1_4", 4 0, L_0x555db7f160e0;  1 drivers
v0x555db7bc3d80_0 .net "z1_pad", 4 0, L_0x555db7f1adf0;  1 drivers
v0x555db7bc3e90_0 .net "z2", 3 0, L_0x555db7efb5d0;  1 drivers
L_0x555db7efb840 .part L_0x555db7eebd30, 2, 2;
L_0x555db7efb990 .part L_0x555db7ef0780, 2, 2;
L_0x555db7f04410 .part L_0x555db7eebd30, 0, 2;
L_0x555db7f044b0 .part L_0x555db7ef0780, 0, 2;
L_0x555db7f06820 .part L_0x555db7eebd30, 0, 2;
L_0x555db7f068c0 .part L_0x555db7eebd30, 2, 2;
L_0x555db7f08eb0 .part L_0x555db7ef0780, 2, 2;
L_0x555db7f08f50 .part L_0x555db7ef0780, 0, 2;
L_0x555db7f13a10 .concat [ 4 1 0 0], L_0x555db7f137a0, L_0x7f49c55c3bb0;
L_0x555db7f16330 .functor MUXZ 5, L_0x555db7f13a10, L_0x555db7f160e0, L_0x555db7f162a0, C4<>;
L_0x555db7f1afb0 .concat [ 4 4 0 0], L_0x555db7f04200, L_0x7f49c55c3da8;
L_0x555db7f1b0a0 .concat [ 2 5 1 0], L_0x7f49c55c3e38, L_0x555db7f1adf0, L_0x7f49c55c3df0;
L_0x555db7f1b250 .concat [ 4 4 0 0], L_0x7f49c55c3e80, L_0x555db7efb5d0;
S_0x555db7aeefb0 .scope module, "ins1" "subtractor_Nbit" 3 115, 3 36 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7aef1b0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7f05290 .functor NOT 2, L_0x555db7f068c0, C4<00>, C4<00>, C4<00>;
L_0x7f49c55c35c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f053f0 .functor BUFZ 1, L_0x7f49c55c35c8, C4<0>, C4<0>, C4<0>;
L_0x555db7f055e0 .functor NOT 1, L_0x555db7f054b0, C4<0>, C4<0>, C4<0>;
v0x555db7af6580_0 .net "D", 1 0, L_0x555db7f051f0;  alias, 1 drivers
v0x555db7af6670_0 .net *"_ivl_21", 0 0, L_0x555db7f053f0;  1 drivers
v0x555db7af6730_0 .net "a", 1 0, L_0x555db7f06820;  1 drivers
v0x555db7af6820_0 .net "abs_D", 1 0, L_0x555db7f066f0;  alias, 1 drivers
v0x555db7af6900_0 .net "b", 1 0, L_0x555db7f068c0;  1 drivers
v0x555db7af6a30_0 .net "b_comp", 1 0, L_0x555db7f05290;  1 drivers
v0x555db7af6b10_0 .net "carry", 2 0, L_0x555db7f05300;  1 drivers
v0x555db7af6bf0_0 .net "cin", 0 0, L_0x7f49c55c35c8;  1 drivers
v0x555db7af6cb0_0 .net "is_pos", 0 0, L_0x555db7f054b0;  1 drivers
v0x555db7af6d70_0 .net "negative", 0 0, L_0x555db7f055e0;  alias, 1 drivers
v0x555db7af6e30_0 .net "twos", 1 0, L_0x555db7f06570;  1 drivers
L_0x555db7f04810 .part L_0x555db7f06820, 0, 1;
L_0x555db7f04940 .part L_0x555db7f05290, 0, 1;
L_0x555db7f04a70 .part L_0x555db7f05300, 0, 1;
L_0x555db7f04e60 .part L_0x555db7f06820, 1, 1;
L_0x555db7f04f90 .part L_0x555db7f05290, 1, 1;
L_0x555db7f050c0 .part L_0x555db7f05300, 1, 1;
L_0x555db7f051f0 .concat8 [ 1 1 0 0], L_0x555db7f04630, L_0x555db7f04c80;
L_0x555db7f05300 .concat8 [ 1 1 1 0], L_0x555db7f053f0, L_0x555db7f047a0, L_0x555db7f04df0;
L_0x555db7f054b0 .part L_0x555db7f05300, 2, 1;
L_0x555db7f066f0 .functor MUXZ 2, L_0x555db7f06570, L_0x555db7f051f0, L_0x555db7f054b0, C4<>;
S_0x555db7aef380 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7aeefb0;
 .timescale 0 0;
P_0x555db7aef5a0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7aef680 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7aef380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f047a0 .functor OR 1, L_0x555db7f045c0, L_0x555db7f04730, C4<0>, C4<0>;
v0x555db7af0550_0 .net "S", 0 0, L_0x555db7f04630;  1 drivers
v0x555db7af0610_0 .net "a", 0 0, L_0x555db7f04810;  1 drivers
v0x555db7af06e0_0 .net "b", 0 0, L_0x555db7f04940;  1 drivers
v0x555db7af07e0_0 .net "cin", 0 0, L_0x555db7f04a70;  1 drivers
v0x555db7af08b0_0 .net "cout", 0 0, L_0x555db7f047a0;  1 drivers
v0x555db7af09a0_0 .net "cout1", 0 0, L_0x555db7f045c0;  1 drivers
v0x555db7af0a40_0 .net "cout2", 0 0, L_0x555db7f04730;  1 drivers
v0x555db7af0b10_0 .net "s1", 0 0, L_0x555db7f04550;  1 drivers
S_0x555db7aef8e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aef680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f04550 .functor XOR 1, L_0x555db7f04810, L_0x555db7f04940, C4<0>, C4<0>;
L_0x555db7f045c0 .functor AND 1, L_0x555db7f04810, L_0x555db7f04940, C4<1>, C4<1>;
v0x555db7aefb50_0 .net "S", 0 0, L_0x555db7f04550;  alias, 1 drivers
v0x555db7aefc30_0 .net "a", 0 0, L_0x555db7f04810;  alias, 1 drivers
v0x555db7aefcf0_0 .net "b", 0 0, L_0x555db7f04940;  alias, 1 drivers
v0x555db7aefdc0_0 .net "cout", 0 0, L_0x555db7f045c0;  alias, 1 drivers
S_0x555db7aeff30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aef680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f04630 .functor XOR 1, L_0x555db7f04a70, L_0x555db7f04550, C4<0>, C4<0>;
L_0x555db7f04730 .functor AND 1, L_0x555db7f04a70, L_0x555db7f04550, C4<1>, C4<1>;
v0x555db7af01a0_0 .net "S", 0 0, L_0x555db7f04630;  alias, 1 drivers
v0x555db7af0260_0 .net "a", 0 0, L_0x555db7f04a70;  alias, 1 drivers
v0x555db7af0320_0 .net "b", 0 0, L_0x555db7f04550;  alias, 1 drivers
v0x555db7af0420_0 .net "cout", 0 0, L_0x555db7f04730;  alias, 1 drivers
S_0x555db7af0c00 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7aeefb0;
 .timescale 0 0;
P_0x555db7af0e00 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7af0ec0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7af0c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f04df0 .functor OR 1, L_0x555db7f04c10, L_0x555db7f04d80, C4<0>, C4<0>;
v0x555db7af1dc0_0 .net "S", 0 0, L_0x555db7f04c80;  1 drivers
v0x555db7af1e80_0 .net "a", 0 0, L_0x555db7f04e60;  1 drivers
v0x555db7af1f50_0 .net "b", 0 0, L_0x555db7f04f90;  1 drivers
v0x555db7af2050_0 .net "cin", 0 0, L_0x555db7f050c0;  1 drivers
v0x555db7af2120_0 .net "cout", 0 0, L_0x555db7f04df0;  1 drivers
v0x555db7af2210_0 .net "cout1", 0 0, L_0x555db7f04c10;  1 drivers
v0x555db7af22b0_0 .net "cout2", 0 0, L_0x555db7f04d80;  1 drivers
v0x555db7af2380_0 .net "s1", 0 0, L_0x555db7f04ba0;  1 drivers
S_0x555db7af1120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7af0ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f04ba0 .functor XOR 1, L_0x555db7f04e60, L_0x555db7f04f90, C4<0>, C4<0>;
L_0x555db7f04c10 .functor AND 1, L_0x555db7f04e60, L_0x555db7f04f90, C4<1>, C4<1>;
v0x555db7af13c0_0 .net "S", 0 0, L_0x555db7f04ba0;  alias, 1 drivers
v0x555db7af14a0_0 .net "a", 0 0, L_0x555db7f04e60;  alias, 1 drivers
v0x555db7af1560_0 .net "b", 0 0, L_0x555db7f04f90;  alias, 1 drivers
v0x555db7af1630_0 .net "cout", 0 0, L_0x555db7f04c10;  alias, 1 drivers
S_0x555db7af17a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7af0ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f04c80 .functor XOR 1, L_0x555db7f050c0, L_0x555db7f04ba0, C4<0>, C4<0>;
L_0x555db7f04d80 .functor AND 1, L_0x555db7f050c0, L_0x555db7f04ba0, C4<1>, C4<1>;
v0x555db7af1a10_0 .net "S", 0 0, L_0x555db7f04c80;  alias, 1 drivers
v0x555db7af1ad0_0 .net "a", 0 0, L_0x555db7f050c0;  alias, 1 drivers
v0x555db7af1b90_0 .net "b", 0 0, L_0x555db7f04ba0;  alias, 1 drivers
v0x555db7af1c90_0 .net "cout", 0 0, L_0x555db7f04d80;  alias, 1 drivers
S_0x555db7af2470 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7aeefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7af2650 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7f056f0 .functor NOT 2, L_0x555db7f051f0, C4<00>, C4<00>, C4<00>;
v0x555db7af61f0_0 .net "cout", 0 0, L_0x555db7f06680;  1 drivers
v0x555db7af62b0_0 .net "i", 1 0, L_0x555db7f051f0;  alias, 1 drivers
v0x555db7af6370_0 .net "o", 1 0, L_0x555db7f06570;  alias, 1 drivers
v0x555db7af6470_0 .net "temp2", 1 0, L_0x555db7f056f0;  1 drivers
S_0x555db7af2760 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7af2470;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7af2940 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c3580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f06610 .functor BUFZ 1, L_0x7f49c55c3580, C4<0>, C4<0>, C4<0>;
L_0x555db7f06680 .functor BUFZ 1, L_0x555db7f061c0, C4<0>, C4<0>, C4<0>;
v0x555db7af5bf0_0 .net "S", 1 0, L_0x555db7f06570;  alias, 1 drivers
v0x555db7af5cf0_0 .net "a", 1 0, L_0x555db7f056f0;  alias, 1 drivers
L_0x7f49c55c3538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7af5dd0_0 .net "b", 1 0, L_0x7f49c55c3538;  1 drivers
v0x555db7af5e90 .array "carry", 0 2;
v0x555db7af5e90_0 .net v0x555db7af5e90 0, 0 0, L_0x555db7f06610; 1 drivers
v0x555db7af5e90_1 .net v0x555db7af5e90 1, 0 0, L_0x555db7f05c10; 1 drivers
v0x555db7af5e90_2 .net v0x555db7af5e90 2, 0 0, L_0x555db7f061c0; 1 drivers
v0x555db7af5fa0_0 .net "cin", 0 0, L_0x7f49c55c3580;  1 drivers
v0x555db7af6090_0 .net "cout", 0 0, L_0x555db7f06680;  alias, 1 drivers
L_0x555db7f05d10 .part L_0x555db7f056f0, 0, 1;
L_0x555db7f05e40 .part L_0x7f49c55c3538, 0, 1;
L_0x555db7f06280 .part L_0x555db7f056f0, 1, 1;
L_0x555db7f06440 .part L_0x7f49c55c3538, 1, 1;
L_0x555db7f06570 .concat8 [ 1 1 0 0], L_0x555db7f059c0, L_0x555db7f06050;
S_0x555db7af2ac0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7af2760;
 .timescale 0 0;
P_0x555db7af2ce0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7af2dc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7af2ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f05c10 .functor OR 1, L_0x555db7f05900, L_0x555db7f05b10, C4<0>, C4<0>;
v0x555db7af3cf0_0 .net "S", 0 0, L_0x555db7f059c0;  1 drivers
v0x555db7af3db0_0 .net "a", 0 0, L_0x555db7f05d10;  1 drivers
v0x555db7af3e80_0 .net "b", 0 0, L_0x555db7f05e40;  1 drivers
v0x555db7af3f80_0 .net "cin", 0 0, L_0x555db7f06610;  alias, 1 drivers
v0x555db7af4050_0 .net "cout", 0 0, L_0x555db7f05c10;  alias, 1 drivers
v0x555db7af4140_0 .net "cout1", 0 0, L_0x555db7f05900;  1 drivers
v0x555db7af41e0_0 .net "cout2", 0 0, L_0x555db7f05b10;  1 drivers
v0x555db7af42b0_0 .net "s1", 0 0, L_0x555db7f05840;  1 drivers
S_0x555db7af3050 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7af2dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f05840 .functor XOR 1, L_0x555db7f05d10, L_0x555db7f05e40, C4<0>, C4<0>;
L_0x555db7f05900 .functor AND 1, L_0x555db7f05d10, L_0x555db7f05e40, C4<1>, C4<1>;
v0x555db7af32f0_0 .net "S", 0 0, L_0x555db7f05840;  alias, 1 drivers
v0x555db7af33d0_0 .net "a", 0 0, L_0x555db7f05d10;  alias, 1 drivers
v0x555db7af3490_0 .net "b", 0 0, L_0x555db7f05e40;  alias, 1 drivers
v0x555db7af3560_0 .net "cout", 0 0, L_0x555db7f05900;  alias, 1 drivers
S_0x555db7af36d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7af2dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f059c0 .functor XOR 1, L_0x555db7f06610, L_0x555db7f05840, C4<0>, C4<0>;
L_0x555db7f05b10 .functor AND 1, L_0x555db7f06610, L_0x555db7f05840, C4<1>, C4<1>;
v0x555db7af3940_0 .net "S", 0 0, L_0x555db7f059c0;  alias, 1 drivers
v0x555db7af3a00_0 .net "a", 0 0, L_0x555db7f06610;  alias, 1 drivers
v0x555db7af3ac0_0 .net "b", 0 0, L_0x555db7f05840;  alias, 1 drivers
v0x555db7af3bc0_0 .net "cout", 0 0, L_0x555db7f05b10;  alias, 1 drivers
S_0x555db7af43a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7af2760;
 .timescale 0 0;
P_0x555db7af45a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7af4660 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7af43a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f061c0 .functor OR 1, L_0x555db7f05fe0, L_0x555db7f06150, C4<0>, C4<0>;
v0x555db7af5550_0 .net "S", 0 0, L_0x555db7f06050;  1 drivers
v0x555db7af5610_0 .net "a", 0 0, L_0x555db7f06280;  1 drivers
v0x555db7af56e0_0 .net "b", 0 0, L_0x555db7f06440;  1 drivers
v0x555db7af57e0_0 .net "cin", 0 0, L_0x555db7f05c10;  alias, 1 drivers
v0x555db7af58d0_0 .net "cout", 0 0, L_0x555db7f061c0;  alias, 1 drivers
v0x555db7af59c0_0 .net "cout1", 0 0, L_0x555db7f05fe0;  1 drivers
v0x555db7af5a60_0 .net "cout2", 0 0, L_0x555db7f06150;  1 drivers
v0x555db7af5b00_0 .net "s1", 0 0, L_0x555db7f05f70;  1 drivers
S_0x555db7af48c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7af4660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f05f70 .functor XOR 1, L_0x555db7f06280, L_0x555db7f06440, C4<0>, C4<0>;
L_0x555db7f05fe0 .functor AND 1, L_0x555db7f06280, L_0x555db7f06440, C4<1>, C4<1>;
v0x555db7af4b60_0 .net "S", 0 0, L_0x555db7f05f70;  alias, 1 drivers
v0x555db7af4c40_0 .net "a", 0 0, L_0x555db7f06280;  alias, 1 drivers
v0x555db7af4d00_0 .net "b", 0 0, L_0x555db7f06440;  alias, 1 drivers
v0x555db7af4dd0_0 .net "cout", 0 0, L_0x555db7f05fe0;  alias, 1 drivers
S_0x555db7af4f40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7af4660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f06050 .functor XOR 1, L_0x555db7f05c10, L_0x555db7f05f70, C4<0>, C4<0>;
L_0x555db7f06150 .functor AND 1, L_0x555db7f05c10, L_0x555db7f05f70, C4<1>, C4<1>;
v0x555db7af51b0_0 .net "S", 0 0, L_0x555db7f06050;  alias, 1 drivers
v0x555db7af5270_0 .net "a", 0 0, L_0x555db7f05c10;  alias, 1 drivers
v0x555db7af5360_0 .net "b", 0 0, L_0x555db7f05f70;  alias, 1 drivers
v0x555db7af5460_0 .net "cout", 0 0, L_0x555db7f06150;  alias, 1 drivers
S_0x555db7af6ff0 .scope module, "ins11" "karatsuba_2" 3 113, 3 82 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7ef5010 .functor XOR 1, L_0x555db7ef1b60, L_0x555db7ef2f90, C4<0>, C4<0>;
v0x555db7b1b2b0_0 .net "X", 1 0, L_0x555db7efb840;  1 drivers
v0x555db7b1b3b0_0 .net "Y", 1 0, L_0x555db7efb990;  1 drivers
v0x555db7b1b490_0 .net "Z", 3 0, L_0x555db7efb5d0;  alias, 1 drivers
v0x555db7b1b560_0 .net *"_ivl_20", 0 0, L_0x555db7ef5010;  1 drivers
L_0x7f49c55c2f08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b1b620_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c2f08;  1 drivers
L_0x7f49c55c2f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b1b750_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c2f50;  1 drivers
L_0x7f49c55c2f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b1b830_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c2f98;  1 drivers
L_0x7f49c55c2fe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b1b910_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c2fe0;  1 drivers
v0x555db7b1b9f0_0 .net "a", 0 0, L_0x555db7ef1520;  1 drivers
v0x555db7b1bb20_0 .net "a_abs", 0 0, L_0x555db7ef23e0;  1 drivers
v0x555db7b1bbc0_0 .net "b", 0 0, L_0x555db7ef2950;  1 drivers
v0x555db7b1bcf0_0 .net "b_abs", 0 0, L_0x555db7ef3810;  1 drivers
v0x555db7b1bd90_0 .net "c1", 0 0, L_0x555db7ef6350;  1 drivers
v0x555db7b1be30_0 .net "c2", 0 0, L_0x555db7ef7500;  1 drivers
v0x555db7b1bed0_0 .net "c3", 0 0, L_0x555db7ef97d0;  1 drivers
v0x555db7b1bfc0_0 .net "c4", 0 0, L_0x555db7efb7b0;  1 drivers
v0x555db7b1c060_0 .net "neg_a", 0 0, L_0x555db7ef1b60;  1 drivers
v0x555db7b1c210_0 .net "neg_b", 0 0, L_0x555db7ef2f90;  1 drivers
v0x555db7b1c2b0_0 .net "temp", 3 0, L_0x555db7ef96a0;  1 drivers
v0x555db7b1c3a0_0 .net "term1", 3 0, L_0x555db7ef7590;  1 drivers
v0x555db7b1c440_0 .net "term2", 3 0, L_0x555db7ef7630;  1 drivers
v0x555db7b1c4e0_0 .net "term3", 3 0, L_0x555db7ef7770;  1 drivers
v0x555db7b1c5b0_0 .net "z0", 1 0, L_0x555db7ef0f10;  1 drivers
v0x555db7b1c6a0_0 .net "z1", 1 0, L_0x555db7ef7320;  1 drivers
v0x555db7b1c740_0 .net "z1_1", 1 0, L_0x555db7ef50a0;  1 drivers
v0x555db7b1c810_0 .net "z1_2", 1 0, L_0x555db7ef6220;  1 drivers
v0x555db7b1c900_0 .net "z1_3", 1 0, L_0x555db7ef3cd0;  1 drivers
v0x555db7b1c9f0_0 .net "z1_4", 1 0, L_0x555db7ef4e50;  1 drivers
v0x555db7b1cb00_0 .net "z2", 1 0, L_0x555db7ef0b80;  1 drivers
L_0x555db7ef0cc0 .part L_0x555db7efb840, 1, 1;
L_0x555db7ef0db0 .part L_0x555db7efb990, 1, 1;
L_0x555db7ef1050 .part L_0x555db7efb840, 0, 1;
L_0x555db7ef1190 .part L_0x555db7efb990, 0, 1;
L_0x555db7ef2480 .part L_0x555db7efb840, 0, 1;
L_0x555db7ef2520 .part L_0x555db7efb840, 1, 1;
L_0x555db7ef38b0 .part L_0x555db7efb990, 1, 1;
L_0x555db7ef3950 .part L_0x555db7efb990, 0, 1;
L_0x555db7ef50a0 .functor MUXZ 2, L_0x555db7ef3cd0, L_0x555db7ef4e50, L_0x555db7ef5010, C4<>;
L_0x555db7ef7590 .concat [ 2 2 0 0], L_0x555db7ef0f10, L_0x7f49c55c2f08;
L_0x555db7ef7630 .concat [ 1 2 1 0], L_0x7f49c55c2f98, L_0x555db7ef7320, L_0x7f49c55c2f50;
L_0x555db7ef7770 .concat [ 2 2 0 0], L_0x7f49c55c2fe0, L_0x555db7ef0b80;
S_0x555db7af7240 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7af7440 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ef18b0 .functor NOT 1, L_0x555db7ef2520, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c2cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ef1a00 .functor BUFZ 1, L_0x7f49c55c2cc8, C4<0>, C4<0>, C4<0>;
L_0x555db7ef1b60 .functor NOT 1, L_0x555db7ef1ac0, C4<0>, C4<0>, C4<0>;
v0x555db7afb7c0_0 .net "D", 0 0, L_0x555db7ef1520;  alias, 1 drivers
v0x555db7afb880_0 .net *"_ivl_9", 0 0, L_0x555db7ef1a00;  1 drivers
v0x555db7afb960_0 .net "a", 0 0, L_0x555db7ef2480;  1 drivers
v0x555db7afba50_0 .net "abs_D", 0 0, L_0x555db7ef23e0;  alias, 1 drivers
v0x555db7afbb30_0 .net "b", 0 0, L_0x555db7ef2520;  1 drivers
v0x555db7afbc60_0 .net "b_comp", 0 0, L_0x555db7ef18b0;  1 drivers
v0x555db7afbd70_0 .net "carry", 1 0, L_0x555db7ef1940;  1 drivers
v0x555db7afbe50_0 .net "cin", 0 0, L_0x7f49c55c2cc8;  1 drivers
v0x555db7afbf10_0 .net "is_pos", 0 0, L_0x555db7ef1ac0;  1 drivers
v0x555db7afbfd0_0 .net "negative", 0 0, L_0x555db7ef1b60;  alias, 1 drivers
v0x555db7afc090_0 .net "twos", 0 0, L_0x555db7ef1f60;  1 drivers
L_0x555db7ef1780 .part L_0x555db7ef1940, 0, 1;
L_0x555db7ef1940 .concat8 [ 1 1 0 0], L_0x555db7ef1a00, L_0x555db7ef16f0;
L_0x555db7ef1ac0 .part L_0x555db7ef1940, 1, 1;
L_0x555db7ef23e0 .functor MUXZ 1, L_0x555db7ef1f60, L_0x555db7ef1520, L_0x555db7ef1ac0, C4<>;
S_0x555db7af7610 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7af7240;
 .timescale 0 0;
P_0x555db7af7830 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7af7910 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7af7610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef16f0 .functor OR 1, L_0x555db7ef1340, L_0x555db7ef1660, C4<0>, C4<0>;
v0x555db7af8810_0 .net "S", 0 0, L_0x555db7ef1520;  alias, 1 drivers
v0x555db7af88d0_0 .net "a", 0 0, L_0x555db7ef2480;  alias, 1 drivers
v0x555db7af89a0_0 .net "b", 0 0, L_0x555db7ef18b0;  alias, 1 drivers
v0x555db7af8aa0_0 .net "cin", 0 0, L_0x555db7ef1780;  1 drivers
v0x555db7af8b70_0 .net "cout", 0 0, L_0x555db7ef16f0;  1 drivers
v0x555db7af8c60_0 .net "cout1", 0 0, L_0x555db7ef1340;  1 drivers
v0x555db7af8d00_0 .net "cout2", 0 0, L_0x555db7ef1660;  1 drivers
v0x555db7af8dd0_0 .net "s1", 0 0, L_0x555db7ef12d0;  1 drivers
S_0x555db7af7b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7af7910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef12d0 .functor XOR 1, L_0x555db7ef2480, L_0x555db7ef18b0, C4<0>, C4<0>;
L_0x555db7ef1340 .functor AND 1, L_0x555db7ef2480, L_0x555db7ef18b0, C4<1>, C4<1>;
v0x555db7af7e10_0 .net "S", 0 0, L_0x555db7ef12d0;  alias, 1 drivers
v0x555db7af7ef0_0 .net "a", 0 0, L_0x555db7ef2480;  alias, 1 drivers
v0x555db7af7fb0_0 .net "b", 0 0, L_0x555db7ef18b0;  alias, 1 drivers
v0x555db7af8080_0 .net "cout", 0 0, L_0x555db7ef1340;  alias, 1 drivers
S_0x555db7af81f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7af7910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef1520 .functor XOR 1, L_0x555db7ef1780, L_0x555db7ef12d0, C4<0>, C4<0>;
L_0x555db7ef1660 .functor AND 1, L_0x555db7ef1780, L_0x555db7ef12d0, C4<1>, C4<1>;
v0x555db7af8460_0 .net "S", 0 0, L_0x555db7ef1520;  alias, 1 drivers
v0x555db7af8520_0 .net "a", 0 0, L_0x555db7ef1780;  alias, 1 drivers
v0x555db7af85e0_0 .net "b", 0 0, L_0x555db7ef12d0;  alias, 1 drivers
v0x555db7af86e0_0 .net "cout", 0 0, L_0x555db7ef1660;  alias, 1 drivers
S_0x555db7af8ec0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7af7240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7af90a0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ef1c70 .functor NOT 1, L_0x555db7ef1520, C4<0>, C4<0>, C4<0>;
v0x555db7afb450_0 .net "cout", 0 0, L_0x555db7ef2300;  1 drivers
v0x555db7afb510_0 .net "i", 0 0, L_0x555db7ef1520;  alias, 1 drivers
v0x555db7afb600_0 .net "o", 0 0, L_0x555db7ef1f60;  alias, 1 drivers
v0x555db7afb6a0_0 .net "temp2", 0 0, L_0x555db7ef1c70;  1 drivers
S_0x555db7af9180 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7af8ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7af9380 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c2c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ef2270 .functor BUFZ 1, L_0x7f49c55c2c80, C4<0>, C4<0>, C4<0>;
L_0x555db7ef2300 .functor BUFZ 1, L_0x555db7ef21c0, C4<0>, C4<0>, C4<0>;
v0x555db7afade0_0 .net "S", 0 0, L_0x555db7ef1f60;  alias, 1 drivers
v0x555db7afaef0_0 .net "a", 0 0, L_0x555db7ef1c70;  alias, 1 drivers
L_0x7f49c55c2c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7afb000_0 .net "b", 0 0, L_0x7f49c55c2c38;  1 drivers
v0x555db7afb0f0 .array "carry", 0 1;
v0x555db7afb0f0_0 .net v0x555db7afb0f0 0, 0 0, L_0x555db7ef2270; 1 drivers
v0x555db7afb0f0_1 .net v0x555db7afb0f0 1, 0 0, L_0x555db7ef21c0; 1 drivers
v0x555db7afb200_0 .net "cin", 0 0, L_0x7f49c55c2c80;  1 drivers
v0x555db7afb2f0_0 .net "cout", 0 0, L_0x555db7ef2300;  alias, 1 drivers
S_0x555db7af9500 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7af9180;
 .timescale 0 0;
P_0x555db7af9720 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7af9800 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7af9500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef21c0 .functor OR 1, L_0x555db7ef1e40, L_0x555db7ef20a0, C4<0>, C4<0>;
v0x555db7afa730_0 .net "S", 0 0, L_0x555db7ef1f60;  alias, 1 drivers
v0x555db7afa7f0_0 .net "a", 0 0, L_0x555db7ef1c70;  alias, 1 drivers
v0x555db7afa8c0_0 .net "b", 0 0, L_0x7f49c55c2c38;  alias, 1 drivers
v0x555db7afa9c0_0 .net "cin", 0 0, L_0x555db7ef2270;  alias, 1 drivers
v0x555db7afaa90_0 .net "cout", 0 0, L_0x555db7ef21c0;  alias, 1 drivers
v0x555db7afab80_0 .net "cout1", 0 0, L_0x555db7ef1e40;  1 drivers
v0x555db7afac20_0 .net "cout2", 0 0, L_0x555db7ef20a0;  1 drivers
v0x555db7afacf0_0 .net "s1", 0 0, L_0x555db7ef1d90;  1 drivers
S_0x555db7af9a90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7af9800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef1d90 .functor XOR 1, L_0x555db7ef1c70, L_0x7f49c55c2c38, C4<0>, C4<0>;
L_0x555db7ef1e40 .functor AND 1, L_0x555db7ef1c70, L_0x7f49c55c2c38, C4<1>, C4<1>;
v0x555db7af9d30_0 .net "S", 0 0, L_0x555db7ef1d90;  alias, 1 drivers
v0x555db7af9e10_0 .net "a", 0 0, L_0x555db7ef1c70;  alias, 1 drivers
v0x555db7af9ed0_0 .net "b", 0 0, L_0x7f49c55c2c38;  alias, 1 drivers
v0x555db7af9fa0_0 .net "cout", 0 0, L_0x555db7ef1e40;  alias, 1 drivers
S_0x555db7afa110 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7af9800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef1f60 .functor XOR 1, L_0x555db7ef2270, L_0x555db7ef1d90, C4<0>, C4<0>;
L_0x555db7ef20a0 .functor AND 1, L_0x555db7ef2270, L_0x555db7ef1d90, C4<1>, C4<1>;
v0x555db7afa380_0 .net "S", 0 0, L_0x555db7ef1f60;  alias, 1 drivers
v0x555db7afa440_0 .net "a", 0 0, L_0x555db7ef2270;  alias, 1 drivers
v0x555db7afa500_0 .net "b", 0 0, L_0x555db7ef1d90;  alias, 1 drivers
v0x555db7afa600_0 .net "cout", 0 0, L_0x555db7ef20a0;  alias, 1 drivers
S_0x555db7afc2e0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ef0af0 .functor AND 1, L_0x555db7ef0cc0, L_0x555db7ef0db0, C4<1>, C4<1>;
v0x555db7afc490_0 .net "X", 0 0, L_0x555db7ef0cc0;  1 drivers
v0x555db7afc570_0 .net "Y", 0 0, L_0x555db7ef0db0;  1 drivers
v0x555db7afc630_0 .net "Z", 1 0, L_0x555db7ef0b80;  alias, 1 drivers
L_0x7f49c55c2ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7afc6f0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c2ba8;  1 drivers
v0x555db7afc7d0_0 .net "z", 0 0, L_0x555db7ef0af0;  1 drivers
L_0x555db7ef0b80 .concat [ 1 1 0 0], L_0x555db7ef0af0, L_0x7f49c55c2ba8;
S_0x555db7afc960 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ef0ea0 .functor AND 1, L_0x555db7ef1050, L_0x555db7ef1190, C4<1>, C4<1>;
v0x555db7afcb90_0 .net "X", 0 0, L_0x555db7ef1050;  1 drivers
v0x555db7afcc50_0 .net "Y", 0 0, L_0x555db7ef1190;  1 drivers
v0x555db7afcd10_0 .net "Z", 1 0, L_0x555db7ef0f10;  alias, 1 drivers
L_0x7f49c55c2bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7afcdd0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c2bf0;  1 drivers
v0x555db7afceb0_0 .net "z", 0 0, L_0x555db7ef0ea0;  1 drivers
L_0x555db7ef0f10 .concat [ 1 1 0 0], L_0x555db7ef0ea0, L_0x7f49c55c2bf0;
S_0x555db7afd040 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7afd220 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7ef2ce0 .functor NOT 1, L_0x555db7ef3950, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c2da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ef2e30 .functor BUFZ 1, L_0x7f49c55c2da0, C4<0>, C4<0>, C4<0>;
L_0x555db7ef2f90 .functor NOT 1, L_0x555db7ef2ef0, C4<0>, C4<0>, C4<0>;
v0x555db7b01520_0 .net "D", 0 0, L_0x555db7ef2950;  alias, 1 drivers
v0x555db7b015e0_0 .net *"_ivl_9", 0 0, L_0x555db7ef2e30;  1 drivers
v0x555db7b016c0_0 .net "a", 0 0, L_0x555db7ef38b0;  1 drivers
v0x555db7b017b0_0 .net "abs_D", 0 0, L_0x555db7ef3810;  alias, 1 drivers
v0x555db7b01890_0 .net "b", 0 0, L_0x555db7ef3950;  1 drivers
v0x555db7b019c0_0 .net "b_comp", 0 0, L_0x555db7ef2ce0;  1 drivers
v0x555db7b01ad0_0 .net "carry", 1 0, L_0x555db7ef2d70;  1 drivers
v0x555db7b01bb0_0 .net "cin", 0 0, L_0x7f49c55c2da0;  1 drivers
v0x555db7b01c70_0 .net "is_pos", 0 0, L_0x555db7ef2ef0;  1 drivers
v0x555db7b01d30_0 .net "negative", 0 0, L_0x555db7ef2f90;  alias, 1 drivers
v0x555db7b01df0_0 .net "twos", 0 0, L_0x555db7ef3390;  1 drivers
L_0x555db7ef2bb0 .part L_0x555db7ef2d70, 0, 1;
L_0x555db7ef2d70 .concat8 [ 1 1 0 0], L_0x555db7ef2e30, L_0x555db7ef2b20;
L_0x555db7ef2ef0 .part L_0x555db7ef2d70, 1, 1;
L_0x555db7ef3810 .functor MUXZ 1, L_0x555db7ef3390, L_0x555db7ef2950, L_0x555db7ef2ef0, C4<>;
S_0x555db7afd3f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7afd040;
 .timescale 0 0;
P_0x555db7afd5f0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7afd6d0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7afd3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef2b20 .functor OR 1, L_0x555db7ef2750, L_0x555db7ef2a90, C4<0>, C4<0>;
v0x555db7afe570_0 .net "S", 0 0, L_0x555db7ef2950;  alias, 1 drivers
v0x555db7afe630_0 .net "a", 0 0, L_0x555db7ef38b0;  alias, 1 drivers
v0x555db7afe700_0 .net "b", 0 0, L_0x555db7ef2ce0;  alias, 1 drivers
v0x555db7afe800_0 .net "cin", 0 0, L_0x555db7ef2bb0;  1 drivers
v0x555db7afe8d0_0 .net "cout", 0 0, L_0x555db7ef2b20;  1 drivers
v0x555db7afe9c0_0 .net "cout1", 0 0, L_0x555db7ef2750;  1 drivers
v0x555db7afea60_0 .net "cout2", 0 0, L_0x555db7ef2a90;  1 drivers
v0x555db7afeb30_0 .net "s1", 0 0, L_0x555db7ef26a0;  1 drivers
S_0x555db7afd930 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7afd6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef26a0 .functor XOR 1, L_0x555db7ef38b0, L_0x555db7ef2ce0, C4<0>, C4<0>;
L_0x555db7ef2750 .functor AND 1, L_0x555db7ef38b0, L_0x555db7ef2ce0, C4<1>, C4<1>;
v0x555db7afdba0_0 .net "S", 0 0, L_0x555db7ef26a0;  alias, 1 drivers
v0x555db7afdc80_0 .net "a", 0 0, L_0x555db7ef38b0;  alias, 1 drivers
v0x555db7afdd40_0 .net "b", 0 0, L_0x555db7ef2ce0;  alias, 1 drivers
v0x555db7afdde0_0 .net "cout", 0 0, L_0x555db7ef2750;  alias, 1 drivers
S_0x555db7afdf50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7afd6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef2950 .functor XOR 1, L_0x555db7ef2bb0, L_0x555db7ef26a0, C4<0>, C4<0>;
L_0x555db7ef2a90 .functor AND 1, L_0x555db7ef2bb0, L_0x555db7ef26a0, C4<1>, C4<1>;
v0x555db7afe1c0_0 .net "S", 0 0, L_0x555db7ef2950;  alias, 1 drivers
v0x555db7afe280_0 .net "a", 0 0, L_0x555db7ef2bb0;  alias, 1 drivers
v0x555db7afe340_0 .net "b", 0 0, L_0x555db7ef26a0;  alias, 1 drivers
v0x555db7afe440_0 .net "cout", 0 0, L_0x555db7ef2a90;  alias, 1 drivers
S_0x555db7afec20 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7afd040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7afee00 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7ef30a0 .functor NOT 1, L_0x555db7ef2950, C4<0>, C4<0>, C4<0>;
v0x555db7b011b0_0 .net "cout", 0 0, L_0x555db7ef3730;  1 drivers
v0x555db7b01270_0 .net "i", 0 0, L_0x555db7ef2950;  alias, 1 drivers
v0x555db7b01360_0 .net "o", 0 0, L_0x555db7ef3390;  alias, 1 drivers
v0x555db7b01400_0 .net "temp2", 0 0, L_0x555db7ef30a0;  1 drivers
S_0x555db7afeee0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7afec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7aff0e0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c2d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ef36a0 .functor BUFZ 1, L_0x7f49c55c2d58, C4<0>, C4<0>, C4<0>;
L_0x555db7ef3730 .functor BUFZ 1, L_0x555db7ef35f0, C4<0>, C4<0>, C4<0>;
v0x555db7b00b40_0 .net "S", 0 0, L_0x555db7ef3390;  alias, 1 drivers
v0x555db7b00c50_0 .net "a", 0 0, L_0x555db7ef30a0;  alias, 1 drivers
L_0x7f49c55c2d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b00d60_0 .net "b", 0 0, L_0x7f49c55c2d10;  1 drivers
v0x555db7b00e50 .array "carry", 0 1;
v0x555db7b00e50_0 .net v0x555db7b00e50 0, 0 0, L_0x555db7ef36a0; 1 drivers
v0x555db7b00e50_1 .net v0x555db7b00e50 1, 0 0, L_0x555db7ef35f0; 1 drivers
v0x555db7b00f60_0 .net "cin", 0 0, L_0x7f49c55c2d58;  1 drivers
v0x555db7b01050_0 .net "cout", 0 0, L_0x555db7ef3730;  alias, 1 drivers
S_0x555db7aff260 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7afeee0;
 .timescale 0 0;
P_0x555db7aff480 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7aff560 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7aff260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef35f0 .functor OR 1, L_0x555db7ef3270, L_0x555db7ef34d0, C4<0>, C4<0>;
v0x555db7b00490_0 .net "S", 0 0, L_0x555db7ef3390;  alias, 1 drivers
v0x555db7b00550_0 .net "a", 0 0, L_0x555db7ef30a0;  alias, 1 drivers
v0x555db7b00620_0 .net "b", 0 0, L_0x7f49c55c2d10;  alias, 1 drivers
v0x555db7b00720_0 .net "cin", 0 0, L_0x555db7ef36a0;  alias, 1 drivers
v0x555db7b007f0_0 .net "cout", 0 0, L_0x555db7ef35f0;  alias, 1 drivers
v0x555db7b008e0_0 .net "cout1", 0 0, L_0x555db7ef3270;  1 drivers
v0x555db7b00980_0 .net "cout2", 0 0, L_0x555db7ef34d0;  1 drivers
v0x555db7b00a50_0 .net "s1", 0 0, L_0x555db7ef31c0;  1 drivers
S_0x555db7aff7f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7aff560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef31c0 .functor XOR 1, L_0x555db7ef30a0, L_0x7f49c55c2d10, C4<0>, C4<0>;
L_0x555db7ef3270 .functor AND 1, L_0x555db7ef30a0, L_0x7f49c55c2d10, C4<1>, C4<1>;
v0x555db7affa90_0 .net "S", 0 0, L_0x555db7ef31c0;  alias, 1 drivers
v0x555db7affb70_0 .net "a", 0 0, L_0x555db7ef30a0;  alias, 1 drivers
v0x555db7affc30_0 .net "b", 0 0, L_0x7f49c55c2d10;  alias, 1 drivers
v0x555db7affd00_0 .net "cout", 0 0, L_0x555db7ef3270;  alias, 1 drivers
S_0x555db7affe70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7aff560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef3390 .functor XOR 1, L_0x555db7ef36a0, L_0x555db7ef31c0, C4<0>, C4<0>;
L_0x555db7ef34d0 .functor AND 1, L_0x555db7ef36a0, L_0x555db7ef31c0, C4<1>, C4<1>;
v0x555db7b000e0_0 .net "S", 0 0, L_0x555db7ef3390;  alias, 1 drivers
v0x555db7b001a0_0 .net "a", 0 0, L_0x555db7ef36a0;  alias, 1 drivers
v0x555db7b00260_0 .net "b", 0 0, L_0x555db7ef31c0;  alias, 1 drivers
v0x555db7b00360_0 .net "cout", 0 0, L_0x555db7ef34d0;  alias, 1 drivers
S_0x555db7b02040 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7ef3b20 .functor AND 1, L_0x555db7ef23e0, L_0x555db7ef3810, C4<1>, C4<1>;
v0x555db7b02240_0 .net "X", 0 0, L_0x555db7ef23e0;  alias, 1 drivers
v0x555db7b02300_0 .net "Y", 0 0, L_0x555db7ef3810;  alias, 1 drivers
v0x555db7b023a0_0 .net "Z", 1 0, L_0x555db7ef3cd0;  alias, 1 drivers
L_0x7f49c55c2de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b02440_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c2de8;  1 drivers
v0x555db7b02500_0 .net "z", 0 0, L_0x555db7ef3b20;  1 drivers
L_0x555db7ef3cd0 .concat [ 1 1 0 0], L_0x555db7ef3b20, L_0x7f49c55c2de8;
S_0x555db7b02690 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b02870 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c2ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ef62c0 .functor BUFZ 1, L_0x7f49c55c2ec0, C4<0>, C4<0>, C4<0>;
L_0x555db7ef6350 .functor BUFZ 1, L_0x555db7ef5f10, C4<0>, C4<0>, C4<0>;
v0x555db7b05ad0_0 .net "S", 1 0, L_0x555db7ef6220;  alias, 1 drivers
v0x555db7b05bd0_0 .net "a", 1 0, L_0x555db7ef0f10;  alias, 1 drivers
v0x555db7b05c90_0 .net "b", 1 0, L_0x555db7ef0b80;  alias, 1 drivers
v0x555db7b05d90 .array "carry", 0 2;
v0x555db7b05d90_0 .net v0x555db7b05d90 0, 0 0, L_0x555db7ef62c0; 1 drivers
v0x555db7b05d90_1 .net v0x555db7b05d90 1, 0 0, L_0x555db7ef5720; 1 drivers
v0x555db7b05d90_2 .net v0x555db7b05d90 2, 0 0, L_0x555db7ef5f10; 1 drivers
v0x555db7b05e80_0 .net "cin", 0 0, L_0x7f49c55c2ec0;  1 drivers
v0x555db7b05f70_0 .net "cout", 0 0, L_0x555db7ef6350;  alias, 1 drivers
L_0x555db7ef5860 .part L_0x555db7ef0f10, 0, 1;
L_0x555db7ef5a40 .part L_0x555db7ef0b80, 0, 1;
L_0x555db7ef5fc0 .part L_0x555db7ef0f10, 1, 1;
L_0x555db7ef60f0 .part L_0x555db7ef0b80, 1, 1;
L_0x555db7ef6220 .concat8 [ 1 1 0 0], L_0x555db7ef5470, L_0x555db7ef5d40;
S_0x555db7b02a20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b02690;
 .timescale 0 0;
P_0x555db7b02c20 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b02d00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b02a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef5720 .functor OR 1, L_0x555db7ef5390, L_0x555db7ef5600, C4<0>, C4<0>;
v0x555db7b03bd0_0 .net "S", 0 0, L_0x555db7ef5470;  1 drivers
v0x555db7b03c90_0 .net "a", 0 0, L_0x555db7ef5860;  1 drivers
v0x555db7b03d60_0 .net "b", 0 0, L_0x555db7ef5a40;  1 drivers
v0x555db7b03e60_0 .net "cin", 0 0, L_0x555db7ef62c0;  alias, 1 drivers
v0x555db7b03f30_0 .net "cout", 0 0, L_0x555db7ef5720;  alias, 1 drivers
v0x555db7b04020_0 .net "cout1", 0 0, L_0x555db7ef5390;  1 drivers
v0x555db7b040c0_0 .net "cout2", 0 0, L_0x555db7ef5600;  1 drivers
v0x555db7b04190_0 .net "s1", 0 0, L_0x555db7ef5290;  1 drivers
S_0x555db7b02f60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b02d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef5290 .functor XOR 1, L_0x555db7ef5860, L_0x555db7ef5a40, C4<0>, C4<0>;
L_0x555db7ef5390 .functor AND 1, L_0x555db7ef5860, L_0x555db7ef5a40, C4<1>, C4<1>;
v0x555db7b031d0_0 .net "S", 0 0, L_0x555db7ef5290;  alias, 1 drivers
v0x555db7b032b0_0 .net "a", 0 0, L_0x555db7ef5860;  alias, 1 drivers
v0x555db7b03370_0 .net "b", 0 0, L_0x555db7ef5a40;  alias, 1 drivers
v0x555db7b03440_0 .net "cout", 0 0, L_0x555db7ef5390;  alias, 1 drivers
S_0x555db7b035b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b02d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef5470 .functor XOR 1, L_0x555db7ef62c0, L_0x555db7ef5290, C4<0>, C4<0>;
L_0x555db7ef5600 .functor AND 1, L_0x555db7ef62c0, L_0x555db7ef5290, C4<1>, C4<1>;
v0x555db7b03820_0 .net "S", 0 0, L_0x555db7ef5470;  alias, 1 drivers
v0x555db7b038e0_0 .net "a", 0 0, L_0x555db7ef62c0;  alias, 1 drivers
v0x555db7b039a0_0 .net "b", 0 0, L_0x555db7ef5290;  alias, 1 drivers
v0x555db7b03aa0_0 .net "cout", 0 0, L_0x555db7ef5600;  alias, 1 drivers
S_0x555db7b04280 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b02690;
 .timescale 0 0;
P_0x555db7b04480 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b04540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b04280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef5f10 .functor OR 1, L_0x555db7ef5cb0, L_0x555db7ef5e80, C4<0>, C4<0>;
v0x555db7b05430_0 .net "S", 0 0, L_0x555db7ef5d40;  1 drivers
v0x555db7b054f0_0 .net "a", 0 0, L_0x555db7ef5fc0;  1 drivers
v0x555db7b055c0_0 .net "b", 0 0, L_0x555db7ef60f0;  1 drivers
v0x555db7b056c0_0 .net "cin", 0 0, L_0x555db7ef5720;  alias, 1 drivers
v0x555db7b057b0_0 .net "cout", 0 0, L_0x555db7ef5f10;  alias, 1 drivers
v0x555db7b058a0_0 .net "cout1", 0 0, L_0x555db7ef5cb0;  1 drivers
v0x555db7b05940_0 .net "cout2", 0 0, L_0x555db7ef5e80;  1 drivers
v0x555db7b059e0_0 .net "s1", 0 0, L_0x555db7ef5c00;  1 drivers
S_0x555db7b047a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b04540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef5c00 .functor XOR 1, L_0x555db7ef5fc0, L_0x555db7ef60f0, C4<0>, C4<0>;
L_0x555db7ef5cb0 .functor AND 1, L_0x555db7ef5fc0, L_0x555db7ef60f0, C4<1>, C4<1>;
v0x555db7b04a40_0 .net "S", 0 0, L_0x555db7ef5c00;  alias, 1 drivers
v0x555db7b04b20_0 .net "a", 0 0, L_0x555db7ef5fc0;  alias, 1 drivers
v0x555db7b04be0_0 .net "b", 0 0, L_0x555db7ef60f0;  alias, 1 drivers
v0x555db7b04cb0_0 .net "cout", 0 0, L_0x555db7ef5cb0;  alias, 1 drivers
S_0x555db7b04e20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b04540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef5d40 .functor XOR 1, L_0x555db7ef5720, L_0x555db7ef5c00, C4<0>, C4<0>;
L_0x555db7ef5e80 .functor AND 1, L_0x555db7ef5720, L_0x555db7ef5c00, C4<1>, C4<1>;
v0x555db7b05090_0 .net "S", 0 0, L_0x555db7ef5d40;  alias, 1 drivers
v0x555db7b05150_0 .net "a", 0 0, L_0x555db7ef5720;  alias, 1 drivers
v0x555db7b05240_0 .net "b", 0 0, L_0x555db7ef5c00;  alias, 1 drivers
v0x555db7b05340_0 .net "cout", 0 0, L_0x555db7ef5e80;  alias, 1 drivers
S_0x555db7b060b0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b06290 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7ef73c0 .functor BUFZ 1, L_0x555db7ef6350, C4<0>, C4<0>, C4<0>;
L_0x555db7ef7500 .functor BUFZ 1, L_0x555db7ef6f80, C4<0>, C4<0>, C4<0>;
v0x555db7b09510_0 .net "S", 1 0, L_0x555db7ef7320;  alias, 1 drivers
v0x555db7b09610_0 .net "a", 1 0, L_0x555db7ef6220;  alias, 1 drivers
v0x555db7b096d0_0 .net "b", 1 0, L_0x555db7ef50a0;  alias, 1 drivers
v0x555db7b097a0 .array "carry", 0 2;
v0x555db7b097a0_0 .net v0x555db7b097a0 0, 0 0, L_0x555db7ef73c0; 1 drivers
v0x555db7b097a0_1 .net v0x555db7b097a0 1, 0 0, L_0x555db7ef6820; 1 drivers
v0x555db7b097a0_2 .net v0x555db7b097a0 2, 0 0, L_0x555db7ef6f80; 1 drivers
v0x555db7b098b0_0 .net "cin", 0 0, L_0x555db7ef6350;  alias, 1 drivers
v0x555db7b099a0_0 .net "cout", 0 0, L_0x555db7ef7500;  alias, 1 drivers
L_0x555db7ef6960 .part L_0x555db7ef6220, 0, 1;
L_0x555db7ef6b40 .part L_0x555db7ef50a0, 0, 1;
L_0x555db7ef7030 .part L_0x555db7ef6220, 1, 1;
L_0x555db7ef7160 .part L_0x555db7ef50a0, 1, 1;
L_0x555db7ef7320 .concat8 [ 1 1 0 0], L_0x555db7ef6570, L_0x555db7ef6db0;
S_0x555db7b063e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b060b0;
 .timescale 0 0;
P_0x555db7b06600 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b066e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b063e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef6820 .functor OR 1, L_0x555db7ef6490, L_0x555db7ef6700, C4<0>, C4<0>;
v0x555db7b07610_0 .net "S", 0 0, L_0x555db7ef6570;  1 drivers
v0x555db7b076d0_0 .net "a", 0 0, L_0x555db7ef6960;  1 drivers
v0x555db7b077a0_0 .net "b", 0 0, L_0x555db7ef6b40;  1 drivers
v0x555db7b078a0_0 .net "cin", 0 0, L_0x555db7ef73c0;  alias, 1 drivers
v0x555db7b07970_0 .net "cout", 0 0, L_0x555db7ef6820;  alias, 1 drivers
v0x555db7b07a60_0 .net "cout1", 0 0, L_0x555db7ef6490;  1 drivers
v0x555db7b07b00_0 .net "cout2", 0 0, L_0x555db7ef6700;  1 drivers
v0x555db7b07bd0_0 .net "s1", 0 0, L_0x555db7ef63e0;  1 drivers
S_0x555db7b06970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b066e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef63e0 .functor XOR 1, L_0x555db7ef6960, L_0x555db7ef6b40, C4<0>, C4<0>;
L_0x555db7ef6490 .functor AND 1, L_0x555db7ef6960, L_0x555db7ef6b40, C4<1>, C4<1>;
v0x555db7b06c10_0 .net "S", 0 0, L_0x555db7ef63e0;  alias, 1 drivers
v0x555db7b06cf0_0 .net "a", 0 0, L_0x555db7ef6960;  alias, 1 drivers
v0x555db7b06db0_0 .net "b", 0 0, L_0x555db7ef6b40;  alias, 1 drivers
v0x555db7b06e80_0 .net "cout", 0 0, L_0x555db7ef6490;  alias, 1 drivers
S_0x555db7b06ff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b066e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef6570 .functor XOR 1, L_0x555db7ef73c0, L_0x555db7ef63e0, C4<0>, C4<0>;
L_0x555db7ef6700 .functor AND 1, L_0x555db7ef73c0, L_0x555db7ef63e0, C4<1>, C4<1>;
v0x555db7b07260_0 .net "S", 0 0, L_0x555db7ef6570;  alias, 1 drivers
v0x555db7b07320_0 .net "a", 0 0, L_0x555db7ef73c0;  alias, 1 drivers
v0x555db7b073e0_0 .net "b", 0 0, L_0x555db7ef63e0;  alias, 1 drivers
v0x555db7b074e0_0 .net "cout", 0 0, L_0x555db7ef6700;  alias, 1 drivers
S_0x555db7b07cc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b060b0;
 .timescale 0 0;
P_0x555db7b07ec0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b07f80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b07cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef6f80 .functor OR 1, L_0x555db7ef6d20, L_0x555db7ef6ef0, C4<0>, C4<0>;
v0x555db7b08e70_0 .net "S", 0 0, L_0x555db7ef6db0;  1 drivers
v0x555db7b08f30_0 .net "a", 0 0, L_0x555db7ef7030;  1 drivers
v0x555db7b09000_0 .net "b", 0 0, L_0x555db7ef7160;  1 drivers
v0x555db7b09100_0 .net "cin", 0 0, L_0x555db7ef6820;  alias, 1 drivers
v0x555db7b091f0_0 .net "cout", 0 0, L_0x555db7ef6f80;  alias, 1 drivers
v0x555db7b092e0_0 .net "cout1", 0 0, L_0x555db7ef6d20;  1 drivers
v0x555db7b09380_0 .net "cout2", 0 0, L_0x555db7ef6ef0;  1 drivers
v0x555db7b09420_0 .net "s1", 0 0, L_0x555db7ef6c70;  1 drivers
S_0x555db7b081e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b07f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef6c70 .functor XOR 1, L_0x555db7ef7030, L_0x555db7ef7160, C4<0>, C4<0>;
L_0x555db7ef6d20 .functor AND 1, L_0x555db7ef7030, L_0x555db7ef7160, C4<1>, C4<1>;
v0x555db7b08480_0 .net "S", 0 0, L_0x555db7ef6c70;  alias, 1 drivers
v0x555db7b08560_0 .net "a", 0 0, L_0x555db7ef7030;  alias, 1 drivers
v0x555db7b08620_0 .net "b", 0 0, L_0x555db7ef7160;  alias, 1 drivers
v0x555db7b086f0_0 .net "cout", 0 0, L_0x555db7ef6d20;  alias, 1 drivers
S_0x555db7b08860 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b07f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef6db0 .functor XOR 1, L_0x555db7ef6820, L_0x555db7ef6c70, C4<0>, C4<0>;
L_0x555db7ef6ef0 .functor AND 1, L_0x555db7ef6820, L_0x555db7ef6c70, C4<1>, C4<1>;
v0x555db7b08ad0_0 .net "S", 0 0, L_0x555db7ef6db0;  alias, 1 drivers
v0x555db7b08b90_0 .net "a", 0 0, L_0x555db7ef6820;  alias, 1 drivers
v0x555db7b08c80_0 .net "b", 0 0, L_0x555db7ef6c70;  alias, 1 drivers
v0x555db7b08d80_0 .net "cout", 0 0, L_0x555db7ef6ef0;  alias, 1 drivers
S_0x555db7b09af0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b09cd0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c3028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7ef9740 .functor BUFZ 1, L_0x7f49c55c3028, C4<0>, C4<0>, C4<0>;
L_0x555db7ef97d0 .functor BUFZ 1, L_0x555db7ef92f0, C4<0>, C4<0>, C4<0>;
v0x555db7b10040_0 .net "S", 3 0, L_0x555db7ef96a0;  alias, 1 drivers
v0x555db7b10140_0 .net "a", 3 0, L_0x555db7ef7590;  alias, 1 drivers
v0x555db7b10220_0 .net "b", 3 0, L_0x555db7ef7630;  alias, 1 drivers
v0x555db7b102e0 .array "carry", 0 4;
v0x555db7b102e0_0 .net v0x555db7b102e0 0, 0 0, L_0x555db7ef9740; 1 drivers
v0x555db7b102e0_1 .net v0x555db7b102e0 1, 0 0, L_0x555db7ef7dc0; 1 drivers
v0x555db7b102e0_2 .net v0x555db7b102e0 2, 0 0, L_0x555db7ef8490; 1 drivers
v0x555db7b102e0_3 .net v0x555db7b102e0 3, 0 0, L_0x555db7ef8c40; 1 drivers
v0x555db7b102e0_4 .net v0x555db7b102e0 4, 0 0, L_0x555db7ef92f0; 1 drivers
v0x555db7b10400_0 .net "cin", 0 0, L_0x7f49c55c3028;  1 drivers
v0x555db7b104f0_0 .net "cout", 0 0, L_0x555db7ef97d0;  alias, 1 drivers
L_0x555db7ef7f00 .part L_0x555db7ef7590, 0, 1;
L_0x555db7ef8050 .part L_0x555db7ef7630, 0, 1;
L_0x555db7ef85d0 .part L_0x555db7ef7590, 1, 1;
L_0x555db7ef8790 .part L_0x555db7ef7630, 1, 1;
L_0x555db7ef8d80 .part L_0x555db7ef7590, 2, 1;
L_0x555db7ef8eb0 .part L_0x555db7ef7630, 2, 1;
L_0x555db7ef93f0 .part L_0x555db7ef7590, 3, 1;
L_0x555db7ef9520 .part L_0x555db7ef7630, 3, 1;
L_0x555db7ef96a0 .concat8 [ 1 1 1 1], L_0x555db7ef7b10, L_0x555db7ef82c0, L_0x555db7ef8a70, L_0x555db7ef9120;
S_0x555db7b09e20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b09af0;
 .timescale 0 0;
P_0x555db7b0a040 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b0a120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b09e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef7dc0 .functor OR 1, L_0x555db7ef7a30, L_0x555db7ef7ca0, C4<0>, C4<0>;
v0x555db7b0b050_0 .net "S", 0 0, L_0x555db7ef7b10;  1 drivers
v0x555db7b0b110_0 .net "a", 0 0, L_0x555db7ef7f00;  1 drivers
v0x555db7b0b1e0_0 .net "b", 0 0, L_0x555db7ef8050;  1 drivers
v0x555db7b0b2e0_0 .net "cin", 0 0, L_0x555db7ef9740;  alias, 1 drivers
v0x555db7b0b3b0_0 .net "cout", 0 0, L_0x555db7ef7dc0;  alias, 1 drivers
v0x555db7b0b4a0_0 .net "cout1", 0 0, L_0x555db7ef7a30;  1 drivers
v0x555db7b0b540_0 .net "cout2", 0 0, L_0x555db7ef7ca0;  1 drivers
v0x555db7b0b610_0 .net "s1", 0 0, L_0x555db7ef7920;  1 drivers
S_0x555db7b0a3b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b0a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef7920 .functor XOR 1, L_0x555db7ef7f00, L_0x555db7ef8050, C4<0>, C4<0>;
L_0x555db7ef7a30 .functor AND 1, L_0x555db7ef7f00, L_0x555db7ef8050, C4<1>, C4<1>;
v0x555db7b0a650_0 .net "S", 0 0, L_0x555db7ef7920;  alias, 1 drivers
v0x555db7b0a730_0 .net "a", 0 0, L_0x555db7ef7f00;  alias, 1 drivers
v0x555db7b0a7f0_0 .net "b", 0 0, L_0x555db7ef8050;  alias, 1 drivers
v0x555db7b0a8c0_0 .net "cout", 0 0, L_0x555db7ef7a30;  alias, 1 drivers
S_0x555db7b0aa30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b0a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef7b10 .functor XOR 1, L_0x555db7ef9740, L_0x555db7ef7920, C4<0>, C4<0>;
L_0x555db7ef7ca0 .functor AND 1, L_0x555db7ef9740, L_0x555db7ef7920, C4<1>, C4<1>;
v0x555db7b0aca0_0 .net "S", 0 0, L_0x555db7ef7b10;  alias, 1 drivers
v0x555db7b0ad60_0 .net "a", 0 0, L_0x555db7ef9740;  alias, 1 drivers
v0x555db7b0ae20_0 .net "b", 0 0, L_0x555db7ef7920;  alias, 1 drivers
v0x555db7b0af20_0 .net "cout", 0 0, L_0x555db7ef7ca0;  alias, 1 drivers
S_0x555db7b0b700 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b09af0;
 .timescale 0 0;
P_0x555db7b0b900 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b0b9c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b0b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef8490 .functor OR 1, L_0x555db7ef8230, L_0x555db7ef8400, C4<0>, C4<0>;
v0x555db7b0c8b0_0 .net "S", 0 0, L_0x555db7ef82c0;  1 drivers
v0x555db7b0c970_0 .net "a", 0 0, L_0x555db7ef85d0;  1 drivers
v0x555db7b0ca40_0 .net "b", 0 0, L_0x555db7ef8790;  1 drivers
v0x555db7b0cb40_0 .net "cin", 0 0, L_0x555db7ef7dc0;  alias, 1 drivers
v0x555db7b0cc30_0 .net "cout", 0 0, L_0x555db7ef8490;  alias, 1 drivers
v0x555db7b0cd20_0 .net "cout1", 0 0, L_0x555db7ef8230;  1 drivers
v0x555db7b0cdc0_0 .net "cout2", 0 0, L_0x555db7ef8400;  1 drivers
v0x555db7b0ce60_0 .net "s1", 0 0, L_0x555db7ef8180;  1 drivers
S_0x555db7b0bc20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b0b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef8180 .functor XOR 1, L_0x555db7ef85d0, L_0x555db7ef8790, C4<0>, C4<0>;
L_0x555db7ef8230 .functor AND 1, L_0x555db7ef85d0, L_0x555db7ef8790, C4<1>, C4<1>;
v0x555db7b0bec0_0 .net "S", 0 0, L_0x555db7ef8180;  alias, 1 drivers
v0x555db7b0bfa0_0 .net "a", 0 0, L_0x555db7ef85d0;  alias, 1 drivers
v0x555db7b0c060_0 .net "b", 0 0, L_0x555db7ef8790;  alias, 1 drivers
v0x555db7b0c130_0 .net "cout", 0 0, L_0x555db7ef8230;  alias, 1 drivers
S_0x555db7b0c2a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b0b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef82c0 .functor XOR 1, L_0x555db7ef7dc0, L_0x555db7ef8180, C4<0>, C4<0>;
L_0x555db7ef8400 .functor AND 1, L_0x555db7ef7dc0, L_0x555db7ef8180, C4<1>, C4<1>;
v0x555db7b0c510_0 .net "S", 0 0, L_0x555db7ef82c0;  alias, 1 drivers
v0x555db7b0c5d0_0 .net "a", 0 0, L_0x555db7ef7dc0;  alias, 1 drivers
v0x555db7b0c6c0_0 .net "b", 0 0, L_0x555db7ef8180;  alias, 1 drivers
v0x555db7b0c7c0_0 .net "cout", 0 0, L_0x555db7ef8400;  alias, 1 drivers
S_0x555db7b0cf50 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7b09af0;
 .timescale 0 0;
P_0x555db7b0d150 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7b0d210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b0cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef8c40 .functor OR 1, L_0x555db7ef89e0, L_0x555db7ef8bb0, C4<0>, C4<0>;
v0x555db7b0e130_0 .net "S", 0 0, L_0x555db7ef8a70;  1 drivers
v0x555db7b0e1f0_0 .net "a", 0 0, L_0x555db7ef8d80;  1 drivers
v0x555db7b0e2c0_0 .net "b", 0 0, L_0x555db7ef8eb0;  1 drivers
v0x555db7b0e3c0_0 .net "cin", 0 0, L_0x555db7ef8490;  alias, 1 drivers
v0x555db7b0e4b0_0 .net "cout", 0 0, L_0x555db7ef8c40;  alias, 1 drivers
v0x555db7b0e5a0_0 .net "cout1", 0 0, L_0x555db7ef89e0;  1 drivers
v0x555db7b0e640_0 .net "cout2", 0 0, L_0x555db7ef8bb0;  1 drivers
v0x555db7b0e6e0_0 .net "s1", 0 0, L_0x555db7ef8950;  1 drivers
S_0x555db7b0d4a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b0d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef8950 .functor XOR 1, L_0x555db7ef8d80, L_0x555db7ef8eb0, C4<0>, C4<0>;
L_0x555db7ef89e0 .functor AND 1, L_0x555db7ef8d80, L_0x555db7ef8eb0, C4<1>, C4<1>;
v0x555db7b0d740_0 .net "S", 0 0, L_0x555db7ef8950;  alias, 1 drivers
v0x555db7b0d820_0 .net "a", 0 0, L_0x555db7ef8d80;  alias, 1 drivers
v0x555db7b0d8e0_0 .net "b", 0 0, L_0x555db7ef8eb0;  alias, 1 drivers
v0x555db7b0d9b0_0 .net "cout", 0 0, L_0x555db7ef89e0;  alias, 1 drivers
S_0x555db7b0db20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b0d210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef8a70 .functor XOR 1, L_0x555db7ef8490, L_0x555db7ef8950, C4<0>, C4<0>;
L_0x555db7ef8bb0 .functor AND 1, L_0x555db7ef8490, L_0x555db7ef8950, C4<1>, C4<1>;
v0x555db7b0dd90_0 .net "S", 0 0, L_0x555db7ef8a70;  alias, 1 drivers
v0x555db7b0de50_0 .net "a", 0 0, L_0x555db7ef8490;  alias, 1 drivers
v0x555db7b0df40_0 .net "b", 0 0, L_0x555db7ef8950;  alias, 1 drivers
v0x555db7b0e040_0 .net "cout", 0 0, L_0x555db7ef8bb0;  alias, 1 drivers
S_0x555db7b0e7d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7b09af0;
 .timescale 0 0;
P_0x555db7b0e9d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7b0eab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b0e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef92f0 .functor OR 1, L_0x555db7ef9090, L_0x555db7ef9260, C4<0>, C4<0>;
v0x555db7b0f9a0_0 .net "S", 0 0, L_0x555db7ef9120;  1 drivers
v0x555db7b0fa60_0 .net "a", 0 0, L_0x555db7ef93f0;  1 drivers
v0x555db7b0fb30_0 .net "b", 0 0, L_0x555db7ef9520;  1 drivers
v0x555db7b0fc30_0 .net "cin", 0 0, L_0x555db7ef8c40;  alias, 1 drivers
v0x555db7b0fd20_0 .net "cout", 0 0, L_0x555db7ef92f0;  alias, 1 drivers
v0x555db7b0fe10_0 .net "cout1", 0 0, L_0x555db7ef9090;  1 drivers
v0x555db7b0feb0_0 .net "cout2", 0 0, L_0x555db7ef9260;  1 drivers
v0x555db7b0ff50_0 .net "s1", 0 0, L_0x555db7ef8fe0;  1 drivers
S_0x555db7b0ed10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b0eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef8fe0 .functor XOR 1, L_0x555db7ef93f0, L_0x555db7ef9520, C4<0>, C4<0>;
L_0x555db7ef9090 .functor AND 1, L_0x555db7ef93f0, L_0x555db7ef9520, C4<1>, C4<1>;
v0x555db7b0efb0_0 .net "S", 0 0, L_0x555db7ef8fe0;  alias, 1 drivers
v0x555db7b0f090_0 .net "a", 0 0, L_0x555db7ef93f0;  alias, 1 drivers
v0x555db7b0f150_0 .net "b", 0 0, L_0x555db7ef9520;  alias, 1 drivers
v0x555db7b0f220_0 .net "cout", 0 0, L_0x555db7ef9090;  alias, 1 drivers
S_0x555db7b0f390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b0eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef9120 .functor XOR 1, L_0x555db7ef8c40, L_0x555db7ef8fe0, C4<0>, C4<0>;
L_0x555db7ef9260 .functor AND 1, L_0x555db7ef8c40, L_0x555db7ef8fe0, C4<1>, C4<1>;
v0x555db7b0f600_0 .net "S", 0 0, L_0x555db7ef9120;  alias, 1 drivers
v0x555db7b0f6c0_0 .net "a", 0 0, L_0x555db7ef8c40;  alias, 1 drivers
v0x555db7b0f7b0_0 .net "b", 0 0, L_0x555db7ef8fe0;  alias, 1 drivers
v0x555db7b0f8b0_0 .net "cout", 0 0, L_0x555db7ef9260;  alias, 1 drivers
S_0x555db7b10650 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7b01930 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7ef3d90 .functor NOT 2, L_0x555db7ef3cd0, C4<00>, C4<00>, C4<00>;
v0x555db7b143e0_0 .net "cout", 0 0, L_0x555db7ef4f80;  1 drivers
v0x555db7b144a0_0 .net "i", 1 0, L_0x555db7ef3cd0;  alias, 1 drivers
v0x555db7b14570_0 .net "o", 1 0, L_0x555db7ef4e50;  alias, 1 drivers
v0x555db7b14670_0 .net "temp2", 1 0, L_0x555db7ef3d90;  1 drivers
S_0x555db7b10930 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7b10650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b10b30 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c2e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7ef4ef0 .functor BUFZ 1, L_0x7f49c55c2e78, C4<0>, C4<0>, C4<0>;
L_0x555db7ef4f80 .functor BUFZ 1, L_0x555db7ef4a60, C4<0>, C4<0>, C4<0>;
v0x555db7b13de0_0 .net "S", 1 0, L_0x555db7ef4e50;  alias, 1 drivers
v0x555db7b13ee0_0 .net "a", 1 0, L_0x555db7ef3d90;  alias, 1 drivers
L_0x7f49c55c2e30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b13fc0_0 .net "b", 1 0, L_0x7f49c55c2e30;  1 drivers
v0x555db7b14080 .array "carry", 0 2;
v0x555db7b14080_0 .net v0x555db7b14080 0, 0 0, L_0x555db7ef4ef0; 1 drivers
v0x555db7b14080_1 .net v0x555db7b14080 1, 0 0, L_0x555db7ef43b0; 1 drivers
v0x555db7b14080_2 .net v0x555db7b14080 2, 0 0, L_0x555db7ef4a60; 1 drivers
v0x555db7b14190_0 .net "cin", 0 0, L_0x7f49c55c2e78;  1 drivers
v0x555db7b14280_0 .net "cout", 0 0, L_0x555db7ef4f80;  alias, 1 drivers
L_0x555db7ef44f0 .part L_0x555db7ef3d90, 0, 1;
L_0x555db7ef4640 .part L_0x7f49c55c2e30, 0, 1;
L_0x555db7ef4b60 .part L_0x555db7ef3d90, 1, 1;
L_0x555db7ef4d20 .part L_0x7f49c55c2e30, 1, 1;
L_0x555db7ef4e50 .concat8 [ 1 1 0 0], L_0x555db7ef4100, L_0x555db7ef4890;
S_0x555db7b10cb0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b10930;
 .timescale 0 0;
P_0x555db7b10ed0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b10fb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b10cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef43b0 .functor OR 1, L_0x555db7ef4020, L_0x555db7ef4290, C4<0>, C4<0>;
v0x555db7b11ee0_0 .net "S", 0 0, L_0x555db7ef4100;  1 drivers
v0x555db7b11fa0_0 .net "a", 0 0, L_0x555db7ef44f0;  1 drivers
v0x555db7b12070_0 .net "b", 0 0, L_0x555db7ef4640;  1 drivers
v0x555db7b12170_0 .net "cin", 0 0, L_0x555db7ef4ef0;  alias, 1 drivers
v0x555db7b12240_0 .net "cout", 0 0, L_0x555db7ef43b0;  alias, 1 drivers
v0x555db7b12330_0 .net "cout1", 0 0, L_0x555db7ef4020;  1 drivers
v0x555db7b123d0_0 .net "cout2", 0 0, L_0x555db7ef4290;  1 drivers
v0x555db7b124a0_0 .net "s1", 0 0, L_0x555db7ef3f20;  1 drivers
S_0x555db7b11240 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b10fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef3f20 .functor XOR 1, L_0x555db7ef44f0, L_0x555db7ef4640, C4<0>, C4<0>;
L_0x555db7ef4020 .functor AND 1, L_0x555db7ef44f0, L_0x555db7ef4640, C4<1>, C4<1>;
v0x555db7b114e0_0 .net "S", 0 0, L_0x555db7ef3f20;  alias, 1 drivers
v0x555db7b115c0_0 .net "a", 0 0, L_0x555db7ef44f0;  alias, 1 drivers
v0x555db7b11680_0 .net "b", 0 0, L_0x555db7ef4640;  alias, 1 drivers
v0x555db7b11750_0 .net "cout", 0 0, L_0x555db7ef4020;  alias, 1 drivers
S_0x555db7b118c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b10fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef4100 .functor XOR 1, L_0x555db7ef4ef0, L_0x555db7ef3f20, C4<0>, C4<0>;
L_0x555db7ef4290 .functor AND 1, L_0x555db7ef4ef0, L_0x555db7ef3f20, C4<1>, C4<1>;
v0x555db7b11b30_0 .net "S", 0 0, L_0x555db7ef4100;  alias, 1 drivers
v0x555db7b11bf0_0 .net "a", 0 0, L_0x555db7ef4ef0;  alias, 1 drivers
v0x555db7b11cb0_0 .net "b", 0 0, L_0x555db7ef3f20;  alias, 1 drivers
v0x555db7b11db0_0 .net "cout", 0 0, L_0x555db7ef4290;  alias, 1 drivers
S_0x555db7b12590 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b10930;
 .timescale 0 0;
P_0x555db7b12790 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b12850 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b12590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef4a60 .functor OR 1, L_0x555db7ef4800, L_0x555db7ef49d0, C4<0>, C4<0>;
v0x555db7b13740_0 .net "S", 0 0, L_0x555db7ef4890;  1 drivers
v0x555db7b13800_0 .net "a", 0 0, L_0x555db7ef4b60;  1 drivers
v0x555db7b138d0_0 .net "b", 0 0, L_0x555db7ef4d20;  1 drivers
v0x555db7b139d0_0 .net "cin", 0 0, L_0x555db7ef43b0;  alias, 1 drivers
v0x555db7b13ac0_0 .net "cout", 0 0, L_0x555db7ef4a60;  alias, 1 drivers
v0x555db7b13bb0_0 .net "cout1", 0 0, L_0x555db7ef4800;  1 drivers
v0x555db7b13c50_0 .net "cout2", 0 0, L_0x555db7ef49d0;  1 drivers
v0x555db7b13cf0_0 .net "s1", 0 0, L_0x555db7ef4770;  1 drivers
S_0x555db7b12ab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b12850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef4770 .functor XOR 1, L_0x555db7ef4b60, L_0x555db7ef4d20, C4<0>, C4<0>;
L_0x555db7ef4800 .functor AND 1, L_0x555db7ef4b60, L_0x555db7ef4d20, C4<1>, C4<1>;
v0x555db7b12d50_0 .net "S", 0 0, L_0x555db7ef4770;  alias, 1 drivers
v0x555db7b12e30_0 .net "a", 0 0, L_0x555db7ef4b60;  alias, 1 drivers
v0x555db7b12ef0_0 .net "b", 0 0, L_0x555db7ef4d20;  alias, 1 drivers
v0x555db7b12fc0_0 .net "cout", 0 0, L_0x555db7ef4800;  alias, 1 drivers
S_0x555db7b13130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b12850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef4890 .functor XOR 1, L_0x555db7ef43b0, L_0x555db7ef4770, C4<0>, C4<0>;
L_0x555db7ef49d0 .functor AND 1, L_0x555db7ef43b0, L_0x555db7ef4770, C4<1>, C4<1>;
v0x555db7b133a0_0 .net "S", 0 0, L_0x555db7ef4890;  alias, 1 drivers
v0x555db7b13460_0 .net "a", 0 0, L_0x555db7ef43b0;  alias, 1 drivers
v0x555db7b13550_0 .net "b", 0 0, L_0x555db7ef4770;  alias, 1 drivers
v0x555db7b13650_0 .net "cout", 0 0, L_0x555db7ef49d0;  alias, 1 drivers
S_0x555db7b14760 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7af6ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b14940 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7efb670 .functor BUFZ 1, L_0x555db7ef97d0, C4<0>, C4<0>, C4<0>;
L_0x555db7efb7b0 .functor BUFZ 1, L_0x555db7efb220, C4<0>, C4<0>, C4<0>;
v0x555db7b1acc0_0 .net "S", 3 0, L_0x555db7efb5d0;  alias, 1 drivers
v0x555db7b1adc0_0 .net "a", 3 0, L_0x555db7ef96a0;  alias, 1 drivers
v0x555db7b1ae80_0 .net "b", 3 0, L_0x555db7ef7770;  alias, 1 drivers
v0x555db7b1af50 .array "carry", 0 4;
v0x555db7b1af50_0 .net v0x555db7b1af50 0, 0 0, L_0x555db7efb670; 1 drivers
v0x555db7b1af50_1 .net v0x555db7b1af50 1, 0 0, L_0x555db7ef9cf0; 1 drivers
v0x555db7b1af50_2 .net v0x555db7b1af50 2, 0 0, L_0x555db7efa450; 1 drivers
v0x555db7b1af50_3 .net v0x555db7b1af50 3, 0 0, L_0x555db7efab70; 1 drivers
v0x555db7b1af50_4 .net v0x555db7b1af50 4, 0 0, L_0x555db7efb220; 1 drivers
v0x555db7b1b070_0 .net "cin", 0 0, L_0x555db7ef97d0;  alias, 1 drivers
v0x555db7b1b160_0 .net "cout", 0 0, L_0x555db7efb7b0;  alias, 1 drivers
L_0x555db7ef9e30 .part L_0x555db7ef96a0, 0, 1;
L_0x555db7efa010 .part L_0x555db7ef7770, 0, 1;
L_0x555db7efa590 .part L_0x555db7ef96a0, 1, 1;
L_0x555db7efa6c0 .part L_0x555db7ef7770, 1, 1;
L_0x555db7efacb0 .part L_0x555db7ef96a0, 2, 1;
L_0x555db7efade0 .part L_0x555db7ef7770, 2, 1;
L_0x555db7efb320 .part L_0x555db7ef96a0, 3, 1;
L_0x555db7efb450 .part L_0x555db7ef7770, 3, 1;
L_0x555db7efb5d0 .concat8 [ 1 1 1 1], L_0x555db7ef9a40, L_0x555db7efa280, L_0x555db7efa9a0, L_0x555db7efb050;
S_0x555db7b14ac0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b14760;
 .timescale 0 0;
P_0x555db7b14cc0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b14da0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b14ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7ef9cf0 .functor OR 1, L_0x555db7ef9960, L_0x555db7ef9bd0, C4<0>, C4<0>;
v0x555db7b15cd0_0 .net "S", 0 0, L_0x555db7ef9a40;  1 drivers
v0x555db7b15d90_0 .net "a", 0 0, L_0x555db7ef9e30;  1 drivers
v0x555db7b15e60_0 .net "b", 0 0, L_0x555db7efa010;  1 drivers
v0x555db7b15f60_0 .net "cin", 0 0, L_0x555db7efb670;  alias, 1 drivers
v0x555db7b16030_0 .net "cout", 0 0, L_0x555db7ef9cf0;  alias, 1 drivers
v0x555db7b16120_0 .net "cout1", 0 0, L_0x555db7ef9960;  1 drivers
v0x555db7b161c0_0 .net "cout2", 0 0, L_0x555db7ef9bd0;  1 drivers
v0x555db7b16290_0 .net "s1", 0 0, L_0x555db7ef9860;  1 drivers
S_0x555db7b15030 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b14da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef9860 .functor XOR 1, L_0x555db7ef9e30, L_0x555db7efa010, C4<0>, C4<0>;
L_0x555db7ef9960 .functor AND 1, L_0x555db7ef9e30, L_0x555db7efa010, C4<1>, C4<1>;
v0x555db7b152d0_0 .net "S", 0 0, L_0x555db7ef9860;  alias, 1 drivers
v0x555db7b153b0_0 .net "a", 0 0, L_0x555db7ef9e30;  alias, 1 drivers
v0x555db7b15470_0 .net "b", 0 0, L_0x555db7efa010;  alias, 1 drivers
v0x555db7b15540_0 .net "cout", 0 0, L_0x555db7ef9960;  alias, 1 drivers
S_0x555db7b156b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b14da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ef9a40 .functor XOR 1, L_0x555db7efb670, L_0x555db7ef9860, C4<0>, C4<0>;
L_0x555db7ef9bd0 .functor AND 1, L_0x555db7efb670, L_0x555db7ef9860, C4<1>, C4<1>;
v0x555db7b15920_0 .net "S", 0 0, L_0x555db7ef9a40;  alias, 1 drivers
v0x555db7b159e0_0 .net "a", 0 0, L_0x555db7efb670;  alias, 1 drivers
v0x555db7b15aa0_0 .net "b", 0 0, L_0x555db7ef9860;  alias, 1 drivers
v0x555db7b15ba0_0 .net "cout", 0 0, L_0x555db7ef9bd0;  alias, 1 drivers
S_0x555db7b16380 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b14760;
 .timescale 0 0;
P_0x555db7b16580 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b16640 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b16380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efa450 .functor OR 1, L_0x555db7efa1f0, L_0x555db7efa3c0, C4<0>, C4<0>;
v0x555db7b17530_0 .net "S", 0 0, L_0x555db7efa280;  1 drivers
v0x555db7b175f0_0 .net "a", 0 0, L_0x555db7efa590;  1 drivers
v0x555db7b176c0_0 .net "b", 0 0, L_0x555db7efa6c0;  1 drivers
v0x555db7b177c0_0 .net "cin", 0 0, L_0x555db7ef9cf0;  alias, 1 drivers
v0x555db7b178b0_0 .net "cout", 0 0, L_0x555db7efa450;  alias, 1 drivers
v0x555db7b179a0_0 .net "cout1", 0 0, L_0x555db7efa1f0;  1 drivers
v0x555db7b17a40_0 .net "cout2", 0 0, L_0x555db7efa3c0;  1 drivers
v0x555db7b17ae0_0 .net "s1", 0 0, L_0x555db7efa140;  1 drivers
S_0x555db7b168a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b16640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efa140 .functor XOR 1, L_0x555db7efa590, L_0x555db7efa6c0, C4<0>, C4<0>;
L_0x555db7efa1f0 .functor AND 1, L_0x555db7efa590, L_0x555db7efa6c0, C4<1>, C4<1>;
v0x555db7b16b40_0 .net "S", 0 0, L_0x555db7efa140;  alias, 1 drivers
v0x555db7b16c20_0 .net "a", 0 0, L_0x555db7efa590;  alias, 1 drivers
v0x555db7b16ce0_0 .net "b", 0 0, L_0x555db7efa6c0;  alias, 1 drivers
v0x555db7b16db0_0 .net "cout", 0 0, L_0x555db7efa1f0;  alias, 1 drivers
S_0x555db7b16f20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b16640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efa280 .functor XOR 1, L_0x555db7ef9cf0, L_0x555db7efa140, C4<0>, C4<0>;
L_0x555db7efa3c0 .functor AND 1, L_0x555db7ef9cf0, L_0x555db7efa140, C4<1>, C4<1>;
v0x555db7b17190_0 .net "S", 0 0, L_0x555db7efa280;  alias, 1 drivers
v0x555db7b17250_0 .net "a", 0 0, L_0x555db7ef9cf0;  alias, 1 drivers
v0x555db7b17340_0 .net "b", 0 0, L_0x555db7efa140;  alias, 1 drivers
v0x555db7b17440_0 .net "cout", 0 0, L_0x555db7efa3c0;  alias, 1 drivers
S_0x555db7b17bd0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7b14760;
 .timescale 0 0;
P_0x555db7b17dd0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7b17e90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b17bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efab70 .functor OR 1, L_0x555db7efa910, L_0x555db7efaae0, C4<0>, C4<0>;
v0x555db7b18db0_0 .net "S", 0 0, L_0x555db7efa9a0;  1 drivers
v0x555db7b18e70_0 .net "a", 0 0, L_0x555db7efacb0;  1 drivers
v0x555db7b18f40_0 .net "b", 0 0, L_0x555db7efade0;  1 drivers
v0x555db7b19040_0 .net "cin", 0 0, L_0x555db7efa450;  alias, 1 drivers
v0x555db7b19130_0 .net "cout", 0 0, L_0x555db7efab70;  alias, 1 drivers
v0x555db7b19220_0 .net "cout1", 0 0, L_0x555db7efa910;  1 drivers
v0x555db7b192c0_0 .net "cout2", 0 0, L_0x555db7efaae0;  1 drivers
v0x555db7b19360_0 .net "s1", 0 0, L_0x555db7efa880;  1 drivers
S_0x555db7b18120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b17e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efa880 .functor XOR 1, L_0x555db7efacb0, L_0x555db7efade0, C4<0>, C4<0>;
L_0x555db7efa910 .functor AND 1, L_0x555db7efacb0, L_0x555db7efade0, C4<1>, C4<1>;
v0x555db7b183c0_0 .net "S", 0 0, L_0x555db7efa880;  alias, 1 drivers
v0x555db7b184a0_0 .net "a", 0 0, L_0x555db7efacb0;  alias, 1 drivers
v0x555db7b18560_0 .net "b", 0 0, L_0x555db7efade0;  alias, 1 drivers
v0x555db7b18630_0 .net "cout", 0 0, L_0x555db7efa910;  alias, 1 drivers
S_0x555db7b187a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b17e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efa9a0 .functor XOR 1, L_0x555db7efa450, L_0x555db7efa880, C4<0>, C4<0>;
L_0x555db7efaae0 .functor AND 1, L_0x555db7efa450, L_0x555db7efa880, C4<1>, C4<1>;
v0x555db7b18a10_0 .net "S", 0 0, L_0x555db7efa9a0;  alias, 1 drivers
v0x555db7b18ad0_0 .net "a", 0 0, L_0x555db7efa450;  alias, 1 drivers
v0x555db7b18bc0_0 .net "b", 0 0, L_0x555db7efa880;  alias, 1 drivers
v0x555db7b18cc0_0 .net "cout", 0 0, L_0x555db7efaae0;  alias, 1 drivers
S_0x555db7b19450 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7b14760;
 .timescale 0 0;
P_0x555db7b19650 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7b19730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b19450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efb220 .functor OR 1, L_0x555db7efafc0, L_0x555db7efb190, C4<0>, C4<0>;
v0x555db7b1a620_0 .net "S", 0 0, L_0x555db7efb050;  1 drivers
v0x555db7b1a6e0_0 .net "a", 0 0, L_0x555db7efb320;  1 drivers
v0x555db7b1a7b0_0 .net "b", 0 0, L_0x555db7efb450;  1 drivers
v0x555db7b1a8b0_0 .net "cin", 0 0, L_0x555db7efab70;  alias, 1 drivers
v0x555db7b1a9a0_0 .net "cout", 0 0, L_0x555db7efb220;  alias, 1 drivers
v0x555db7b1aa90_0 .net "cout1", 0 0, L_0x555db7efafc0;  1 drivers
v0x555db7b1ab30_0 .net "cout2", 0 0, L_0x555db7efb190;  1 drivers
v0x555db7b1abd0_0 .net "s1", 0 0, L_0x555db7efaf10;  1 drivers
S_0x555db7b19990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b19730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efaf10 .functor XOR 1, L_0x555db7efb320, L_0x555db7efb450, C4<0>, C4<0>;
L_0x555db7efafc0 .functor AND 1, L_0x555db7efb320, L_0x555db7efb450, C4<1>, C4<1>;
v0x555db7b19c30_0 .net "S", 0 0, L_0x555db7efaf10;  alias, 1 drivers
v0x555db7b19d10_0 .net "a", 0 0, L_0x555db7efb320;  alias, 1 drivers
v0x555db7b19dd0_0 .net "b", 0 0, L_0x555db7efb450;  alias, 1 drivers
v0x555db7b19ea0_0 .net "cout", 0 0, L_0x555db7efafc0;  alias, 1 drivers
S_0x555db7b1a010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b19730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efb050 .functor XOR 1, L_0x555db7efab70, L_0x555db7efaf10, C4<0>, C4<0>;
L_0x555db7efb190 .functor AND 1, L_0x555db7efab70, L_0x555db7efaf10, C4<1>, C4<1>;
v0x555db7b1a280_0 .net "S", 0 0, L_0x555db7efb050;  alias, 1 drivers
v0x555db7b1a340_0 .net "a", 0 0, L_0x555db7efab70;  alias, 1 drivers
v0x555db7b1a430_0 .net "b", 0 0, L_0x555db7efaf10;  alias, 1 drivers
v0x555db7b1a530_0 .net "cout", 0 0, L_0x555db7efb190;  alias, 1 drivers
S_0x555db7b1cc90 .scope module, "ins12" "karatsuba_2" 3 114, 3 82 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7eff040 .functor XOR 1, L_0x555db7efc730, L_0x555db7efd700, C4<0>, C4<0>;
v0x555db7b40e90_0 .net "X", 1 0, L_0x555db7f04410;  1 drivers
v0x555db7b40f90_0 .net "Y", 1 0, L_0x555db7f044b0;  1 drivers
v0x555db7b41070_0 .net "Z", 3 0, L_0x555db7f04200;  alias, 1 drivers
v0x555db7b41140_0 .net *"_ivl_20", 0 0, L_0x555db7eff040;  1 drivers
L_0x7f49c55c33d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b41200_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c33d0;  1 drivers
L_0x7f49c55c3418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b41330_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c3418;  1 drivers
L_0x7f49c55c3460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b41410_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c3460;  1 drivers
L_0x7f49c55c34a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b414f0_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c34a8;  1 drivers
v0x555db7b415d0_0 .net "a", 0 0, L_0x555db7efc200;  1 drivers
v0x555db7b41700_0 .net "a_abs", 0 0, L_0x555db7efcd60;  1 drivers
v0x555db7b417a0_0 .net "b", 0 0, L_0x555db7efd1d0;  1 drivers
v0x555db7b418d0_0 .net "b_abs", 0 0, L_0x555db7efdd30;  1 drivers
v0x555db7b41970_0 .net "c1", 0 0, L_0x555db7efff70;  1 drivers
v0x555db7b41a10_0 .net "c2", 0 0, L_0x555db7f00e00;  1 drivers
v0x555db7b41ab0_0 .net "c3", 0 0, L_0x555db7f029b0;  1 drivers
v0x555db7b41ba0_0 .net "c4", 0 0, L_0x555db7f043a0;  1 drivers
v0x555db7b41c40_0 .net "neg_a", 0 0, L_0x555db7efc730;  1 drivers
v0x555db7b41df0_0 .net "neg_b", 0 0, L_0x555db7efd700;  1 drivers
v0x555db7b41e90_0 .net "temp", 3 0, L_0x555db7f028a0;  1 drivers
v0x555db7b41f80_0 .net "term1", 3 0, L_0x555db7f00e70;  1 drivers
v0x555db7b42020_0 .net "term2", 3 0, L_0x555db7f00f10;  1 drivers
v0x555db7b420c0_0 .net "term3", 3 0, L_0x555db7f00fb0;  1 drivers
v0x555db7b42190_0 .net "z0", 1 0, L_0x555db7efbda0;  1 drivers
v0x555db7b42280_0 .net "z1", 1 0, L_0x555db7f00c60;  1 drivers
v0x555db7b42320_0 .net "z1_1", 1 0, L_0x555db7eff0b0;  1 drivers
v0x555db7b423f0_0 .net "z1_2", 1 0, L_0x555db7effe60;  1 drivers
v0x555db7b424e0_0 .net "z1_3", 1 0, L_0x555db7efe130;  1 drivers
v0x555db7b425d0_0 .net "z1_4", 1 0, L_0x555db7efeec0;  1 drivers
v0x555db7b426e0_0 .net "z2", 1 0, L_0x555db7efbb50;  1 drivers
L_0x555db7efbbf0 .part L_0x555db7f04410, 1, 1;
L_0x555db7efbc90 .part L_0x555db7f044b0, 1, 1;
L_0x555db7efbee0 .part L_0x555db7f04410, 0, 1;
L_0x555db7efbfd0 .part L_0x555db7f044b0, 0, 1;
L_0x555db7efce00 .part L_0x555db7f04410, 0, 1;
L_0x555db7efcea0 .part L_0x555db7f04410, 1, 1;
L_0x555db7efddd0 .part L_0x555db7f044b0, 1, 1;
L_0x555db7efde70 .part L_0x555db7f044b0, 0, 1;
L_0x555db7eff0b0 .functor MUXZ 2, L_0x555db7efe130, L_0x555db7efeec0, L_0x555db7eff040, C4<>;
L_0x555db7f00e70 .concat [ 2 2 0 0], L_0x555db7efbda0, L_0x7f49c55c33d0;
L_0x555db7f00f10 .concat [ 1 2 1 0], L_0x7f49c55c3460, L_0x555db7f00c60, L_0x7f49c55c3418;
L_0x555db7f00fb0 .concat [ 2 2 0 0], L_0x7f49c55c34a8, L_0x555db7efbb50;
S_0x555db7b1cec0 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7b1d0a0 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7efc510 .functor NOT 1, L_0x555db7efcea0, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c3190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7efc620 .functor BUFZ 1, L_0x7f49c55c3190, C4<0>, C4<0>, C4<0>;
L_0x555db7efc730 .functor NOT 1, L_0x555db7efc690, C4<0>, C4<0>, C4<0>;
v0x555db7b213a0_0 .net "D", 0 0, L_0x555db7efc200;  alias, 1 drivers
v0x555db7b21460_0 .net *"_ivl_9", 0 0, L_0x555db7efc620;  1 drivers
v0x555db7b21540_0 .net "a", 0 0, L_0x555db7efce00;  1 drivers
v0x555db7b21630_0 .net "abs_D", 0 0, L_0x555db7efcd60;  alias, 1 drivers
v0x555db7b21710_0 .net "b", 0 0, L_0x555db7efcea0;  1 drivers
v0x555db7b21840_0 .net "b_comp", 0 0, L_0x555db7efc510;  1 drivers
v0x555db7b21950_0 .net "carry", 1 0, L_0x555db7efc580;  1 drivers
v0x555db7b21a30_0 .net "cin", 0 0, L_0x7f49c55c3190;  1 drivers
v0x555db7b21af0_0 .net "is_pos", 0 0, L_0x555db7efc690;  1 drivers
v0x555db7b21bb0_0 .net "negative", 0 0, L_0x555db7efc730;  alias, 1 drivers
v0x555db7b21c70_0 .net "twos", 0 0, L_0x555db7efca10;  1 drivers
L_0x555db7efc3e0 .part L_0x555db7efc580, 0, 1;
L_0x555db7efc580 .concat8 [ 1 1 0 0], L_0x555db7efc620, L_0x555db7efc370;
L_0x555db7efc690 .part L_0x555db7efc580, 1, 1;
L_0x555db7efcd60 .functor MUXZ 1, L_0x555db7efca10, L_0x555db7efc200, L_0x555db7efc690, C4<>;
S_0x555db7b1d220 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7b1cec0;
 .timescale 0 0;
P_0x555db7b1d440 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7b1d520 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7b1d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efc370 .functor OR 1, L_0x555db7efc070, L_0x555db7efc300, C4<0>, C4<0>;
v0x555db7b1e3f0_0 .net "S", 0 0, L_0x555db7efc200;  alias, 1 drivers
v0x555db7b1e4b0_0 .net "a", 0 0, L_0x555db7efce00;  alias, 1 drivers
v0x555db7b1e580_0 .net "b", 0 0, L_0x555db7efc510;  alias, 1 drivers
v0x555db7b1e680_0 .net "cin", 0 0, L_0x555db7efc3e0;  1 drivers
v0x555db7b1e750_0 .net "cout", 0 0, L_0x555db7efc370;  1 drivers
v0x555db7b1e840_0 .net "cout1", 0 0, L_0x555db7efc070;  1 drivers
v0x555db7b1e8e0_0 .net "cout2", 0 0, L_0x555db7efc300;  1 drivers
v0x555db7b1e9b0_0 .net "s1", 0 0, L_0x555db7ee37d0;  1 drivers
S_0x555db7b1d780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b1d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7ee37d0 .functor XOR 1, L_0x555db7efce00, L_0x555db7efc510, C4<0>, C4<0>;
L_0x555db7efc070 .functor AND 1, L_0x555db7efce00, L_0x555db7efc510, C4<1>, C4<1>;
v0x555db7b1d9f0_0 .net "S", 0 0, L_0x555db7ee37d0;  alias, 1 drivers
v0x555db7b1dad0_0 .net "a", 0 0, L_0x555db7efce00;  alias, 1 drivers
v0x555db7b1db90_0 .net "b", 0 0, L_0x555db7efc510;  alias, 1 drivers
v0x555db7b1dc60_0 .net "cout", 0 0, L_0x555db7efc070;  alias, 1 drivers
S_0x555db7b1ddd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b1d520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efc200 .functor XOR 1, L_0x555db7efc3e0, L_0x555db7ee37d0, C4<0>, C4<0>;
L_0x555db7efc300 .functor AND 1, L_0x555db7efc3e0, L_0x555db7ee37d0, C4<1>, C4<1>;
v0x555db7b1e040_0 .net "S", 0 0, L_0x555db7efc200;  alias, 1 drivers
v0x555db7b1e100_0 .net "a", 0 0, L_0x555db7efc3e0;  alias, 1 drivers
v0x555db7b1e1c0_0 .net "b", 0 0, L_0x555db7ee37d0;  alias, 1 drivers
v0x555db7b1e2c0_0 .net "cout", 0 0, L_0x555db7efc300;  alias, 1 drivers
S_0x555db7b1eaa0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7b1cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7b1ec80 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7efc7a0 .functor NOT 1, L_0x555db7efc200, C4<0>, C4<0>, C4<0>;
v0x555db7b21030_0 .net "cout", 0 0, L_0x555db7efccf0;  1 drivers
v0x555db7b210f0_0 .net "i", 0 0, L_0x555db7efc200;  alias, 1 drivers
v0x555db7b211e0_0 .net "o", 0 0, L_0x555db7efca10;  alias, 1 drivers
v0x555db7b21280_0 .net "temp2", 0 0, L_0x555db7efc7a0;  1 drivers
S_0x555db7b1ed60 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7b1eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b1ef60 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c3148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7efcc80 .functor BUFZ 1, L_0x7f49c55c3148, C4<0>, C4<0>, C4<0>;
L_0x555db7efccf0 .functor BUFZ 1, L_0x555db7efcc10, C4<0>, C4<0>, C4<0>;
v0x555db7b209c0_0 .net "S", 0 0, L_0x555db7efca10;  alias, 1 drivers
v0x555db7b20ad0_0 .net "a", 0 0, L_0x555db7efc7a0;  alias, 1 drivers
L_0x7f49c55c3100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b20be0_0 .net "b", 0 0, L_0x7f49c55c3100;  1 drivers
v0x555db7b20cd0 .array "carry", 0 1;
v0x555db7b20cd0_0 .net v0x555db7b20cd0 0, 0 0, L_0x555db7efcc80; 1 drivers
v0x555db7b20cd0_1 .net v0x555db7b20cd0 1, 0 0, L_0x555db7efcc10; 1 drivers
v0x555db7b20de0_0 .net "cin", 0 0, L_0x7f49c55c3148;  1 drivers
v0x555db7b20ed0_0 .net "cout", 0 0, L_0x555db7efccf0;  alias, 1 drivers
S_0x555db7b1f0e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b1ed60;
 .timescale 0 0;
P_0x555db7b1f300 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b1f3e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b1f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efcc10 .functor OR 1, L_0x555db7efc910, L_0x555db7efcb10, C4<0>, C4<0>;
v0x555db7b20310_0 .net "S", 0 0, L_0x555db7efca10;  alias, 1 drivers
v0x555db7b203d0_0 .net "a", 0 0, L_0x555db7efc7a0;  alias, 1 drivers
v0x555db7b204a0_0 .net "b", 0 0, L_0x7f49c55c3100;  alias, 1 drivers
v0x555db7b205a0_0 .net "cin", 0 0, L_0x555db7efcc80;  alias, 1 drivers
v0x555db7b20670_0 .net "cout", 0 0, L_0x555db7efcc10;  alias, 1 drivers
v0x555db7b20760_0 .net "cout1", 0 0, L_0x555db7efc910;  1 drivers
v0x555db7b20800_0 .net "cout2", 0 0, L_0x555db7efcb10;  1 drivers
v0x555db7b208d0_0 .net "s1", 0 0, L_0x555db7efc8a0;  1 drivers
S_0x555db7b1f670 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b1f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efc8a0 .functor XOR 1, L_0x555db7efc7a0, L_0x7f49c55c3100, C4<0>, C4<0>;
L_0x555db7efc910 .functor AND 1, L_0x555db7efc7a0, L_0x7f49c55c3100, C4<1>, C4<1>;
v0x555db7b1f910_0 .net "S", 0 0, L_0x555db7efc8a0;  alias, 1 drivers
v0x555db7b1f9f0_0 .net "a", 0 0, L_0x555db7efc7a0;  alias, 1 drivers
v0x555db7b1fab0_0 .net "b", 0 0, L_0x7f49c55c3100;  alias, 1 drivers
v0x555db7b1fb80_0 .net "cout", 0 0, L_0x555db7efc910;  alias, 1 drivers
S_0x555db7b1fcf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b1f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efca10 .functor XOR 1, L_0x555db7efcc80, L_0x555db7efc8a0, C4<0>, C4<0>;
L_0x555db7efcb10 .functor AND 1, L_0x555db7efcc80, L_0x555db7efc8a0, C4<1>, C4<1>;
v0x555db7b1ff60_0 .net "S", 0 0, L_0x555db7efca10;  alias, 1 drivers
v0x555db7b20020_0 .net "a", 0 0, L_0x555db7efcc80;  alias, 1 drivers
v0x555db7b200e0_0 .net "b", 0 0, L_0x555db7efc8a0;  alias, 1 drivers
v0x555db7b201e0_0 .net "cout", 0 0, L_0x555db7efcb10;  alias, 1 drivers
S_0x555db7b21ec0 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7efbac0 .functor AND 1, L_0x555db7efbbf0, L_0x555db7efbc90, C4<1>, C4<1>;
v0x555db7b22070_0 .net "X", 0 0, L_0x555db7efbbf0;  1 drivers
v0x555db7b22150_0 .net "Y", 0 0, L_0x555db7efbc90;  1 drivers
v0x555db7b22210_0 .net "Z", 1 0, L_0x555db7efbb50;  alias, 1 drivers
L_0x7f49c55c3070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b222d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c3070;  1 drivers
v0x555db7b223b0_0 .net "z", 0 0, L_0x555db7efbac0;  1 drivers
L_0x555db7efbb50 .concat [ 1 1 0 0], L_0x555db7efbac0, L_0x7f49c55c3070;
S_0x555db7b22540 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7efbd30 .functor AND 1, L_0x555db7efbee0, L_0x555db7efbfd0, C4<1>, C4<1>;
v0x555db7b22770_0 .net "X", 0 0, L_0x555db7efbee0;  1 drivers
v0x555db7b22830_0 .net "Y", 0 0, L_0x555db7efbfd0;  1 drivers
v0x555db7b228f0_0 .net "Z", 1 0, L_0x555db7efbda0;  alias, 1 drivers
L_0x7f49c55c30b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b229b0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c30b8;  1 drivers
v0x555db7b22a90_0 .net "z", 0 0, L_0x555db7efbd30;  1 drivers
L_0x555db7efbda0 .concat [ 1 1 0 0], L_0x555db7efbd30, L_0x7f49c55c30b8;
S_0x555db7b22c20 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7b22e00 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7efd4e0 .functor NOT 1, L_0x555db7efde70, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c3268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7efd5f0 .functor BUFZ 1, L_0x7f49c55c3268, C4<0>, C4<0>, C4<0>;
L_0x555db7efd700 .functor NOT 1, L_0x555db7efd660, C4<0>, C4<0>, C4<0>;
v0x555db7b27100_0 .net "D", 0 0, L_0x555db7efd1d0;  alias, 1 drivers
v0x555db7b271c0_0 .net *"_ivl_9", 0 0, L_0x555db7efd5f0;  1 drivers
v0x555db7b272a0_0 .net "a", 0 0, L_0x555db7efddd0;  1 drivers
v0x555db7b27390_0 .net "abs_D", 0 0, L_0x555db7efdd30;  alias, 1 drivers
v0x555db7b27470_0 .net "b", 0 0, L_0x555db7efde70;  1 drivers
v0x555db7b275a0_0 .net "b_comp", 0 0, L_0x555db7efd4e0;  1 drivers
v0x555db7b276b0_0 .net "carry", 1 0, L_0x555db7efd550;  1 drivers
v0x555db7b27790_0 .net "cin", 0 0, L_0x7f49c55c3268;  1 drivers
v0x555db7b27850_0 .net "is_pos", 0 0, L_0x555db7efd660;  1 drivers
v0x555db7b27910_0 .net "negative", 0 0, L_0x555db7efd700;  alias, 1 drivers
v0x555db7b279d0_0 .net "twos", 0 0, L_0x555db7efd9e0;  1 drivers
L_0x555db7efd3b0 .part L_0x555db7efd550, 0, 1;
L_0x555db7efd550 .concat8 [ 1 1 0 0], L_0x555db7efd5f0, L_0x555db7efd340;
L_0x555db7efd660 .part L_0x555db7efd550, 1, 1;
L_0x555db7efdd30 .functor MUXZ 1, L_0x555db7efd9e0, L_0x555db7efd1d0, L_0x555db7efd660, C4<>;
S_0x555db7b22fd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7b22c20;
 .timescale 0 0;
P_0x555db7b231d0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7b232b0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7b22fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efd340 .functor OR 1, L_0x555db7efd040, L_0x555db7efd2d0, C4<0>, C4<0>;
v0x555db7b24150_0 .net "S", 0 0, L_0x555db7efd1d0;  alias, 1 drivers
v0x555db7b24210_0 .net "a", 0 0, L_0x555db7efddd0;  alias, 1 drivers
v0x555db7b242e0_0 .net "b", 0 0, L_0x555db7efd4e0;  alias, 1 drivers
v0x555db7b243e0_0 .net "cin", 0 0, L_0x555db7efd3b0;  1 drivers
v0x555db7b244b0_0 .net "cout", 0 0, L_0x555db7efd340;  1 drivers
v0x555db7b245a0_0 .net "cout1", 0 0, L_0x555db7efd040;  1 drivers
v0x555db7b24640_0 .net "cout2", 0 0, L_0x555db7efd2d0;  1 drivers
v0x555db7b24710_0 .net "s1", 0 0, L_0x555db7efcfd0;  1 drivers
S_0x555db7b23510 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b232b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efcfd0 .functor XOR 1, L_0x555db7efddd0, L_0x555db7efd4e0, C4<0>, C4<0>;
L_0x555db7efd040 .functor AND 1, L_0x555db7efddd0, L_0x555db7efd4e0, C4<1>, C4<1>;
v0x555db7b23780_0 .net "S", 0 0, L_0x555db7efcfd0;  alias, 1 drivers
v0x555db7b23860_0 .net "a", 0 0, L_0x555db7efddd0;  alias, 1 drivers
v0x555db7b23920_0 .net "b", 0 0, L_0x555db7efd4e0;  alias, 1 drivers
v0x555db7b239c0_0 .net "cout", 0 0, L_0x555db7efd040;  alias, 1 drivers
S_0x555db7b23b30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b232b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efd1d0 .functor XOR 1, L_0x555db7efd3b0, L_0x555db7efcfd0, C4<0>, C4<0>;
L_0x555db7efd2d0 .functor AND 1, L_0x555db7efd3b0, L_0x555db7efcfd0, C4<1>, C4<1>;
v0x555db7b23da0_0 .net "S", 0 0, L_0x555db7efd1d0;  alias, 1 drivers
v0x555db7b23e60_0 .net "a", 0 0, L_0x555db7efd3b0;  alias, 1 drivers
v0x555db7b23f20_0 .net "b", 0 0, L_0x555db7efcfd0;  alias, 1 drivers
v0x555db7b24020_0 .net "cout", 0 0, L_0x555db7efd2d0;  alias, 1 drivers
S_0x555db7b24800 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7b22c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7b249e0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7efd770 .functor NOT 1, L_0x555db7efd1d0, C4<0>, C4<0>, C4<0>;
v0x555db7b26d90_0 .net "cout", 0 0, L_0x555db7efdcc0;  1 drivers
v0x555db7b26e50_0 .net "i", 0 0, L_0x555db7efd1d0;  alias, 1 drivers
v0x555db7b26f40_0 .net "o", 0 0, L_0x555db7efd9e0;  alias, 1 drivers
v0x555db7b26fe0_0 .net "temp2", 0 0, L_0x555db7efd770;  1 drivers
S_0x555db7b24ac0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7b24800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b24cc0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c3220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7efdc50 .functor BUFZ 1, L_0x7f49c55c3220, C4<0>, C4<0>, C4<0>;
L_0x555db7efdcc0 .functor BUFZ 1, L_0x555db7efdbe0, C4<0>, C4<0>, C4<0>;
v0x555db7b26720_0 .net "S", 0 0, L_0x555db7efd9e0;  alias, 1 drivers
v0x555db7b26830_0 .net "a", 0 0, L_0x555db7efd770;  alias, 1 drivers
L_0x7f49c55c31d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b26940_0 .net "b", 0 0, L_0x7f49c55c31d8;  1 drivers
v0x555db7b26a30 .array "carry", 0 1;
v0x555db7b26a30_0 .net v0x555db7b26a30 0, 0 0, L_0x555db7efdc50; 1 drivers
v0x555db7b26a30_1 .net v0x555db7b26a30 1, 0 0, L_0x555db7efdbe0; 1 drivers
v0x555db7b26b40_0 .net "cin", 0 0, L_0x7f49c55c3220;  1 drivers
v0x555db7b26c30_0 .net "cout", 0 0, L_0x555db7efdcc0;  alias, 1 drivers
S_0x555db7b24e40 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b24ac0;
 .timescale 0 0;
P_0x555db7b25060 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b25140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b24e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efdbe0 .functor OR 1, L_0x555db7efd8e0, L_0x555db7efdae0, C4<0>, C4<0>;
v0x555db7b26070_0 .net "S", 0 0, L_0x555db7efd9e0;  alias, 1 drivers
v0x555db7b26130_0 .net "a", 0 0, L_0x555db7efd770;  alias, 1 drivers
v0x555db7b26200_0 .net "b", 0 0, L_0x7f49c55c31d8;  alias, 1 drivers
v0x555db7b26300_0 .net "cin", 0 0, L_0x555db7efdc50;  alias, 1 drivers
v0x555db7b263d0_0 .net "cout", 0 0, L_0x555db7efdbe0;  alias, 1 drivers
v0x555db7b264c0_0 .net "cout1", 0 0, L_0x555db7efd8e0;  1 drivers
v0x555db7b26560_0 .net "cout2", 0 0, L_0x555db7efdae0;  1 drivers
v0x555db7b26630_0 .net "s1", 0 0, L_0x555db7efd870;  1 drivers
S_0x555db7b253d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b25140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efd870 .functor XOR 1, L_0x555db7efd770, L_0x7f49c55c31d8, C4<0>, C4<0>;
L_0x555db7efd8e0 .functor AND 1, L_0x555db7efd770, L_0x7f49c55c31d8, C4<1>, C4<1>;
v0x555db7b25670_0 .net "S", 0 0, L_0x555db7efd870;  alias, 1 drivers
v0x555db7b25750_0 .net "a", 0 0, L_0x555db7efd770;  alias, 1 drivers
v0x555db7b25810_0 .net "b", 0 0, L_0x7f49c55c31d8;  alias, 1 drivers
v0x555db7b258e0_0 .net "cout", 0 0, L_0x555db7efd8e0;  alias, 1 drivers
S_0x555db7b25a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b25140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efd9e0 .functor XOR 1, L_0x555db7efdc50, L_0x555db7efd870, C4<0>, C4<0>;
L_0x555db7efdae0 .functor AND 1, L_0x555db7efdc50, L_0x555db7efd870, C4<1>, C4<1>;
v0x555db7b25cc0_0 .net "S", 0 0, L_0x555db7efd9e0;  alias, 1 drivers
v0x555db7b25d80_0 .net "a", 0 0, L_0x555db7efdc50;  alias, 1 drivers
v0x555db7b25e40_0 .net "b", 0 0, L_0x555db7efd870;  alias, 1 drivers
v0x555db7b25f40_0 .net "cout", 0 0, L_0x555db7efdae0;  alias, 1 drivers
S_0x555db7b27c20 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7efdfa0 .functor AND 1, L_0x555db7efcd60, L_0x555db7efdd30, C4<1>, C4<1>;
v0x555db7b27e20_0 .net "X", 0 0, L_0x555db7efcd60;  alias, 1 drivers
v0x555db7b27ee0_0 .net "Y", 0 0, L_0x555db7efdd30;  alias, 1 drivers
v0x555db7b27f80_0 .net "Z", 1 0, L_0x555db7efe130;  alias, 1 drivers
L_0x7f49c55c32b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b28020_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c32b0;  1 drivers
v0x555db7b280e0_0 .net "z", 0 0, L_0x555db7efdfa0;  1 drivers
L_0x555db7efe130 .concat [ 1 1 0 0], L_0x555db7efdfa0, L_0x7f49c55c32b0;
S_0x555db7b28270 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b28450 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c3388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7efff00 .functor BUFZ 1, L_0x7f49c55c3388, C4<0>, C4<0>, C4<0>;
L_0x555db7efff70 .functor BUFZ 1, L_0x555db7effb90, C4<0>, C4<0>, C4<0>;
v0x555db7b2b6b0_0 .net "S", 1 0, L_0x555db7effe60;  alias, 1 drivers
v0x555db7b2b7b0_0 .net "a", 1 0, L_0x555db7efbda0;  alias, 1 drivers
v0x555db7b2b870_0 .net "b", 1 0, L_0x555db7efbb50;  alias, 1 drivers
v0x555db7b2b970 .array "carry", 0 2;
v0x555db7b2b970_0 .net v0x555db7b2b970 0, 0 0, L_0x555db7efff00; 1 drivers
v0x555db7b2b970_1 .net v0x555db7b2b970 1, 0 0, L_0x555db7eff4c0; 1 drivers
v0x555db7b2b970_2 .net v0x555db7b2b970 2, 0 0, L_0x555db7effb90; 1 drivers
v0x555db7b2ba60_0 .net "cin", 0 0, L_0x7f49c55c3388;  1 drivers
v0x555db7b2bb50_0 .net "cout", 0 0, L_0x555db7efff70;  alias, 1 drivers
L_0x555db7eff5c0 .part L_0x555db7efbda0, 0, 1;
L_0x555db7eff780 .part L_0x555db7efbb50, 0, 1;
L_0x555db7effc00 .part L_0x555db7efbda0, 1, 1;
L_0x555db7effd30 .part L_0x555db7efbb50, 1, 1;
L_0x555db7effe60 .concat8 [ 1 1 0 0], L_0x555db7eff2c0, L_0x555db7effa20;
S_0x555db7b28600 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b28270;
 .timescale 0 0;
P_0x555db7b28800 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b288e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b28600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7eff4c0 .functor OR 1, L_0x555db7eff250, L_0x555db7eff3c0, C4<0>, C4<0>;
v0x555db7b297b0_0 .net "S", 0 0, L_0x555db7eff2c0;  1 drivers
v0x555db7b29870_0 .net "a", 0 0, L_0x555db7eff5c0;  1 drivers
v0x555db7b29940_0 .net "b", 0 0, L_0x555db7eff780;  1 drivers
v0x555db7b29a40_0 .net "cin", 0 0, L_0x555db7efff00;  alias, 1 drivers
v0x555db7b29b10_0 .net "cout", 0 0, L_0x555db7eff4c0;  alias, 1 drivers
v0x555db7b29c00_0 .net "cout1", 0 0, L_0x555db7eff250;  1 drivers
v0x555db7b29ca0_0 .net "cout2", 0 0, L_0x555db7eff3c0;  1 drivers
v0x555db7b29d70_0 .net "s1", 0 0, L_0x555db7eff1e0;  1 drivers
S_0x555db7b28b40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eff1e0 .functor XOR 1, L_0x555db7eff5c0, L_0x555db7eff780, C4<0>, C4<0>;
L_0x555db7eff250 .functor AND 1, L_0x555db7eff5c0, L_0x555db7eff780, C4<1>, C4<1>;
v0x555db7b28db0_0 .net "S", 0 0, L_0x555db7eff1e0;  alias, 1 drivers
v0x555db7b28e90_0 .net "a", 0 0, L_0x555db7eff5c0;  alias, 1 drivers
v0x555db7b28f50_0 .net "b", 0 0, L_0x555db7eff780;  alias, 1 drivers
v0x555db7b29020_0 .net "cout", 0 0, L_0x555db7eff250;  alias, 1 drivers
S_0x555db7b29190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b288e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eff2c0 .functor XOR 1, L_0x555db7efff00, L_0x555db7eff1e0, C4<0>, C4<0>;
L_0x555db7eff3c0 .functor AND 1, L_0x555db7efff00, L_0x555db7eff1e0, C4<1>, C4<1>;
v0x555db7b29400_0 .net "S", 0 0, L_0x555db7eff2c0;  alias, 1 drivers
v0x555db7b294c0_0 .net "a", 0 0, L_0x555db7efff00;  alias, 1 drivers
v0x555db7b29580_0 .net "b", 0 0, L_0x555db7eff1e0;  alias, 1 drivers
v0x555db7b29680_0 .net "cout", 0 0, L_0x555db7eff3c0;  alias, 1 drivers
S_0x555db7b29e60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b28270;
 .timescale 0 0;
P_0x555db7b2a060 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b2a120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b29e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7effb90 .functor OR 1, L_0x555db7eff9b0, L_0x555db7effb20, C4<0>, C4<0>;
v0x555db7b2b010_0 .net "S", 0 0, L_0x555db7effa20;  1 drivers
v0x555db7b2b0d0_0 .net "a", 0 0, L_0x555db7effc00;  1 drivers
v0x555db7b2b1a0_0 .net "b", 0 0, L_0x555db7effd30;  1 drivers
v0x555db7b2b2a0_0 .net "cin", 0 0, L_0x555db7eff4c0;  alias, 1 drivers
v0x555db7b2b390_0 .net "cout", 0 0, L_0x555db7effb90;  alias, 1 drivers
v0x555db7b2b480_0 .net "cout1", 0 0, L_0x555db7eff9b0;  1 drivers
v0x555db7b2b520_0 .net "cout2", 0 0, L_0x555db7effb20;  1 drivers
v0x555db7b2b5c0_0 .net "s1", 0 0, L_0x555db7eff940;  1 drivers
S_0x555db7b2a380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b2a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7eff940 .functor XOR 1, L_0x555db7effc00, L_0x555db7effd30, C4<0>, C4<0>;
L_0x555db7eff9b0 .functor AND 1, L_0x555db7effc00, L_0x555db7effd30, C4<1>, C4<1>;
v0x555db7b2a620_0 .net "S", 0 0, L_0x555db7eff940;  alias, 1 drivers
v0x555db7b2a700_0 .net "a", 0 0, L_0x555db7effc00;  alias, 1 drivers
v0x555db7b2a7c0_0 .net "b", 0 0, L_0x555db7effd30;  alias, 1 drivers
v0x555db7b2a890_0 .net "cout", 0 0, L_0x555db7eff9b0;  alias, 1 drivers
S_0x555db7b2aa00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b2a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7effa20 .functor XOR 1, L_0x555db7eff4c0, L_0x555db7eff940, C4<0>, C4<0>;
L_0x555db7effb20 .functor AND 1, L_0x555db7eff4c0, L_0x555db7eff940, C4<1>, C4<1>;
v0x555db7b2ac70_0 .net "S", 0 0, L_0x555db7effa20;  alias, 1 drivers
v0x555db7b2ad30_0 .net "a", 0 0, L_0x555db7eff4c0;  alias, 1 drivers
v0x555db7b2ae20_0 .net "b", 0 0, L_0x555db7eff940;  alias, 1 drivers
v0x555db7b2af20_0 .net "cout", 0 0, L_0x555db7effb20;  alias, 1 drivers
S_0x555db7b2bc90 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b2be70 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7f00d00 .functor BUFZ 1, L_0x555db7efff70, C4<0>, C4<0>, C4<0>;
L_0x555db7f00e00 .functor BUFZ 1, L_0x555db7f00900, C4<0>, C4<0>, C4<0>;
v0x555db7b2f0f0_0 .net "S", 1 0, L_0x555db7f00c60;  alias, 1 drivers
v0x555db7b2f1f0_0 .net "a", 1 0, L_0x555db7effe60;  alias, 1 drivers
v0x555db7b2f2b0_0 .net "b", 1 0, L_0x555db7eff0b0;  alias, 1 drivers
v0x555db7b2f380 .array "carry", 0 2;
v0x555db7b2f380_0 .net v0x555db7b2f380 0, 0 0, L_0x555db7f00d00; 1 drivers
v0x555db7b2f380_1 .net v0x555db7b2f380 1, 0 0, L_0x555db7f002c0; 1 drivers
v0x555db7b2f380_2 .net v0x555db7b2f380 2, 0 0, L_0x555db7f00900; 1 drivers
v0x555db7b2f490_0 .net "cin", 0 0, L_0x555db7efff70;  alias, 1 drivers
v0x555db7b2f580_0 .net "cout", 0 0, L_0x555db7f00e00;  alias, 1 drivers
L_0x555db7f003c0 .part L_0x555db7effe60, 0, 1;
L_0x555db7f00580 .part L_0x555db7eff0b0, 0, 1;
L_0x555db7f00970 .part L_0x555db7effe60, 1, 1;
L_0x555db7f00aa0 .part L_0x555db7eff0b0, 1, 1;
L_0x555db7f00c60 .concat8 [ 1 1 0 0], L_0x555db7f000c0, L_0x555db7f00790;
S_0x555db7b2bfc0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b2bc90;
 .timescale 0 0;
P_0x555db7b2c1e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b2c2c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b2bfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f002c0 .functor OR 1, L_0x555db7f00050, L_0x555db7f001c0, C4<0>, C4<0>;
v0x555db7b2d1f0_0 .net "S", 0 0, L_0x555db7f000c0;  1 drivers
v0x555db7b2d2b0_0 .net "a", 0 0, L_0x555db7f003c0;  1 drivers
v0x555db7b2d380_0 .net "b", 0 0, L_0x555db7f00580;  1 drivers
v0x555db7b2d480_0 .net "cin", 0 0, L_0x555db7f00d00;  alias, 1 drivers
v0x555db7b2d550_0 .net "cout", 0 0, L_0x555db7f002c0;  alias, 1 drivers
v0x555db7b2d640_0 .net "cout1", 0 0, L_0x555db7f00050;  1 drivers
v0x555db7b2d6e0_0 .net "cout2", 0 0, L_0x555db7f001c0;  1 drivers
v0x555db7b2d7b0_0 .net "s1", 0 0, L_0x555db7efffe0;  1 drivers
S_0x555db7b2c550 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b2c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efffe0 .functor XOR 1, L_0x555db7f003c0, L_0x555db7f00580, C4<0>, C4<0>;
L_0x555db7f00050 .functor AND 1, L_0x555db7f003c0, L_0x555db7f00580, C4<1>, C4<1>;
v0x555db7b2c7f0_0 .net "S", 0 0, L_0x555db7efffe0;  alias, 1 drivers
v0x555db7b2c8d0_0 .net "a", 0 0, L_0x555db7f003c0;  alias, 1 drivers
v0x555db7b2c990_0 .net "b", 0 0, L_0x555db7f00580;  alias, 1 drivers
v0x555db7b2ca60_0 .net "cout", 0 0, L_0x555db7f00050;  alias, 1 drivers
S_0x555db7b2cbd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b2c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f000c0 .functor XOR 1, L_0x555db7f00d00, L_0x555db7efffe0, C4<0>, C4<0>;
L_0x555db7f001c0 .functor AND 1, L_0x555db7f00d00, L_0x555db7efffe0, C4<1>, C4<1>;
v0x555db7b2ce40_0 .net "S", 0 0, L_0x555db7f000c0;  alias, 1 drivers
v0x555db7b2cf00_0 .net "a", 0 0, L_0x555db7f00d00;  alias, 1 drivers
v0x555db7b2cfc0_0 .net "b", 0 0, L_0x555db7efffe0;  alias, 1 drivers
v0x555db7b2d0c0_0 .net "cout", 0 0, L_0x555db7f001c0;  alias, 1 drivers
S_0x555db7b2d8a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b2bc90;
 .timescale 0 0;
P_0x555db7b2daa0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b2db60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b2d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f00900 .functor OR 1, L_0x555db7f00720, L_0x555db7f00890, C4<0>, C4<0>;
v0x555db7b2ea50_0 .net "S", 0 0, L_0x555db7f00790;  1 drivers
v0x555db7b2eb10_0 .net "a", 0 0, L_0x555db7f00970;  1 drivers
v0x555db7b2ebe0_0 .net "b", 0 0, L_0x555db7f00aa0;  1 drivers
v0x555db7b2ece0_0 .net "cin", 0 0, L_0x555db7f002c0;  alias, 1 drivers
v0x555db7b2edd0_0 .net "cout", 0 0, L_0x555db7f00900;  alias, 1 drivers
v0x555db7b2eec0_0 .net "cout1", 0 0, L_0x555db7f00720;  1 drivers
v0x555db7b2ef60_0 .net "cout2", 0 0, L_0x555db7f00890;  1 drivers
v0x555db7b2f000_0 .net "s1", 0 0, L_0x555db7f006b0;  1 drivers
S_0x555db7b2ddc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b2db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f006b0 .functor XOR 1, L_0x555db7f00970, L_0x555db7f00aa0, C4<0>, C4<0>;
L_0x555db7f00720 .functor AND 1, L_0x555db7f00970, L_0x555db7f00aa0, C4<1>, C4<1>;
v0x555db7b2e060_0 .net "S", 0 0, L_0x555db7f006b0;  alias, 1 drivers
v0x555db7b2e140_0 .net "a", 0 0, L_0x555db7f00970;  alias, 1 drivers
v0x555db7b2e200_0 .net "b", 0 0, L_0x555db7f00aa0;  alias, 1 drivers
v0x555db7b2e2d0_0 .net "cout", 0 0, L_0x555db7f00720;  alias, 1 drivers
S_0x555db7b2e440 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b2db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f00790 .functor XOR 1, L_0x555db7f002c0, L_0x555db7f006b0, C4<0>, C4<0>;
L_0x555db7f00890 .functor AND 1, L_0x555db7f002c0, L_0x555db7f006b0, C4<1>, C4<1>;
v0x555db7b2e6b0_0 .net "S", 0 0, L_0x555db7f00790;  alias, 1 drivers
v0x555db7b2e770_0 .net "a", 0 0, L_0x555db7f002c0;  alias, 1 drivers
v0x555db7b2e860_0 .net "b", 0 0, L_0x555db7f006b0;  alias, 1 drivers
v0x555db7b2e960_0 .net "cout", 0 0, L_0x555db7f00890;  alias, 1 drivers
S_0x555db7b2f6d0 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b2f8b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c34f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f02940 .functor BUFZ 1, L_0x7f49c55c34f0, C4<0>, C4<0>, C4<0>;
L_0x555db7f029b0 .functor BUFZ 1, L_0x555db7f025d0, C4<0>, C4<0>, C4<0>;
v0x555db7b35c20_0 .net "S", 3 0, L_0x555db7f028a0;  alias, 1 drivers
v0x555db7b35d20_0 .net "a", 3 0, L_0x555db7f00e70;  alias, 1 drivers
v0x555db7b35e00_0 .net "b", 3 0, L_0x555db7f00f10;  alias, 1 drivers
v0x555db7b35ec0 .array "carry", 0 4;
v0x555db7b35ec0_0 .net v0x555db7b35ec0 0, 0 0, L_0x555db7f02940; 1 drivers
v0x555db7b35ec0_1 .net v0x555db7b35ec0 1, 0 0, L_0x555db7f013a0; 1 drivers
v0x555db7b35ec0_2 .net v0x555db7b35ec0 2, 0 0, L_0x555db7f01950; 1 drivers
v0x555db7b35ec0_3 .net v0x555db7b35ec0 3, 0 0, L_0x555db7f02020; 1 drivers
v0x555db7b35ec0_4 .net v0x555db7b35ec0 4, 0 0, L_0x555db7f025d0; 1 drivers
v0x555db7b35fe0_0 .net "cin", 0 0, L_0x7f49c55c34f0;  1 drivers
v0x555db7b360d0_0 .net "cout", 0 0, L_0x555db7f029b0;  alias, 1 drivers
L_0x555db7f014a0 .part L_0x555db7f00e70, 0, 1;
L_0x555db7f015d0 .part L_0x555db7f00f10, 0, 1;
L_0x555db7f01a50 .part L_0x555db7f00e70, 1, 1;
L_0x555db7f01c10 .part L_0x555db7f00f10, 1, 1;
L_0x555db7f02120 .part L_0x555db7f00e70, 2, 1;
L_0x555db7f02250 .part L_0x555db7f00f10, 2, 1;
L_0x555db7f02640 .part L_0x555db7f00e70, 3, 1;
L_0x555db7f02770 .part L_0x555db7f00f10, 3, 1;
L_0x555db7f028a0 .concat8 [ 1 1 1 1], L_0x555db7f011a0, L_0x555db7f017e0, L_0x555db7f01eb0, L_0x555db7f02460;
S_0x555db7b2fa00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b2f6d0;
 .timescale 0 0;
P_0x555db7b2fc20 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b2fd00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b2fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f013a0 .functor OR 1, L_0x555db7f01130, L_0x555db7f012a0, C4<0>, C4<0>;
v0x555db7b30c30_0 .net "S", 0 0, L_0x555db7f011a0;  1 drivers
v0x555db7b30cf0_0 .net "a", 0 0, L_0x555db7f014a0;  1 drivers
v0x555db7b30dc0_0 .net "b", 0 0, L_0x555db7f015d0;  1 drivers
v0x555db7b30ec0_0 .net "cin", 0 0, L_0x555db7f02940;  alias, 1 drivers
v0x555db7b30f90_0 .net "cout", 0 0, L_0x555db7f013a0;  alias, 1 drivers
v0x555db7b31080_0 .net "cout1", 0 0, L_0x555db7f01130;  1 drivers
v0x555db7b31120_0 .net "cout2", 0 0, L_0x555db7f012a0;  1 drivers
v0x555db7b311f0_0 .net "s1", 0 0, L_0x555db7f010c0;  1 drivers
S_0x555db7b2ff90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b2fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f010c0 .functor XOR 1, L_0x555db7f014a0, L_0x555db7f015d0, C4<0>, C4<0>;
L_0x555db7f01130 .functor AND 1, L_0x555db7f014a0, L_0x555db7f015d0, C4<1>, C4<1>;
v0x555db7b30230_0 .net "S", 0 0, L_0x555db7f010c0;  alias, 1 drivers
v0x555db7b30310_0 .net "a", 0 0, L_0x555db7f014a0;  alias, 1 drivers
v0x555db7b303d0_0 .net "b", 0 0, L_0x555db7f015d0;  alias, 1 drivers
v0x555db7b304a0_0 .net "cout", 0 0, L_0x555db7f01130;  alias, 1 drivers
S_0x555db7b30610 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b2fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f011a0 .functor XOR 1, L_0x555db7f02940, L_0x555db7f010c0, C4<0>, C4<0>;
L_0x555db7f012a0 .functor AND 1, L_0x555db7f02940, L_0x555db7f010c0, C4<1>, C4<1>;
v0x555db7b30880_0 .net "S", 0 0, L_0x555db7f011a0;  alias, 1 drivers
v0x555db7b30940_0 .net "a", 0 0, L_0x555db7f02940;  alias, 1 drivers
v0x555db7b30a00_0 .net "b", 0 0, L_0x555db7f010c0;  alias, 1 drivers
v0x555db7b30b00_0 .net "cout", 0 0, L_0x555db7f012a0;  alias, 1 drivers
S_0x555db7b312e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b2f6d0;
 .timescale 0 0;
P_0x555db7b314e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b315a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b312e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f01950 .functor OR 1, L_0x555db7f01770, L_0x555db7f018e0, C4<0>, C4<0>;
v0x555db7b32490_0 .net "S", 0 0, L_0x555db7f017e0;  1 drivers
v0x555db7b32550_0 .net "a", 0 0, L_0x555db7f01a50;  1 drivers
v0x555db7b32620_0 .net "b", 0 0, L_0x555db7f01c10;  1 drivers
v0x555db7b32720_0 .net "cin", 0 0, L_0x555db7f013a0;  alias, 1 drivers
v0x555db7b32810_0 .net "cout", 0 0, L_0x555db7f01950;  alias, 1 drivers
v0x555db7b32900_0 .net "cout1", 0 0, L_0x555db7f01770;  1 drivers
v0x555db7b329a0_0 .net "cout2", 0 0, L_0x555db7f018e0;  1 drivers
v0x555db7b32a40_0 .net "s1", 0 0, L_0x555db7f01700;  1 drivers
S_0x555db7b31800 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b315a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f01700 .functor XOR 1, L_0x555db7f01a50, L_0x555db7f01c10, C4<0>, C4<0>;
L_0x555db7f01770 .functor AND 1, L_0x555db7f01a50, L_0x555db7f01c10, C4<1>, C4<1>;
v0x555db7b31aa0_0 .net "S", 0 0, L_0x555db7f01700;  alias, 1 drivers
v0x555db7b31b80_0 .net "a", 0 0, L_0x555db7f01a50;  alias, 1 drivers
v0x555db7b31c40_0 .net "b", 0 0, L_0x555db7f01c10;  alias, 1 drivers
v0x555db7b31d10_0 .net "cout", 0 0, L_0x555db7f01770;  alias, 1 drivers
S_0x555db7b31e80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b315a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f017e0 .functor XOR 1, L_0x555db7f013a0, L_0x555db7f01700, C4<0>, C4<0>;
L_0x555db7f018e0 .functor AND 1, L_0x555db7f013a0, L_0x555db7f01700, C4<1>, C4<1>;
v0x555db7b320f0_0 .net "S", 0 0, L_0x555db7f017e0;  alias, 1 drivers
v0x555db7b321b0_0 .net "a", 0 0, L_0x555db7f013a0;  alias, 1 drivers
v0x555db7b322a0_0 .net "b", 0 0, L_0x555db7f01700;  alias, 1 drivers
v0x555db7b323a0_0 .net "cout", 0 0, L_0x555db7f018e0;  alias, 1 drivers
S_0x555db7b32b30 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7b2f6d0;
 .timescale 0 0;
P_0x555db7b32d30 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7b32df0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b32b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f02020 .functor OR 1, L_0x555db7f01e40, L_0x555db7f01fb0, C4<0>, C4<0>;
v0x555db7b33d10_0 .net "S", 0 0, L_0x555db7f01eb0;  1 drivers
v0x555db7b33dd0_0 .net "a", 0 0, L_0x555db7f02120;  1 drivers
v0x555db7b33ea0_0 .net "b", 0 0, L_0x555db7f02250;  1 drivers
v0x555db7b33fa0_0 .net "cin", 0 0, L_0x555db7f01950;  alias, 1 drivers
v0x555db7b34090_0 .net "cout", 0 0, L_0x555db7f02020;  alias, 1 drivers
v0x555db7b34180_0 .net "cout1", 0 0, L_0x555db7f01e40;  1 drivers
v0x555db7b34220_0 .net "cout2", 0 0, L_0x555db7f01fb0;  1 drivers
v0x555db7b342c0_0 .net "s1", 0 0, L_0x555db7f01dd0;  1 drivers
S_0x555db7b33080 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b32df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f01dd0 .functor XOR 1, L_0x555db7f02120, L_0x555db7f02250, C4<0>, C4<0>;
L_0x555db7f01e40 .functor AND 1, L_0x555db7f02120, L_0x555db7f02250, C4<1>, C4<1>;
v0x555db7b33320_0 .net "S", 0 0, L_0x555db7f01dd0;  alias, 1 drivers
v0x555db7b33400_0 .net "a", 0 0, L_0x555db7f02120;  alias, 1 drivers
v0x555db7b334c0_0 .net "b", 0 0, L_0x555db7f02250;  alias, 1 drivers
v0x555db7b33590_0 .net "cout", 0 0, L_0x555db7f01e40;  alias, 1 drivers
S_0x555db7b33700 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b32df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f01eb0 .functor XOR 1, L_0x555db7f01950, L_0x555db7f01dd0, C4<0>, C4<0>;
L_0x555db7f01fb0 .functor AND 1, L_0x555db7f01950, L_0x555db7f01dd0, C4<1>, C4<1>;
v0x555db7b33970_0 .net "S", 0 0, L_0x555db7f01eb0;  alias, 1 drivers
v0x555db7b33a30_0 .net "a", 0 0, L_0x555db7f01950;  alias, 1 drivers
v0x555db7b33b20_0 .net "b", 0 0, L_0x555db7f01dd0;  alias, 1 drivers
v0x555db7b33c20_0 .net "cout", 0 0, L_0x555db7f01fb0;  alias, 1 drivers
S_0x555db7b343b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7b2f6d0;
 .timescale 0 0;
P_0x555db7b345b0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7b34690 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b343b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f025d0 .functor OR 1, L_0x555db7f023f0, L_0x555db7f02560, C4<0>, C4<0>;
v0x555db7b35580_0 .net "S", 0 0, L_0x555db7f02460;  1 drivers
v0x555db7b35640_0 .net "a", 0 0, L_0x555db7f02640;  1 drivers
v0x555db7b35710_0 .net "b", 0 0, L_0x555db7f02770;  1 drivers
v0x555db7b35810_0 .net "cin", 0 0, L_0x555db7f02020;  alias, 1 drivers
v0x555db7b35900_0 .net "cout", 0 0, L_0x555db7f025d0;  alias, 1 drivers
v0x555db7b359f0_0 .net "cout1", 0 0, L_0x555db7f023f0;  1 drivers
v0x555db7b35a90_0 .net "cout2", 0 0, L_0x555db7f02560;  1 drivers
v0x555db7b35b30_0 .net "s1", 0 0, L_0x555db7f02380;  1 drivers
S_0x555db7b348f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b34690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f02380 .functor XOR 1, L_0x555db7f02640, L_0x555db7f02770, C4<0>, C4<0>;
L_0x555db7f023f0 .functor AND 1, L_0x555db7f02640, L_0x555db7f02770, C4<1>, C4<1>;
v0x555db7b34b90_0 .net "S", 0 0, L_0x555db7f02380;  alias, 1 drivers
v0x555db7b34c70_0 .net "a", 0 0, L_0x555db7f02640;  alias, 1 drivers
v0x555db7b34d30_0 .net "b", 0 0, L_0x555db7f02770;  alias, 1 drivers
v0x555db7b34e00_0 .net "cout", 0 0, L_0x555db7f023f0;  alias, 1 drivers
S_0x555db7b34f70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b34690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f02460 .functor XOR 1, L_0x555db7f02020, L_0x555db7f02380, C4<0>, C4<0>;
L_0x555db7f02560 .functor AND 1, L_0x555db7f02020, L_0x555db7f02380, C4<1>, C4<1>;
v0x555db7b351e0_0 .net "S", 0 0, L_0x555db7f02460;  alias, 1 drivers
v0x555db7b352a0_0 .net "a", 0 0, L_0x555db7f02020;  alias, 1 drivers
v0x555db7b35390_0 .net "b", 0 0, L_0x555db7f02380;  alias, 1 drivers
v0x555db7b35490_0 .net "cout", 0 0, L_0x555db7f02560;  alias, 1 drivers
S_0x555db7b36230 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7b27510 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7efe1d0 .functor NOT 2, L_0x555db7efe130, C4<00>, C4<00>, C4<00>;
v0x555db7b39fc0_0 .net "cout", 0 0, L_0x555db7efefd0;  1 drivers
v0x555db7b3a080_0 .net "i", 1 0, L_0x555db7efe130;  alias, 1 drivers
v0x555db7b3a150_0 .net "o", 1 0, L_0x555db7efeec0;  alias, 1 drivers
v0x555db7b3a250_0 .net "temp2", 1 0, L_0x555db7efe1d0;  1 drivers
S_0x555db7b36510 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7b36230;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b36710 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c3340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7efef60 .functor BUFZ 1, L_0x7f49c55c3340, C4<0>, C4<0>, C4<0>;
L_0x555db7efefd0 .functor BUFZ 1, L_0x555db7efeb60, C4<0>, C4<0>, C4<0>;
v0x555db7b399c0_0 .net "S", 1 0, L_0x555db7efeec0;  alias, 1 drivers
v0x555db7b39ac0_0 .net "a", 1 0, L_0x555db7efe1d0;  alias, 1 drivers
L_0x7f49c55c32f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b39ba0_0 .net "b", 1 0, L_0x7f49c55c32f8;  1 drivers
v0x555db7b39c60 .array "carry", 0 2;
v0x555db7b39c60_0 .net v0x555db7b39c60 0, 0 0, L_0x555db7efef60; 1 drivers
v0x555db7b39c60_1 .net v0x555db7b39c60 1, 0 0, L_0x555db7efe5b0; 1 drivers
v0x555db7b39c60_2 .net v0x555db7b39c60 2, 0 0, L_0x555db7efeb60; 1 drivers
v0x555db7b39d70_0 .net "cin", 0 0, L_0x7f49c55c3340;  1 drivers
v0x555db7b39e60_0 .net "cout", 0 0, L_0x555db7efefd0;  alias, 1 drivers
L_0x555db7efe6b0 .part L_0x555db7efe1d0, 0, 1;
L_0x555db7efe7e0 .part L_0x7f49c55c32f8, 0, 1;
L_0x555db7efebd0 .part L_0x555db7efe1d0, 1, 1;
L_0x555db7efed90 .part L_0x7f49c55c32f8, 1, 1;
L_0x555db7efeec0 .concat8 [ 1 1 0 0], L_0x555db7efe3b0, L_0x555db7efe9f0;
S_0x555db7b36890 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b36510;
 .timescale 0 0;
P_0x555db7b36ab0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b36b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b36890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efe5b0 .functor OR 1, L_0x555db7efe340, L_0x555db7efe4b0, C4<0>, C4<0>;
v0x555db7b37ac0_0 .net "S", 0 0, L_0x555db7efe3b0;  1 drivers
v0x555db7b37b80_0 .net "a", 0 0, L_0x555db7efe6b0;  1 drivers
v0x555db7b37c50_0 .net "b", 0 0, L_0x555db7efe7e0;  1 drivers
v0x555db7b37d50_0 .net "cin", 0 0, L_0x555db7efef60;  alias, 1 drivers
v0x555db7b37e20_0 .net "cout", 0 0, L_0x555db7efe5b0;  alias, 1 drivers
v0x555db7b37f10_0 .net "cout1", 0 0, L_0x555db7efe340;  1 drivers
v0x555db7b37fb0_0 .net "cout2", 0 0, L_0x555db7efe4b0;  1 drivers
v0x555db7b38080_0 .net "s1", 0 0, L_0x555db7efe2d0;  1 drivers
S_0x555db7b36e20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b36b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efe2d0 .functor XOR 1, L_0x555db7efe6b0, L_0x555db7efe7e0, C4<0>, C4<0>;
L_0x555db7efe340 .functor AND 1, L_0x555db7efe6b0, L_0x555db7efe7e0, C4<1>, C4<1>;
v0x555db7b370c0_0 .net "S", 0 0, L_0x555db7efe2d0;  alias, 1 drivers
v0x555db7b371a0_0 .net "a", 0 0, L_0x555db7efe6b0;  alias, 1 drivers
v0x555db7b37260_0 .net "b", 0 0, L_0x555db7efe7e0;  alias, 1 drivers
v0x555db7b37330_0 .net "cout", 0 0, L_0x555db7efe340;  alias, 1 drivers
S_0x555db7b374a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b36b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efe3b0 .functor XOR 1, L_0x555db7efef60, L_0x555db7efe2d0, C4<0>, C4<0>;
L_0x555db7efe4b0 .functor AND 1, L_0x555db7efef60, L_0x555db7efe2d0, C4<1>, C4<1>;
v0x555db7b37710_0 .net "S", 0 0, L_0x555db7efe3b0;  alias, 1 drivers
v0x555db7b377d0_0 .net "a", 0 0, L_0x555db7efef60;  alias, 1 drivers
v0x555db7b37890_0 .net "b", 0 0, L_0x555db7efe2d0;  alias, 1 drivers
v0x555db7b37990_0 .net "cout", 0 0, L_0x555db7efe4b0;  alias, 1 drivers
S_0x555db7b38170 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b36510;
 .timescale 0 0;
P_0x555db7b38370 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b38430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b38170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7efeb60 .functor OR 1, L_0x555db7efe980, L_0x555db7efeaf0, C4<0>, C4<0>;
v0x555db7b39320_0 .net "S", 0 0, L_0x555db7efe9f0;  1 drivers
v0x555db7b393e0_0 .net "a", 0 0, L_0x555db7efebd0;  1 drivers
v0x555db7b394b0_0 .net "b", 0 0, L_0x555db7efed90;  1 drivers
v0x555db7b395b0_0 .net "cin", 0 0, L_0x555db7efe5b0;  alias, 1 drivers
v0x555db7b396a0_0 .net "cout", 0 0, L_0x555db7efeb60;  alias, 1 drivers
v0x555db7b39790_0 .net "cout1", 0 0, L_0x555db7efe980;  1 drivers
v0x555db7b39830_0 .net "cout2", 0 0, L_0x555db7efeaf0;  1 drivers
v0x555db7b398d0_0 .net "s1", 0 0, L_0x555db7efe910;  1 drivers
S_0x555db7b38690 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b38430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efe910 .functor XOR 1, L_0x555db7efebd0, L_0x555db7efed90, C4<0>, C4<0>;
L_0x555db7efe980 .functor AND 1, L_0x555db7efebd0, L_0x555db7efed90, C4<1>, C4<1>;
v0x555db7b38930_0 .net "S", 0 0, L_0x555db7efe910;  alias, 1 drivers
v0x555db7b38a10_0 .net "a", 0 0, L_0x555db7efebd0;  alias, 1 drivers
v0x555db7b38ad0_0 .net "b", 0 0, L_0x555db7efed90;  alias, 1 drivers
v0x555db7b38ba0_0 .net "cout", 0 0, L_0x555db7efe980;  alias, 1 drivers
S_0x555db7b38d10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b38430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7efe9f0 .functor XOR 1, L_0x555db7efe5b0, L_0x555db7efe910, C4<0>, C4<0>;
L_0x555db7efeaf0 .functor AND 1, L_0x555db7efe5b0, L_0x555db7efe910, C4<1>, C4<1>;
v0x555db7b38f80_0 .net "S", 0 0, L_0x555db7efe9f0;  alias, 1 drivers
v0x555db7b39040_0 .net "a", 0 0, L_0x555db7efe5b0;  alias, 1 drivers
v0x555db7b39130_0 .net "b", 0 0, L_0x555db7efe910;  alias, 1 drivers
v0x555db7b39230_0 .net "cout", 0 0, L_0x555db7efeaf0;  alias, 1 drivers
S_0x555db7b3a340 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7b1cc90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b3a520 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7f042a0 .functor BUFZ 1, L_0x555db7f029b0, C4<0>, C4<0>, C4<0>;
L_0x555db7f043a0 .functor BUFZ 1, L_0x555db7f03f30, C4<0>, C4<0>, C4<0>;
v0x555db7b408a0_0 .net "S", 3 0, L_0x555db7f04200;  alias, 1 drivers
v0x555db7b409a0_0 .net "a", 3 0, L_0x555db7f028a0;  alias, 1 drivers
v0x555db7b40a60_0 .net "b", 3 0, L_0x555db7f00fb0;  alias, 1 drivers
v0x555db7b40b30 .array "carry", 0 4;
v0x555db7b40b30_0 .net v0x555db7b40b30 0, 0 0, L_0x555db7f042a0; 1 drivers
v0x555db7b40b30_1 .net v0x555db7b40b30 1, 0 0, L_0x555db7f02d00; 1 drivers
v0x555db7b40b30_2 .net v0x555db7b40b30 2, 0 0, L_0x555db7f03340; 1 drivers
v0x555db7b40b30_3 .net v0x555db7b40b30 3, 0 0, L_0x555db7f03980; 1 drivers
v0x555db7b40b30_4 .net v0x555db7b40b30 4, 0 0, L_0x555db7f03f30; 1 drivers
v0x555db7b40c50_0 .net "cin", 0 0, L_0x555db7f029b0;  alias, 1 drivers
v0x555db7b40d40_0 .net "cout", 0 0, L_0x555db7f043a0;  alias, 1 drivers
L_0x555db7f02e00 .part L_0x555db7f028a0, 0, 1;
L_0x555db7f02fc0 .part L_0x555db7f00fb0, 0, 1;
L_0x555db7f03440 .part L_0x555db7f028a0, 1, 1;
L_0x555db7f03570 .part L_0x555db7f00fb0, 1, 1;
L_0x555db7f03a80 .part L_0x555db7f028a0, 2, 1;
L_0x555db7f03bb0 .part L_0x555db7f00fb0, 2, 1;
L_0x555db7f03fa0 .part L_0x555db7f028a0, 3, 1;
L_0x555db7f040d0 .part L_0x555db7f00fb0, 3, 1;
L_0x555db7f04200 .concat8 [ 1 1 1 1], L_0x555db7f02b00, L_0x555db7f031d0, L_0x555db7f03810, L_0x555db7f03dc0;
S_0x555db7b3a6a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b3a340;
 .timescale 0 0;
P_0x555db7b3a8a0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b3a980 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b3a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f02d00 .functor OR 1, L_0x555db7f02a90, L_0x555db7f02c00, C4<0>, C4<0>;
v0x555db7b3b8b0_0 .net "S", 0 0, L_0x555db7f02b00;  1 drivers
v0x555db7b3b970_0 .net "a", 0 0, L_0x555db7f02e00;  1 drivers
v0x555db7b3ba40_0 .net "b", 0 0, L_0x555db7f02fc0;  1 drivers
v0x555db7b3bb40_0 .net "cin", 0 0, L_0x555db7f042a0;  alias, 1 drivers
v0x555db7b3bc10_0 .net "cout", 0 0, L_0x555db7f02d00;  alias, 1 drivers
v0x555db7b3bd00_0 .net "cout1", 0 0, L_0x555db7f02a90;  1 drivers
v0x555db7b3bda0_0 .net "cout2", 0 0, L_0x555db7f02c00;  1 drivers
v0x555db7b3be70_0 .net "s1", 0 0, L_0x555db7f02a20;  1 drivers
S_0x555db7b3ac10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b3a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f02a20 .functor XOR 1, L_0x555db7f02e00, L_0x555db7f02fc0, C4<0>, C4<0>;
L_0x555db7f02a90 .functor AND 1, L_0x555db7f02e00, L_0x555db7f02fc0, C4<1>, C4<1>;
v0x555db7b3aeb0_0 .net "S", 0 0, L_0x555db7f02a20;  alias, 1 drivers
v0x555db7b3af90_0 .net "a", 0 0, L_0x555db7f02e00;  alias, 1 drivers
v0x555db7b3b050_0 .net "b", 0 0, L_0x555db7f02fc0;  alias, 1 drivers
v0x555db7b3b120_0 .net "cout", 0 0, L_0x555db7f02a90;  alias, 1 drivers
S_0x555db7b3b290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b3a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f02b00 .functor XOR 1, L_0x555db7f042a0, L_0x555db7f02a20, C4<0>, C4<0>;
L_0x555db7f02c00 .functor AND 1, L_0x555db7f042a0, L_0x555db7f02a20, C4<1>, C4<1>;
v0x555db7b3b500_0 .net "S", 0 0, L_0x555db7f02b00;  alias, 1 drivers
v0x555db7b3b5c0_0 .net "a", 0 0, L_0x555db7f042a0;  alias, 1 drivers
v0x555db7b3b680_0 .net "b", 0 0, L_0x555db7f02a20;  alias, 1 drivers
v0x555db7b3b780_0 .net "cout", 0 0, L_0x555db7f02c00;  alias, 1 drivers
S_0x555db7b3bf60 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b3a340;
 .timescale 0 0;
P_0x555db7b3c160 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b3c220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b3bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f03340 .functor OR 1, L_0x555db7f03160, L_0x555db7f032d0, C4<0>, C4<0>;
v0x555db7b3d110_0 .net "S", 0 0, L_0x555db7f031d0;  1 drivers
v0x555db7b3d1d0_0 .net "a", 0 0, L_0x555db7f03440;  1 drivers
v0x555db7b3d2a0_0 .net "b", 0 0, L_0x555db7f03570;  1 drivers
v0x555db7b3d3a0_0 .net "cin", 0 0, L_0x555db7f02d00;  alias, 1 drivers
v0x555db7b3d490_0 .net "cout", 0 0, L_0x555db7f03340;  alias, 1 drivers
v0x555db7b3d580_0 .net "cout1", 0 0, L_0x555db7f03160;  1 drivers
v0x555db7b3d620_0 .net "cout2", 0 0, L_0x555db7f032d0;  1 drivers
v0x555db7b3d6c0_0 .net "s1", 0 0, L_0x555db7f030f0;  1 drivers
S_0x555db7b3c480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b3c220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f030f0 .functor XOR 1, L_0x555db7f03440, L_0x555db7f03570, C4<0>, C4<0>;
L_0x555db7f03160 .functor AND 1, L_0x555db7f03440, L_0x555db7f03570, C4<1>, C4<1>;
v0x555db7b3c720_0 .net "S", 0 0, L_0x555db7f030f0;  alias, 1 drivers
v0x555db7b3c800_0 .net "a", 0 0, L_0x555db7f03440;  alias, 1 drivers
v0x555db7b3c8c0_0 .net "b", 0 0, L_0x555db7f03570;  alias, 1 drivers
v0x555db7b3c990_0 .net "cout", 0 0, L_0x555db7f03160;  alias, 1 drivers
S_0x555db7b3cb00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b3c220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f031d0 .functor XOR 1, L_0x555db7f02d00, L_0x555db7f030f0, C4<0>, C4<0>;
L_0x555db7f032d0 .functor AND 1, L_0x555db7f02d00, L_0x555db7f030f0, C4<1>, C4<1>;
v0x555db7b3cd70_0 .net "S", 0 0, L_0x555db7f031d0;  alias, 1 drivers
v0x555db7b3ce30_0 .net "a", 0 0, L_0x555db7f02d00;  alias, 1 drivers
v0x555db7b3cf20_0 .net "b", 0 0, L_0x555db7f030f0;  alias, 1 drivers
v0x555db7b3d020_0 .net "cout", 0 0, L_0x555db7f032d0;  alias, 1 drivers
S_0x555db7b3d7b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7b3a340;
 .timescale 0 0;
P_0x555db7b3d9b0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7b3da70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b3d7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f03980 .functor OR 1, L_0x555db7f037a0, L_0x555db7f03910, C4<0>, C4<0>;
v0x555db7b3e990_0 .net "S", 0 0, L_0x555db7f03810;  1 drivers
v0x555db7b3ea50_0 .net "a", 0 0, L_0x555db7f03a80;  1 drivers
v0x555db7b3eb20_0 .net "b", 0 0, L_0x555db7f03bb0;  1 drivers
v0x555db7b3ec20_0 .net "cin", 0 0, L_0x555db7f03340;  alias, 1 drivers
v0x555db7b3ed10_0 .net "cout", 0 0, L_0x555db7f03980;  alias, 1 drivers
v0x555db7b3ee00_0 .net "cout1", 0 0, L_0x555db7f037a0;  1 drivers
v0x555db7b3eea0_0 .net "cout2", 0 0, L_0x555db7f03910;  1 drivers
v0x555db7b3ef40_0 .net "s1", 0 0, L_0x555db7f03730;  1 drivers
S_0x555db7b3dd00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b3da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f03730 .functor XOR 1, L_0x555db7f03a80, L_0x555db7f03bb0, C4<0>, C4<0>;
L_0x555db7f037a0 .functor AND 1, L_0x555db7f03a80, L_0x555db7f03bb0, C4<1>, C4<1>;
v0x555db7b3dfa0_0 .net "S", 0 0, L_0x555db7f03730;  alias, 1 drivers
v0x555db7b3e080_0 .net "a", 0 0, L_0x555db7f03a80;  alias, 1 drivers
v0x555db7b3e140_0 .net "b", 0 0, L_0x555db7f03bb0;  alias, 1 drivers
v0x555db7b3e210_0 .net "cout", 0 0, L_0x555db7f037a0;  alias, 1 drivers
S_0x555db7b3e380 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b3da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f03810 .functor XOR 1, L_0x555db7f03340, L_0x555db7f03730, C4<0>, C4<0>;
L_0x555db7f03910 .functor AND 1, L_0x555db7f03340, L_0x555db7f03730, C4<1>, C4<1>;
v0x555db7b3e5f0_0 .net "S", 0 0, L_0x555db7f03810;  alias, 1 drivers
v0x555db7b3e6b0_0 .net "a", 0 0, L_0x555db7f03340;  alias, 1 drivers
v0x555db7b3e7a0_0 .net "b", 0 0, L_0x555db7f03730;  alias, 1 drivers
v0x555db7b3e8a0_0 .net "cout", 0 0, L_0x555db7f03910;  alias, 1 drivers
S_0x555db7b3f030 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7b3a340;
 .timescale 0 0;
P_0x555db7b3f230 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7b3f310 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b3f030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f03f30 .functor OR 1, L_0x555db7f03d50, L_0x555db7f03ec0, C4<0>, C4<0>;
v0x555db7b40200_0 .net "S", 0 0, L_0x555db7f03dc0;  1 drivers
v0x555db7b402c0_0 .net "a", 0 0, L_0x555db7f03fa0;  1 drivers
v0x555db7b40390_0 .net "b", 0 0, L_0x555db7f040d0;  1 drivers
v0x555db7b40490_0 .net "cin", 0 0, L_0x555db7f03980;  alias, 1 drivers
v0x555db7b40580_0 .net "cout", 0 0, L_0x555db7f03f30;  alias, 1 drivers
v0x555db7b40670_0 .net "cout1", 0 0, L_0x555db7f03d50;  1 drivers
v0x555db7b40710_0 .net "cout2", 0 0, L_0x555db7f03ec0;  1 drivers
v0x555db7b407b0_0 .net "s1", 0 0, L_0x555db7f03ce0;  1 drivers
S_0x555db7b3f570 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b3f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f03ce0 .functor XOR 1, L_0x555db7f03fa0, L_0x555db7f040d0, C4<0>, C4<0>;
L_0x555db7f03d50 .functor AND 1, L_0x555db7f03fa0, L_0x555db7f040d0, C4<1>, C4<1>;
v0x555db7b3f810_0 .net "S", 0 0, L_0x555db7f03ce0;  alias, 1 drivers
v0x555db7b3f8f0_0 .net "a", 0 0, L_0x555db7f03fa0;  alias, 1 drivers
v0x555db7b3f9b0_0 .net "b", 0 0, L_0x555db7f040d0;  alias, 1 drivers
v0x555db7b3fa80_0 .net "cout", 0 0, L_0x555db7f03d50;  alias, 1 drivers
S_0x555db7b3fbf0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b3f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f03dc0 .functor XOR 1, L_0x555db7f03980, L_0x555db7f03ce0, C4<0>, C4<0>;
L_0x555db7f03ec0 .functor AND 1, L_0x555db7f03980, L_0x555db7f03ce0, C4<1>, C4<1>;
v0x555db7b3fe60_0 .net "S", 0 0, L_0x555db7f03dc0;  alias, 1 drivers
v0x555db7b3ff20_0 .net "a", 0 0, L_0x555db7f03980;  alias, 1 drivers
v0x555db7b40010_0 .net "b", 0 0, L_0x555db7f03ce0;  alias, 1 drivers
v0x555db7b40110_0 .net "cout", 0 0, L_0x555db7f03ec0;  alias, 1 drivers
S_0x555db7b42870 .scope module, "ins2" "subtractor_Nbit" 3 116, 3 36 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "D";
    .port_info 4 /OUTPUT 2 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7b42a50 .param/l "N" 0 3 36, +C4<00000000000000000000000000000010>;
L_0x555db7f078d0 .functor NOT 2, L_0x555db7f08f50, C4<00>, C4<00>, C4<00>;
L_0x7f49c55c36a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f07ad0 .functor BUFZ 1, L_0x7f49c55c36a0, C4<0>, C4<0>, C4<0>;
L_0x555db7f07cc0 .functor NOT 1, L_0x555db7f07b90, C4<0>, C4<0>, C4<0>;
v0x555db7b49d80_0 .net "D", 1 0, L_0x555db7f07830;  alias, 1 drivers
v0x555db7b49e70_0 .net *"_ivl_21", 0 0, L_0x555db7f07ad0;  1 drivers
v0x555db7b49f30_0 .net "a", 1 0, L_0x555db7f08eb0;  1 drivers
v0x555db7b4a020_0 .net "abs_D", 1 0, L_0x555db7f08d80;  alias, 1 drivers
v0x555db7b4a100_0 .net "b", 1 0, L_0x555db7f08f50;  1 drivers
v0x555db7b4a230_0 .net "b_comp", 1 0, L_0x555db7f078d0;  1 drivers
v0x555db7b4a310_0 .net "carry", 2 0, L_0x555db7f07940;  1 drivers
v0x555db7b4a3f0_0 .net "cin", 0 0, L_0x7f49c55c36a0;  1 drivers
v0x555db7b4a4b0_0 .net "is_pos", 0 0, L_0x555db7f07b90;  1 drivers
v0x555db7b4a570_0 .net "negative", 0 0, L_0x555db7f07cc0;  alias, 1 drivers
v0x555db7b4a630_0 .net "twos", 1 0, L_0x555db7f08c00;  1 drivers
L_0x555db7f06db0 .part L_0x555db7f08eb0, 0, 1;
L_0x555db7f06ee0 .part L_0x555db7f078d0, 0, 1;
L_0x555db7f07010 .part L_0x555db7f07940, 0, 1;
L_0x555db7f074a0 .part L_0x555db7f08eb0, 1, 1;
L_0x555db7f075d0 .part L_0x555db7f078d0, 1, 1;
L_0x555db7f07700 .part L_0x555db7f07940, 1, 1;
L_0x555db7f07830 .concat8 [ 1 1 0 0], L_0x555db7f06b30, L_0x555db7f07220;
L_0x555db7f07940 .concat8 [ 1 1 1 0], L_0x555db7f07ad0, L_0x555db7f06d40, L_0x555db7f07430;
L_0x555db7f07b90 .part L_0x555db7f07940, 2, 1;
L_0x555db7f08d80 .functor MUXZ 2, L_0x555db7f08c00, L_0x555db7f07830, L_0x555db7f07b90, C4<>;
S_0x555db7b42bd0 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7b42870;
 .timescale 0 0;
P_0x555db7b42dd0 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7b42eb0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7b42bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f06d40 .functor OR 1, L_0x555db7f06a70, L_0x555db7f06cd0, C4<0>, C4<0>;
v0x555db7b43d50_0 .net "S", 0 0, L_0x555db7f06b30;  1 drivers
v0x555db7b43e10_0 .net "a", 0 0, L_0x555db7f06db0;  1 drivers
v0x555db7b43ee0_0 .net "b", 0 0, L_0x555db7f06ee0;  1 drivers
v0x555db7b43fe0_0 .net "cin", 0 0, L_0x555db7f07010;  1 drivers
v0x555db7b440b0_0 .net "cout", 0 0, L_0x555db7f06d40;  1 drivers
v0x555db7b441a0_0 .net "cout1", 0 0, L_0x555db7f06a70;  1 drivers
v0x555db7b44240_0 .net "cout2", 0 0, L_0x555db7f06cd0;  1 drivers
v0x555db7b44310_0 .net "s1", 0 0, L_0x555db7f06960;  1 drivers
S_0x555db7b43110 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b42eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f06960 .functor XOR 1, L_0x555db7f06db0, L_0x555db7f06ee0, C4<0>, C4<0>;
L_0x555db7f06a70 .functor AND 1, L_0x555db7f06db0, L_0x555db7f06ee0, C4<1>, C4<1>;
v0x555db7b43380_0 .net "S", 0 0, L_0x555db7f06960;  alias, 1 drivers
v0x555db7b43460_0 .net "a", 0 0, L_0x555db7f06db0;  alias, 1 drivers
v0x555db7b43520_0 .net "b", 0 0, L_0x555db7f06ee0;  alias, 1 drivers
v0x555db7b435c0_0 .net "cout", 0 0, L_0x555db7f06a70;  alias, 1 drivers
S_0x555db7b43730 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b42eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f06b30 .functor XOR 1, L_0x555db7f07010, L_0x555db7f06960, C4<0>, C4<0>;
L_0x555db7f06cd0 .functor AND 1, L_0x555db7f07010, L_0x555db7f06960, C4<1>, C4<1>;
v0x555db7b439a0_0 .net "S", 0 0, L_0x555db7f06b30;  alias, 1 drivers
v0x555db7b43a60_0 .net "a", 0 0, L_0x555db7f07010;  alias, 1 drivers
v0x555db7b43b20_0 .net "b", 0 0, L_0x555db7f06960;  alias, 1 drivers
v0x555db7b43c20_0 .net "cout", 0 0, L_0x555db7f06cd0;  alias, 1 drivers
S_0x555db7b44400 .scope generate, "genblk1[1]" "genblk1[1]" 3 50, 3 50 0, S_0x555db7b42870;
 .timescale 0 0;
P_0x555db7b44600 .param/l "i" 0 3 50, +C4<01>;
S_0x555db7b446c0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7b44400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f07430 .functor OR 1, L_0x555db7f071b0, L_0x555db7f073c0, C4<0>, C4<0>;
v0x555db7b455c0_0 .net "S", 0 0, L_0x555db7f07220;  1 drivers
v0x555db7b45680_0 .net "a", 0 0, L_0x555db7f074a0;  1 drivers
v0x555db7b45750_0 .net "b", 0 0, L_0x555db7f075d0;  1 drivers
v0x555db7b45850_0 .net "cin", 0 0, L_0x555db7f07700;  1 drivers
v0x555db7b45920_0 .net "cout", 0 0, L_0x555db7f07430;  1 drivers
v0x555db7b45a10_0 .net "cout1", 0 0, L_0x555db7f071b0;  1 drivers
v0x555db7b45ab0_0 .net "cout2", 0 0, L_0x555db7f073c0;  1 drivers
v0x555db7b45b80_0 .net "s1", 0 0, L_0x555db7f07140;  1 drivers
S_0x555db7b44920 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b446c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f07140 .functor XOR 1, L_0x555db7f074a0, L_0x555db7f075d0, C4<0>, C4<0>;
L_0x555db7f071b0 .functor AND 1, L_0x555db7f074a0, L_0x555db7f075d0, C4<1>, C4<1>;
v0x555db7b44bc0_0 .net "S", 0 0, L_0x555db7f07140;  alias, 1 drivers
v0x555db7b44ca0_0 .net "a", 0 0, L_0x555db7f074a0;  alias, 1 drivers
v0x555db7b44d60_0 .net "b", 0 0, L_0x555db7f075d0;  alias, 1 drivers
v0x555db7b44e30_0 .net "cout", 0 0, L_0x555db7f071b0;  alias, 1 drivers
S_0x555db7b44fa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b446c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f07220 .functor XOR 1, L_0x555db7f07700, L_0x555db7f07140, C4<0>, C4<0>;
L_0x555db7f073c0 .functor AND 1, L_0x555db7f07700, L_0x555db7f07140, C4<1>, C4<1>;
v0x555db7b45210_0 .net "S", 0 0, L_0x555db7f07220;  alias, 1 drivers
v0x555db7b452d0_0 .net "a", 0 0, L_0x555db7f07700;  alias, 1 drivers
v0x555db7b45390_0 .net "b", 0 0, L_0x555db7f07140;  alias, 1 drivers
v0x555db7b45490_0 .net "cout", 0 0, L_0x555db7f073c0;  alias, 1 drivers
S_0x555db7b45c70 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7b42870;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7b45e50 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7f07d80 .functor NOT 2, L_0x555db7f07830, C4<00>, C4<00>, C4<00>;
v0x555db7b499f0_0 .net "cout", 0 0, L_0x555db7f08d10;  1 drivers
v0x555db7b49ab0_0 .net "i", 1 0, L_0x555db7f07830;  alias, 1 drivers
v0x555db7b49b70_0 .net "o", 1 0, L_0x555db7f08c00;  alias, 1 drivers
v0x555db7b49c70_0 .net "temp2", 1 0, L_0x555db7f07d80;  1 drivers
S_0x555db7b45f60 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7b45c70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b46140 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c3658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f08ca0 .functor BUFZ 1, L_0x7f49c55c3658, C4<0>, C4<0>, C4<0>;
L_0x555db7f08d10 .functor BUFZ 1, L_0x555db7f08850, C4<0>, C4<0>, C4<0>;
v0x555db7b493f0_0 .net "S", 1 0, L_0x555db7f08c00;  alias, 1 drivers
v0x555db7b494f0_0 .net "a", 1 0, L_0x555db7f07d80;  alias, 1 drivers
L_0x7f49c55c3610 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b495d0_0 .net "b", 1 0, L_0x7f49c55c3610;  1 drivers
v0x555db7b49690 .array "carry", 0 2;
v0x555db7b49690_0 .net v0x555db7b49690 0, 0 0, L_0x555db7f08ca0; 1 drivers
v0x555db7b49690_1 .net v0x555db7b49690 1, 0 0, L_0x555db7f082a0; 1 drivers
v0x555db7b49690_2 .net v0x555db7b49690 2, 0 0, L_0x555db7f08850; 1 drivers
v0x555db7b497a0_0 .net "cin", 0 0, L_0x7f49c55c3658;  1 drivers
v0x555db7b49890_0 .net "cout", 0 0, L_0x555db7f08d10;  alias, 1 drivers
L_0x555db7f083a0 .part L_0x555db7f07d80, 0, 1;
L_0x555db7f084d0 .part L_0x7f49c55c3610, 0, 1;
L_0x555db7f08910 .part L_0x555db7f07d80, 1, 1;
L_0x555db7f08ad0 .part L_0x7f49c55c3610, 1, 1;
L_0x555db7f08c00 .concat8 [ 1 1 0 0], L_0x555db7f08050, L_0x555db7f086e0;
S_0x555db7b462c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b45f60;
 .timescale 0 0;
P_0x555db7b464e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b465c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b462c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f082a0 .functor OR 1, L_0x555db7f07f90, L_0x555db7f081a0, C4<0>, C4<0>;
v0x555db7b474f0_0 .net "S", 0 0, L_0x555db7f08050;  1 drivers
v0x555db7b475b0_0 .net "a", 0 0, L_0x555db7f083a0;  1 drivers
v0x555db7b47680_0 .net "b", 0 0, L_0x555db7f084d0;  1 drivers
v0x555db7b47780_0 .net "cin", 0 0, L_0x555db7f08ca0;  alias, 1 drivers
v0x555db7b47850_0 .net "cout", 0 0, L_0x555db7f082a0;  alias, 1 drivers
v0x555db7b47940_0 .net "cout1", 0 0, L_0x555db7f07f90;  1 drivers
v0x555db7b479e0_0 .net "cout2", 0 0, L_0x555db7f081a0;  1 drivers
v0x555db7b47ab0_0 .net "s1", 0 0, L_0x555db7f07ed0;  1 drivers
S_0x555db7b46850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b465c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f07ed0 .functor XOR 1, L_0x555db7f083a0, L_0x555db7f084d0, C4<0>, C4<0>;
L_0x555db7f07f90 .functor AND 1, L_0x555db7f083a0, L_0x555db7f084d0, C4<1>, C4<1>;
v0x555db7b46af0_0 .net "S", 0 0, L_0x555db7f07ed0;  alias, 1 drivers
v0x555db7b46bd0_0 .net "a", 0 0, L_0x555db7f083a0;  alias, 1 drivers
v0x555db7b46c90_0 .net "b", 0 0, L_0x555db7f084d0;  alias, 1 drivers
v0x555db7b46d60_0 .net "cout", 0 0, L_0x555db7f07f90;  alias, 1 drivers
S_0x555db7b46ed0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b465c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f08050 .functor XOR 1, L_0x555db7f08ca0, L_0x555db7f07ed0, C4<0>, C4<0>;
L_0x555db7f081a0 .functor AND 1, L_0x555db7f08ca0, L_0x555db7f07ed0, C4<1>, C4<1>;
v0x555db7b47140_0 .net "S", 0 0, L_0x555db7f08050;  alias, 1 drivers
v0x555db7b47200_0 .net "a", 0 0, L_0x555db7f08ca0;  alias, 1 drivers
v0x555db7b472c0_0 .net "b", 0 0, L_0x555db7f07ed0;  alias, 1 drivers
v0x555db7b473c0_0 .net "cout", 0 0, L_0x555db7f081a0;  alias, 1 drivers
S_0x555db7b47ba0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b45f60;
 .timescale 0 0;
P_0x555db7b47da0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b47e60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b47ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f08850 .functor OR 1, L_0x555db7f08670, L_0x555db7f087e0, C4<0>, C4<0>;
v0x555db7b48d50_0 .net "S", 0 0, L_0x555db7f086e0;  1 drivers
v0x555db7b48e10_0 .net "a", 0 0, L_0x555db7f08910;  1 drivers
v0x555db7b48ee0_0 .net "b", 0 0, L_0x555db7f08ad0;  1 drivers
v0x555db7b48fe0_0 .net "cin", 0 0, L_0x555db7f082a0;  alias, 1 drivers
v0x555db7b490d0_0 .net "cout", 0 0, L_0x555db7f08850;  alias, 1 drivers
v0x555db7b491c0_0 .net "cout1", 0 0, L_0x555db7f08670;  1 drivers
v0x555db7b49260_0 .net "cout2", 0 0, L_0x555db7f087e0;  1 drivers
v0x555db7b49300_0 .net "s1", 0 0, L_0x555db7f08600;  1 drivers
S_0x555db7b480c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b47e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f08600 .functor XOR 1, L_0x555db7f08910, L_0x555db7f08ad0, C4<0>, C4<0>;
L_0x555db7f08670 .functor AND 1, L_0x555db7f08910, L_0x555db7f08ad0, C4<1>, C4<1>;
v0x555db7b48360_0 .net "S", 0 0, L_0x555db7f08600;  alias, 1 drivers
v0x555db7b48440_0 .net "a", 0 0, L_0x555db7f08910;  alias, 1 drivers
v0x555db7b48500_0 .net "b", 0 0, L_0x555db7f08ad0;  alias, 1 drivers
v0x555db7b485d0_0 .net "cout", 0 0, L_0x555db7f08670;  alias, 1 drivers
S_0x555db7b48740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b47e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f086e0 .functor XOR 1, L_0x555db7f082a0, L_0x555db7f08600, C4<0>, C4<0>;
L_0x555db7f087e0 .functor AND 1, L_0x555db7f082a0, L_0x555db7f08600, C4<1>, C4<1>;
v0x555db7b489b0_0 .net "S", 0 0, L_0x555db7f086e0;  alias, 1 drivers
v0x555db7b48a70_0 .net "a", 0 0, L_0x555db7f082a0;  alias, 1 drivers
v0x555db7b48b60_0 .net "b", 0 0, L_0x555db7f08600;  alias, 1 drivers
v0x555db7b48c60_0 .net "cout", 0 0, L_0x555db7f087e0;  alias, 1 drivers
S_0x555db7b4a7f0 .scope module, "ins3" "karatsuba_2" 3 117, 3 82 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X";
    .port_info 1 /INPUT 2 "Y";
    .port_info 2 /OUTPUT 4 "Z";
L_0x555db7f0d1e0 .functor XOR 1, L_0x555db7f09fb0, L_0x555db7f0b1a0, C4<0>, C4<0>;
v0x555db7b8ead0_0 .net "X", 1 0, L_0x555db7f066f0;  alias, 1 drivers
v0x555db7b8ebb0_0 .net "Y", 1 0, L_0x555db7f08d80;  alias, 1 drivers
v0x555db7b8ec80_0 .net "Z", 3 0, L_0x555db7f137a0;  alias, 1 drivers
v0x555db7b8ed80_0 .net *"_ivl_20", 0 0, L_0x555db7f0d1e0;  1 drivers
L_0x7f49c55c3a48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b8ee20_0 .net/2u *"_ivl_26", 1 0, L_0x7f49c55c3a48;  1 drivers
L_0x7f49c55c3a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b8ef50_0 .net/2u *"_ivl_30", 0 0, L_0x7f49c55c3a90;  1 drivers
L_0x7f49c55c3ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b8f030_0 .net/2u *"_ivl_32", 0 0, L_0x7f49c55c3ad8;  1 drivers
L_0x7f49c55c3b20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b8f110_0 .net/2u *"_ivl_36", 1 0, L_0x7f49c55c3b20;  1 drivers
v0x555db7b8f1f0_0 .net "a", 0 0, L_0x555db7f09a30;  1 drivers
v0x555db7b8f320_0 .net "a_abs", 0 0, L_0x555db7f0a6d0;  1 drivers
v0x555db7b8f3c0_0 .net "b", 0 0, L_0x555db7f0aba0;  1 drivers
v0x555db7b8f4f0_0 .net "b_abs", 0 0, L_0x555db7f0ba20;  1 drivers
v0x555db7b8f590_0 .net "c1", 0 0, L_0x555db7f0e520;  1 drivers
v0x555db7b8f630_0 .net "c2", 0 0, L_0x555db7f0f6d0;  1 drivers
v0x555db7b8f6d0_0 .net "c3", 0 0, L_0x555db7f119a0;  1 drivers
v0x555db7b8f7c0_0 .net "c4", 0 0, L_0x555db7f13980;  1 drivers
v0x555db7b8f860_0 .net "neg_a", 0 0, L_0x555db7f09fb0;  1 drivers
v0x555db7b8fa10_0 .net "neg_b", 0 0, L_0x555db7f0b1a0;  1 drivers
v0x555db7b8fab0_0 .net "temp", 3 0, L_0x555db7f11870;  1 drivers
v0x555db7b8fba0_0 .net "term1", 3 0, L_0x555db7f0f760;  1 drivers
v0x555db7b8fc40_0 .net "term2", 3 0, L_0x555db7f0f800;  1 drivers
v0x555db7b8fce0_0 .net "term3", 3 0, L_0x555db7f0f940;  1 drivers
v0x555db7b8fdb0_0 .net "z0", 1 0, L_0x555db7f09510;  1 drivers
v0x555db7b8fea0_0 .net "z1", 1 0, L_0x555db7f0f4f0;  1 drivers
v0x555db7b8ff40_0 .net "z1_1", 1 0, L_0x555db7f0d270;  1 drivers
v0x555db7b90010_0 .net "z1_2", 1 0, L_0x555db7f0e3f0;  1 drivers
v0x555db7b90100_0 .net "z1_3", 1 0, L_0x555db7f0bea0;  1 drivers
v0x555db7b901f0_0 .net "z1_4", 1 0, L_0x555db7f0d020;  1 drivers
v0x555db7b90300_0 .net "z2", 1 0, L_0x555db7f090b0;  1 drivers
L_0x555db7f091f0 .part L_0x555db7f066f0, 1, 1;
L_0x555db7f09370 .part L_0x555db7f08d80, 1, 1;
L_0x555db7f09600 .part L_0x555db7f066f0, 0, 1;
L_0x555db7f096f0 .part L_0x555db7f08d80, 0, 1;
L_0x555db7f0a770 .part L_0x555db7f066f0, 0, 1;
L_0x555db7f0a810 .part L_0x555db7f066f0, 1, 1;
L_0x555db7f0bac0 .part L_0x555db7f08d80, 1, 1;
L_0x555db7f0bb60 .part L_0x555db7f08d80, 0, 1;
L_0x555db7f0d270 .functor MUXZ 2, L_0x555db7f0bea0, L_0x555db7f0d020, L_0x555db7f0d1e0, C4<>;
L_0x555db7f0f760 .concat [ 2 2 0 0], L_0x555db7f09510, L_0x7f49c55c3a48;
L_0x555db7f0f800 .concat [ 1 2 1 0], L_0x7f49c55c3ad8, L_0x555db7f0f4f0, L_0x7f49c55c3a90;
L_0x555db7f0f940 .concat [ 2 2 0 0], L_0x7f49c55c3b20, L_0x555db7f090b0;
S_0x555db7b4aa90 .scope module, "ins1" "subtractor_Nbit" 3 88, 3 36 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7b4ac90 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7f09d40 .functor NOT 1, L_0x555db7f0a810, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c3808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f09e50 .functor BUFZ 1, L_0x7f49c55c3808, C4<0>, C4<0>, C4<0>;
L_0x555db7f09fb0 .functor NOT 1, L_0x555db7f09f10, C4<0>, C4<0>, C4<0>;
v0x555db7b4efe0_0 .net "D", 0 0, L_0x555db7f09a30;  alias, 1 drivers
v0x555db7b4f0a0_0 .net *"_ivl_9", 0 0, L_0x555db7f09e50;  1 drivers
v0x555db7b4f180_0 .net "a", 0 0, L_0x555db7f0a770;  1 drivers
v0x555db7b4f270_0 .net "abs_D", 0 0, L_0x555db7f0a6d0;  alias, 1 drivers
v0x555db7b4f350_0 .net "b", 0 0, L_0x555db7f0a810;  1 drivers
v0x555db7b4f480_0 .net "b_comp", 0 0, L_0x555db7f09d40;  1 drivers
v0x555db7b4f590_0 .net "carry", 1 0, L_0x555db7f09db0;  1 drivers
v0x555db7b4f670_0 .net "cin", 0 0, L_0x7f49c55c3808;  1 drivers
v0x555db7b4f730_0 .net "is_pos", 0 0, L_0x555db7f09f10;  1 drivers
v0x555db7b4f7f0_0 .net "negative", 0 0, L_0x555db7f09fb0;  alias, 1 drivers
v0x555db7b4f8b0_0 .net "twos", 0 0, L_0x555db7f0a330;  1 drivers
L_0x555db7f09c10 .part L_0x555db7f09db0, 0, 1;
L_0x555db7f09db0 .concat8 [ 1 1 0 0], L_0x555db7f09e50, L_0x555db7f09ba0;
L_0x555db7f09f10 .part L_0x555db7f09db0, 1, 1;
L_0x555db7f0a6d0 .functor MUXZ 1, L_0x555db7f0a330, L_0x555db7f09a30, L_0x555db7f09f10, C4<>;
S_0x555db7b4ae60 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7b4aa90;
 .timescale 0 0;
P_0x555db7b4b080 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7b4b160 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7b4ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f09ba0 .functor OR 1, L_0x555db7f09850, L_0x555db7f09b30, C4<0>, C4<0>;
v0x555db7b4c030_0 .net "S", 0 0, L_0x555db7f09a30;  alias, 1 drivers
v0x555db7b4c0f0_0 .net "a", 0 0, L_0x555db7f0a770;  alias, 1 drivers
v0x555db7b4c1c0_0 .net "b", 0 0, L_0x555db7f09d40;  alias, 1 drivers
v0x555db7b4c2c0_0 .net "cin", 0 0, L_0x555db7f09c10;  1 drivers
v0x555db7b4c390_0 .net "cout", 0 0, L_0x555db7f09ba0;  1 drivers
v0x555db7b4c480_0 .net "cout1", 0 0, L_0x555db7f09850;  1 drivers
v0x555db7b4c520_0 .net "cout2", 0 0, L_0x555db7f09b30;  1 drivers
v0x555db7b4c5f0_0 .net "s1", 0 0, L_0x555db7f097e0;  1 drivers
S_0x555db7b4b3c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b4b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f097e0 .functor XOR 1, L_0x555db7f0a770, L_0x555db7f09d40, C4<0>, C4<0>;
L_0x555db7f09850 .functor AND 1, L_0x555db7f0a770, L_0x555db7f09d40, C4<1>, C4<1>;
v0x555db7b4b630_0 .net "S", 0 0, L_0x555db7f097e0;  alias, 1 drivers
v0x555db7b4b710_0 .net "a", 0 0, L_0x555db7f0a770;  alias, 1 drivers
v0x555db7b4b7d0_0 .net "b", 0 0, L_0x555db7f09d40;  alias, 1 drivers
v0x555db7b4b8a0_0 .net "cout", 0 0, L_0x555db7f09850;  alias, 1 drivers
S_0x555db7b4ba10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b4b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f09a30 .functor XOR 1, L_0x555db7f09c10, L_0x555db7f097e0, C4<0>, C4<0>;
L_0x555db7f09b30 .functor AND 1, L_0x555db7f09c10, L_0x555db7f097e0, C4<1>, C4<1>;
v0x555db7b4bc80_0 .net "S", 0 0, L_0x555db7f09a30;  alias, 1 drivers
v0x555db7b4bd40_0 .net "a", 0 0, L_0x555db7f09c10;  alias, 1 drivers
v0x555db7b4be00_0 .net "b", 0 0, L_0x555db7f097e0;  alias, 1 drivers
v0x555db7b4bf00_0 .net "cout", 0 0, L_0x555db7f09b30;  alias, 1 drivers
S_0x555db7b4c6e0 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7b4aa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7b4c8c0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7f0a0c0 .functor NOT 1, L_0x555db7f09a30, C4<0>, C4<0>, C4<0>;
v0x555db7b4ec70_0 .net "cout", 0 0, L_0x555db7f0a610;  1 drivers
v0x555db7b4ed30_0 .net "i", 0 0, L_0x555db7f09a30;  alias, 1 drivers
v0x555db7b4ee20_0 .net "o", 0 0, L_0x555db7f0a330;  alias, 1 drivers
v0x555db7b4eec0_0 .net "temp2", 0 0, L_0x555db7f0a0c0;  1 drivers
S_0x555db7b4c9a0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7b4c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b4cba0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c37c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f0a5a0 .functor BUFZ 1, L_0x7f49c55c37c0, C4<0>, C4<0>, C4<0>;
L_0x555db7f0a610 .functor BUFZ 1, L_0x555db7f0a530, C4<0>, C4<0>, C4<0>;
v0x555db7b4e600_0 .net "S", 0 0, L_0x555db7f0a330;  alias, 1 drivers
v0x555db7b4e710_0 .net "a", 0 0, L_0x555db7f0a0c0;  alias, 1 drivers
L_0x7f49c55c3778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b4e820_0 .net "b", 0 0, L_0x7f49c55c3778;  1 drivers
v0x555db7b4e910 .array "carry", 0 1;
v0x555db7b4e910_0 .net v0x555db7b4e910 0, 0 0, L_0x555db7f0a5a0; 1 drivers
v0x555db7b4e910_1 .net v0x555db7b4e910 1, 0 0, L_0x555db7f0a530; 1 drivers
v0x555db7b4ea20_0 .net "cin", 0 0, L_0x7f49c55c37c0;  1 drivers
v0x555db7b4eb10_0 .net "cout", 0 0, L_0x555db7f0a610;  alias, 1 drivers
S_0x555db7b4cd20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b4c9a0;
 .timescale 0 0;
P_0x555db7b4cf40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b4d020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b4cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0a530 .functor OR 1, L_0x555db7f0a230, L_0x555db7f0a430, C4<0>, C4<0>;
v0x555db7b4df50_0 .net "S", 0 0, L_0x555db7f0a330;  alias, 1 drivers
v0x555db7b4e010_0 .net "a", 0 0, L_0x555db7f0a0c0;  alias, 1 drivers
v0x555db7b4e0e0_0 .net "b", 0 0, L_0x7f49c55c3778;  alias, 1 drivers
v0x555db7b4e1e0_0 .net "cin", 0 0, L_0x555db7f0a5a0;  alias, 1 drivers
v0x555db7b4e2b0_0 .net "cout", 0 0, L_0x555db7f0a530;  alias, 1 drivers
v0x555db7b4e3a0_0 .net "cout1", 0 0, L_0x555db7f0a230;  1 drivers
v0x555db7b4e440_0 .net "cout2", 0 0, L_0x555db7f0a430;  1 drivers
v0x555db7b4e510_0 .net "s1", 0 0, L_0x555db7f0a1c0;  1 drivers
S_0x555db7b4d2b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b4d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0a1c0 .functor XOR 1, L_0x555db7f0a0c0, L_0x7f49c55c3778, C4<0>, C4<0>;
L_0x555db7f0a230 .functor AND 1, L_0x555db7f0a0c0, L_0x7f49c55c3778, C4<1>, C4<1>;
v0x555db7b4d550_0 .net "S", 0 0, L_0x555db7f0a1c0;  alias, 1 drivers
v0x555db7b4d630_0 .net "a", 0 0, L_0x555db7f0a0c0;  alias, 1 drivers
v0x555db7b4d6f0_0 .net "b", 0 0, L_0x7f49c55c3778;  alias, 1 drivers
v0x555db7b4d7c0_0 .net "cout", 0 0, L_0x555db7f0a230;  alias, 1 drivers
S_0x555db7b4d930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b4d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0a330 .functor XOR 1, L_0x555db7f0a5a0, L_0x555db7f0a1c0, C4<0>, C4<0>;
L_0x555db7f0a430 .functor AND 1, L_0x555db7f0a5a0, L_0x555db7f0a1c0, C4<1>, C4<1>;
v0x555db7b4dba0_0 .net "S", 0 0, L_0x555db7f0a330;  alias, 1 drivers
v0x555db7b4dc60_0 .net "a", 0 0, L_0x555db7f0a5a0;  alias, 1 drivers
v0x555db7b4dd20_0 .net "b", 0 0, L_0x555db7f0a1c0;  alias, 1 drivers
v0x555db7b4de20_0 .net "cout", 0 0, L_0x555db7f0a430;  alias, 1 drivers
S_0x555db7b4fb00 .scope module, "ins11" "karatsuba_1" 3 84, 3 77 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7f09040 .functor AND 1, L_0x555db7f091f0, L_0x555db7f09370, C4<1>, C4<1>;
v0x555db7b4fcb0_0 .net "X", 0 0, L_0x555db7f091f0;  1 drivers
v0x555db7b4fd90_0 .net "Y", 0 0, L_0x555db7f09370;  1 drivers
v0x555db7b4fe50_0 .net "Z", 1 0, L_0x555db7f090b0;  alias, 1 drivers
L_0x7f49c55c36e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b4ff10_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c36e8;  1 drivers
v0x555db7b4fff0_0 .net "z", 0 0, L_0x555db7f09040;  1 drivers
L_0x555db7f090b0 .concat [ 1 1 0 0], L_0x555db7f09040, L_0x7f49c55c36e8;
S_0x555db7b50180 .scope module, "ins12" "karatsuba_1" 3 85, 3 77 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7f094a0 .functor AND 1, L_0x555db7f09600, L_0x555db7f096f0, C4<1>, C4<1>;
v0x555db7b503b0_0 .net "X", 0 0, L_0x555db7f09600;  1 drivers
v0x555db7b50470_0 .net "Y", 0 0, L_0x555db7f096f0;  1 drivers
v0x555db7b50530_0 .net "Z", 1 0, L_0x555db7f09510;  alias, 1 drivers
L_0x7f49c55c3730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b505f0_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c3730;  1 drivers
v0x555db7b506d0_0 .net "z", 0 0, L_0x555db7f094a0;  1 drivers
L_0x555db7f09510 .concat [ 1 1 0 0], L_0x555db7f094a0, L_0x7f49c55c3730;
S_0x555db7b50860 .scope module, "ins2" "subtractor_Nbit" 3 89, 3 36 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "abs_D";
    .port_info 5 /OUTPUT 1 "negative";
P_0x555db7b50a40 .param/l "N" 0 3 36, +C4<00000000000000000000000000000001>;
L_0x555db7f0aef0 .functor NOT 1, L_0x555db7f0bb60, C4<0>, C4<0>, C4<0>;
L_0x7f49c55c38e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f0b040 .functor BUFZ 1, L_0x7f49c55c38e0, C4<0>, C4<0>, C4<0>;
L_0x555db7f0b1a0 .functor NOT 1, L_0x555db7f0b100, C4<0>, C4<0>, C4<0>;
v0x555db7b74d40_0 .net "D", 0 0, L_0x555db7f0aba0;  alias, 1 drivers
v0x555db7b74e00_0 .net *"_ivl_9", 0 0, L_0x555db7f0b040;  1 drivers
v0x555db7b74ee0_0 .net "a", 0 0, L_0x555db7f0bac0;  1 drivers
v0x555db7b74fd0_0 .net "abs_D", 0 0, L_0x555db7f0ba20;  alias, 1 drivers
v0x555db7b750b0_0 .net "b", 0 0, L_0x555db7f0bb60;  1 drivers
v0x555db7b751e0_0 .net "b_comp", 0 0, L_0x555db7f0aef0;  1 drivers
v0x555db7b752f0_0 .net "carry", 1 0, L_0x555db7f0af80;  1 drivers
v0x555db7b753d0_0 .net "cin", 0 0, L_0x7f49c55c38e0;  1 drivers
v0x555db7b75490_0 .net "is_pos", 0 0, L_0x555db7f0b100;  1 drivers
v0x555db7b75550_0 .net "negative", 0 0, L_0x555db7f0b1a0;  alias, 1 drivers
v0x555db7b75610_0 .net "twos", 0 0, L_0x555db7f0b5a0;  1 drivers
L_0x555db7f0adc0 .part L_0x555db7f0af80, 0, 1;
L_0x555db7f0af80 .concat8 [ 1 1 0 0], L_0x555db7f0b040, L_0x555db7f0ad30;
L_0x555db7f0b100 .part L_0x555db7f0af80, 1, 1;
L_0x555db7f0ba20 .functor MUXZ 1, L_0x555db7f0b5a0, L_0x555db7f0aba0, L_0x555db7f0b100, C4<>;
S_0x555db7b50c10 .scope generate, "genblk1[0]" "genblk1[0]" 3 50, 3 50 0, S_0x555db7b50860;
 .timescale 0 0;
P_0x555db7b50e10 .param/l "i" 0 3 50, +C4<00>;
S_0x555db7b50ef0 .scope module, "fi" "full_adder" 3 51, 3 9 0, S_0x555db7b50c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0ad30 .functor OR 1, L_0x555db7f0a9c0, L_0x555db7f0aca0, C4<0>, C4<0>;
v0x555db7b51d90_0 .net "S", 0 0, L_0x555db7f0aba0;  alias, 1 drivers
v0x555db7b51e50_0 .net "a", 0 0, L_0x555db7f0bac0;  alias, 1 drivers
v0x555db7b51f20_0 .net "b", 0 0, L_0x555db7f0aef0;  alias, 1 drivers
v0x555db7b52020_0 .net "cin", 0 0, L_0x555db7f0adc0;  1 drivers
v0x555db7b520f0_0 .net "cout", 0 0, L_0x555db7f0ad30;  1 drivers
v0x555db7b521e0_0 .net "cout1", 0 0, L_0x555db7f0a9c0;  1 drivers
v0x555db7b52280_0 .net "cout2", 0 0, L_0x555db7f0aca0;  1 drivers
v0x555db7b52350_0 .net "s1", 0 0, L_0x555db7f0a950;  1 drivers
S_0x555db7b51150 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b50ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0a950 .functor XOR 1, L_0x555db7f0bac0, L_0x555db7f0aef0, C4<0>, C4<0>;
L_0x555db7f0a9c0 .functor AND 1, L_0x555db7f0bac0, L_0x555db7f0aef0, C4<1>, C4<1>;
v0x555db7b513c0_0 .net "S", 0 0, L_0x555db7f0a950;  alias, 1 drivers
v0x555db7b514a0_0 .net "a", 0 0, L_0x555db7f0bac0;  alias, 1 drivers
v0x555db7b51560_0 .net "b", 0 0, L_0x555db7f0aef0;  alias, 1 drivers
v0x555db7b51600_0 .net "cout", 0 0, L_0x555db7f0a9c0;  alias, 1 drivers
S_0x555db7b51770 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b50ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0aba0 .functor XOR 1, L_0x555db7f0adc0, L_0x555db7f0a950, C4<0>, C4<0>;
L_0x555db7f0aca0 .functor AND 1, L_0x555db7f0adc0, L_0x555db7f0a950, C4<1>, C4<1>;
v0x555db7b519e0_0 .net "S", 0 0, L_0x555db7f0aba0;  alias, 1 drivers
v0x555db7b51aa0_0 .net "a", 0 0, L_0x555db7f0adc0;  alias, 1 drivers
v0x555db7b51b60_0 .net "b", 0 0, L_0x555db7f0a950;  alias, 1 drivers
v0x555db7b51c60_0 .net "cout", 0 0, L_0x555db7f0aca0;  alias, 1 drivers
S_0x555db7b72420 .scope module, "ins" "twos_compliment" 3 57, 3 61 0, S_0x555db7b50860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
P_0x555db7b72620 .param/l "N" 0 3 61, +C4<00000000000000000000000000000001>;
L_0x555db7f0b2b0 .functor NOT 1, L_0x555db7f0aba0, C4<0>, C4<0>, C4<0>;
v0x555db7b749d0_0 .net "cout", 0 0, L_0x555db7f0b940;  1 drivers
v0x555db7b74a90_0 .net "i", 0 0, L_0x555db7f0aba0;  alias, 1 drivers
v0x555db7b74b80_0 .net "o", 0 0, L_0x555db7f0b5a0;  alias, 1 drivers
v0x555db7b74c20_0 .net "temp2", 0 0, L_0x555db7f0b2b0;  1 drivers
S_0x555db7b72700 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7b72420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b72900 .param/l "N" 0 3 18, +C4<00000000000000000000000000000001>;
L_0x7f49c55c3898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f0b8b0 .functor BUFZ 1, L_0x7f49c55c3898, C4<0>, C4<0>, C4<0>;
L_0x555db7f0b940 .functor BUFZ 1, L_0x555db7f0b800, C4<0>, C4<0>, C4<0>;
v0x555db7b74360_0 .net "S", 0 0, L_0x555db7f0b5a0;  alias, 1 drivers
v0x555db7b74470_0 .net "a", 0 0, L_0x555db7f0b2b0;  alias, 1 drivers
L_0x7f49c55c3850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b74580_0 .net "b", 0 0, L_0x7f49c55c3850;  1 drivers
v0x555db7b74670 .array "carry", 0 1;
v0x555db7b74670_0 .net v0x555db7b74670 0, 0 0, L_0x555db7f0b8b0; 1 drivers
v0x555db7b74670_1 .net v0x555db7b74670 1, 0 0, L_0x555db7f0b800; 1 drivers
v0x555db7b74780_0 .net "cin", 0 0, L_0x7f49c55c3898;  1 drivers
v0x555db7b74870_0 .net "cout", 0 0, L_0x555db7f0b940;  alias, 1 drivers
S_0x555db7b72a80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b72700;
 .timescale 0 0;
P_0x555db7b72ca0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b72d80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b72a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0b800 .functor OR 1, L_0x555db7f0b480, L_0x555db7f0b6e0, C4<0>, C4<0>;
v0x555db7b73cb0_0 .net "S", 0 0, L_0x555db7f0b5a0;  alias, 1 drivers
v0x555db7b73d70_0 .net "a", 0 0, L_0x555db7f0b2b0;  alias, 1 drivers
v0x555db7b73e40_0 .net "b", 0 0, L_0x7f49c55c3850;  alias, 1 drivers
v0x555db7b73f40_0 .net "cin", 0 0, L_0x555db7f0b8b0;  alias, 1 drivers
v0x555db7b74010_0 .net "cout", 0 0, L_0x555db7f0b800;  alias, 1 drivers
v0x555db7b74100_0 .net "cout1", 0 0, L_0x555db7f0b480;  1 drivers
v0x555db7b741a0_0 .net "cout2", 0 0, L_0x555db7f0b6e0;  1 drivers
v0x555db7b74270_0 .net "s1", 0 0, L_0x555db7f0b3d0;  1 drivers
S_0x555db7b73010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b72d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0b3d0 .functor XOR 1, L_0x555db7f0b2b0, L_0x7f49c55c3850, C4<0>, C4<0>;
L_0x555db7f0b480 .functor AND 1, L_0x555db7f0b2b0, L_0x7f49c55c3850, C4<1>, C4<1>;
v0x555db7b732b0_0 .net "S", 0 0, L_0x555db7f0b3d0;  alias, 1 drivers
v0x555db7b73390_0 .net "a", 0 0, L_0x555db7f0b2b0;  alias, 1 drivers
v0x555db7b73450_0 .net "b", 0 0, L_0x7f49c55c3850;  alias, 1 drivers
v0x555db7b73520_0 .net "cout", 0 0, L_0x555db7f0b480;  alias, 1 drivers
S_0x555db7b73690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b72d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0b5a0 .functor XOR 1, L_0x555db7f0b8b0, L_0x555db7f0b3d0, C4<0>, C4<0>;
L_0x555db7f0b6e0 .functor AND 1, L_0x555db7f0b8b0, L_0x555db7f0b3d0, C4<1>, C4<1>;
v0x555db7b73900_0 .net "S", 0 0, L_0x555db7f0b5a0;  alias, 1 drivers
v0x555db7b739c0_0 .net "a", 0 0, L_0x555db7f0b8b0;  alias, 1 drivers
v0x555db7b73a80_0 .net "b", 0 0, L_0x555db7f0b3d0;  alias, 1 drivers
v0x555db7b73b80_0 .net "cout", 0 0, L_0x555db7f0b6e0;  alias, 1 drivers
S_0x555db7b75860 .scope module, "ins3" "karatsuba_1" 3 91, 3 77 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /OUTPUT 2 "Z";
L_0x555db7f0bcf0 .functor AND 1, L_0x555db7f0a6d0, L_0x555db7f0ba20, C4<1>, C4<1>;
v0x555db7b75a60_0 .net "X", 0 0, L_0x555db7f0a6d0;  alias, 1 drivers
v0x555db7b75b20_0 .net "Y", 0 0, L_0x555db7f0ba20;  alias, 1 drivers
v0x555db7b75bc0_0 .net "Z", 1 0, L_0x555db7f0bea0;  alias, 1 drivers
L_0x7f49c55c3928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b75c60_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c3928;  1 drivers
v0x555db7b75d20_0 .net "z", 0 0, L_0x555db7f0bcf0;  1 drivers
L_0x555db7f0bea0 .concat [ 1 1 0 0], L_0x555db7f0bcf0, L_0x7f49c55c3928;
S_0x555db7b75eb0 .scope module, "ins4" "rca_Nbit" 3 95, 3 18 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b76090 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c3a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f0e490 .functor BUFZ 1, L_0x7f49c55c3a00, C4<0>, C4<0>, C4<0>;
L_0x555db7f0e520 .functor BUFZ 1, L_0x555db7f0e0e0, C4<0>, C4<0>, C4<0>;
v0x555db7b792f0_0 .net "S", 1 0, L_0x555db7f0e3f0;  alias, 1 drivers
v0x555db7b793f0_0 .net "a", 1 0, L_0x555db7f09510;  alias, 1 drivers
v0x555db7b794b0_0 .net "b", 1 0, L_0x555db7f090b0;  alias, 1 drivers
v0x555db7b795b0 .array "carry", 0 2;
v0x555db7b795b0_0 .net v0x555db7b795b0 0, 0 0, L_0x555db7f0e490; 1 drivers
v0x555db7b795b0_1 .net v0x555db7b795b0 1, 0 0, L_0x555db7f0d8f0; 1 drivers
v0x555db7b795b0_2 .net v0x555db7b795b0 2, 0 0, L_0x555db7f0e0e0; 1 drivers
v0x555db7b796a0_0 .net "cin", 0 0, L_0x7f49c55c3a00;  1 drivers
v0x555db7b79790_0 .net "cout", 0 0, L_0x555db7f0e520;  alias, 1 drivers
L_0x555db7f0da30 .part L_0x555db7f09510, 0, 1;
L_0x555db7f0dc10 .part L_0x555db7f090b0, 0, 1;
L_0x555db7f0e190 .part L_0x555db7f09510, 1, 1;
L_0x555db7f0e2c0 .part L_0x555db7f090b0, 1, 1;
L_0x555db7f0e3f0 .concat8 [ 1 1 0 0], L_0x555db7f0d640, L_0x555db7f0df10;
S_0x555db7b76240 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b75eb0;
 .timescale 0 0;
P_0x555db7b76440 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b76520 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b76240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0d8f0 .functor OR 1, L_0x555db7f0d560, L_0x555db7f0d7d0, C4<0>, C4<0>;
v0x555db7b773f0_0 .net "S", 0 0, L_0x555db7f0d640;  1 drivers
v0x555db7b774b0_0 .net "a", 0 0, L_0x555db7f0da30;  1 drivers
v0x555db7b77580_0 .net "b", 0 0, L_0x555db7f0dc10;  1 drivers
v0x555db7b77680_0 .net "cin", 0 0, L_0x555db7f0e490;  alias, 1 drivers
v0x555db7b77750_0 .net "cout", 0 0, L_0x555db7f0d8f0;  alias, 1 drivers
v0x555db7b77840_0 .net "cout1", 0 0, L_0x555db7f0d560;  1 drivers
v0x555db7b778e0_0 .net "cout2", 0 0, L_0x555db7f0d7d0;  1 drivers
v0x555db7b779b0_0 .net "s1", 0 0, L_0x555db7f0d460;  1 drivers
S_0x555db7b76780 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b76520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0d460 .functor XOR 1, L_0x555db7f0da30, L_0x555db7f0dc10, C4<0>, C4<0>;
L_0x555db7f0d560 .functor AND 1, L_0x555db7f0da30, L_0x555db7f0dc10, C4<1>, C4<1>;
v0x555db7b769f0_0 .net "S", 0 0, L_0x555db7f0d460;  alias, 1 drivers
v0x555db7b76ad0_0 .net "a", 0 0, L_0x555db7f0da30;  alias, 1 drivers
v0x555db7b76b90_0 .net "b", 0 0, L_0x555db7f0dc10;  alias, 1 drivers
v0x555db7b76c60_0 .net "cout", 0 0, L_0x555db7f0d560;  alias, 1 drivers
S_0x555db7b76dd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b76520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0d640 .functor XOR 1, L_0x555db7f0e490, L_0x555db7f0d460, C4<0>, C4<0>;
L_0x555db7f0d7d0 .functor AND 1, L_0x555db7f0e490, L_0x555db7f0d460, C4<1>, C4<1>;
v0x555db7b77040_0 .net "S", 0 0, L_0x555db7f0d640;  alias, 1 drivers
v0x555db7b77100_0 .net "a", 0 0, L_0x555db7f0e490;  alias, 1 drivers
v0x555db7b771c0_0 .net "b", 0 0, L_0x555db7f0d460;  alias, 1 drivers
v0x555db7b772c0_0 .net "cout", 0 0, L_0x555db7f0d7d0;  alias, 1 drivers
S_0x555db7b77aa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b75eb0;
 .timescale 0 0;
P_0x555db7b77ca0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b77d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b77aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0e0e0 .functor OR 1, L_0x555db7f0de80, L_0x555db7f0e050, C4<0>, C4<0>;
v0x555db7b78c50_0 .net "S", 0 0, L_0x555db7f0df10;  1 drivers
v0x555db7b78d10_0 .net "a", 0 0, L_0x555db7f0e190;  1 drivers
v0x555db7b78de0_0 .net "b", 0 0, L_0x555db7f0e2c0;  1 drivers
v0x555db7b78ee0_0 .net "cin", 0 0, L_0x555db7f0d8f0;  alias, 1 drivers
v0x555db7b78fd0_0 .net "cout", 0 0, L_0x555db7f0e0e0;  alias, 1 drivers
v0x555db7b790c0_0 .net "cout1", 0 0, L_0x555db7f0de80;  1 drivers
v0x555db7b79160_0 .net "cout2", 0 0, L_0x555db7f0e050;  1 drivers
v0x555db7b79200_0 .net "s1", 0 0, L_0x555db7f0ddd0;  1 drivers
S_0x555db7b77fc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b77d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0ddd0 .functor XOR 1, L_0x555db7f0e190, L_0x555db7f0e2c0, C4<0>, C4<0>;
L_0x555db7f0de80 .functor AND 1, L_0x555db7f0e190, L_0x555db7f0e2c0, C4<1>, C4<1>;
v0x555db7b78260_0 .net "S", 0 0, L_0x555db7f0ddd0;  alias, 1 drivers
v0x555db7b78340_0 .net "a", 0 0, L_0x555db7f0e190;  alias, 1 drivers
v0x555db7b78400_0 .net "b", 0 0, L_0x555db7f0e2c0;  alias, 1 drivers
v0x555db7b784d0_0 .net "cout", 0 0, L_0x555db7f0de80;  alias, 1 drivers
S_0x555db7b78640 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b77d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0df10 .functor XOR 1, L_0x555db7f0d8f0, L_0x555db7f0ddd0, C4<0>, C4<0>;
L_0x555db7f0e050 .functor AND 1, L_0x555db7f0d8f0, L_0x555db7f0ddd0, C4<1>, C4<1>;
v0x555db7b788b0_0 .net "S", 0 0, L_0x555db7f0df10;  alias, 1 drivers
v0x555db7b78970_0 .net "a", 0 0, L_0x555db7f0d8f0;  alias, 1 drivers
v0x555db7b78a60_0 .net "b", 0 0, L_0x555db7f0ddd0;  alias, 1 drivers
v0x555db7b78b60_0 .net "cout", 0 0, L_0x555db7f0e050;  alias, 1 drivers
S_0x555db7b798d0 .scope module, "ins5" "rca_Nbit" 3 96, 3 18 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b79ab0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x555db7f0f590 .functor BUFZ 1, L_0x555db7f0e520, C4<0>, C4<0>, C4<0>;
L_0x555db7f0f6d0 .functor BUFZ 1, L_0x555db7f0f150, C4<0>, C4<0>, C4<0>;
v0x555db7b7cd30_0 .net "S", 1 0, L_0x555db7f0f4f0;  alias, 1 drivers
v0x555db7b7ce30_0 .net "a", 1 0, L_0x555db7f0e3f0;  alias, 1 drivers
v0x555db7b7cef0_0 .net "b", 1 0, L_0x555db7f0d270;  alias, 1 drivers
v0x555db7b7cfc0 .array "carry", 0 2;
v0x555db7b7cfc0_0 .net v0x555db7b7cfc0 0, 0 0, L_0x555db7f0f590; 1 drivers
v0x555db7b7cfc0_1 .net v0x555db7b7cfc0 1, 0 0, L_0x555db7f0e9f0; 1 drivers
v0x555db7b7cfc0_2 .net v0x555db7b7cfc0 2, 0 0, L_0x555db7f0f150; 1 drivers
v0x555db7b7d0d0_0 .net "cin", 0 0, L_0x555db7f0e520;  alias, 1 drivers
v0x555db7b7d1c0_0 .net "cout", 0 0, L_0x555db7f0f6d0;  alias, 1 drivers
L_0x555db7f0eb30 .part L_0x555db7f0e3f0, 0, 1;
L_0x555db7f0ed10 .part L_0x555db7f0d270, 0, 1;
L_0x555db7f0f200 .part L_0x555db7f0e3f0, 1, 1;
L_0x555db7f0f330 .part L_0x555db7f0d270, 1, 1;
L_0x555db7f0f4f0 .concat8 [ 1 1 0 0], L_0x555db7f0e740, L_0x555db7f0ef80;
S_0x555db7b79c00 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b798d0;
 .timescale 0 0;
P_0x555db7b79e20 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b79f00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b79c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0e9f0 .functor OR 1, L_0x555db7f0e660, L_0x555db7f0e8d0, C4<0>, C4<0>;
v0x555db7b7ae30_0 .net "S", 0 0, L_0x555db7f0e740;  1 drivers
v0x555db7b7aef0_0 .net "a", 0 0, L_0x555db7f0eb30;  1 drivers
v0x555db7b7afc0_0 .net "b", 0 0, L_0x555db7f0ed10;  1 drivers
v0x555db7b7b0c0_0 .net "cin", 0 0, L_0x555db7f0f590;  alias, 1 drivers
v0x555db7b7b190_0 .net "cout", 0 0, L_0x555db7f0e9f0;  alias, 1 drivers
v0x555db7b7b280_0 .net "cout1", 0 0, L_0x555db7f0e660;  1 drivers
v0x555db7b7b320_0 .net "cout2", 0 0, L_0x555db7f0e8d0;  1 drivers
v0x555db7b7b3f0_0 .net "s1", 0 0, L_0x555db7f0e5b0;  1 drivers
S_0x555db7b7a190 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b79f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0e5b0 .functor XOR 1, L_0x555db7f0eb30, L_0x555db7f0ed10, C4<0>, C4<0>;
L_0x555db7f0e660 .functor AND 1, L_0x555db7f0eb30, L_0x555db7f0ed10, C4<1>, C4<1>;
v0x555db7b7a430_0 .net "S", 0 0, L_0x555db7f0e5b0;  alias, 1 drivers
v0x555db7b7a510_0 .net "a", 0 0, L_0x555db7f0eb30;  alias, 1 drivers
v0x555db7b7a5d0_0 .net "b", 0 0, L_0x555db7f0ed10;  alias, 1 drivers
v0x555db7b7a6a0_0 .net "cout", 0 0, L_0x555db7f0e660;  alias, 1 drivers
S_0x555db7b7a810 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b79f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0e740 .functor XOR 1, L_0x555db7f0f590, L_0x555db7f0e5b0, C4<0>, C4<0>;
L_0x555db7f0e8d0 .functor AND 1, L_0x555db7f0f590, L_0x555db7f0e5b0, C4<1>, C4<1>;
v0x555db7b7aa80_0 .net "S", 0 0, L_0x555db7f0e740;  alias, 1 drivers
v0x555db7b7ab40_0 .net "a", 0 0, L_0x555db7f0f590;  alias, 1 drivers
v0x555db7b7ac00_0 .net "b", 0 0, L_0x555db7f0e5b0;  alias, 1 drivers
v0x555db7b7ad00_0 .net "cout", 0 0, L_0x555db7f0e8d0;  alias, 1 drivers
S_0x555db7b7b4e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b798d0;
 .timescale 0 0;
P_0x555db7b7b6e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b7b7a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b7b4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0f150 .functor OR 1, L_0x555db7f0eef0, L_0x555db7f0f0c0, C4<0>, C4<0>;
v0x555db7b7c690_0 .net "S", 0 0, L_0x555db7f0ef80;  1 drivers
v0x555db7b7c750_0 .net "a", 0 0, L_0x555db7f0f200;  1 drivers
v0x555db7b7c820_0 .net "b", 0 0, L_0x555db7f0f330;  1 drivers
v0x555db7b7c920_0 .net "cin", 0 0, L_0x555db7f0e9f0;  alias, 1 drivers
v0x555db7b7ca10_0 .net "cout", 0 0, L_0x555db7f0f150;  alias, 1 drivers
v0x555db7b7cb00_0 .net "cout1", 0 0, L_0x555db7f0eef0;  1 drivers
v0x555db7b7cba0_0 .net "cout2", 0 0, L_0x555db7f0f0c0;  1 drivers
v0x555db7b7cc40_0 .net "s1", 0 0, L_0x555db7f0ee40;  1 drivers
S_0x555db7b7ba00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b7b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0ee40 .functor XOR 1, L_0x555db7f0f200, L_0x555db7f0f330, C4<0>, C4<0>;
L_0x555db7f0eef0 .functor AND 1, L_0x555db7f0f200, L_0x555db7f0f330, C4<1>, C4<1>;
v0x555db7b7bca0_0 .net "S", 0 0, L_0x555db7f0ee40;  alias, 1 drivers
v0x555db7b7bd80_0 .net "a", 0 0, L_0x555db7f0f200;  alias, 1 drivers
v0x555db7b7be40_0 .net "b", 0 0, L_0x555db7f0f330;  alias, 1 drivers
v0x555db7b7bf10_0 .net "cout", 0 0, L_0x555db7f0eef0;  alias, 1 drivers
S_0x555db7b7c080 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b7b7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0ef80 .functor XOR 1, L_0x555db7f0e9f0, L_0x555db7f0ee40, C4<0>, C4<0>;
L_0x555db7f0f0c0 .functor AND 1, L_0x555db7f0e9f0, L_0x555db7f0ee40, C4<1>, C4<1>;
v0x555db7b7c2f0_0 .net "S", 0 0, L_0x555db7f0ef80;  alias, 1 drivers
v0x555db7b7c3b0_0 .net "a", 0 0, L_0x555db7f0e9f0;  alias, 1 drivers
v0x555db7b7c4a0_0 .net "b", 0 0, L_0x555db7f0ee40;  alias, 1 drivers
v0x555db7b7c5a0_0 .net "cout", 0 0, L_0x555db7f0f0c0;  alias, 1 drivers
S_0x555db7b7d310 .scope module, "ins6" "rca_Nbit" 3 103, 3 18 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b7d4f0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c3b68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f11910 .functor BUFZ 1, L_0x7f49c55c3b68, C4<0>, C4<0>, C4<0>;
L_0x555db7f119a0 .functor BUFZ 1, L_0x555db7f114c0, C4<0>, C4<0>, C4<0>;
v0x555db7b83860_0 .net "S", 3 0, L_0x555db7f11870;  alias, 1 drivers
v0x555db7b83960_0 .net "a", 3 0, L_0x555db7f0f760;  alias, 1 drivers
v0x555db7b83a40_0 .net "b", 3 0, L_0x555db7f0f800;  alias, 1 drivers
v0x555db7b83b00 .array "carry", 0 4;
v0x555db7b83b00_0 .net v0x555db7b83b00 0, 0 0, L_0x555db7f11910; 1 drivers
v0x555db7b83b00_1 .net v0x555db7b83b00 1, 0 0, L_0x555db7f0ff90; 1 drivers
v0x555db7b83b00_2 .net v0x555db7b83b00 2, 0 0, L_0x555db7f10660; 1 drivers
v0x555db7b83b00_3 .net v0x555db7b83b00 3, 0 0, L_0x555db7f10e10; 1 drivers
v0x555db7b83b00_4 .net v0x555db7b83b00 4, 0 0, L_0x555db7f114c0; 1 drivers
v0x555db7b83c20_0 .net "cin", 0 0, L_0x7f49c55c3b68;  1 drivers
v0x555db7b83d10_0 .net "cout", 0 0, L_0x555db7f119a0;  alias, 1 drivers
L_0x555db7f100d0 .part L_0x555db7f0f760, 0, 1;
L_0x555db7f10220 .part L_0x555db7f0f800, 0, 1;
L_0x555db7f107a0 .part L_0x555db7f0f760, 1, 1;
L_0x555db7f10960 .part L_0x555db7f0f800, 1, 1;
L_0x555db7f10f50 .part L_0x555db7f0f760, 2, 1;
L_0x555db7f11080 .part L_0x555db7f0f800, 2, 1;
L_0x555db7f115c0 .part L_0x555db7f0f760, 3, 1;
L_0x555db7f116f0 .part L_0x555db7f0f800, 3, 1;
L_0x555db7f11870 .concat8 [ 1 1 1 1], L_0x555db7f0fce0, L_0x555db7f10490, L_0x555db7f10c40, L_0x555db7f112f0;
S_0x555db7b7d640 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b7d310;
 .timescale 0 0;
P_0x555db7b7d860 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b7d940 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b7d640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0ff90 .functor OR 1, L_0x555db7f0fc00, L_0x555db7f0fe70, C4<0>, C4<0>;
v0x555db7b7e870_0 .net "S", 0 0, L_0x555db7f0fce0;  1 drivers
v0x555db7b7e930_0 .net "a", 0 0, L_0x555db7f100d0;  1 drivers
v0x555db7b7ea00_0 .net "b", 0 0, L_0x555db7f10220;  1 drivers
v0x555db7b7eb00_0 .net "cin", 0 0, L_0x555db7f11910;  alias, 1 drivers
v0x555db7b7ebd0_0 .net "cout", 0 0, L_0x555db7f0ff90;  alias, 1 drivers
v0x555db7b7ecc0_0 .net "cout1", 0 0, L_0x555db7f0fc00;  1 drivers
v0x555db7b7ed60_0 .net "cout2", 0 0, L_0x555db7f0fe70;  1 drivers
v0x555db7b7ee30_0 .net "s1", 0 0, L_0x555db7f0faf0;  1 drivers
S_0x555db7b7dbd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b7d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0faf0 .functor XOR 1, L_0x555db7f100d0, L_0x555db7f10220, C4<0>, C4<0>;
L_0x555db7f0fc00 .functor AND 1, L_0x555db7f100d0, L_0x555db7f10220, C4<1>, C4<1>;
v0x555db7b7de70_0 .net "S", 0 0, L_0x555db7f0faf0;  alias, 1 drivers
v0x555db7b7df50_0 .net "a", 0 0, L_0x555db7f100d0;  alias, 1 drivers
v0x555db7b7e010_0 .net "b", 0 0, L_0x555db7f10220;  alias, 1 drivers
v0x555db7b7e0e0_0 .net "cout", 0 0, L_0x555db7f0fc00;  alias, 1 drivers
S_0x555db7b7e250 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b7d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0fce0 .functor XOR 1, L_0x555db7f11910, L_0x555db7f0faf0, C4<0>, C4<0>;
L_0x555db7f0fe70 .functor AND 1, L_0x555db7f11910, L_0x555db7f0faf0, C4<1>, C4<1>;
v0x555db7b7e4c0_0 .net "S", 0 0, L_0x555db7f0fce0;  alias, 1 drivers
v0x555db7b7e580_0 .net "a", 0 0, L_0x555db7f11910;  alias, 1 drivers
v0x555db7b7e640_0 .net "b", 0 0, L_0x555db7f0faf0;  alias, 1 drivers
v0x555db7b7e740_0 .net "cout", 0 0, L_0x555db7f0fe70;  alias, 1 drivers
S_0x555db7b7ef20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b7d310;
 .timescale 0 0;
P_0x555db7b7f120 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b7f1e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b7ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f10660 .functor OR 1, L_0x555db7f10400, L_0x555db7f105d0, C4<0>, C4<0>;
v0x555db7b800d0_0 .net "S", 0 0, L_0x555db7f10490;  1 drivers
v0x555db7b80190_0 .net "a", 0 0, L_0x555db7f107a0;  1 drivers
v0x555db7b80260_0 .net "b", 0 0, L_0x555db7f10960;  1 drivers
v0x555db7b80360_0 .net "cin", 0 0, L_0x555db7f0ff90;  alias, 1 drivers
v0x555db7b80450_0 .net "cout", 0 0, L_0x555db7f10660;  alias, 1 drivers
v0x555db7b80540_0 .net "cout1", 0 0, L_0x555db7f10400;  1 drivers
v0x555db7b805e0_0 .net "cout2", 0 0, L_0x555db7f105d0;  1 drivers
v0x555db7b80680_0 .net "s1", 0 0, L_0x555db7f10350;  1 drivers
S_0x555db7b7f440 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b7f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f10350 .functor XOR 1, L_0x555db7f107a0, L_0x555db7f10960, C4<0>, C4<0>;
L_0x555db7f10400 .functor AND 1, L_0x555db7f107a0, L_0x555db7f10960, C4<1>, C4<1>;
v0x555db7b7f6e0_0 .net "S", 0 0, L_0x555db7f10350;  alias, 1 drivers
v0x555db7b7f7c0_0 .net "a", 0 0, L_0x555db7f107a0;  alias, 1 drivers
v0x555db7b7f880_0 .net "b", 0 0, L_0x555db7f10960;  alias, 1 drivers
v0x555db7b7f950_0 .net "cout", 0 0, L_0x555db7f10400;  alias, 1 drivers
S_0x555db7b7fac0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b7f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f10490 .functor XOR 1, L_0x555db7f0ff90, L_0x555db7f10350, C4<0>, C4<0>;
L_0x555db7f105d0 .functor AND 1, L_0x555db7f0ff90, L_0x555db7f10350, C4<1>, C4<1>;
v0x555db7b7fd30_0 .net "S", 0 0, L_0x555db7f10490;  alias, 1 drivers
v0x555db7b7fdf0_0 .net "a", 0 0, L_0x555db7f0ff90;  alias, 1 drivers
v0x555db7b7fee0_0 .net "b", 0 0, L_0x555db7f10350;  alias, 1 drivers
v0x555db7b7ffe0_0 .net "cout", 0 0, L_0x555db7f105d0;  alias, 1 drivers
S_0x555db7b80770 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7b7d310;
 .timescale 0 0;
P_0x555db7b80970 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7b80a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b80770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f10e10 .functor OR 1, L_0x555db7f10bb0, L_0x555db7f10d80, C4<0>, C4<0>;
v0x555db7b81950_0 .net "S", 0 0, L_0x555db7f10c40;  1 drivers
v0x555db7b81a10_0 .net "a", 0 0, L_0x555db7f10f50;  1 drivers
v0x555db7b81ae0_0 .net "b", 0 0, L_0x555db7f11080;  1 drivers
v0x555db7b81be0_0 .net "cin", 0 0, L_0x555db7f10660;  alias, 1 drivers
v0x555db7b81cd0_0 .net "cout", 0 0, L_0x555db7f10e10;  alias, 1 drivers
v0x555db7b81dc0_0 .net "cout1", 0 0, L_0x555db7f10bb0;  1 drivers
v0x555db7b81e60_0 .net "cout2", 0 0, L_0x555db7f10d80;  1 drivers
v0x555db7b81f00_0 .net "s1", 0 0, L_0x555db7f10b20;  1 drivers
S_0x555db7b80cc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b80a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f10b20 .functor XOR 1, L_0x555db7f10f50, L_0x555db7f11080, C4<0>, C4<0>;
L_0x555db7f10bb0 .functor AND 1, L_0x555db7f10f50, L_0x555db7f11080, C4<1>, C4<1>;
v0x555db7b80f60_0 .net "S", 0 0, L_0x555db7f10b20;  alias, 1 drivers
v0x555db7b81040_0 .net "a", 0 0, L_0x555db7f10f50;  alias, 1 drivers
v0x555db7b81100_0 .net "b", 0 0, L_0x555db7f11080;  alias, 1 drivers
v0x555db7b811d0_0 .net "cout", 0 0, L_0x555db7f10bb0;  alias, 1 drivers
S_0x555db7b81340 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b80a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f10c40 .functor XOR 1, L_0x555db7f10660, L_0x555db7f10b20, C4<0>, C4<0>;
L_0x555db7f10d80 .functor AND 1, L_0x555db7f10660, L_0x555db7f10b20, C4<1>, C4<1>;
v0x555db7b815b0_0 .net "S", 0 0, L_0x555db7f10c40;  alias, 1 drivers
v0x555db7b81670_0 .net "a", 0 0, L_0x555db7f10660;  alias, 1 drivers
v0x555db7b81760_0 .net "b", 0 0, L_0x555db7f10b20;  alias, 1 drivers
v0x555db7b81860_0 .net "cout", 0 0, L_0x555db7f10d80;  alias, 1 drivers
S_0x555db7b81ff0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7b7d310;
 .timescale 0 0;
P_0x555db7b821f0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7b822d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b81ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f114c0 .functor OR 1, L_0x555db7f11260, L_0x555db7f11430, C4<0>, C4<0>;
v0x555db7b831c0_0 .net "S", 0 0, L_0x555db7f112f0;  1 drivers
v0x555db7b83280_0 .net "a", 0 0, L_0x555db7f115c0;  1 drivers
v0x555db7b83350_0 .net "b", 0 0, L_0x555db7f116f0;  1 drivers
v0x555db7b83450_0 .net "cin", 0 0, L_0x555db7f10e10;  alias, 1 drivers
v0x555db7b83540_0 .net "cout", 0 0, L_0x555db7f114c0;  alias, 1 drivers
v0x555db7b83630_0 .net "cout1", 0 0, L_0x555db7f11260;  1 drivers
v0x555db7b836d0_0 .net "cout2", 0 0, L_0x555db7f11430;  1 drivers
v0x555db7b83770_0 .net "s1", 0 0, L_0x555db7f111b0;  1 drivers
S_0x555db7b82530 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b822d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f111b0 .functor XOR 1, L_0x555db7f115c0, L_0x555db7f116f0, C4<0>, C4<0>;
L_0x555db7f11260 .functor AND 1, L_0x555db7f115c0, L_0x555db7f116f0, C4<1>, C4<1>;
v0x555db7b827d0_0 .net "S", 0 0, L_0x555db7f111b0;  alias, 1 drivers
v0x555db7b828b0_0 .net "a", 0 0, L_0x555db7f115c0;  alias, 1 drivers
v0x555db7b82970_0 .net "b", 0 0, L_0x555db7f116f0;  alias, 1 drivers
v0x555db7b82a40_0 .net "cout", 0 0, L_0x555db7f11260;  alias, 1 drivers
S_0x555db7b82bb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b822d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f112f0 .functor XOR 1, L_0x555db7f10e10, L_0x555db7f111b0, C4<0>, C4<0>;
L_0x555db7f11430 .functor AND 1, L_0x555db7f10e10, L_0x555db7f111b0, C4<1>, C4<1>;
v0x555db7b82e20_0 .net "S", 0 0, L_0x555db7f112f0;  alias, 1 drivers
v0x555db7b82ee0_0 .net "a", 0 0, L_0x555db7f10e10;  alias, 1 drivers
v0x555db7b82fd0_0 .net "b", 0 0, L_0x555db7f111b0;  alias, 1 drivers
v0x555db7b830d0_0 .net "cout", 0 0, L_0x555db7f11430;  alias, 1 drivers
S_0x555db7b83e70 .scope module, "ins69" "twos_compliment" 3 92, 3 61 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i";
    .port_info 1 /OUTPUT 2 "o";
P_0x555db7b75150 .param/l "N" 0 3 61, +C4<00000000000000000000000000000010>;
L_0x555db7f0bf60 .functor NOT 2, L_0x555db7f0bea0, C4<00>, C4<00>, C4<00>;
v0x555db7b87c00_0 .net "cout", 0 0, L_0x555db7f0d150;  1 drivers
v0x555db7b87cc0_0 .net "i", 1 0, L_0x555db7f0bea0;  alias, 1 drivers
v0x555db7b87d90_0 .net "o", 1 0, L_0x555db7f0d020;  alias, 1 drivers
v0x555db7b87e90_0 .net "temp2", 1 0, L_0x555db7f0bf60;  1 drivers
S_0x555db7b84150 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7b83e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 2 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b84350 .param/l "N" 0 3 18, +C4<00000000000000000000000000000010>;
L_0x7f49c55c39b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f0d0c0 .functor BUFZ 1, L_0x7f49c55c39b8, C4<0>, C4<0>, C4<0>;
L_0x555db7f0d150 .functor BUFZ 1, L_0x555db7f0cc30, C4<0>, C4<0>, C4<0>;
v0x555db7b87600_0 .net "S", 1 0, L_0x555db7f0d020;  alias, 1 drivers
v0x555db7b87700_0 .net "a", 1 0, L_0x555db7f0bf60;  alias, 1 drivers
L_0x7f49c55c3970 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555db7b877e0_0 .net "b", 1 0, L_0x7f49c55c3970;  1 drivers
v0x555db7b878a0 .array "carry", 0 2;
v0x555db7b878a0_0 .net v0x555db7b878a0 0, 0 0, L_0x555db7f0d0c0; 1 drivers
v0x555db7b878a0_1 .net v0x555db7b878a0 1, 0 0, L_0x555db7f0c580; 1 drivers
v0x555db7b878a0_2 .net v0x555db7b878a0 2, 0 0, L_0x555db7f0cc30; 1 drivers
v0x555db7b879b0_0 .net "cin", 0 0, L_0x7f49c55c39b8;  1 drivers
v0x555db7b87aa0_0 .net "cout", 0 0, L_0x555db7f0d150;  alias, 1 drivers
L_0x555db7f0c6c0 .part L_0x555db7f0bf60, 0, 1;
L_0x555db7f0c810 .part L_0x7f49c55c3970, 0, 1;
L_0x555db7f0cd30 .part L_0x555db7f0bf60, 1, 1;
L_0x555db7f0cef0 .part L_0x7f49c55c3970, 1, 1;
L_0x555db7f0d020 .concat8 [ 1 1 0 0], L_0x555db7f0c2d0, L_0x555db7f0ca60;
S_0x555db7b844d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b84150;
 .timescale 0 0;
P_0x555db7b846f0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b847d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b844d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0c580 .functor OR 1, L_0x555db7f0c1f0, L_0x555db7f0c460, C4<0>, C4<0>;
v0x555db7b85700_0 .net "S", 0 0, L_0x555db7f0c2d0;  1 drivers
v0x555db7b857c0_0 .net "a", 0 0, L_0x555db7f0c6c0;  1 drivers
v0x555db7b85890_0 .net "b", 0 0, L_0x555db7f0c810;  1 drivers
v0x555db7b85990_0 .net "cin", 0 0, L_0x555db7f0d0c0;  alias, 1 drivers
v0x555db7b85a60_0 .net "cout", 0 0, L_0x555db7f0c580;  alias, 1 drivers
v0x555db7b85b50_0 .net "cout1", 0 0, L_0x555db7f0c1f0;  1 drivers
v0x555db7b85bf0_0 .net "cout2", 0 0, L_0x555db7f0c460;  1 drivers
v0x555db7b85cc0_0 .net "s1", 0 0, L_0x555db7f0c0f0;  1 drivers
S_0x555db7b84a60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b847d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0c0f0 .functor XOR 1, L_0x555db7f0c6c0, L_0x555db7f0c810, C4<0>, C4<0>;
L_0x555db7f0c1f0 .functor AND 1, L_0x555db7f0c6c0, L_0x555db7f0c810, C4<1>, C4<1>;
v0x555db7b84d00_0 .net "S", 0 0, L_0x555db7f0c0f0;  alias, 1 drivers
v0x555db7b84de0_0 .net "a", 0 0, L_0x555db7f0c6c0;  alias, 1 drivers
v0x555db7b84ea0_0 .net "b", 0 0, L_0x555db7f0c810;  alias, 1 drivers
v0x555db7b84f70_0 .net "cout", 0 0, L_0x555db7f0c1f0;  alias, 1 drivers
S_0x555db7b850e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b847d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0c2d0 .functor XOR 1, L_0x555db7f0d0c0, L_0x555db7f0c0f0, C4<0>, C4<0>;
L_0x555db7f0c460 .functor AND 1, L_0x555db7f0d0c0, L_0x555db7f0c0f0, C4<1>, C4<1>;
v0x555db7b85350_0 .net "S", 0 0, L_0x555db7f0c2d0;  alias, 1 drivers
v0x555db7b85410_0 .net "a", 0 0, L_0x555db7f0d0c0;  alias, 1 drivers
v0x555db7b854d0_0 .net "b", 0 0, L_0x555db7f0c0f0;  alias, 1 drivers
v0x555db7b855d0_0 .net "cout", 0 0, L_0x555db7f0c460;  alias, 1 drivers
S_0x555db7b85db0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b84150;
 .timescale 0 0;
P_0x555db7b85fb0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b86070 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b85db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f0cc30 .functor OR 1, L_0x555db7f0c9d0, L_0x555db7f0cba0, C4<0>, C4<0>;
v0x555db7b86f60_0 .net "S", 0 0, L_0x555db7f0ca60;  1 drivers
v0x555db7b87020_0 .net "a", 0 0, L_0x555db7f0cd30;  1 drivers
v0x555db7b870f0_0 .net "b", 0 0, L_0x555db7f0cef0;  1 drivers
v0x555db7b871f0_0 .net "cin", 0 0, L_0x555db7f0c580;  alias, 1 drivers
v0x555db7b872e0_0 .net "cout", 0 0, L_0x555db7f0cc30;  alias, 1 drivers
v0x555db7b873d0_0 .net "cout1", 0 0, L_0x555db7f0c9d0;  1 drivers
v0x555db7b87470_0 .net "cout2", 0 0, L_0x555db7f0cba0;  1 drivers
v0x555db7b87510_0 .net "s1", 0 0, L_0x555db7f0c940;  1 drivers
S_0x555db7b862d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b86070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0c940 .functor XOR 1, L_0x555db7f0cd30, L_0x555db7f0cef0, C4<0>, C4<0>;
L_0x555db7f0c9d0 .functor AND 1, L_0x555db7f0cd30, L_0x555db7f0cef0, C4<1>, C4<1>;
v0x555db7b86570_0 .net "S", 0 0, L_0x555db7f0c940;  alias, 1 drivers
v0x555db7b86650_0 .net "a", 0 0, L_0x555db7f0cd30;  alias, 1 drivers
v0x555db7b86710_0 .net "b", 0 0, L_0x555db7f0cef0;  alias, 1 drivers
v0x555db7b867e0_0 .net "cout", 0 0, L_0x555db7f0c9d0;  alias, 1 drivers
S_0x555db7b86950 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b86070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f0ca60 .functor XOR 1, L_0x555db7f0c580, L_0x555db7f0c940, C4<0>, C4<0>;
L_0x555db7f0cba0 .functor AND 1, L_0x555db7f0c580, L_0x555db7f0c940, C4<1>, C4<1>;
v0x555db7b86bc0_0 .net "S", 0 0, L_0x555db7f0ca60;  alias, 1 drivers
v0x555db7b86c80_0 .net "a", 0 0, L_0x555db7f0c580;  alias, 1 drivers
v0x555db7b86d70_0 .net "b", 0 0, L_0x555db7f0c940;  alias, 1 drivers
v0x555db7b86e70_0 .net "cout", 0 0, L_0x555db7f0cba0;  alias, 1 drivers
S_0x555db7b87f80 .scope module, "ins7" "rca_Nbit" 3 104, 3 18 0, S_0x555db7b4a7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b88160 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x555db7f13840 .functor BUFZ 1, L_0x555db7f119a0, C4<0>, C4<0>, C4<0>;
L_0x555db7f13980 .functor BUFZ 1, L_0x555db7f133f0, C4<0>, C4<0>, C4<0>;
v0x555db7b8e4e0_0 .net "S", 3 0, L_0x555db7f137a0;  alias, 1 drivers
v0x555db7b8e5e0_0 .net "a", 3 0, L_0x555db7f11870;  alias, 1 drivers
v0x555db7b8e6a0_0 .net "b", 3 0, L_0x555db7f0f940;  alias, 1 drivers
v0x555db7b8e770 .array "carry", 0 4;
v0x555db7b8e770_0 .net v0x555db7b8e770 0, 0 0, L_0x555db7f13840; 1 drivers
v0x555db7b8e770_1 .net v0x555db7b8e770 1, 0 0, L_0x555db7f11ec0; 1 drivers
v0x555db7b8e770_2 .net v0x555db7b8e770 2, 0 0, L_0x555db7f12620; 1 drivers
v0x555db7b8e770_3 .net v0x555db7b8e770 3, 0 0, L_0x555db7f12d40; 1 drivers
v0x555db7b8e770_4 .net v0x555db7b8e770 4, 0 0, L_0x555db7f133f0; 1 drivers
v0x555db7b8e890_0 .net "cin", 0 0, L_0x555db7f119a0;  alias, 1 drivers
v0x555db7b8e980_0 .net "cout", 0 0, L_0x555db7f13980;  alias, 1 drivers
L_0x555db7f12000 .part L_0x555db7f11870, 0, 1;
L_0x555db7f121e0 .part L_0x555db7f0f940, 0, 1;
L_0x555db7f12760 .part L_0x555db7f11870, 1, 1;
L_0x555db7f12890 .part L_0x555db7f0f940, 1, 1;
L_0x555db7f12e80 .part L_0x555db7f11870, 2, 1;
L_0x555db7f12fb0 .part L_0x555db7f0f940, 2, 1;
L_0x555db7f134f0 .part L_0x555db7f11870, 3, 1;
L_0x555db7f13620 .part L_0x555db7f0f940, 3, 1;
L_0x555db7f137a0 .concat8 [ 1 1 1 1], L_0x555db7f11c10, L_0x555db7f12450, L_0x555db7f12b70, L_0x555db7f13220;
S_0x555db7b882e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b87f80;
 .timescale 0 0;
P_0x555db7b884e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b885c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b882e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f11ec0 .functor OR 1, L_0x555db7f11b30, L_0x555db7f11da0, C4<0>, C4<0>;
v0x555db7b894f0_0 .net "S", 0 0, L_0x555db7f11c10;  1 drivers
v0x555db7b895b0_0 .net "a", 0 0, L_0x555db7f12000;  1 drivers
v0x555db7b89680_0 .net "b", 0 0, L_0x555db7f121e0;  1 drivers
v0x555db7b89780_0 .net "cin", 0 0, L_0x555db7f13840;  alias, 1 drivers
v0x555db7b89850_0 .net "cout", 0 0, L_0x555db7f11ec0;  alias, 1 drivers
v0x555db7b89940_0 .net "cout1", 0 0, L_0x555db7f11b30;  1 drivers
v0x555db7b899e0_0 .net "cout2", 0 0, L_0x555db7f11da0;  1 drivers
v0x555db7b89ab0_0 .net "s1", 0 0, L_0x555db7f11a30;  1 drivers
S_0x555db7b88850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f11a30 .functor XOR 1, L_0x555db7f12000, L_0x555db7f121e0, C4<0>, C4<0>;
L_0x555db7f11b30 .functor AND 1, L_0x555db7f12000, L_0x555db7f121e0, C4<1>, C4<1>;
v0x555db7b88af0_0 .net "S", 0 0, L_0x555db7f11a30;  alias, 1 drivers
v0x555db7b88bd0_0 .net "a", 0 0, L_0x555db7f12000;  alias, 1 drivers
v0x555db7b88c90_0 .net "b", 0 0, L_0x555db7f121e0;  alias, 1 drivers
v0x555db7b88d60_0 .net "cout", 0 0, L_0x555db7f11b30;  alias, 1 drivers
S_0x555db7b88ed0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b885c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f11c10 .functor XOR 1, L_0x555db7f13840, L_0x555db7f11a30, C4<0>, C4<0>;
L_0x555db7f11da0 .functor AND 1, L_0x555db7f13840, L_0x555db7f11a30, C4<1>, C4<1>;
v0x555db7b89140_0 .net "S", 0 0, L_0x555db7f11c10;  alias, 1 drivers
v0x555db7b89200_0 .net "a", 0 0, L_0x555db7f13840;  alias, 1 drivers
v0x555db7b892c0_0 .net "b", 0 0, L_0x555db7f11a30;  alias, 1 drivers
v0x555db7b893c0_0 .net "cout", 0 0, L_0x555db7f11da0;  alias, 1 drivers
S_0x555db7b89ba0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b87f80;
 .timescale 0 0;
P_0x555db7b89da0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b89e60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b89ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f12620 .functor OR 1, L_0x555db7f123c0, L_0x555db7f12590, C4<0>, C4<0>;
v0x555db7b8ad50_0 .net "S", 0 0, L_0x555db7f12450;  1 drivers
v0x555db7b8ae10_0 .net "a", 0 0, L_0x555db7f12760;  1 drivers
v0x555db7b8aee0_0 .net "b", 0 0, L_0x555db7f12890;  1 drivers
v0x555db7b8afe0_0 .net "cin", 0 0, L_0x555db7f11ec0;  alias, 1 drivers
v0x555db7b8b0d0_0 .net "cout", 0 0, L_0x555db7f12620;  alias, 1 drivers
v0x555db7b8b1c0_0 .net "cout1", 0 0, L_0x555db7f123c0;  1 drivers
v0x555db7b8b260_0 .net "cout2", 0 0, L_0x555db7f12590;  1 drivers
v0x555db7b8b300_0 .net "s1", 0 0, L_0x555db7f12310;  1 drivers
S_0x555db7b8a0c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b89e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f12310 .functor XOR 1, L_0x555db7f12760, L_0x555db7f12890, C4<0>, C4<0>;
L_0x555db7f123c0 .functor AND 1, L_0x555db7f12760, L_0x555db7f12890, C4<1>, C4<1>;
v0x555db7b8a360_0 .net "S", 0 0, L_0x555db7f12310;  alias, 1 drivers
v0x555db7b8a440_0 .net "a", 0 0, L_0x555db7f12760;  alias, 1 drivers
v0x555db7b8a500_0 .net "b", 0 0, L_0x555db7f12890;  alias, 1 drivers
v0x555db7b8a5d0_0 .net "cout", 0 0, L_0x555db7f123c0;  alias, 1 drivers
S_0x555db7b8a740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b89e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f12450 .functor XOR 1, L_0x555db7f11ec0, L_0x555db7f12310, C4<0>, C4<0>;
L_0x555db7f12590 .functor AND 1, L_0x555db7f11ec0, L_0x555db7f12310, C4<1>, C4<1>;
v0x555db7b8a9b0_0 .net "S", 0 0, L_0x555db7f12450;  alias, 1 drivers
v0x555db7b8aa70_0 .net "a", 0 0, L_0x555db7f11ec0;  alias, 1 drivers
v0x555db7b8ab60_0 .net "b", 0 0, L_0x555db7f12310;  alias, 1 drivers
v0x555db7b8ac60_0 .net "cout", 0 0, L_0x555db7f12590;  alias, 1 drivers
S_0x555db7b8b3f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7b87f80;
 .timescale 0 0;
P_0x555db7b8b5f0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7b8b6b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b8b3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f12d40 .functor OR 1, L_0x555db7f12ae0, L_0x555db7f12cb0, C4<0>, C4<0>;
v0x555db7b8c5d0_0 .net "S", 0 0, L_0x555db7f12b70;  1 drivers
v0x555db7b8c690_0 .net "a", 0 0, L_0x555db7f12e80;  1 drivers
v0x555db7b8c760_0 .net "b", 0 0, L_0x555db7f12fb0;  1 drivers
v0x555db7b8c860_0 .net "cin", 0 0, L_0x555db7f12620;  alias, 1 drivers
v0x555db7b8c950_0 .net "cout", 0 0, L_0x555db7f12d40;  alias, 1 drivers
v0x555db7b8ca40_0 .net "cout1", 0 0, L_0x555db7f12ae0;  1 drivers
v0x555db7b8cae0_0 .net "cout2", 0 0, L_0x555db7f12cb0;  1 drivers
v0x555db7b8cb80_0 .net "s1", 0 0, L_0x555db7f12a50;  1 drivers
S_0x555db7b8b940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b8b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f12a50 .functor XOR 1, L_0x555db7f12e80, L_0x555db7f12fb0, C4<0>, C4<0>;
L_0x555db7f12ae0 .functor AND 1, L_0x555db7f12e80, L_0x555db7f12fb0, C4<1>, C4<1>;
v0x555db7b8bbe0_0 .net "S", 0 0, L_0x555db7f12a50;  alias, 1 drivers
v0x555db7b8bcc0_0 .net "a", 0 0, L_0x555db7f12e80;  alias, 1 drivers
v0x555db7b8bd80_0 .net "b", 0 0, L_0x555db7f12fb0;  alias, 1 drivers
v0x555db7b8be50_0 .net "cout", 0 0, L_0x555db7f12ae0;  alias, 1 drivers
S_0x555db7b8bfc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b8b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f12b70 .functor XOR 1, L_0x555db7f12620, L_0x555db7f12a50, C4<0>, C4<0>;
L_0x555db7f12cb0 .functor AND 1, L_0x555db7f12620, L_0x555db7f12a50, C4<1>, C4<1>;
v0x555db7b8c230_0 .net "S", 0 0, L_0x555db7f12b70;  alias, 1 drivers
v0x555db7b8c2f0_0 .net "a", 0 0, L_0x555db7f12620;  alias, 1 drivers
v0x555db7b8c3e0_0 .net "b", 0 0, L_0x555db7f12a50;  alias, 1 drivers
v0x555db7b8c4e0_0 .net "cout", 0 0, L_0x555db7f12cb0;  alias, 1 drivers
S_0x555db7b8cc70 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7b87f80;
 .timescale 0 0;
P_0x555db7b8ce70 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7b8cf50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b8cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f133f0 .functor OR 1, L_0x555db7f13190, L_0x555db7f13360, C4<0>, C4<0>;
v0x555db7b8de40_0 .net "S", 0 0, L_0x555db7f13220;  1 drivers
v0x555db7b8df00_0 .net "a", 0 0, L_0x555db7f134f0;  1 drivers
v0x555db7b8dfd0_0 .net "b", 0 0, L_0x555db7f13620;  1 drivers
v0x555db7b8e0d0_0 .net "cin", 0 0, L_0x555db7f12d40;  alias, 1 drivers
v0x555db7b8e1c0_0 .net "cout", 0 0, L_0x555db7f133f0;  alias, 1 drivers
v0x555db7b8e2b0_0 .net "cout1", 0 0, L_0x555db7f13190;  1 drivers
v0x555db7b8e350_0 .net "cout2", 0 0, L_0x555db7f13360;  1 drivers
v0x555db7b8e3f0_0 .net "s1", 0 0, L_0x555db7f130e0;  1 drivers
S_0x555db7b8d1b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b8cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f130e0 .functor XOR 1, L_0x555db7f134f0, L_0x555db7f13620, C4<0>, C4<0>;
L_0x555db7f13190 .functor AND 1, L_0x555db7f134f0, L_0x555db7f13620, C4<1>, C4<1>;
v0x555db7b8d450_0 .net "S", 0 0, L_0x555db7f130e0;  alias, 1 drivers
v0x555db7b8d530_0 .net "a", 0 0, L_0x555db7f134f0;  alias, 1 drivers
v0x555db7b8d5f0_0 .net "b", 0 0, L_0x555db7f13620;  alias, 1 drivers
v0x555db7b8d6c0_0 .net "cout", 0 0, L_0x555db7f13190;  alias, 1 drivers
S_0x555db7b8d830 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b8cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f13220 .functor XOR 1, L_0x555db7f12d40, L_0x555db7f130e0, C4<0>, C4<0>;
L_0x555db7f13360 .functor AND 1, L_0x555db7f12d40, L_0x555db7f130e0, C4<1>, C4<1>;
v0x555db7b8daa0_0 .net "S", 0 0, L_0x555db7f13220;  alias, 1 drivers
v0x555db7b8db60_0 .net "a", 0 0, L_0x555db7f12d40;  alias, 1 drivers
v0x555db7b8dc50_0 .net "b", 0 0, L_0x555db7f130e0;  alias, 1 drivers
v0x555db7b8dd50_0 .net "cout", 0 0, L_0x555db7f13360;  alias, 1 drivers
S_0x555db7b90490 .scope module, "ins32" "three_input_adder" 3 123, 3 68 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /OUTPUT 5 "S";
P_0x555db7b90670 .param/l "N" 0 3 68, +C4<00000000000000000000000000000100>;
v0x555db7b9f6b0_0 .net "S", 4 0, L_0x555db7f1adf0;  alias, 1 drivers
L_0x7f49c55c3cd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db7b9f790_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c3cd0;  1 drivers
v0x555db7b9f850_0 .net *"_ivl_4", 4 0, L_0x555db7f18470;  1 drivers
L_0x7f49c55c3d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7b9f940_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55c3d18;  1 drivers
v0x555db7b9fa20_0 .net *"_ivl_8", 4 0, L_0x555db7f18560;  1 drivers
v0x555db7b9fb50_0 .net "a", 3 0, L_0x555db7f04200;  alias, 1 drivers
v0x555db7b9fc10_0 .net "b", 3 0, L_0x555db7efb5d0;  alias, 1 drivers
v0x555db7b9fcd0_0 .net "c", 4 0, L_0x555db7f16330;  alias, 1 drivers
v0x555db7b9fd90_0 .net "c1", 0 0, L_0x555db7f18390;  1 drivers
v0x555db7b9fe60_0 .net "c2", 0 0, L_0x555db7f1af20;  1 drivers
v0x555db7b9ff30_0 .net "t_pad", 4 0, L_0x555db7f18690;  1 drivers
v0x555db7ba0000_0 .net "temp", 3 0, L_0x555db7f18260;  1 drivers
L_0x555db7f18470 .concat [ 4 1 0 0], L_0x555db7f18260, L_0x7f49c55c3cd0;
L_0x555db7f18560 .concat [ 4 1 0 0], L_0x555db7f18260, L_0x7f49c55c3d18;
L_0x555db7f18690 .functor MUXZ 5, L_0x555db7f18560, L_0x555db7f18470, L_0x555db7f18390, C4<>;
S_0x555db7b90780 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db7b90490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b90960 .param/l "N" 0 3 18, +C4<00000000000000000000000000000100>;
L_0x7f49c55c3c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f18300 .functor BUFZ 1, L_0x7f49c55c3c88, C4<0>, C4<0>, C4<0>;
L_0x555db7f18390 .functor BUFZ 1, L_0x555db7f17eb0, C4<0>, C4<0>, C4<0>;
v0x555db7b96ca0_0 .net "S", 3 0, L_0x555db7f18260;  alias, 1 drivers
v0x555db7b96da0_0 .net "a", 3 0, L_0x555db7f04200;  alias, 1 drivers
v0x555db7b96eb0_0 .net "b", 3 0, L_0x555db7efb5d0;  alias, 1 drivers
v0x555db7b96fa0 .array "carry", 0 4;
v0x555db7b96fa0_0 .net v0x555db7b96fa0 0, 0 0, L_0x555db7f18300; 1 drivers
v0x555db7b96fa0_1 .net v0x555db7b96fa0 1, 0 0, L_0x555db7f16900; 1 drivers
v0x555db7b96fa0_2 .net v0x555db7b96fa0 2, 0 0, L_0x555db7f16fd0; 1 drivers
v0x555db7b96fa0_3 .net v0x555db7b96fa0 3, 0 0, L_0x555db7f176b0; 1 drivers
v0x555db7b96fa0_4 .net v0x555db7b96fa0 4, 0 0, L_0x555db7f17eb0; 1 drivers
v0x555db7b97090_0 .net "cin", 0 0, L_0x7f49c55c3c88;  1 drivers
v0x555db7b97180_0 .net "cout", 0 0, L_0x555db7f18390;  alias, 1 drivers
L_0x555db7f16a40 .part L_0x555db7f04200, 0, 1;
L_0x555db7f16b90 .part L_0x555db7efb5d0, 0, 1;
L_0x555db7f17110 .part L_0x555db7f04200, 1, 1;
L_0x555db7f17240 .part L_0x555db7efb5d0, 1, 1;
L_0x555db7f177f0 .part L_0x555db7f04200, 2, 1;
L_0x555db7f17a30 .part L_0x555db7efb5d0, 2, 1;
L_0x555db7f17fb0 .part L_0x555db7f04200, 3, 1;
L_0x555db7f180e0 .part L_0x555db7efb5d0, 3, 1;
L_0x555db7f18260 .concat8 [ 1 1 1 1], L_0x555db7f16650, L_0x555db7f16e00, L_0x555db7f17490, L_0x555db7f17d20;
S_0x555db7b90a80 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b90780;
 .timescale 0 0;
P_0x555db7b90ca0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b90d80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b90a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f16900 .functor OR 1, L_0x555db7f165c0, L_0x555db7f167e0, C4<0>, C4<0>;
v0x555db7b91cb0_0 .net "S", 0 0, L_0x555db7f16650;  1 drivers
v0x555db7b91d70_0 .net "a", 0 0, L_0x555db7f16a40;  1 drivers
v0x555db7b91e40_0 .net "b", 0 0, L_0x555db7f16b90;  1 drivers
v0x555db7b91f40_0 .net "cin", 0 0, L_0x555db7f18300;  alias, 1 drivers
v0x555db7b92010_0 .net "cout", 0 0, L_0x555db7f16900;  alias, 1 drivers
v0x555db7b92100_0 .net "cout1", 0 0, L_0x555db7f165c0;  1 drivers
v0x555db7b921a0_0 .net "cout2", 0 0, L_0x555db7f167e0;  1 drivers
v0x555db7b92270_0 .net "s1", 0 0, L_0x555db7f16510;  1 drivers
S_0x555db7b91010 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b90d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f16510 .functor XOR 1, L_0x555db7f16a40, L_0x555db7f16b90, C4<0>, C4<0>;
L_0x555db7f165c0 .functor AND 1, L_0x555db7f16a40, L_0x555db7f16b90, C4<1>, C4<1>;
v0x555db7b912b0_0 .net "S", 0 0, L_0x555db7f16510;  alias, 1 drivers
v0x555db7b91390_0 .net "a", 0 0, L_0x555db7f16a40;  alias, 1 drivers
v0x555db7b91450_0 .net "b", 0 0, L_0x555db7f16b90;  alias, 1 drivers
v0x555db7b91520_0 .net "cout", 0 0, L_0x555db7f165c0;  alias, 1 drivers
S_0x555db7b91690 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b90d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f16650 .functor XOR 1, L_0x555db7f18300, L_0x555db7f16510, C4<0>, C4<0>;
L_0x555db7f167e0 .functor AND 1, L_0x555db7f18300, L_0x555db7f16510, C4<1>, C4<1>;
v0x555db7b91900_0 .net "S", 0 0, L_0x555db7f16650;  alias, 1 drivers
v0x555db7b919c0_0 .net "a", 0 0, L_0x555db7f18300;  alias, 1 drivers
v0x555db7b91a80_0 .net "b", 0 0, L_0x555db7f16510;  alias, 1 drivers
v0x555db7b91b80_0 .net "cout", 0 0, L_0x555db7f167e0;  alias, 1 drivers
S_0x555db7b92360 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b90780;
 .timescale 0 0;
P_0x555db7b92560 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b92620 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b92360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f16fd0 .functor OR 1, L_0x555db7f16d70, L_0x555db7f16f40, C4<0>, C4<0>;
v0x555db7b93510_0 .net "S", 0 0, L_0x555db7f16e00;  1 drivers
v0x555db7b935d0_0 .net "a", 0 0, L_0x555db7f17110;  1 drivers
v0x555db7b936a0_0 .net "b", 0 0, L_0x555db7f17240;  1 drivers
v0x555db7b937a0_0 .net "cin", 0 0, L_0x555db7f16900;  alias, 1 drivers
v0x555db7b93890_0 .net "cout", 0 0, L_0x555db7f16fd0;  alias, 1 drivers
v0x555db7b93980_0 .net "cout1", 0 0, L_0x555db7f16d70;  1 drivers
v0x555db7b93a20_0 .net "cout2", 0 0, L_0x555db7f16f40;  1 drivers
v0x555db7b93ac0_0 .net "s1", 0 0, L_0x555db7f16cc0;  1 drivers
S_0x555db7b92880 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b92620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f16cc0 .functor XOR 1, L_0x555db7f17110, L_0x555db7f17240, C4<0>, C4<0>;
L_0x555db7f16d70 .functor AND 1, L_0x555db7f17110, L_0x555db7f17240, C4<1>, C4<1>;
v0x555db7b92b20_0 .net "S", 0 0, L_0x555db7f16cc0;  alias, 1 drivers
v0x555db7b92c00_0 .net "a", 0 0, L_0x555db7f17110;  alias, 1 drivers
v0x555db7b92cc0_0 .net "b", 0 0, L_0x555db7f17240;  alias, 1 drivers
v0x555db7b92d90_0 .net "cout", 0 0, L_0x555db7f16d70;  alias, 1 drivers
S_0x555db7b92f00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b92620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f16e00 .functor XOR 1, L_0x555db7f16900, L_0x555db7f16cc0, C4<0>, C4<0>;
L_0x555db7f16f40 .functor AND 1, L_0x555db7f16900, L_0x555db7f16cc0, C4<1>, C4<1>;
v0x555db7b93170_0 .net "S", 0 0, L_0x555db7f16e00;  alias, 1 drivers
v0x555db7b93230_0 .net "a", 0 0, L_0x555db7f16900;  alias, 1 drivers
v0x555db7b93320_0 .net "b", 0 0, L_0x555db7f16cc0;  alias, 1 drivers
v0x555db7b93420_0 .net "cout", 0 0, L_0x555db7f16f40;  alias, 1 drivers
S_0x555db7b93bb0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7b90780;
 .timescale 0 0;
P_0x555db7b93db0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7b93e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b93bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f176b0 .functor OR 1, L_0x555db7f17400, L_0x555db7f17620, C4<0>, C4<0>;
v0x555db7b94d90_0 .net "S", 0 0, L_0x555db7f17490;  1 drivers
v0x555db7b94e50_0 .net "a", 0 0, L_0x555db7f177f0;  1 drivers
v0x555db7b94f20_0 .net "b", 0 0, L_0x555db7f17a30;  1 drivers
v0x555db7b95020_0 .net "cin", 0 0, L_0x555db7f16fd0;  alias, 1 drivers
v0x555db7b95110_0 .net "cout", 0 0, L_0x555db7f176b0;  alias, 1 drivers
v0x555db7b95200_0 .net "cout1", 0 0, L_0x555db7f17400;  1 drivers
v0x555db7b952a0_0 .net "cout2", 0 0, L_0x555db7f17620;  1 drivers
v0x555db7b95340_0 .net "s1", 0 0, L_0x555db7f17370;  1 drivers
S_0x555db7b94100 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b93e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f17370 .functor XOR 1, L_0x555db7f177f0, L_0x555db7f17a30, C4<0>, C4<0>;
L_0x555db7f17400 .functor AND 1, L_0x555db7f177f0, L_0x555db7f17a30, C4<1>, C4<1>;
v0x555db7b943a0_0 .net "S", 0 0, L_0x555db7f17370;  alias, 1 drivers
v0x555db7b94480_0 .net "a", 0 0, L_0x555db7f177f0;  alias, 1 drivers
v0x555db7b94540_0 .net "b", 0 0, L_0x555db7f17a30;  alias, 1 drivers
v0x555db7b94610_0 .net "cout", 0 0, L_0x555db7f17400;  alias, 1 drivers
S_0x555db7b94780 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b93e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f17490 .functor XOR 1, L_0x555db7f16fd0, L_0x555db7f17370, C4<0>, C4<0>;
L_0x555db7f17620 .functor AND 1, L_0x555db7f16fd0, L_0x555db7f17370, C4<1>, C4<1>;
v0x555db7b949f0_0 .net "S", 0 0, L_0x555db7f17490;  alias, 1 drivers
v0x555db7b94ab0_0 .net "a", 0 0, L_0x555db7f16fd0;  alias, 1 drivers
v0x555db7b94ba0_0 .net "b", 0 0, L_0x555db7f17370;  alias, 1 drivers
v0x555db7b94ca0_0 .net "cout", 0 0, L_0x555db7f17620;  alias, 1 drivers
S_0x555db7b95430 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7b90780;
 .timescale 0 0;
P_0x555db7b95630 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7b95710 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b95430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f17eb0 .functor OR 1, L_0x555db7f17c90, L_0x555db7f17e20, C4<0>, C4<0>;
v0x555db7b96600_0 .net "S", 0 0, L_0x555db7f17d20;  1 drivers
v0x555db7b966c0_0 .net "a", 0 0, L_0x555db7f17fb0;  1 drivers
v0x555db7b96790_0 .net "b", 0 0, L_0x555db7f180e0;  1 drivers
v0x555db7b96890_0 .net "cin", 0 0, L_0x555db7f176b0;  alias, 1 drivers
v0x555db7b96980_0 .net "cout", 0 0, L_0x555db7f17eb0;  alias, 1 drivers
v0x555db7b96a70_0 .net "cout1", 0 0, L_0x555db7f17c90;  1 drivers
v0x555db7b96b10_0 .net "cout2", 0 0, L_0x555db7f17e20;  1 drivers
v0x555db7b96bb0_0 .net "s1", 0 0, L_0x555db7f17be0;  1 drivers
S_0x555db7b95970 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b95710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f17be0 .functor XOR 1, L_0x555db7f17fb0, L_0x555db7f180e0, C4<0>, C4<0>;
L_0x555db7f17c90 .functor AND 1, L_0x555db7f17fb0, L_0x555db7f180e0, C4<1>, C4<1>;
v0x555db7b95c10_0 .net "S", 0 0, L_0x555db7f17be0;  alias, 1 drivers
v0x555db7b95cf0_0 .net "a", 0 0, L_0x555db7f17fb0;  alias, 1 drivers
v0x555db7b95db0_0 .net "b", 0 0, L_0x555db7f180e0;  alias, 1 drivers
v0x555db7b95e80_0 .net "cout", 0 0, L_0x555db7f17c90;  alias, 1 drivers
S_0x555db7b95ff0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b95710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f17d20 .functor XOR 1, L_0x555db7f176b0, L_0x555db7f17be0, C4<0>, C4<0>;
L_0x555db7f17e20 .functor AND 1, L_0x555db7f176b0, L_0x555db7f17be0, C4<1>, C4<1>;
v0x555db7b96260_0 .net "S", 0 0, L_0x555db7f17d20;  alias, 1 drivers
v0x555db7b96320_0 .net "a", 0 0, L_0x555db7f176b0;  alias, 1 drivers
v0x555db7b96410_0 .net "b", 0 0, L_0x555db7f17be0;  alias, 1 drivers
v0x555db7b96510_0 .net "cout", 0 0, L_0x555db7f17e20;  alias, 1 drivers
S_0x555db7b972e0 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db7b90490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b974e0 .param/l "N" 0 3 18, +C4<000000000000000000000000000000101>;
L_0x7f49c55c3d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f1ae90 .functor BUFZ 1, L_0x7f49c55c3d60, C4<0>, C4<0>, C4<0>;
L_0x555db7f1af20 .functor BUFZ 1, L_0x555db7f1a980, C4<0>, C4<0>, C4<0>;
v0x555db7b9f090_0 .net "S", 4 0, L_0x555db7f1adf0;  alias, 1 drivers
v0x555db7b9f190_0 .net "a", 4 0, L_0x555db7f18690;  alias, 1 drivers
v0x555db7b9f270_0 .net "b", 4 0, L_0x555db7f16330;  alias, 1 drivers
v0x555db7b9f330 .array "carry", 0 5;
v0x555db7b9f330_0 .net v0x555db7b9f330 0, 0 0, L_0x555db7f1ae90; 1 drivers
v0x555db7b9f330_1 .net v0x555db7b9f330 1, 0 0, L_0x555db7f18d00; 1 drivers
v0x555db7b9f330_2 .net v0x555db7b9f330 2, 0 0, L_0x555db7f19460; 1 drivers
v0x555db7b9f330_3 .net v0x555db7b9f330 3, 0 0, L_0x555db7f19b80; 1 drivers
v0x555db7b9f330_4 .net v0x555db7b9f330 4, 0 0, L_0x555db7f1a230; 1 drivers
v0x555db7b9f330_5 .net v0x555db7b9f330 5, 0 0, L_0x555db7f1a980; 1 drivers
v0x555db7b9f460_0 .net "cin", 0 0, L_0x7f49c55c3d60;  1 drivers
v0x555db7b9f550_0 .net "cout", 0 0, L_0x555db7f1af20;  alias, 1 drivers
L_0x555db7f18e40 .part L_0x555db7f18690, 0, 1;
L_0x555db7f18f90 .part L_0x555db7f16330, 0, 1;
L_0x555db7f195a0 .part L_0x555db7f18690, 1, 1;
L_0x555db7f19760 .part L_0x555db7f16330, 1, 1;
L_0x555db7f19cc0 .part L_0x555db7f18690, 2, 1;
L_0x555db7f19df0 .part L_0x555db7f16330, 2, 1;
L_0x555db7f1a370 .part L_0x555db7f18690, 3, 1;
L_0x555db7f1a4a0 .part L_0x555db7f16330, 3, 1;
L_0x555db7f1aa80 .part L_0x555db7f18690, 4, 1;
L_0x555db7f1abb0 .part L_0x555db7f16330, 4, 1;
LS_0x555db7f1adf0_0_0 .concat8 [ 1 1 1 1], L_0x555db7f18a50, L_0x555db7f19290, L_0x555db7f199b0, L_0x555db7f1a060;
LS_0x555db7f1adf0_0_4 .concat8 [ 1 0 0 0], L_0x555db7f1a760;
L_0x555db7f1adf0 .concat8 [ 4 1 0 0], LS_0x555db7f1adf0_0_0, LS_0x555db7f1adf0_0_4;
S_0x555db7b97600 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7b972e0;
 .timescale 0 0;
P_0x555db7b97800 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7b978e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b97600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f18d00 .functor OR 1, L_0x555db7f18970, L_0x555db7f18be0, C4<0>, C4<0>;
v0x555db7b98810_0 .net "S", 0 0, L_0x555db7f18a50;  1 drivers
v0x555db7b988d0_0 .net "a", 0 0, L_0x555db7f18e40;  1 drivers
v0x555db7b989a0_0 .net "b", 0 0, L_0x555db7f18f90;  1 drivers
v0x555db7b98aa0_0 .net "cin", 0 0, L_0x555db7f1ae90;  alias, 1 drivers
v0x555db7b98b70_0 .net "cout", 0 0, L_0x555db7f18d00;  alias, 1 drivers
v0x555db7b98c60_0 .net "cout1", 0 0, L_0x555db7f18970;  1 drivers
v0x555db7b98d00_0 .net "cout2", 0 0, L_0x555db7f18be0;  1 drivers
v0x555db7b98dd0_0 .net "s1", 0 0, L_0x555db7f18820;  1 drivers
S_0x555db7b97b70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b978e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f18820 .functor XOR 1, L_0x555db7f18e40, L_0x555db7f18f90, C4<0>, C4<0>;
L_0x555db7f18970 .functor AND 1, L_0x555db7f18e40, L_0x555db7f18f90, C4<1>, C4<1>;
v0x555db7b97e10_0 .net "S", 0 0, L_0x555db7f18820;  alias, 1 drivers
v0x555db7b97ef0_0 .net "a", 0 0, L_0x555db7f18e40;  alias, 1 drivers
v0x555db7b97fb0_0 .net "b", 0 0, L_0x555db7f18f90;  alias, 1 drivers
v0x555db7b98080_0 .net "cout", 0 0, L_0x555db7f18970;  alias, 1 drivers
S_0x555db7b981f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b978e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f18a50 .functor XOR 1, L_0x555db7f1ae90, L_0x555db7f18820, C4<0>, C4<0>;
L_0x555db7f18be0 .functor AND 1, L_0x555db7f1ae90, L_0x555db7f18820, C4<1>, C4<1>;
v0x555db7b98460_0 .net "S", 0 0, L_0x555db7f18a50;  alias, 1 drivers
v0x555db7b98520_0 .net "a", 0 0, L_0x555db7f1ae90;  alias, 1 drivers
v0x555db7b985e0_0 .net "b", 0 0, L_0x555db7f18820;  alias, 1 drivers
v0x555db7b986e0_0 .net "cout", 0 0, L_0x555db7f18be0;  alias, 1 drivers
S_0x555db7b98ec0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7b972e0;
 .timescale 0 0;
P_0x555db7b990c0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7b99180 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b98ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f19460 .functor OR 1, L_0x555db7f19200, L_0x555db7f193d0, C4<0>, C4<0>;
v0x555db7b9a070_0 .net "S", 0 0, L_0x555db7f19290;  1 drivers
v0x555db7b9a130_0 .net "a", 0 0, L_0x555db7f195a0;  1 drivers
v0x555db7b9a200_0 .net "b", 0 0, L_0x555db7f19760;  1 drivers
v0x555db7b9a300_0 .net "cin", 0 0, L_0x555db7f18d00;  alias, 1 drivers
v0x555db7b9a3f0_0 .net "cout", 0 0, L_0x555db7f19460;  alias, 1 drivers
v0x555db7b9a4e0_0 .net "cout1", 0 0, L_0x555db7f19200;  1 drivers
v0x555db7b9a580_0 .net "cout2", 0 0, L_0x555db7f193d0;  1 drivers
v0x555db7b9a620_0 .net "s1", 0 0, L_0x555db7f19150;  1 drivers
S_0x555db7b993e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b99180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f19150 .functor XOR 1, L_0x555db7f195a0, L_0x555db7f19760, C4<0>, C4<0>;
L_0x555db7f19200 .functor AND 1, L_0x555db7f195a0, L_0x555db7f19760, C4<1>, C4<1>;
v0x555db7b99680_0 .net "S", 0 0, L_0x555db7f19150;  alias, 1 drivers
v0x555db7b99760_0 .net "a", 0 0, L_0x555db7f195a0;  alias, 1 drivers
v0x555db7b99820_0 .net "b", 0 0, L_0x555db7f19760;  alias, 1 drivers
v0x555db7b998f0_0 .net "cout", 0 0, L_0x555db7f19200;  alias, 1 drivers
S_0x555db7b99a60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b99180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f19290 .functor XOR 1, L_0x555db7f18d00, L_0x555db7f19150, C4<0>, C4<0>;
L_0x555db7f193d0 .functor AND 1, L_0x555db7f18d00, L_0x555db7f19150, C4<1>, C4<1>;
v0x555db7b99cd0_0 .net "S", 0 0, L_0x555db7f19290;  alias, 1 drivers
v0x555db7b99d90_0 .net "a", 0 0, L_0x555db7f18d00;  alias, 1 drivers
v0x555db7b99e80_0 .net "b", 0 0, L_0x555db7f19150;  alias, 1 drivers
v0x555db7b99f80_0 .net "cout", 0 0, L_0x555db7f193d0;  alias, 1 drivers
S_0x555db7b9a710 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7b972e0;
 .timescale 0 0;
P_0x555db7b9a910 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7b9a9d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b9a710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f19b80 .functor OR 1, L_0x555db7f19920, L_0x555db7f19af0, C4<0>, C4<0>;
v0x555db7b9b8f0_0 .net "S", 0 0, L_0x555db7f199b0;  1 drivers
v0x555db7b9b9b0_0 .net "a", 0 0, L_0x555db7f19cc0;  1 drivers
v0x555db7b9ba80_0 .net "b", 0 0, L_0x555db7f19df0;  1 drivers
v0x555db7b9bb80_0 .net "cin", 0 0, L_0x555db7f19460;  alias, 1 drivers
v0x555db7b9bc70_0 .net "cout", 0 0, L_0x555db7f19b80;  alias, 1 drivers
v0x555db7b9bd60_0 .net "cout1", 0 0, L_0x555db7f19920;  1 drivers
v0x555db7b9be00_0 .net "cout2", 0 0, L_0x555db7f19af0;  1 drivers
v0x555db7b9bea0_0 .net "s1", 0 0, L_0x555db7f19890;  1 drivers
S_0x555db7b9ac60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b9a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f19890 .functor XOR 1, L_0x555db7f19cc0, L_0x555db7f19df0, C4<0>, C4<0>;
L_0x555db7f19920 .functor AND 1, L_0x555db7f19cc0, L_0x555db7f19df0, C4<1>, C4<1>;
v0x555db7b9af00_0 .net "S", 0 0, L_0x555db7f19890;  alias, 1 drivers
v0x555db7b9afe0_0 .net "a", 0 0, L_0x555db7f19cc0;  alias, 1 drivers
v0x555db7b9b0a0_0 .net "b", 0 0, L_0x555db7f19df0;  alias, 1 drivers
v0x555db7b9b170_0 .net "cout", 0 0, L_0x555db7f19920;  alias, 1 drivers
S_0x555db7b9b2e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b9a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f199b0 .functor XOR 1, L_0x555db7f19460, L_0x555db7f19890, C4<0>, C4<0>;
L_0x555db7f19af0 .functor AND 1, L_0x555db7f19460, L_0x555db7f19890, C4<1>, C4<1>;
v0x555db7b9b550_0 .net "S", 0 0, L_0x555db7f199b0;  alias, 1 drivers
v0x555db7b9b610_0 .net "a", 0 0, L_0x555db7f19460;  alias, 1 drivers
v0x555db7b9b700_0 .net "b", 0 0, L_0x555db7f19890;  alias, 1 drivers
v0x555db7b9b800_0 .net "cout", 0 0, L_0x555db7f19af0;  alias, 1 drivers
S_0x555db7b9bf90 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7b972e0;
 .timescale 0 0;
P_0x555db7b9c190 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7b9c270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b9bf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1a230 .functor OR 1, L_0x555db7f19fd0, L_0x555db7f1a1a0, C4<0>, C4<0>;
v0x555db7b9d160_0 .net "S", 0 0, L_0x555db7f1a060;  1 drivers
v0x555db7b9d220_0 .net "a", 0 0, L_0x555db7f1a370;  1 drivers
v0x555db7b9d2f0_0 .net "b", 0 0, L_0x555db7f1a4a0;  1 drivers
v0x555db7b9d3f0_0 .net "cin", 0 0, L_0x555db7f19b80;  alias, 1 drivers
v0x555db7b9d4e0_0 .net "cout", 0 0, L_0x555db7f1a230;  alias, 1 drivers
v0x555db7b9d5d0_0 .net "cout1", 0 0, L_0x555db7f19fd0;  1 drivers
v0x555db7b9d670_0 .net "cout2", 0 0, L_0x555db7f1a1a0;  1 drivers
v0x555db7b9d710_0 .net "s1", 0 0, L_0x555db7f19f20;  1 drivers
S_0x555db7b9c4d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b9c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f19f20 .functor XOR 1, L_0x555db7f1a370, L_0x555db7f1a4a0, C4<0>, C4<0>;
L_0x555db7f19fd0 .functor AND 1, L_0x555db7f1a370, L_0x555db7f1a4a0, C4<1>, C4<1>;
v0x555db7b9c770_0 .net "S", 0 0, L_0x555db7f19f20;  alias, 1 drivers
v0x555db7b9c850_0 .net "a", 0 0, L_0x555db7f1a370;  alias, 1 drivers
v0x555db7b9c910_0 .net "b", 0 0, L_0x555db7f1a4a0;  alias, 1 drivers
v0x555db7b9c9e0_0 .net "cout", 0 0, L_0x555db7f19fd0;  alias, 1 drivers
S_0x555db7b9cb50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b9c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1a060 .functor XOR 1, L_0x555db7f19b80, L_0x555db7f19f20, C4<0>, C4<0>;
L_0x555db7f1a1a0 .functor AND 1, L_0x555db7f19b80, L_0x555db7f19f20, C4<1>, C4<1>;
v0x555db7b9cdc0_0 .net "S", 0 0, L_0x555db7f1a060;  alias, 1 drivers
v0x555db7b9ce80_0 .net "a", 0 0, L_0x555db7f19b80;  alias, 1 drivers
v0x555db7b9cf70_0 .net "b", 0 0, L_0x555db7f19f20;  alias, 1 drivers
v0x555db7b9d070_0 .net "cout", 0 0, L_0x555db7f1a1a0;  alias, 1 drivers
S_0x555db7b9d800 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7b972e0;
 .timescale 0 0;
P_0x555db7b9da50 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7b9db30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7b9d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1a980 .functor OR 1, L_0x555db7f1a6d0, L_0x555db7f1a8f0, C4<0>, C4<0>;
v0x555db7b9e9f0_0 .net "S", 0 0, L_0x555db7f1a760;  1 drivers
v0x555db7b9eab0_0 .net "a", 0 0, L_0x555db7f1aa80;  1 drivers
v0x555db7b9eb80_0 .net "b", 0 0, L_0x555db7f1abb0;  1 drivers
v0x555db7b9ec80_0 .net "cin", 0 0, L_0x555db7f1a230;  alias, 1 drivers
v0x555db7b9ed70_0 .net "cout", 0 0, L_0x555db7f1a980;  alias, 1 drivers
v0x555db7b9ee60_0 .net "cout1", 0 0, L_0x555db7f1a6d0;  1 drivers
v0x555db7b9ef00_0 .net "cout2", 0 0, L_0x555db7f1a8f0;  1 drivers
v0x555db7b9efa0_0 .net "s1", 0 0, L_0x555db7f1a620;  1 drivers
S_0x555db7b9dd90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7b9db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1a620 .functor XOR 1, L_0x555db7f1aa80, L_0x555db7f1abb0, C4<0>, C4<0>;
L_0x555db7f1a6d0 .functor AND 1, L_0x555db7f1aa80, L_0x555db7f1abb0, C4<1>, C4<1>;
v0x555db7b9e000_0 .net "S", 0 0, L_0x555db7f1a620;  alias, 1 drivers
v0x555db7b9e0e0_0 .net "a", 0 0, L_0x555db7f1aa80;  alias, 1 drivers
v0x555db7b9e1a0_0 .net "b", 0 0, L_0x555db7f1abb0;  alias, 1 drivers
v0x555db7b9e270_0 .net "cout", 0 0, L_0x555db7f1a6d0;  alias, 1 drivers
S_0x555db7b9e3e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7b9db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1a760 .functor XOR 1, L_0x555db7f1a230, L_0x555db7f1a620, C4<0>, C4<0>;
L_0x555db7f1a8f0 .functor AND 1, L_0x555db7f1a230, L_0x555db7f1a620, C4<1>, C4<1>;
v0x555db7b9e650_0 .net "S", 0 0, L_0x555db7f1a760;  alias, 1 drivers
v0x555db7b9e710_0 .net "a", 0 0, L_0x555db7f1a230;  alias, 1 drivers
v0x555db7b9e800_0 .net "b", 0 0, L_0x555db7f1a620;  alias, 1 drivers
v0x555db7b9e900_0 .net "cout", 0 0, L_0x555db7f1a8f0;  alias, 1 drivers
S_0x555db7ba0120 .scope module, "ins6" "rca_Nbit" 3 127, 3 18 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7ba02b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c3ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f1e9e0 .functor BUFZ 1, L_0x7f49c55c3ec8, C4<0>, C4<0>, C4<0>;
L_0x555db7f1ea50 .functor BUFZ 1, L_0x555db7f1e5e0, C4<0>, C4<0>, C4<0>;
v0x555db7bac890_0 .net "S", 7 0, L_0x555db7f1e940;  alias, 1 drivers
v0x555db7bac990_0 .net "a", 7 0, L_0x555db7f1afb0;  alias, 1 drivers
v0x555db7baca70_0 .net "b", 7 0, L_0x555db7f1b0a0;  alias, 1 drivers
v0x555db7bacb30 .array "carry", 0 8;
v0x555db7bacb30_0 .net v0x555db7bacb30 0, 0 0, L_0x555db7f1e9e0; 1 drivers
v0x555db7bacb30_1 .net v0x555db7bacb30 1, 0 0, L_0x555db7f1b830; 1 drivers
v0x555db7bacb30_2 .net v0x555db7bacb30 2, 0 0, L_0x555db7f1bf00; 1 drivers
v0x555db7bacb30_3 .net v0x555db7bacb30 3, 0 0, L_0x555db7f1c6b0; 1 drivers
v0x555db7bacb30_4 .net v0x555db7bacb30 4, 0 0, L_0x555db7f1cd60; 1 drivers
v0x555db7bacb30_5 .net v0x555db7bacb30 5, 0 0, L_0x555db7f1d350; 1 drivers
v0x555db7bacb30_6 .net v0x555db7bacb30 6, 0 0, L_0x555db7f1d900; 1 drivers
v0x555db7bacb30_7 .net v0x555db7bacb30 7, 0 0, L_0x555db7f1e020; 1 drivers
v0x555db7bacb30_8 .net v0x555db7bacb30 8, 0 0, L_0x555db7f1e5e0; 1 drivers
v0x555db7bacc70_0 .net "cin", 0 0, L_0x7f49c55c3ec8;  1 drivers
v0x555db7bacd60_0 .net "cout", 0 0, L_0x555db7f1ea50;  alias, 1 drivers
L_0x555db7f1b970 .part L_0x555db7f1afb0, 0, 1;
L_0x555db7f1bac0 .part L_0x555db7f1b0a0, 0, 1;
L_0x555db7f1c040 .part L_0x555db7f1afb0, 1, 1;
L_0x555db7f1c200 .part L_0x555db7f1b0a0, 1, 1;
L_0x555db7f1c7f0 .part L_0x555db7f1afb0, 2, 1;
L_0x555db7f1c920 .part L_0x555db7f1b0a0, 2, 1;
L_0x555db7f1cea0 .part L_0x555db7f1afb0, 3, 1;
L_0x555db7f1cfd0 .part L_0x555db7f1b0a0, 3, 1;
L_0x555db7f1d450 .part L_0x555db7f1afb0, 4, 1;
L_0x555db7f1d580 .part L_0x555db7f1b0a0, 4, 1;
L_0x555db7f1da00 .part L_0x555db7f1afb0, 5, 1;
L_0x555db7f1dc40 .part L_0x555db7f1b0a0, 5, 1;
L_0x555db7f1e120 .part L_0x555db7f1afb0, 6, 1;
L_0x555db7f1e250 .part L_0x555db7f1b0a0, 6, 1;
L_0x555db7f1e650 .part L_0x555db7f1afb0, 7, 1;
L_0x555db7f1e780 .part L_0x555db7f1b0a0, 7, 1;
LS_0x555db7f1e940_0_0 .concat8 [ 1 1 1 1], L_0x555db7f1b580, L_0x555db7f1bd30, L_0x555db7f1c4e0, L_0x555db7f1cb90;
LS_0x555db7f1e940_0_4 .concat8 [ 1 1 1 1], L_0x555db7f1d1e0, L_0x555db7f1d790, L_0x555db7f1df40, L_0x555db7f1e470;
L_0x555db7f1e940 .concat8 [ 4 4 0 0], LS_0x555db7f1e940_0_0, LS_0x555db7f1e940_0_4;
S_0x555db7ba0490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7ba0120;
 .timescale 0 0;
P_0x555db7ba06b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7ba0790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ba0490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1b830 .functor OR 1, L_0x555db7f1b4a0, L_0x555db7f1b710, C4<0>, C4<0>;
v0x555db7ba16c0_0 .net "S", 0 0, L_0x555db7f1b580;  1 drivers
v0x555db7ba1780_0 .net "a", 0 0, L_0x555db7f1b970;  1 drivers
v0x555db7ba1850_0 .net "b", 0 0, L_0x555db7f1bac0;  1 drivers
v0x555db7ba1950_0 .net "cin", 0 0, L_0x555db7f1e9e0;  alias, 1 drivers
v0x555db7ba1a20_0 .net "cout", 0 0, L_0x555db7f1b830;  alias, 1 drivers
v0x555db7ba1b10_0 .net "cout1", 0 0, L_0x555db7f1b4a0;  1 drivers
v0x555db7ba1bb0_0 .net "cout2", 0 0, L_0x555db7f1b710;  1 drivers
v0x555db7ba1c80_0 .net "s1", 0 0, L_0x555db7f1b390;  1 drivers
S_0x555db7ba0a20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ba0790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1b390 .functor XOR 1, L_0x555db7f1b970, L_0x555db7f1bac0, C4<0>, C4<0>;
L_0x555db7f1b4a0 .functor AND 1, L_0x555db7f1b970, L_0x555db7f1bac0, C4<1>, C4<1>;
v0x555db7ba0cc0_0 .net "S", 0 0, L_0x555db7f1b390;  alias, 1 drivers
v0x555db7ba0da0_0 .net "a", 0 0, L_0x555db7f1b970;  alias, 1 drivers
v0x555db7ba0e60_0 .net "b", 0 0, L_0x555db7f1bac0;  alias, 1 drivers
v0x555db7ba0f30_0 .net "cout", 0 0, L_0x555db7f1b4a0;  alias, 1 drivers
S_0x555db7ba10a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ba0790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1b580 .functor XOR 1, L_0x555db7f1e9e0, L_0x555db7f1b390, C4<0>, C4<0>;
L_0x555db7f1b710 .functor AND 1, L_0x555db7f1e9e0, L_0x555db7f1b390, C4<1>, C4<1>;
v0x555db7ba1310_0 .net "S", 0 0, L_0x555db7f1b580;  alias, 1 drivers
v0x555db7ba13d0_0 .net "a", 0 0, L_0x555db7f1e9e0;  alias, 1 drivers
v0x555db7ba1490_0 .net "b", 0 0, L_0x555db7f1b390;  alias, 1 drivers
v0x555db7ba1590_0 .net "cout", 0 0, L_0x555db7f1b710;  alias, 1 drivers
S_0x555db7ba1d70 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7ba0120;
 .timescale 0 0;
P_0x555db7ba1f70 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7ba2030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ba1d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1bf00 .functor OR 1, L_0x555db7f1bca0, L_0x555db7f1be70, C4<0>, C4<0>;
v0x555db7ba2f20_0 .net "S", 0 0, L_0x555db7f1bd30;  1 drivers
v0x555db7ba2fe0_0 .net "a", 0 0, L_0x555db7f1c040;  1 drivers
v0x555db7ba30b0_0 .net "b", 0 0, L_0x555db7f1c200;  1 drivers
v0x555db7ba31b0_0 .net "cin", 0 0, L_0x555db7f1b830;  alias, 1 drivers
v0x555db7ba32a0_0 .net "cout", 0 0, L_0x555db7f1bf00;  alias, 1 drivers
v0x555db7ba3390_0 .net "cout1", 0 0, L_0x555db7f1bca0;  1 drivers
v0x555db7ba3430_0 .net "cout2", 0 0, L_0x555db7f1be70;  1 drivers
v0x555db7ba34d0_0 .net "s1", 0 0, L_0x555db7f1bbf0;  1 drivers
S_0x555db7ba2290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ba2030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1bbf0 .functor XOR 1, L_0x555db7f1c040, L_0x555db7f1c200, C4<0>, C4<0>;
L_0x555db7f1bca0 .functor AND 1, L_0x555db7f1c040, L_0x555db7f1c200, C4<1>, C4<1>;
v0x555db7ba2530_0 .net "S", 0 0, L_0x555db7f1bbf0;  alias, 1 drivers
v0x555db7ba2610_0 .net "a", 0 0, L_0x555db7f1c040;  alias, 1 drivers
v0x555db7ba26d0_0 .net "b", 0 0, L_0x555db7f1c200;  alias, 1 drivers
v0x555db7ba27a0_0 .net "cout", 0 0, L_0x555db7f1bca0;  alias, 1 drivers
S_0x555db7ba2910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ba2030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1bd30 .functor XOR 1, L_0x555db7f1b830, L_0x555db7f1bbf0, C4<0>, C4<0>;
L_0x555db7f1be70 .functor AND 1, L_0x555db7f1b830, L_0x555db7f1bbf0, C4<1>, C4<1>;
v0x555db7ba2b80_0 .net "S", 0 0, L_0x555db7f1bd30;  alias, 1 drivers
v0x555db7ba2c40_0 .net "a", 0 0, L_0x555db7f1b830;  alias, 1 drivers
v0x555db7ba2d30_0 .net "b", 0 0, L_0x555db7f1bbf0;  alias, 1 drivers
v0x555db7ba2e30_0 .net "cout", 0 0, L_0x555db7f1be70;  alias, 1 drivers
S_0x555db7ba35c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7ba0120;
 .timescale 0 0;
P_0x555db7ba37c0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7ba3880 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ba35c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1c6b0 .functor OR 1, L_0x555db7f1c450, L_0x555db7f1c620, C4<0>, C4<0>;
v0x555db7ba47a0_0 .net "S", 0 0, L_0x555db7f1c4e0;  1 drivers
v0x555db7ba4860_0 .net "a", 0 0, L_0x555db7f1c7f0;  1 drivers
v0x555db7ba4930_0 .net "b", 0 0, L_0x555db7f1c920;  1 drivers
v0x555db7ba4a30_0 .net "cin", 0 0, L_0x555db7f1bf00;  alias, 1 drivers
v0x555db7ba4b20_0 .net "cout", 0 0, L_0x555db7f1c6b0;  alias, 1 drivers
v0x555db7ba4c10_0 .net "cout1", 0 0, L_0x555db7f1c450;  1 drivers
v0x555db7ba4cb0_0 .net "cout2", 0 0, L_0x555db7f1c620;  1 drivers
v0x555db7ba4d50_0 .net "s1", 0 0, L_0x555db7f1c3c0;  1 drivers
S_0x555db7ba3b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ba3880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1c3c0 .functor XOR 1, L_0x555db7f1c7f0, L_0x555db7f1c920, C4<0>, C4<0>;
L_0x555db7f1c450 .functor AND 1, L_0x555db7f1c7f0, L_0x555db7f1c920, C4<1>, C4<1>;
v0x555db7ba3db0_0 .net "S", 0 0, L_0x555db7f1c3c0;  alias, 1 drivers
v0x555db7ba3e90_0 .net "a", 0 0, L_0x555db7f1c7f0;  alias, 1 drivers
v0x555db7ba3f50_0 .net "b", 0 0, L_0x555db7f1c920;  alias, 1 drivers
v0x555db7ba4020_0 .net "cout", 0 0, L_0x555db7f1c450;  alias, 1 drivers
S_0x555db7ba4190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ba3880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1c4e0 .functor XOR 1, L_0x555db7f1bf00, L_0x555db7f1c3c0, C4<0>, C4<0>;
L_0x555db7f1c620 .functor AND 1, L_0x555db7f1bf00, L_0x555db7f1c3c0, C4<1>, C4<1>;
v0x555db7ba4400_0 .net "S", 0 0, L_0x555db7f1c4e0;  alias, 1 drivers
v0x555db7ba44c0_0 .net "a", 0 0, L_0x555db7f1bf00;  alias, 1 drivers
v0x555db7ba45b0_0 .net "b", 0 0, L_0x555db7f1c3c0;  alias, 1 drivers
v0x555db7ba46b0_0 .net "cout", 0 0, L_0x555db7f1c620;  alias, 1 drivers
S_0x555db7ba4e40 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7ba0120;
 .timescale 0 0;
P_0x555db7ba5040 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7ba5120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ba4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1cd60 .functor OR 1, L_0x555db7f1cb00, L_0x555db7f1ccd0, C4<0>, C4<0>;
v0x555db7ba6010_0 .net "S", 0 0, L_0x555db7f1cb90;  1 drivers
v0x555db7ba60d0_0 .net "a", 0 0, L_0x555db7f1cea0;  1 drivers
v0x555db7ba61a0_0 .net "b", 0 0, L_0x555db7f1cfd0;  1 drivers
v0x555db7ba62a0_0 .net "cin", 0 0, L_0x555db7f1c6b0;  alias, 1 drivers
v0x555db7ba6390_0 .net "cout", 0 0, L_0x555db7f1cd60;  alias, 1 drivers
v0x555db7ba6480_0 .net "cout1", 0 0, L_0x555db7f1cb00;  1 drivers
v0x555db7ba6520_0 .net "cout2", 0 0, L_0x555db7f1ccd0;  1 drivers
v0x555db7ba65c0_0 .net "s1", 0 0, L_0x555db7f1ca50;  1 drivers
S_0x555db7ba5380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ba5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1ca50 .functor XOR 1, L_0x555db7f1cea0, L_0x555db7f1cfd0, C4<0>, C4<0>;
L_0x555db7f1cb00 .functor AND 1, L_0x555db7f1cea0, L_0x555db7f1cfd0, C4<1>, C4<1>;
v0x555db7ba5620_0 .net "S", 0 0, L_0x555db7f1ca50;  alias, 1 drivers
v0x555db7ba5700_0 .net "a", 0 0, L_0x555db7f1cea0;  alias, 1 drivers
v0x555db7ba57c0_0 .net "b", 0 0, L_0x555db7f1cfd0;  alias, 1 drivers
v0x555db7ba5890_0 .net "cout", 0 0, L_0x555db7f1cb00;  alias, 1 drivers
S_0x555db7ba5a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ba5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1cb90 .functor XOR 1, L_0x555db7f1c6b0, L_0x555db7f1ca50, C4<0>, C4<0>;
L_0x555db7f1ccd0 .functor AND 1, L_0x555db7f1c6b0, L_0x555db7f1ca50, C4<1>, C4<1>;
v0x555db7ba5c70_0 .net "S", 0 0, L_0x555db7f1cb90;  alias, 1 drivers
v0x555db7ba5d30_0 .net "a", 0 0, L_0x555db7f1c6b0;  alias, 1 drivers
v0x555db7ba5e20_0 .net "b", 0 0, L_0x555db7f1ca50;  alias, 1 drivers
v0x555db7ba5f20_0 .net "cout", 0 0, L_0x555db7f1ccd0;  alias, 1 drivers
S_0x555db7ba66b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7ba0120;
 .timescale 0 0;
P_0x555db7ba6900 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7ba69e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ba66b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1d350 .functor OR 1, L_0x555db7f1d170, L_0x555db7f1d2e0, C4<0>, C4<0>;
v0x555db7ba78a0_0 .net "S", 0 0, L_0x555db7f1d1e0;  1 drivers
v0x555db7ba7960_0 .net "a", 0 0, L_0x555db7f1d450;  1 drivers
v0x555db7ba7a30_0 .net "b", 0 0, L_0x555db7f1d580;  1 drivers
v0x555db7ba7b30_0 .net "cin", 0 0, L_0x555db7f1cd60;  alias, 1 drivers
v0x555db7ba7c20_0 .net "cout", 0 0, L_0x555db7f1d350;  alias, 1 drivers
v0x555db7ba7d10_0 .net "cout1", 0 0, L_0x555db7f1d170;  1 drivers
v0x555db7ba7db0_0 .net "cout2", 0 0, L_0x555db7f1d2e0;  1 drivers
v0x555db7ba7e50_0 .net "s1", 0 0, L_0x555db7f1d100;  1 drivers
S_0x555db7ba6c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ba69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1d100 .functor XOR 1, L_0x555db7f1d450, L_0x555db7f1d580, C4<0>, C4<0>;
L_0x555db7f1d170 .functor AND 1, L_0x555db7f1d450, L_0x555db7f1d580, C4<1>, C4<1>;
v0x555db7ba6eb0_0 .net "S", 0 0, L_0x555db7f1d100;  alias, 1 drivers
v0x555db7ba6f90_0 .net "a", 0 0, L_0x555db7f1d450;  alias, 1 drivers
v0x555db7ba7050_0 .net "b", 0 0, L_0x555db7f1d580;  alias, 1 drivers
v0x555db7ba7120_0 .net "cout", 0 0, L_0x555db7f1d170;  alias, 1 drivers
S_0x555db7ba7290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ba69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1d1e0 .functor XOR 1, L_0x555db7f1cd60, L_0x555db7f1d100, C4<0>, C4<0>;
L_0x555db7f1d2e0 .functor AND 1, L_0x555db7f1cd60, L_0x555db7f1d100, C4<1>, C4<1>;
v0x555db7ba7500_0 .net "S", 0 0, L_0x555db7f1d1e0;  alias, 1 drivers
v0x555db7ba75c0_0 .net "a", 0 0, L_0x555db7f1cd60;  alias, 1 drivers
v0x555db7ba76b0_0 .net "b", 0 0, L_0x555db7f1d100;  alias, 1 drivers
v0x555db7ba77b0_0 .net "cout", 0 0, L_0x555db7f1d2e0;  alias, 1 drivers
S_0x555db7ba7f40 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7ba0120;
 .timescale 0 0;
P_0x555db7ba8140 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7ba8220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ba7f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1d900 .functor OR 1, L_0x555db7f1d720, L_0x555db7f1d890, C4<0>, C4<0>;
v0x555db7ba9110_0 .net "S", 0 0, L_0x555db7f1d790;  1 drivers
v0x555db7ba91d0_0 .net "a", 0 0, L_0x555db7f1da00;  1 drivers
v0x555db7ba92a0_0 .net "b", 0 0, L_0x555db7f1dc40;  1 drivers
v0x555db7ba93a0_0 .net "cin", 0 0, L_0x555db7f1d350;  alias, 1 drivers
v0x555db7ba9490_0 .net "cout", 0 0, L_0x555db7f1d900;  alias, 1 drivers
v0x555db7ba9580_0 .net "cout1", 0 0, L_0x555db7f1d720;  1 drivers
v0x555db7ba9620_0 .net "cout2", 0 0, L_0x555db7f1d890;  1 drivers
v0x555db7ba96c0_0 .net "s1", 0 0, L_0x555db7f1d6b0;  1 drivers
S_0x555db7ba8480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ba8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1d6b0 .functor XOR 1, L_0x555db7f1da00, L_0x555db7f1dc40, C4<0>, C4<0>;
L_0x555db7f1d720 .functor AND 1, L_0x555db7f1da00, L_0x555db7f1dc40, C4<1>, C4<1>;
v0x555db7ba8720_0 .net "S", 0 0, L_0x555db7f1d6b0;  alias, 1 drivers
v0x555db7ba8800_0 .net "a", 0 0, L_0x555db7f1da00;  alias, 1 drivers
v0x555db7ba88c0_0 .net "b", 0 0, L_0x555db7f1dc40;  alias, 1 drivers
v0x555db7ba8990_0 .net "cout", 0 0, L_0x555db7f1d720;  alias, 1 drivers
S_0x555db7ba8b00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ba8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1d790 .functor XOR 1, L_0x555db7f1d350, L_0x555db7f1d6b0, C4<0>, C4<0>;
L_0x555db7f1d890 .functor AND 1, L_0x555db7f1d350, L_0x555db7f1d6b0, C4<1>, C4<1>;
v0x555db7ba8d70_0 .net "S", 0 0, L_0x555db7f1d790;  alias, 1 drivers
v0x555db7ba8e30_0 .net "a", 0 0, L_0x555db7f1d350;  alias, 1 drivers
v0x555db7ba8f20_0 .net "b", 0 0, L_0x555db7f1d6b0;  alias, 1 drivers
v0x555db7ba9020_0 .net "cout", 0 0, L_0x555db7f1d890;  alias, 1 drivers
S_0x555db7ba97b0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7ba0120;
 .timescale 0 0;
P_0x555db7ba99b0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7ba9a90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ba97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1e020 .functor OR 1, L_0x555db7f1ded0, L_0x555db7f1dfb0, C4<0>, C4<0>;
v0x555db7baa980_0 .net "S", 0 0, L_0x555db7f1df40;  1 drivers
v0x555db7baaa40_0 .net "a", 0 0, L_0x555db7f1e120;  1 drivers
v0x555db7baab10_0 .net "b", 0 0, L_0x555db7f1e250;  1 drivers
v0x555db7baac10_0 .net "cin", 0 0, L_0x555db7f1d900;  alias, 1 drivers
v0x555db7baad00_0 .net "cout", 0 0, L_0x555db7f1e020;  alias, 1 drivers
v0x555db7baadf0_0 .net "cout1", 0 0, L_0x555db7f1ded0;  1 drivers
v0x555db7baae90_0 .net "cout2", 0 0, L_0x555db7f1dfb0;  1 drivers
v0x555db7baaf30_0 .net "s1", 0 0, L_0x555db7f1de60;  1 drivers
S_0x555db7ba9cf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ba9a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1de60 .functor XOR 1, L_0x555db7f1e120, L_0x555db7f1e250, C4<0>, C4<0>;
L_0x555db7f1ded0 .functor AND 1, L_0x555db7f1e120, L_0x555db7f1e250, C4<1>, C4<1>;
v0x555db7ba9f90_0 .net "S", 0 0, L_0x555db7f1de60;  alias, 1 drivers
v0x555db7baa070_0 .net "a", 0 0, L_0x555db7f1e120;  alias, 1 drivers
v0x555db7baa130_0 .net "b", 0 0, L_0x555db7f1e250;  alias, 1 drivers
v0x555db7baa200_0 .net "cout", 0 0, L_0x555db7f1ded0;  alias, 1 drivers
S_0x555db7baa370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ba9a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1df40 .functor XOR 1, L_0x555db7f1d900, L_0x555db7f1de60, C4<0>, C4<0>;
L_0x555db7f1dfb0 .functor AND 1, L_0x555db7f1d900, L_0x555db7f1de60, C4<1>, C4<1>;
v0x555db7baa5e0_0 .net "S", 0 0, L_0x555db7f1df40;  alias, 1 drivers
v0x555db7baa6a0_0 .net "a", 0 0, L_0x555db7f1d900;  alias, 1 drivers
v0x555db7baa790_0 .net "b", 0 0, L_0x555db7f1de60;  alias, 1 drivers
v0x555db7baa890_0 .net "cout", 0 0, L_0x555db7f1dfb0;  alias, 1 drivers
S_0x555db7bab020 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7ba0120;
 .timescale 0 0;
P_0x555db7bab220 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7bab300 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bab020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1e5e0 .functor OR 1, L_0x555db7f1e400, L_0x555db7f1e570, C4<0>, C4<0>;
v0x555db7bac1f0_0 .net "S", 0 0, L_0x555db7f1e470;  1 drivers
v0x555db7bac2b0_0 .net "a", 0 0, L_0x555db7f1e650;  1 drivers
v0x555db7bac380_0 .net "b", 0 0, L_0x555db7f1e780;  1 drivers
v0x555db7bac480_0 .net "cin", 0 0, L_0x555db7f1e020;  alias, 1 drivers
v0x555db7bac570_0 .net "cout", 0 0, L_0x555db7f1e5e0;  alias, 1 drivers
v0x555db7bac660_0 .net "cout1", 0 0, L_0x555db7f1e400;  1 drivers
v0x555db7bac700_0 .net "cout2", 0 0, L_0x555db7f1e570;  1 drivers
v0x555db7bac7a0_0 .net "s1", 0 0, L_0x555db7f1ddf0;  1 drivers
S_0x555db7bab560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bab300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1ddf0 .functor XOR 1, L_0x555db7f1e650, L_0x555db7f1e780, C4<0>, C4<0>;
L_0x555db7f1e400 .functor AND 1, L_0x555db7f1e650, L_0x555db7f1e780, C4<1>, C4<1>;
v0x555db7bab800_0 .net "S", 0 0, L_0x555db7f1ddf0;  alias, 1 drivers
v0x555db7bab8e0_0 .net "a", 0 0, L_0x555db7f1e650;  alias, 1 drivers
v0x555db7bab9a0_0 .net "b", 0 0, L_0x555db7f1e780;  alias, 1 drivers
v0x555db7baba70_0 .net "cout", 0 0, L_0x555db7f1e400;  alias, 1 drivers
S_0x555db7babbe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bab300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1e470 .functor XOR 1, L_0x555db7f1e020, L_0x555db7f1ddf0, C4<0>, C4<0>;
L_0x555db7f1e570 .functor AND 1, L_0x555db7f1e020, L_0x555db7f1ddf0, C4<1>, C4<1>;
v0x555db7babe50_0 .net "S", 0 0, L_0x555db7f1e470;  alias, 1 drivers
v0x555db7babf10_0 .net "a", 0 0, L_0x555db7f1e020;  alias, 1 drivers
v0x555db7bac000_0 .net "b", 0 0, L_0x555db7f1ddf0;  alias, 1 drivers
v0x555db7bac100_0 .net "cout", 0 0, L_0x555db7f1e570;  alias, 1 drivers
S_0x555db7bacec0 .scope module, "ins69" "twos_compliment" 3 120, 3 61 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "i";
    .port_info 1 /OUTPUT 5 "o";
P_0x555db7bad0a0 .param/l "N" 0 3 61, +C4<00000000000000000000000000000101>;
L_0x555db7f13b40 .functor NOT 5, L_0x555db7f13a10, C4<00000>, C4<00000>, C4<00000>;
v0x555db7bb55f0_0 .net "cout", 0 0, L_0x555db7f16210;  1 drivers
v0x555db7bb56b0_0 .net "i", 4 0, L_0x555db7f13a10;  alias, 1 drivers
v0x555db7bb5770_0 .net "o", 4 0, L_0x555db7f160e0;  alias, 1 drivers
v0x555db7bb5870_0 .net "temp2", 4 0, L_0x555db7f13b40;  1 drivers
S_0x555db7bad1a0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7bacec0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 5 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7bad3a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000000101>;
L_0x7f49c55c3c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f16180 .functor BUFZ 1, L_0x7f49c55c3c40, C4<0>, C4<0>, C4<0>;
L_0x555db7f16210 .functor BUFZ 1, L_0x555db7f15d80, C4<0>, C4<0>, C4<0>;
v0x555db7bb4fd0_0 .net "S", 4 0, L_0x555db7f160e0;  alias, 1 drivers
v0x555db7bb50d0_0 .net "a", 4 0, L_0x555db7f13b40;  alias, 1 drivers
L_0x7f49c55c3bf8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555db7bb51b0_0 .net "b", 4 0, L_0x7f49c55c3bf8;  1 drivers
v0x555db7bb5270 .array "carry", 0 5;
v0x555db7bb5270_0 .net v0x555db7bb5270 0, 0 0, L_0x555db7f16180; 1 drivers
v0x555db7bb5270_1 .net v0x555db7bb5270 1, 0 0, L_0x555db7f140d0; 1 drivers
v0x555db7bb5270_2 .net v0x555db7bb5270 2, 0 0, L_0x555db7f14780; 1 drivers
v0x555db7bb5270_3 .net v0x555db7bb5270 3, 0 0, L_0x555db7f14ef0; 1 drivers
v0x555db7bb5270_4 .net v0x555db7bb5270 4, 0 0, L_0x555db7f155f0; 1 drivers
v0x555db7bb5270_5 .net v0x555db7bb5270 5, 0 0, L_0x555db7f15d80; 1 drivers
v0x555db7bb53a0_0 .net "cin", 0 0, L_0x7f49c55c3c40;  1 drivers
v0x555db7bb5490_0 .net "cout", 0 0, L_0x555db7f16210;  alias, 1 drivers
L_0x555db7f14210 .part L_0x555db7f13b40, 0, 1;
L_0x555db7f14360 .part L_0x7f49c55c3bf8, 0, 1;
L_0x555db7f148c0 .part L_0x555db7f13b40, 1, 1;
L_0x555db7f14a80 .part L_0x7f49c55c3bf8, 1, 1;
L_0x555db7f15030 .part L_0x555db7f13b40, 2, 1;
L_0x555db7f15160 .part L_0x7f49c55c3bf8, 2, 1;
L_0x555db7f15730 .part L_0x555db7f13b40, 3, 1;
L_0x555db7f15860 .part L_0x7f49c55c3bf8, 3, 1;
L_0x555db7f15e80 .part L_0x555db7f13b40, 4, 1;
L_0x555db7f15fb0 .part L_0x7f49c55c3bf8, 4, 1;
LS_0x555db7f160e0_0_0 .concat8 [ 1 1 1 1], L_0x555db7f13e20, L_0x555db7f145b0, L_0x555db7f14cd0, L_0x555db7f153d0;
LS_0x555db7f160e0_0_4 .concat8 [ 1 0 0 0], L_0x555db7f15bb0;
L_0x555db7f160e0 .concat8 [ 4 1 0 0], LS_0x555db7f160e0_0_0, LS_0x555db7f160e0_0_4;
S_0x555db7bad520 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7bad1a0;
 .timescale 0 0;
P_0x555db7bad740 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7bad820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bad520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f140d0 .functor OR 1, L_0x555db7f13d40, L_0x555db7f13fb0, C4<0>, C4<0>;
v0x555db7bae750_0 .net "S", 0 0, L_0x555db7f13e20;  1 drivers
v0x555db7bae810_0 .net "a", 0 0, L_0x555db7f14210;  1 drivers
v0x555db7bae8e0_0 .net "b", 0 0, L_0x555db7f14360;  1 drivers
v0x555db7bae9e0_0 .net "cin", 0 0, L_0x555db7f16180;  alias, 1 drivers
v0x555db7baeab0_0 .net "cout", 0 0, L_0x555db7f140d0;  alias, 1 drivers
v0x555db7baeba0_0 .net "cout1", 0 0, L_0x555db7f13d40;  1 drivers
v0x555db7baec40_0 .net "cout2", 0 0, L_0x555db7f13fb0;  1 drivers
v0x555db7baed10_0 .net "s1", 0 0, L_0x555db7f13bf0;  1 drivers
S_0x555db7badab0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bad820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f13bf0 .functor XOR 1, L_0x555db7f14210, L_0x555db7f14360, C4<0>, C4<0>;
L_0x555db7f13d40 .functor AND 1, L_0x555db7f14210, L_0x555db7f14360, C4<1>, C4<1>;
v0x555db7badd50_0 .net "S", 0 0, L_0x555db7f13bf0;  alias, 1 drivers
v0x555db7bade30_0 .net "a", 0 0, L_0x555db7f14210;  alias, 1 drivers
v0x555db7badef0_0 .net "b", 0 0, L_0x555db7f14360;  alias, 1 drivers
v0x555db7badfc0_0 .net "cout", 0 0, L_0x555db7f13d40;  alias, 1 drivers
S_0x555db7bae130 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bad820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f13e20 .functor XOR 1, L_0x555db7f16180, L_0x555db7f13bf0, C4<0>, C4<0>;
L_0x555db7f13fb0 .functor AND 1, L_0x555db7f16180, L_0x555db7f13bf0, C4<1>, C4<1>;
v0x555db7bae3a0_0 .net "S", 0 0, L_0x555db7f13e20;  alias, 1 drivers
v0x555db7bae460_0 .net "a", 0 0, L_0x555db7f16180;  alias, 1 drivers
v0x555db7bae520_0 .net "b", 0 0, L_0x555db7f13bf0;  alias, 1 drivers
v0x555db7bae620_0 .net "cout", 0 0, L_0x555db7f13fb0;  alias, 1 drivers
S_0x555db7baee00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7bad1a0;
 .timescale 0 0;
P_0x555db7baf000 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7baf0c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7baee00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f14780 .functor OR 1, L_0x555db7f14520, L_0x555db7f146f0, C4<0>, C4<0>;
v0x555db7baffb0_0 .net "S", 0 0, L_0x555db7f145b0;  1 drivers
v0x555db7bb0070_0 .net "a", 0 0, L_0x555db7f148c0;  1 drivers
v0x555db7bb0140_0 .net "b", 0 0, L_0x555db7f14a80;  1 drivers
v0x555db7bb0240_0 .net "cin", 0 0, L_0x555db7f140d0;  alias, 1 drivers
v0x555db7bb0330_0 .net "cout", 0 0, L_0x555db7f14780;  alias, 1 drivers
v0x555db7bb0420_0 .net "cout1", 0 0, L_0x555db7f14520;  1 drivers
v0x555db7bb04c0_0 .net "cout2", 0 0, L_0x555db7f146f0;  1 drivers
v0x555db7bb0560_0 .net "s1", 0 0, L_0x555db7f14490;  1 drivers
S_0x555db7baf320 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7baf0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f14490 .functor XOR 1, L_0x555db7f148c0, L_0x555db7f14a80, C4<0>, C4<0>;
L_0x555db7f14520 .functor AND 1, L_0x555db7f148c0, L_0x555db7f14a80, C4<1>, C4<1>;
v0x555db7baf5c0_0 .net "S", 0 0, L_0x555db7f14490;  alias, 1 drivers
v0x555db7baf6a0_0 .net "a", 0 0, L_0x555db7f148c0;  alias, 1 drivers
v0x555db7baf760_0 .net "b", 0 0, L_0x555db7f14a80;  alias, 1 drivers
v0x555db7baf830_0 .net "cout", 0 0, L_0x555db7f14520;  alias, 1 drivers
S_0x555db7baf9a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7baf0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f145b0 .functor XOR 1, L_0x555db7f140d0, L_0x555db7f14490, C4<0>, C4<0>;
L_0x555db7f146f0 .functor AND 1, L_0x555db7f140d0, L_0x555db7f14490, C4<1>, C4<1>;
v0x555db7bafc10_0 .net "S", 0 0, L_0x555db7f145b0;  alias, 1 drivers
v0x555db7bafcd0_0 .net "a", 0 0, L_0x555db7f140d0;  alias, 1 drivers
v0x555db7bafdc0_0 .net "b", 0 0, L_0x555db7f14490;  alias, 1 drivers
v0x555db7bafec0_0 .net "cout", 0 0, L_0x555db7f146f0;  alias, 1 drivers
S_0x555db7bb0650 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7bad1a0;
 .timescale 0 0;
P_0x555db7bb0850 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7bb0910 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bb0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f14ef0 .functor OR 1, L_0x555db7f14c40, L_0x555db7f14e60, C4<0>, C4<0>;
v0x555db7bb1830_0 .net "S", 0 0, L_0x555db7f14cd0;  1 drivers
v0x555db7bb18f0_0 .net "a", 0 0, L_0x555db7f15030;  1 drivers
v0x555db7bb19c0_0 .net "b", 0 0, L_0x555db7f15160;  1 drivers
v0x555db7bb1ac0_0 .net "cin", 0 0, L_0x555db7f14780;  alias, 1 drivers
v0x555db7bb1bb0_0 .net "cout", 0 0, L_0x555db7f14ef0;  alias, 1 drivers
v0x555db7bb1ca0_0 .net "cout1", 0 0, L_0x555db7f14c40;  1 drivers
v0x555db7bb1d40_0 .net "cout2", 0 0, L_0x555db7f14e60;  1 drivers
v0x555db7bb1de0_0 .net "s1", 0 0, L_0x555db7f14bb0;  1 drivers
S_0x555db7bb0ba0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bb0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f14bb0 .functor XOR 1, L_0x555db7f15030, L_0x555db7f15160, C4<0>, C4<0>;
L_0x555db7f14c40 .functor AND 1, L_0x555db7f15030, L_0x555db7f15160, C4<1>, C4<1>;
v0x555db7bb0e40_0 .net "S", 0 0, L_0x555db7f14bb0;  alias, 1 drivers
v0x555db7bb0f20_0 .net "a", 0 0, L_0x555db7f15030;  alias, 1 drivers
v0x555db7bb0fe0_0 .net "b", 0 0, L_0x555db7f15160;  alias, 1 drivers
v0x555db7bb10b0_0 .net "cout", 0 0, L_0x555db7f14c40;  alias, 1 drivers
S_0x555db7bb1220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bb0910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f14cd0 .functor XOR 1, L_0x555db7f14780, L_0x555db7f14bb0, C4<0>, C4<0>;
L_0x555db7f14e60 .functor AND 1, L_0x555db7f14780, L_0x555db7f14bb0, C4<1>, C4<1>;
v0x555db7bb1490_0 .net "S", 0 0, L_0x555db7f14cd0;  alias, 1 drivers
v0x555db7bb1550_0 .net "a", 0 0, L_0x555db7f14780;  alias, 1 drivers
v0x555db7bb1640_0 .net "b", 0 0, L_0x555db7f14bb0;  alias, 1 drivers
v0x555db7bb1740_0 .net "cout", 0 0, L_0x555db7f14e60;  alias, 1 drivers
S_0x555db7bb1ed0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7bad1a0;
 .timescale 0 0;
P_0x555db7bb20d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7bb21b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bb1ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f155f0 .functor OR 1, L_0x555db7f15340, L_0x555db7f15560, C4<0>, C4<0>;
v0x555db7bb30a0_0 .net "S", 0 0, L_0x555db7f153d0;  1 drivers
v0x555db7bb3160_0 .net "a", 0 0, L_0x555db7f15730;  1 drivers
v0x555db7bb3230_0 .net "b", 0 0, L_0x555db7f15860;  1 drivers
v0x555db7bb3330_0 .net "cin", 0 0, L_0x555db7f14ef0;  alias, 1 drivers
v0x555db7bb3420_0 .net "cout", 0 0, L_0x555db7f155f0;  alias, 1 drivers
v0x555db7bb3510_0 .net "cout1", 0 0, L_0x555db7f15340;  1 drivers
v0x555db7bb35b0_0 .net "cout2", 0 0, L_0x555db7f15560;  1 drivers
v0x555db7bb3650_0 .net "s1", 0 0, L_0x555db7f15290;  1 drivers
S_0x555db7bb2410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bb21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f15290 .functor XOR 1, L_0x555db7f15730, L_0x555db7f15860, C4<0>, C4<0>;
L_0x555db7f15340 .functor AND 1, L_0x555db7f15730, L_0x555db7f15860, C4<1>, C4<1>;
v0x555db7bb26b0_0 .net "S", 0 0, L_0x555db7f15290;  alias, 1 drivers
v0x555db7bb2790_0 .net "a", 0 0, L_0x555db7f15730;  alias, 1 drivers
v0x555db7bb2850_0 .net "b", 0 0, L_0x555db7f15860;  alias, 1 drivers
v0x555db7bb2920_0 .net "cout", 0 0, L_0x555db7f15340;  alias, 1 drivers
S_0x555db7bb2a90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bb21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f153d0 .functor XOR 1, L_0x555db7f14ef0, L_0x555db7f15290, C4<0>, C4<0>;
L_0x555db7f15560 .functor AND 1, L_0x555db7f14ef0, L_0x555db7f15290, C4<1>, C4<1>;
v0x555db7bb2d00_0 .net "S", 0 0, L_0x555db7f153d0;  alias, 1 drivers
v0x555db7bb2dc0_0 .net "a", 0 0, L_0x555db7f14ef0;  alias, 1 drivers
v0x555db7bb2eb0_0 .net "b", 0 0, L_0x555db7f15290;  alias, 1 drivers
v0x555db7bb2fb0_0 .net "cout", 0 0, L_0x555db7f15560;  alias, 1 drivers
S_0x555db7bb3740 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7bad1a0;
 .timescale 0 0;
P_0x555db7bb3990 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7bb3a70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bb3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f15d80 .functor OR 1, L_0x555db7f15b20, L_0x555db7f15cf0, C4<0>, C4<0>;
v0x555db7bb4930_0 .net "S", 0 0, L_0x555db7f15bb0;  1 drivers
v0x555db7bb49f0_0 .net "a", 0 0, L_0x555db7f15e80;  1 drivers
v0x555db7bb4ac0_0 .net "b", 0 0, L_0x555db7f15fb0;  1 drivers
v0x555db7bb4bc0_0 .net "cin", 0 0, L_0x555db7f155f0;  alias, 1 drivers
v0x555db7bb4cb0_0 .net "cout", 0 0, L_0x555db7f15d80;  alias, 1 drivers
v0x555db7bb4da0_0 .net "cout1", 0 0, L_0x555db7f15b20;  1 drivers
v0x555db7bb4e40_0 .net "cout2", 0 0, L_0x555db7f15cf0;  1 drivers
v0x555db7bb4ee0_0 .net "s1", 0 0, L_0x555db7f15a70;  1 drivers
S_0x555db7bb3cd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bb3a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f15a70 .functor XOR 1, L_0x555db7f15e80, L_0x555db7f15fb0, C4<0>, C4<0>;
L_0x555db7f15b20 .functor AND 1, L_0x555db7f15e80, L_0x555db7f15fb0, C4<1>, C4<1>;
v0x555db7bb3f40_0 .net "S", 0 0, L_0x555db7f15a70;  alias, 1 drivers
v0x555db7bb4020_0 .net "a", 0 0, L_0x555db7f15e80;  alias, 1 drivers
v0x555db7bb40e0_0 .net "b", 0 0, L_0x555db7f15fb0;  alias, 1 drivers
v0x555db7bb41b0_0 .net "cout", 0 0, L_0x555db7f15b20;  alias, 1 drivers
S_0x555db7bb4320 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bb3a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f15bb0 .functor XOR 1, L_0x555db7f155f0, L_0x555db7f15a70, C4<0>, C4<0>;
L_0x555db7f15cf0 .functor AND 1, L_0x555db7f155f0, L_0x555db7f15a70, C4<1>, C4<1>;
v0x555db7bb4590_0 .net "S", 0 0, L_0x555db7f15bb0;  alias, 1 drivers
v0x555db7bb4650_0 .net "a", 0 0, L_0x555db7f155f0;  alias, 1 drivers
v0x555db7bb4740_0 .net "b", 0 0, L_0x555db7f15a70;  alias, 1 drivers
v0x555db7bb4840_0 .net "cout", 0 0, L_0x555db7f15cf0;  alias, 1 drivers
S_0x555db7bb5980 .scope module, "ins7" "rca_Nbit" 3 128, 3 18 0, S_0x555db7aeed10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7b4a9d0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c3f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f21b90 .functor BUFZ 1, L_0x7f49c55c3f10, C4<0>, C4<0>, C4<0>;
L_0x555db7f21c00 .functor BUFZ 1, L_0x555db7f21790, C4<0>, C4<0>, C4<0>;
v0x555db7bc2100_0 .net "S", 7 0, L_0x555db7f21af0;  alias, 1 drivers
v0x555db7bc2200_0 .net "a", 7 0, L_0x555db7f1e940;  alias, 1 drivers
v0x555db7bc22c0_0 .net "b", 7 0, L_0x555db7f1b250;  alias, 1 drivers
v0x555db7bc2390 .array "carry", 0 8;
v0x555db7bc2390_0 .net v0x555db7bc2390 0, 0 0, L_0x555db7f21b90; 1 drivers
v0x555db7bc2390_1 .net v0x555db7bc2390 1, 0 0, L_0x555db7f1eda0; 1 drivers
v0x555db7bc2390_2 .net v0x555db7bc2390 2, 0 0, L_0x555db7f1f3e0; 1 drivers
v0x555db7bc2390_3 .net v0x555db7bc2390 3, 0 0, L_0x555db7f1fa20; 1 drivers
v0x555db7bc2390_4 .net v0x555db7bc2390 4, 0 0, L_0x555db7f1ffd0; 1 drivers
v0x555db7bc2390_5 .net v0x555db7bc2390 5, 0 0, L_0x555db7f20580; 1 drivers
v0x555db7bc2390_6 .net v0x555db7bc2390 6, 0 0, L_0x555db7f20bb0; 1 drivers
v0x555db7bc2390_7 .net v0x555db7bc2390 7, 0 0, L_0x555db7f21250; 1 drivers
v0x555db7bc2390_8 .net v0x555db7bc2390 8, 0 0, L_0x555db7f21790; 1 drivers
v0x555db7bc24d0_0 .net "cin", 0 0, L_0x7f49c55c3f10;  1 drivers
v0x555db7bc25c0_0 .net "cout", 0 0, L_0x555db7f21c00;  alias, 1 drivers
L_0x555db7f1eea0 .part L_0x555db7f1e940, 0, 1;
L_0x555db7f1f060 .part L_0x555db7f1b250, 0, 1;
L_0x555db7f1f4e0 .part L_0x555db7f1e940, 1, 1;
L_0x555db7f1f610 .part L_0x555db7f1b250, 1, 1;
L_0x555db7f1fb20 .part L_0x555db7f1e940, 2, 1;
L_0x555db7f1fc50 .part L_0x555db7f1b250, 2, 1;
L_0x555db7f200d0 .part L_0x555db7f1e940, 3, 1;
L_0x555db7f20200 .part L_0x555db7f1b250, 3, 1;
L_0x555db7f20680 .part L_0x555db7f1e940, 4, 1;
L_0x555db7f208c0 .part L_0x555db7f1b250, 4, 1;
L_0x555db7f20cb0 .part L_0x555db7f1e940, 5, 1;
L_0x555db7f20de0 .part L_0x555db7f1b250, 5, 1;
L_0x555db7f21350 .part L_0x555db7f1e940, 6, 1;
L_0x555db7f21480 .part L_0x555db7f1b250, 6, 1;
L_0x555db7f21800 .part L_0x555db7f1e940, 7, 1;
L_0x555db7f21930 .part L_0x555db7f1b250, 7, 1;
LS_0x555db7f21af0_0_0 .concat8 [ 1 1 1 1], L_0x555db7f1eba0, L_0x555db7f1f270, L_0x555db7f1f8b0, L_0x555db7f1fe60;
LS_0x555db7f21af0_0_4 .concat8 [ 1 1 1 1], L_0x555db7f20410, L_0x555db7f20a40, L_0x555db7f21170, L_0x555db7f21620;
L_0x555db7f21af0 .concat8 [ 4 4 0 0], LS_0x555db7f21af0_0_0, LS_0x555db7f21af0_0_4;
S_0x555db7bb5d20 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7bb5980;
 .timescale 0 0;
P_0x555db7bb5f20 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7bb6000 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bb5d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1eda0 .functor OR 1, L_0x555db7f1eb30, L_0x555db7f1eca0, C4<0>, C4<0>;
v0x555db7bb6f30_0 .net "S", 0 0, L_0x555db7f1eba0;  1 drivers
v0x555db7bb6ff0_0 .net "a", 0 0, L_0x555db7f1eea0;  1 drivers
v0x555db7bb70c0_0 .net "b", 0 0, L_0x555db7f1f060;  1 drivers
v0x555db7bb71c0_0 .net "cin", 0 0, L_0x555db7f21b90;  alias, 1 drivers
v0x555db7bb7290_0 .net "cout", 0 0, L_0x555db7f1eda0;  alias, 1 drivers
v0x555db7bb7380_0 .net "cout1", 0 0, L_0x555db7f1eb30;  1 drivers
v0x555db7bb7420_0 .net "cout2", 0 0, L_0x555db7f1eca0;  1 drivers
v0x555db7bb74f0_0 .net "s1", 0 0, L_0x555db7f1eac0;  1 drivers
S_0x555db7bb6290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bb6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1eac0 .functor XOR 1, L_0x555db7f1eea0, L_0x555db7f1f060, C4<0>, C4<0>;
L_0x555db7f1eb30 .functor AND 1, L_0x555db7f1eea0, L_0x555db7f1f060, C4<1>, C4<1>;
v0x555db7bb6530_0 .net "S", 0 0, L_0x555db7f1eac0;  alias, 1 drivers
v0x555db7bb6610_0 .net "a", 0 0, L_0x555db7f1eea0;  alias, 1 drivers
v0x555db7bb66d0_0 .net "b", 0 0, L_0x555db7f1f060;  alias, 1 drivers
v0x555db7bb67a0_0 .net "cout", 0 0, L_0x555db7f1eb30;  alias, 1 drivers
S_0x555db7bb6910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bb6000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1eba0 .functor XOR 1, L_0x555db7f21b90, L_0x555db7f1eac0, C4<0>, C4<0>;
L_0x555db7f1eca0 .functor AND 1, L_0x555db7f21b90, L_0x555db7f1eac0, C4<1>, C4<1>;
v0x555db7bb6b80_0 .net "S", 0 0, L_0x555db7f1eba0;  alias, 1 drivers
v0x555db7bb6c40_0 .net "a", 0 0, L_0x555db7f21b90;  alias, 1 drivers
v0x555db7bb6d00_0 .net "b", 0 0, L_0x555db7f1eac0;  alias, 1 drivers
v0x555db7bb6e00_0 .net "cout", 0 0, L_0x555db7f1eca0;  alias, 1 drivers
S_0x555db7bb75e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7bb5980;
 .timescale 0 0;
P_0x555db7bb77e0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7bb78a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bb75e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1f3e0 .functor OR 1, L_0x555db7f1f200, L_0x555db7f1f370, C4<0>, C4<0>;
v0x555db7bb8790_0 .net "S", 0 0, L_0x555db7f1f270;  1 drivers
v0x555db7bb8850_0 .net "a", 0 0, L_0x555db7f1f4e0;  1 drivers
v0x555db7bb8920_0 .net "b", 0 0, L_0x555db7f1f610;  1 drivers
v0x555db7bb8a20_0 .net "cin", 0 0, L_0x555db7f1eda0;  alias, 1 drivers
v0x555db7bb8b10_0 .net "cout", 0 0, L_0x555db7f1f3e0;  alias, 1 drivers
v0x555db7bb8c00_0 .net "cout1", 0 0, L_0x555db7f1f200;  1 drivers
v0x555db7bb8ca0_0 .net "cout2", 0 0, L_0x555db7f1f370;  1 drivers
v0x555db7bb8d40_0 .net "s1", 0 0, L_0x555db7f1f190;  1 drivers
S_0x555db7bb7b00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bb78a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1f190 .functor XOR 1, L_0x555db7f1f4e0, L_0x555db7f1f610, C4<0>, C4<0>;
L_0x555db7f1f200 .functor AND 1, L_0x555db7f1f4e0, L_0x555db7f1f610, C4<1>, C4<1>;
v0x555db7bb7da0_0 .net "S", 0 0, L_0x555db7f1f190;  alias, 1 drivers
v0x555db7bb7e80_0 .net "a", 0 0, L_0x555db7f1f4e0;  alias, 1 drivers
v0x555db7bb7f40_0 .net "b", 0 0, L_0x555db7f1f610;  alias, 1 drivers
v0x555db7bb8010_0 .net "cout", 0 0, L_0x555db7f1f200;  alias, 1 drivers
S_0x555db7bb8180 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bb78a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1f270 .functor XOR 1, L_0x555db7f1eda0, L_0x555db7f1f190, C4<0>, C4<0>;
L_0x555db7f1f370 .functor AND 1, L_0x555db7f1eda0, L_0x555db7f1f190, C4<1>, C4<1>;
v0x555db7bb83f0_0 .net "S", 0 0, L_0x555db7f1f270;  alias, 1 drivers
v0x555db7bb84b0_0 .net "a", 0 0, L_0x555db7f1eda0;  alias, 1 drivers
v0x555db7bb85a0_0 .net "b", 0 0, L_0x555db7f1f190;  alias, 1 drivers
v0x555db7bb86a0_0 .net "cout", 0 0, L_0x555db7f1f370;  alias, 1 drivers
S_0x555db7bb8e30 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7bb5980;
 .timescale 0 0;
P_0x555db7bb9030 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7bb90f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bb8e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1fa20 .functor OR 1, L_0x555db7f1f840, L_0x555db7f1f9b0, C4<0>, C4<0>;
v0x555db7bba010_0 .net "S", 0 0, L_0x555db7f1f8b0;  1 drivers
v0x555db7bba0d0_0 .net "a", 0 0, L_0x555db7f1fb20;  1 drivers
v0x555db7bba1a0_0 .net "b", 0 0, L_0x555db7f1fc50;  1 drivers
v0x555db7bba2a0_0 .net "cin", 0 0, L_0x555db7f1f3e0;  alias, 1 drivers
v0x555db7bba390_0 .net "cout", 0 0, L_0x555db7f1fa20;  alias, 1 drivers
v0x555db7bba480_0 .net "cout1", 0 0, L_0x555db7f1f840;  1 drivers
v0x555db7bba520_0 .net "cout2", 0 0, L_0x555db7f1f9b0;  1 drivers
v0x555db7bba5c0_0 .net "s1", 0 0, L_0x555db7f1f7d0;  1 drivers
S_0x555db7bb9380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bb90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1f7d0 .functor XOR 1, L_0x555db7f1fb20, L_0x555db7f1fc50, C4<0>, C4<0>;
L_0x555db7f1f840 .functor AND 1, L_0x555db7f1fb20, L_0x555db7f1fc50, C4<1>, C4<1>;
v0x555db7bb9620_0 .net "S", 0 0, L_0x555db7f1f7d0;  alias, 1 drivers
v0x555db7bb9700_0 .net "a", 0 0, L_0x555db7f1fb20;  alias, 1 drivers
v0x555db7bb97c0_0 .net "b", 0 0, L_0x555db7f1fc50;  alias, 1 drivers
v0x555db7bb9890_0 .net "cout", 0 0, L_0x555db7f1f840;  alias, 1 drivers
S_0x555db7bb9a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bb90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1f8b0 .functor XOR 1, L_0x555db7f1f3e0, L_0x555db7f1f7d0, C4<0>, C4<0>;
L_0x555db7f1f9b0 .functor AND 1, L_0x555db7f1f3e0, L_0x555db7f1f7d0, C4<1>, C4<1>;
v0x555db7bb9c70_0 .net "S", 0 0, L_0x555db7f1f8b0;  alias, 1 drivers
v0x555db7bb9d30_0 .net "a", 0 0, L_0x555db7f1f3e0;  alias, 1 drivers
v0x555db7bb9e20_0 .net "b", 0 0, L_0x555db7f1f7d0;  alias, 1 drivers
v0x555db7bb9f20_0 .net "cout", 0 0, L_0x555db7f1f9b0;  alias, 1 drivers
S_0x555db7bba6b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7bb5980;
 .timescale 0 0;
P_0x555db7bba8b0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7bba990 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bba6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1ffd0 .functor OR 1, L_0x555db7f1fdf0, L_0x555db7f1ff60, C4<0>, C4<0>;
v0x555db7bbb880_0 .net "S", 0 0, L_0x555db7f1fe60;  1 drivers
v0x555db7bbb940_0 .net "a", 0 0, L_0x555db7f200d0;  1 drivers
v0x555db7bbba10_0 .net "b", 0 0, L_0x555db7f20200;  1 drivers
v0x555db7bbbb10_0 .net "cin", 0 0, L_0x555db7f1fa20;  alias, 1 drivers
v0x555db7bbbc00_0 .net "cout", 0 0, L_0x555db7f1ffd0;  alias, 1 drivers
v0x555db7bbbcf0_0 .net "cout1", 0 0, L_0x555db7f1fdf0;  1 drivers
v0x555db7bbbd90_0 .net "cout2", 0 0, L_0x555db7f1ff60;  1 drivers
v0x555db7bbbe30_0 .net "s1", 0 0, L_0x555db7f1fd80;  1 drivers
S_0x555db7bbabf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bba990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1fd80 .functor XOR 1, L_0x555db7f200d0, L_0x555db7f20200, C4<0>, C4<0>;
L_0x555db7f1fdf0 .functor AND 1, L_0x555db7f200d0, L_0x555db7f20200, C4<1>, C4<1>;
v0x555db7bbae90_0 .net "S", 0 0, L_0x555db7f1fd80;  alias, 1 drivers
v0x555db7bbaf70_0 .net "a", 0 0, L_0x555db7f200d0;  alias, 1 drivers
v0x555db7bbb030_0 .net "b", 0 0, L_0x555db7f20200;  alias, 1 drivers
v0x555db7bbb100_0 .net "cout", 0 0, L_0x555db7f1fdf0;  alias, 1 drivers
S_0x555db7bbb270 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bba990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f1fe60 .functor XOR 1, L_0x555db7f1fa20, L_0x555db7f1fd80, C4<0>, C4<0>;
L_0x555db7f1ff60 .functor AND 1, L_0x555db7f1fa20, L_0x555db7f1fd80, C4<1>, C4<1>;
v0x555db7bbb4e0_0 .net "S", 0 0, L_0x555db7f1fe60;  alias, 1 drivers
v0x555db7bbb5a0_0 .net "a", 0 0, L_0x555db7f1fa20;  alias, 1 drivers
v0x555db7bbb690_0 .net "b", 0 0, L_0x555db7f1fd80;  alias, 1 drivers
v0x555db7bbb790_0 .net "cout", 0 0, L_0x555db7f1ff60;  alias, 1 drivers
S_0x555db7bbbf20 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7bb5980;
 .timescale 0 0;
P_0x555db7bbc170 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7bbc250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bbbf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f20580 .functor OR 1, L_0x555db7f203a0, L_0x555db7f20510, C4<0>, C4<0>;
v0x555db7bbd110_0 .net "S", 0 0, L_0x555db7f20410;  1 drivers
v0x555db7bbd1d0_0 .net "a", 0 0, L_0x555db7f20680;  1 drivers
v0x555db7bbd2a0_0 .net "b", 0 0, L_0x555db7f208c0;  1 drivers
v0x555db7bbd3a0_0 .net "cin", 0 0, L_0x555db7f1ffd0;  alias, 1 drivers
v0x555db7bbd490_0 .net "cout", 0 0, L_0x555db7f20580;  alias, 1 drivers
v0x555db7bbd580_0 .net "cout1", 0 0, L_0x555db7f203a0;  1 drivers
v0x555db7bbd620_0 .net "cout2", 0 0, L_0x555db7f20510;  1 drivers
v0x555db7bbd6c0_0 .net "s1", 0 0, L_0x555db7f20330;  1 drivers
S_0x555db7bbc4b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bbc250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f20330 .functor XOR 1, L_0x555db7f20680, L_0x555db7f208c0, C4<0>, C4<0>;
L_0x555db7f203a0 .functor AND 1, L_0x555db7f20680, L_0x555db7f208c0, C4<1>, C4<1>;
v0x555db7bbc720_0 .net "S", 0 0, L_0x555db7f20330;  alias, 1 drivers
v0x555db7bbc800_0 .net "a", 0 0, L_0x555db7f20680;  alias, 1 drivers
v0x555db7bbc8c0_0 .net "b", 0 0, L_0x555db7f208c0;  alias, 1 drivers
v0x555db7bbc990_0 .net "cout", 0 0, L_0x555db7f203a0;  alias, 1 drivers
S_0x555db7bbcb00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bbc250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f20410 .functor XOR 1, L_0x555db7f1ffd0, L_0x555db7f20330, C4<0>, C4<0>;
L_0x555db7f20510 .functor AND 1, L_0x555db7f1ffd0, L_0x555db7f20330, C4<1>, C4<1>;
v0x555db7bbcd70_0 .net "S", 0 0, L_0x555db7f20410;  alias, 1 drivers
v0x555db7bbce30_0 .net "a", 0 0, L_0x555db7f1ffd0;  alias, 1 drivers
v0x555db7bbcf20_0 .net "b", 0 0, L_0x555db7f20330;  alias, 1 drivers
v0x555db7bbd020_0 .net "cout", 0 0, L_0x555db7f20510;  alias, 1 drivers
S_0x555db7bbd7b0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7bb5980;
 .timescale 0 0;
P_0x555db7bbd9b0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7bbda90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bbd7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f20bb0 .functor OR 1, L_0x555db7f209d0, L_0x555db7f20b40, C4<0>, C4<0>;
v0x555db7bbe980_0 .net "S", 0 0, L_0x555db7f20a40;  1 drivers
v0x555db7bbea40_0 .net "a", 0 0, L_0x555db7f20cb0;  1 drivers
v0x555db7bbeb10_0 .net "b", 0 0, L_0x555db7f20de0;  1 drivers
v0x555db7bbec10_0 .net "cin", 0 0, L_0x555db7f20580;  alias, 1 drivers
v0x555db7bbed00_0 .net "cout", 0 0, L_0x555db7f20bb0;  alias, 1 drivers
v0x555db7bbedf0_0 .net "cout1", 0 0, L_0x555db7f209d0;  1 drivers
v0x555db7bbee90_0 .net "cout2", 0 0, L_0x555db7f20b40;  1 drivers
v0x555db7bbef30_0 .net "s1", 0 0, L_0x555db7f20960;  1 drivers
S_0x555db7bbdcf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bbda90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f20960 .functor XOR 1, L_0x555db7f20cb0, L_0x555db7f20de0, C4<0>, C4<0>;
L_0x555db7f209d0 .functor AND 1, L_0x555db7f20cb0, L_0x555db7f20de0, C4<1>, C4<1>;
v0x555db7bbdf90_0 .net "S", 0 0, L_0x555db7f20960;  alias, 1 drivers
v0x555db7bbe070_0 .net "a", 0 0, L_0x555db7f20cb0;  alias, 1 drivers
v0x555db7bbe130_0 .net "b", 0 0, L_0x555db7f20de0;  alias, 1 drivers
v0x555db7bbe200_0 .net "cout", 0 0, L_0x555db7f209d0;  alias, 1 drivers
S_0x555db7bbe370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bbda90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f20a40 .functor XOR 1, L_0x555db7f20580, L_0x555db7f20960, C4<0>, C4<0>;
L_0x555db7f20b40 .functor AND 1, L_0x555db7f20580, L_0x555db7f20960, C4<1>, C4<1>;
v0x555db7bbe5e0_0 .net "S", 0 0, L_0x555db7f20a40;  alias, 1 drivers
v0x555db7bbe6a0_0 .net "a", 0 0, L_0x555db7f20580;  alias, 1 drivers
v0x555db7bbe790_0 .net "b", 0 0, L_0x555db7f20960;  alias, 1 drivers
v0x555db7bbe890_0 .net "cout", 0 0, L_0x555db7f20b40;  alias, 1 drivers
S_0x555db7bbf020 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7bb5980;
 .timescale 0 0;
P_0x555db7bbf220 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7bbf300 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bbf020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f21250 .functor OR 1, L_0x555db7f21100, L_0x555db7f211e0, C4<0>, C4<0>;
v0x555db7bc01f0_0 .net "S", 0 0, L_0x555db7f21170;  1 drivers
v0x555db7bc02b0_0 .net "a", 0 0, L_0x555db7f21350;  1 drivers
v0x555db7bc0380_0 .net "b", 0 0, L_0x555db7f21480;  1 drivers
v0x555db7bc0480_0 .net "cin", 0 0, L_0x555db7f20bb0;  alias, 1 drivers
v0x555db7bc0570_0 .net "cout", 0 0, L_0x555db7f21250;  alias, 1 drivers
v0x555db7bc0660_0 .net "cout1", 0 0, L_0x555db7f21100;  1 drivers
v0x555db7bc0700_0 .net "cout2", 0 0, L_0x555db7f211e0;  1 drivers
v0x555db7bc07a0_0 .net "s1", 0 0, L_0x555db7f21090;  1 drivers
S_0x555db7bbf560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bbf300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f21090 .functor XOR 1, L_0x555db7f21350, L_0x555db7f21480, C4<0>, C4<0>;
L_0x555db7f21100 .functor AND 1, L_0x555db7f21350, L_0x555db7f21480, C4<1>, C4<1>;
v0x555db7bbf800_0 .net "S", 0 0, L_0x555db7f21090;  alias, 1 drivers
v0x555db7bbf8e0_0 .net "a", 0 0, L_0x555db7f21350;  alias, 1 drivers
v0x555db7bbf9a0_0 .net "b", 0 0, L_0x555db7f21480;  alias, 1 drivers
v0x555db7bbfa70_0 .net "cout", 0 0, L_0x555db7f21100;  alias, 1 drivers
S_0x555db7bbfbe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bbf300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f21170 .functor XOR 1, L_0x555db7f20bb0, L_0x555db7f21090, C4<0>, C4<0>;
L_0x555db7f211e0 .functor AND 1, L_0x555db7f20bb0, L_0x555db7f21090, C4<1>, C4<1>;
v0x555db7bbfe50_0 .net "S", 0 0, L_0x555db7f21170;  alias, 1 drivers
v0x555db7bbff10_0 .net "a", 0 0, L_0x555db7f20bb0;  alias, 1 drivers
v0x555db7bc0000_0 .net "b", 0 0, L_0x555db7f21090;  alias, 1 drivers
v0x555db7bc0100_0 .net "cout", 0 0, L_0x555db7f211e0;  alias, 1 drivers
S_0x555db7bc0890 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7bb5980;
 .timescale 0 0;
P_0x555db7bc0a90 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7bc0b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bc0890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f21790 .functor OR 1, L_0x555db7f215b0, L_0x555db7f21720, C4<0>, C4<0>;
v0x555db7bc1a60_0 .net "S", 0 0, L_0x555db7f21620;  1 drivers
v0x555db7bc1b20_0 .net "a", 0 0, L_0x555db7f21800;  1 drivers
v0x555db7bc1bf0_0 .net "b", 0 0, L_0x555db7f21930;  1 drivers
v0x555db7bc1cf0_0 .net "cin", 0 0, L_0x555db7f21250;  alias, 1 drivers
v0x555db7bc1de0_0 .net "cout", 0 0, L_0x555db7f21790;  alias, 1 drivers
v0x555db7bc1ed0_0 .net "cout1", 0 0, L_0x555db7f215b0;  1 drivers
v0x555db7bc1f70_0 .net "cout2", 0 0, L_0x555db7f21720;  1 drivers
v0x555db7bc2010_0 .net "s1", 0 0, L_0x555db7f21020;  1 drivers
S_0x555db7bc0dd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bc0b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f21020 .functor XOR 1, L_0x555db7f21800, L_0x555db7f21930, C4<0>, C4<0>;
L_0x555db7f215b0 .functor AND 1, L_0x555db7f21800, L_0x555db7f21930, C4<1>, C4<1>;
v0x555db7bc1070_0 .net "S", 0 0, L_0x555db7f21020;  alias, 1 drivers
v0x555db7bc1150_0 .net "a", 0 0, L_0x555db7f21800;  alias, 1 drivers
v0x555db7bc1210_0 .net "b", 0 0, L_0x555db7f21930;  alias, 1 drivers
v0x555db7bc12e0_0 .net "cout", 0 0, L_0x555db7f215b0;  alias, 1 drivers
S_0x555db7bc1450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bc0b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f21620 .functor XOR 1, L_0x555db7f21250, L_0x555db7f21020, C4<0>, C4<0>;
L_0x555db7f21720 .functor AND 1, L_0x555db7f21250, L_0x555db7f21020, C4<1>, C4<1>;
v0x555db7bc16c0_0 .net "S", 0 0, L_0x555db7f21620;  alias, 1 drivers
v0x555db7bc1780_0 .net "a", 0 0, L_0x555db7f21250;  alias, 1 drivers
v0x555db7bc1870_0 .net "b", 0 0, L_0x555db7f21020;  alias, 1 drivers
v0x555db7bc1970_0 .net "cout", 0 0, L_0x555db7f21720;  alias, 1 drivers
S_0x555db7bc4060 .scope module, "ins32" "three_input_adder" 3 146, 3 68 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 9 "c";
    .port_info 3 /OUTPUT 9 "S";
P_0x555db7bc41f0 .param/l "N" 0 3 68, +C4<00000000000000000000000000001000>;
v0x555db7bdf620_0 .net "S", 8 0, L_0x555db7f2cc40;  alias, 1 drivers
L_0x7f49c55c4078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db7bdf700_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c4078;  1 drivers
v0x555db7bdf7c0_0 .net *"_ivl_4", 8 0, L_0x555db7f28840;  1 drivers
L_0x7f49c55c40c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7bdf8b0_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55c40c0;  1 drivers
v0x555db7bdf990_0 .net *"_ivl_8", 8 0, L_0x555db7f288e0;  1 drivers
v0x555db7bdfac0_0 .net "a", 7 0, L_0x555db7ee72b0;  alias, 1 drivers
v0x555db7bdfb80_0 .net "b", 7 0, L_0x555db7eb6b90;  alias, 1 drivers
v0x555db7bdfc40_0 .net "c", 8 0, L_0x555db7f25680;  alias, 1 drivers
v0x555db7bdfd00_0 .net "c1", 0 0, L_0x555db7f287d0;  1 drivers
v0x555db7bdfe60_0 .net "c2", 0 0, L_0x555db7f2cd70;  1 drivers
v0x555db7bdff30_0 .net "t_pad", 8 0, L_0x555db7f28a10;  1 drivers
v0x555db7be0000_0 .net "temp", 7 0, L_0x555db7f286c0;  1 drivers
L_0x555db7f28840 .concat [ 8 1 0 0], L_0x555db7f286c0, L_0x7f49c55c4078;
L_0x555db7f288e0 .concat [ 8 1 0 0], L_0x555db7f286c0, L_0x7f49c55c40c0;
L_0x555db7f28a10 .functor MUXZ 9, L_0x555db7f288e0, L_0x555db7f28840, L_0x555db7f287d0, C4<>;
S_0x555db7bc4390 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db7bc4060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7bc4570 .param/l "N" 0 3 18, +C4<00000000000000000000000000001000>;
L_0x7f49c55c4030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f28760 .functor BUFZ 1, L_0x7f49c55c4030, C4<0>, C4<0>, C4<0>;
L_0x555db7f287d0 .functor BUFZ 1, L_0x555db7f28360, C4<0>, C4<0>, C4<0>;
v0x555db7bd0ac0_0 .net "S", 7 0, L_0x555db7f286c0;  alias, 1 drivers
v0x555db7bd0bc0_0 .net "a", 7 0, L_0x555db7ee72b0;  alias, 1 drivers
v0x555db7bd0cd0_0 .net "b", 7 0, L_0x555db7eb6b90;  alias, 1 drivers
v0x555db7bd0dc0 .array "carry", 0 8;
v0x555db7bd0dc0_0 .net v0x555db7bd0dc0 0, 0 0, L_0x555db7f28760; 1 drivers
v0x555db7bd0dc0_1 .net v0x555db7bd0dc0 1, 0 0, L_0x555db7f25a90; 1 drivers
v0x555db7bd0dc0_2 .net v0x555db7bd0dc0 2, 0 0, L_0x555db7f26040; 1 drivers
v0x555db7bd0dc0_3 .net v0x555db7bd0dc0 3, 0 0, L_0x555db7f265f0; 1 drivers
v0x555db7bd0dc0_4 .net v0x555db7bd0dc0 4, 0 0, L_0x555db7f26ca0; 1 drivers
v0x555db7bd0dc0_5 .net v0x555db7bd0dc0 5, 0 0, L_0x555db7f27250; 1 drivers
v0x555db7bd0dc0_6 .net v0x555db7bd0dc0 6, 0 0, L_0x555db7f27800; 1 drivers
v0x555db7bd0dc0_7 .net v0x555db7bd0dc0 7, 0 0, L_0x555db7f27e20; 1 drivers
v0x555db7bd0dc0_8 .net v0x555db7bd0dc0 8, 0 0, L_0x555db7f28360; 1 drivers
v0x555db7bd0f00_0 .net "cin", 0 0, L_0x7f49c55c4030;  1 drivers
v0x555db7bd0ff0_0 .net "cout", 0 0, L_0x555db7f287d0;  alias, 1 drivers
L_0x555db7f25b90 .part L_0x555db7ee72b0, 0, 1;
L_0x555db7f25cc0 .part L_0x555db7eb6b90, 0, 1;
L_0x555db7f26140 .part L_0x555db7ee72b0, 1, 1;
L_0x555db7f26270 .part L_0x555db7eb6b90, 1, 1;
L_0x555db7f266f0 .part L_0x555db7ee72b0, 2, 1;
L_0x555db7f26930 .part L_0x555db7eb6b90, 2, 1;
L_0x555db7f26da0 .part L_0x555db7ee72b0, 3, 1;
L_0x555db7f26ed0 .part L_0x555db7eb6b90, 3, 1;
L_0x555db7f27350 .part L_0x555db7ee72b0, 4, 1;
L_0x555db7f27480 .part L_0x555db7eb6b90, 4, 1;
L_0x555db7f27900 .part L_0x555db7ee72b0, 5, 1;
L_0x555db7f27a30 .part L_0x555db7eb6b90, 5, 1;
L_0x555db7f27f20 .part L_0x555db7ee72b0, 6, 1;
L_0x555db7f28050 .part L_0x555db7eb6b90, 6, 1;
L_0x555db7f283d0 .part L_0x555db7ee72b0, 7, 1;
L_0x555db7f28500 .part L_0x555db7eb6b90, 7, 1;
LS_0x555db7f286c0_0_0 .concat8 [ 1 1 1 1], L_0x555db7f25890, L_0x555db7f25ed0, L_0x555db7f26480, L_0x555db7f26bc0;
LS_0x555db7f286c0_0_4 .concat8 [ 1 1 1 1], L_0x555db7f270e0, L_0x555db7f27690, L_0x555db7f27cb0, L_0x555db7f281f0;
L_0x555db7f286c0 .concat8 [ 4 4 0 0], LS_0x555db7f286c0_0_0, LS_0x555db7f286c0_0_4;
S_0x555db7bc46c0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7bc4390;
 .timescale 0 0;
P_0x555db7bc48e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7bc49c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bc46c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f25a90 .functor OR 1, L_0x555db7f25820, L_0x555db7f25990, C4<0>, C4<0>;
v0x555db7bc58f0_0 .net "S", 0 0, L_0x555db7f25890;  1 drivers
v0x555db7bc59b0_0 .net "a", 0 0, L_0x555db7f25b90;  1 drivers
v0x555db7bc5a80_0 .net "b", 0 0, L_0x555db7f25cc0;  1 drivers
v0x555db7bc5b80_0 .net "cin", 0 0, L_0x555db7f28760;  alias, 1 drivers
v0x555db7bc5c50_0 .net "cout", 0 0, L_0x555db7f25a90;  alias, 1 drivers
v0x555db7bc5d40_0 .net "cout1", 0 0, L_0x555db7f25820;  1 drivers
v0x555db7bc5de0_0 .net "cout2", 0 0, L_0x555db7f25990;  1 drivers
v0x555db7bc5eb0_0 .net "s1", 0 0, L_0x555db7f257b0;  1 drivers
S_0x555db7bc4c50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bc49c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f257b0 .functor XOR 1, L_0x555db7f25b90, L_0x555db7f25cc0, C4<0>, C4<0>;
L_0x555db7f25820 .functor AND 1, L_0x555db7f25b90, L_0x555db7f25cc0, C4<1>, C4<1>;
v0x555db7bc4ef0_0 .net "S", 0 0, L_0x555db7f257b0;  alias, 1 drivers
v0x555db7bc4fd0_0 .net "a", 0 0, L_0x555db7f25b90;  alias, 1 drivers
v0x555db7bc5090_0 .net "b", 0 0, L_0x555db7f25cc0;  alias, 1 drivers
v0x555db7bc5160_0 .net "cout", 0 0, L_0x555db7f25820;  alias, 1 drivers
S_0x555db7bc52d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bc49c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f25890 .functor XOR 1, L_0x555db7f28760, L_0x555db7f257b0, C4<0>, C4<0>;
L_0x555db7f25990 .functor AND 1, L_0x555db7f28760, L_0x555db7f257b0, C4<1>, C4<1>;
v0x555db7bc5540_0 .net "S", 0 0, L_0x555db7f25890;  alias, 1 drivers
v0x555db7bc5600_0 .net "a", 0 0, L_0x555db7f28760;  alias, 1 drivers
v0x555db7bc56c0_0 .net "b", 0 0, L_0x555db7f257b0;  alias, 1 drivers
v0x555db7bc57c0_0 .net "cout", 0 0, L_0x555db7f25990;  alias, 1 drivers
S_0x555db7bc5fa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7bc4390;
 .timescale 0 0;
P_0x555db7bc61a0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7bc6260 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bc5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f26040 .functor OR 1, L_0x555db7f25e60, L_0x555db7f25fd0, C4<0>, C4<0>;
v0x555db7bc7150_0 .net "S", 0 0, L_0x555db7f25ed0;  1 drivers
v0x555db7bc7210_0 .net "a", 0 0, L_0x555db7f26140;  1 drivers
v0x555db7bc72e0_0 .net "b", 0 0, L_0x555db7f26270;  1 drivers
v0x555db7bc73e0_0 .net "cin", 0 0, L_0x555db7f25a90;  alias, 1 drivers
v0x555db7bc74d0_0 .net "cout", 0 0, L_0x555db7f26040;  alias, 1 drivers
v0x555db7bc75c0_0 .net "cout1", 0 0, L_0x555db7f25e60;  1 drivers
v0x555db7bc7660_0 .net "cout2", 0 0, L_0x555db7f25fd0;  1 drivers
v0x555db7bc7700_0 .net "s1", 0 0, L_0x555db7f25df0;  1 drivers
S_0x555db7bc64c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bc6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f25df0 .functor XOR 1, L_0x555db7f26140, L_0x555db7f26270, C4<0>, C4<0>;
L_0x555db7f25e60 .functor AND 1, L_0x555db7f26140, L_0x555db7f26270, C4<1>, C4<1>;
v0x555db7bc6760_0 .net "S", 0 0, L_0x555db7f25df0;  alias, 1 drivers
v0x555db7bc6840_0 .net "a", 0 0, L_0x555db7f26140;  alias, 1 drivers
v0x555db7bc6900_0 .net "b", 0 0, L_0x555db7f26270;  alias, 1 drivers
v0x555db7bc69d0_0 .net "cout", 0 0, L_0x555db7f25e60;  alias, 1 drivers
S_0x555db7bc6b40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bc6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f25ed0 .functor XOR 1, L_0x555db7f25a90, L_0x555db7f25df0, C4<0>, C4<0>;
L_0x555db7f25fd0 .functor AND 1, L_0x555db7f25a90, L_0x555db7f25df0, C4<1>, C4<1>;
v0x555db7bc6db0_0 .net "S", 0 0, L_0x555db7f25ed0;  alias, 1 drivers
v0x555db7bc6e70_0 .net "a", 0 0, L_0x555db7f25a90;  alias, 1 drivers
v0x555db7bc6f60_0 .net "b", 0 0, L_0x555db7f25df0;  alias, 1 drivers
v0x555db7bc7060_0 .net "cout", 0 0, L_0x555db7f25fd0;  alias, 1 drivers
S_0x555db7bc77f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7bc4390;
 .timescale 0 0;
P_0x555db7bc79f0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7bc7ab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bc77f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f265f0 .functor OR 1, L_0x555db7f26410, L_0x555db7f26580, C4<0>, C4<0>;
v0x555db7bc89d0_0 .net "S", 0 0, L_0x555db7f26480;  1 drivers
v0x555db7bc8a90_0 .net "a", 0 0, L_0x555db7f266f0;  1 drivers
v0x555db7bc8b60_0 .net "b", 0 0, L_0x555db7f26930;  1 drivers
v0x555db7bc8c60_0 .net "cin", 0 0, L_0x555db7f26040;  alias, 1 drivers
v0x555db7bc8d50_0 .net "cout", 0 0, L_0x555db7f265f0;  alias, 1 drivers
v0x555db7bc8e40_0 .net "cout1", 0 0, L_0x555db7f26410;  1 drivers
v0x555db7bc8ee0_0 .net "cout2", 0 0, L_0x555db7f26580;  1 drivers
v0x555db7bc8f80_0 .net "s1", 0 0, L_0x555db7f263a0;  1 drivers
S_0x555db7bc7d40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bc7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f263a0 .functor XOR 1, L_0x555db7f266f0, L_0x555db7f26930, C4<0>, C4<0>;
L_0x555db7f26410 .functor AND 1, L_0x555db7f266f0, L_0x555db7f26930, C4<1>, C4<1>;
v0x555db7bc7fe0_0 .net "S", 0 0, L_0x555db7f263a0;  alias, 1 drivers
v0x555db7bc80c0_0 .net "a", 0 0, L_0x555db7f266f0;  alias, 1 drivers
v0x555db7bc8180_0 .net "b", 0 0, L_0x555db7f26930;  alias, 1 drivers
v0x555db7bc8250_0 .net "cout", 0 0, L_0x555db7f26410;  alias, 1 drivers
S_0x555db7bc83c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bc7ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f26480 .functor XOR 1, L_0x555db7f26040, L_0x555db7f263a0, C4<0>, C4<0>;
L_0x555db7f26580 .functor AND 1, L_0x555db7f26040, L_0x555db7f263a0, C4<1>, C4<1>;
v0x555db7bc8630_0 .net "S", 0 0, L_0x555db7f26480;  alias, 1 drivers
v0x555db7bc86f0_0 .net "a", 0 0, L_0x555db7f26040;  alias, 1 drivers
v0x555db7bc87e0_0 .net "b", 0 0, L_0x555db7f263a0;  alias, 1 drivers
v0x555db7bc88e0_0 .net "cout", 0 0, L_0x555db7f26580;  alias, 1 drivers
S_0x555db7bc9070 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7bc4390;
 .timescale 0 0;
P_0x555db7bc9270 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7bc9350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bc9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f26ca0 .functor OR 1, L_0x555db7f26b50, L_0x555db7f26c30, C4<0>, C4<0>;
v0x555db7bca240_0 .net "S", 0 0, L_0x555db7f26bc0;  1 drivers
v0x555db7bca300_0 .net "a", 0 0, L_0x555db7f26da0;  1 drivers
v0x555db7bca3d0_0 .net "b", 0 0, L_0x555db7f26ed0;  1 drivers
v0x555db7bca4d0_0 .net "cin", 0 0, L_0x555db7f265f0;  alias, 1 drivers
v0x555db7bca5c0_0 .net "cout", 0 0, L_0x555db7f26ca0;  alias, 1 drivers
v0x555db7bca6b0_0 .net "cout1", 0 0, L_0x555db7f26b50;  1 drivers
v0x555db7bca750_0 .net "cout2", 0 0, L_0x555db7f26c30;  1 drivers
v0x555db7bca7f0_0 .net "s1", 0 0, L_0x555db7f26ae0;  1 drivers
S_0x555db7bc95b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bc9350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f26ae0 .functor XOR 1, L_0x555db7f26da0, L_0x555db7f26ed0, C4<0>, C4<0>;
L_0x555db7f26b50 .functor AND 1, L_0x555db7f26da0, L_0x555db7f26ed0, C4<1>, C4<1>;
v0x555db7bc9850_0 .net "S", 0 0, L_0x555db7f26ae0;  alias, 1 drivers
v0x555db7bc9930_0 .net "a", 0 0, L_0x555db7f26da0;  alias, 1 drivers
v0x555db7bc99f0_0 .net "b", 0 0, L_0x555db7f26ed0;  alias, 1 drivers
v0x555db7bc9ac0_0 .net "cout", 0 0, L_0x555db7f26b50;  alias, 1 drivers
S_0x555db7bc9c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bc9350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f26bc0 .functor XOR 1, L_0x555db7f265f0, L_0x555db7f26ae0, C4<0>, C4<0>;
L_0x555db7f26c30 .functor AND 1, L_0x555db7f265f0, L_0x555db7f26ae0, C4<1>, C4<1>;
v0x555db7bc9ea0_0 .net "S", 0 0, L_0x555db7f26bc0;  alias, 1 drivers
v0x555db7bc9f60_0 .net "a", 0 0, L_0x555db7f265f0;  alias, 1 drivers
v0x555db7bca050_0 .net "b", 0 0, L_0x555db7f26ae0;  alias, 1 drivers
v0x555db7bca150_0 .net "cout", 0 0, L_0x555db7f26c30;  alias, 1 drivers
S_0x555db7bca8e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7bc4390;
 .timescale 0 0;
P_0x555db7bcab30 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7bcac10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f27250 .functor OR 1, L_0x555db7f27070, L_0x555db7f271e0, C4<0>, C4<0>;
v0x555db7bcbad0_0 .net "S", 0 0, L_0x555db7f270e0;  1 drivers
v0x555db7bcbb90_0 .net "a", 0 0, L_0x555db7f27350;  1 drivers
v0x555db7bcbc60_0 .net "b", 0 0, L_0x555db7f27480;  1 drivers
v0x555db7bcbd60_0 .net "cin", 0 0, L_0x555db7f26ca0;  alias, 1 drivers
v0x555db7bcbe50_0 .net "cout", 0 0, L_0x555db7f27250;  alias, 1 drivers
v0x555db7bcbf40_0 .net "cout1", 0 0, L_0x555db7f27070;  1 drivers
v0x555db7bcbfe0_0 .net "cout2", 0 0, L_0x555db7f271e0;  1 drivers
v0x555db7bcc080_0 .net "s1", 0 0, L_0x555db7f27000;  1 drivers
S_0x555db7bcae70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bcac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f27000 .functor XOR 1, L_0x555db7f27350, L_0x555db7f27480, C4<0>, C4<0>;
L_0x555db7f27070 .functor AND 1, L_0x555db7f27350, L_0x555db7f27480, C4<1>, C4<1>;
v0x555db7bcb0e0_0 .net "S", 0 0, L_0x555db7f27000;  alias, 1 drivers
v0x555db7bcb1c0_0 .net "a", 0 0, L_0x555db7f27350;  alias, 1 drivers
v0x555db7bcb280_0 .net "b", 0 0, L_0x555db7f27480;  alias, 1 drivers
v0x555db7bcb350_0 .net "cout", 0 0, L_0x555db7f27070;  alias, 1 drivers
S_0x555db7bcb4c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bcac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f270e0 .functor XOR 1, L_0x555db7f26ca0, L_0x555db7f27000, C4<0>, C4<0>;
L_0x555db7f271e0 .functor AND 1, L_0x555db7f26ca0, L_0x555db7f27000, C4<1>, C4<1>;
v0x555db7bcb730_0 .net "S", 0 0, L_0x555db7f270e0;  alias, 1 drivers
v0x555db7bcb7f0_0 .net "a", 0 0, L_0x555db7f26ca0;  alias, 1 drivers
v0x555db7bcb8e0_0 .net "b", 0 0, L_0x555db7f27000;  alias, 1 drivers
v0x555db7bcb9e0_0 .net "cout", 0 0, L_0x555db7f271e0;  alias, 1 drivers
S_0x555db7bcc170 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7bc4390;
 .timescale 0 0;
P_0x555db7bcc370 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7bcc450 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bcc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f27800 .functor OR 1, L_0x555db7f27620, L_0x555db7f27790, C4<0>, C4<0>;
v0x555db7bcd340_0 .net "S", 0 0, L_0x555db7f27690;  1 drivers
v0x555db7bcd400_0 .net "a", 0 0, L_0x555db7f27900;  1 drivers
v0x555db7bcd4d0_0 .net "b", 0 0, L_0x555db7f27a30;  1 drivers
v0x555db7bcd5d0_0 .net "cin", 0 0, L_0x555db7f27250;  alias, 1 drivers
v0x555db7bcd6c0_0 .net "cout", 0 0, L_0x555db7f27800;  alias, 1 drivers
v0x555db7bcd7b0_0 .net "cout1", 0 0, L_0x555db7f27620;  1 drivers
v0x555db7bcd850_0 .net "cout2", 0 0, L_0x555db7f27790;  1 drivers
v0x555db7bcd8f0_0 .net "s1", 0 0, L_0x555db7f275b0;  1 drivers
S_0x555db7bcc6b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bcc450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f275b0 .functor XOR 1, L_0x555db7f27900, L_0x555db7f27a30, C4<0>, C4<0>;
L_0x555db7f27620 .functor AND 1, L_0x555db7f27900, L_0x555db7f27a30, C4<1>, C4<1>;
v0x555db7bcc950_0 .net "S", 0 0, L_0x555db7f275b0;  alias, 1 drivers
v0x555db7bcca30_0 .net "a", 0 0, L_0x555db7f27900;  alias, 1 drivers
v0x555db7bccaf0_0 .net "b", 0 0, L_0x555db7f27a30;  alias, 1 drivers
v0x555db7bccbc0_0 .net "cout", 0 0, L_0x555db7f27620;  alias, 1 drivers
S_0x555db7bccd30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bcc450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f27690 .functor XOR 1, L_0x555db7f27250, L_0x555db7f275b0, C4<0>, C4<0>;
L_0x555db7f27790 .functor AND 1, L_0x555db7f27250, L_0x555db7f275b0, C4<1>, C4<1>;
v0x555db7bccfa0_0 .net "S", 0 0, L_0x555db7f27690;  alias, 1 drivers
v0x555db7bcd060_0 .net "a", 0 0, L_0x555db7f27250;  alias, 1 drivers
v0x555db7bcd150_0 .net "b", 0 0, L_0x555db7f275b0;  alias, 1 drivers
v0x555db7bcd250_0 .net "cout", 0 0, L_0x555db7f27790;  alias, 1 drivers
S_0x555db7bcd9e0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7bc4390;
 .timescale 0 0;
P_0x555db7bcdbe0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7bcdcc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bcd9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f27e20 .functor OR 1, L_0x555db7f27c40, L_0x555db7f27db0, C4<0>, C4<0>;
v0x555db7bcebb0_0 .net "S", 0 0, L_0x555db7f27cb0;  1 drivers
v0x555db7bcec70_0 .net "a", 0 0, L_0x555db7f27f20;  1 drivers
v0x555db7bced40_0 .net "b", 0 0, L_0x555db7f28050;  1 drivers
v0x555db7bcee40_0 .net "cin", 0 0, L_0x555db7f27800;  alias, 1 drivers
v0x555db7bcef30_0 .net "cout", 0 0, L_0x555db7f27e20;  alias, 1 drivers
v0x555db7bcf020_0 .net "cout1", 0 0, L_0x555db7f27c40;  1 drivers
v0x555db7bcf0c0_0 .net "cout2", 0 0, L_0x555db7f27db0;  1 drivers
v0x555db7bcf160_0 .net "s1", 0 0, L_0x555db7f27bd0;  1 drivers
S_0x555db7bcdf20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bcdcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f27bd0 .functor XOR 1, L_0x555db7f27f20, L_0x555db7f28050, C4<0>, C4<0>;
L_0x555db7f27c40 .functor AND 1, L_0x555db7f27f20, L_0x555db7f28050, C4<1>, C4<1>;
v0x555db7bce1c0_0 .net "S", 0 0, L_0x555db7f27bd0;  alias, 1 drivers
v0x555db7bce2a0_0 .net "a", 0 0, L_0x555db7f27f20;  alias, 1 drivers
v0x555db7bce360_0 .net "b", 0 0, L_0x555db7f28050;  alias, 1 drivers
v0x555db7bce430_0 .net "cout", 0 0, L_0x555db7f27c40;  alias, 1 drivers
S_0x555db7bce5a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bcdcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f27cb0 .functor XOR 1, L_0x555db7f27800, L_0x555db7f27bd0, C4<0>, C4<0>;
L_0x555db7f27db0 .functor AND 1, L_0x555db7f27800, L_0x555db7f27bd0, C4<1>, C4<1>;
v0x555db7bce810_0 .net "S", 0 0, L_0x555db7f27cb0;  alias, 1 drivers
v0x555db7bce8d0_0 .net "a", 0 0, L_0x555db7f27800;  alias, 1 drivers
v0x555db7bce9c0_0 .net "b", 0 0, L_0x555db7f27bd0;  alias, 1 drivers
v0x555db7bceac0_0 .net "cout", 0 0, L_0x555db7f27db0;  alias, 1 drivers
S_0x555db7bcf250 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7bc4390;
 .timescale 0 0;
P_0x555db7bcf450 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7bcf530 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bcf250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f28360 .functor OR 1, L_0x555db7f28180, L_0x555db7f282f0, C4<0>, C4<0>;
v0x555db7bd0420_0 .net "S", 0 0, L_0x555db7f281f0;  1 drivers
v0x555db7bd04e0_0 .net "a", 0 0, L_0x555db7f283d0;  1 drivers
v0x555db7bd05b0_0 .net "b", 0 0, L_0x555db7f28500;  1 drivers
v0x555db7bd06b0_0 .net "cin", 0 0, L_0x555db7f27e20;  alias, 1 drivers
v0x555db7bd07a0_0 .net "cout", 0 0, L_0x555db7f28360;  alias, 1 drivers
v0x555db7bd0890_0 .net "cout1", 0 0, L_0x555db7f28180;  1 drivers
v0x555db7bd0930_0 .net "cout2", 0 0, L_0x555db7f282f0;  1 drivers
v0x555db7bd09d0_0 .net "s1", 0 0, L_0x555db7f27b60;  1 drivers
S_0x555db7bcf790 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bcf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f27b60 .functor XOR 1, L_0x555db7f283d0, L_0x555db7f28500, C4<0>, C4<0>;
L_0x555db7f28180 .functor AND 1, L_0x555db7f283d0, L_0x555db7f28500, C4<1>, C4<1>;
v0x555db7bcfa30_0 .net "S", 0 0, L_0x555db7f27b60;  alias, 1 drivers
v0x555db7bcfb10_0 .net "a", 0 0, L_0x555db7f283d0;  alias, 1 drivers
v0x555db7bcfbd0_0 .net "b", 0 0, L_0x555db7f28500;  alias, 1 drivers
v0x555db7bcfca0_0 .net "cout", 0 0, L_0x555db7f28180;  alias, 1 drivers
S_0x555db7bcfe10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bcf530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f281f0 .functor XOR 1, L_0x555db7f27e20, L_0x555db7f27b60, C4<0>, C4<0>;
L_0x555db7f282f0 .functor AND 1, L_0x555db7f27e20, L_0x555db7f27b60, C4<1>, C4<1>;
v0x555db7bd0080_0 .net "S", 0 0, L_0x555db7f281f0;  alias, 1 drivers
v0x555db7bd0140_0 .net "a", 0 0, L_0x555db7f27e20;  alias, 1 drivers
v0x555db7bd0230_0 .net "b", 0 0, L_0x555db7f27b60;  alias, 1 drivers
v0x555db7bd0330_0 .net "cout", 0 0, L_0x555db7f282f0;  alias, 1 drivers
S_0x555db7bd1150 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db7bc4060;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7bd1350 .param/l "N" 0 3 18, +C4<000000000000000000000000000001001>;
L_0x7f49c55c4108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f2cce0 .functor BUFZ 1, L_0x7f49c55c4108, C4<0>, C4<0>, C4<0>;
L_0x555db7f2cd70 .functor BUFZ 1, L_0x555db7f2c840, C4<0>, C4<0>, C4<0>;
v0x555db7bdf040_0 .net "S", 8 0, L_0x555db7f2cc40;  alias, 1 drivers
v0x555db7bdf140_0 .net "a", 8 0, L_0x555db7f28a10;  alias, 1 drivers
v0x555db7bdf220_0 .net "b", 8 0, L_0x555db7f25680;  alias, 1 drivers
v0x555db7bdf2e0 .array "carry", 0 9;
v0x555db7bdf2e0_0 .net v0x555db7bdf2e0 0, 0 0, L_0x555db7f2cce0; 1 drivers
v0x555db7bdf2e0_1 .net v0x555db7bdf2e0 1, 0 0, L_0x555db7f28d90; 1 drivers
v0x555db7bdf2e0_2 .net v0x555db7bdf2e0 2, 0 0, L_0x555db7f29540; 1 drivers
v0x555db7bdf2e0_3 .net v0x555db7bdf2e0 3, 0 0, L_0x555db7f29cb0; 1 drivers
v0x555db7bdf2e0_4 .net v0x555db7bdf2e0 4, 0 0, L_0x555db7f2a3b0; 1 drivers
v0x555db7bdf2e0_5 .net v0x555db7bdf2e0 5, 0 0, L_0x555db7f2ab00; 1 drivers
v0x555db7bdf2e0_6 .net v0x555db7bdf2e0 6, 0 0, L_0x555db7f2b230; 1 drivers
v0x555db7bdf2e0_7 .net v0x555db7bdf2e0 7, 0 0, L_0x555db7f2ba20; 1 drivers
v0x555db7bdf2e0_8 .net v0x555db7bdf2e0 8, 0 0, L_0x555db7f2c0b0; 1 drivers
v0x555db7bdf2e0_9 .net v0x555db7bdf2e0 9, 0 0, L_0x555db7f2c840; 1 drivers
v0x555db7bdf3d0_0 .net "cin", 0 0, L_0x7f49c55c4108;  1 drivers
v0x555db7bdf4c0_0 .net "cout", 0 0, L_0x555db7f2cd70;  alias, 1 drivers
L_0x555db7f28ed0 .part L_0x555db7f28a10, 0, 1;
L_0x555db7f29020 .part L_0x555db7f25680, 0, 1;
L_0x555db7f29680 .part L_0x555db7f28a10, 1, 1;
L_0x555db7f29840 .part L_0x555db7f25680, 1, 1;
L_0x555db7f29df0 .part L_0x555db7f28a10, 2, 1;
L_0x555db7f29f20 .part L_0x555db7f25680, 2, 1;
L_0x555db7f2a4f0 .part L_0x555db7f28a10, 3, 1;
L_0x555db7f2a620 .part L_0x555db7f25680, 3, 1;
L_0x555db7f2ac40 .part L_0x555db7f28a10, 4, 1;
L_0x555db7f2ad70 .part L_0x555db7f25680, 4, 1;
L_0x555db7f2b370 .part L_0x555db7f28a10, 5, 1;
L_0x555db7f2b5b0 .part L_0x555db7f25680, 5, 1;
L_0x555db7f2bb60 .part L_0x555db7f28a10, 6, 1;
L_0x555db7f2bc90 .part L_0x555db7f25680, 6, 1;
L_0x555db7f2c1f0 .part L_0x555db7f28a10, 7, 1;
L_0x555db7f2c320 .part L_0x555db7f25680, 7, 1;
L_0x555db7f2c940 .part L_0x555db7f28a10, 8, 1;
L_0x555db7f2ca70 .part L_0x555db7f25680, 8, 1;
LS_0x555db7f2cc40_0_0 .concat8 [ 1 1 1 1], L_0x555db7f28b90, L_0x555db7f29320, L_0x555db7f29a90, L_0x555db7f2a190;
LS_0x555db7f2cc40_0_4 .concat8 [ 1 1 1 1], L_0x555db7f2a8e0, L_0x555db7f2b0f0, L_0x555db7f2b800, L_0x555db7f2be90;
LS_0x555db7f2cc40_0_8 .concat8 [ 1 0 0 0], L_0x555db7f2c620;
L_0x555db7f2cc40 .concat8 [ 4 4 1 0], LS_0x555db7f2cc40_0_0, LS_0x555db7f2cc40_0_4, LS_0x555db7f2cc40_0_8;
S_0x555db7bd1470 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bd1670 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7bd1750 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bd1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f28d90 .functor OR 1, L_0x555db7f28b20, L_0x555db7f28c90, C4<0>, C4<0>;
v0x555db7bd2650_0 .net "S", 0 0, L_0x555db7f28b90;  1 drivers
v0x555db7bd2710_0 .net "a", 0 0, L_0x555db7f28ed0;  1 drivers
v0x555db7bd27e0_0 .net "b", 0 0, L_0x555db7f29020;  1 drivers
v0x555db7bd28e0_0 .net "cin", 0 0, L_0x555db7f2cce0;  alias, 1 drivers
v0x555db7bd29b0_0 .net "cout", 0 0, L_0x555db7f28d90;  alias, 1 drivers
v0x555db7bd2aa0_0 .net "cout1", 0 0, L_0x555db7f28b20;  1 drivers
v0x555db7bd2b40_0 .net "cout2", 0 0, L_0x555db7f28c90;  1 drivers
v0x555db7bd2c10_0 .net "s1", 0 0, L_0x555db7f28ab0;  1 drivers
S_0x555db7bd19b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bd1750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f28ab0 .functor XOR 1, L_0x555db7f28ed0, L_0x555db7f29020, C4<0>, C4<0>;
L_0x555db7f28b20 .functor AND 1, L_0x555db7f28ed0, L_0x555db7f29020, C4<1>, C4<1>;
v0x555db7bd1c50_0 .net "S", 0 0, L_0x555db7f28ab0;  alias, 1 drivers
v0x555db7bd1d30_0 .net "a", 0 0, L_0x555db7f28ed0;  alias, 1 drivers
v0x555db7bd1df0_0 .net "b", 0 0, L_0x555db7f29020;  alias, 1 drivers
v0x555db7bd1ec0_0 .net "cout", 0 0, L_0x555db7f28b20;  alias, 1 drivers
S_0x555db7bd2030 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bd1750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f28b90 .functor XOR 1, L_0x555db7f2cce0, L_0x555db7f28ab0, C4<0>, C4<0>;
L_0x555db7f28c90 .functor AND 1, L_0x555db7f2cce0, L_0x555db7f28ab0, C4<1>, C4<1>;
v0x555db7bd22a0_0 .net "S", 0 0, L_0x555db7f28b90;  alias, 1 drivers
v0x555db7bd2360_0 .net "a", 0 0, L_0x555db7f2cce0;  alias, 1 drivers
v0x555db7bd2420_0 .net "b", 0 0, L_0x555db7f28ab0;  alias, 1 drivers
v0x555db7bd2520_0 .net "cout", 0 0, L_0x555db7f28c90;  alias, 1 drivers
S_0x555db7bd2d00 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bd2f00 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7bd2fc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bd2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f29540 .functor OR 1, L_0x555db7f29290, L_0x555db7f294b0, C4<0>, C4<0>;
v0x555db7bd3eb0_0 .net "S", 0 0, L_0x555db7f29320;  1 drivers
v0x555db7bd3f70_0 .net "a", 0 0, L_0x555db7f29680;  1 drivers
v0x555db7bd4040_0 .net "b", 0 0, L_0x555db7f29840;  1 drivers
v0x555db7bd4140_0 .net "cin", 0 0, L_0x555db7f28d90;  alias, 1 drivers
v0x555db7bd4230_0 .net "cout", 0 0, L_0x555db7f29540;  alias, 1 drivers
v0x555db7bd4320_0 .net "cout1", 0 0, L_0x555db7f29290;  1 drivers
v0x555db7bd43c0_0 .net "cout2", 0 0, L_0x555db7f294b0;  1 drivers
v0x555db7bd4460_0 .net "s1", 0 0, L_0x555db7f291e0;  1 drivers
S_0x555db7bd3220 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bd2fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f291e0 .functor XOR 1, L_0x555db7f29680, L_0x555db7f29840, C4<0>, C4<0>;
L_0x555db7f29290 .functor AND 1, L_0x555db7f29680, L_0x555db7f29840, C4<1>, C4<1>;
v0x555db7bd34c0_0 .net "S", 0 0, L_0x555db7f291e0;  alias, 1 drivers
v0x555db7bd35a0_0 .net "a", 0 0, L_0x555db7f29680;  alias, 1 drivers
v0x555db7bd3660_0 .net "b", 0 0, L_0x555db7f29840;  alias, 1 drivers
v0x555db7bd3730_0 .net "cout", 0 0, L_0x555db7f29290;  alias, 1 drivers
S_0x555db7bd38a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bd2fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f29320 .functor XOR 1, L_0x555db7f28d90, L_0x555db7f291e0, C4<0>, C4<0>;
L_0x555db7f294b0 .functor AND 1, L_0x555db7f28d90, L_0x555db7f291e0, C4<1>, C4<1>;
v0x555db7bd3b10_0 .net "S", 0 0, L_0x555db7f29320;  alias, 1 drivers
v0x555db7bd3bd0_0 .net "a", 0 0, L_0x555db7f28d90;  alias, 1 drivers
v0x555db7bd3cc0_0 .net "b", 0 0, L_0x555db7f291e0;  alias, 1 drivers
v0x555db7bd3dc0_0 .net "cout", 0 0, L_0x555db7f294b0;  alias, 1 drivers
S_0x555db7bd4550 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bd4750 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7bd4810 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bd4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f29cb0 .functor OR 1, L_0x555db7f29a00, L_0x555db7f29c20, C4<0>, C4<0>;
v0x555db7bd5730_0 .net "S", 0 0, L_0x555db7f29a90;  1 drivers
v0x555db7bd57f0_0 .net "a", 0 0, L_0x555db7f29df0;  1 drivers
v0x555db7bd58c0_0 .net "b", 0 0, L_0x555db7f29f20;  1 drivers
v0x555db7bd59c0_0 .net "cin", 0 0, L_0x555db7f29540;  alias, 1 drivers
v0x555db7bd5ab0_0 .net "cout", 0 0, L_0x555db7f29cb0;  alias, 1 drivers
v0x555db7bd5ba0_0 .net "cout1", 0 0, L_0x555db7f29a00;  1 drivers
v0x555db7bd5c40_0 .net "cout2", 0 0, L_0x555db7f29c20;  1 drivers
v0x555db7bd5ce0_0 .net "s1", 0 0, L_0x555db7f29970;  1 drivers
S_0x555db7bd4aa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bd4810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f29970 .functor XOR 1, L_0x555db7f29df0, L_0x555db7f29f20, C4<0>, C4<0>;
L_0x555db7f29a00 .functor AND 1, L_0x555db7f29df0, L_0x555db7f29f20, C4<1>, C4<1>;
v0x555db7bd4d40_0 .net "S", 0 0, L_0x555db7f29970;  alias, 1 drivers
v0x555db7bd4e20_0 .net "a", 0 0, L_0x555db7f29df0;  alias, 1 drivers
v0x555db7bd4ee0_0 .net "b", 0 0, L_0x555db7f29f20;  alias, 1 drivers
v0x555db7bd4fb0_0 .net "cout", 0 0, L_0x555db7f29a00;  alias, 1 drivers
S_0x555db7bd5120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bd4810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f29a90 .functor XOR 1, L_0x555db7f29540, L_0x555db7f29970, C4<0>, C4<0>;
L_0x555db7f29c20 .functor AND 1, L_0x555db7f29540, L_0x555db7f29970, C4<1>, C4<1>;
v0x555db7bd5390_0 .net "S", 0 0, L_0x555db7f29a90;  alias, 1 drivers
v0x555db7bd5450_0 .net "a", 0 0, L_0x555db7f29540;  alias, 1 drivers
v0x555db7bd5540_0 .net "b", 0 0, L_0x555db7f29970;  alias, 1 drivers
v0x555db7bd5640_0 .net "cout", 0 0, L_0x555db7f29c20;  alias, 1 drivers
S_0x555db7bd5dd0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bd5fd0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7bd60b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bd5dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2a3b0 .functor OR 1, L_0x555db7f2a100, L_0x555db7f2a320, C4<0>, C4<0>;
v0x555db7bd6fa0_0 .net "S", 0 0, L_0x555db7f2a190;  1 drivers
v0x555db7bd7060_0 .net "a", 0 0, L_0x555db7f2a4f0;  1 drivers
v0x555db7bd7130_0 .net "b", 0 0, L_0x555db7f2a620;  1 drivers
v0x555db7bd7230_0 .net "cin", 0 0, L_0x555db7f29cb0;  alias, 1 drivers
v0x555db7bd7320_0 .net "cout", 0 0, L_0x555db7f2a3b0;  alias, 1 drivers
v0x555db7bd7410_0 .net "cout1", 0 0, L_0x555db7f2a100;  1 drivers
v0x555db7bd74b0_0 .net "cout2", 0 0, L_0x555db7f2a320;  1 drivers
v0x555db7bd7550_0 .net "s1", 0 0, L_0x555db7f2a050;  1 drivers
S_0x555db7bd6310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bd60b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2a050 .functor XOR 1, L_0x555db7f2a4f0, L_0x555db7f2a620, C4<0>, C4<0>;
L_0x555db7f2a100 .functor AND 1, L_0x555db7f2a4f0, L_0x555db7f2a620, C4<1>, C4<1>;
v0x555db7bd65b0_0 .net "S", 0 0, L_0x555db7f2a050;  alias, 1 drivers
v0x555db7bd6690_0 .net "a", 0 0, L_0x555db7f2a4f0;  alias, 1 drivers
v0x555db7bd6750_0 .net "b", 0 0, L_0x555db7f2a620;  alias, 1 drivers
v0x555db7bd6820_0 .net "cout", 0 0, L_0x555db7f2a100;  alias, 1 drivers
S_0x555db7bd6990 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bd60b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2a190 .functor XOR 1, L_0x555db7f29cb0, L_0x555db7f2a050, C4<0>, C4<0>;
L_0x555db7f2a320 .functor AND 1, L_0x555db7f29cb0, L_0x555db7f2a050, C4<1>, C4<1>;
v0x555db7bd6c00_0 .net "S", 0 0, L_0x555db7f2a190;  alias, 1 drivers
v0x555db7bd6cc0_0 .net "a", 0 0, L_0x555db7f29cb0;  alias, 1 drivers
v0x555db7bd6db0_0 .net "b", 0 0, L_0x555db7f2a050;  alias, 1 drivers
v0x555db7bd6eb0_0 .net "cout", 0 0, L_0x555db7f2a320;  alias, 1 drivers
S_0x555db7bd7640 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bd7890 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7bd7970 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bd7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2ab00 .functor OR 1, L_0x555db7f2a850, L_0x555db7f2aa70, C4<0>, C4<0>;
v0x555db7bd8830_0 .net "S", 0 0, L_0x555db7f2a8e0;  1 drivers
v0x555db7bd88f0_0 .net "a", 0 0, L_0x555db7f2ac40;  1 drivers
v0x555db7bd89c0_0 .net "b", 0 0, L_0x555db7f2ad70;  1 drivers
v0x555db7bd8ac0_0 .net "cin", 0 0, L_0x555db7f2a3b0;  alias, 1 drivers
v0x555db7bd8bb0_0 .net "cout", 0 0, L_0x555db7f2ab00;  alias, 1 drivers
v0x555db7bd8ca0_0 .net "cout1", 0 0, L_0x555db7f2a850;  1 drivers
v0x555db7bd8d40_0 .net "cout2", 0 0, L_0x555db7f2aa70;  1 drivers
v0x555db7bd8de0_0 .net "s1", 0 0, L_0x555db7f2a7a0;  1 drivers
S_0x555db7bd7bd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bd7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2a7a0 .functor XOR 1, L_0x555db7f2ac40, L_0x555db7f2ad70, C4<0>, C4<0>;
L_0x555db7f2a850 .functor AND 1, L_0x555db7f2ac40, L_0x555db7f2ad70, C4<1>, C4<1>;
v0x555db7bd7e40_0 .net "S", 0 0, L_0x555db7f2a7a0;  alias, 1 drivers
v0x555db7bd7f20_0 .net "a", 0 0, L_0x555db7f2ac40;  alias, 1 drivers
v0x555db7bd7fe0_0 .net "b", 0 0, L_0x555db7f2ad70;  alias, 1 drivers
v0x555db7bd80b0_0 .net "cout", 0 0, L_0x555db7f2a850;  alias, 1 drivers
S_0x555db7bd8220 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bd7970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2a8e0 .functor XOR 1, L_0x555db7f2a3b0, L_0x555db7f2a7a0, C4<0>, C4<0>;
L_0x555db7f2aa70 .functor AND 1, L_0x555db7f2a3b0, L_0x555db7f2a7a0, C4<1>, C4<1>;
v0x555db7bd8490_0 .net "S", 0 0, L_0x555db7f2a8e0;  alias, 1 drivers
v0x555db7bd8550_0 .net "a", 0 0, L_0x555db7f2a3b0;  alias, 1 drivers
v0x555db7bd8640_0 .net "b", 0 0, L_0x555db7f2a7a0;  alias, 1 drivers
v0x555db7bd8740_0 .net "cout", 0 0, L_0x555db7f2aa70;  alias, 1 drivers
S_0x555db7bd8ed0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bd90d0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7bd91b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bd8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2b230 .functor OR 1, L_0x555db7f2b060, L_0x555db7f2b1a0, C4<0>, C4<0>;
v0x555db7bda0a0_0 .net "S", 0 0, L_0x555db7f2b0f0;  1 drivers
v0x555db7bda160_0 .net "a", 0 0, L_0x555db7f2b370;  1 drivers
v0x555db7bda230_0 .net "b", 0 0, L_0x555db7f2b5b0;  1 drivers
v0x555db7bda330_0 .net "cin", 0 0, L_0x555db7f2ab00;  alias, 1 drivers
v0x555db7bda420_0 .net "cout", 0 0, L_0x555db7f2b230;  alias, 1 drivers
v0x555db7bda510_0 .net "cout1", 0 0, L_0x555db7f2b060;  1 drivers
v0x555db7bda5b0_0 .net "cout2", 0 0, L_0x555db7f2b1a0;  1 drivers
v0x555db7bda650_0 .net "s1", 0 0, L_0x555db7f2afb0;  1 drivers
S_0x555db7bd9410 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bd91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2afb0 .functor XOR 1, L_0x555db7f2b370, L_0x555db7f2b5b0, C4<0>, C4<0>;
L_0x555db7f2b060 .functor AND 1, L_0x555db7f2b370, L_0x555db7f2b5b0, C4<1>, C4<1>;
v0x555db7bd96b0_0 .net "S", 0 0, L_0x555db7f2afb0;  alias, 1 drivers
v0x555db7bd9790_0 .net "a", 0 0, L_0x555db7f2b370;  alias, 1 drivers
v0x555db7bd9850_0 .net "b", 0 0, L_0x555db7f2b5b0;  alias, 1 drivers
v0x555db7bd9920_0 .net "cout", 0 0, L_0x555db7f2b060;  alias, 1 drivers
S_0x555db7bd9a90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bd91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2b0f0 .functor XOR 1, L_0x555db7f2ab00, L_0x555db7f2afb0, C4<0>, C4<0>;
L_0x555db7f2b1a0 .functor AND 1, L_0x555db7f2ab00, L_0x555db7f2afb0, C4<1>, C4<1>;
v0x555db7bd9d00_0 .net "S", 0 0, L_0x555db7f2b0f0;  alias, 1 drivers
v0x555db7bd9dc0_0 .net "a", 0 0, L_0x555db7f2ab00;  alias, 1 drivers
v0x555db7bd9eb0_0 .net "b", 0 0, L_0x555db7f2afb0;  alias, 1 drivers
v0x555db7bd9fb0_0 .net "cout", 0 0, L_0x555db7f2b1a0;  alias, 1 drivers
S_0x555db7bda740 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bda940 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7bdaa20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bda740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2ba20 .functor OR 1, L_0x555db7f2b770, L_0x555db7f2b990, C4<0>, C4<0>;
v0x555db7bdb910_0 .net "S", 0 0, L_0x555db7f2b800;  1 drivers
v0x555db7bdb9d0_0 .net "a", 0 0, L_0x555db7f2bb60;  1 drivers
v0x555db7bdbaa0_0 .net "b", 0 0, L_0x555db7f2bc90;  1 drivers
v0x555db7bdbba0_0 .net "cin", 0 0, L_0x555db7f2b230;  alias, 1 drivers
v0x555db7bdbc90_0 .net "cout", 0 0, L_0x555db7f2ba20;  alias, 1 drivers
v0x555db7bdbd80_0 .net "cout1", 0 0, L_0x555db7f2b770;  1 drivers
v0x555db7bdbe20_0 .net "cout2", 0 0, L_0x555db7f2b990;  1 drivers
v0x555db7bdbec0_0 .net "s1", 0 0, L_0x555db7f2b6c0;  1 drivers
S_0x555db7bdac80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bdaa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2b6c0 .functor XOR 1, L_0x555db7f2bb60, L_0x555db7f2bc90, C4<0>, C4<0>;
L_0x555db7f2b770 .functor AND 1, L_0x555db7f2bb60, L_0x555db7f2bc90, C4<1>, C4<1>;
v0x555db7bdaf20_0 .net "S", 0 0, L_0x555db7f2b6c0;  alias, 1 drivers
v0x555db7bdb000_0 .net "a", 0 0, L_0x555db7f2bb60;  alias, 1 drivers
v0x555db7bdb0c0_0 .net "b", 0 0, L_0x555db7f2bc90;  alias, 1 drivers
v0x555db7bdb190_0 .net "cout", 0 0, L_0x555db7f2b770;  alias, 1 drivers
S_0x555db7bdb300 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bdaa20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2b800 .functor XOR 1, L_0x555db7f2b230, L_0x555db7f2b6c0, C4<0>, C4<0>;
L_0x555db7f2b990 .functor AND 1, L_0x555db7f2b230, L_0x555db7f2b6c0, C4<1>, C4<1>;
v0x555db7bdb570_0 .net "S", 0 0, L_0x555db7f2b800;  alias, 1 drivers
v0x555db7bdb630_0 .net "a", 0 0, L_0x555db7f2b230;  alias, 1 drivers
v0x555db7bdb720_0 .net "b", 0 0, L_0x555db7f2b6c0;  alias, 1 drivers
v0x555db7bdb820_0 .net "cout", 0 0, L_0x555db7f2b990;  alias, 1 drivers
S_0x555db7bdbfb0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bdc1b0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7bdc290 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bdbfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2c0b0 .functor OR 1, L_0x555db7f2be00, L_0x555db7f2c020, C4<0>, C4<0>;
v0x555db7bdd180_0 .net "S", 0 0, L_0x555db7f2be90;  1 drivers
v0x555db7bdd240_0 .net "a", 0 0, L_0x555db7f2c1f0;  1 drivers
v0x555db7bdd310_0 .net "b", 0 0, L_0x555db7f2c320;  1 drivers
v0x555db7bdd410_0 .net "cin", 0 0, L_0x555db7f2ba20;  alias, 1 drivers
v0x555db7bdd500_0 .net "cout", 0 0, L_0x555db7f2c0b0;  alias, 1 drivers
v0x555db7bdd5f0_0 .net "cout1", 0 0, L_0x555db7f2be00;  1 drivers
v0x555db7bdd690_0 .net "cout2", 0 0, L_0x555db7f2c020;  1 drivers
v0x555db7bdd730_0 .net "s1", 0 0, L_0x555db7f2b650;  1 drivers
S_0x555db7bdc4f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bdc290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2b650 .functor XOR 1, L_0x555db7f2c1f0, L_0x555db7f2c320, C4<0>, C4<0>;
L_0x555db7f2be00 .functor AND 1, L_0x555db7f2c1f0, L_0x555db7f2c320, C4<1>, C4<1>;
v0x555db7bdc790_0 .net "S", 0 0, L_0x555db7f2b650;  alias, 1 drivers
v0x555db7bdc870_0 .net "a", 0 0, L_0x555db7f2c1f0;  alias, 1 drivers
v0x555db7bdc930_0 .net "b", 0 0, L_0x555db7f2c320;  alias, 1 drivers
v0x555db7bdca00_0 .net "cout", 0 0, L_0x555db7f2be00;  alias, 1 drivers
S_0x555db7bdcb70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bdc290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2be90 .functor XOR 1, L_0x555db7f2ba20, L_0x555db7f2b650, C4<0>, C4<0>;
L_0x555db7f2c020 .functor AND 1, L_0x555db7f2ba20, L_0x555db7f2b650, C4<1>, C4<1>;
v0x555db7bdcde0_0 .net "S", 0 0, L_0x555db7f2be90;  alias, 1 drivers
v0x555db7bdcea0_0 .net "a", 0 0, L_0x555db7f2ba20;  alias, 1 drivers
v0x555db7bdcf90_0 .net "b", 0 0, L_0x555db7f2b650;  alias, 1 drivers
v0x555db7bdd090_0 .net "cout", 0 0, L_0x555db7f2c020;  alias, 1 drivers
S_0x555db7bdd820 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7bd1150;
 .timescale 0 0;
P_0x555db7bd7840 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7bddab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bdd820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2c840 .functor OR 1, L_0x555db7f2c590, L_0x555db7f2c7b0, C4<0>, C4<0>;
v0x555db7bde9a0_0 .net "S", 0 0, L_0x555db7f2c620;  1 drivers
v0x555db7bdea60_0 .net "a", 0 0, L_0x555db7f2c940;  1 drivers
v0x555db7bdeb30_0 .net "b", 0 0, L_0x555db7f2ca70;  1 drivers
v0x555db7bdec30_0 .net "cin", 0 0, L_0x555db7f2c0b0;  alias, 1 drivers
v0x555db7bded20_0 .net "cout", 0 0, L_0x555db7f2c840;  alias, 1 drivers
v0x555db7bdee10_0 .net "cout1", 0 0, L_0x555db7f2c590;  1 drivers
v0x555db7bdeeb0_0 .net "cout2", 0 0, L_0x555db7f2c7b0;  1 drivers
v0x555db7bdef50_0 .net "s1", 0 0, L_0x555db7f2c4e0;  1 drivers
S_0x555db7bddd10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bddab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2c4e0 .functor XOR 1, L_0x555db7f2c940, L_0x555db7f2ca70, C4<0>, C4<0>;
L_0x555db7f2c590 .functor AND 1, L_0x555db7f2c940, L_0x555db7f2ca70, C4<1>, C4<1>;
v0x555db7bddfb0_0 .net "S", 0 0, L_0x555db7f2c4e0;  alias, 1 drivers
v0x555db7bde090_0 .net "a", 0 0, L_0x555db7f2c940;  alias, 1 drivers
v0x555db7bde150_0 .net "b", 0 0, L_0x555db7f2ca70;  alias, 1 drivers
v0x555db7bde220_0 .net "cout", 0 0, L_0x555db7f2c590;  alias, 1 drivers
S_0x555db7bde390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bddab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2c620 .functor XOR 1, L_0x555db7f2c0b0, L_0x555db7f2c4e0, C4<0>, C4<0>;
L_0x555db7f2c7b0 .functor AND 1, L_0x555db7f2c0b0, L_0x555db7f2c4e0, C4<1>, C4<1>;
v0x555db7bde600_0 .net "S", 0 0, L_0x555db7f2c620;  alias, 1 drivers
v0x555db7bde6c0_0 .net "a", 0 0, L_0x555db7f2c0b0;  alias, 1 drivers
v0x555db7bde7b0_0 .net "b", 0 0, L_0x555db7f2c4e0;  alias, 1 drivers
v0x555db7bde8b0_0 .net "cout", 0 0, L_0x555db7f2c7b0;  alias, 1 drivers
S_0x555db7be0120 .scope module, "ins6" "rca_Nbit" 3 150, 3 18 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7be02b0 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f49c55c4270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f34f20 .functor BUFZ 1, L_0x7f49c55c4270, C4<0>, C4<0>, C4<0>;
L_0x555db7f34fb0 .functor BUFZ 1, L_0x555db7f34980, C4<0>, C4<0>, C4<0>;
v0x555db7bf8bc0_0 .net "S", 15 0, L_0x555db7f34df0;  alias, 1 drivers
v0x555db7bf8cc0_0 .net "a", 15 0, L_0x555db7f2ce00;  alias, 1 drivers
v0x555db7bf8da0_0 .net "b", 15 0, L_0x555db7f2cf40;  alias, 1 drivers
v0x555db7bf8e60 .array "carry", 0 16;
v0x555db7bf8e60_0 .net v0x555db7bf8e60 0, 0 0, L_0x555db7f34f20; 1 drivers
v0x555db7bf8e60_1 .net v0x555db7bf8e60 1, 0 0, L_0x555db7f2d6d0; 1 drivers
v0x555db7bf8e60_2 .net v0x555db7bf8e60 2, 0 0, L_0x555db7f2dda0; 1 drivers
v0x555db7bf8e60_3 .net v0x555db7bf8e60 3, 0 0, L_0x555db7f2e550; 1 drivers
v0x555db7bf8e60_4 .net v0x555db7bf8e60 4, 0 0, L_0x555db7f2ec00; 1 drivers
v0x555db7bf8e60_5 .net v0x555db7bf8e60 5, 0 0, L_0x555db7f2f350; 1 drivers
v0x555db7bf8e60_6 .net v0x555db7bf8e60 6, 0 0, L_0x555db7f2fa00; 1 drivers
v0x555db7bf8e60_7 .net v0x555db7bf8e60 7, 0 0, L_0x555db7f30270; 1 drivers
v0x555db7bf8e60_8 .net v0x555db7bf8e60 8, 0 0, L_0x555db7f30900; 1 drivers
v0x555db7bf8e60_9 .net v0x555db7bf8e60 9, 0 0, L_0x555db7f31090; 1 drivers
v0x555db7bf8e60_10 .net v0x555db7bf8e60 10, 0 0, L_0x555db7f317a0; 1 drivers
v0x555db7bf8e60_11 .net v0x555db7bf8e60 11, 0 0, L_0x555db7f31f50; 1 drivers
v0x555db7bf8e60_12 .net v0x555db7bf8e60 12, 0 0, L_0x555db7f32670; 1 drivers
v0x555db7bf8e60_13 .net v0x555db7bf8e60 13, 0 0, L_0x555db7f32d90; 1 drivers
v0x555db7bf8e60_14 .net v0x555db7bf8e60 14, 0 0, L_0x555db7f33570; 1 drivers
v0x555db7bf8e60_15 .net v0x555db7bf8e60 15, 0 0, L_0x555db7f34180; 1 drivers
v0x555db7bf8e60_16 .net v0x555db7bf8e60 16, 0 0, L_0x555db7f34980; 1 drivers
v0x555db7bf8fe0_0 .net "cin", 0 0, L_0x7f49c55c4270;  1 drivers
v0x555db7bf90d0_0 .net "cout", 0 0, L_0x555db7f34fb0;  alias, 1 drivers
L_0x555db7f2d810 .part L_0x555db7f2ce00, 0, 1;
L_0x555db7f2d960 .part L_0x555db7f2cf40, 0, 1;
L_0x555db7f2dee0 .part L_0x555db7f2ce00, 1, 1;
L_0x555db7f2e0a0 .part L_0x555db7f2cf40, 1, 1;
L_0x555db7f2e690 .part L_0x555db7f2ce00, 2, 1;
L_0x555db7f2e7c0 .part L_0x555db7f2cf40, 2, 1;
L_0x555db7f2ed40 .part L_0x555db7f2ce00, 3, 1;
L_0x555db7f2ee70 .part L_0x555db7f2cf40, 3, 1;
L_0x555db7f2f490 .part L_0x555db7f2ce00, 4, 1;
L_0x555db7f2f5c0 .part L_0x555db7f2cf40, 4, 1;
L_0x555db7f2fb40 .part L_0x555db7f2ce00, 5, 1;
L_0x555db7f2fd80 .part L_0x555db7f2cf40, 5, 1;
L_0x555db7f303b0 .part L_0x555db7f2ce00, 6, 1;
L_0x555db7f304e0 .part L_0x555db7f2cf40, 6, 1;
L_0x555db7f30a40 .part L_0x555db7f2ce00, 7, 1;
L_0x555db7f30b70 .part L_0x555db7f2cf40, 7, 1;
L_0x555db7f311d0 .part L_0x555db7f2ce00, 8, 1;
L_0x555db7f31300 .part L_0x555db7f2cf40, 8, 1;
L_0x555db7f318e0 .part L_0x555db7f2ce00, 9, 1;
L_0x555db7f31a10 .part L_0x555db7f2cf40, 9, 1;
L_0x555db7f31430 .part L_0x555db7f2ce00, 10, 1;
L_0x555db7f32120 .part L_0x555db7f2cf40, 10, 1;
L_0x555db7f327b0 .part L_0x555db7f2ce00, 11, 1;
L_0x555db7f328e0 .part L_0x555db7f2cf40, 11, 1;
L_0x555db7f32ed0 .part L_0x555db7f2ce00, 12, 1;
L_0x555db7f33000 .part L_0x555db7f2cf40, 12, 1;
L_0x555db7f336b0 .part L_0x555db7f2ce00, 13, 1;
L_0x555db7f339f0 .part L_0x555db7f2cf40, 13, 1;
L_0x555db7f342c0 .part L_0x555db7f2ce00, 14, 1;
L_0x555db7f343f0 .part L_0x555db7f2cf40, 14, 1;
L_0x555db7f34a80 .part L_0x555db7f2ce00, 15, 1;
L_0x555db7f34bb0 .part L_0x555db7f2cf40, 15, 1;
LS_0x555db7f34df0_0_0 .concat8 [ 1 1 1 1], L_0x555db7f2d420, L_0x555db7f2dbd0, L_0x555db7f2e380, L_0x555db7f2ea30;
LS_0x555db7f34df0_0_4 .concat8 [ 1 1 1 1], L_0x555db7f2f130, L_0x555db7f2f830, L_0x555db7f300e0, L_0x555db7f306e0;
LS_0x555db7f34df0_0_8 .concat8 [ 1 1 1 1], L_0x555db7f30e70, L_0x555db7f31610, L_0x555db7f31d30, L_0x555db7f32450;
LS_0x555db7f34df0_0_12 .concat8 [ 1 1 1 1], L_0x555db7f32b70, L_0x555db7f33350, L_0x555db7f33f60, L_0x555db7f34760;
L_0x555db7f34df0 .concat8 [ 4 4 4 4], LS_0x555db7f34df0_0_0, LS_0x555db7f34df0_0_4, LS_0x555db7f34df0_0_8, LS_0x555db7f34df0_0_12;
S_0x555db7be0490 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7be06b0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7be0790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7be0490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2d6d0 .functor OR 1, L_0x555db7f2d340, L_0x555db7f2d5b0, C4<0>, C4<0>;
v0x555db7be16c0_0 .net "S", 0 0, L_0x555db7f2d420;  1 drivers
v0x555db7be1780_0 .net "a", 0 0, L_0x555db7f2d810;  1 drivers
v0x555db7be1850_0 .net "b", 0 0, L_0x555db7f2d960;  1 drivers
v0x555db7be1950_0 .net "cin", 0 0, L_0x555db7f34f20;  alias, 1 drivers
v0x555db7be1a20_0 .net "cout", 0 0, L_0x555db7f2d6d0;  alias, 1 drivers
v0x555db7be1b10_0 .net "cout1", 0 0, L_0x555db7f2d340;  1 drivers
v0x555db7be1bb0_0 .net "cout2", 0 0, L_0x555db7f2d5b0;  1 drivers
v0x555db7be1c80_0 .net "s1", 0 0, L_0x555db7f2d230;  1 drivers
S_0x555db7be0a20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7be0790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2d230 .functor XOR 1, L_0x555db7f2d810, L_0x555db7f2d960, C4<0>, C4<0>;
L_0x555db7f2d340 .functor AND 1, L_0x555db7f2d810, L_0x555db7f2d960, C4<1>, C4<1>;
v0x555db7be0cc0_0 .net "S", 0 0, L_0x555db7f2d230;  alias, 1 drivers
v0x555db7be0da0_0 .net "a", 0 0, L_0x555db7f2d810;  alias, 1 drivers
v0x555db7be0e60_0 .net "b", 0 0, L_0x555db7f2d960;  alias, 1 drivers
v0x555db7be0f30_0 .net "cout", 0 0, L_0x555db7f2d340;  alias, 1 drivers
S_0x555db7be10a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7be0790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2d420 .functor XOR 1, L_0x555db7f34f20, L_0x555db7f2d230, C4<0>, C4<0>;
L_0x555db7f2d5b0 .functor AND 1, L_0x555db7f34f20, L_0x555db7f2d230, C4<1>, C4<1>;
v0x555db7be1310_0 .net "S", 0 0, L_0x555db7f2d420;  alias, 1 drivers
v0x555db7be13d0_0 .net "a", 0 0, L_0x555db7f34f20;  alias, 1 drivers
v0x555db7be1490_0 .net "b", 0 0, L_0x555db7f2d230;  alias, 1 drivers
v0x555db7be1590_0 .net "cout", 0 0, L_0x555db7f2d5b0;  alias, 1 drivers
S_0x555db7be1d70 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7be1f70 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7be2030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7be1d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2dda0 .functor OR 1, L_0x555db7f2db40, L_0x555db7f2dd10, C4<0>, C4<0>;
v0x555db7be2f20_0 .net "S", 0 0, L_0x555db7f2dbd0;  1 drivers
v0x555db7be2fe0_0 .net "a", 0 0, L_0x555db7f2dee0;  1 drivers
v0x555db7be30b0_0 .net "b", 0 0, L_0x555db7f2e0a0;  1 drivers
v0x555db7be31b0_0 .net "cin", 0 0, L_0x555db7f2d6d0;  alias, 1 drivers
v0x555db7be32a0_0 .net "cout", 0 0, L_0x555db7f2dda0;  alias, 1 drivers
v0x555db7be3390_0 .net "cout1", 0 0, L_0x555db7f2db40;  1 drivers
v0x555db7be3430_0 .net "cout2", 0 0, L_0x555db7f2dd10;  1 drivers
v0x555db7be34d0_0 .net "s1", 0 0, L_0x555db7f2da90;  1 drivers
S_0x555db7be2290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7be2030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2da90 .functor XOR 1, L_0x555db7f2dee0, L_0x555db7f2e0a0, C4<0>, C4<0>;
L_0x555db7f2db40 .functor AND 1, L_0x555db7f2dee0, L_0x555db7f2e0a0, C4<1>, C4<1>;
v0x555db7be2530_0 .net "S", 0 0, L_0x555db7f2da90;  alias, 1 drivers
v0x555db7be2610_0 .net "a", 0 0, L_0x555db7f2dee0;  alias, 1 drivers
v0x555db7be26d0_0 .net "b", 0 0, L_0x555db7f2e0a0;  alias, 1 drivers
v0x555db7be27a0_0 .net "cout", 0 0, L_0x555db7f2db40;  alias, 1 drivers
S_0x555db7be2910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7be2030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2dbd0 .functor XOR 1, L_0x555db7f2d6d0, L_0x555db7f2da90, C4<0>, C4<0>;
L_0x555db7f2dd10 .functor AND 1, L_0x555db7f2d6d0, L_0x555db7f2da90, C4<1>, C4<1>;
v0x555db7be2b80_0 .net "S", 0 0, L_0x555db7f2dbd0;  alias, 1 drivers
v0x555db7be2c40_0 .net "a", 0 0, L_0x555db7f2d6d0;  alias, 1 drivers
v0x555db7be2d30_0 .net "b", 0 0, L_0x555db7f2da90;  alias, 1 drivers
v0x555db7be2e30_0 .net "cout", 0 0, L_0x555db7f2dd10;  alias, 1 drivers
S_0x555db7be35c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7be37c0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7be3880 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7be35c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2e550 .functor OR 1, L_0x555db7f2e2f0, L_0x555db7f2e4c0, C4<0>, C4<0>;
v0x555db7be47a0_0 .net "S", 0 0, L_0x555db7f2e380;  1 drivers
v0x555db7be4860_0 .net "a", 0 0, L_0x555db7f2e690;  1 drivers
v0x555db7be4930_0 .net "b", 0 0, L_0x555db7f2e7c0;  1 drivers
v0x555db7be4a30_0 .net "cin", 0 0, L_0x555db7f2dda0;  alias, 1 drivers
v0x555db7be4b20_0 .net "cout", 0 0, L_0x555db7f2e550;  alias, 1 drivers
v0x555db7be4c10_0 .net "cout1", 0 0, L_0x555db7f2e2f0;  1 drivers
v0x555db7be4cb0_0 .net "cout2", 0 0, L_0x555db7f2e4c0;  1 drivers
v0x555db7be4d50_0 .net "s1", 0 0, L_0x555db7f2e260;  1 drivers
S_0x555db7be3b10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7be3880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2e260 .functor XOR 1, L_0x555db7f2e690, L_0x555db7f2e7c0, C4<0>, C4<0>;
L_0x555db7f2e2f0 .functor AND 1, L_0x555db7f2e690, L_0x555db7f2e7c0, C4<1>, C4<1>;
v0x555db7be3db0_0 .net "S", 0 0, L_0x555db7f2e260;  alias, 1 drivers
v0x555db7be3e90_0 .net "a", 0 0, L_0x555db7f2e690;  alias, 1 drivers
v0x555db7be3f50_0 .net "b", 0 0, L_0x555db7f2e7c0;  alias, 1 drivers
v0x555db7be4020_0 .net "cout", 0 0, L_0x555db7f2e2f0;  alias, 1 drivers
S_0x555db7be4190 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7be3880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2e380 .functor XOR 1, L_0x555db7f2dda0, L_0x555db7f2e260, C4<0>, C4<0>;
L_0x555db7f2e4c0 .functor AND 1, L_0x555db7f2dda0, L_0x555db7f2e260, C4<1>, C4<1>;
v0x555db7be4400_0 .net "S", 0 0, L_0x555db7f2e380;  alias, 1 drivers
v0x555db7be44c0_0 .net "a", 0 0, L_0x555db7f2dda0;  alias, 1 drivers
v0x555db7be45b0_0 .net "b", 0 0, L_0x555db7f2e260;  alias, 1 drivers
v0x555db7be46b0_0 .net "cout", 0 0, L_0x555db7f2e4c0;  alias, 1 drivers
S_0x555db7be4e40 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7be5040 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7be5120 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7be4e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2ec00 .functor OR 1, L_0x555db7f2e9a0, L_0x555db7f2eb70, C4<0>, C4<0>;
v0x555db7be6010_0 .net "S", 0 0, L_0x555db7f2ea30;  1 drivers
v0x555db7be60d0_0 .net "a", 0 0, L_0x555db7f2ed40;  1 drivers
v0x555db7be61a0_0 .net "b", 0 0, L_0x555db7f2ee70;  1 drivers
v0x555db7be62a0_0 .net "cin", 0 0, L_0x555db7f2e550;  alias, 1 drivers
v0x555db7be6390_0 .net "cout", 0 0, L_0x555db7f2ec00;  alias, 1 drivers
v0x555db7be6480_0 .net "cout1", 0 0, L_0x555db7f2e9a0;  1 drivers
v0x555db7be6520_0 .net "cout2", 0 0, L_0x555db7f2eb70;  1 drivers
v0x555db7be65c0_0 .net "s1", 0 0, L_0x555db7f2e8f0;  1 drivers
S_0x555db7be5380 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7be5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2e8f0 .functor XOR 1, L_0x555db7f2ed40, L_0x555db7f2ee70, C4<0>, C4<0>;
L_0x555db7f2e9a0 .functor AND 1, L_0x555db7f2ed40, L_0x555db7f2ee70, C4<1>, C4<1>;
v0x555db7be5620_0 .net "S", 0 0, L_0x555db7f2e8f0;  alias, 1 drivers
v0x555db7be5700_0 .net "a", 0 0, L_0x555db7f2ed40;  alias, 1 drivers
v0x555db7be57c0_0 .net "b", 0 0, L_0x555db7f2ee70;  alias, 1 drivers
v0x555db7be5890_0 .net "cout", 0 0, L_0x555db7f2e9a0;  alias, 1 drivers
S_0x555db7be5a00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7be5120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2ea30 .functor XOR 1, L_0x555db7f2e550, L_0x555db7f2e8f0, C4<0>, C4<0>;
L_0x555db7f2eb70 .functor AND 1, L_0x555db7f2e550, L_0x555db7f2e8f0, C4<1>, C4<1>;
v0x555db7be5c70_0 .net "S", 0 0, L_0x555db7f2ea30;  alias, 1 drivers
v0x555db7be5d30_0 .net "a", 0 0, L_0x555db7f2e550;  alias, 1 drivers
v0x555db7be5e20_0 .net "b", 0 0, L_0x555db7f2e8f0;  alias, 1 drivers
v0x555db7be5f20_0 .net "cout", 0 0, L_0x555db7f2eb70;  alias, 1 drivers
S_0x555db7be66b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7be6900 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7be69e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7be66b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2f350 .functor OR 1, L_0x555db7f2f0a0, L_0x555db7f2f2c0, C4<0>, C4<0>;
v0x555db7be78a0_0 .net "S", 0 0, L_0x555db7f2f130;  1 drivers
v0x555db7be7960_0 .net "a", 0 0, L_0x555db7f2f490;  1 drivers
v0x555db7be7a30_0 .net "b", 0 0, L_0x555db7f2f5c0;  1 drivers
v0x555db7be7b30_0 .net "cin", 0 0, L_0x555db7f2ec00;  alias, 1 drivers
v0x555db7be7c20_0 .net "cout", 0 0, L_0x555db7f2f350;  alias, 1 drivers
v0x555db7be7d10_0 .net "cout1", 0 0, L_0x555db7f2f0a0;  1 drivers
v0x555db7be7db0_0 .net "cout2", 0 0, L_0x555db7f2f2c0;  1 drivers
v0x555db7be7e50_0 .net "s1", 0 0, L_0x555db7f2eff0;  1 drivers
S_0x555db7be6c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7be69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2eff0 .functor XOR 1, L_0x555db7f2f490, L_0x555db7f2f5c0, C4<0>, C4<0>;
L_0x555db7f2f0a0 .functor AND 1, L_0x555db7f2f490, L_0x555db7f2f5c0, C4<1>, C4<1>;
v0x555db7be6eb0_0 .net "S", 0 0, L_0x555db7f2eff0;  alias, 1 drivers
v0x555db7be6f90_0 .net "a", 0 0, L_0x555db7f2f490;  alias, 1 drivers
v0x555db7be7050_0 .net "b", 0 0, L_0x555db7f2f5c0;  alias, 1 drivers
v0x555db7be7120_0 .net "cout", 0 0, L_0x555db7f2f0a0;  alias, 1 drivers
S_0x555db7be7290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7be69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2f130 .functor XOR 1, L_0x555db7f2ec00, L_0x555db7f2eff0, C4<0>, C4<0>;
L_0x555db7f2f2c0 .functor AND 1, L_0x555db7f2ec00, L_0x555db7f2eff0, C4<1>, C4<1>;
v0x555db7be7500_0 .net "S", 0 0, L_0x555db7f2f130;  alias, 1 drivers
v0x555db7be75c0_0 .net "a", 0 0, L_0x555db7f2ec00;  alias, 1 drivers
v0x555db7be76b0_0 .net "b", 0 0, L_0x555db7f2eff0;  alias, 1 drivers
v0x555db7be77b0_0 .net "cout", 0 0, L_0x555db7f2f2c0;  alias, 1 drivers
S_0x555db7be7f40 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7be8140 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7be8220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7be7f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f2fa00 .functor OR 1, L_0x555db7f2f7a0, L_0x555db7f2f970, C4<0>, C4<0>;
v0x555db7be9110_0 .net "S", 0 0, L_0x555db7f2f830;  1 drivers
v0x555db7be91d0_0 .net "a", 0 0, L_0x555db7f2fb40;  1 drivers
v0x555db7be92a0_0 .net "b", 0 0, L_0x555db7f2fd80;  1 drivers
v0x555db7be93a0_0 .net "cin", 0 0, L_0x555db7f2f350;  alias, 1 drivers
v0x555db7be9490_0 .net "cout", 0 0, L_0x555db7f2fa00;  alias, 1 drivers
v0x555db7be9580_0 .net "cout1", 0 0, L_0x555db7f2f7a0;  1 drivers
v0x555db7be9620_0 .net "cout2", 0 0, L_0x555db7f2f970;  1 drivers
v0x555db7be96c0_0 .net "s1", 0 0, L_0x555db7f2f6f0;  1 drivers
S_0x555db7be8480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7be8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2f6f0 .functor XOR 1, L_0x555db7f2fb40, L_0x555db7f2fd80, C4<0>, C4<0>;
L_0x555db7f2f7a0 .functor AND 1, L_0x555db7f2fb40, L_0x555db7f2fd80, C4<1>, C4<1>;
v0x555db7be8720_0 .net "S", 0 0, L_0x555db7f2f6f0;  alias, 1 drivers
v0x555db7be8800_0 .net "a", 0 0, L_0x555db7f2fb40;  alias, 1 drivers
v0x555db7be88c0_0 .net "b", 0 0, L_0x555db7f2fd80;  alias, 1 drivers
v0x555db7be8990_0 .net "cout", 0 0, L_0x555db7f2f7a0;  alias, 1 drivers
S_0x555db7be8b00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7be8220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2f830 .functor XOR 1, L_0x555db7f2f350, L_0x555db7f2f6f0, C4<0>, C4<0>;
L_0x555db7f2f970 .functor AND 1, L_0x555db7f2f350, L_0x555db7f2f6f0, C4<1>, C4<1>;
v0x555db7be8d70_0 .net "S", 0 0, L_0x555db7f2f830;  alias, 1 drivers
v0x555db7be8e30_0 .net "a", 0 0, L_0x555db7f2f350;  alias, 1 drivers
v0x555db7be8f20_0 .net "b", 0 0, L_0x555db7f2f6f0;  alias, 1 drivers
v0x555db7be9020_0 .net "cout", 0 0, L_0x555db7f2f970;  alias, 1 drivers
S_0x555db7be97b0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7be99b0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7be9a90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7be97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f30270 .functor OR 1, L_0x555db7f30050, L_0x555db7f301e0, C4<0>, C4<0>;
v0x555db7bea980_0 .net "S", 0 0, L_0x555db7f300e0;  1 drivers
v0x555db7beaa40_0 .net "a", 0 0, L_0x555db7f303b0;  1 drivers
v0x555db7beab10_0 .net "b", 0 0, L_0x555db7f304e0;  1 drivers
v0x555db7beac10_0 .net "cin", 0 0, L_0x555db7f2fa00;  alias, 1 drivers
v0x555db7bead00_0 .net "cout", 0 0, L_0x555db7f30270;  alias, 1 drivers
v0x555db7beadf0_0 .net "cout1", 0 0, L_0x555db7f30050;  1 drivers
v0x555db7beae90_0 .net "cout2", 0 0, L_0x555db7f301e0;  1 drivers
v0x555db7beaf30_0 .net "s1", 0 0, L_0x555db7f2ffa0;  1 drivers
S_0x555db7be9cf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7be9a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2ffa0 .functor XOR 1, L_0x555db7f303b0, L_0x555db7f304e0, C4<0>, C4<0>;
L_0x555db7f30050 .functor AND 1, L_0x555db7f303b0, L_0x555db7f304e0, C4<1>, C4<1>;
v0x555db7be9f90_0 .net "S", 0 0, L_0x555db7f2ffa0;  alias, 1 drivers
v0x555db7bea070_0 .net "a", 0 0, L_0x555db7f303b0;  alias, 1 drivers
v0x555db7bea130_0 .net "b", 0 0, L_0x555db7f304e0;  alias, 1 drivers
v0x555db7bea200_0 .net "cout", 0 0, L_0x555db7f30050;  alias, 1 drivers
S_0x555db7bea370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7be9a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f300e0 .functor XOR 1, L_0x555db7f2fa00, L_0x555db7f2ffa0, C4<0>, C4<0>;
L_0x555db7f301e0 .functor AND 1, L_0x555db7f2fa00, L_0x555db7f2ffa0, C4<1>, C4<1>;
v0x555db7bea5e0_0 .net "S", 0 0, L_0x555db7f300e0;  alias, 1 drivers
v0x555db7bea6a0_0 .net "a", 0 0, L_0x555db7f2fa00;  alias, 1 drivers
v0x555db7bea790_0 .net "b", 0 0, L_0x555db7f2ffa0;  alias, 1 drivers
v0x555db7bea890_0 .net "cout", 0 0, L_0x555db7f301e0;  alias, 1 drivers
S_0x555db7beb020 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7beb220 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7beb300 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7beb020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f30900 .functor OR 1, L_0x555db7f30650, L_0x555db7f30870, C4<0>, C4<0>;
v0x555db7bec1f0_0 .net "S", 0 0, L_0x555db7f306e0;  1 drivers
v0x555db7bec2b0_0 .net "a", 0 0, L_0x555db7f30a40;  1 drivers
v0x555db7bec380_0 .net "b", 0 0, L_0x555db7f30b70;  1 drivers
v0x555db7bec480_0 .net "cin", 0 0, L_0x555db7f30270;  alias, 1 drivers
v0x555db7bec570_0 .net "cout", 0 0, L_0x555db7f30900;  alias, 1 drivers
v0x555db7bec660_0 .net "cout1", 0 0, L_0x555db7f30650;  1 drivers
v0x555db7bec700_0 .net "cout2", 0 0, L_0x555db7f30870;  1 drivers
v0x555db7bec7a0_0 .net "s1", 0 0, L_0x555db7f2ff30;  1 drivers
S_0x555db7beb560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7beb300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f2ff30 .functor XOR 1, L_0x555db7f30a40, L_0x555db7f30b70, C4<0>, C4<0>;
L_0x555db7f30650 .functor AND 1, L_0x555db7f30a40, L_0x555db7f30b70, C4<1>, C4<1>;
v0x555db7beb800_0 .net "S", 0 0, L_0x555db7f2ff30;  alias, 1 drivers
v0x555db7beb8e0_0 .net "a", 0 0, L_0x555db7f30a40;  alias, 1 drivers
v0x555db7beb9a0_0 .net "b", 0 0, L_0x555db7f30b70;  alias, 1 drivers
v0x555db7beba70_0 .net "cout", 0 0, L_0x555db7f30650;  alias, 1 drivers
S_0x555db7bebbe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7beb300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f306e0 .functor XOR 1, L_0x555db7f30270, L_0x555db7f2ff30, C4<0>, C4<0>;
L_0x555db7f30870 .functor AND 1, L_0x555db7f30270, L_0x555db7f2ff30, C4<1>, C4<1>;
v0x555db7bebe50_0 .net "S", 0 0, L_0x555db7f306e0;  alias, 1 drivers
v0x555db7bebf10_0 .net "a", 0 0, L_0x555db7f30270;  alias, 1 drivers
v0x555db7bec000_0 .net "b", 0 0, L_0x555db7f2ff30;  alias, 1 drivers
v0x555db7bec100_0 .net "cout", 0 0, L_0x555db7f30870;  alias, 1 drivers
S_0x555db7bec890 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7be68b0 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7becb20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bec890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f31090 .functor OR 1, L_0x555db7f30de0, L_0x555db7f31000, C4<0>, C4<0>;
v0x555db7beda10_0 .net "S", 0 0, L_0x555db7f30e70;  1 drivers
v0x555db7bedad0_0 .net "a", 0 0, L_0x555db7f311d0;  1 drivers
v0x555db7bedba0_0 .net "b", 0 0, L_0x555db7f31300;  1 drivers
v0x555db7bedca0_0 .net "cin", 0 0, L_0x555db7f30900;  alias, 1 drivers
v0x555db7bedd90_0 .net "cout", 0 0, L_0x555db7f31090;  alias, 1 drivers
v0x555db7bede80_0 .net "cout1", 0 0, L_0x555db7f30de0;  1 drivers
v0x555db7bedf20_0 .net "cout2", 0 0, L_0x555db7f31000;  1 drivers
v0x555db7bedfc0_0 .net "s1", 0 0, L_0x555db7f30d30;  1 drivers
S_0x555db7becd80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7becb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f30d30 .functor XOR 1, L_0x555db7f311d0, L_0x555db7f31300, C4<0>, C4<0>;
L_0x555db7f30de0 .functor AND 1, L_0x555db7f311d0, L_0x555db7f31300, C4<1>, C4<1>;
v0x555db7bed020_0 .net "S", 0 0, L_0x555db7f30d30;  alias, 1 drivers
v0x555db7bed100_0 .net "a", 0 0, L_0x555db7f311d0;  alias, 1 drivers
v0x555db7bed1c0_0 .net "b", 0 0, L_0x555db7f31300;  alias, 1 drivers
v0x555db7bed290_0 .net "cout", 0 0, L_0x555db7f30de0;  alias, 1 drivers
S_0x555db7bed400 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7becb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f30e70 .functor XOR 1, L_0x555db7f30900, L_0x555db7f30d30, C4<0>, C4<0>;
L_0x555db7f31000 .functor AND 1, L_0x555db7f30900, L_0x555db7f30d30, C4<1>, C4<1>;
v0x555db7bed670_0 .net "S", 0 0, L_0x555db7f30e70;  alias, 1 drivers
v0x555db7bed730_0 .net "a", 0 0, L_0x555db7f30900;  alias, 1 drivers
v0x555db7bed820_0 .net "b", 0 0, L_0x555db7f30d30;  alias, 1 drivers
v0x555db7bed920_0 .net "cout", 0 0, L_0x555db7f31000;  alias, 1 drivers
S_0x555db7bee0b0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7bee2b0 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db7bee390 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bee0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f317a0 .functor OR 1, L_0x555db7f31580, L_0x555db7f31710, C4<0>, C4<0>;
v0x555db7bef280_0 .net "S", 0 0, L_0x555db7f31610;  1 drivers
v0x555db7bef340_0 .net "a", 0 0, L_0x555db7f318e0;  1 drivers
v0x555db7bef410_0 .net "b", 0 0, L_0x555db7f31a10;  1 drivers
v0x555db7bef510_0 .net "cin", 0 0, L_0x555db7f31090;  alias, 1 drivers
v0x555db7bef600_0 .net "cout", 0 0, L_0x555db7f317a0;  alias, 1 drivers
v0x555db7bef6f0_0 .net "cout1", 0 0, L_0x555db7f31580;  1 drivers
v0x555db7bef790_0 .net "cout2", 0 0, L_0x555db7f31710;  1 drivers
v0x555db7bef830_0 .net "s1", 0 0, L_0x555db7f314d0;  1 drivers
S_0x555db7bee5f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bee390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f314d0 .functor XOR 1, L_0x555db7f318e0, L_0x555db7f31a10, C4<0>, C4<0>;
L_0x555db7f31580 .functor AND 1, L_0x555db7f318e0, L_0x555db7f31a10, C4<1>, C4<1>;
v0x555db7bee890_0 .net "S", 0 0, L_0x555db7f314d0;  alias, 1 drivers
v0x555db7bee970_0 .net "a", 0 0, L_0x555db7f318e0;  alias, 1 drivers
v0x555db7beea30_0 .net "b", 0 0, L_0x555db7f31a10;  alias, 1 drivers
v0x555db7beeb00_0 .net "cout", 0 0, L_0x555db7f31580;  alias, 1 drivers
S_0x555db7beec70 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bee390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f31610 .functor XOR 1, L_0x555db7f31090, L_0x555db7f314d0, C4<0>, C4<0>;
L_0x555db7f31710 .functor AND 1, L_0x555db7f31090, L_0x555db7f314d0, C4<1>, C4<1>;
v0x555db7beeee0_0 .net "S", 0 0, L_0x555db7f31610;  alias, 1 drivers
v0x555db7beefa0_0 .net "a", 0 0, L_0x555db7f31090;  alias, 1 drivers
v0x555db7bef090_0 .net "b", 0 0, L_0x555db7f314d0;  alias, 1 drivers
v0x555db7bef190_0 .net "cout", 0 0, L_0x555db7f31710;  alias, 1 drivers
S_0x555db7bef920 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7befb20 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db7befc00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bef920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f31f50 .functor OR 1, L_0x555db7f31ca0, L_0x555db7f31ec0, C4<0>, C4<0>;
v0x555db7bf0af0_0 .net "S", 0 0, L_0x555db7f31d30;  1 drivers
v0x555db7bf0bb0_0 .net "a", 0 0, L_0x555db7f31430;  1 drivers
v0x555db7bf0c80_0 .net "b", 0 0, L_0x555db7f32120;  1 drivers
v0x555db7bf0d80_0 .net "cin", 0 0, L_0x555db7f317a0;  alias, 1 drivers
v0x555db7bf0e70_0 .net "cout", 0 0, L_0x555db7f31f50;  alias, 1 drivers
v0x555db7bf0f60_0 .net "cout1", 0 0, L_0x555db7f31ca0;  1 drivers
v0x555db7bf1000_0 .net "cout2", 0 0, L_0x555db7f31ec0;  1 drivers
v0x555db7bf10a0_0 .net "s1", 0 0, L_0x555db7f31bf0;  1 drivers
S_0x555db7befe60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7befc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f31bf0 .functor XOR 1, L_0x555db7f31430, L_0x555db7f32120, C4<0>, C4<0>;
L_0x555db7f31ca0 .functor AND 1, L_0x555db7f31430, L_0x555db7f32120, C4<1>, C4<1>;
v0x555db7bf0100_0 .net "S", 0 0, L_0x555db7f31bf0;  alias, 1 drivers
v0x555db7bf01e0_0 .net "a", 0 0, L_0x555db7f31430;  alias, 1 drivers
v0x555db7bf02a0_0 .net "b", 0 0, L_0x555db7f32120;  alias, 1 drivers
v0x555db7bf0370_0 .net "cout", 0 0, L_0x555db7f31ca0;  alias, 1 drivers
S_0x555db7bf04e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7befc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f31d30 .functor XOR 1, L_0x555db7f317a0, L_0x555db7f31bf0, C4<0>, C4<0>;
L_0x555db7f31ec0 .functor AND 1, L_0x555db7f317a0, L_0x555db7f31bf0, C4<1>, C4<1>;
v0x555db7bf0750_0 .net "S", 0 0, L_0x555db7f31d30;  alias, 1 drivers
v0x555db7bf0810_0 .net "a", 0 0, L_0x555db7f317a0;  alias, 1 drivers
v0x555db7bf0900_0 .net "b", 0 0, L_0x555db7f31bf0;  alias, 1 drivers
v0x555db7bf0a00_0 .net "cout", 0 0, L_0x555db7f31ec0;  alias, 1 drivers
S_0x555db7bf1190 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7bf1390 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db7bf1470 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bf1190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f32670 .functor OR 1, L_0x555db7f323c0, L_0x555db7f325e0, C4<0>, C4<0>;
v0x555db7bf2360_0 .net "S", 0 0, L_0x555db7f32450;  1 drivers
v0x555db7bf2420_0 .net "a", 0 0, L_0x555db7f327b0;  1 drivers
v0x555db7bf24f0_0 .net "b", 0 0, L_0x555db7f328e0;  1 drivers
v0x555db7bf25f0_0 .net "cin", 0 0, L_0x555db7f31f50;  alias, 1 drivers
v0x555db7bf26e0_0 .net "cout", 0 0, L_0x555db7f32670;  alias, 1 drivers
v0x555db7bf27d0_0 .net "cout1", 0 0, L_0x555db7f323c0;  1 drivers
v0x555db7bf2870_0 .net "cout2", 0 0, L_0x555db7f325e0;  1 drivers
v0x555db7bf2910_0 .net "s1", 0 0, L_0x555db7f32310;  1 drivers
S_0x555db7bf16d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bf1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f32310 .functor XOR 1, L_0x555db7f327b0, L_0x555db7f328e0, C4<0>, C4<0>;
L_0x555db7f323c0 .functor AND 1, L_0x555db7f327b0, L_0x555db7f328e0, C4<1>, C4<1>;
v0x555db7bf1970_0 .net "S", 0 0, L_0x555db7f32310;  alias, 1 drivers
v0x555db7bf1a50_0 .net "a", 0 0, L_0x555db7f327b0;  alias, 1 drivers
v0x555db7bf1b10_0 .net "b", 0 0, L_0x555db7f328e0;  alias, 1 drivers
v0x555db7bf1be0_0 .net "cout", 0 0, L_0x555db7f323c0;  alias, 1 drivers
S_0x555db7bf1d50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bf1470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f32450 .functor XOR 1, L_0x555db7f31f50, L_0x555db7f32310, C4<0>, C4<0>;
L_0x555db7f325e0 .functor AND 1, L_0x555db7f31f50, L_0x555db7f32310, C4<1>, C4<1>;
v0x555db7bf1fc0_0 .net "S", 0 0, L_0x555db7f32450;  alias, 1 drivers
v0x555db7bf2080_0 .net "a", 0 0, L_0x555db7f31f50;  alias, 1 drivers
v0x555db7bf2170_0 .net "b", 0 0, L_0x555db7f32310;  alias, 1 drivers
v0x555db7bf2270_0 .net "cout", 0 0, L_0x555db7f325e0;  alias, 1 drivers
S_0x555db7bf2a00 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7bf2c00 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7bf2ce0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bf2a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f32d90 .functor OR 1, L_0x555db7f32ae0, L_0x555db7f32d00, C4<0>, C4<0>;
v0x555db7bf3bd0_0 .net "S", 0 0, L_0x555db7f32b70;  1 drivers
v0x555db7bf3c90_0 .net "a", 0 0, L_0x555db7f32ed0;  1 drivers
v0x555db7bf3d60_0 .net "b", 0 0, L_0x555db7f33000;  1 drivers
v0x555db7bf3e60_0 .net "cin", 0 0, L_0x555db7f32670;  alias, 1 drivers
v0x555db7bf3f50_0 .net "cout", 0 0, L_0x555db7f32d90;  alias, 1 drivers
v0x555db7bf4040_0 .net "cout1", 0 0, L_0x555db7f32ae0;  1 drivers
v0x555db7bf40e0_0 .net "cout2", 0 0, L_0x555db7f32d00;  1 drivers
v0x555db7bf4180_0 .net "s1", 0 0, L_0x555db7f32250;  1 drivers
S_0x555db7bf2f40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bf2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f32250 .functor XOR 1, L_0x555db7f32ed0, L_0x555db7f33000, C4<0>, C4<0>;
L_0x555db7f32ae0 .functor AND 1, L_0x555db7f32ed0, L_0x555db7f33000, C4<1>, C4<1>;
v0x555db7bf31e0_0 .net "S", 0 0, L_0x555db7f32250;  alias, 1 drivers
v0x555db7bf32c0_0 .net "a", 0 0, L_0x555db7f32ed0;  alias, 1 drivers
v0x555db7bf3380_0 .net "b", 0 0, L_0x555db7f33000;  alias, 1 drivers
v0x555db7bf3450_0 .net "cout", 0 0, L_0x555db7f32ae0;  alias, 1 drivers
S_0x555db7bf35c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bf2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f32b70 .functor XOR 1, L_0x555db7f32670, L_0x555db7f32250, C4<0>, C4<0>;
L_0x555db7f32d00 .functor AND 1, L_0x555db7f32670, L_0x555db7f32250, C4<1>, C4<1>;
v0x555db7bf3830_0 .net "S", 0 0, L_0x555db7f32b70;  alias, 1 drivers
v0x555db7bf38f0_0 .net "a", 0 0, L_0x555db7f32670;  alias, 1 drivers
v0x555db7bf39e0_0 .net "b", 0 0, L_0x555db7f32250;  alias, 1 drivers
v0x555db7bf3ae0_0 .net "cout", 0 0, L_0x555db7f32d00;  alias, 1 drivers
S_0x555db7bf4270 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7bf4470 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7bf4550 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bf4270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f33570 .functor OR 1, L_0x555db7f332c0, L_0x555db7f334e0, C4<0>, C4<0>;
v0x555db7bf5440_0 .net "S", 0 0, L_0x555db7f33350;  1 drivers
v0x555db7bf5500_0 .net "a", 0 0, L_0x555db7f336b0;  1 drivers
v0x555db7bf55d0_0 .net "b", 0 0, L_0x555db7f339f0;  1 drivers
v0x555db7bf56d0_0 .net "cin", 0 0, L_0x555db7f32d90;  alias, 1 drivers
v0x555db7bf57c0_0 .net "cout", 0 0, L_0x555db7f33570;  alias, 1 drivers
v0x555db7bf58b0_0 .net "cout1", 0 0, L_0x555db7f332c0;  1 drivers
v0x555db7bf5950_0 .net "cout2", 0 0, L_0x555db7f334e0;  1 drivers
v0x555db7bf59f0_0 .net "s1", 0 0, L_0x555db7f33210;  1 drivers
S_0x555db7bf47b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bf4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f33210 .functor XOR 1, L_0x555db7f336b0, L_0x555db7f339f0, C4<0>, C4<0>;
L_0x555db7f332c0 .functor AND 1, L_0x555db7f336b0, L_0x555db7f339f0, C4<1>, C4<1>;
v0x555db7bf4a50_0 .net "S", 0 0, L_0x555db7f33210;  alias, 1 drivers
v0x555db7bf4b30_0 .net "a", 0 0, L_0x555db7f336b0;  alias, 1 drivers
v0x555db7bf4bf0_0 .net "b", 0 0, L_0x555db7f339f0;  alias, 1 drivers
v0x555db7bf4cc0_0 .net "cout", 0 0, L_0x555db7f332c0;  alias, 1 drivers
S_0x555db7bf4e30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bf4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f33350 .functor XOR 1, L_0x555db7f32d90, L_0x555db7f33210, C4<0>, C4<0>;
L_0x555db7f334e0 .functor AND 1, L_0x555db7f32d90, L_0x555db7f33210, C4<1>, C4<1>;
v0x555db7bf50a0_0 .net "S", 0 0, L_0x555db7f33350;  alias, 1 drivers
v0x555db7bf5160_0 .net "a", 0 0, L_0x555db7f32d90;  alias, 1 drivers
v0x555db7bf5250_0 .net "b", 0 0, L_0x555db7f33210;  alias, 1 drivers
v0x555db7bf5350_0 .net "cout", 0 0, L_0x555db7f334e0;  alias, 1 drivers
S_0x555db7bf5ae0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7bf5ce0 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db7bf5dc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bf5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f34180 .functor OR 1, L_0x555db7f33ed0, L_0x555db7f340f0, C4<0>, C4<0>;
v0x555db7bf6cb0_0 .net "S", 0 0, L_0x555db7f33f60;  1 drivers
v0x555db7bf6d70_0 .net "a", 0 0, L_0x555db7f342c0;  1 drivers
v0x555db7bf6e40_0 .net "b", 0 0, L_0x555db7f343f0;  1 drivers
v0x555db7bf6f40_0 .net "cin", 0 0, L_0x555db7f33570;  alias, 1 drivers
v0x555db7bf7030_0 .net "cout", 0 0, L_0x555db7f34180;  alias, 1 drivers
v0x555db7bf7120_0 .net "cout1", 0 0, L_0x555db7f33ed0;  1 drivers
v0x555db7bf71c0_0 .net "cout2", 0 0, L_0x555db7f340f0;  1 drivers
v0x555db7bf7260_0 .net "s1", 0 0, L_0x555db7f33e20;  1 drivers
S_0x555db7bf6020 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bf5dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f33e20 .functor XOR 1, L_0x555db7f342c0, L_0x555db7f343f0, C4<0>, C4<0>;
L_0x555db7f33ed0 .functor AND 1, L_0x555db7f342c0, L_0x555db7f343f0, C4<1>, C4<1>;
v0x555db7bf62c0_0 .net "S", 0 0, L_0x555db7f33e20;  alias, 1 drivers
v0x555db7bf63a0_0 .net "a", 0 0, L_0x555db7f342c0;  alias, 1 drivers
v0x555db7bf6460_0 .net "b", 0 0, L_0x555db7f343f0;  alias, 1 drivers
v0x555db7bf6530_0 .net "cout", 0 0, L_0x555db7f33ed0;  alias, 1 drivers
S_0x555db7bf66a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bf5dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f33f60 .functor XOR 1, L_0x555db7f33570, L_0x555db7f33e20, C4<0>, C4<0>;
L_0x555db7f340f0 .functor AND 1, L_0x555db7f33570, L_0x555db7f33e20, C4<1>, C4<1>;
v0x555db7bf6910_0 .net "S", 0 0, L_0x555db7f33f60;  alias, 1 drivers
v0x555db7bf69d0_0 .net "a", 0 0, L_0x555db7f33570;  alias, 1 drivers
v0x555db7bf6ac0_0 .net "b", 0 0, L_0x555db7f33e20;  alias, 1 drivers
v0x555db7bf6bc0_0 .net "cout", 0 0, L_0x555db7f340f0;  alias, 1 drivers
S_0x555db7bf7350 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7be0120;
 .timescale 0 0;
P_0x555db7bf7550 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db7bf7630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bf7350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f34980 .functor OR 1, L_0x555db7f346d0, L_0x555db7f348f0, C4<0>, C4<0>;
v0x555db7bf8520_0 .net "S", 0 0, L_0x555db7f34760;  1 drivers
v0x555db7bf85e0_0 .net "a", 0 0, L_0x555db7f34a80;  1 drivers
v0x555db7bf86b0_0 .net "b", 0 0, L_0x555db7f34bb0;  1 drivers
v0x555db7bf87b0_0 .net "cin", 0 0, L_0x555db7f34180;  alias, 1 drivers
v0x555db7bf88a0_0 .net "cout", 0 0, L_0x555db7f34980;  alias, 1 drivers
v0x555db7bf8990_0 .net "cout1", 0 0, L_0x555db7f346d0;  1 drivers
v0x555db7bf8a30_0 .net "cout2", 0 0, L_0x555db7f348f0;  1 drivers
v0x555db7bf8ad0_0 .net "s1", 0 0, L_0x555db7f34620;  1 drivers
S_0x555db7bf7890 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bf7630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f34620 .functor XOR 1, L_0x555db7f34a80, L_0x555db7f34bb0, C4<0>, C4<0>;
L_0x555db7f346d0 .functor AND 1, L_0x555db7f34a80, L_0x555db7f34bb0, C4<1>, C4<1>;
v0x555db7bf7b30_0 .net "S", 0 0, L_0x555db7f34620;  alias, 1 drivers
v0x555db7bf7c10_0 .net "a", 0 0, L_0x555db7f34a80;  alias, 1 drivers
v0x555db7bf7cd0_0 .net "b", 0 0, L_0x555db7f34bb0;  alias, 1 drivers
v0x555db7bf7da0_0 .net "cout", 0 0, L_0x555db7f346d0;  alias, 1 drivers
S_0x555db7bf7f10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bf7630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f34760 .functor XOR 1, L_0x555db7f34180, L_0x555db7f34620, C4<0>, C4<0>;
L_0x555db7f348f0 .functor AND 1, L_0x555db7f34180, L_0x555db7f34620, C4<1>, C4<1>;
v0x555db7bf8180_0 .net "S", 0 0, L_0x555db7f34760;  alias, 1 drivers
v0x555db7bf8240_0 .net "a", 0 0, L_0x555db7f34180;  alias, 1 drivers
v0x555db7bf8330_0 .net "b", 0 0, L_0x555db7f34620;  alias, 1 drivers
v0x555db7bf8430_0 .net "cout", 0 0, L_0x555db7f348f0;  alias, 1 drivers
S_0x555db7bf9230 .scope module, "ins69" "twos_compliment" 3 144, 3 61 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "i";
    .port_info 1 /OUTPUT 9 "o";
P_0x555db7bf9410 .param/l "N" 0 3 61, +C4<00000000000000000000000000001001>;
L_0x555db7f21da0 .functor NOT 9, L_0x555db7f21c70, C4<000000000>, C4<000000000>, C4<000000000>;
v0x555db7c07b20_0 .net "cout", 0 0, L_0x555db7f255a0;  1 drivers
v0x555db7c07be0_0 .net "i", 8 0, L_0x555db7f21c70;  alias, 1 drivers
v0x555db7c07ca0_0 .net "o", 8 0, L_0x555db7f25490;  alias, 1 drivers
v0x555db7c07da0_0 .net "temp2", 8 0, L_0x555db7f21da0;  1 drivers
S_0x555db7bf95a0 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7bf9230;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 9 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7bf97a0 .param/l "N" 0 3 18, +C4<00000000000000000000000000001001>;
L_0x7f49c55c3fe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f25530 .functor BUFZ 1, L_0x7f49c55c3fe8, C4<0>, C4<0>, C4<0>;
L_0x555db7f255a0 .functor BUFZ 1, L_0x555db7f25120, C4<0>, C4<0>, C4<0>;
v0x555db7c07540_0 .net "S", 8 0, L_0x555db7f25490;  alias, 1 drivers
v0x555db7c07640_0 .net "a", 8 0, L_0x555db7f21da0;  alias, 1 drivers
L_0x7f49c55c3fa0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555db7c07720_0 .net "b", 8 0, L_0x7f49c55c3fa0;  1 drivers
v0x555db7c077e0 .array "carry", 0 9;
v0x555db7c077e0_0 .net v0x555db7c077e0 0, 0 0, L_0x555db7f25530; 1 drivers
v0x555db7c077e0_1 .net v0x555db7c077e0 1, 0 0, L_0x555db7f220f0; 1 drivers
v0x555db7c077e0_2 .net v0x555db7c077e0 2, 0 0, L_0x555db7f226a0; 1 drivers
v0x555db7c077e0_3 .net v0x555db7c077e0 3, 0 0, L_0x555db7f22ce0; 1 drivers
v0x555db7c077e0_4 .net v0x555db7c077e0 4, 0 0, L_0x555db7f23290; 1 drivers
v0x555db7c077e0_5 .net v0x555db7c077e0 5, 0 0, L_0x555db7f238d0; 1 drivers
v0x555db7c077e0_6 .net v0x555db7c077e0 6, 0 0, L_0x555db7f23e80; 1 drivers
v0x555db7c077e0_7 .net v0x555db7c077e0 7, 0 0, L_0x555db7f24520; 1 drivers
v0x555db7c077e0_8 .net v0x555db7c077e0 8, 0 0, L_0x555db7f24a60; 1 drivers
v0x555db7c077e0_9 .net v0x555db7c077e0 9, 0 0, L_0x555db7f25120; 1 drivers
v0x555db7c078d0_0 .net "cin", 0 0, L_0x7f49c55c3fe8;  1 drivers
v0x555db7c079c0_0 .net "cout", 0 0, L_0x555db7f255a0;  alias, 1 drivers
L_0x555db7f221f0 .part L_0x555db7f21da0, 0, 1;
L_0x555db7f22320 .part L_0x7f49c55c3fa0, 0, 1;
L_0x555db7f227a0 .part L_0x555db7f21da0, 1, 1;
L_0x555db7f22960 .part L_0x7f49c55c3fa0, 1, 1;
L_0x555db7f22de0 .part L_0x555db7f21da0, 2, 1;
L_0x555db7f22f10 .part L_0x7f49c55c3fa0, 2, 1;
L_0x555db7f23390 .part L_0x555db7f21da0, 3, 1;
L_0x555db7f234c0 .part L_0x7f49c55c3fa0, 3, 1;
L_0x555db7f239d0 .part L_0x555db7f21da0, 4, 1;
L_0x555db7f23b00 .part L_0x7f49c55c3fa0, 4, 1;
L_0x555db7f23f80 .part L_0x555db7f21da0, 5, 1;
L_0x555db7f241c0 .part L_0x7f49c55c3fa0, 5, 1;
L_0x555db7f24620 .part L_0x555db7f21da0, 6, 1;
L_0x555db7f24750 .part L_0x7f49c55c3fa0, 6, 1;
L_0x555db7f24b60 .part L_0x555db7f21da0, 7, 1;
L_0x555db7f24c90 .part L_0x7f49c55c3fa0, 7, 1;
L_0x555db7f25190 .part L_0x555db7f21da0, 8, 1;
L_0x555db7f252c0 .part L_0x7f49c55c3fa0, 8, 1;
LS_0x555db7f25490_0_0 .concat8 [ 1 1 1 1], L_0x555db7f21ef0, L_0x555db7f22530, L_0x555db7f22b70, L_0x555db7f23120;
LS_0x555db7f25490_0_4 .concat8 [ 1 1 1 1], L_0x555db7f23760, L_0x555db7f23d10, L_0x555db7f243b0, L_0x555db7f248f0;
LS_0x555db7f25490_0_8 .concat8 [ 1 0 0 0], L_0x555db7f25040;
L_0x555db7f25490 .concat8 [ 4 4 1 0], LS_0x555db7f25490_0_0, LS_0x555db7f25490_0_4, LS_0x555db7f25490_0_8;
S_0x555db7bf9920 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7bf9b40 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7bf9c20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bf9920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f220f0 .functor OR 1, L_0x555db7f21e80, L_0x555db7f21ff0, C4<0>, C4<0>;
v0x555db7bfab50_0 .net "S", 0 0, L_0x555db7f21ef0;  1 drivers
v0x555db7bfac10_0 .net "a", 0 0, L_0x555db7f221f0;  1 drivers
v0x555db7bface0_0 .net "b", 0 0, L_0x555db7f22320;  1 drivers
v0x555db7bfade0_0 .net "cin", 0 0, L_0x555db7f25530;  alias, 1 drivers
v0x555db7bfaeb0_0 .net "cout", 0 0, L_0x555db7f220f0;  alias, 1 drivers
v0x555db7bfafa0_0 .net "cout1", 0 0, L_0x555db7f21e80;  1 drivers
v0x555db7bfb040_0 .net "cout2", 0 0, L_0x555db7f21ff0;  1 drivers
v0x555db7bfb110_0 .net "s1", 0 0, L_0x555db7f21e10;  1 drivers
S_0x555db7bf9eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f21e10 .functor XOR 1, L_0x555db7f221f0, L_0x555db7f22320, C4<0>, C4<0>;
L_0x555db7f21e80 .functor AND 1, L_0x555db7f221f0, L_0x555db7f22320, C4<1>, C4<1>;
v0x555db7bfa150_0 .net "S", 0 0, L_0x555db7f21e10;  alias, 1 drivers
v0x555db7bfa230_0 .net "a", 0 0, L_0x555db7f221f0;  alias, 1 drivers
v0x555db7bfa2f0_0 .net "b", 0 0, L_0x555db7f22320;  alias, 1 drivers
v0x555db7bfa3c0_0 .net "cout", 0 0, L_0x555db7f21e80;  alias, 1 drivers
S_0x555db7bfa530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bf9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f21ef0 .functor XOR 1, L_0x555db7f25530, L_0x555db7f21e10, C4<0>, C4<0>;
L_0x555db7f21ff0 .functor AND 1, L_0x555db7f25530, L_0x555db7f21e10, C4<1>, C4<1>;
v0x555db7bfa7a0_0 .net "S", 0 0, L_0x555db7f21ef0;  alias, 1 drivers
v0x555db7bfa860_0 .net "a", 0 0, L_0x555db7f25530;  alias, 1 drivers
v0x555db7bfa920_0 .net "b", 0 0, L_0x555db7f21e10;  alias, 1 drivers
v0x555db7bfaa20_0 .net "cout", 0 0, L_0x555db7f21ff0;  alias, 1 drivers
S_0x555db7bfb200 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7bfb400 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7bfb4c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bfb200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f226a0 .functor OR 1, L_0x555db7f224c0, L_0x555db7f22630, C4<0>, C4<0>;
v0x555db7bfc3b0_0 .net "S", 0 0, L_0x555db7f22530;  1 drivers
v0x555db7bfc470_0 .net "a", 0 0, L_0x555db7f227a0;  1 drivers
v0x555db7bfc540_0 .net "b", 0 0, L_0x555db7f22960;  1 drivers
v0x555db7bfc640_0 .net "cin", 0 0, L_0x555db7f220f0;  alias, 1 drivers
v0x555db7bfc730_0 .net "cout", 0 0, L_0x555db7f226a0;  alias, 1 drivers
v0x555db7bfc820_0 .net "cout1", 0 0, L_0x555db7f224c0;  1 drivers
v0x555db7bfc8c0_0 .net "cout2", 0 0, L_0x555db7f22630;  1 drivers
v0x555db7bfc960_0 .net "s1", 0 0, L_0x555db7f22450;  1 drivers
S_0x555db7bfb720 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bfb4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f22450 .functor XOR 1, L_0x555db7f227a0, L_0x555db7f22960, C4<0>, C4<0>;
L_0x555db7f224c0 .functor AND 1, L_0x555db7f227a0, L_0x555db7f22960, C4<1>, C4<1>;
v0x555db7bfb9c0_0 .net "S", 0 0, L_0x555db7f22450;  alias, 1 drivers
v0x555db7bfbaa0_0 .net "a", 0 0, L_0x555db7f227a0;  alias, 1 drivers
v0x555db7bfbb60_0 .net "b", 0 0, L_0x555db7f22960;  alias, 1 drivers
v0x555db7bfbc30_0 .net "cout", 0 0, L_0x555db7f224c0;  alias, 1 drivers
S_0x555db7bfbda0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bfb4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f22530 .functor XOR 1, L_0x555db7f220f0, L_0x555db7f22450, C4<0>, C4<0>;
L_0x555db7f22630 .functor AND 1, L_0x555db7f220f0, L_0x555db7f22450, C4<1>, C4<1>;
v0x555db7bfc010_0 .net "S", 0 0, L_0x555db7f22530;  alias, 1 drivers
v0x555db7bfc0d0_0 .net "a", 0 0, L_0x555db7f220f0;  alias, 1 drivers
v0x555db7bfc1c0_0 .net "b", 0 0, L_0x555db7f22450;  alias, 1 drivers
v0x555db7bfc2c0_0 .net "cout", 0 0, L_0x555db7f22630;  alias, 1 drivers
S_0x555db7bfca50 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7bfcc50 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7bfcd10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bfca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f22ce0 .functor OR 1, L_0x555db7f22b00, L_0x555db7f22c70, C4<0>, C4<0>;
v0x555db7bfdc30_0 .net "S", 0 0, L_0x555db7f22b70;  1 drivers
v0x555db7bfdcf0_0 .net "a", 0 0, L_0x555db7f22de0;  1 drivers
v0x555db7bfddc0_0 .net "b", 0 0, L_0x555db7f22f10;  1 drivers
v0x555db7bfdec0_0 .net "cin", 0 0, L_0x555db7f226a0;  alias, 1 drivers
v0x555db7bfdfb0_0 .net "cout", 0 0, L_0x555db7f22ce0;  alias, 1 drivers
v0x555db7bfe0a0_0 .net "cout1", 0 0, L_0x555db7f22b00;  1 drivers
v0x555db7bfe140_0 .net "cout2", 0 0, L_0x555db7f22c70;  1 drivers
v0x555db7bfe1e0_0 .net "s1", 0 0, L_0x555db7f22a90;  1 drivers
S_0x555db7bfcfa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bfcd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f22a90 .functor XOR 1, L_0x555db7f22de0, L_0x555db7f22f10, C4<0>, C4<0>;
L_0x555db7f22b00 .functor AND 1, L_0x555db7f22de0, L_0x555db7f22f10, C4<1>, C4<1>;
v0x555db7bfd240_0 .net "S", 0 0, L_0x555db7f22a90;  alias, 1 drivers
v0x555db7bfd320_0 .net "a", 0 0, L_0x555db7f22de0;  alias, 1 drivers
v0x555db7bfd3e0_0 .net "b", 0 0, L_0x555db7f22f10;  alias, 1 drivers
v0x555db7bfd4b0_0 .net "cout", 0 0, L_0x555db7f22b00;  alias, 1 drivers
S_0x555db7bfd620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bfcd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f22b70 .functor XOR 1, L_0x555db7f226a0, L_0x555db7f22a90, C4<0>, C4<0>;
L_0x555db7f22c70 .functor AND 1, L_0x555db7f226a0, L_0x555db7f22a90, C4<1>, C4<1>;
v0x555db7bfd890_0 .net "S", 0 0, L_0x555db7f22b70;  alias, 1 drivers
v0x555db7bfd950_0 .net "a", 0 0, L_0x555db7f226a0;  alias, 1 drivers
v0x555db7bfda40_0 .net "b", 0 0, L_0x555db7f22a90;  alias, 1 drivers
v0x555db7bfdb40_0 .net "cout", 0 0, L_0x555db7f22c70;  alias, 1 drivers
S_0x555db7bfe2d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7bfe4d0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7bfe5b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bfe2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f23290 .functor OR 1, L_0x555db7f230b0, L_0x555db7f23220, C4<0>, C4<0>;
v0x555db7bff4a0_0 .net "S", 0 0, L_0x555db7f23120;  1 drivers
v0x555db7bff560_0 .net "a", 0 0, L_0x555db7f23390;  1 drivers
v0x555db7bff630_0 .net "b", 0 0, L_0x555db7f234c0;  1 drivers
v0x555db7bff730_0 .net "cin", 0 0, L_0x555db7f22ce0;  alias, 1 drivers
v0x555db7bff820_0 .net "cout", 0 0, L_0x555db7f23290;  alias, 1 drivers
v0x555db7bff910_0 .net "cout1", 0 0, L_0x555db7f230b0;  1 drivers
v0x555db7bff9b0_0 .net "cout2", 0 0, L_0x555db7f23220;  1 drivers
v0x555db7bffa50_0 .net "s1", 0 0, L_0x555db7f23040;  1 drivers
S_0x555db7bfe810 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bfe5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f23040 .functor XOR 1, L_0x555db7f23390, L_0x555db7f234c0, C4<0>, C4<0>;
L_0x555db7f230b0 .functor AND 1, L_0x555db7f23390, L_0x555db7f234c0, C4<1>, C4<1>;
v0x555db7bfeab0_0 .net "S", 0 0, L_0x555db7f23040;  alias, 1 drivers
v0x555db7bfeb90_0 .net "a", 0 0, L_0x555db7f23390;  alias, 1 drivers
v0x555db7bfec50_0 .net "b", 0 0, L_0x555db7f234c0;  alias, 1 drivers
v0x555db7bfed20_0 .net "cout", 0 0, L_0x555db7f230b0;  alias, 1 drivers
S_0x555db7bfee90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bfe5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f23120 .functor XOR 1, L_0x555db7f22ce0, L_0x555db7f23040, C4<0>, C4<0>;
L_0x555db7f23220 .functor AND 1, L_0x555db7f22ce0, L_0x555db7f23040, C4<1>, C4<1>;
v0x555db7bff100_0 .net "S", 0 0, L_0x555db7f23120;  alias, 1 drivers
v0x555db7bff1c0_0 .net "a", 0 0, L_0x555db7f22ce0;  alias, 1 drivers
v0x555db7bff2b0_0 .net "b", 0 0, L_0x555db7f23040;  alias, 1 drivers
v0x555db7bff3b0_0 .net "cout", 0 0, L_0x555db7f23220;  alias, 1 drivers
S_0x555db7bffb40 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7bffd90 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7bffe70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7bffb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f238d0 .functor OR 1, L_0x555db7f236f0, L_0x555db7f23860, C4<0>, C4<0>;
v0x555db7c00d30_0 .net "S", 0 0, L_0x555db7f23760;  1 drivers
v0x555db7c00df0_0 .net "a", 0 0, L_0x555db7f239d0;  1 drivers
v0x555db7c00ec0_0 .net "b", 0 0, L_0x555db7f23b00;  1 drivers
v0x555db7c00fc0_0 .net "cin", 0 0, L_0x555db7f23290;  alias, 1 drivers
v0x555db7c010b0_0 .net "cout", 0 0, L_0x555db7f238d0;  alias, 1 drivers
v0x555db7c011a0_0 .net "cout1", 0 0, L_0x555db7f236f0;  1 drivers
v0x555db7c01240_0 .net "cout2", 0 0, L_0x555db7f23860;  1 drivers
v0x555db7c012e0_0 .net "s1", 0 0, L_0x555db7f23680;  1 drivers
S_0x555db7c000d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7bffe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f23680 .functor XOR 1, L_0x555db7f239d0, L_0x555db7f23b00, C4<0>, C4<0>;
L_0x555db7f236f0 .functor AND 1, L_0x555db7f239d0, L_0x555db7f23b00, C4<1>, C4<1>;
v0x555db7c00340_0 .net "S", 0 0, L_0x555db7f23680;  alias, 1 drivers
v0x555db7c00420_0 .net "a", 0 0, L_0x555db7f239d0;  alias, 1 drivers
v0x555db7c004e0_0 .net "b", 0 0, L_0x555db7f23b00;  alias, 1 drivers
v0x555db7c005b0_0 .net "cout", 0 0, L_0x555db7f236f0;  alias, 1 drivers
S_0x555db7c00720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7bffe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f23760 .functor XOR 1, L_0x555db7f23290, L_0x555db7f23680, C4<0>, C4<0>;
L_0x555db7f23860 .functor AND 1, L_0x555db7f23290, L_0x555db7f23680, C4<1>, C4<1>;
v0x555db7c00990_0 .net "S", 0 0, L_0x555db7f23760;  alias, 1 drivers
v0x555db7c00a50_0 .net "a", 0 0, L_0x555db7f23290;  alias, 1 drivers
v0x555db7c00b40_0 .net "b", 0 0, L_0x555db7f23680;  alias, 1 drivers
v0x555db7c00c40_0 .net "cout", 0 0, L_0x555db7f23860;  alias, 1 drivers
S_0x555db7c013d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7c015d0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7c016b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c013d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f23e80 .functor OR 1, L_0x555db7f23ca0, L_0x555db7f23e10, C4<0>, C4<0>;
v0x555db7c025a0_0 .net "S", 0 0, L_0x555db7f23d10;  1 drivers
v0x555db7c02660_0 .net "a", 0 0, L_0x555db7f23f80;  1 drivers
v0x555db7c02730_0 .net "b", 0 0, L_0x555db7f241c0;  1 drivers
v0x555db7c02830_0 .net "cin", 0 0, L_0x555db7f238d0;  alias, 1 drivers
v0x555db7c02920_0 .net "cout", 0 0, L_0x555db7f23e80;  alias, 1 drivers
v0x555db7c02a10_0 .net "cout1", 0 0, L_0x555db7f23ca0;  1 drivers
v0x555db7c02ab0_0 .net "cout2", 0 0, L_0x555db7f23e10;  1 drivers
v0x555db7c02b50_0 .net "s1", 0 0, L_0x555db7f23c30;  1 drivers
S_0x555db7c01910 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f23c30 .functor XOR 1, L_0x555db7f23f80, L_0x555db7f241c0, C4<0>, C4<0>;
L_0x555db7f23ca0 .functor AND 1, L_0x555db7f23f80, L_0x555db7f241c0, C4<1>, C4<1>;
v0x555db7c01bb0_0 .net "S", 0 0, L_0x555db7f23c30;  alias, 1 drivers
v0x555db7c01c90_0 .net "a", 0 0, L_0x555db7f23f80;  alias, 1 drivers
v0x555db7c01d50_0 .net "b", 0 0, L_0x555db7f241c0;  alias, 1 drivers
v0x555db7c01e20_0 .net "cout", 0 0, L_0x555db7f23ca0;  alias, 1 drivers
S_0x555db7c01f90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c016b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f23d10 .functor XOR 1, L_0x555db7f238d0, L_0x555db7f23c30, C4<0>, C4<0>;
L_0x555db7f23e10 .functor AND 1, L_0x555db7f238d0, L_0x555db7f23c30, C4<1>, C4<1>;
v0x555db7c02200_0 .net "S", 0 0, L_0x555db7f23d10;  alias, 1 drivers
v0x555db7c022c0_0 .net "a", 0 0, L_0x555db7f238d0;  alias, 1 drivers
v0x555db7c023b0_0 .net "b", 0 0, L_0x555db7f23c30;  alias, 1 drivers
v0x555db7c024b0_0 .net "cout", 0 0, L_0x555db7f23e10;  alias, 1 drivers
S_0x555db7c02c40 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7c02e40 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7c02f20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c02c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f24520 .functor OR 1, L_0x555db7f24340, L_0x555db7f244b0, C4<0>, C4<0>;
v0x555db7c03e10_0 .net "S", 0 0, L_0x555db7f243b0;  1 drivers
v0x555db7c03ed0_0 .net "a", 0 0, L_0x555db7f24620;  1 drivers
v0x555db7c03fa0_0 .net "b", 0 0, L_0x555db7f24750;  1 drivers
v0x555db7c040a0_0 .net "cin", 0 0, L_0x555db7f23e80;  alias, 1 drivers
v0x555db7c04190_0 .net "cout", 0 0, L_0x555db7f24520;  alias, 1 drivers
v0x555db7c04280_0 .net "cout1", 0 0, L_0x555db7f24340;  1 drivers
v0x555db7c04320_0 .net "cout2", 0 0, L_0x555db7f244b0;  1 drivers
v0x555db7c043c0_0 .net "s1", 0 0, L_0x555db7f242d0;  1 drivers
S_0x555db7c03180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c02f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f242d0 .functor XOR 1, L_0x555db7f24620, L_0x555db7f24750, C4<0>, C4<0>;
L_0x555db7f24340 .functor AND 1, L_0x555db7f24620, L_0x555db7f24750, C4<1>, C4<1>;
v0x555db7c03420_0 .net "S", 0 0, L_0x555db7f242d0;  alias, 1 drivers
v0x555db7c03500_0 .net "a", 0 0, L_0x555db7f24620;  alias, 1 drivers
v0x555db7c035c0_0 .net "b", 0 0, L_0x555db7f24750;  alias, 1 drivers
v0x555db7c03690_0 .net "cout", 0 0, L_0x555db7f24340;  alias, 1 drivers
S_0x555db7c03800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c02f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f243b0 .functor XOR 1, L_0x555db7f23e80, L_0x555db7f242d0, C4<0>, C4<0>;
L_0x555db7f244b0 .functor AND 1, L_0x555db7f23e80, L_0x555db7f242d0, C4<1>, C4<1>;
v0x555db7c03a70_0 .net "S", 0 0, L_0x555db7f243b0;  alias, 1 drivers
v0x555db7c03b30_0 .net "a", 0 0, L_0x555db7f23e80;  alias, 1 drivers
v0x555db7c03c20_0 .net "b", 0 0, L_0x555db7f242d0;  alias, 1 drivers
v0x555db7c03d20_0 .net "cout", 0 0, L_0x555db7f244b0;  alias, 1 drivers
S_0x555db7c044b0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7c046b0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7c04790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c044b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f24a60 .functor OR 1, L_0x555db7f24880, L_0x555db7f249f0, C4<0>, C4<0>;
v0x555db7c05680_0 .net "S", 0 0, L_0x555db7f248f0;  1 drivers
v0x555db7c05740_0 .net "a", 0 0, L_0x555db7f24b60;  1 drivers
v0x555db7c05810_0 .net "b", 0 0, L_0x555db7f24c90;  1 drivers
v0x555db7c05910_0 .net "cin", 0 0, L_0x555db7f24520;  alias, 1 drivers
v0x555db7c05a00_0 .net "cout", 0 0, L_0x555db7f24a60;  alias, 1 drivers
v0x555db7c05af0_0 .net "cout1", 0 0, L_0x555db7f24880;  1 drivers
v0x555db7c05b90_0 .net "cout2", 0 0, L_0x555db7f249f0;  1 drivers
v0x555db7c05c30_0 .net "s1", 0 0, L_0x555db7f24260;  1 drivers
S_0x555db7c049f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c04790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f24260 .functor XOR 1, L_0x555db7f24b60, L_0x555db7f24c90, C4<0>, C4<0>;
L_0x555db7f24880 .functor AND 1, L_0x555db7f24b60, L_0x555db7f24c90, C4<1>, C4<1>;
v0x555db7c04c90_0 .net "S", 0 0, L_0x555db7f24260;  alias, 1 drivers
v0x555db7c04d70_0 .net "a", 0 0, L_0x555db7f24b60;  alias, 1 drivers
v0x555db7c04e30_0 .net "b", 0 0, L_0x555db7f24c90;  alias, 1 drivers
v0x555db7c04f00_0 .net "cout", 0 0, L_0x555db7f24880;  alias, 1 drivers
S_0x555db7c05070 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c04790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f248f0 .functor XOR 1, L_0x555db7f24520, L_0x555db7f24260, C4<0>, C4<0>;
L_0x555db7f249f0 .functor AND 1, L_0x555db7f24520, L_0x555db7f24260, C4<1>, C4<1>;
v0x555db7c052e0_0 .net "S", 0 0, L_0x555db7f248f0;  alias, 1 drivers
v0x555db7c053a0_0 .net "a", 0 0, L_0x555db7f24520;  alias, 1 drivers
v0x555db7c05490_0 .net "b", 0 0, L_0x555db7f24260;  alias, 1 drivers
v0x555db7c05590_0 .net "cout", 0 0, L_0x555db7f249f0;  alias, 1 drivers
S_0x555db7c05d20 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7bf95a0;
 .timescale 0 0;
P_0x555db7bffd40 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7c05fb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c05d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f25120 .functor OR 1, L_0x555db7f24fd0, L_0x555db7f250b0, C4<0>, C4<0>;
v0x555db7c06ea0_0 .net "S", 0 0, L_0x555db7f25040;  1 drivers
v0x555db7c06f60_0 .net "a", 0 0, L_0x555db7f25190;  1 drivers
v0x555db7c07030_0 .net "b", 0 0, L_0x555db7f252c0;  1 drivers
v0x555db7c07130_0 .net "cin", 0 0, L_0x555db7f24a60;  alias, 1 drivers
v0x555db7c07220_0 .net "cout", 0 0, L_0x555db7f25120;  alias, 1 drivers
v0x555db7c07310_0 .net "cout1", 0 0, L_0x555db7f24fd0;  1 drivers
v0x555db7c073b0_0 .net "cout2", 0 0, L_0x555db7f250b0;  1 drivers
v0x555db7c07450_0 .net "s1", 0 0, L_0x555db7f24f60;  1 drivers
S_0x555db7c06210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c05fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f24f60 .functor XOR 1, L_0x555db7f25190, L_0x555db7f252c0, C4<0>, C4<0>;
L_0x555db7f24fd0 .functor AND 1, L_0x555db7f25190, L_0x555db7f252c0, C4<1>, C4<1>;
v0x555db7c064b0_0 .net "S", 0 0, L_0x555db7f24f60;  alias, 1 drivers
v0x555db7c06590_0 .net "a", 0 0, L_0x555db7f25190;  alias, 1 drivers
v0x555db7c06650_0 .net "b", 0 0, L_0x555db7f252c0;  alias, 1 drivers
v0x555db7c06720_0 .net "cout", 0 0, L_0x555db7f24fd0;  alias, 1 drivers
S_0x555db7c06890 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c05fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f25040 .functor XOR 1, L_0x555db7f24a60, L_0x555db7f24f60, C4<0>, C4<0>;
L_0x555db7f250b0 .functor AND 1, L_0x555db7f24a60, L_0x555db7f24f60, C4<1>, C4<1>;
v0x555db7c06b00_0 .net "S", 0 0, L_0x555db7f25040;  alias, 1 drivers
v0x555db7c06bc0_0 .net "a", 0 0, L_0x555db7f24a60;  alias, 1 drivers
v0x555db7c06cb0_0 .net "b", 0 0, L_0x555db7f24f60;  alias, 1 drivers
v0x555db7c06db0_0 .net "cout", 0 0, L_0x555db7f250b0;  alias, 1 drivers
S_0x555db7c07eb0 .scope module, "ins7" "rca_Nbit" 3 151, 3 18 0, S_0x555db7996260;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7aeeef0 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f49c55c42b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f3c900 .functor BUFZ 1, L_0x7f49c55c42b8, C4<0>, C4<0>, C4<0>;
L_0x555db7f3c990 .functor BUFZ 1, L_0x555db7f3c360, C4<0>, C4<0>, C4<0>;
v0x555db7c209f0_0 .net "S", 15 0, L_0x555db7f3c7d0;  alias, 1 drivers
v0x555db7c20af0_0 .net "a", 15 0, L_0x555db7f34df0;  alias, 1 drivers
v0x555db7c20bb0_0 .net "b", 15 0, L_0x555db7f2d0f0;  alias, 1 drivers
v0x555db7c20c80 .array "carry", 0 16;
v0x555db7c20c80_0 .net v0x555db7c20c80 0, 0 0, L_0x555db7f3c900; 1 drivers
v0x555db7c20c80_1 .net v0x555db7c20c80 1, 0 0, L_0x555db7f35520; 1 drivers
v0x555db7c20c80_2 .net v0x555db7c20c80 2, 0 0, L_0x555db7f35c80; 1 drivers
v0x555db7c20c80_3 .net v0x555db7c20c80 3, 0 0, L_0x555db7f363a0; 1 drivers
v0x555db7c20c80_4 .net v0x555db7c20c80 4, 0 0, L_0x555db7f36a50; 1 drivers
v0x555db7c20c80_5 .net v0x555db7c20c80 5, 0 0, L_0x555db7f371a0; 1 drivers
v0x555db7c20c80_6 .net v0x555db7c20c80 6, 0 0, L_0x555db7f377c0; 1 drivers
v0x555db7c20c80_7 .net v0x555db7c20c80 7, 0 0, L_0x555db7f37ea0; 1 drivers
v0x555db7c20c80_8 .net v0x555db7c20c80 8, 0 0, L_0x555db7f38530; 1 drivers
v0x555db7c20c80_9 .net v0x555db7c20c80 9, 0 0, L_0x555db7f38cc0; 1 drivers
v0x555db7c20c80_10 .net v0x555db7c20c80 10, 0 0, L_0x555db7f393d0; 1 drivers
v0x555db7c20c80_11 .net v0x555db7c20c80 11, 0 0, L_0x555db7f39b80; 1 drivers
v0x555db7c20c80_12 .net v0x555db7c20c80 12, 0 0, L_0x555db7f3a1f0; 1 drivers
v0x555db7c20c80_13 .net v0x555db7c20c80 13, 0 0, L_0x555db7f3a910; 1 drivers
v0x555db7c20c80_14 .net v0x555db7c20c80 14, 0 0, L_0x555db7f3b230; 1 drivers
v0x555db7c20c80_15 .net v0x555db7c20c80 15, 0 0, L_0x555db7f3bb60; 1 drivers
v0x555db7c20c80_16 .net v0x555db7c20c80 16, 0 0, L_0x555db7f3c360; 1 drivers
v0x555db7c20e00_0 .net "cin", 0 0, L_0x7f49c55c42b8;  1 drivers
v0x555db7c20ef0_0 .net "cout", 0 0, L_0x555db7f3c990;  alias, 1 drivers
L_0x555db7f35660 .part L_0x555db7f34df0, 0, 1;
L_0x555db7f35840 .part L_0x555db7f2d0f0, 0, 1;
L_0x555db7f35dc0 .part L_0x555db7f34df0, 1, 1;
L_0x555db7f35ef0 .part L_0x555db7f2d0f0, 1, 1;
L_0x555db7f364e0 .part L_0x555db7f34df0, 2, 1;
L_0x555db7f36610 .part L_0x555db7f2d0f0, 2, 1;
L_0x555db7f36b90 .part L_0x555db7f34df0, 3, 1;
L_0x555db7f36cc0 .part L_0x555db7f2d0f0, 3, 1;
L_0x555db7f372e0 .part L_0x555db7f34df0, 4, 1;
L_0x555db7f37410 .part L_0x555db7f2d0f0, 4, 1;
L_0x555db7f37900 .part L_0x555db7f34df0, 5, 1;
L_0x555db7f37a30 .part L_0x555db7f2d0f0, 5, 1;
L_0x555db7f37fe0 .part L_0x555db7f34df0, 6, 1;
L_0x555db7f38110 .part L_0x555db7f2d0f0, 6, 1;
L_0x555db7f38670 .part L_0x555db7f34df0, 7, 1;
L_0x555db7f387a0 .part L_0x555db7f2d0f0, 7, 1;
L_0x555db7f38e00 .part L_0x555db7f34df0, 8, 1;
L_0x555db7f38f30 .part L_0x555db7f2d0f0, 8, 1;
L_0x555db7f39510 .part L_0x555db7f34df0, 9, 1;
L_0x555db7f39640 .part L_0x555db7f2d0f0, 9, 1;
L_0x555db7f39060 .part L_0x555db7f34df0, 10, 1;
L_0x555db7f39d50 .part L_0x555db7f2d0f0, 10, 1;
L_0x555db7f3a330 .part L_0x555db7f34df0, 11, 1;
L_0x555db7f3a460 .part L_0x555db7f2d0f0, 11, 1;
L_0x555db7f3aa50 .part L_0x555db7f34df0, 12, 1;
L_0x555db7f3ad90 .part L_0x555db7f2d0f0, 12, 1;
L_0x555db7f3b370 .part L_0x555db7f34df0, 13, 1;
L_0x555db7f3b4a0 .part L_0x555db7f2d0f0, 13, 1;
L_0x555db7f3bca0 .part L_0x555db7f34df0, 14, 1;
L_0x555db7f3bdd0 .part L_0x555db7f2d0f0, 14, 1;
L_0x555db7f3c460 .part L_0x555db7f34df0, 15, 1;
L_0x555db7f3c590 .part L_0x555db7f2d0f0, 15, 1;
LS_0x555db7f3c7d0_0_0 .concat8 [ 1 1 1 1], L_0x555db7f35270, L_0x555db7f35ab0, L_0x555db7f361d0, L_0x555db7f36880;
LS_0x555db7f3c7d0_0_4 .concat8 [ 1 1 1 1], L_0x555db7f36f80, L_0x555db7f375f0, L_0x555db7f37d10, L_0x555db7f38310;
LS_0x555db7f3c7d0_0_8 .concat8 [ 1 1 1 1], L_0x555db7f38aa0, L_0x555db7f39240, L_0x555db7f39960, L_0x555db7f39fd0;
LS_0x555db7f3c7d0_0_12 .concat8 [ 1 1 1 1], L_0x555db7f3a6f0, L_0x555db7f3b010, L_0x555db7f3b940, L_0x555db7f3c140;
L_0x555db7f3c7d0 .concat8 [ 4 4 4 4], LS_0x555db7f3c7d0_0_0, LS_0x555db7f3c7d0_0_4, LS_0x555db7f3c7d0_0_8, LS_0x555db7f3c7d0_0_12;
S_0x555db7c082e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c084e0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7c085c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c082e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f35520 .functor OR 1, L_0x555db7f35190, L_0x555db7f35400, C4<0>, C4<0>;
v0x555db7c094f0_0 .net "S", 0 0, L_0x555db7f35270;  1 drivers
v0x555db7c095b0_0 .net "a", 0 0, L_0x555db7f35660;  1 drivers
v0x555db7c09680_0 .net "b", 0 0, L_0x555db7f35840;  1 drivers
v0x555db7c09780_0 .net "cin", 0 0, L_0x555db7f3c900;  alias, 1 drivers
v0x555db7c09850_0 .net "cout", 0 0, L_0x555db7f35520;  alias, 1 drivers
v0x555db7c09940_0 .net "cout1", 0 0, L_0x555db7f35190;  1 drivers
v0x555db7c099e0_0 .net "cout2", 0 0, L_0x555db7f35400;  1 drivers
v0x555db7c09ab0_0 .net "s1", 0 0, L_0x555db7f35040;  1 drivers
S_0x555db7c08850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c085c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f35040 .functor XOR 1, L_0x555db7f35660, L_0x555db7f35840, C4<0>, C4<0>;
L_0x555db7f35190 .functor AND 1, L_0x555db7f35660, L_0x555db7f35840, C4<1>, C4<1>;
v0x555db7c08af0_0 .net "S", 0 0, L_0x555db7f35040;  alias, 1 drivers
v0x555db7c08bd0_0 .net "a", 0 0, L_0x555db7f35660;  alias, 1 drivers
v0x555db7c08c90_0 .net "b", 0 0, L_0x555db7f35840;  alias, 1 drivers
v0x555db7c08d60_0 .net "cout", 0 0, L_0x555db7f35190;  alias, 1 drivers
S_0x555db7c08ed0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c085c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f35270 .functor XOR 1, L_0x555db7f3c900, L_0x555db7f35040, C4<0>, C4<0>;
L_0x555db7f35400 .functor AND 1, L_0x555db7f3c900, L_0x555db7f35040, C4<1>, C4<1>;
v0x555db7c09140_0 .net "S", 0 0, L_0x555db7f35270;  alias, 1 drivers
v0x555db7c09200_0 .net "a", 0 0, L_0x555db7f3c900;  alias, 1 drivers
v0x555db7c092c0_0 .net "b", 0 0, L_0x555db7f35040;  alias, 1 drivers
v0x555db7c093c0_0 .net "cout", 0 0, L_0x555db7f35400;  alias, 1 drivers
S_0x555db7c09ba0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c09da0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7c09e60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c09ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f35c80 .functor OR 1, L_0x555db7f35a20, L_0x555db7f35bf0, C4<0>, C4<0>;
v0x555db7c0ad50_0 .net "S", 0 0, L_0x555db7f35ab0;  1 drivers
v0x555db7c0ae10_0 .net "a", 0 0, L_0x555db7f35dc0;  1 drivers
v0x555db7c0aee0_0 .net "b", 0 0, L_0x555db7f35ef0;  1 drivers
v0x555db7c0afe0_0 .net "cin", 0 0, L_0x555db7f35520;  alias, 1 drivers
v0x555db7c0b0d0_0 .net "cout", 0 0, L_0x555db7f35c80;  alias, 1 drivers
v0x555db7c0b1c0_0 .net "cout1", 0 0, L_0x555db7f35a20;  1 drivers
v0x555db7c0b260_0 .net "cout2", 0 0, L_0x555db7f35bf0;  1 drivers
v0x555db7c0b300_0 .net "s1", 0 0, L_0x555db7f35970;  1 drivers
S_0x555db7c0a0c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c09e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f35970 .functor XOR 1, L_0x555db7f35dc0, L_0x555db7f35ef0, C4<0>, C4<0>;
L_0x555db7f35a20 .functor AND 1, L_0x555db7f35dc0, L_0x555db7f35ef0, C4<1>, C4<1>;
v0x555db7c0a360_0 .net "S", 0 0, L_0x555db7f35970;  alias, 1 drivers
v0x555db7c0a440_0 .net "a", 0 0, L_0x555db7f35dc0;  alias, 1 drivers
v0x555db7c0a500_0 .net "b", 0 0, L_0x555db7f35ef0;  alias, 1 drivers
v0x555db7c0a5d0_0 .net "cout", 0 0, L_0x555db7f35a20;  alias, 1 drivers
S_0x555db7c0a740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c09e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f35ab0 .functor XOR 1, L_0x555db7f35520, L_0x555db7f35970, C4<0>, C4<0>;
L_0x555db7f35bf0 .functor AND 1, L_0x555db7f35520, L_0x555db7f35970, C4<1>, C4<1>;
v0x555db7c0a9b0_0 .net "S", 0 0, L_0x555db7f35ab0;  alias, 1 drivers
v0x555db7c0aa70_0 .net "a", 0 0, L_0x555db7f35520;  alias, 1 drivers
v0x555db7c0ab60_0 .net "b", 0 0, L_0x555db7f35970;  alias, 1 drivers
v0x555db7c0ac60_0 .net "cout", 0 0, L_0x555db7f35bf0;  alias, 1 drivers
S_0x555db7c0b3f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c0b5f0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7c0b6b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c0b3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f363a0 .functor OR 1, L_0x555db7f36140, L_0x555db7f36310, C4<0>, C4<0>;
v0x555db7c0c5d0_0 .net "S", 0 0, L_0x555db7f361d0;  1 drivers
v0x555db7c0c690_0 .net "a", 0 0, L_0x555db7f364e0;  1 drivers
v0x555db7c0c760_0 .net "b", 0 0, L_0x555db7f36610;  1 drivers
v0x555db7c0c860_0 .net "cin", 0 0, L_0x555db7f35c80;  alias, 1 drivers
v0x555db7c0c950_0 .net "cout", 0 0, L_0x555db7f363a0;  alias, 1 drivers
v0x555db7c0ca40_0 .net "cout1", 0 0, L_0x555db7f36140;  1 drivers
v0x555db7c0cae0_0 .net "cout2", 0 0, L_0x555db7f36310;  1 drivers
v0x555db7c0cb80_0 .net "s1", 0 0, L_0x555db7f360b0;  1 drivers
S_0x555db7c0b940 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c0b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f360b0 .functor XOR 1, L_0x555db7f364e0, L_0x555db7f36610, C4<0>, C4<0>;
L_0x555db7f36140 .functor AND 1, L_0x555db7f364e0, L_0x555db7f36610, C4<1>, C4<1>;
v0x555db7c0bbe0_0 .net "S", 0 0, L_0x555db7f360b0;  alias, 1 drivers
v0x555db7c0bcc0_0 .net "a", 0 0, L_0x555db7f364e0;  alias, 1 drivers
v0x555db7c0bd80_0 .net "b", 0 0, L_0x555db7f36610;  alias, 1 drivers
v0x555db7c0be50_0 .net "cout", 0 0, L_0x555db7f36140;  alias, 1 drivers
S_0x555db7c0bfc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c0b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f361d0 .functor XOR 1, L_0x555db7f35c80, L_0x555db7f360b0, C4<0>, C4<0>;
L_0x555db7f36310 .functor AND 1, L_0x555db7f35c80, L_0x555db7f360b0, C4<1>, C4<1>;
v0x555db7c0c230_0 .net "S", 0 0, L_0x555db7f361d0;  alias, 1 drivers
v0x555db7c0c2f0_0 .net "a", 0 0, L_0x555db7f35c80;  alias, 1 drivers
v0x555db7c0c3e0_0 .net "b", 0 0, L_0x555db7f360b0;  alias, 1 drivers
v0x555db7c0c4e0_0 .net "cout", 0 0, L_0x555db7f36310;  alias, 1 drivers
S_0x555db7c0cc70 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c0ce70 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7c0cf50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c0cc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f36a50 .functor OR 1, L_0x555db7f367f0, L_0x555db7f369c0, C4<0>, C4<0>;
v0x555db7c0de40_0 .net "S", 0 0, L_0x555db7f36880;  1 drivers
v0x555db7c0df00_0 .net "a", 0 0, L_0x555db7f36b90;  1 drivers
v0x555db7c0dfd0_0 .net "b", 0 0, L_0x555db7f36cc0;  1 drivers
v0x555db7c0e0d0_0 .net "cin", 0 0, L_0x555db7f363a0;  alias, 1 drivers
v0x555db7c0e1c0_0 .net "cout", 0 0, L_0x555db7f36a50;  alias, 1 drivers
v0x555db7c0e2b0_0 .net "cout1", 0 0, L_0x555db7f367f0;  1 drivers
v0x555db7c0e350_0 .net "cout2", 0 0, L_0x555db7f369c0;  1 drivers
v0x555db7c0e3f0_0 .net "s1", 0 0, L_0x555db7f36740;  1 drivers
S_0x555db7c0d1b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c0cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f36740 .functor XOR 1, L_0x555db7f36b90, L_0x555db7f36cc0, C4<0>, C4<0>;
L_0x555db7f367f0 .functor AND 1, L_0x555db7f36b90, L_0x555db7f36cc0, C4<1>, C4<1>;
v0x555db7c0d450_0 .net "S", 0 0, L_0x555db7f36740;  alias, 1 drivers
v0x555db7c0d530_0 .net "a", 0 0, L_0x555db7f36b90;  alias, 1 drivers
v0x555db7c0d5f0_0 .net "b", 0 0, L_0x555db7f36cc0;  alias, 1 drivers
v0x555db7c0d6c0_0 .net "cout", 0 0, L_0x555db7f367f0;  alias, 1 drivers
S_0x555db7c0d830 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c0cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f36880 .functor XOR 1, L_0x555db7f363a0, L_0x555db7f36740, C4<0>, C4<0>;
L_0x555db7f369c0 .functor AND 1, L_0x555db7f363a0, L_0x555db7f36740, C4<1>, C4<1>;
v0x555db7c0daa0_0 .net "S", 0 0, L_0x555db7f36880;  alias, 1 drivers
v0x555db7c0db60_0 .net "a", 0 0, L_0x555db7f363a0;  alias, 1 drivers
v0x555db7c0dc50_0 .net "b", 0 0, L_0x555db7f36740;  alias, 1 drivers
v0x555db7c0dd50_0 .net "cout", 0 0, L_0x555db7f369c0;  alias, 1 drivers
S_0x555db7c0e4e0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c0e730 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7c0e810 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c0e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f371a0 .functor OR 1, L_0x555db7f36ef0, L_0x555db7f37110, C4<0>, C4<0>;
v0x555db7c0f6d0_0 .net "S", 0 0, L_0x555db7f36f80;  1 drivers
v0x555db7c0f790_0 .net "a", 0 0, L_0x555db7f372e0;  1 drivers
v0x555db7c0f860_0 .net "b", 0 0, L_0x555db7f37410;  1 drivers
v0x555db7c0f960_0 .net "cin", 0 0, L_0x555db7f36a50;  alias, 1 drivers
v0x555db7c0fa50_0 .net "cout", 0 0, L_0x555db7f371a0;  alias, 1 drivers
v0x555db7c0fb40_0 .net "cout1", 0 0, L_0x555db7f36ef0;  1 drivers
v0x555db7c0fbe0_0 .net "cout2", 0 0, L_0x555db7f37110;  1 drivers
v0x555db7c0fc80_0 .net "s1", 0 0, L_0x555db7f36e40;  1 drivers
S_0x555db7c0ea70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c0e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f36e40 .functor XOR 1, L_0x555db7f372e0, L_0x555db7f37410, C4<0>, C4<0>;
L_0x555db7f36ef0 .functor AND 1, L_0x555db7f372e0, L_0x555db7f37410, C4<1>, C4<1>;
v0x555db7c0ece0_0 .net "S", 0 0, L_0x555db7f36e40;  alias, 1 drivers
v0x555db7c0edc0_0 .net "a", 0 0, L_0x555db7f372e0;  alias, 1 drivers
v0x555db7c0ee80_0 .net "b", 0 0, L_0x555db7f37410;  alias, 1 drivers
v0x555db7c0ef50_0 .net "cout", 0 0, L_0x555db7f36ef0;  alias, 1 drivers
S_0x555db7c0f0c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c0e810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f36f80 .functor XOR 1, L_0x555db7f36a50, L_0x555db7f36e40, C4<0>, C4<0>;
L_0x555db7f37110 .functor AND 1, L_0x555db7f36a50, L_0x555db7f36e40, C4<1>, C4<1>;
v0x555db7c0f330_0 .net "S", 0 0, L_0x555db7f36f80;  alias, 1 drivers
v0x555db7c0f3f0_0 .net "a", 0 0, L_0x555db7f36a50;  alias, 1 drivers
v0x555db7c0f4e0_0 .net "b", 0 0, L_0x555db7f36e40;  alias, 1 drivers
v0x555db7c0f5e0_0 .net "cout", 0 0, L_0x555db7f37110;  alias, 1 drivers
S_0x555db7c0fd70 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c0ff70 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7c10050 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c0fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f377c0 .functor OR 1, L_0x555db7f37560, L_0x555db7f37730, C4<0>, C4<0>;
v0x555db7c10f40_0 .net "S", 0 0, L_0x555db7f375f0;  1 drivers
v0x555db7c11000_0 .net "a", 0 0, L_0x555db7f37900;  1 drivers
v0x555db7c110d0_0 .net "b", 0 0, L_0x555db7f37a30;  1 drivers
v0x555db7c111d0_0 .net "cin", 0 0, L_0x555db7f371a0;  alias, 1 drivers
v0x555db7c112c0_0 .net "cout", 0 0, L_0x555db7f377c0;  alias, 1 drivers
v0x555db7c113b0_0 .net "cout1", 0 0, L_0x555db7f37560;  1 drivers
v0x555db7c11450_0 .net "cout2", 0 0, L_0x555db7f37730;  1 drivers
v0x555db7c114f0_0 .net "s1", 0 0, L_0x555db7f374b0;  1 drivers
S_0x555db7c102b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c10050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f374b0 .functor XOR 1, L_0x555db7f37900, L_0x555db7f37a30, C4<0>, C4<0>;
L_0x555db7f37560 .functor AND 1, L_0x555db7f37900, L_0x555db7f37a30, C4<1>, C4<1>;
v0x555db7c10550_0 .net "S", 0 0, L_0x555db7f374b0;  alias, 1 drivers
v0x555db7c10630_0 .net "a", 0 0, L_0x555db7f37900;  alias, 1 drivers
v0x555db7c106f0_0 .net "b", 0 0, L_0x555db7f37a30;  alias, 1 drivers
v0x555db7c107c0_0 .net "cout", 0 0, L_0x555db7f37560;  alias, 1 drivers
S_0x555db7c10930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c10050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f375f0 .functor XOR 1, L_0x555db7f371a0, L_0x555db7f374b0, C4<0>, C4<0>;
L_0x555db7f37730 .functor AND 1, L_0x555db7f371a0, L_0x555db7f374b0, C4<1>, C4<1>;
v0x555db7c10ba0_0 .net "S", 0 0, L_0x555db7f375f0;  alias, 1 drivers
v0x555db7c10c60_0 .net "a", 0 0, L_0x555db7f371a0;  alias, 1 drivers
v0x555db7c10d50_0 .net "b", 0 0, L_0x555db7f374b0;  alias, 1 drivers
v0x555db7c10e50_0 .net "cout", 0 0, L_0x555db7f37730;  alias, 1 drivers
S_0x555db7c115e0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c117e0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7c118c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c115e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f37ea0 .functor OR 1, L_0x555db7f37c80, L_0x555db7f37e10, C4<0>, C4<0>;
v0x555db7c127b0_0 .net "S", 0 0, L_0x555db7f37d10;  1 drivers
v0x555db7c12870_0 .net "a", 0 0, L_0x555db7f37fe0;  1 drivers
v0x555db7c12940_0 .net "b", 0 0, L_0x555db7f38110;  1 drivers
v0x555db7c12a40_0 .net "cin", 0 0, L_0x555db7f377c0;  alias, 1 drivers
v0x555db7c12b30_0 .net "cout", 0 0, L_0x555db7f37ea0;  alias, 1 drivers
v0x555db7c12c20_0 .net "cout1", 0 0, L_0x555db7f37c80;  1 drivers
v0x555db7c12cc0_0 .net "cout2", 0 0, L_0x555db7f37e10;  1 drivers
v0x555db7c12d60_0 .net "s1", 0 0, L_0x555db7f37bd0;  1 drivers
S_0x555db7c11b20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c118c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f37bd0 .functor XOR 1, L_0x555db7f37fe0, L_0x555db7f38110, C4<0>, C4<0>;
L_0x555db7f37c80 .functor AND 1, L_0x555db7f37fe0, L_0x555db7f38110, C4<1>, C4<1>;
v0x555db7c11dc0_0 .net "S", 0 0, L_0x555db7f37bd0;  alias, 1 drivers
v0x555db7c11ea0_0 .net "a", 0 0, L_0x555db7f37fe0;  alias, 1 drivers
v0x555db7c11f60_0 .net "b", 0 0, L_0x555db7f38110;  alias, 1 drivers
v0x555db7c12030_0 .net "cout", 0 0, L_0x555db7f37c80;  alias, 1 drivers
S_0x555db7c121a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c118c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f37d10 .functor XOR 1, L_0x555db7f377c0, L_0x555db7f37bd0, C4<0>, C4<0>;
L_0x555db7f37e10 .functor AND 1, L_0x555db7f377c0, L_0x555db7f37bd0, C4<1>, C4<1>;
v0x555db7c12410_0 .net "S", 0 0, L_0x555db7f37d10;  alias, 1 drivers
v0x555db7c124d0_0 .net "a", 0 0, L_0x555db7f377c0;  alias, 1 drivers
v0x555db7c125c0_0 .net "b", 0 0, L_0x555db7f37bd0;  alias, 1 drivers
v0x555db7c126c0_0 .net "cout", 0 0, L_0x555db7f37e10;  alias, 1 drivers
S_0x555db7c12e50 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c13050 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7c13130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c12e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f38530 .functor OR 1, L_0x555db7f38280, L_0x555db7f384a0, C4<0>, C4<0>;
v0x555db7c14020_0 .net "S", 0 0, L_0x555db7f38310;  1 drivers
v0x555db7c140e0_0 .net "a", 0 0, L_0x555db7f38670;  1 drivers
v0x555db7c141b0_0 .net "b", 0 0, L_0x555db7f387a0;  1 drivers
v0x555db7c142b0_0 .net "cin", 0 0, L_0x555db7f37ea0;  alias, 1 drivers
v0x555db7c143a0_0 .net "cout", 0 0, L_0x555db7f38530;  alias, 1 drivers
v0x555db7c14490_0 .net "cout1", 0 0, L_0x555db7f38280;  1 drivers
v0x555db7c14530_0 .net "cout2", 0 0, L_0x555db7f384a0;  1 drivers
v0x555db7c145d0_0 .net "s1", 0 0, L_0x555db7f37b60;  1 drivers
S_0x555db7c13390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c13130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f37b60 .functor XOR 1, L_0x555db7f38670, L_0x555db7f387a0, C4<0>, C4<0>;
L_0x555db7f38280 .functor AND 1, L_0x555db7f38670, L_0x555db7f387a0, C4<1>, C4<1>;
v0x555db7c13630_0 .net "S", 0 0, L_0x555db7f37b60;  alias, 1 drivers
v0x555db7c13710_0 .net "a", 0 0, L_0x555db7f38670;  alias, 1 drivers
v0x555db7c137d0_0 .net "b", 0 0, L_0x555db7f387a0;  alias, 1 drivers
v0x555db7c138a0_0 .net "cout", 0 0, L_0x555db7f38280;  alias, 1 drivers
S_0x555db7c13a10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c13130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f38310 .functor XOR 1, L_0x555db7f37ea0, L_0x555db7f37b60, C4<0>, C4<0>;
L_0x555db7f384a0 .functor AND 1, L_0x555db7f37ea0, L_0x555db7f37b60, C4<1>, C4<1>;
v0x555db7c13c80_0 .net "S", 0 0, L_0x555db7f38310;  alias, 1 drivers
v0x555db7c13d40_0 .net "a", 0 0, L_0x555db7f37ea0;  alias, 1 drivers
v0x555db7c13e30_0 .net "b", 0 0, L_0x555db7f37b60;  alias, 1 drivers
v0x555db7c13f30_0 .net "cout", 0 0, L_0x555db7f384a0;  alias, 1 drivers
S_0x555db7c146c0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c0e6e0 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7c14950 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c146c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f38cc0 .functor OR 1, L_0x555db7f38a10, L_0x555db7f38c30, C4<0>, C4<0>;
v0x555db7c15840_0 .net "S", 0 0, L_0x555db7f38aa0;  1 drivers
v0x555db7c15900_0 .net "a", 0 0, L_0x555db7f38e00;  1 drivers
v0x555db7c159d0_0 .net "b", 0 0, L_0x555db7f38f30;  1 drivers
v0x555db7c15ad0_0 .net "cin", 0 0, L_0x555db7f38530;  alias, 1 drivers
v0x555db7c15bc0_0 .net "cout", 0 0, L_0x555db7f38cc0;  alias, 1 drivers
v0x555db7c15cb0_0 .net "cout1", 0 0, L_0x555db7f38a10;  1 drivers
v0x555db7c15d50_0 .net "cout2", 0 0, L_0x555db7f38c30;  1 drivers
v0x555db7c15df0_0 .net "s1", 0 0, L_0x555db7f38960;  1 drivers
S_0x555db7c14bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c14950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f38960 .functor XOR 1, L_0x555db7f38e00, L_0x555db7f38f30, C4<0>, C4<0>;
L_0x555db7f38a10 .functor AND 1, L_0x555db7f38e00, L_0x555db7f38f30, C4<1>, C4<1>;
v0x555db7c14e50_0 .net "S", 0 0, L_0x555db7f38960;  alias, 1 drivers
v0x555db7c14f30_0 .net "a", 0 0, L_0x555db7f38e00;  alias, 1 drivers
v0x555db7c14ff0_0 .net "b", 0 0, L_0x555db7f38f30;  alias, 1 drivers
v0x555db7c150c0_0 .net "cout", 0 0, L_0x555db7f38a10;  alias, 1 drivers
S_0x555db7c15230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c14950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f38aa0 .functor XOR 1, L_0x555db7f38530, L_0x555db7f38960, C4<0>, C4<0>;
L_0x555db7f38c30 .functor AND 1, L_0x555db7f38530, L_0x555db7f38960, C4<1>, C4<1>;
v0x555db7c154a0_0 .net "S", 0 0, L_0x555db7f38aa0;  alias, 1 drivers
v0x555db7c15560_0 .net "a", 0 0, L_0x555db7f38530;  alias, 1 drivers
v0x555db7c15650_0 .net "b", 0 0, L_0x555db7f38960;  alias, 1 drivers
v0x555db7c15750_0 .net "cout", 0 0, L_0x555db7f38c30;  alias, 1 drivers
S_0x555db7c15ee0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c160e0 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db7c161c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c15ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f393d0 .functor OR 1, L_0x555db7f391b0, L_0x555db7f39340, C4<0>, C4<0>;
v0x555db7c170b0_0 .net "S", 0 0, L_0x555db7f39240;  1 drivers
v0x555db7c17170_0 .net "a", 0 0, L_0x555db7f39510;  1 drivers
v0x555db7c17240_0 .net "b", 0 0, L_0x555db7f39640;  1 drivers
v0x555db7c17340_0 .net "cin", 0 0, L_0x555db7f38cc0;  alias, 1 drivers
v0x555db7c17430_0 .net "cout", 0 0, L_0x555db7f393d0;  alias, 1 drivers
v0x555db7c17520_0 .net "cout1", 0 0, L_0x555db7f391b0;  1 drivers
v0x555db7c175c0_0 .net "cout2", 0 0, L_0x555db7f39340;  1 drivers
v0x555db7c17660_0 .net "s1", 0 0, L_0x555db7f39100;  1 drivers
S_0x555db7c16420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c161c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f39100 .functor XOR 1, L_0x555db7f39510, L_0x555db7f39640, C4<0>, C4<0>;
L_0x555db7f391b0 .functor AND 1, L_0x555db7f39510, L_0x555db7f39640, C4<1>, C4<1>;
v0x555db7c166c0_0 .net "S", 0 0, L_0x555db7f39100;  alias, 1 drivers
v0x555db7c167a0_0 .net "a", 0 0, L_0x555db7f39510;  alias, 1 drivers
v0x555db7c16860_0 .net "b", 0 0, L_0x555db7f39640;  alias, 1 drivers
v0x555db7c16930_0 .net "cout", 0 0, L_0x555db7f391b0;  alias, 1 drivers
S_0x555db7c16aa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c161c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f39240 .functor XOR 1, L_0x555db7f38cc0, L_0x555db7f39100, C4<0>, C4<0>;
L_0x555db7f39340 .functor AND 1, L_0x555db7f38cc0, L_0x555db7f39100, C4<1>, C4<1>;
v0x555db7c16d10_0 .net "S", 0 0, L_0x555db7f39240;  alias, 1 drivers
v0x555db7c16dd0_0 .net "a", 0 0, L_0x555db7f38cc0;  alias, 1 drivers
v0x555db7c16ec0_0 .net "b", 0 0, L_0x555db7f39100;  alias, 1 drivers
v0x555db7c16fc0_0 .net "cout", 0 0, L_0x555db7f39340;  alias, 1 drivers
S_0x555db7c17750 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c17950 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db7c17a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c17750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f39b80 .functor OR 1, L_0x555db7f398d0, L_0x555db7f39af0, C4<0>, C4<0>;
v0x555db7c18920_0 .net "S", 0 0, L_0x555db7f39960;  1 drivers
v0x555db7c189e0_0 .net "a", 0 0, L_0x555db7f39060;  1 drivers
v0x555db7c18ab0_0 .net "b", 0 0, L_0x555db7f39d50;  1 drivers
v0x555db7c18bb0_0 .net "cin", 0 0, L_0x555db7f393d0;  alias, 1 drivers
v0x555db7c18ca0_0 .net "cout", 0 0, L_0x555db7f39b80;  alias, 1 drivers
v0x555db7c18d90_0 .net "cout1", 0 0, L_0x555db7f398d0;  1 drivers
v0x555db7c18e30_0 .net "cout2", 0 0, L_0x555db7f39af0;  1 drivers
v0x555db7c18ed0_0 .net "s1", 0 0, L_0x555db7f39820;  1 drivers
S_0x555db7c17c90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c17a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f39820 .functor XOR 1, L_0x555db7f39060, L_0x555db7f39d50, C4<0>, C4<0>;
L_0x555db7f398d0 .functor AND 1, L_0x555db7f39060, L_0x555db7f39d50, C4<1>, C4<1>;
v0x555db7c17f30_0 .net "S", 0 0, L_0x555db7f39820;  alias, 1 drivers
v0x555db7c18010_0 .net "a", 0 0, L_0x555db7f39060;  alias, 1 drivers
v0x555db7c180d0_0 .net "b", 0 0, L_0x555db7f39d50;  alias, 1 drivers
v0x555db7c181a0_0 .net "cout", 0 0, L_0x555db7f398d0;  alias, 1 drivers
S_0x555db7c18310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c17a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f39960 .functor XOR 1, L_0x555db7f393d0, L_0x555db7f39820, C4<0>, C4<0>;
L_0x555db7f39af0 .functor AND 1, L_0x555db7f393d0, L_0x555db7f39820, C4<1>, C4<1>;
v0x555db7c18580_0 .net "S", 0 0, L_0x555db7f39960;  alias, 1 drivers
v0x555db7c18640_0 .net "a", 0 0, L_0x555db7f393d0;  alias, 1 drivers
v0x555db7c18730_0 .net "b", 0 0, L_0x555db7f39820;  alias, 1 drivers
v0x555db7c18830_0 .net "cout", 0 0, L_0x555db7f39af0;  alias, 1 drivers
S_0x555db7c18fc0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c191c0 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db7c192a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c18fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3a1f0 .functor OR 1, L_0x555db7f39f40, L_0x555db7f3a160, C4<0>, C4<0>;
v0x555db7c1a190_0 .net "S", 0 0, L_0x555db7f39fd0;  1 drivers
v0x555db7c1a250_0 .net "a", 0 0, L_0x555db7f3a330;  1 drivers
v0x555db7c1a320_0 .net "b", 0 0, L_0x555db7f3a460;  1 drivers
v0x555db7c1a420_0 .net "cin", 0 0, L_0x555db7f39b80;  alias, 1 drivers
v0x555db7c1a510_0 .net "cout", 0 0, L_0x555db7f3a1f0;  alias, 1 drivers
v0x555db7c1a600_0 .net "cout1", 0 0, L_0x555db7f39f40;  1 drivers
v0x555db7c1a6a0_0 .net "cout2", 0 0, L_0x555db7f3a160;  1 drivers
v0x555db7c1a740_0 .net "s1", 0 0, L_0x555db7f39770;  1 drivers
S_0x555db7c19500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c192a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f39770 .functor XOR 1, L_0x555db7f3a330, L_0x555db7f3a460, C4<0>, C4<0>;
L_0x555db7f39f40 .functor AND 1, L_0x555db7f3a330, L_0x555db7f3a460, C4<1>, C4<1>;
v0x555db7c197a0_0 .net "S", 0 0, L_0x555db7f39770;  alias, 1 drivers
v0x555db7c19880_0 .net "a", 0 0, L_0x555db7f3a330;  alias, 1 drivers
v0x555db7c19940_0 .net "b", 0 0, L_0x555db7f3a460;  alias, 1 drivers
v0x555db7c19a10_0 .net "cout", 0 0, L_0x555db7f39f40;  alias, 1 drivers
S_0x555db7c19b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c192a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f39fd0 .functor XOR 1, L_0x555db7f39b80, L_0x555db7f39770, C4<0>, C4<0>;
L_0x555db7f3a160 .functor AND 1, L_0x555db7f39b80, L_0x555db7f39770, C4<1>, C4<1>;
v0x555db7c19df0_0 .net "S", 0 0, L_0x555db7f39fd0;  alias, 1 drivers
v0x555db7c19eb0_0 .net "a", 0 0, L_0x555db7f39b80;  alias, 1 drivers
v0x555db7c19fa0_0 .net "b", 0 0, L_0x555db7f39770;  alias, 1 drivers
v0x555db7c1a0a0_0 .net "cout", 0 0, L_0x555db7f3a160;  alias, 1 drivers
S_0x555db7c1a830 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c1aa30 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7c1ab10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c1a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3a910 .functor OR 1, L_0x555db7f3a660, L_0x555db7f3a880, C4<0>, C4<0>;
v0x555db7c1ba00_0 .net "S", 0 0, L_0x555db7f3a6f0;  1 drivers
v0x555db7c1bac0_0 .net "a", 0 0, L_0x555db7f3aa50;  1 drivers
v0x555db7c1bb90_0 .net "b", 0 0, L_0x555db7f3ad90;  1 drivers
v0x555db7c1bc90_0 .net "cin", 0 0, L_0x555db7f3a1f0;  alias, 1 drivers
v0x555db7c1bd80_0 .net "cout", 0 0, L_0x555db7f3a910;  alias, 1 drivers
v0x555db7c1be70_0 .net "cout1", 0 0, L_0x555db7f3a660;  1 drivers
v0x555db7c1bf10_0 .net "cout2", 0 0, L_0x555db7f3a880;  1 drivers
v0x555db7c1bfb0_0 .net "s1", 0 0, L_0x555db7f39e80;  1 drivers
S_0x555db7c1ad70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c1ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f39e80 .functor XOR 1, L_0x555db7f3aa50, L_0x555db7f3ad90, C4<0>, C4<0>;
L_0x555db7f3a660 .functor AND 1, L_0x555db7f3aa50, L_0x555db7f3ad90, C4<1>, C4<1>;
v0x555db7c1b010_0 .net "S", 0 0, L_0x555db7f39e80;  alias, 1 drivers
v0x555db7c1b0f0_0 .net "a", 0 0, L_0x555db7f3aa50;  alias, 1 drivers
v0x555db7c1b1b0_0 .net "b", 0 0, L_0x555db7f3ad90;  alias, 1 drivers
v0x555db7c1b280_0 .net "cout", 0 0, L_0x555db7f3a660;  alias, 1 drivers
S_0x555db7c1b3f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c1ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3a6f0 .functor XOR 1, L_0x555db7f3a1f0, L_0x555db7f39e80, C4<0>, C4<0>;
L_0x555db7f3a880 .functor AND 1, L_0x555db7f3a1f0, L_0x555db7f39e80, C4<1>, C4<1>;
v0x555db7c1b660_0 .net "S", 0 0, L_0x555db7f3a6f0;  alias, 1 drivers
v0x555db7c1b720_0 .net "a", 0 0, L_0x555db7f3a1f0;  alias, 1 drivers
v0x555db7c1b810_0 .net "b", 0 0, L_0x555db7f39e80;  alias, 1 drivers
v0x555db7c1b910_0 .net "cout", 0 0, L_0x555db7f3a880;  alias, 1 drivers
S_0x555db7c1c0a0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c1c2a0 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7c1c380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3b230 .functor OR 1, L_0x555db7f3afa0, L_0x555db7f3b1a0, C4<0>, C4<0>;
v0x555db7c1d270_0 .net "S", 0 0, L_0x555db7f3b010;  1 drivers
v0x555db7c1d330_0 .net "a", 0 0, L_0x555db7f3b370;  1 drivers
v0x555db7c1d400_0 .net "b", 0 0, L_0x555db7f3b4a0;  1 drivers
v0x555db7c1d500_0 .net "cin", 0 0, L_0x555db7f3a910;  alias, 1 drivers
v0x555db7c1d5f0_0 .net "cout", 0 0, L_0x555db7f3b230;  alias, 1 drivers
v0x555db7c1d6e0_0 .net "cout1", 0 0, L_0x555db7f3afa0;  1 drivers
v0x555db7c1d780_0 .net "cout2", 0 0, L_0x555db7f3b1a0;  1 drivers
v0x555db7c1d820_0 .net "s1", 0 0, L_0x555db7f3a590;  1 drivers
S_0x555db7c1c5e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c1c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3a590 .functor XOR 1, L_0x555db7f3b370, L_0x555db7f3b4a0, C4<0>, C4<0>;
L_0x555db7f3afa0 .functor AND 1, L_0x555db7f3b370, L_0x555db7f3b4a0, C4<1>, C4<1>;
v0x555db7c1c880_0 .net "S", 0 0, L_0x555db7f3a590;  alias, 1 drivers
v0x555db7c1c960_0 .net "a", 0 0, L_0x555db7f3b370;  alias, 1 drivers
v0x555db7c1ca20_0 .net "b", 0 0, L_0x555db7f3b4a0;  alias, 1 drivers
v0x555db7c1caf0_0 .net "cout", 0 0, L_0x555db7f3afa0;  alias, 1 drivers
S_0x555db7c1cc60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c1c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3b010 .functor XOR 1, L_0x555db7f3a910, L_0x555db7f3a590, C4<0>, C4<0>;
L_0x555db7f3b1a0 .functor AND 1, L_0x555db7f3a910, L_0x555db7f3a590, C4<1>, C4<1>;
v0x555db7c1ced0_0 .net "S", 0 0, L_0x555db7f3b010;  alias, 1 drivers
v0x555db7c1cf90_0 .net "a", 0 0, L_0x555db7f3a910;  alias, 1 drivers
v0x555db7c1d080_0 .net "b", 0 0, L_0x555db7f3a590;  alias, 1 drivers
v0x555db7c1d180_0 .net "cout", 0 0, L_0x555db7f3b1a0;  alias, 1 drivers
S_0x555db7c1d910 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c1db10 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db7c1dbf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c1d910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3bb60 .functor OR 1, L_0x555db7f3b8d0, L_0x555db7f3bad0, C4<0>, C4<0>;
v0x555db7c1eae0_0 .net "S", 0 0, L_0x555db7f3b940;  1 drivers
v0x555db7c1eba0_0 .net "a", 0 0, L_0x555db7f3bca0;  1 drivers
v0x555db7c1ec70_0 .net "b", 0 0, L_0x555db7f3bdd0;  1 drivers
v0x555db7c1ed70_0 .net "cin", 0 0, L_0x555db7f3b230;  alias, 1 drivers
v0x555db7c1ee60_0 .net "cout", 0 0, L_0x555db7f3bb60;  alias, 1 drivers
v0x555db7c1ef50_0 .net "cout1", 0 0, L_0x555db7f3b8d0;  1 drivers
v0x555db7c1eff0_0 .net "cout2", 0 0, L_0x555db7f3bad0;  1 drivers
v0x555db7c1f090_0 .net "s1", 0 0, L_0x555db7f3aec0;  1 drivers
S_0x555db7c1de50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c1dbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3aec0 .functor XOR 1, L_0x555db7f3bca0, L_0x555db7f3bdd0, C4<0>, C4<0>;
L_0x555db7f3b8d0 .functor AND 1, L_0x555db7f3bca0, L_0x555db7f3bdd0, C4<1>, C4<1>;
v0x555db7c1e0f0_0 .net "S", 0 0, L_0x555db7f3aec0;  alias, 1 drivers
v0x555db7c1e1d0_0 .net "a", 0 0, L_0x555db7f3bca0;  alias, 1 drivers
v0x555db7c1e290_0 .net "b", 0 0, L_0x555db7f3bdd0;  alias, 1 drivers
v0x555db7c1e360_0 .net "cout", 0 0, L_0x555db7f3b8d0;  alias, 1 drivers
S_0x555db7c1e4d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c1dbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3b940 .functor XOR 1, L_0x555db7f3b230, L_0x555db7f3aec0, C4<0>, C4<0>;
L_0x555db7f3bad0 .functor AND 1, L_0x555db7f3b230, L_0x555db7f3aec0, C4<1>, C4<1>;
v0x555db7c1e740_0 .net "S", 0 0, L_0x555db7f3b940;  alias, 1 drivers
v0x555db7c1e800_0 .net "a", 0 0, L_0x555db7f3b230;  alias, 1 drivers
v0x555db7c1e8f0_0 .net "b", 0 0, L_0x555db7f3aec0;  alias, 1 drivers
v0x555db7c1e9f0_0 .net "cout", 0 0, L_0x555db7f3bad0;  alias, 1 drivers
S_0x555db7c1f180 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7c07eb0;
 .timescale 0 0;
P_0x555db7c1f380 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db7c1f460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c1f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3c360 .functor OR 1, L_0x555db7f3c0b0, L_0x555db7f3c2d0, C4<0>, C4<0>;
v0x555db7c20350_0 .net "S", 0 0, L_0x555db7f3c140;  1 drivers
v0x555db7c20410_0 .net "a", 0 0, L_0x555db7f3c460;  1 drivers
v0x555db7c204e0_0 .net "b", 0 0, L_0x555db7f3c590;  1 drivers
v0x555db7c205e0_0 .net "cin", 0 0, L_0x555db7f3bb60;  alias, 1 drivers
v0x555db7c206d0_0 .net "cout", 0 0, L_0x555db7f3c360;  alias, 1 drivers
v0x555db7c207c0_0 .net "cout1", 0 0, L_0x555db7f3c0b0;  1 drivers
v0x555db7c20860_0 .net "cout2", 0 0, L_0x555db7f3c2d0;  1 drivers
v0x555db7c20900_0 .net "s1", 0 0, L_0x555db7f3c000;  1 drivers
S_0x555db7c1f6c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c1f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3c000 .functor XOR 1, L_0x555db7f3c460, L_0x555db7f3c590, C4<0>, C4<0>;
L_0x555db7f3c0b0 .functor AND 1, L_0x555db7f3c460, L_0x555db7f3c590, C4<1>, C4<1>;
v0x555db7c1f960_0 .net "S", 0 0, L_0x555db7f3c000;  alias, 1 drivers
v0x555db7c1fa40_0 .net "a", 0 0, L_0x555db7f3c460;  alias, 1 drivers
v0x555db7c1fb00_0 .net "b", 0 0, L_0x555db7f3c590;  alias, 1 drivers
v0x555db7c1fbd0_0 .net "cout", 0 0, L_0x555db7f3c0b0;  alias, 1 drivers
S_0x555db7c1fd40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c1f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3c140 .functor XOR 1, L_0x555db7f3bb60, L_0x555db7f3c000, C4<0>, C4<0>;
L_0x555db7f3c2d0 .functor AND 1, L_0x555db7f3bb60, L_0x555db7f3c000, C4<1>, C4<1>;
v0x555db7c1ffb0_0 .net "S", 0 0, L_0x555db7f3c140;  alias, 1 drivers
v0x555db7c20070_0 .net "a", 0 0, L_0x555db7f3bb60;  alias, 1 drivers
v0x555db7c20160_0 .net "b", 0 0, L_0x555db7f3c000;  alias, 1 drivers
v0x555db7c20260_0 .net "cout", 0 0, L_0x555db7f3c2d0;  alias, 1 drivers
S_0x555db7c22a50 .scope module, "ins32" "three_input_adder" 3 169, 3 68 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 17 "c";
    .port_info 3 /OUTPUT 17 "S";
P_0x555db7c22be0 .param/l "N" 0 3 68, +C4<00000000000000000000000000010000>;
v0x555db7c56970_0 .net "S", 16 0, L_0x555db7f51130;  alias, 1 drivers
L_0x7f49c55c4420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555db7c56a50_0 .net/2u *"_ivl_2", 0 0, L_0x7f49c55c4420;  1 drivers
v0x555db7c56b10_0 .net *"_ivl_4", 16 0, L_0x555db7f4a2e0;  1 drivers
L_0x7f49c55c4468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555db7c56c00_0 .net/2u *"_ivl_6", 0 0, L_0x7f49c55c4468;  1 drivers
v0x555db7c56ce0_0 .net *"_ivl_8", 16 0, L_0x555db7f4a380;  1 drivers
v0x555db7c56e10_0 .net "a", 15 0, L_0x555db7e76bf0;  alias, 1 drivers
v0x555db7c56ed0_0 .net "b", 15 0, L_0x555db7dc0a40;  alias, 1 drivers
v0x555db7c56f90_0 .net "c", 16 0, L_0x555db7f43dc0;  alias, 1 drivers
v0x555db7c57050_0 .net "c1", 0 0, L_0x555db7f4a270;  1 drivers
v0x555db7c57120_0 .net "c2", 0 0, L_0x555db7f51300;  1 drivers
v0x555db7c571f0_0 .net "t_pad", 16 0, L_0x555db7f4a4b0;  1 drivers
v0x555db7c572c0_0 .net "temp", 15 0, L_0x555db7f49ab0;  1 drivers
L_0x555db7f4a2e0 .concat [ 16 1 0 0], L_0x555db7f49ab0, L_0x7f49c55c4420;
L_0x555db7f4a380 .concat [ 16 1 0 0], L_0x555db7f49ab0, L_0x7f49c55c4468;
L_0x555db7f4a4b0 .functor MUXZ 17, L_0x555db7f4a380, L_0x555db7f4a2e0, L_0x555db7f4a270, C4<>;
S_0x555db7c22d80 .scope module, "ins1" "rca_Nbit" 3 71, 3 18 0, S_0x555db7c22a50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7c22f60 .param/l "N" 0 3 18, +C4<00000000000000000000000000010000>;
L_0x7f49c55c43d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f4a200 .functor BUFZ 1, L_0x7f49c55c43d8, C4<0>, C4<0>, C4<0>;
L_0x555db7f4a270 .functor BUFZ 1, L_0x555db7f49d90, C4<0>, C4<0>, C4<0>;
v0x555db7c3b7e0_0 .net "S", 15 0, L_0x555db7f49ab0;  alias, 1 drivers
v0x555db7c3b8e0_0 .net "a", 15 0, L_0x555db7e76bf0;  alias, 1 drivers
v0x555db7c3b9f0_0 .net "b", 15 0, L_0x555db7dc0a40;  alias, 1 drivers
v0x555db7c3bae0 .array "carry", 0 16;
v0x555db7c3bae0_0 .net v0x555db7c3bae0 0, 0 0, L_0x555db7f4a200; 1 drivers
v0x555db7c3bae0_1 .net v0x555db7c3bae0 1, 0 0, L_0x555db7f44260; 1 drivers
v0x555db7c3bae0_2 .net v0x555db7c3bae0 2, 0 0, L_0x555db7f44810; 1 drivers
v0x555db7c3bae0_3 .net v0x555db7c3bae0 3, 0 0, L_0x555db7f44dc0; 1 drivers
v0x555db7c3bae0_4 .net v0x555db7c3bae0 4, 0 0, L_0x555db7f45250; 1 drivers
v0x555db7c3bae0_5 .net v0x555db7c3bae0 5, 0 0, L_0x555db7f45800; 1 drivers
v0x555db7c3bae0_6 .net v0x555db7c3bae0 6, 0 0, L_0x555db7f45db0; 1 drivers
v0x555db7c3bae0_7 .net v0x555db7c3bae0 7, 0 0, L_0x555db7f463d0; 1 drivers
v0x555db7c3bae0_8 .net v0x555db7c3bae0 8, 0 0, L_0x555db7f46910; 1 drivers
v0x555db7c3bae0_9 .net v0x555db7c3bae0 9, 0 0, L_0x555db7f46f50; 1 drivers
v0x555db7c3bae0_10 .net v0x555db7c3bae0 10, 0 0, L_0x555db7f47510; 1 drivers
v0x555db7c3bae0_11 .net v0x555db7c3bae0 11, 0 0, L_0x555db7f47b70; 1 drivers
v0x555db7c3bae0_12 .net v0x555db7c3bae0 12, 0 0, L_0x555db7f484f0; 1 drivers
v0x555db7c3bae0_13 .net v0x555db7c3bae0 13, 0 0, L_0x555db7f48b00; 1 drivers
v0x555db7c3bae0_14 .net v0x555db7c3bae0 14, 0 0, L_0x555db7f49120; 1 drivers
v0x555db7c3bae0_15 .net v0x555db7c3bae0 15, 0 0, L_0x555db7f49750; 1 drivers
v0x555db7c3bae0_16 .net v0x555db7c3bae0 16, 0 0, L_0x555db7f49d90; 1 drivers
v0x555db7c3bc60_0 .net "cin", 0 0, L_0x7f49c55c43d8;  1 drivers
v0x555db7c3bd50_0 .net "cout", 0 0, L_0x555db7f4a270;  alias, 1 drivers
L_0x555db7f44360 .part L_0x555db7e76bf0, 0, 1;
L_0x555db7f44490 .part L_0x555db7dc0a40, 0, 1;
L_0x555db7f44910 .part L_0x555db7e76bf0, 1, 1;
L_0x555db7f44a40 .part L_0x555db7dc0a40, 1, 1;
L_0x555db7f44ec0 .part L_0x555db7e76bf0, 2, 1;
L_0x555db7f44ff0 .part L_0x555db7dc0a40, 2, 1;
L_0x555db7f45350 .part L_0x555db7e76bf0, 3, 1;
L_0x555db7f45480 .part L_0x555db7dc0a40, 3, 1;
L_0x555db7f45900 .part L_0x555db7e76bf0, 4, 1;
L_0x555db7f45a30 .part L_0x555db7dc0a40, 4, 1;
L_0x555db7f45eb0 .part L_0x555db7e76bf0, 5, 1;
L_0x555db7f45fe0 .part L_0x555db7dc0a40, 5, 1;
L_0x555db7f464d0 .part L_0x555db7e76bf0, 6, 1;
L_0x555db7f46600 .part L_0x555db7dc0a40, 6, 1;
L_0x555db7f46a10 .part L_0x555db7e76bf0, 7, 1;
L_0x555db7f46b40 .part L_0x555db7dc0a40, 7, 1;
L_0x555db7f47050 .part L_0x555db7e76bf0, 8, 1;
L_0x555db7f47180 .part L_0x555db7dc0a40, 8, 1;
L_0x555db7f47610 .part L_0x555db7e76bf0, 9, 1;
L_0x555db7f47740 .part L_0x555db7dc0a40, 9, 1;
L_0x555db7f472b0 .part L_0x555db7e76bf0, 10, 1;
L_0x555db7f47f10 .part L_0x555db7dc0a40, 10, 1;
L_0x555db7f485f0 .part L_0x555db7e76bf0, 11, 1;
L_0x555db7f48720 .part L_0x555db7dc0a40, 11, 1;
L_0x555db7f48c00 .part L_0x555db7e76bf0, 12, 1;
L_0x555db7f48d30 .part L_0x555db7dc0a40, 12, 1;
L_0x555db7f49220 .part L_0x555db7e76bf0, 13, 1;
L_0x555db7f49350 .part L_0x555db7dc0a40, 13, 1;
L_0x555db7f49850 .part L_0x555db7e76bf0, 14, 1;
L_0x555db7f49980 .part L_0x555db7dc0a40, 14, 1;
L_0x555db7f49e00 .part L_0x555db7e76bf0, 15, 1;
L_0x555db7f49f30 .part L_0x555db7dc0a40, 15, 1;
LS_0x555db7f49ab0_0_0 .concat8 [ 1 1 1 1], L_0x555db7f44060, L_0x555db7f446a0, L_0x555db7f44c50, L_0x555db7f45170;
LS_0x555db7f49ab0_0_4 .concat8 [ 1 1 1 1], L_0x555db7f45690, L_0x555db7f45c40, L_0x555db7f46260, L_0x555db7f467a0;
LS_0x555db7f49ab0_0_8 .concat8 [ 1 1 1 1], L_0x555db7f46de0, L_0x555db7f47430, L_0x555db7f47a00, L_0x555db7f48380;
LS_0x555db7f49ab0_0_12 .concat8 [ 1 1 1 1], L_0x555db7f48990, L_0x555db7f48fb0, L_0x555db7f495e0, L_0x555db7f49c20;
L_0x555db7f49ab0 .concat8 [ 4 4 4 4], LS_0x555db7f49ab0_0_0, LS_0x555db7f49ab0_0_4, LS_0x555db7f49ab0_0_8, LS_0x555db7f49ab0_0_12;
S_0x555db7c230b0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c232d0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7c233b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c230b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f44260 .functor OR 1, L_0x555db7f43ff0, L_0x555db7f44160, C4<0>, C4<0>;
v0x555db7c242e0_0 .net "S", 0 0, L_0x555db7f44060;  1 drivers
v0x555db7c243a0_0 .net "a", 0 0, L_0x555db7f44360;  1 drivers
v0x555db7c24470_0 .net "b", 0 0, L_0x555db7f44490;  1 drivers
v0x555db7c24570_0 .net "cin", 0 0, L_0x555db7f4a200;  alias, 1 drivers
v0x555db7c24640_0 .net "cout", 0 0, L_0x555db7f44260;  alias, 1 drivers
v0x555db7c24730_0 .net "cout1", 0 0, L_0x555db7f43ff0;  1 drivers
v0x555db7c247d0_0 .net "cout2", 0 0, L_0x555db7f44160;  1 drivers
v0x555db7c248a0_0 .net "s1", 0 0, L_0x555db7f43f80;  1 drivers
S_0x555db7c23640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c233b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f43f80 .functor XOR 1, L_0x555db7f44360, L_0x555db7f44490, C4<0>, C4<0>;
L_0x555db7f43ff0 .functor AND 1, L_0x555db7f44360, L_0x555db7f44490, C4<1>, C4<1>;
v0x555db7c238e0_0 .net "S", 0 0, L_0x555db7f43f80;  alias, 1 drivers
v0x555db7c239c0_0 .net "a", 0 0, L_0x555db7f44360;  alias, 1 drivers
v0x555db7c23a80_0 .net "b", 0 0, L_0x555db7f44490;  alias, 1 drivers
v0x555db7c23b50_0 .net "cout", 0 0, L_0x555db7f43ff0;  alias, 1 drivers
S_0x555db7c23cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c233b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f44060 .functor XOR 1, L_0x555db7f4a200, L_0x555db7f43f80, C4<0>, C4<0>;
L_0x555db7f44160 .functor AND 1, L_0x555db7f4a200, L_0x555db7f43f80, C4<1>, C4<1>;
v0x555db7c23f30_0 .net "S", 0 0, L_0x555db7f44060;  alias, 1 drivers
v0x555db7c23ff0_0 .net "a", 0 0, L_0x555db7f4a200;  alias, 1 drivers
v0x555db7c240b0_0 .net "b", 0 0, L_0x555db7f43f80;  alias, 1 drivers
v0x555db7c241b0_0 .net "cout", 0 0, L_0x555db7f44160;  alias, 1 drivers
S_0x555db7c24990 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c24b90 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7c24c50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c24990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f44810 .functor OR 1, L_0x555db7f44630, L_0x555db7f447a0, C4<0>, C4<0>;
v0x555db7c25b40_0 .net "S", 0 0, L_0x555db7f446a0;  1 drivers
v0x555db7c25c00_0 .net "a", 0 0, L_0x555db7f44910;  1 drivers
v0x555db7c25cd0_0 .net "b", 0 0, L_0x555db7f44a40;  1 drivers
v0x555db7c25dd0_0 .net "cin", 0 0, L_0x555db7f44260;  alias, 1 drivers
v0x555db7c25ec0_0 .net "cout", 0 0, L_0x555db7f44810;  alias, 1 drivers
v0x555db7c25fb0_0 .net "cout1", 0 0, L_0x555db7f44630;  1 drivers
v0x555db7c26050_0 .net "cout2", 0 0, L_0x555db7f447a0;  1 drivers
v0x555db7c260f0_0 .net "s1", 0 0, L_0x555db7f445c0;  1 drivers
S_0x555db7c24eb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c24c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f445c0 .functor XOR 1, L_0x555db7f44910, L_0x555db7f44a40, C4<0>, C4<0>;
L_0x555db7f44630 .functor AND 1, L_0x555db7f44910, L_0x555db7f44a40, C4<1>, C4<1>;
v0x555db7c25150_0 .net "S", 0 0, L_0x555db7f445c0;  alias, 1 drivers
v0x555db7c25230_0 .net "a", 0 0, L_0x555db7f44910;  alias, 1 drivers
v0x555db7c252f0_0 .net "b", 0 0, L_0x555db7f44a40;  alias, 1 drivers
v0x555db7c253c0_0 .net "cout", 0 0, L_0x555db7f44630;  alias, 1 drivers
S_0x555db7c25530 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c24c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f446a0 .functor XOR 1, L_0x555db7f44260, L_0x555db7f445c0, C4<0>, C4<0>;
L_0x555db7f447a0 .functor AND 1, L_0x555db7f44260, L_0x555db7f445c0, C4<1>, C4<1>;
v0x555db7c257a0_0 .net "S", 0 0, L_0x555db7f446a0;  alias, 1 drivers
v0x555db7c25860_0 .net "a", 0 0, L_0x555db7f44260;  alias, 1 drivers
v0x555db7c25950_0 .net "b", 0 0, L_0x555db7f445c0;  alias, 1 drivers
v0x555db7c25a50_0 .net "cout", 0 0, L_0x555db7f447a0;  alias, 1 drivers
S_0x555db7c261e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c263e0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7c264a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c261e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f44dc0 .functor OR 1, L_0x555db7f44be0, L_0x555db7f44d50, C4<0>, C4<0>;
v0x555db7c273c0_0 .net "S", 0 0, L_0x555db7f44c50;  1 drivers
v0x555db7c27480_0 .net "a", 0 0, L_0x555db7f44ec0;  1 drivers
v0x555db7c27550_0 .net "b", 0 0, L_0x555db7f44ff0;  1 drivers
v0x555db7c27650_0 .net "cin", 0 0, L_0x555db7f44810;  alias, 1 drivers
v0x555db7c27740_0 .net "cout", 0 0, L_0x555db7f44dc0;  alias, 1 drivers
v0x555db7c27830_0 .net "cout1", 0 0, L_0x555db7f44be0;  1 drivers
v0x555db7c278d0_0 .net "cout2", 0 0, L_0x555db7f44d50;  1 drivers
v0x555db7c27970_0 .net "s1", 0 0, L_0x555db7f44b70;  1 drivers
S_0x555db7c26730 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c264a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f44b70 .functor XOR 1, L_0x555db7f44ec0, L_0x555db7f44ff0, C4<0>, C4<0>;
L_0x555db7f44be0 .functor AND 1, L_0x555db7f44ec0, L_0x555db7f44ff0, C4<1>, C4<1>;
v0x555db7c269d0_0 .net "S", 0 0, L_0x555db7f44b70;  alias, 1 drivers
v0x555db7c26ab0_0 .net "a", 0 0, L_0x555db7f44ec0;  alias, 1 drivers
v0x555db7c26b70_0 .net "b", 0 0, L_0x555db7f44ff0;  alias, 1 drivers
v0x555db7c26c40_0 .net "cout", 0 0, L_0x555db7f44be0;  alias, 1 drivers
S_0x555db7c26db0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c264a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f44c50 .functor XOR 1, L_0x555db7f44810, L_0x555db7f44b70, C4<0>, C4<0>;
L_0x555db7f44d50 .functor AND 1, L_0x555db7f44810, L_0x555db7f44b70, C4<1>, C4<1>;
v0x555db7c27020_0 .net "S", 0 0, L_0x555db7f44c50;  alias, 1 drivers
v0x555db7c270e0_0 .net "a", 0 0, L_0x555db7f44810;  alias, 1 drivers
v0x555db7c271d0_0 .net "b", 0 0, L_0x555db7f44b70;  alias, 1 drivers
v0x555db7c272d0_0 .net "cout", 0 0, L_0x555db7f44d50;  alias, 1 drivers
S_0x555db7c27a60 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c27c60 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7c27d40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c27a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f45250 .functor OR 1, L_0x555db7f45100, L_0x555db7f451e0, C4<0>, C4<0>;
v0x555db7c28c30_0 .net "S", 0 0, L_0x555db7f45170;  1 drivers
v0x555db7c28cf0_0 .net "a", 0 0, L_0x555db7f45350;  1 drivers
v0x555db7c28dc0_0 .net "b", 0 0, L_0x555db7f45480;  1 drivers
v0x555db7c28ec0_0 .net "cin", 0 0, L_0x555db7f44dc0;  alias, 1 drivers
v0x555db7c28fb0_0 .net "cout", 0 0, L_0x555db7f45250;  alias, 1 drivers
v0x555db7c290a0_0 .net "cout1", 0 0, L_0x555db7f45100;  1 drivers
v0x555db7c29140_0 .net "cout2", 0 0, L_0x555db7f451e0;  1 drivers
v0x555db7c291e0_0 .net "s1", 0 0, L_0x555db7f45090;  1 drivers
S_0x555db7c27fa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c27d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f45090 .functor XOR 1, L_0x555db7f45350, L_0x555db7f45480, C4<0>, C4<0>;
L_0x555db7f45100 .functor AND 1, L_0x555db7f45350, L_0x555db7f45480, C4<1>, C4<1>;
v0x555db7c28240_0 .net "S", 0 0, L_0x555db7f45090;  alias, 1 drivers
v0x555db7c28320_0 .net "a", 0 0, L_0x555db7f45350;  alias, 1 drivers
v0x555db7c283e0_0 .net "b", 0 0, L_0x555db7f45480;  alias, 1 drivers
v0x555db7c284b0_0 .net "cout", 0 0, L_0x555db7f45100;  alias, 1 drivers
S_0x555db7c28620 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c27d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f45170 .functor XOR 1, L_0x555db7f44dc0, L_0x555db7f45090, C4<0>, C4<0>;
L_0x555db7f451e0 .functor AND 1, L_0x555db7f44dc0, L_0x555db7f45090, C4<1>, C4<1>;
v0x555db7c28890_0 .net "S", 0 0, L_0x555db7f45170;  alias, 1 drivers
v0x555db7c28950_0 .net "a", 0 0, L_0x555db7f44dc0;  alias, 1 drivers
v0x555db7c28a40_0 .net "b", 0 0, L_0x555db7f45090;  alias, 1 drivers
v0x555db7c28b40_0 .net "cout", 0 0, L_0x555db7f451e0;  alias, 1 drivers
S_0x555db7c292d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c29520 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7c29600 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c292d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f45800 .functor OR 1, L_0x555db7f45620, L_0x555db7f45790, C4<0>, C4<0>;
v0x555db7c2a4c0_0 .net "S", 0 0, L_0x555db7f45690;  1 drivers
v0x555db7c2a580_0 .net "a", 0 0, L_0x555db7f45900;  1 drivers
v0x555db7c2a650_0 .net "b", 0 0, L_0x555db7f45a30;  1 drivers
v0x555db7c2a750_0 .net "cin", 0 0, L_0x555db7f45250;  alias, 1 drivers
v0x555db7c2a840_0 .net "cout", 0 0, L_0x555db7f45800;  alias, 1 drivers
v0x555db7c2a930_0 .net "cout1", 0 0, L_0x555db7f45620;  1 drivers
v0x555db7c2a9d0_0 .net "cout2", 0 0, L_0x555db7f45790;  1 drivers
v0x555db7c2aa70_0 .net "s1", 0 0, L_0x555db7f455b0;  1 drivers
S_0x555db7c29860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c29600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f455b0 .functor XOR 1, L_0x555db7f45900, L_0x555db7f45a30, C4<0>, C4<0>;
L_0x555db7f45620 .functor AND 1, L_0x555db7f45900, L_0x555db7f45a30, C4<1>, C4<1>;
v0x555db7c29ad0_0 .net "S", 0 0, L_0x555db7f455b0;  alias, 1 drivers
v0x555db7c29bb0_0 .net "a", 0 0, L_0x555db7f45900;  alias, 1 drivers
v0x555db7c29c70_0 .net "b", 0 0, L_0x555db7f45a30;  alias, 1 drivers
v0x555db7c29d40_0 .net "cout", 0 0, L_0x555db7f45620;  alias, 1 drivers
S_0x555db7c29eb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c29600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f45690 .functor XOR 1, L_0x555db7f45250, L_0x555db7f455b0, C4<0>, C4<0>;
L_0x555db7f45790 .functor AND 1, L_0x555db7f45250, L_0x555db7f455b0, C4<1>, C4<1>;
v0x555db7c2a120_0 .net "S", 0 0, L_0x555db7f45690;  alias, 1 drivers
v0x555db7c2a1e0_0 .net "a", 0 0, L_0x555db7f45250;  alias, 1 drivers
v0x555db7c2a2d0_0 .net "b", 0 0, L_0x555db7f455b0;  alias, 1 drivers
v0x555db7c2a3d0_0 .net "cout", 0 0, L_0x555db7f45790;  alias, 1 drivers
S_0x555db7c2ab60 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c2ad60 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7c2ae40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c2ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f45db0 .functor OR 1, L_0x555db7f45bd0, L_0x555db7f45d40, C4<0>, C4<0>;
v0x555db7c2bd30_0 .net "S", 0 0, L_0x555db7f45c40;  1 drivers
v0x555db7c2bdf0_0 .net "a", 0 0, L_0x555db7f45eb0;  1 drivers
v0x555db7c2bec0_0 .net "b", 0 0, L_0x555db7f45fe0;  1 drivers
v0x555db7c2bfc0_0 .net "cin", 0 0, L_0x555db7f45800;  alias, 1 drivers
v0x555db7c2c0b0_0 .net "cout", 0 0, L_0x555db7f45db0;  alias, 1 drivers
v0x555db7c2c1a0_0 .net "cout1", 0 0, L_0x555db7f45bd0;  1 drivers
v0x555db7c2c240_0 .net "cout2", 0 0, L_0x555db7f45d40;  1 drivers
v0x555db7c2c2e0_0 .net "s1", 0 0, L_0x555db7f45b60;  1 drivers
S_0x555db7c2b0a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c2ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f45b60 .functor XOR 1, L_0x555db7f45eb0, L_0x555db7f45fe0, C4<0>, C4<0>;
L_0x555db7f45bd0 .functor AND 1, L_0x555db7f45eb0, L_0x555db7f45fe0, C4<1>, C4<1>;
v0x555db7c2b340_0 .net "S", 0 0, L_0x555db7f45b60;  alias, 1 drivers
v0x555db7c2b420_0 .net "a", 0 0, L_0x555db7f45eb0;  alias, 1 drivers
v0x555db7c2b4e0_0 .net "b", 0 0, L_0x555db7f45fe0;  alias, 1 drivers
v0x555db7c2b5b0_0 .net "cout", 0 0, L_0x555db7f45bd0;  alias, 1 drivers
S_0x555db7c2b720 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c2ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f45c40 .functor XOR 1, L_0x555db7f45800, L_0x555db7f45b60, C4<0>, C4<0>;
L_0x555db7f45d40 .functor AND 1, L_0x555db7f45800, L_0x555db7f45b60, C4<1>, C4<1>;
v0x555db7c2b990_0 .net "S", 0 0, L_0x555db7f45c40;  alias, 1 drivers
v0x555db7c2ba50_0 .net "a", 0 0, L_0x555db7f45800;  alias, 1 drivers
v0x555db7c2bb40_0 .net "b", 0 0, L_0x555db7f45b60;  alias, 1 drivers
v0x555db7c2bc40_0 .net "cout", 0 0, L_0x555db7f45d40;  alias, 1 drivers
S_0x555db7c2c3d0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c2c5d0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7c2c6b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c2c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f463d0 .functor OR 1, L_0x555db7f461f0, L_0x555db7f46360, C4<0>, C4<0>;
v0x555db7c2d5a0_0 .net "S", 0 0, L_0x555db7f46260;  1 drivers
v0x555db7c2d660_0 .net "a", 0 0, L_0x555db7f464d0;  1 drivers
v0x555db7c2d730_0 .net "b", 0 0, L_0x555db7f46600;  1 drivers
v0x555db7c2d830_0 .net "cin", 0 0, L_0x555db7f45db0;  alias, 1 drivers
v0x555db7c2d920_0 .net "cout", 0 0, L_0x555db7f463d0;  alias, 1 drivers
v0x555db7c2da10_0 .net "cout1", 0 0, L_0x555db7f461f0;  1 drivers
v0x555db7c2dab0_0 .net "cout2", 0 0, L_0x555db7f46360;  1 drivers
v0x555db7c2db50_0 .net "s1", 0 0, L_0x555db7f46180;  1 drivers
S_0x555db7c2c910 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c2c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f46180 .functor XOR 1, L_0x555db7f464d0, L_0x555db7f46600, C4<0>, C4<0>;
L_0x555db7f461f0 .functor AND 1, L_0x555db7f464d0, L_0x555db7f46600, C4<1>, C4<1>;
v0x555db7c2cbb0_0 .net "S", 0 0, L_0x555db7f46180;  alias, 1 drivers
v0x555db7c2cc90_0 .net "a", 0 0, L_0x555db7f464d0;  alias, 1 drivers
v0x555db7c2cd50_0 .net "b", 0 0, L_0x555db7f46600;  alias, 1 drivers
v0x555db7c2ce20_0 .net "cout", 0 0, L_0x555db7f461f0;  alias, 1 drivers
S_0x555db7c2cf90 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c2c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f46260 .functor XOR 1, L_0x555db7f45db0, L_0x555db7f46180, C4<0>, C4<0>;
L_0x555db7f46360 .functor AND 1, L_0x555db7f45db0, L_0x555db7f46180, C4<1>, C4<1>;
v0x555db7c2d200_0 .net "S", 0 0, L_0x555db7f46260;  alias, 1 drivers
v0x555db7c2d2c0_0 .net "a", 0 0, L_0x555db7f45db0;  alias, 1 drivers
v0x555db7c2d3b0_0 .net "b", 0 0, L_0x555db7f46180;  alias, 1 drivers
v0x555db7c2d4b0_0 .net "cout", 0 0, L_0x555db7f46360;  alias, 1 drivers
S_0x555db7c2dc40 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c2de40 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7c2df20 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c2dc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f46910 .functor OR 1, L_0x555db7f46730, L_0x555db7f468a0, C4<0>, C4<0>;
v0x555db7c2ee10_0 .net "S", 0 0, L_0x555db7f467a0;  1 drivers
v0x555db7c2eed0_0 .net "a", 0 0, L_0x555db7f46a10;  1 drivers
v0x555db7c2efa0_0 .net "b", 0 0, L_0x555db7f46b40;  1 drivers
v0x555db7c2f0a0_0 .net "cin", 0 0, L_0x555db7f463d0;  alias, 1 drivers
v0x555db7c2f190_0 .net "cout", 0 0, L_0x555db7f46910;  alias, 1 drivers
v0x555db7c2f280_0 .net "cout1", 0 0, L_0x555db7f46730;  1 drivers
v0x555db7c2f320_0 .net "cout2", 0 0, L_0x555db7f468a0;  1 drivers
v0x555db7c2f3c0_0 .net "s1", 0 0, L_0x555db7f46110;  1 drivers
S_0x555db7c2e180 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c2df20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f46110 .functor XOR 1, L_0x555db7f46a10, L_0x555db7f46b40, C4<0>, C4<0>;
L_0x555db7f46730 .functor AND 1, L_0x555db7f46a10, L_0x555db7f46b40, C4<1>, C4<1>;
v0x555db7c2e420_0 .net "S", 0 0, L_0x555db7f46110;  alias, 1 drivers
v0x555db7c2e500_0 .net "a", 0 0, L_0x555db7f46a10;  alias, 1 drivers
v0x555db7c2e5c0_0 .net "b", 0 0, L_0x555db7f46b40;  alias, 1 drivers
v0x555db7c2e690_0 .net "cout", 0 0, L_0x555db7f46730;  alias, 1 drivers
S_0x555db7c2e800 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c2df20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f467a0 .functor XOR 1, L_0x555db7f463d0, L_0x555db7f46110, C4<0>, C4<0>;
L_0x555db7f468a0 .functor AND 1, L_0x555db7f463d0, L_0x555db7f46110, C4<1>, C4<1>;
v0x555db7c2ea70_0 .net "S", 0 0, L_0x555db7f467a0;  alias, 1 drivers
v0x555db7c2eb30_0 .net "a", 0 0, L_0x555db7f463d0;  alias, 1 drivers
v0x555db7c2ec20_0 .net "b", 0 0, L_0x555db7f46110;  alias, 1 drivers
v0x555db7c2ed20_0 .net "cout", 0 0, L_0x555db7f468a0;  alias, 1 drivers
S_0x555db7c2f4b0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c294d0 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7c2f740 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c2f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f46f50 .functor OR 1, L_0x555db7f46d70, L_0x555db7f46ee0, C4<0>, C4<0>;
v0x555db7c30630_0 .net "S", 0 0, L_0x555db7f46de0;  1 drivers
v0x555db7c306f0_0 .net "a", 0 0, L_0x555db7f47050;  1 drivers
v0x555db7c307c0_0 .net "b", 0 0, L_0x555db7f47180;  1 drivers
v0x555db7c308c0_0 .net "cin", 0 0, L_0x555db7f46910;  alias, 1 drivers
v0x555db7c309b0_0 .net "cout", 0 0, L_0x555db7f46f50;  alias, 1 drivers
v0x555db7c30aa0_0 .net "cout1", 0 0, L_0x555db7f46d70;  1 drivers
v0x555db7c30b40_0 .net "cout2", 0 0, L_0x555db7f46ee0;  1 drivers
v0x555db7c30be0_0 .net "s1", 0 0, L_0x555db7f46d00;  1 drivers
S_0x555db7c2f9a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c2f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f46d00 .functor XOR 1, L_0x555db7f47050, L_0x555db7f47180, C4<0>, C4<0>;
L_0x555db7f46d70 .functor AND 1, L_0x555db7f47050, L_0x555db7f47180, C4<1>, C4<1>;
v0x555db7c2fc40_0 .net "S", 0 0, L_0x555db7f46d00;  alias, 1 drivers
v0x555db7c2fd20_0 .net "a", 0 0, L_0x555db7f47050;  alias, 1 drivers
v0x555db7c2fde0_0 .net "b", 0 0, L_0x555db7f47180;  alias, 1 drivers
v0x555db7c2feb0_0 .net "cout", 0 0, L_0x555db7f46d70;  alias, 1 drivers
S_0x555db7c30020 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c2f740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f46de0 .functor XOR 1, L_0x555db7f46910, L_0x555db7f46d00, C4<0>, C4<0>;
L_0x555db7f46ee0 .functor AND 1, L_0x555db7f46910, L_0x555db7f46d00, C4<1>, C4<1>;
v0x555db7c30290_0 .net "S", 0 0, L_0x555db7f46de0;  alias, 1 drivers
v0x555db7c30350_0 .net "a", 0 0, L_0x555db7f46910;  alias, 1 drivers
v0x555db7c30440_0 .net "b", 0 0, L_0x555db7f46d00;  alias, 1 drivers
v0x555db7c30540_0 .net "cout", 0 0, L_0x555db7f46ee0;  alias, 1 drivers
S_0x555db7c30cd0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c30ed0 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db7c30fb0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c30cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f47510 .functor OR 1, L_0x555db7f473c0, L_0x555db7f474a0, C4<0>, C4<0>;
v0x555db7c31ea0_0 .net "S", 0 0, L_0x555db7f47430;  1 drivers
v0x555db7c31f60_0 .net "a", 0 0, L_0x555db7f47610;  1 drivers
v0x555db7c32030_0 .net "b", 0 0, L_0x555db7f47740;  1 drivers
v0x555db7c32130_0 .net "cin", 0 0, L_0x555db7f46f50;  alias, 1 drivers
v0x555db7c32220_0 .net "cout", 0 0, L_0x555db7f47510;  alias, 1 drivers
v0x555db7c32310_0 .net "cout1", 0 0, L_0x555db7f473c0;  1 drivers
v0x555db7c323b0_0 .net "cout2", 0 0, L_0x555db7f474a0;  1 drivers
v0x555db7c32450_0 .net "s1", 0 0, L_0x555db7f47350;  1 drivers
S_0x555db7c31210 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c30fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f47350 .functor XOR 1, L_0x555db7f47610, L_0x555db7f47740, C4<0>, C4<0>;
L_0x555db7f473c0 .functor AND 1, L_0x555db7f47610, L_0x555db7f47740, C4<1>, C4<1>;
v0x555db7c314b0_0 .net "S", 0 0, L_0x555db7f47350;  alias, 1 drivers
v0x555db7c31590_0 .net "a", 0 0, L_0x555db7f47610;  alias, 1 drivers
v0x555db7c31650_0 .net "b", 0 0, L_0x555db7f47740;  alias, 1 drivers
v0x555db7c31720_0 .net "cout", 0 0, L_0x555db7f473c0;  alias, 1 drivers
S_0x555db7c31890 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c30fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f47430 .functor XOR 1, L_0x555db7f46f50, L_0x555db7f47350, C4<0>, C4<0>;
L_0x555db7f474a0 .functor AND 1, L_0x555db7f46f50, L_0x555db7f47350, C4<1>, C4<1>;
v0x555db7c31b00_0 .net "S", 0 0, L_0x555db7f47430;  alias, 1 drivers
v0x555db7c31bc0_0 .net "a", 0 0, L_0x555db7f46f50;  alias, 1 drivers
v0x555db7c31cb0_0 .net "b", 0 0, L_0x555db7f47350;  alias, 1 drivers
v0x555db7c31db0_0 .net "cout", 0 0, L_0x555db7f474a0;  alias, 1 drivers
S_0x555db7c32540 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c32740 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db7c32820 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c32540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f47b70 .functor OR 1, L_0x555db7f47990, L_0x555db7f47b00, C4<0>, C4<0>;
v0x555db7c33710_0 .net "S", 0 0, L_0x555db7f47a00;  1 drivers
v0x555db7c337d0_0 .net "a", 0 0, L_0x555db7f472b0;  1 drivers
v0x555db7c338a0_0 .net "b", 0 0, L_0x555db7f47f10;  1 drivers
v0x555db7c339a0_0 .net "cin", 0 0, L_0x555db7f47510;  alias, 1 drivers
v0x555db7c33a90_0 .net "cout", 0 0, L_0x555db7f47b70;  alias, 1 drivers
v0x555db7c33b80_0 .net "cout1", 0 0, L_0x555db7f47990;  1 drivers
v0x555db7c33c20_0 .net "cout2", 0 0, L_0x555db7f47b00;  1 drivers
v0x555db7c33cc0_0 .net "s1", 0 0, L_0x555db7f47920;  1 drivers
S_0x555db7c32a80 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c32820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f47920 .functor XOR 1, L_0x555db7f472b0, L_0x555db7f47f10, C4<0>, C4<0>;
L_0x555db7f47990 .functor AND 1, L_0x555db7f472b0, L_0x555db7f47f10, C4<1>, C4<1>;
v0x555db7c32d20_0 .net "S", 0 0, L_0x555db7f47920;  alias, 1 drivers
v0x555db7c32e00_0 .net "a", 0 0, L_0x555db7f472b0;  alias, 1 drivers
v0x555db7c32ec0_0 .net "b", 0 0, L_0x555db7f47f10;  alias, 1 drivers
v0x555db7c32f90_0 .net "cout", 0 0, L_0x555db7f47990;  alias, 1 drivers
S_0x555db7c33100 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c32820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f47a00 .functor XOR 1, L_0x555db7f47510, L_0x555db7f47920, C4<0>, C4<0>;
L_0x555db7f47b00 .functor AND 1, L_0x555db7f47510, L_0x555db7f47920, C4<1>, C4<1>;
v0x555db7c33370_0 .net "S", 0 0, L_0x555db7f47a00;  alias, 1 drivers
v0x555db7c33430_0 .net "a", 0 0, L_0x555db7f47510;  alias, 1 drivers
v0x555db7c33520_0 .net "b", 0 0, L_0x555db7f47920;  alias, 1 drivers
v0x555db7c33620_0 .net "cout", 0 0, L_0x555db7f47b00;  alias, 1 drivers
S_0x555db7c33db0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c33fb0 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db7c34090 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c33db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f484f0 .functor OR 1, L_0x555db7f48310, L_0x555db7f48480, C4<0>, C4<0>;
v0x555db7c34f80_0 .net "S", 0 0, L_0x555db7f48380;  1 drivers
v0x555db7c35040_0 .net "a", 0 0, L_0x555db7f485f0;  1 drivers
v0x555db7c35110_0 .net "b", 0 0, L_0x555db7f48720;  1 drivers
v0x555db7c35210_0 .net "cin", 0 0, L_0x555db7f47b70;  alias, 1 drivers
v0x555db7c35300_0 .net "cout", 0 0, L_0x555db7f484f0;  alias, 1 drivers
v0x555db7c353f0_0 .net "cout1", 0 0, L_0x555db7f48310;  1 drivers
v0x555db7c35490_0 .net "cout2", 0 0, L_0x555db7f48480;  1 drivers
v0x555db7c35530_0 .net "s1", 0 0, L_0x555db7f47870;  1 drivers
S_0x555db7c342f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c34090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f47870 .functor XOR 1, L_0x555db7f485f0, L_0x555db7f48720, C4<0>, C4<0>;
L_0x555db7f48310 .functor AND 1, L_0x555db7f485f0, L_0x555db7f48720, C4<1>, C4<1>;
v0x555db7c34590_0 .net "S", 0 0, L_0x555db7f47870;  alias, 1 drivers
v0x555db7c34670_0 .net "a", 0 0, L_0x555db7f485f0;  alias, 1 drivers
v0x555db7c34730_0 .net "b", 0 0, L_0x555db7f48720;  alias, 1 drivers
v0x555db7c34800_0 .net "cout", 0 0, L_0x555db7f48310;  alias, 1 drivers
S_0x555db7c34970 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c34090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f48380 .functor XOR 1, L_0x555db7f47b70, L_0x555db7f47870, C4<0>, C4<0>;
L_0x555db7f48480 .functor AND 1, L_0x555db7f47b70, L_0x555db7f47870, C4<1>, C4<1>;
v0x555db7c34be0_0 .net "S", 0 0, L_0x555db7f48380;  alias, 1 drivers
v0x555db7c34ca0_0 .net "a", 0 0, L_0x555db7f47b70;  alias, 1 drivers
v0x555db7c34d90_0 .net "b", 0 0, L_0x555db7f47870;  alias, 1 drivers
v0x555db7c34e90_0 .net "cout", 0 0, L_0x555db7f48480;  alias, 1 drivers
S_0x555db7c35620 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c35820 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7c35900 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c35620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f48b00 .functor OR 1, L_0x555db7f48920, L_0x555db7f48a90, C4<0>, C4<0>;
v0x555db7c367f0_0 .net "S", 0 0, L_0x555db7f48990;  1 drivers
v0x555db7c368b0_0 .net "a", 0 0, L_0x555db7f48c00;  1 drivers
v0x555db7c36980_0 .net "b", 0 0, L_0x555db7f48d30;  1 drivers
v0x555db7c36a80_0 .net "cin", 0 0, L_0x555db7f484f0;  alias, 1 drivers
v0x555db7c36b70_0 .net "cout", 0 0, L_0x555db7f48b00;  alias, 1 drivers
v0x555db7c36c60_0 .net "cout1", 0 0, L_0x555db7f48920;  1 drivers
v0x555db7c36d00_0 .net "cout2", 0 0, L_0x555db7f48a90;  1 drivers
v0x555db7c36da0_0 .net "s1", 0 0, L_0x555db7f48250;  1 drivers
S_0x555db7c35b60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c35900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f48250 .functor XOR 1, L_0x555db7f48c00, L_0x555db7f48d30, C4<0>, C4<0>;
L_0x555db7f48920 .functor AND 1, L_0x555db7f48c00, L_0x555db7f48d30, C4<1>, C4<1>;
v0x555db7c35e00_0 .net "S", 0 0, L_0x555db7f48250;  alias, 1 drivers
v0x555db7c35ee0_0 .net "a", 0 0, L_0x555db7f48c00;  alias, 1 drivers
v0x555db7c35fa0_0 .net "b", 0 0, L_0x555db7f48d30;  alias, 1 drivers
v0x555db7c36070_0 .net "cout", 0 0, L_0x555db7f48920;  alias, 1 drivers
S_0x555db7c361e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c35900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f48990 .functor XOR 1, L_0x555db7f484f0, L_0x555db7f48250, C4<0>, C4<0>;
L_0x555db7f48a90 .functor AND 1, L_0x555db7f484f0, L_0x555db7f48250, C4<1>, C4<1>;
v0x555db7c36450_0 .net "S", 0 0, L_0x555db7f48990;  alias, 1 drivers
v0x555db7c36510_0 .net "a", 0 0, L_0x555db7f484f0;  alias, 1 drivers
v0x555db7c36600_0 .net "b", 0 0, L_0x555db7f48250;  alias, 1 drivers
v0x555db7c36700_0 .net "cout", 0 0, L_0x555db7f48a90;  alias, 1 drivers
S_0x555db7c36e90 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c37090 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7c37170 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c36e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f49120 .functor OR 1, L_0x555db7f48f40, L_0x555db7f490b0, C4<0>, C4<0>;
v0x555db7c38060_0 .net "S", 0 0, L_0x555db7f48fb0;  1 drivers
v0x555db7c38120_0 .net "a", 0 0, L_0x555db7f49220;  1 drivers
v0x555db7c381f0_0 .net "b", 0 0, L_0x555db7f49350;  1 drivers
v0x555db7c382f0_0 .net "cin", 0 0, L_0x555db7f48b00;  alias, 1 drivers
v0x555db7c383e0_0 .net "cout", 0 0, L_0x555db7f49120;  alias, 1 drivers
v0x555db7c384d0_0 .net "cout1", 0 0, L_0x555db7f48f40;  1 drivers
v0x555db7c38570_0 .net "cout2", 0 0, L_0x555db7f490b0;  1 drivers
v0x555db7c38610_0 .net "s1", 0 0, L_0x555db7f48850;  1 drivers
S_0x555db7c373d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c37170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f48850 .functor XOR 1, L_0x555db7f49220, L_0x555db7f49350, C4<0>, C4<0>;
L_0x555db7f48f40 .functor AND 1, L_0x555db7f49220, L_0x555db7f49350, C4<1>, C4<1>;
v0x555db7c37670_0 .net "S", 0 0, L_0x555db7f48850;  alias, 1 drivers
v0x555db7c37750_0 .net "a", 0 0, L_0x555db7f49220;  alias, 1 drivers
v0x555db7c37810_0 .net "b", 0 0, L_0x555db7f49350;  alias, 1 drivers
v0x555db7c378e0_0 .net "cout", 0 0, L_0x555db7f48f40;  alias, 1 drivers
S_0x555db7c37a50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c37170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f48fb0 .functor XOR 1, L_0x555db7f48b00, L_0x555db7f48850, C4<0>, C4<0>;
L_0x555db7f490b0 .functor AND 1, L_0x555db7f48b00, L_0x555db7f48850, C4<1>, C4<1>;
v0x555db7c37cc0_0 .net "S", 0 0, L_0x555db7f48fb0;  alias, 1 drivers
v0x555db7c37d80_0 .net "a", 0 0, L_0x555db7f48b00;  alias, 1 drivers
v0x555db7c37e70_0 .net "b", 0 0, L_0x555db7f48850;  alias, 1 drivers
v0x555db7c37f70_0 .net "cout", 0 0, L_0x555db7f490b0;  alias, 1 drivers
S_0x555db7c38700 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c38900 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db7c389e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c38700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f49750 .functor OR 1, L_0x555db7f49570, L_0x555db7f496e0, C4<0>, C4<0>;
v0x555db7c398d0_0 .net "S", 0 0, L_0x555db7f495e0;  1 drivers
v0x555db7c39990_0 .net "a", 0 0, L_0x555db7f49850;  1 drivers
v0x555db7c39a60_0 .net "b", 0 0, L_0x555db7f49980;  1 drivers
v0x555db7c39b60_0 .net "cin", 0 0, L_0x555db7f49120;  alias, 1 drivers
v0x555db7c39c50_0 .net "cout", 0 0, L_0x555db7f49750;  alias, 1 drivers
v0x555db7c39d40_0 .net "cout1", 0 0, L_0x555db7f49570;  1 drivers
v0x555db7c39de0_0 .net "cout2", 0 0, L_0x555db7f496e0;  1 drivers
v0x555db7c39e80_0 .net "s1", 0 0, L_0x555db7f48e60;  1 drivers
S_0x555db7c38c40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c389e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f48e60 .functor XOR 1, L_0x555db7f49850, L_0x555db7f49980, C4<0>, C4<0>;
L_0x555db7f49570 .functor AND 1, L_0x555db7f49850, L_0x555db7f49980, C4<1>, C4<1>;
v0x555db7c38ee0_0 .net "S", 0 0, L_0x555db7f48e60;  alias, 1 drivers
v0x555db7c38fc0_0 .net "a", 0 0, L_0x555db7f49850;  alias, 1 drivers
v0x555db7c39080_0 .net "b", 0 0, L_0x555db7f49980;  alias, 1 drivers
v0x555db7c39150_0 .net "cout", 0 0, L_0x555db7f49570;  alias, 1 drivers
S_0x555db7c392c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c389e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f495e0 .functor XOR 1, L_0x555db7f49120, L_0x555db7f48e60, C4<0>, C4<0>;
L_0x555db7f496e0 .functor AND 1, L_0x555db7f49120, L_0x555db7f48e60, C4<1>, C4<1>;
v0x555db7c39530_0 .net "S", 0 0, L_0x555db7f495e0;  alias, 1 drivers
v0x555db7c395f0_0 .net "a", 0 0, L_0x555db7f49120;  alias, 1 drivers
v0x555db7c396e0_0 .net "b", 0 0, L_0x555db7f48e60;  alias, 1 drivers
v0x555db7c397e0_0 .net "cout", 0 0, L_0x555db7f496e0;  alias, 1 drivers
S_0x555db7c39f70 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7c22d80;
 .timescale 0 0;
P_0x555db7c3a170 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db7c3a250 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c39f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f49d90 .functor OR 1, L_0x555db7f49bb0, L_0x555db7f49d20, C4<0>, C4<0>;
v0x555db7c3b140_0 .net "S", 0 0, L_0x555db7f49c20;  1 drivers
v0x555db7c3b200_0 .net "a", 0 0, L_0x555db7f49e00;  1 drivers
v0x555db7c3b2d0_0 .net "b", 0 0, L_0x555db7f49f30;  1 drivers
v0x555db7c3b3d0_0 .net "cin", 0 0, L_0x555db7f49750;  alias, 1 drivers
v0x555db7c3b4c0_0 .net "cout", 0 0, L_0x555db7f49d90;  alias, 1 drivers
v0x555db7c3b5b0_0 .net "cout1", 0 0, L_0x555db7f49bb0;  1 drivers
v0x555db7c3b650_0 .net "cout2", 0 0, L_0x555db7f49d20;  1 drivers
v0x555db7c3b6f0_0 .net "s1", 0 0, L_0x555db7f49480;  1 drivers
S_0x555db7c3a4b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c3a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f49480 .functor XOR 1, L_0x555db7f49e00, L_0x555db7f49f30, C4<0>, C4<0>;
L_0x555db7f49bb0 .functor AND 1, L_0x555db7f49e00, L_0x555db7f49f30, C4<1>, C4<1>;
v0x555db7c3a750_0 .net "S", 0 0, L_0x555db7f49480;  alias, 1 drivers
v0x555db7c3a830_0 .net "a", 0 0, L_0x555db7f49e00;  alias, 1 drivers
v0x555db7c3a8f0_0 .net "b", 0 0, L_0x555db7f49f30;  alias, 1 drivers
v0x555db7c3a9c0_0 .net "cout", 0 0, L_0x555db7f49bb0;  alias, 1 drivers
S_0x555db7c3ab30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c3a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f49c20 .functor XOR 1, L_0x555db7f49750, L_0x555db7f49480, C4<0>, C4<0>;
L_0x555db7f49d20 .functor AND 1, L_0x555db7f49750, L_0x555db7f49480, C4<1>, C4<1>;
v0x555db7c3ada0_0 .net "S", 0 0, L_0x555db7f49c20;  alias, 1 drivers
v0x555db7c3ae60_0 .net "a", 0 0, L_0x555db7f49750;  alias, 1 drivers
v0x555db7c3af50_0 .net "b", 0 0, L_0x555db7f49480;  alias, 1 drivers
v0x555db7c3b050_0 .net "cout", 0 0, L_0x555db7f49d20;  alias, 1 drivers
S_0x555db7c3beb0 .scope module, "ins2" "rca_Nbit" 3 74, 3 18 0, S_0x555db7c22a50;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7c3c0b0 .param/l "N" 0 3 18, +C4<000000000000000000000000000010001>;
L_0x7f49c55c44b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f51270 .functor BUFZ 1, L_0x7f49c55c44b0, C4<0>, C4<0>, C4<0>;
L_0x555db7f51300 .functor BUFZ 1, L_0x555db7f50cb0, C4<0>, C4<0>, C4<0>;
v0x555db7c562f0_0 .net "S", 16 0, L_0x555db7f51130;  alias, 1 drivers
v0x555db7c563f0_0 .net "a", 16 0, L_0x555db7f4a4b0;  alias, 1 drivers
v0x555db7c564d0_0 .net "b", 16 0, L_0x555db7f43dc0;  alias, 1 drivers
v0x555db7c56590 .array "carry", 0 17;
v0x555db7c56590_0 .net v0x555db7c56590 0, 0 0, L_0x555db7f51270; 1 drivers
v0x555db7c56590_1 .net v0x555db7c56590 1, 0 0, L_0x555db7f4a830; 1 drivers
v0x555db7c56590_2 .net v0x555db7c56590 2, 0 0, L_0x555db7f4ae70; 1 drivers
v0x555db7c56590_3 .net v0x555db7c56590 3, 0 0, L_0x555db7f4b4b0; 1 drivers
v0x555db7c56590_4 .net v0x555db7c56590 4, 0 0, L_0x555db7f4ba60; 1 drivers
v0x555db7c56590_5 .net v0x555db7c56590 5, 0 0, L_0x555db7f4c010; 1 drivers
v0x555db7c56590_6 .net v0x555db7c56590 6, 0 0, L_0x555db7f4c530; 1 drivers
v0x555db7c56590_7 .net v0x555db7c56590 7, 0 0, L_0x555db7f4cac0; 1 drivers
v0x555db7c56590_8 .net v0x555db7c56590 8, 0 0, L_0x555db7f4d000; 1 drivers
v0x555db7c56590_9 .net v0x555db7c56590 9, 0 0, L_0x555db7f4d640; 1 drivers
v0x555db7c56590_10 .net v0x555db7c56590 10, 0 0, L_0x555db7f4dc00; 1 drivers
v0x555db7c56590_11 .net v0x555db7c56590 11, 0 0, L_0x555db7f4e260; 1 drivers
v0x555db7c56590_12 .net v0x555db7c56590 12, 0 0, L_0x555db7f4e7c0; 1 drivers
v0x555db7c56590_13 .net v0x555db7c56590 13, 0 0, L_0x555db7f4edd0; 1 drivers
v0x555db7c56590_14 .net v0x555db7c56590 14, 0 0, L_0x555db7f4f600; 1 drivers
v0x555db7c56590_15 .net v0x555db7c56590 15, 0 0, L_0x555db7f4fe80; 1 drivers
v0x555db7c56590_16 .net v0x555db7c56590 16, 0 0, L_0x555db7f50590; 1 drivers
v0x555db7c56590_17 .net v0x555db7c56590 17, 0 0, L_0x555db7f50cb0; 1 drivers
v0x555db7c56720_0 .net "cin", 0 0, L_0x7f49c55c44b0;  1 drivers
v0x555db7c56810_0 .net "cout", 0 0, L_0x555db7f51300;  alias, 1 drivers
L_0x555db7f4a930 .part L_0x555db7f4a4b0, 0, 1;
L_0x555db7f4aa60 .part L_0x555db7f43dc0, 0, 1;
L_0x555db7f4af70 .part L_0x555db7f4a4b0, 1, 1;
L_0x555db7f4b130 .part L_0x555db7f43dc0, 1, 1;
L_0x555db7f4b5b0 .part L_0x555db7f4a4b0, 2, 1;
L_0x555db7f4b6e0 .part L_0x555db7f43dc0, 2, 1;
L_0x555db7f4bb60 .part L_0x555db7f4a4b0, 3, 1;
L_0x555db7f4bc90 .part L_0x555db7f43dc0, 3, 1;
L_0x555db7f4c110 .part L_0x555db7f4a4b0, 4, 1;
L_0x555db7f4c240 .part L_0x555db7f43dc0, 4, 1;
L_0x555db7f4c630 .part L_0x555db7f4a4b0, 5, 1;
L_0x555db7f4c760 .part L_0x555db7f43dc0, 5, 1;
L_0x555db7f4cbc0 .part L_0x555db7f4a4b0, 6, 1;
L_0x555db7f4ccf0 .part L_0x555db7f43dc0, 6, 1;
L_0x555db7f4d100 .part L_0x555db7f4a4b0, 7, 1;
L_0x555db7f4d230 .part L_0x555db7f43dc0, 7, 1;
L_0x555db7f4d740 .part L_0x555db7f4a4b0, 8, 1;
L_0x555db7f4d870 .part L_0x555db7f43dc0, 8, 1;
L_0x555db7f4dd00 .part L_0x555db7f4a4b0, 9, 1;
L_0x555db7f4de30 .part L_0x555db7f43dc0, 9, 1;
L_0x555db7f4d9a0 .part L_0x555db7f4a4b0, 10, 1;
L_0x555db7f4e3f0 .part L_0x555db7f43dc0, 10, 1;
L_0x555db7f4e8c0 .part L_0x555db7f4a4b0, 11, 1;
L_0x555db7f4e9f0 .part L_0x555db7f43dc0, 11, 1;
L_0x555db7f4eed0 .part L_0x555db7f4a4b0, 12, 1;
L_0x555db7f4f000 .part L_0x555db7f43dc0, 12, 1;
L_0x555db7f4f700 .part L_0x555db7f4a4b0, 13, 1;
L_0x555db7f4fa40 .part L_0x555db7f43dc0, 13, 1;
L_0x555db7f4ffc0 .part L_0x555db7f4a4b0, 14, 1;
L_0x555db7f500f0 .part L_0x555db7f43dc0, 14, 1;
L_0x555db7f506d0 .part L_0x555db7f4a4b0, 15, 1;
L_0x555db7f50800 .part L_0x555db7f43dc0, 15, 1;
L_0x555db7f50db0 .part L_0x555db7f4a4b0, 16, 1;
L_0x555db7f50ee0 .part L_0x555db7f43dc0, 16, 1;
LS_0x555db7f51130_0_0 .concat8 [ 1 1 1 1], L_0x555db7f4a630, L_0x555db7f4ad00, L_0x555db7f4b340, L_0x555db7f4b8f0;
LS_0x555db7f51130_0_4 .concat8 [ 1 1 1 1], L_0x555db7f4bea0, L_0x555db7f4c450, L_0x555db7f4c950, L_0x555db7f4ce90;
LS_0x555db7f51130_0_8 .concat8 [ 1 1 1 1], L_0x555db7f4d4d0, L_0x555db7f4db20, L_0x555db7f4e0f0, L_0x555db7f4e650;
LS_0x555db7f51130_0_12 .concat8 [ 1 1 1 1], L_0x555db7f4ec60, L_0x555db7f4f490, L_0x555db7f4fcd0, L_0x555db7f50390;
LS_0x555db7f51130_0_16 .concat8 [ 1 0 0 0], L_0x555db7f50ab0;
LS_0x555db7f51130_1_0 .concat8 [ 4 4 4 4], LS_0x555db7f51130_0_0, LS_0x555db7f51130_0_4, LS_0x555db7f51130_0_8, LS_0x555db7f51130_0_12;
LS_0x555db7f51130_1_4 .concat8 [ 1 0 0 0], LS_0x555db7f51130_0_16;
L_0x555db7f51130 .concat8 [ 16 1 0 0], LS_0x555db7f51130_1_0, LS_0x555db7f51130_1_4;
S_0x555db7c3c260 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c3c460 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7c3c540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c3c260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4a830 .functor OR 1, L_0x555db7f4a5c0, L_0x555db7f4a730, C4<0>, C4<0>;
v0x555db7c3d470_0 .net "S", 0 0, L_0x555db7f4a630;  1 drivers
v0x555db7c3d530_0 .net "a", 0 0, L_0x555db7f4a930;  1 drivers
v0x555db7c3d600_0 .net "b", 0 0, L_0x555db7f4aa60;  1 drivers
v0x555db7c3d700_0 .net "cin", 0 0, L_0x555db7f51270;  alias, 1 drivers
v0x555db7c3d7d0_0 .net "cout", 0 0, L_0x555db7f4a830;  alias, 1 drivers
v0x555db7c3d8c0_0 .net "cout1", 0 0, L_0x555db7f4a5c0;  1 drivers
v0x555db7c3d960_0 .net "cout2", 0 0, L_0x555db7f4a730;  1 drivers
v0x555db7c3da30_0 .net "s1", 0 0, L_0x555db7f4a550;  1 drivers
S_0x555db7c3c7d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c3c540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4a550 .functor XOR 1, L_0x555db7f4a930, L_0x555db7f4aa60, C4<0>, C4<0>;
L_0x555db7f4a5c0 .functor AND 1, L_0x555db7f4a930, L_0x555db7f4aa60, C4<1>, C4<1>;
v0x555db7c3ca70_0 .net "S", 0 0, L_0x555db7f4a550;  alias, 1 drivers
v0x555db7c3cb50_0 .net "a", 0 0, L_0x555db7f4a930;  alias, 1 drivers
v0x555db7c3cc10_0 .net "b", 0 0, L_0x555db7f4aa60;  alias, 1 drivers
v0x555db7c3cce0_0 .net "cout", 0 0, L_0x555db7f4a5c0;  alias, 1 drivers
S_0x555db7c3ce50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c3c540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4a630 .functor XOR 1, L_0x555db7f51270, L_0x555db7f4a550, C4<0>, C4<0>;
L_0x555db7f4a730 .functor AND 1, L_0x555db7f51270, L_0x555db7f4a550, C4<1>, C4<1>;
v0x555db7c3d0c0_0 .net "S", 0 0, L_0x555db7f4a630;  alias, 1 drivers
v0x555db7c3d180_0 .net "a", 0 0, L_0x555db7f51270;  alias, 1 drivers
v0x555db7c3d240_0 .net "b", 0 0, L_0x555db7f4a550;  alias, 1 drivers
v0x555db7c3d340_0 .net "cout", 0 0, L_0x555db7f4a730;  alias, 1 drivers
S_0x555db7c3db20 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c3dd20 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7c3dde0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c3db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4ae70 .functor OR 1, L_0x555db7f4ac90, L_0x555db7f4ae00, C4<0>, C4<0>;
v0x555db7c3ecd0_0 .net "S", 0 0, L_0x555db7f4ad00;  1 drivers
v0x555db7c3ed90_0 .net "a", 0 0, L_0x555db7f4af70;  1 drivers
v0x555db7c3ee60_0 .net "b", 0 0, L_0x555db7f4b130;  1 drivers
v0x555db7c3ef60_0 .net "cin", 0 0, L_0x555db7f4a830;  alias, 1 drivers
v0x555db7c3f050_0 .net "cout", 0 0, L_0x555db7f4ae70;  alias, 1 drivers
v0x555db7c3f140_0 .net "cout1", 0 0, L_0x555db7f4ac90;  1 drivers
v0x555db7c3f1e0_0 .net "cout2", 0 0, L_0x555db7f4ae00;  1 drivers
v0x555db7c3f280_0 .net "s1", 0 0, L_0x555db7f4ac20;  1 drivers
S_0x555db7c3e040 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c3dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4ac20 .functor XOR 1, L_0x555db7f4af70, L_0x555db7f4b130, C4<0>, C4<0>;
L_0x555db7f4ac90 .functor AND 1, L_0x555db7f4af70, L_0x555db7f4b130, C4<1>, C4<1>;
v0x555db7c3e2e0_0 .net "S", 0 0, L_0x555db7f4ac20;  alias, 1 drivers
v0x555db7c3e3c0_0 .net "a", 0 0, L_0x555db7f4af70;  alias, 1 drivers
v0x555db7c3e480_0 .net "b", 0 0, L_0x555db7f4b130;  alias, 1 drivers
v0x555db7c3e550_0 .net "cout", 0 0, L_0x555db7f4ac90;  alias, 1 drivers
S_0x555db7c3e6c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c3dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4ad00 .functor XOR 1, L_0x555db7f4a830, L_0x555db7f4ac20, C4<0>, C4<0>;
L_0x555db7f4ae00 .functor AND 1, L_0x555db7f4a830, L_0x555db7f4ac20, C4<1>, C4<1>;
v0x555db7c3e930_0 .net "S", 0 0, L_0x555db7f4ad00;  alias, 1 drivers
v0x555db7c3e9f0_0 .net "a", 0 0, L_0x555db7f4a830;  alias, 1 drivers
v0x555db7c3eae0_0 .net "b", 0 0, L_0x555db7f4ac20;  alias, 1 drivers
v0x555db7c3ebe0_0 .net "cout", 0 0, L_0x555db7f4ae00;  alias, 1 drivers
S_0x555db7c3f370 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c3f570 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7c3f630 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c3f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4b4b0 .functor OR 1, L_0x555db7f4b2d0, L_0x555db7f4b440, C4<0>, C4<0>;
v0x555db7c40550_0 .net "S", 0 0, L_0x555db7f4b340;  1 drivers
v0x555db7c40610_0 .net "a", 0 0, L_0x555db7f4b5b0;  1 drivers
v0x555db7c406e0_0 .net "b", 0 0, L_0x555db7f4b6e0;  1 drivers
v0x555db7c407e0_0 .net "cin", 0 0, L_0x555db7f4ae70;  alias, 1 drivers
v0x555db7c408d0_0 .net "cout", 0 0, L_0x555db7f4b4b0;  alias, 1 drivers
v0x555db7c409c0_0 .net "cout1", 0 0, L_0x555db7f4b2d0;  1 drivers
v0x555db7c40a60_0 .net "cout2", 0 0, L_0x555db7f4b440;  1 drivers
v0x555db7c40b00_0 .net "s1", 0 0, L_0x555db7f4b260;  1 drivers
S_0x555db7c3f8c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c3f630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4b260 .functor XOR 1, L_0x555db7f4b5b0, L_0x555db7f4b6e0, C4<0>, C4<0>;
L_0x555db7f4b2d0 .functor AND 1, L_0x555db7f4b5b0, L_0x555db7f4b6e0, C4<1>, C4<1>;
v0x555db7c3fb60_0 .net "S", 0 0, L_0x555db7f4b260;  alias, 1 drivers
v0x555db7c3fc40_0 .net "a", 0 0, L_0x555db7f4b5b0;  alias, 1 drivers
v0x555db7c3fd00_0 .net "b", 0 0, L_0x555db7f4b6e0;  alias, 1 drivers
v0x555db7c3fdd0_0 .net "cout", 0 0, L_0x555db7f4b2d0;  alias, 1 drivers
S_0x555db7c3ff40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c3f630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4b340 .functor XOR 1, L_0x555db7f4ae70, L_0x555db7f4b260, C4<0>, C4<0>;
L_0x555db7f4b440 .functor AND 1, L_0x555db7f4ae70, L_0x555db7f4b260, C4<1>, C4<1>;
v0x555db7c401b0_0 .net "S", 0 0, L_0x555db7f4b340;  alias, 1 drivers
v0x555db7c40270_0 .net "a", 0 0, L_0x555db7f4ae70;  alias, 1 drivers
v0x555db7c40360_0 .net "b", 0 0, L_0x555db7f4b260;  alias, 1 drivers
v0x555db7c40460_0 .net "cout", 0 0, L_0x555db7f4b440;  alias, 1 drivers
S_0x555db7c40bf0 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c40df0 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7c40ed0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c40bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4ba60 .functor OR 1, L_0x555db7f4b880, L_0x555db7f4b9f0, C4<0>, C4<0>;
v0x555db7c41dc0_0 .net "S", 0 0, L_0x555db7f4b8f0;  1 drivers
v0x555db7c41e80_0 .net "a", 0 0, L_0x555db7f4bb60;  1 drivers
v0x555db7c41f50_0 .net "b", 0 0, L_0x555db7f4bc90;  1 drivers
v0x555db7c42050_0 .net "cin", 0 0, L_0x555db7f4b4b0;  alias, 1 drivers
v0x555db7c42140_0 .net "cout", 0 0, L_0x555db7f4ba60;  alias, 1 drivers
v0x555db7c42230_0 .net "cout1", 0 0, L_0x555db7f4b880;  1 drivers
v0x555db7c422d0_0 .net "cout2", 0 0, L_0x555db7f4b9f0;  1 drivers
v0x555db7c42370_0 .net "s1", 0 0, L_0x555db7f4b810;  1 drivers
S_0x555db7c41130 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c40ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4b810 .functor XOR 1, L_0x555db7f4bb60, L_0x555db7f4bc90, C4<0>, C4<0>;
L_0x555db7f4b880 .functor AND 1, L_0x555db7f4bb60, L_0x555db7f4bc90, C4<1>, C4<1>;
v0x555db7c413d0_0 .net "S", 0 0, L_0x555db7f4b810;  alias, 1 drivers
v0x555db7c414b0_0 .net "a", 0 0, L_0x555db7f4bb60;  alias, 1 drivers
v0x555db7c41570_0 .net "b", 0 0, L_0x555db7f4bc90;  alias, 1 drivers
v0x555db7c41640_0 .net "cout", 0 0, L_0x555db7f4b880;  alias, 1 drivers
S_0x555db7c417b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c40ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4b8f0 .functor XOR 1, L_0x555db7f4b4b0, L_0x555db7f4b810, C4<0>, C4<0>;
L_0x555db7f4b9f0 .functor AND 1, L_0x555db7f4b4b0, L_0x555db7f4b810, C4<1>, C4<1>;
v0x555db7c41a20_0 .net "S", 0 0, L_0x555db7f4b8f0;  alias, 1 drivers
v0x555db7c41ae0_0 .net "a", 0 0, L_0x555db7f4b4b0;  alias, 1 drivers
v0x555db7c41bd0_0 .net "b", 0 0, L_0x555db7f4b810;  alias, 1 drivers
v0x555db7c41cd0_0 .net "cout", 0 0, L_0x555db7f4b9f0;  alias, 1 drivers
S_0x555db7c42460 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c426b0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7c42790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c42460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4c010 .functor OR 1, L_0x555db7f4be30, L_0x555db7f4bfa0, C4<0>, C4<0>;
v0x555db7c43650_0 .net "S", 0 0, L_0x555db7f4bea0;  1 drivers
v0x555db7c43710_0 .net "a", 0 0, L_0x555db7f4c110;  1 drivers
v0x555db7c437e0_0 .net "b", 0 0, L_0x555db7f4c240;  1 drivers
v0x555db7c438e0_0 .net "cin", 0 0, L_0x555db7f4ba60;  alias, 1 drivers
v0x555db7c439d0_0 .net "cout", 0 0, L_0x555db7f4c010;  alias, 1 drivers
v0x555db7c43ac0_0 .net "cout1", 0 0, L_0x555db7f4be30;  1 drivers
v0x555db7c43b60_0 .net "cout2", 0 0, L_0x555db7f4bfa0;  1 drivers
v0x555db7c43c00_0 .net "s1", 0 0, L_0x555db7f4bdc0;  1 drivers
S_0x555db7c429f0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c42790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4bdc0 .functor XOR 1, L_0x555db7f4c110, L_0x555db7f4c240, C4<0>, C4<0>;
L_0x555db7f4be30 .functor AND 1, L_0x555db7f4c110, L_0x555db7f4c240, C4<1>, C4<1>;
v0x555db7c42c60_0 .net "S", 0 0, L_0x555db7f4bdc0;  alias, 1 drivers
v0x555db7c42d40_0 .net "a", 0 0, L_0x555db7f4c110;  alias, 1 drivers
v0x555db7c42e00_0 .net "b", 0 0, L_0x555db7f4c240;  alias, 1 drivers
v0x555db7c42ed0_0 .net "cout", 0 0, L_0x555db7f4be30;  alias, 1 drivers
S_0x555db7c43040 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c42790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4bea0 .functor XOR 1, L_0x555db7f4ba60, L_0x555db7f4bdc0, C4<0>, C4<0>;
L_0x555db7f4bfa0 .functor AND 1, L_0x555db7f4ba60, L_0x555db7f4bdc0, C4<1>, C4<1>;
v0x555db7c432b0_0 .net "S", 0 0, L_0x555db7f4bea0;  alias, 1 drivers
v0x555db7c43370_0 .net "a", 0 0, L_0x555db7f4ba60;  alias, 1 drivers
v0x555db7c43460_0 .net "b", 0 0, L_0x555db7f4bdc0;  alias, 1 drivers
v0x555db7c43560_0 .net "cout", 0 0, L_0x555db7f4bfa0;  alias, 1 drivers
S_0x555db7c43cf0 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c43ef0 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7c43fd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c43cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4c530 .functor OR 1, L_0x555db7f4c3e0, L_0x555db7f4c4c0, C4<0>, C4<0>;
v0x555db7c44ec0_0 .net "S", 0 0, L_0x555db7f4c450;  1 drivers
v0x555db7c44f80_0 .net "a", 0 0, L_0x555db7f4c630;  1 drivers
v0x555db7c45050_0 .net "b", 0 0, L_0x555db7f4c760;  1 drivers
v0x555db7c45150_0 .net "cin", 0 0, L_0x555db7f4c010;  alias, 1 drivers
v0x555db7c45240_0 .net "cout", 0 0, L_0x555db7f4c530;  alias, 1 drivers
v0x555db7c45330_0 .net "cout1", 0 0, L_0x555db7f4c3e0;  1 drivers
v0x555db7c453d0_0 .net "cout2", 0 0, L_0x555db7f4c4c0;  1 drivers
v0x555db7c45470_0 .net "s1", 0 0, L_0x555db7f4c370;  1 drivers
S_0x555db7c44230 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c43fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4c370 .functor XOR 1, L_0x555db7f4c630, L_0x555db7f4c760, C4<0>, C4<0>;
L_0x555db7f4c3e0 .functor AND 1, L_0x555db7f4c630, L_0x555db7f4c760, C4<1>, C4<1>;
v0x555db7c444d0_0 .net "S", 0 0, L_0x555db7f4c370;  alias, 1 drivers
v0x555db7c445b0_0 .net "a", 0 0, L_0x555db7f4c630;  alias, 1 drivers
v0x555db7c44670_0 .net "b", 0 0, L_0x555db7f4c760;  alias, 1 drivers
v0x555db7c44740_0 .net "cout", 0 0, L_0x555db7f4c3e0;  alias, 1 drivers
S_0x555db7c448b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c43fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4c450 .functor XOR 1, L_0x555db7f4c010, L_0x555db7f4c370, C4<0>, C4<0>;
L_0x555db7f4c4c0 .functor AND 1, L_0x555db7f4c010, L_0x555db7f4c370, C4<1>, C4<1>;
v0x555db7c44b20_0 .net "S", 0 0, L_0x555db7f4c450;  alias, 1 drivers
v0x555db7c44be0_0 .net "a", 0 0, L_0x555db7f4c010;  alias, 1 drivers
v0x555db7c44cd0_0 .net "b", 0 0, L_0x555db7f4c370;  alias, 1 drivers
v0x555db7c44dd0_0 .net "cout", 0 0, L_0x555db7f4c4c0;  alias, 1 drivers
S_0x555db7c45560 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c45760 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7c45840 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c45560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4cac0 .functor OR 1, L_0x555db7f4c8e0, L_0x555db7f4ca50, C4<0>, C4<0>;
v0x555db7c46730_0 .net "S", 0 0, L_0x555db7f4c950;  1 drivers
v0x555db7c467f0_0 .net "a", 0 0, L_0x555db7f4cbc0;  1 drivers
v0x555db7c468c0_0 .net "b", 0 0, L_0x555db7f4ccf0;  1 drivers
v0x555db7c469c0_0 .net "cin", 0 0, L_0x555db7f4c530;  alias, 1 drivers
v0x555db7c46ab0_0 .net "cout", 0 0, L_0x555db7f4cac0;  alias, 1 drivers
v0x555db7c46ba0_0 .net "cout1", 0 0, L_0x555db7f4c8e0;  1 drivers
v0x555db7c46c40_0 .net "cout2", 0 0, L_0x555db7f4ca50;  1 drivers
v0x555db7c46ce0_0 .net "s1", 0 0, L_0x555db7f4c870;  1 drivers
S_0x555db7c45aa0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c45840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4c870 .functor XOR 1, L_0x555db7f4cbc0, L_0x555db7f4ccf0, C4<0>, C4<0>;
L_0x555db7f4c8e0 .functor AND 1, L_0x555db7f4cbc0, L_0x555db7f4ccf0, C4<1>, C4<1>;
v0x555db7c45d40_0 .net "S", 0 0, L_0x555db7f4c870;  alias, 1 drivers
v0x555db7c45e20_0 .net "a", 0 0, L_0x555db7f4cbc0;  alias, 1 drivers
v0x555db7c45ee0_0 .net "b", 0 0, L_0x555db7f4ccf0;  alias, 1 drivers
v0x555db7c45fb0_0 .net "cout", 0 0, L_0x555db7f4c8e0;  alias, 1 drivers
S_0x555db7c46120 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c45840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4c950 .functor XOR 1, L_0x555db7f4c530, L_0x555db7f4c870, C4<0>, C4<0>;
L_0x555db7f4ca50 .functor AND 1, L_0x555db7f4c530, L_0x555db7f4c870, C4<1>, C4<1>;
v0x555db7c46390_0 .net "S", 0 0, L_0x555db7f4c950;  alias, 1 drivers
v0x555db7c46450_0 .net "a", 0 0, L_0x555db7f4c530;  alias, 1 drivers
v0x555db7c46540_0 .net "b", 0 0, L_0x555db7f4c870;  alias, 1 drivers
v0x555db7c46640_0 .net "cout", 0 0, L_0x555db7f4ca50;  alias, 1 drivers
S_0x555db7c46dd0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c46fd0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7c470b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c46dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4d000 .functor OR 1, L_0x555db7f4ce20, L_0x555db7f4cf90, C4<0>, C4<0>;
v0x555db7c47fa0_0 .net "S", 0 0, L_0x555db7f4ce90;  1 drivers
v0x555db7c48060_0 .net "a", 0 0, L_0x555db7f4d100;  1 drivers
v0x555db7c48130_0 .net "b", 0 0, L_0x555db7f4d230;  1 drivers
v0x555db7c48230_0 .net "cin", 0 0, L_0x555db7f4cac0;  alias, 1 drivers
v0x555db7c48320_0 .net "cout", 0 0, L_0x555db7f4d000;  alias, 1 drivers
v0x555db7c48410_0 .net "cout1", 0 0, L_0x555db7f4ce20;  1 drivers
v0x555db7c484b0_0 .net "cout2", 0 0, L_0x555db7f4cf90;  1 drivers
v0x555db7c48550_0 .net "s1", 0 0, L_0x555db7f4c800;  1 drivers
S_0x555db7c47310 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c470b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4c800 .functor XOR 1, L_0x555db7f4d100, L_0x555db7f4d230, C4<0>, C4<0>;
L_0x555db7f4ce20 .functor AND 1, L_0x555db7f4d100, L_0x555db7f4d230, C4<1>, C4<1>;
v0x555db7c475b0_0 .net "S", 0 0, L_0x555db7f4c800;  alias, 1 drivers
v0x555db7c47690_0 .net "a", 0 0, L_0x555db7f4d100;  alias, 1 drivers
v0x555db7c47750_0 .net "b", 0 0, L_0x555db7f4d230;  alias, 1 drivers
v0x555db7c47820_0 .net "cout", 0 0, L_0x555db7f4ce20;  alias, 1 drivers
S_0x555db7c47990 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c470b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4ce90 .functor XOR 1, L_0x555db7f4cac0, L_0x555db7f4c800, C4<0>, C4<0>;
L_0x555db7f4cf90 .functor AND 1, L_0x555db7f4cac0, L_0x555db7f4c800, C4<1>, C4<1>;
v0x555db7c47c00_0 .net "S", 0 0, L_0x555db7f4ce90;  alias, 1 drivers
v0x555db7c47cc0_0 .net "a", 0 0, L_0x555db7f4cac0;  alias, 1 drivers
v0x555db7c47db0_0 .net "b", 0 0, L_0x555db7f4c800;  alias, 1 drivers
v0x555db7c47eb0_0 .net "cout", 0 0, L_0x555db7f4cf90;  alias, 1 drivers
S_0x555db7c48640 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c42660 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7c488d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c48640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4d640 .functor OR 1, L_0x555db7f4d460, L_0x555db7f4d5d0, C4<0>, C4<0>;
v0x555db7c497c0_0 .net "S", 0 0, L_0x555db7f4d4d0;  1 drivers
v0x555db7c49880_0 .net "a", 0 0, L_0x555db7f4d740;  1 drivers
v0x555db7c49950_0 .net "b", 0 0, L_0x555db7f4d870;  1 drivers
v0x555db7c49a50_0 .net "cin", 0 0, L_0x555db7f4d000;  alias, 1 drivers
v0x555db7c49b40_0 .net "cout", 0 0, L_0x555db7f4d640;  alias, 1 drivers
v0x555db7c49c30_0 .net "cout1", 0 0, L_0x555db7f4d460;  1 drivers
v0x555db7c49cd0_0 .net "cout2", 0 0, L_0x555db7f4d5d0;  1 drivers
v0x555db7c49d70_0 .net "s1", 0 0, L_0x555db7f4d3f0;  1 drivers
S_0x555db7c48b30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c488d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4d3f0 .functor XOR 1, L_0x555db7f4d740, L_0x555db7f4d870, C4<0>, C4<0>;
L_0x555db7f4d460 .functor AND 1, L_0x555db7f4d740, L_0x555db7f4d870, C4<1>, C4<1>;
v0x555db7c48dd0_0 .net "S", 0 0, L_0x555db7f4d3f0;  alias, 1 drivers
v0x555db7c48eb0_0 .net "a", 0 0, L_0x555db7f4d740;  alias, 1 drivers
v0x555db7c48f70_0 .net "b", 0 0, L_0x555db7f4d870;  alias, 1 drivers
v0x555db7c49040_0 .net "cout", 0 0, L_0x555db7f4d460;  alias, 1 drivers
S_0x555db7c491b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c488d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4d4d0 .functor XOR 1, L_0x555db7f4d000, L_0x555db7f4d3f0, C4<0>, C4<0>;
L_0x555db7f4d5d0 .functor AND 1, L_0x555db7f4d000, L_0x555db7f4d3f0, C4<1>, C4<1>;
v0x555db7c49420_0 .net "S", 0 0, L_0x555db7f4d4d0;  alias, 1 drivers
v0x555db7c494e0_0 .net "a", 0 0, L_0x555db7f4d000;  alias, 1 drivers
v0x555db7c495d0_0 .net "b", 0 0, L_0x555db7f4d3f0;  alias, 1 drivers
v0x555db7c496d0_0 .net "cout", 0 0, L_0x555db7f4d5d0;  alias, 1 drivers
S_0x555db7c49e60 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c4a060 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db7c4a140 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c49e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4dc00 .functor OR 1, L_0x555db7f4dab0, L_0x555db7f4db90, C4<0>, C4<0>;
v0x555db7c4b030_0 .net "S", 0 0, L_0x555db7f4db20;  1 drivers
v0x555db7c4b0f0_0 .net "a", 0 0, L_0x555db7f4dd00;  1 drivers
v0x555db7c4b1c0_0 .net "b", 0 0, L_0x555db7f4de30;  1 drivers
v0x555db7c4b2c0_0 .net "cin", 0 0, L_0x555db7f4d640;  alias, 1 drivers
v0x555db7c4b3b0_0 .net "cout", 0 0, L_0x555db7f4dc00;  alias, 1 drivers
v0x555db7c4b4a0_0 .net "cout1", 0 0, L_0x555db7f4dab0;  1 drivers
v0x555db7c4b540_0 .net "cout2", 0 0, L_0x555db7f4db90;  1 drivers
v0x555db7c4b5e0_0 .net "s1", 0 0, L_0x555db7f4da40;  1 drivers
S_0x555db7c4a3a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c4a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4da40 .functor XOR 1, L_0x555db7f4dd00, L_0x555db7f4de30, C4<0>, C4<0>;
L_0x555db7f4dab0 .functor AND 1, L_0x555db7f4dd00, L_0x555db7f4de30, C4<1>, C4<1>;
v0x555db7c4a640_0 .net "S", 0 0, L_0x555db7f4da40;  alias, 1 drivers
v0x555db7c4a720_0 .net "a", 0 0, L_0x555db7f4dd00;  alias, 1 drivers
v0x555db7c4a7e0_0 .net "b", 0 0, L_0x555db7f4de30;  alias, 1 drivers
v0x555db7c4a8b0_0 .net "cout", 0 0, L_0x555db7f4dab0;  alias, 1 drivers
S_0x555db7c4aa20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c4a140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4db20 .functor XOR 1, L_0x555db7f4d640, L_0x555db7f4da40, C4<0>, C4<0>;
L_0x555db7f4db90 .functor AND 1, L_0x555db7f4d640, L_0x555db7f4da40, C4<1>, C4<1>;
v0x555db7c4ac90_0 .net "S", 0 0, L_0x555db7f4db20;  alias, 1 drivers
v0x555db7c4ad50_0 .net "a", 0 0, L_0x555db7f4d640;  alias, 1 drivers
v0x555db7c4ae40_0 .net "b", 0 0, L_0x555db7f4da40;  alias, 1 drivers
v0x555db7c4af40_0 .net "cout", 0 0, L_0x555db7f4db90;  alias, 1 drivers
S_0x555db7c4b6d0 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c4b8d0 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db7c4b9b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c4b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4e260 .functor OR 1, L_0x555db7f4e080, L_0x555db7f4e1f0, C4<0>, C4<0>;
v0x555db7c4c8a0_0 .net "S", 0 0, L_0x555db7f4e0f0;  1 drivers
v0x555db7c4c960_0 .net "a", 0 0, L_0x555db7f4d9a0;  1 drivers
v0x555db7c4ca30_0 .net "b", 0 0, L_0x555db7f4e3f0;  1 drivers
v0x555db7c4cb30_0 .net "cin", 0 0, L_0x555db7f4dc00;  alias, 1 drivers
v0x555db7c4cc20_0 .net "cout", 0 0, L_0x555db7f4e260;  alias, 1 drivers
v0x555db7c4cd10_0 .net "cout1", 0 0, L_0x555db7f4e080;  1 drivers
v0x555db7c4cdb0_0 .net "cout2", 0 0, L_0x555db7f4e1f0;  1 drivers
v0x555db7c4ce50_0 .net "s1", 0 0, L_0x555db7f4e010;  1 drivers
S_0x555db7c4bc10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c4b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4e010 .functor XOR 1, L_0x555db7f4d9a0, L_0x555db7f4e3f0, C4<0>, C4<0>;
L_0x555db7f4e080 .functor AND 1, L_0x555db7f4d9a0, L_0x555db7f4e3f0, C4<1>, C4<1>;
v0x555db7c4beb0_0 .net "S", 0 0, L_0x555db7f4e010;  alias, 1 drivers
v0x555db7c4bf90_0 .net "a", 0 0, L_0x555db7f4d9a0;  alias, 1 drivers
v0x555db7c4c050_0 .net "b", 0 0, L_0x555db7f4e3f0;  alias, 1 drivers
v0x555db7c4c120_0 .net "cout", 0 0, L_0x555db7f4e080;  alias, 1 drivers
S_0x555db7c4c290 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c4b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4e0f0 .functor XOR 1, L_0x555db7f4dc00, L_0x555db7f4e010, C4<0>, C4<0>;
L_0x555db7f4e1f0 .functor AND 1, L_0x555db7f4dc00, L_0x555db7f4e010, C4<1>, C4<1>;
v0x555db7c4c500_0 .net "S", 0 0, L_0x555db7f4e0f0;  alias, 1 drivers
v0x555db7c4c5c0_0 .net "a", 0 0, L_0x555db7f4dc00;  alias, 1 drivers
v0x555db7c4c6b0_0 .net "b", 0 0, L_0x555db7f4e010;  alias, 1 drivers
v0x555db7c4c7b0_0 .net "cout", 0 0, L_0x555db7f4e1f0;  alias, 1 drivers
S_0x555db7c4cf40 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c4d140 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db7c4d220 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c4cf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4e7c0 .functor OR 1, L_0x555db7f4e5e0, L_0x555db7f4e750, C4<0>, C4<0>;
v0x555db7c4e110_0 .net "S", 0 0, L_0x555db7f4e650;  1 drivers
v0x555db7c4e1d0_0 .net "a", 0 0, L_0x555db7f4e8c0;  1 drivers
v0x555db7c4e2a0_0 .net "b", 0 0, L_0x555db7f4e9f0;  1 drivers
v0x555db7c4e3a0_0 .net "cin", 0 0, L_0x555db7f4e260;  alias, 1 drivers
v0x555db7c4e490_0 .net "cout", 0 0, L_0x555db7f4e7c0;  alias, 1 drivers
v0x555db7c4e580_0 .net "cout1", 0 0, L_0x555db7f4e5e0;  1 drivers
v0x555db7c4e620_0 .net "cout2", 0 0, L_0x555db7f4e750;  1 drivers
v0x555db7c4e6c0_0 .net "s1", 0 0, L_0x555db7f4df60;  1 drivers
S_0x555db7c4d480 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c4d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4df60 .functor XOR 1, L_0x555db7f4e8c0, L_0x555db7f4e9f0, C4<0>, C4<0>;
L_0x555db7f4e5e0 .functor AND 1, L_0x555db7f4e8c0, L_0x555db7f4e9f0, C4<1>, C4<1>;
v0x555db7c4d720_0 .net "S", 0 0, L_0x555db7f4df60;  alias, 1 drivers
v0x555db7c4d800_0 .net "a", 0 0, L_0x555db7f4e8c0;  alias, 1 drivers
v0x555db7c4d8c0_0 .net "b", 0 0, L_0x555db7f4e9f0;  alias, 1 drivers
v0x555db7c4d990_0 .net "cout", 0 0, L_0x555db7f4e5e0;  alias, 1 drivers
S_0x555db7c4db00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c4d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4e650 .functor XOR 1, L_0x555db7f4e260, L_0x555db7f4df60, C4<0>, C4<0>;
L_0x555db7f4e750 .functor AND 1, L_0x555db7f4e260, L_0x555db7f4df60, C4<1>, C4<1>;
v0x555db7c4dd70_0 .net "S", 0 0, L_0x555db7f4e650;  alias, 1 drivers
v0x555db7c4de30_0 .net "a", 0 0, L_0x555db7f4e260;  alias, 1 drivers
v0x555db7c4df20_0 .net "b", 0 0, L_0x555db7f4df60;  alias, 1 drivers
v0x555db7c4e020_0 .net "cout", 0 0, L_0x555db7f4e750;  alias, 1 drivers
S_0x555db7c4e7b0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c4e9b0 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7c4ea90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c4e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4edd0 .functor OR 1, L_0x555db7f4ebf0, L_0x555db7f4ed60, C4<0>, C4<0>;
v0x555db7c4f980_0 .net "S", 0 0, L_0x555db7f4ec60;  1 drivers
v0x555db7c4fa40_0 .net "a", 0 0, L_0x555db7f4eed0;  1 drivers
v0x555db7c4fb10_0 .net "b", 0 0, L_0x555db7f4f000;  1 drivers
v0x555db7c4fc10_0 .net "cin", 0 0, L_0x555db7f4e7c0;  alias, 1 drivers
v0x555db7c4fd00_0 .net "cout", 0 0, L_0x555db7f4edd0;  alias, 1 drivers
v0x555db7c4fdf0_0 .net "cout1", 0 0, L_0x555db7f4ebf0;  1 drivers
v0x555db7c4fe90_0 .net "cout2", 0 0, L_0x555db7f4ed60;  1 drivers
v0x555db7c4ff30_0 .net "s1", 0 0, L_0x555db7f4e520;  1 drivers
S_0x555db7c4ecf0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c4ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4e520 .functor XOR 1, L_0x555db7f4eed0, L_0x555db7f4f000, C4<0>, C4<0>;
L_0x555db7f4ebf0 .functor AND 1, L_0x555db7f4eed0, L_0x555db7f4f000, C4<1>, C4<1>;
v0x555db7c4ef90_0 .net "S", 0 0, L_0x555db7f4e520;  alias, 1 drivers
v0x555db7c4f070_0 .net "a", 0 0, L_0x555db7f4eed0;  alias, 1 drivers
v0x555db7c4f130_0 .net "b", 0 0, L_0x555db7f4f000;  alias, 1 drivers
v0x555db7c4f200_0 .net "cout", 0 0, L_0x555db7f4ebf0;  alias, 1 drivers
S_0x555db7c4f370 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c4ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4ec60 .functor XOR 1, L_0x555db7f4e7c0, L_0x555db7f4e520, C4<0>, C4<0>;
L_0x555db7f4ed60 .functor AND 1, L_0x555db7f4e7c0, L_0x555db7f4e520, C4<1>, C4<1>;
v0x555db7c4f5e0_0 .net "S", 0 0, L_0x555db7f4ec60;  alias, 1 drivers
v0x555db7c4f6a0_0 .net "a", 0 0, L_0x555db7f4e7c0;  alias, 1 drivers
v0x555db7c4f790_0 .net "b", 0 0, L_0x555db7f4e520;  alias, 1 drivers
v0x555db7c4f890_0 .net "cout", 0 0, L_0x555db7f4ed60;  alias, 1 drivers
S_0x555db7c50020 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c50220 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7c50300 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c50020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4f600 .functor OR 1, L_0x555db7f4f420, L_0x555db7f4f590, C4<0>, C4<0>;
v0x555db7c511f0_0 .net "S", 0 0, L_0x555db7f4f490;  1 drivers
v0x555db7c512b0_0 .net "a", 0 0, L_0x555db7f4f700;  1 drivers
v0x555db7c51380_0 .net "b", 0 0, L_0x555db7f4fa40;  1 drivers
v0x555db7c51480_0 .net "cin", 0 0, L_0x555db7f4edd0;  alias, 1 drivers
v0x555db7c51570_0 .net "cout", 0 0, L_0x555db7f4f600;  alias, 1 drivers
v0x555db7c51660_0 .net "cout1", 0 0, L_0x555db7f4f420;  1 drivers
v0x555db7c51700_0 .net "cout2", 0 0, L_0x555db7f4f590;  1 drivers
v0x555db7c517a0_0 .net "s1", 0 0, L_0x555db7f4eb20;  1 drivers
S_0x555db7c50560 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c50300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4eb20 .functor XOR 1, L_0x555db7f4f700, L_0x555db7f4fa40, C4<0>, C4<0>;
L_0x555db7f4f420 .functor AND 1, L_0x555db7f4f700, L_0x555db7f4fa40, C4<1>, C4<1>;
v0x555db7c50800_0 .net "S", 0 0, L_0x555db7f4eb20;  alias, 1 drivers
v0x555db7c508e0_0 .net "a", 0 0, L_0x555db7f4f700;  alias, 1 drivers
v0x555db7c509a0_0 .net "b", 0 0, L_0x555db7f4fa40;  alias, 1 drivers
v0x555db7c50a70_0 .net "cout", 0 0, L_0x555db7f4f420;  alias, 1 drivers
S_0x555db7c50be0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c50300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4f490 .functor XOR 1, L_0x555db7f4edd0, L_0x555db7f4eb20, C4<0>, C4<0>;
L_0x555db7f4f590 .functor AND 1, L_0x555db7f4edd0, L_0x555db7f4eb20, C4<1>, C4<1>;
v0x555db7c50e50_0 .net "S", 0 0, L_0x555db7f4f490;  alias, 1 drivers
v0x555db7c50f10_0 .net "a", 0 0, L_0x555db7f4edd0;  alias, 1 drivers
v0x555db7c51000_0 .net "b", 0 0, L_0x555db7f4eb20;  alias, 1 drivers
v0x555db7c51100_0 .net "cout", 0 0, L_0x555db7f4f590;  alias, 1 drivers
S_0x555db7c51890 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c51a90 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db7c51b70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c51890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f4fe80 .functor OR 1, L_0x555db7f4fc60, L_0x555db7f4fdf0, C4<0>, C4<0>;
v0x555db7c52a60_0 .net "S", 0 0, L_0x555db7f4fcd0;  1 drivers
v0x555db7c52b20_0 .net "a", 0 0, L_0x555db7f4ffc0;  1 drivers
v0x555db7c52bf0_0 .net "b", 0 0, L_0x555db7f500f0;  1 drivers
v0x555db7c52cf0_0 .net "cin", 0 0, L_0x555db7f4f600;  alias, 1 drivers
v0x555db7c52de0_0 .net "cout", 0 0, L_0x555db7f4fe80;  alias, 1 drivers
v0x555db7c52ed0_0 .net "cout1", 0 0, L_0x555db7f4fc60;  1 drivers
v0x555db7c52f70_0 .net "cout2", 0 0, L_0x555db7f4fdf0;  1 drivers
v0x555db7c53010_0 .net "s1", 0 0, L_0x555db7f4f340;  1 drivers
S_0x555db7c51dd0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c51b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4f340 .functor XOR 1, L_0x555db7f4ffc0, L_0x555db7f500f0, C4<0>, C4<0>;
L_0x555db7f4fc60 .functor AND 1, L_0x555db7f4ffc0, L_0x555db7f500f0, C4<1>, C4<1>;
v0x555db7c52070_0 .net "S", 0 0, L_0x555db7f4f340;  alias, 1 drivers
v0x555db7c52150_0 .net "a", 0 0, L_0x555db7f4ffc0;  alias, 1 drivers
v0x555db7c52210_0 .net "b", 0 0, L_0x555db7f500f0;  alias, 1 drivers
v0x555db7c522e0_0 .net "cout", 0 0, L_0x555db7f4fc60;  alias, 1 drivers
S_0x555db7c52450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c51b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4fcd0 .functor XOR 1, L_0x555db7f4f600, L_0x555db7f4f340, C4<0>, C4<0>;
L_0x555db7f4fdf0 .functor AND 1, L_0x555db7f4f600, L_0x555db7f4f340, C4<1>, C4<1>;
v0x555db7c526c0_0 .net "S", 0 0, L_0x555db7f4fcd0;  alias, 1 drivers
v0x555db7c52780_0 .net "a", 0 0, L_0x555db7f4f600;  alias, 1 drivers
v0x555db7c52870_0 .net "b", 0 0, L_0x555db7f4f340;  alias, 1 drivers
v0x555db7c52970_0 .net "cout", 0 0, L_0x555db7f4fdf0;  alias, 1 drivers
S_0x555db7c53100 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c53300 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db7c533e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c53100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f50590 .functor OR 1, L_0x555db7f50320, L_0x555db7f50500, C4<0>, C4<0>;
v0x555db7c542d0_0 .net "S", 0 0, L_0x555db7f50390;  1 drivers
v0x555db7c54390_0 .net "a", 0 0, L_0x555db7f506d0;  1 drivers
v0x555db7c54460_0 .net "b", 0 0, L_0x555db7f50800;  1 drivers
v0x555db7c54560_0 .net "cin", 0 0, L_0x555db7f4fe80;  alias, 1 drivers
v0x555db7c54650_0 .net "cout", 0 0, L_0x555db7f50590;  alias, 1 drivers
v0x555db7c54740_0 .net "cout1", 0 0, L_0x555db7f50320;  1 drivers
v0x555db7c547e0_0 .net "cout2", 0 0, L_0x555db7f50500;  1 drivers
v0x555db7c54880_0 .net "s1", 0 0, L_0x555db7f4fb70;  1 drivers
S_0x555db7c53640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c533e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f4fb70 .functor XOR 1, L_0x555db7f506d0, L_0x555db7f50800, C4<0>, C4<0>;
L_0x555db7f50320 .functor AND 1, L_0x555db7f506d0, L_0x555db7f50800, C4<1>, C4<1>;
v0x555db7c538e0_0 .net "S", 0 0, L_0x555db7f4fb70;  alias, 1 drivers
v0x555db7c539c0_0 .net "a", 0 0, L_0x555db7f506d0;  alias, 1 drivers
v0x555db7c53a80_0 .net "b", 0 0, L_0x555db7f50800;  alias, 1 drivers
v0x555db7c53b50_0 .net "cout", 0 0, L_0x555db7f50320;  alias, 1 drivers
S_0x555db7c53cc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c533e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f50390 .functor XOR 1, L_0x555db7f4fe80, L_0x555db7f4fb70, C4<0>, C4<0>;
L_0x555db7f50500 .functor AND 1, L_0x555db7f4fe80, L_0x555db7f4fb70, C4<1>, C4<1>;
v0x555db7c53f30_0 .net "S", 0 0, L_0x555db7f50390;  alias, 1 drivers
v0x555db7c53ff0_0 .net "a", 0 0, L_0x555db7f4fe80;  alias, 1 drivers
v0x555db7c540e0_0 .net "b", 0 0, L_0x555db7f4fb70;  alias, 1 drivers
v0x555db7c541e0_0 .net "cout", 0 0, L_0x555db7f50500;  alias, 1 drivers
S_0x555db7c54970 .scope generate, "genblk1[16]" "genblk1[16]" 3 28, 3 28 0, S_0x555db7c3beb0;
 .timescale 0 0;
P_0x555db7c54c80 .param/l "i" 0 3 28, +C4<010000>;
S_0x555db7c54d60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c54970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f50cb0 .functor OR 1, L_0x555db7f50a40, L_0x555db7f50c20, C4<0>, C4<0>;
v0x555db7c55c50_0 .net "S", 0 0, L_0x555db7f50ab0;  1 drivers
v0x555db7c55d10_0 .net "a", 0 0, L_0x555db7f50db0;  1 drivers
v0x555db7c55de0_0 .net "b", 0 0, L_0x555db7f50ee0;  1 drivers
v0x555db7c55ee0_0 .net "cin", 0 0, L_0x555db7f50590;  alias, 1 drivers
v0x555db7c55fd0_0 .net "cout", 0 0, L_0x555db7f50cb0;  alias, 1 drivers
v0x555db7c560c0_0 .net "cout1", 0 0, L_0x555db7f50a40;  1 drivers
v0x555db7c56160_0 .net "cout2", 0 0, L_0x555db7f50c20;  1 drivers
v0x555db7c56200_0 .net "s1", 0 0, L_0x555db7f50220;  1 drivers
S_0x555db7c54fc0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c54d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f50220 .functor XOR 1, L_0x555db7f50db0, L_0x555db7f50ee0, C4<0>, C4<0>;
L_0x555db7f50a40 .functor AND 1, L_0x555db7f50db0, L_0x555db7f50ee0, C4<1>, C4<1>;
v0x555db7c55260_0 .net "S", 0 0, L_0x555db7f50220;  alias, 1 drivers
v0x555db7c55340_0 .net "a", 0 0, L_0x555db7f50db0;  alias, 1 drivers
v0x555db7c55400_0 .net "b", 0 0, L_0x555db7f50ee0;  alias, 1 drivers
v0x555db7c554d0_0 .net "cout", 0 0, L_0x555db7f50a40;  alias, 1 drivers
S_0x555db7c55640 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c54d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f50ab0 .functor XOR 1, L_0x555db7f50590, L_0x555db7f50220, C4<0>, C4<0>;
L_0x555db7f50c20 .functor AND 1, L_0x555db7f50590, L_0x555db7f50220, C4<1>, C4<1>;
v0x555db7c558b0_0 .net "S", 0 0, L_0x555db7f50ab0;  alias, 1 drivers
v0x555db7c55970_0 .net "a", 0 0, L_0x555db7f50590;  alias, 1 drivers
v0x555db7c55a60_0 .net "b", 0 0, L_0x555db7f50220;  alias, 1 drivers
v0x555db7c55b60_0 .net "cout", 0 0, L_0x555db7f50c20;  alias, 1 drivers
S_0x555db7c573e0 .scope module, "ins6" "rca_Nbit" 3 173, 3 18 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7c57570 .param/l "N" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x7f49c55c4618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f614d0 .functor BUFZ 1, L_0x7f49c55c4618, C4<0>, C4<0>, C4<0>;
L_0x555db7f61540 .functor BUFZ 1, L_0x555db7f60f50, C4<0>, C4<0>, C4<0>;
v0x555db7c88690_0 .net "S", 31 0, L_0x555db7f61430;  alias, 1 drivers
v0x555db7c88790_0 .net "a", 31 0, L_0x555db7f51390;  alias, 1 drivers
v0x555db7c88870_0 .net "b", 31 0, L_0x555db7f514d0;  alias, 1 drivers
v0x555db7c88930 .array "carry", 0 32;
v0x555db7c88930_0 .net v0x555db7c88930 0, 0 0, L_0x555db7f614d0; 1 drivers
v0x555db7c88930_1 .net v0x555db7c88930 1, 0 0, L_0x555db7f51cf0; 1 drivers
v0x555db7c88930_2 .net v0x555db7c88930 2, 0 0, L_0x555db7f523c0; 1 drivers
v0x555db7c88930_3 .net v0x555db7c88930 3, 0 0, L_0x555db7f52b70; 1 drivers
v0x555db7c88930_4 .net v0x555db7c88930 4, 0 0, L_0x555db7f53220; 1 drivers
v0x555db7c88930_5 .net v0x555db7c88930 5, 0 0, L_0x555db7f53970; 1 drivers
v0x555db7c88930_6 .net v0x555db7c88930 6, 0 0, L_0x555db7f54020; 1 drivers
v0x555db7c88930_7 .net v0x555db7c88930 7, 0 0, L_0x555db7f54670; 1 drivers
v0x555db7c88930_8 .net v0x555db7c88930 8, 0 0, L_0x555db7f54d00; 1 drivers
v0x555db7c88930_9 .net v0x555db7c88930 9, 0 0, L_0x555db7f55490; 1 drivers
v0x555db7c88930_10 .net v0x555db7c88930 10, 0 0, L_0x555db7f55ba0; 1 drivers
v0x555db7c88930_11 .net v0x555db7c88930 11, 0 0, L_0x555db7f56350; 1 drivers
v0x555db7c88930_12 .net v0x555db7c88930 12, 0 0, L_0x555db7f569c0; 1 drivers
v0x555db7c88930_13 .net v0x555db7c88930 13, 0 0, L_0x555db7f570e0; 1 drivers
v0x555db7c88930_14 .net v0x555db7c88930 14, 0 0, L_0x555db7f577f0; 1 drivers
v0x555db7c88930_15 .net v0x555db7c88930 15, 0 0, L_0x555db7f58330; 1 drivers
v0x555db7c88930_16 .net v0x555db7c88930 16, 0 0, L_0x555db7f58a40; 1 drivers
v0x555db7c88930_17 .net v0x555db7c88930 17, 0 0, L_0x555db7f59160; 1 drivers
v0x555db7c88930_18 .net v0x555db7c88930 18, 0 0, L_0x555db7f59980; 1 drivers
v0x555db7c88930_19 .net v0x555db7c88930 19, 0 0, L_0x555db7f5a090; 1 drivers
v0x555db7c88930_20 .net v0x555db7c88930 20, 0 0, L_0x555db7f5a8d0; 1 drivers
v0x555db7c88930_21 .net v0x555db7c88930 21, 0 0, L_0x555db7f5b120; 1 drivers
v0x555db7c88930_22 .net v0x555db7c88930 22, 0 0, L_0x555db7f5b980; 1 drivers
v0x555db7c88930_23 .net v0x555db7c88930 23, 0 0, L_0x555db7f5c1f0; 1 drivers
v0x555db7c88930_24 .net v0x555db7c88930 24, 0 0, L_0x555db7f5ca70; 1 drivers
v0x555db7c88930_25 .net v0x555db7c88930 25, 0 0, L_0x555db7f5d300; 1 drivers
v0x555db7c88930_26 .net v0x555db7c88930 26, 0 0, L_0x555db7f5dba0; 1 drivers
v0x555db7c88930_27 .net v0x555db7c88930 27, 0 0, L_0x555db7f5e450; 1 drivers
v0x555db7c88930_28 .net v0x555db7c88930 28, 0 0, L_0x555db7f5ed10; 1 drivers
v0x555db7c88930_29 .net v0x555db7c88930 29, 0 0, L_0x555db7f5f460; 1 drivers
v0x555db7c88930_30 .net v0x555db7c88930 30, 0 0, L_0x555db7f5fbf0; 1 drivers
v0x555db7c88930_31 .net v0x555db7c88930 31, 0 0, L_0x555db7f607a0; 1 drivers
v0x555db7c88930_32 .net v0x555db7c88930 32, 0 0, L_0x555db7f60f50; 1 drivers
v0x555db7c88b30_0 .net "cin", 0 0, L_0x7f49c55c4618;  1 drivers
v0x555db7c88c20_0 .net "cout", 0 0, L_0x555db7f61540;  alias, 1 drivers
L_0x555db7f51e30 .part L_0x555db7f51390, 0, 1;
L_0x555db7f51f80 .part L_0x555db7f514d0, 0, 1;
L_0x555db7f52500 .part L_0x555db7f51390, 1, 1;
L_0x555db7f526c0 .part L_0x555db7f514d0, 1, 1;
L_0x555db7f52cb0 .part L_0x555db7f51390, 2, 1;
L_0x555db7f52de0 .part L_0x555db7f514d0, 2, 1;
L_0x555db7f53360 .part L_0x555db7f51390, 3, 1;
L_0x555db7f53490 .part L_0x555db7f514d0, 3, 1;
L_0x555db7f53ab0 .part L_0x555db7f51390, 4, 1;
L_0x555db7f53be0 .part L_0x555db7f514d0, 4, 1;
L_0x555db7f54160 .part L_0x555db7f51390, 5, 1;
L_0x555db7f54290 .part L_0x555db7f514d0, 5, 1;
L_0x555db7f547b0 .part L_0x555db7f51390, 6, 1;
L_0x555db7f548e0 .part L_0x555db7f514d0, 6, 1;
L_0x555db7f54e40 .part L_0x555db7f51390, 7, 1;
L_0x555db7f54f70 .part L_0x555db7f514d0, 7, 1;
L_0x555db7f555d0 .part L_0x555db7f51390, 8, 1;
L_0x555db7f55700 .part L_0x555db7f514d0, 8, 1;
L_0x555db7f55ce0 .part L_0x555db7f51390, 9, 1;
L_0x555db7f55e10 .part L_0x555db7f514d0, 9, 1;
L_0x555db7f55830 .part L_0x555db7f51390, 10, 1;
L_0x555db7f56520 .part L_0x555db7f514d0, 10, 1;
L_0x555db7f56b00 .part L_0x555db7f51390, 11, 1;
L_0x555db7f56c30 .part L_0x555db7f514d0, 11, 1;
L_0x555db7f57220 .part L_0x555db7f51390, 12, 1;
L_0x555db7f57350 .part L_0x555db7f514d0, 12, 1;
L_0x555db7f57930 .part L_0x555db7f51390, 13, 1;
L_0x555db7f57c70 .part L_0x555db7f514d0, 13, 1;
L_0x555db7f58470 .part L_0x555db7f51390, 14, 1;
L_0x555db7f585a0 .part L_0x555db7f514d0, 14, 1;
L_0x555db7f58b80 .part L_0x555db7f51390, 15, 1;
L_0x555db7f58cb0 .part L_0x555db7f514d0, 15, 1;
L_0x555db7f592a0 .part L_0x555db7f51390, 16, 1;
L_0x555db7f593d0 .part L_0x555db7f514d0, 16, 1;
L_0x555db7f59ac0 .part L_0x555db7f51390, 17, 1;
L_0x555db7f59bf0 .part L_0x555db7f514d0, 17, 1;
L_0x555db7f5a1d0 .part L_0x555db7f51390, 18, 1;
L_0x555db7f5a300 .part L_0x555db7f514d0, 18, 1;
L_0x555db7f5aa10 .part L_0x555db7f51390, 19, 1;
L_0x555db7f5ab40 .part L_0x555db7f514d0, 19, 1;
L_0x555db7f5b260 .part L_0x555db7f51390, 20, 1;
L_0x555db7f5b390 .part L_0x555db7f514d0, 20, 1;
L_0x555db7f5bac0 .part L_0x555db7f51390, 21, 1;
L_0x555db7f5bbf0 .part L_0x555db7f514d0, 21, 1;
L_0x555db7f5c330 .part L_0x555db7f51390, 22, 1;
L_0x555db7f5c460 .part L_0x555db7f514d0, 22, 1;
L_0x555db7f5cbb0 .part L_0x555db7f51390, 23, 1;
L_0x555db7f5cce0 .part L_0x555db7f514d0, 23, 1;
L_0x555db7f5d440 .part L_0x555db7f51390, 24, 1;
L_0x555db7f5d570 .part L_0x555db7f514d0, 24, 1;
L_0x555db7f5dce0 .part L_0x555db7f51390, 25, 1;
L_0x555db7f5de10 .part L_0x555db7f514d0, 25, 1;
L_0x555db7f5e590 .part L_0x555db7f51390, 26, 1;
L_0x555db7f5e6c0 .part L_0x555db7f514d0, 26, 1;
L_0x555db7f5ee50 .part L_0x555db7f51390, 27, 1;
L_0x555db7f5ef80 .part L_0x555db7f514d0, 27, 1;
L_0x555db7f5f560 .part L_0x555db7f51390, 28, 1;
L_0x555db7f5f690 .part L_0x555db7f514d0, 28, 1;
L_0x555db7f5fcf0 .part L_0x555db7f51390, 29, 1;
L_0x555db7f5fe20 .part L_0x555db7f514d0, 29, 1;
L_0x555db7f608a0 .part L_0x555db7f51390, 30, 1;
L_0x555db7f609d0 .part L_0x555db7f514d0, 30, 1;
L_0x555db7f60fc0 .part L_0x555db7f51390, 31, 1;
L_0x555db7f610f0 .part L_0x555db7f514d0, 31, 1;
LS_0x555db7f61430_0_0 .concat8 [ 1 1 1 1], L_0x555db7f51a40, L_0x555db7f521f0, L_0x555db7f529a0, L_0x555db7f53050;
LS_0x555db7f61430_0_4 .concat8 [ 1 1 1 1], L_0x555db7f53750, L_0x555db7f53e50, L_0x555db7f544e0, L_0x555db7f54ae0;
LS_0x555db7f61430_0_8 .concat8 [ 1 1 1 1], L_0x555db7f55270, L_0x555db7f55a10, L_0x555db7f56130, L_0x555db7f567a0;
LS_0x555db7f61430_0_12 .concat8 [ 1 1 1 1], L_0x555db7f56ec0, L_0x555db7f575d0, L_0x555db7f58110, L_0x555db7f58840;
LS_0x555db7f61430_0_16 .concat8 [ 1 1 1 1], L_0x555db7f58f60, L_0x555db7f59760, L_0x555db7f59e70, L_0x555db7f5a6b0;
LS_0x555db7f61430_0_20 .concat8 [ 1 1 1 1], L_0x555db7f5af00, L_0x555db7f5b760, L_0x555db7f5bfd0, L_0x555db7f5c850;
LS_0x555db7f61430_0_24 .concat8 [ 1 1 1 1], L_0x555db7f5d0e0, L_0x555db7f5d980, L_0x555db7f5e230, L_0x555db7f5eaf0;
LS_0x555db7f61430_0_28 .concat8 [ 1 1 1 1], L_0x555db7f5f2f0, L_0x555db7f5fa80, L_0x555db7f60630, L_0x555db7f60de0;
LS_0x555db7f61430_1_0 .concat8 [ 4 4 4 4], LS_0x555db7f61430_0_0, LS_0x555db7f61430_0_4, LS_0x555db7f61430_0_8, LS_0x555db7f61430_0_12;
LS_0x555db7f61430_1_4 .concat8 [ 4 4 4 4], LS_0x555db7f61430_0_16, LS_0x555db7f61430_0_20, LS_0x555db7f61430_0_24, LS_0x555db7f61430_0_28;
L_0x555db7f61430 .concat8 [ 16 16 0 0], LS_0x555db7f61430_1_0, LS_0x555db7f61430_1_4;
S_0x555db7c57750 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c57970 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7c57a50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c57750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f51cf0 .functor OR 1, L_0x555db7f51960, L_0x555db7f51bd0, C4<0>, C4<0>;
v0x555db7c58980_0 .net "S", 0 0, L_0x555db7f51a40;  1 drivers
v0x555db7c58a40_0 .net "a", 0 0, L_0x555db7f51e30;  1 drivers
v0x555db7c58b10_0 .net "b", 0 0, L_0x555db7f51f80;  1 drivers
v0x555db7c58c10_0 .net "cin", 0 0, L_0x555db7f614d0;  alias, 1 drivers
v0x555db7c58ce0_0 .net "cout", 0 0, L_0x555db7f51cf0;  alias, 1 drivers
v0x555db7c58dd0_0 .net "cout1", 0 0, L_0x555db7f51960;  1 drivers
v0x555db7c58e70_0 .net "cout2", 0 0, L_0x555db7f51bd0;  1 drivers
v0x555db7c58f40_0 .net "s1", 0 0, L_0x555db7f51850;  1 drivers
S_0x555db7c57ce0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c57a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f51850 .functor XOR 1, L_0x555db7f51e30, L_0x555db7f51f80, C4<0>, C4<0>;
L_0x555db7f51960 .functor AND 1, L_0x555db7f51e30, L_0x555db7f51f80, C4<1>, C4<1>;
v0x555db7c57f80_0 .net "S", 0 0, L_0x555db7f51850;  alias, 1 drivers
v0x555db7c58060_0 .net "a", 0 0, L_0x555db7f51e30;  alias, 1 drivers
v0x555db7c58120_0 .net "b", 0 0, L_0x555db7f51f80;  alias, 1 drivers
v0x555db7c581f0_0 .net "cout", 0 0, L_0x555db7f51960;  alias, 1 drivers
S_0x555db7c58360 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c57a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f51a40 .functor XOR 1, L_0x555db7f614d0, L_0x555db7f51850, C4<0>, C4<0>;
L_0x555db7f51bd0 .functor AND 1, L_0x555db7f614d0, L_0x555db7f51850, C4<1>, C4<1>;
v0x555db7c585d0_0 .net "S", 0 0, L_0x555db7f51a40;  alias, 1 drivers
v0x555db7c58690_0 .net "a", 0 0, L_0x555db7f614d0;  alias, 1 drivers
v0x555db7c58750_0 .net "b", 0 0, L_0x555db7f51850;  alias, 1 drivers
v0x555db7c58850_0 .net "cout", 0 0, L_0x555db7f51bd0;  alias, 1 drivers
S_0x555db7c59030 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c59230 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7c592f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c59030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f523c0 .functor OR 1, L_0x555db7f52160, L_0x555db7f52330, C4<0>, C4<0>;
v0x555db7c5a1e0_0 .net "S", 0 0, L_0x555db7f521f0;  1 drivers
v0x555db7c5a2a0_0 .net "a", 0 0, L_0x555db7f52500;  1 drivers
v0x555db7c5a370_0 .net "b", 0 0, L_0x555db7f526c0;  1 drivers
v0x555db7c5a470_0 .net "cin", 0 0, L_0x555db7f51cf0;  alias, 1 drivers
v0x555db7c5a560_0 .net "cout", 0 0, L_0x555db7f523c0;  alias, 1 drivers
v0x555db7c5a650_0 .net "cout1", 0 0, L_0x555db7f52160;  1 drivers
v0x555db7c5a6f0_0 .net "cout2", 0 0, L_0x555db7f52330;  1 drivers
v0x555db7c5a790_0 .net "s1", 0 0, L_0x555db7f520b0;  1 drivers
S_0x555db7c59550 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c592f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f520b0 .functor XOR 1, L_0x555db7f52500, L_0x555db7f526c0, C4<0>, C4<0>;
L_0x555db7f52160 .functor AND 1, L_0x555db7f52500, L_0x555db7f526c0, C4<1>, C4<1>;
v0x555db7c597f0_0 .net "S", 0 0, L_0x555db7f520b0;  alias, 1 drivers
v0x555db7c598d0_0 .net "a", 0 0, L_0x555db7f52500;  alias, 1 drivers
v0x555db7c59990_0 .net "b", 0 0, L_0x555db7f526c0;  alias, 1 drivers
v0x555db7c59a60_0 .net "cout", 0 0, L_0x555db7f52160;  alias, 1 drivers
S_0x555db7c59bd0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c592f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f521f0 .functor XOR 1, L_0x555db7f51cf0, L_0x555db7f520b0, C4<0>, C4<0>;
L_0x555db7f52330 .functor AND 1, L_0x555db7f51cf0, L_0x555db7f520b0, C4<1>, C4<1>;
v0x555db7c59e40_0 .net "S", 0 0, L_0x555db7f521f0;  alias, 1 drivers
v0x555db7c59f00_0 .net "a", 0 0, L_0x555db7f51cf0;  alias, 1 drivers
v0x555db7c59ff0_0 .net "b", 0 0, L_0x555db7f520b0;  alias, 1 drivers
v0x555db7c5a0f0_0 .net "cout", 0 0, L_0x555db7f52330;  alias, 1 drivers
S_0x555db7c5a880 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c5aa80 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7c5ab40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c5a880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f52b70 .functor OR 1, L_0x555db7f52910, L_0x555db7f52ae0, C4<0>, C4<0>;
v0x555db7c5ba60_0 .net "S", 0 0, L_0x555db7f529a0;  1 drivers
v0x555db7c5bb20_0 .net "a", 0 0, L_0x555db7f52cb0;  1 drivers
v0x555db7c5bbf0_0 .net "b", 0 0, L_0x555db7f52de0;  1 drivers
v0x555db7c5bcf0_0 .net "cin", 0 0, L_0x555db7f523c0;  alias, 1 drivers
v0x555db7c5bde0_0 .net "cout", 0 0, L_0x555db7f52b70;  alias, 1 drivers
v0x555db7c5bed0_0 .net "cout1", 0 0, L_0x555db7f52910;  1 drivers
v0x555db7c5bf70_0 .net "cout2", 0 0, L_0x555db7f52ae0;  1 drivers
v0x555db7c5c010_0 .net "s1", 0 0, L_0x555db7f52880;  1 drivers
S_0x555db7c5add0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c5ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f52880 .functor XOR 1, L_0x555db7f52cb0, L_0x555db7f52de0, C4<0>, C4<0>;
L_0x555db7f52910 .functor AND 1, L_0x555db7f52cb0, L_0x555db7f52de0, C4<1>, C4<1>;
v0x555db7c5b070_0 .net "S", 0 0, L_0x555db7f52880;  alias, 1 drivers
v0x555db7c5b150_0 .net "a", 0 0, L_0x555db7f52cb0;  alias, 1 drivers
v0x555db7c5b210_0 .net "b", 0 0, L_0x555db7f52de0;  alias, 1 drivers
v0x555db7c5b2e0_0 .net "cout", 0 0, L_0x555db7f52910;  alias, 1 drivers
S_0x555db7c5b450 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c5ab40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f529a0 .functor XOR 1, L_0x555db7f523c0, L_0x555db7f52880, C4<0>, C4<0>;
L_0x555db7f52ae0 .functor AND 1, L_0x555db7f523c0, L_0x555db7f52880, C4<1>, C4<1>;
v0x555db7c5b6c0_0 .net "S", 0 0, L_0x555db7f529a0;  alias, 1 drivers
v0x555db7c5b780_0 .net "a", 0 0, L_0x555db7f523c0;  alias, 1 drivers
v0x555db7c5b870_0 .net "b", 0 0, L_0x555db7f52880;  alias, 1 drivers
v0x555db7c5b970_0 .net "cout", 0 0, L_0x555db7f52ae0;  alias, 1 drivers
S_0x555db7c5c100 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c5c300 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7c5c3e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c5c100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f53220 .functor OR 1, L_0x555db7f52fc0, L_0x555db7f53190, C4<0>, C4<0>;
v0x555db7c5d2d0_0 .net "S", 0 0, L_0x555db7f53050;  1 drivers
v0x555db7c5d390_0 .net "a", 0 0, L_0x555db7f53360;  1 drivers
v0x555db7c5d460_0 .net "b", 0 0, L_0x555db7f53490;  1 drivers
v0x555db7c5d560_0 .net "cin", 0 0, L_0x555db7f52b70;  alias, 1 drivers
v0x555db7c5d650_0 .net "cout", 0 0, L_0x555db7f53220;  alias, 1 drivers
v0x555db7c5d740_0 .net "cout1", 0 0, L_0x555db7f52fc0;  1 drivers
v0x555db7c5d7e0_0 .net "cout2", 0 0, L_0x555db7f53190;  1 drivers
v0x555db7c5d880_0 .net "s1", 0 0, L_0x555db7f52f10;  1 drivers
S_0x555db7c5c640 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c5c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f52f10 .functor XOR 1, L_0x555db7f53360, L_0x555db7f53490, C4<0>, C4<0>;
L_0x555db7f52fc0 .functor AND 1, L_0x555db7f53360, L_0x555db7f53490, C4<1>, C4<1>;
v0x555db7c5c8e0_0 .net "S", 0 0, L_0x555db7f52f10;  alias, 1 drivers
v0x555db7c5c9c0_0 .net "a", 0 0, L_0x555db7f53360;  alias, 1 drivers
v0x555db7c5ca80_0 .net "b", 0 0, L_0x555db7f53490;  alias, 1 drivers
v0x555db7c5cb50_0 .net "cout", 0 0, L_0x555db7f52fc0;  alias, 1 drivers
S_0x555db7c5ccc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c5c3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f53050 .functor XOR 1, L_0x555db7f52b70, L_0x555db7f52f10, C4<0>, C4<0>;
L_0x555db7f53190 .functor AND 1, L_0x555db7f52b70, L_0x555db7f52f10, C4<1>, C4<1>;
v0x555db7c5cf30_0 .net "S", 0 0, L_0x555db7f53050;  alias, 1 drivers
v0x555db7c5cff0_0 .net "a", 0 0, L_0x555db7f52b70;  alias, 1 drivers
v0x555db7c5d0e0_0 .net "b", 0 0, L_0x555db7f52f10;  alias, 1 drivers
v0x555db7c5d1e0_0 .net "cout", 0 0, L_0x555db7f53190;  alias, 1 drivers
S_0x555db7c5d970 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c5dbc0 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7c5dca0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c5d970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f53970 .functor OR 1, L_0x555db7f536c0, L_0x555db7f538e0, C4<0>, C4<0>;
v0x555db7c5eb60_0 .net "S", 0 0, L_0x555db7f53750;  1 drivers
v0x555db7c5ec20_0 .net "a", 0 0, L_0x555db7f53ab0;  1 drivers
v0x555db7c5ecf0_0 .net "b", 0 0, L_0x555db7f53be0;  1 drivers
v0x555db7c5edf0_0 .net "cin", 0 0, L_0x555db7f53220;  alias, 1 drivers
v0x555db7c5eee0_0 .net "cout", 0 0, L_0x555db7f53970;  alias, 1 drivers
v0x555db7c5efd0_0 .net "cout1", 0 0, L_0x555db7f536c0;  1 drivers
v0x555db7c5f070_0 .net "cout2", 0 0, L_0x555db7f538e0;  1 drivers
v0x555db7c5f110_0 .net "s1", 0 0, L_0x555db7f53610;  1 drivers
S_0x555db7c5df00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c5dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f53610 .functor XOR 1, L_0x555db7f53ab0, L_0x555db7f53be0, C4<0>, C4<0>;
L_0x555db7f536c0 .functor AND 1, L_0x555db7f53ab0, L_0x555db7f53be0, C4<1>, C4<1>;
v0x555db7c5e170_0 .net "S", 0 0, L_0x555db7f53610;  alias, 1 drivers
v0x555db7c5e250_0 .net "a", 0 0, L_0x555db7f53ab0;  alias, 1 drivers
v0x555db7c5e310_0 .net "b", 0 0, L_0x555db7f53be0;  alias, 1 drivers
v0x555db7c5e3e0_0 .net "cout", 0 0, L_0x555db7f536c0;  alias, 1 drivers
S_0x555db7c5e550 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c5dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f53750 .functor XOR 1, L_0x555db7f53220, L_0x555db7f53610, C4<0>, C4<0>;
L_0x555db7f538e0 .functor AND 1, L_0x555db7f53220, L_0x555db7f53610, C4<1>, C4<1>;
v0x555db7c5e7c0_0 .net "S", 0 0, L_0x555db7f53750;  alias, 1 drivers
v0x555db7c5e880_0 .net "a", 0 0, L_0x555db7f53220;  alias, 1 drivers
v0x555db7c5e970_0 .net "b", 0 0, L_0x555db7f53610;  alias, 1 drivers
v0x555db7c5ea70_0 .net "cout", 0 0, L_0x555db7f538e0;  alias, 1 drivers
S_0x555db7c5f200 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c5f400 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7c5f4e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c5f200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f54020 .functor OR 1, L_0x555db7f53dc0, L_0x555db7f53f90, C4<0>, C4<0>;
v0x555db7c603d0_0 .net "S", 0 0, L_0x555db7f53e50;  1 drivers
v0x555db7c60490_0 .net "a", 0 0, L_0x555db7f54160;  1 drivers
v0x555db7c60560_0 .net "b", 0 0, L_0x555db7f54290;  1 drivers
v0x555db7c60660_0 .net "cin", 0 0, L_0x555db7f53970;  alias, 1 drivers
v0x555db7c60750_0 .net "cout", 0 0, L_0x555db7f54020;  alias, 1 drivers
v0x555db7c60840_0 .net "cout1", 0 0, L_0x555db7f53dc0;  1 drivers
v0x555db7c608e0_0 .net "cout2", 0 0, L_0x555db7f53f90;  1 drivers
v0x555db7c60980_0 .net "s1", 0 0, L_0x555db7f53d10;  1 drivers
S_0x555db7c5f740 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c5f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f53d10 .functor XOR 1, L_0x555db7f54160, L_0x555db7f54290, C4<0>, C4<0>;
L_0x555db7f53dc0 .functor AND 1, L_0x555db7f54160, L_0x555db7f54290, C4<1>, C4<1>;
v0x555db7c5f9e0_0 .net "S", 0 0, L_0x555db7f53d10;  alias, 1 drivers
v0x555db7c5fac0_0 .net "a", 0 0, L_0x555db7f54160;  alias, 1 drivers
v0x555db7c5fb80_0 .net "b", 0 0, L_0x555db7f54290;  alias, 1 drivers
v0x555db7c5fc50_0 .net "cout", 0 0, L_0x555db7f53dc0;  alias, 1 drivers
S_0x555db7c5fdc0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c5f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f53e50 .functor XOR 1, L_0x555db7f53970, L_0x555db7f53d10, C4<0>, C4<0>;
L_0x555db7f53f90 .functor AND 1, L_0x555db7f53970, L_0x555db7f53d10, C4<1>, C4<1>;
v0x555db7c60030_0 .net "S", 0 0, L_0x555db7f53e50;  alias, 1 drivers
v0x555db7c600f0_0 .net "a", 0 0, L_0x555db7f53970;  alias, 1 drivers
v0x555db7c601e0_0 .net "b", 0 0, L_0x555db7f53d10;  alias, 1 drivers
v0x555db7c602e0_0 .net "cout", 0 0, L_0x555db7f53f90;  alias, 1 drivers
S_0x555db7c60a70 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c60c70 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7c60d50 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c60a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f54670 .functor OR 1, L_0x555db7f54450, L_0x555db7f545e0, C4<0>, C4<0>;
v0x555db7c61c40_0 .net "S", 0 0, L_0x555db7f544e0;  1 drivers
v0x555db7c61d00_0 .net "a", 0 0, L_0x555db7f547b0;  1 drivers
v0x555db7c61dd0_0 .net "b", 0 0, L_0x555db7f548e0;  1 drivers
v0x555db7c61ed0_0 .net "cin", 0 0, L_0x555db7f54020;  alias, 1 drivers
v0x555db7c61fc0_0 .net "cout", 0 0, L_0x555db7f54670;  alias, 1 drivers
v0x555db7c620b0_0 .net "cout1", 0 0, L_0x555db7f54450;  1 drivers
v0x555db7c62150_0 .net "cout2", 0 0, L_0x555db7f545e0;  1 drivers
v0x555db7c621f0_0 .net "s1", 0 0, L_0x555db7f543a0;  1 drivers
S_0x555db7c60fb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c60d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f543a0 .functor XOR 1, L_0x555db7f547b0, L_0x555db7f548e0, C4<0>, C4<0>;
L_0x555db7f54450 .functor AND 1, L_0x555db7f547b0, L_0x555db7f548e0, C4<1>, C4<1>;
v0x555db7c61250_0 .net "S", 0 0, L_0x555db7f543a0;  alias, 1 drivers
v0x555db7c61330_0 .net "a", 0 0, L_0x555db7f547b0;  alias, 1 drivers
v0x555db7c613f0_0 .net "b", 0 0, L_0x555db7f548e0;  alias, 1 drivers
v0x555db7c614c0_0 .net "cout", 0 0, L_0x555db7f54450;  alias, 1 drivers
S_0x555db7c61630 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c60d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f544e0 .functor XOR 1, L_0x555db7f54020, L_0x555db7f543a0, C4<0>, C4<0>;
L_0x555db7f545e0 .functor AND 1, L_0x555db7f54020, L_0x555db7f543a0, C4<1>, C4<1>;
v0x555db7c618a0_0 .net "S", 0 0, L_0x555db7f544e0;  alias, 1 drivers
v0x555db7c61960_0 .net "a", 0 0, L_0x555db7f54020;  alias, 1 drivers
v0x555db7c61a50_0 .net "b", 0 0, L_0x555db7f543a0;  alias, 1 drivers
v0x555db7c61b50_0 .net "cout", 0 0, L_0x555db7f545e0;  alias, 1 drivers
S_0x555db7c622e0 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c624e0 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7c625c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c622e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f54d00 .functor OR 1, L_0x555db7f54a50, L_0x555db7f54c70, C4<0>, C4<0>;
v0x555db7c634b0_0 .net "S", 0 0, L_0x555db7f54ae0;  1 drivers
v0x555db7c63570_0 .net "a", 0 0, L_0x555db7f54e40;  1 drivers
v0x555db7c63640_0 .net "b", 0 0, L_0x555db7f54f70;  1 drivers
v0x555db7c63740_0 .net "cin", 0 0, L_0x555db7f54670;  alias, 1 drivers
v0x555db7c63830_0 .net "cout", 0 0, L_0x555db7f54d00;  alias, 1 drivers
v0x555db7c63920_0 .net "cout1", 0 0, L_0x555db7f54a50;  1 drivers
v0x555db7c639c0_0 .net "cout2", 0 0, L_0x555db7f54c70;  1 drivers
v0x555db7c63a60_0 .net "s1", 0 0, L_0x555db7f54330;  1 drivers
S_0x555db7c62820 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c625c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f54330 .functor XOR 1, L_0x555db7f54e40, L_0x555db7f54f70, C4<0>, C4<0>;
L_0x555db7f54a50 .functor AND 1, L_0x555db7f54e40, L_0x555db7f54f70, C4<1>, C4<1>;
v0x555db7c62ac0_0 .net "S", 0 0, L_0x555db7f54330;  alias, 1 drivers
v0x555db7c62ba0_0 .net "a", 0 0, L_0x555db7f54e40;  alias, 1 drivers
v0x555db7c62c60_0 .net "b", 0 0, L_0x555db7f54f70;  alias, 1 drivers
v0x555db7c62d30_0 .net "cout", 0 0, L_0x555db7f54a50;  alias, 1 drivers
S_0x555db7c62ea0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c625c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f54ae0 .functor XOR 1, L_0x555db7f54670, L_0x555db7f54330, C4<0>, C4<0>;
L_0x555db7f54c70 .functor AND 1, L_0x555db7f54670, L_0x555db7f54330, C4<1>, C4<1>;
v0x555db7c63110_0 .net "S", 0 0, L_0x555db7f54ae0;  alias, 1 drivers
v0x555db7c631d0_0 .net "a", 0 0, L_0x555db7f54670;  alias, 1 drivers
v0x555db7c632c0_0 .net "b", 0 0, L_0x555db7f54330;  alias, 1 drivers
v0x555db7c633c0_0 .net "cout", 0 0, L_0x555db7f54c70;  alias, 1 drivers
S_0x555db7c63b50 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c5db70 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7c63de0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c63b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f55490 .functor OR 1, L_0x555db7f551e0, L_0x555db7f55400, C4<0>, C4<0>;
v0x555db7c64cd0_0 .net "S", 0 0, L_0x555db7f55270;  1 drivers
v0x555db7c64d90_0 .net "a", 0 0, L_0x555db7f555d0;  1 drivers
v0x555db7c64e60_0 .net "b", 0 0, L_0x555db7f55700;  1 drivers
v0x555db7c64f60_0 .net "cin", 0 0, L_0x555db7f54d00;  alias, 1 drivers
v0x555db7c65050_0 .net "cout", 0 0, L_0x555db7f55490;  alias, 1 drivers
v0x555db7c65140_0 .net "cout1", 0 0, L_0x555db7f551e0;  1 drivers
v0x555db7c651e0_0 .net "cout2", 0 0, L_0x555db7f55400;  1 drivers
v0x555db7c65280_0 .net "s1", 0 0, L_0x555db7f55130;  1 drivers
S_0x555db7c64040 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c63de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f55130 .functor XOR 1, L_0x555db7f555d0, L_0x555db7f55700, C4<0>, C4<0>;
L_0x555db7f551e0 .functor AND 1, L_0x555db7f555d0, L_0x555db7f55700, C4<1>, C4<1>;
v0x555db7c642e0_0 .net "S", 0 0, L_0x555db7f55130;  alias, 1 drivers
v0x555db7c643c0_0 .net "a", 0 0, L_0x555db7f555d0;  alias, 1 drivers
v0x555db7c64480_0 .net "b", 0 0, L_0x555db7f55700;  alias, 1 drivers
v0x555db7c64550_0 .net "cout", 0 0, L_0x555db7f551e0;  alias, 1 drivers
S_0x555db7c646c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c63de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f55270 .functor XOR 1, L_0x555db7f54d00, L_0x555db7f55130, C4<0>, C4<0>;
L_0x555db7f55400 .functor AND 1, L_0x555db7f54d00, L_0x555db7f55130, C4<1>, C4<1>;
v0x555db7c64930_0 .net "S", 0 0, L_0x555db7f55270;  alias, 1 drivers
v0x555db7c649f0_0 .net "a", 0 0, L_0x555db7f54d00;  alias, 1 drivers
v0x555db7c64ae0_0 .net "b", 0 0, L_0x555db7f55130;  alias, 1 drivers
v0x555db7c64be0_0 .net "cout", 0 0, L_0x555db7f55400;  alias, 1 drivers
S_0x555db7c65370 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c65570 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db7c65650 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c65370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f55ba0 .functor OR 1, L_0x555db7f55980, L_0x555db7f55b10, C4<0>, C4<0>;
v0x555db7c66540_0 .net "S", 0 0, L_0x555db7f55a10;  1 drivers
v0x555db7c66600_0 .net "a", 0 0, L_0x555db7f55ce0;  1 drivers
v0x555db7c666d0_0 .net "b", 0 0, L_0x555db7f55e10;  1 drivers
v0x555db7c667d0_0 .net "cin", 0 0, L_0x555db7f55490;  alias, 1 drivers
v0x555db7c668c0_0 .net "cout", 0 0, L_0x555db7f55ba0;  alias, 1 drivers
v0x555db7c669b0_0 .net "cout1", 0 0, L_0x555db7f55980;  1 drivers
v0x555db7c66a50_0 .net "cout2", 0 0, L_0x555db7f55b10;  1 drivers
v0x555db7c66af0_0 .net "s1", 0 0, L_0x555db7f558d0;  1 drivers
S_0x555db7c658b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c65650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f558d0 .functor XOR 1, L_0x555db7f55ce0, L_0x555db7f55e10, C4<0>, C4<0>;
L_0x555db7f55980 .functor AND 1, L_0x555db7f55ce0, L_0x555db7f55e10, C4<1>, C4<1>;
v0x555db7c65b50_0 .net "S", 0 0, L_0x555db7f558d0;  alias, 1 drivers
v0x555db7c65c30_0 .net "a", 0 0, L_0x555db7f55ce0;  alias, 1 drivers
v0x555db7c65cf0_0 .net "b", 0 0, L_0x555db7f55e10;  alias, 1 drivers
v0x555db7c65dc0_0 .net "cout", 0 0, L_0x555db7f55980;  alias, 1 drivers
S_0x555db7c65f30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c65650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f55a10 .functor XOR 1, L_0x555db7f55490, L_0x555db7f558d0, C4<0>, C4<0>;
L_0x555db7f55b10 .functor AND 1, L_0x555db7f55490, L_0x555db7f558d0, C4<1>, C4<1>;
v0x555db7c661a0_0 .net "S", 0 0, L_0x555db7f55a10;  alias, 1 drivers
v0x555db7c66260_0 .net "a", 0 0, L_0x555db7f55490;  alias, 1 drivers
v0x555db7c66350_0 .net "b", 0 0, L_0x555db7f558d0;  alias, 1 drivers
v0x555db7c66450_0 .net "cout", 0 0, L_0x555db7f55b10;  alias, 1 drivers
S_0x555db7c66be0 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c66de0 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db7c66ec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c66be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f56350 .functor OR 1, L_0x555db7f560a0, L_0x555db7f562c0, C4<0>, C4<0>;
v0x555db7c67db0_0 .net "S", 0 0, L_0x555db7f56130;  1 drivers
v0x555db7c67e70_0 .net "a", 0 0, L_0x555db7f55830;  1 drivers
v0x555db7c67f40_0 .net "b", 0 0, L_0x555db7f56520;  1 drivers
v0x555db7c68040_0 .net "cin", 0 0, L_0x555db7f55ba0;  alias, 1 drivers
v0x555db7c68130_0 .net "cout", 0 0, L_0x555db7f56350;  alias, 1 drivers
v0x555db7c68220_0 .net "cout1", 0 0, L_0x555db7f560a0;  1 drivers
v0x555db7c682c0_0 .net "cout2", 0 0, L_0x555db7f562c0;  1 drivers
v0x555db7c68360_0 .net "s1", 0 0, L_0x555db7f55ff0;  1 drivers
S_0x555db7c67120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c66ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f55ff0 .functor XOR 1, L_0x555db7f55830, L_0x555db7f56520, C4<0>, C4<0>;
L_0x555db7f560a0 .functor AND 1, L_0x555db7f55830, L_0x555db7f56520, C4<1>, C4<1>;
v0x555db7c673c0_0 .net "S", 0 0, L_0x555db7f55ff0;  alias, 1 drivers
v0x555db7c674a0_0 .net "a", 0 0, L_0x555db7f55830;  alias, 1 drivers
v0x555db7c67560_0 .net "b", 0 0, L_0x555db7f56520;  alias, 1 drivers
v0x555db7c67630_0 .net "cout", 0 0, L_0x555db7f560a0;  alias, 1 drivers
S_0x555db7c677a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c66ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f56130 .functor XOR 1, L_0x555db7f55ba0, L_0x555db7f55ff0, C4<0>, C4<0>;
L_0x555db7f562c0 .functor AND 1, L_0x555db7f55ba0, L_0x555db7f55ff0, C4<1>, C4<1>;
v0x555db7c67a10_0 .net "S", 0 0, L_0x555db7f56130;  alias, 1 drivers
v0x555db7c67ad0_0 .net "a", 0 0, L_0x555db7f55ba0;  alias, 1 drivers
v0x555db7c67bc0_0 .net "b", 0 0, L_0x555db7f55ff0;  alias, 1 drivers
v0x555db7c67cc0_0 .net "cout", 0 0, L_0x555db7f562c0;  alias, 1 drivers
S_0x555db7c68450 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c68650 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db7c68730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c68450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f569c0 .functor OR 1, L_0x555db7f56710, L_0x555db7f56930, C4<0>, C4<0>;
v0x555db7c69620_0 .net "S", 0 0, L_0x555db7f567a0;  1 drivers
v0x555db7c696e0_0 .net "a", 0 0, L_0x555db7f56b00;  1 drivers
v0x555db7c697b0_0 .net "b", 0 0, L_0x555db7f56c30;  1 drivers
v0x555db7c698b0_0 .net "cin", 0 0, L_0x555db7f56350;  alias, 1 drivers
v0x555db7c699a0_0 .net "cout", 0 0, L_0x555db7f569c0;  alias, 1 drivers
v0x555db7c69a90_0 .net "cout1", 0 0, L_0x555db7f56710;  1 drivers
v0x555db7c69b30_0 .net "cout2", 0 0, L_0x555db7f56930;  1 drivers
v0x555db7c69bd0_0 .net "s1", 0 0, L_0x555db7f55f40;  1 drivers
S_0x555db7c68990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c68730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f55f40 .functor XOR 1, L_0x555db7f56b00, L_0x555db7f56c30, C4<0>, C4<0>;
L_0x555db7f56710 .functor AND 1, L_0x555db7f56b00, L_0x555db7f56c30, C4<1>, C4<1>;
v0x555db7c68c30_0 .net "S", 0 0, L_0x555db7f55f40;  alias, 1 drivers
v0x555db7c68d10_0 .net "a", 0 0, L_0x555db7f56b00;  alias, 1 drivers
v0x555db7c68dd0_0 .net "b", 0 0, L_0x555db7f56c30;  alias, 1 drivers
v0x555db7c68ea0_0 .net "cout", 0 0, L_0x555db7f56710;  alias, 1 drivers
S_0x555db7c69010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c68730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f567a0 .functor XOR 1, L_0x555db7f56350, L_0x555db7f55f40, C4<0>, C4<0>;
L_0x555db7f56930 .functor AND 1, L_0x555db7f56350, L_0x555db7f55f40, C4<1>, C4<1>;
v0x555db7c69280_0 .net "S", 0 0, L_0x555db7f567a0;  alias, 1 drivers
v0x555db7c69340_0 .net "a", 0 0, L_0x555db7f56350;  alias, 1 drivers
v0x555db7c69430_0 .net "b", 0 0, L_0x555db7f55f40;  alias, 1 drivers
v0x555db7c69530_0 .net "cout", 0 0, L_0x555db7f56930;  alias, 1 drivers
S_0x555db7c69cc0 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c69ec0 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7c69fa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c69cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f570e0 .functor OR 1, L_0x555db7f56e30, L_0x555db7f57050, C4<0>, C4<0>;
v0x555db7c6ae90_0 .net "S", 0 0, L_0x555db7f56ec0;  1 drivers
v0x555db7c6af50_0 .net "a", 0 0, L_0x555db7f57220;  1 drivers
v0x555db7c6b020_0 .net "b", 0 0, L_0x555db7f57350;  1 drivers
v0x555db7c6b120_0 .net "cin", 0 0, L_0x555db7f569c0;  alias, 1 drivers
v0x555db7c6b210_0 .net "cout", 0 0, L_0x555db7f570e0;  alias, 1 drivers
v0x555db7c6b300_0 .net "cout1", 0 0, L_0x555db7f56e30;  1 drivers
v0x555db7c6b3a0_0 .net "cout2", 0 0, L_0x555db7f57050;  1 drivers
v0x555db7c6b440_0 .net "s1", 0 0, L_0x555db7f56650;  1 drivers
S_0x555db7c6a200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c69fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f56650 .functor XOR 1, L_0x555db7f57220, L_0x555db7f57350, C4<0>, C4<0>;
L_0x555db7f56e30 .functor AND 1, L_0x555db7f57220, L_0x555db7f57350, C4<1>, C4<1>;
v0x555db7c6a4a0_0 .net "S", 0 0, L_0x555db7f56650;  alias, 1 drivers
v0x555db7c6a580_0 .net "a", 0 0, L_0x555db7f57220;  alias, 1 drivers
v0x555db7c6a640_0 .net "b", 0 0, L_0x555db7f57350;  alias, 1 drivers
v0x555db7c6a710_0 .net "cout", 0 0, L_0x555db7f56e30;  alias, 1 drivers
S_0x555db7c6a880 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c69fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f56ec0 .functor XOR 1, L_0x555db7f569c0, L_0x555db7f56650, C4<0>, C4<0>;
L_0x555db7f57050 .functor AND 1, L_0x555db7f569c0, L_0x555db7f56650, C4<1>, C4<1>;
v0x555db7c6aaf0_0 .net "S", 0 0, L_0x555db7f56ec0;  alias, 1 drivers
v0x555db7c6abb0_0 .net "a", 0 0, L_0x555db7f569c0;  alias, 1 drivers
v0x555db7c6aca0_0 .net "b", 0 0, L_0x555db7f56650;  alias, 1 drivers
v0x555db7c6ada0_0 .net "cout", 0 0, L_0x555db7f57050;  alias, 1 drivers
S_0x555db7c6b530 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c6b730 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7c6b810 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c6b530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f577f0 .functor OR 1, L_0x555db7f57560, L_0x555db7f57760, C4<0>, C4<0>;
v0x555db7c6c700_0 .net "S", 0 0, L_0x555db7f575d0;  1 drivers
v0x555db7c6c7c0_0 .net "a", 0 0, L_0x555db7f57930;  1 drivers
v0x555db7c6c890_0 .net "b", 0 0, L_0x555db7f57c70;  1 drivers
v0x555db7c6c990_0 .net "cin", 0 0, L_0x555db7f570e0;  alias, 1 drivers
v0x555db7c6ca80_0 .net "cout", 0 0, L_0x555db7f577f0;  alias, 1 drivers
v0x555db7c6cb70_0 .net "cout1", 0 0, L_0x555db7f57560;  1 drivers
v0x555db7c6cc10_0 .net "cout2", 0 0, L_0x555db7f57760;  1 drivers
v0x555db7c6ccb0_0 .net "s1", 0 0, L_0x555db7f56d60;  1 drivers
S_0x555db7c6ba70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c6b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f56d60 .functor XOR 1, L_0x555db7f57930, L_0x555db7f57c70, C4<0>, C4<0>;
L_0x555db7f57560 .functor AND 1, L_0x555db7f57930, L_0x555db7f57c70, C4<1>, C4<1>;
v0x555db7c6bd10_0 .net "S", 0 0, L_0x555db7f56d60;  alias, 1 drivers
v0x555db7c6bdf0_0 .net "a", 0 0, L_0x555db7f57930;  alias, 1 drivers
v0x555db7c6beb0_0 .net "b", 0 0, L_0x555db7f57c70;  alias, 1 drivers
v0x555db7c6bf80_0 .net "cout", 0 0, L_0x555db7f57560;  alias, 1 drivers
S_0x555db7c6c0f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c6b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f575d0 .functor XOR 1, L_0x555db7f570e0, L_0x555db7f56d60, C4<0>, C4<0>;
L_0x555db7f57760 .functor AND 1, L_0x555db7f570e0, L_0x555db7f56d60, C4<1>, C4<1>;
v0x555db7c6c360_0 .net "S", 0 0, L_0x555db7f575d0;  alias, 1 drivers
v0x555db7c6c420_0 .net "a", 0 0, L_0x555db7f570e0;  alias, 1 drivers
v0x555db7c6c510_0 .net "b", 0 0, L_0x555db7f56d60;  alias, 1 drivers
v0x555db7c6c610_0 .net "cout", 0 0, L_0x555db7f57760;  alias, 1 drivers
S_0x555db7c6cda0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c6cfa0 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db7c6d080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c6cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f58330 .functor OR 1, L_0x555db7f580a0, L_0x555db7f582a0, C4<0>, C4<0>;
v0x555db7c6df70_0 .net "S", 0 0, L_0x555db7f58110;  1 drivers
v0x555db7c6e030_0 .net "a", 0 0, L_0x555db7f58470;  1 drivers
v0x555db7c6e100_0 .net "b", 0 0, L_0x555db7f585a0;  1 drivers
v0x555db7c6e200_0 .net "cin", 0 0, L_0x555db7f577f0;  alias, 1 drivers
v0x555db7c6e2f0_0 .net "cout", 0 0, L_0x555db7f58330;  alias, 1 drivers
v0x555db7c6e3e0_0 .net "cout1", 0 0, L_0x555db7f580a0;  1 drivers
v0x555db7c6e480_0 .net "cout2", 0 0, L_0x555db7f582a0;  1 drivers
v0x555db7c6e520_0 .net "s1", 0 0, L_0x555db7f57480;  1 drivers
S_0x555db7c6d2e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c6d080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f57480 .functor XOR 1, L_0x555db7f58470, L_0x555db7f585a0, C4<0>, C4<0>;
L_0x555db7f580a0 .functor AND 1, L_0x555db7f58470, L_0x555db7f585a0, C4<1>, C4<1>;
v0x555db7c6d580_0 .net "S", 0 0, L_0x555db7f57480;  alias, 1 drivers
v0x555db7c6d660_0 .net "a", 0 0, L_0x555db7f58470;  alias, 1 drivers
v0x555db7c6d720_0 .net "b", 0 0, L_0x555db7f585a0;  alias, 1 drivers
v0x555db7c6d7f0_0 .net "cout", 0 0, L_0x555db7f580a0;  alias, 1 drivers
S_0x555db7c6d960 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c6d080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f58110 .functor XOR 1, L_0x555db7f577f0, L_0x555db7f57480, C4<0>, C4<0>;
L_0x555db7f582a0 .functor AND 1, L_0x555db7f577f0, L_0x555db7f57480, C4<1>, C4<1>;
v0x555db7c6dbd0_0 .net "S", 0 0, L_0x555db7f58110;  alias, 1 drivers
v0x555db7c6dc90_0 .net "a", 0 0, L_0x555db7f577f0;  alias, 1 drivers
v0x555db7c6dd80_0 .net "b", 0 0, L_0x555db7f57480;  alias, 1 drivers
v0x555db7c6de80_0 .net "cout", 0 0, L_0x555db7f582a0;  alias, 1 drivers
S_0x555db7c6e610 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c6e810 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db7c6e8f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c6e610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f58a40 .functor OR 1, L_0x555db7f587d0, L_0x555db7f589b0, C4<0>, C4<0>;
v0x555db7c6f7e0_0 .net "S", 0 0, L_0x555db7f58840;  1 drivers
v0x555db7c6f8a0_0 .net "a", 0 0, L_0x555db7f58b80;  1 drivers
v0x555db7c6f970_0 .net "b", 0 0, L_0x555db7f58cb0;  1 drivers
v0x555db7c6fa70_0 .net "cin", 0 0, L_0x555db7f58330;  alias, 1 drivers
v0x555db7c6fb60_0 .net "cout", 0 0, L_0x555db7f58a40;  alias, 1 drivers
v0x555db7c6fc50_0 .net "cout1", 0 0, L_0x555db7f587d0;  1 drivers
v0x555db7c6fcf0_0 .net "cout2", 0 0, L_0x555db7f589b0;  1 drivers
v0x555db7c6fd90_0 .net "s1", 0 0, L_0x555db7f57fb0;  1 drivers
S_0x555db7c6eb50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c6e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f57fb0 .functor XOR 1, L_0x555db7f58b80, L_0x555db7f58cb0, C4<0>, C4<0>;
L_0x555db7f587d0 .functor AND 1, L_0x555db7f58b80, L_0x555db7f58cb0, C4<1>, C4<1>;
v0x555db7c6edf0_0 .net "S", 0 0, L_0x555db7f57fb0;  alias, 1 drivers
v0x555db7c6eed0_0 .net "a", 0 0, L_0x555db7f58b80;  alias, 1 drivers
v0x555db7c6ef90_0 .net "b", 0 0, L_0x555db7f58cb0;  alias, 1 drivers
v0x555db7c6f060_0 .net "cout", 0 0, L_0x555db7f587d0;  alias, 1 drivers
S_0x555db7c6f1d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c6e8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f58840 .functor XOR 1, L_0x555db7f58330, L_0x555db7f57fb0, C4<0>, C4<0>;
L_0x555db7f589b0 .functor AND 1, L_0x555db7f58330, L_0x555db7f57fb0, C4<1>, C4<1>;
v0x555db7c6f440_0 .net "S", 0 0, L_0x555db7f58840;  alias, 1 drivers
v0x555db7c6f500_0 .net "a", 0 0, L_0x555db7f58330;  alias, 1 drivers
v0x555db7c6f5f0_0 .net "b", 0 0, L_0x555db7f57fb0;  alias, 1 drivers
v0x555db7c6f6f0_0 .net "cout", 0 0, L_0x555db7f589b0;  alias, 1 drivers
S_0x555db7c6fe80 .scope generate, "genblk1[16]" "genblk1[16]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c70190 .param/l "i" 0 3 28, +C4<010000>;
S_0x555db7c70270 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c6fe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f59160 .functor OR 1, L_0x555db7f58ef0, L_0x555db7f590d0, C4<0>, C4<0>;
v0x555db7c71160_0 .net "S", 0 0, L_0x555db7f58f60;  1 drivers
v0x555db7c71220_0 .net "a", 0 0, L_0x555db7f592a0;  1 drivers
v0x555db7c712f0_0 .net "b", 0 0, L_0x555db7f593d0;  1 drivers
v0x555db7c713f0_0 .net "cin", 0 0, L_0x555db7f58a40;  alias, 1 drivers
v0x555db7c714e0_0 .net "cout", 0 0, L_0x555db7f59160;  alias, 1 drivers
v0x555db7c715d0_0 .net "cout1", 0 0, L_0x555db7f58ef0;  1 drivers
v0x555db7c71670_0 .net "cout2", 0 0, L_0x555db7f590d0;  1 drivers
v0x555db7c71710_0 .net "s1", 0 0, L_0x555db7f586d0;  1 drivers
S_0x555db7c704d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c70270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f586d0 .functor XOR 1, L_0x555db7f592a0, L_0x555db7f593d0, C4<0>, C4<0>;
L_0x555db7f58ef0 .functor AND 1, L_0x555db7f592a0, L_0x555db7f593d0, C4<1>, C4<1>;
v0x555db7c70770_0 .net "S", 0 0, L_0x555db7f586d0;  alias, 1 drivers
v0x555db7c70850_0 .net "a", 0 0, L_0x555db7f592a0;  alias, 1 drivers
v0x555db7c70910_0 .net "b", 0 0, L_0x555db7f593d0;  alias, 1 drivers
v0x555db7c709e0_0 .net "cout", 0 0, L_0x555db7f58ef0;  alias, 1 drivers
S_0x555db7c70b50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c70270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f58f60 .functor XOR 1, L_0x555db7f58a40, L_0x555db7f586d0, C4<0>, C4<0>;
L_0x555db7f590d0 .functor AND 1, L_0x555db7f58a40, L_0x555db7f586d0, C4<1>, C4<1>;
v0x555db7c70dc0_0 .net "S", 0 0, L_0x555db7f58f60;  alias, 1 drivers
v0x555db7c70e80_0 .net "a", 0 0, L_0x555db7f58a40;  alias, 1 drivers
v0x555db7c70f70_0 .net "b", 0 0, L_0x555db7f586d0;  alias, 1 drivers
v0x555db7c71070_0 .net "cout", 0 0, L_0x555db7f590d0;  alias, 1 drivers
S_0x555db7c71800 .scope generate, "genblk1[17]" "genblk1[17]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c71a00 .param/l "i" 0 3 28, +C4<010001>;
S_0x555db7c71ae0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c71800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f59980 .functor OR 1, L_0x555db7f596d0, L_0x555db7f598f0, C4<0>, C4<0>;
v0x555db7c729d0_0 .net "S", 0 0, L_0x555db7f59760;  1 drivers
v0x555db7c72a90_0 .net "a", 0 0, L_0x555db7f59ac0;  1 drivers
v0x555db7c72b60_0 .net "b", 0 0, L_0x555db7f59bf0;  1 drivers
v0x555db7c72c60_0 .net "cin", 0 0, L_0x555db7f59160;  alias, 1 drivers
v0x555db7c72d50_0 .net "cout", 0 0, L_0x555db7f59980;  alias, 1 drivers
v0x555db7c72e40_0 .net "cout1", 0 0, L_0x555db7f596d0;  1 drivers
v0x555db7c72ee0_0 .net "cout2", 0 0, L_0x555db7f598f0;  1 drivers
v0x555db7c72f80_0 .net "s1", 0 0, L_0x555db7f59620;  1 drivers
S_0x555db7c71d40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c71ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f59620 .functor XOR 1, L_0x555db7f59ac0, L_0x555db7f59bf0, C4<0>, C4<0>;
L_0x555db7f596d0 .functor AND 1, L_0x555db7f59ac0, L_0x555db7f59bf0, C4<1>, C4<1>;
v0x555db7c71fe0_0 .net "S", 0 0, L_0x555db7f59620;  alias, 1 drivers
v0x555db7c720c0_0 .net "a", 0 0, L_0x555db7f59ac0;  alias, 1 drivers
v0x555db7c72180_0 .net "b", 0 0, L_0x555db7f59bf0;  alias, 1 drivers
v0x555db7c72250_0 .net "cout", 0 0, L_0x555db7f596d0;  alias, 1 drivers
S_0x555db7c723c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c71ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f59760 .functor XOR 1, L_0x555db7f59160, L_0x555db7f59620, C4<0>, C4<0>;
L_0x555db7f598f0 .functor AND 1, L_0x555db7f59160, L_0x555db7f59620, C4<1>, C4<1>;
v0x555db7c72630_0 .net "S", 0 0, L_0x555db7f59760;  alias, 1 drivers
v0x555db7c726f0_0 .net "a", 0 0, L_0x555db7f59160;  alias, 1 drivers
v0x555db7c727e0_0 .net "b", 0 0, L_0x555db7f59620;  alias, 1 drivers
v0x555db7c728e0_0 .net "cout", 0 0, L_0x555db7f598f0;  alias, 1 drivers
S_0x555db7c73070 .scope generate, "genblk1[18]" "genblk1[18]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c73270 .param/l "i" 0 3 28, +C4<010010>;
S_0x555db7c73350 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c73070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5a090 .functor OR 1, L_0x555db7f595b0, L_0x555db7f5a000, C4<0>, C4<0>;
v0x555db7c74240_0 .net "S", 0 0, L_0x555db7f59e70;  1 drivers
v0x555db7c74300_0 .net "a", 0 0, L_0x555db7f5a1d0;  1 drivers
v0x555db7c743d0_0 .net "b", 0 0, L_0x555db7f5a300;  1 drivers
v0x555db7c744d0_0 .net "cin", 0 0, L_0x555db7f59980;  alias, 1 drivers
v0x555db7c745c0_0 .net "cout", 0 0, L_0x555db7f5a090;  alias, 1 drivers
v0x555db7c746b0_0 .net "cout1", 0 0, L_0x555db7f595b0;  1 drivers
v0x555db7c74750_0 .net "cout2", 0 0, L_0x555db7f5a000;  1 drivers
v0x555db7c747f0_0 .net "s1", 0 0, L_0x555db7f59500;  1 drivers
S_0x555db7c735b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c73350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f59500 .functor XOR 1, L_0x555db7f5a1d0, L_0x555db7f5a300, C4<0>, C4<0>;
L_0x555db7f595b0 .functor AND 1, L_0x555db7f5a1d0, L_0x555db7f5a300, C4<1>, C4<1>;
v0x555db7c73850_0 .net "S", 0 0, L_0x555db7f59500;  alias, 1 drivers
v0x555db7c73930_0 .net "a", 0 0, L_0x555db7f5a1d0;  alias, 1 drivers
v0x555db7c739f0_0 .net "b", 0 0, L_0x555db7f5a300;  alias, 1 drivers
v0x555db7c73ac0_0 .net "cout", 0 0, L_0x555db7f595b0;  alias, 1 drivers
S_0x555db7c73c30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c73350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f59e70 .functor XOR 1, L_0x555db7f59980, L_0x555db7f59500, C4<0>, C4<0>;
L_0x555db7f5a000 .functor AND 1, L_0x555db7f59980, L_0x555db7f59500, C4<1>, C4<1>;
v0x555db7c73ea0_0 .net "S", 0 0, L_0x555db7f59e70;  alias, 1 drivers
v0x555db7c73f60_0 .net "a", 0 0, L_0x555db7f59980;  alias, 1 drivers
v0x555db7c74050_0 .net "b", 0 0, L_0x555db7f59500;  alias, 1 drivers
v0x555db7c74150_0 .net "cout", 0 0, L_0x555db7f5a000;  alias, 1 drivers
S_0x555db7c748e0 .scope generate, "genblk1[19]" "genblk1[19]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c74ae0 .param/l "i" 0 3 28, +C4<010011>;
S_0x555db7c74bc0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c748e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5a8d0 .functor OR 1, L_0x555db7f5a620, L_0x555db7f5a840, C4<0>, C4<0>;
v0x555db7c75ab0_0 .net "S", 0 0, L_0x555db7f5a6b0;  1 drivers
v0x555db7c75b70_0 .net "a", 0 0, L_0x555db7f5aa10;  1 drivers
v0x555db7c75c40_0 .net "b", 0 0, L_0x555db7f5ab40;  1 drivers
v0x555db7c75d40_0 .net "cin", 0 0, L_0x555db7f5a090;  alias, 1 drivers
v0x555db7c75e30_0 .net "cout", 0 0, L_0x555db7f5a8d0;  alias, 1 drivers
v0x555db7c75f20_0 .net "cout1", 0 0, L_0x555db7f5a620;  1 drivers
v0x555db7c75fc0_0 .net "cout2", 0 0, L_0x555db7f5a840;  1 drivers
v0x555db7c76060_0 .net "s1", 0 0, L_0x555db7f5a570;  1 drivers
S_0x555db7c74e20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c74bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5a570 .functor XOR 1, L_0x555db7f5aa10, L_0x555db7f5ab40, C4<0>, C4<0>;
L_0x555db7f5a620 .functor AND 1, L_0x555db7f5aa10, L_0x555db7f5ab40, C4<1>, C4<1>;
v0x555db7c750c0_0 .net "S", 0 0, L_0x555db7f5a570;  alias, 1 drivers
v0x555db7c751a0_0 .net "a", 0 0, L_0x555db7f5aa10;  alias, 1 drivers
v0x555db7c75260_0 .net "b", 0 0, L_0x555db7f5ab40;  alias, 1 drivers
v0x555db7c75330_0 .net "cout", 0 0, L_0x555db7f5a620;  alias, 1 drivers
S_0x555db7c754a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c74bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5a6b0 .functor XOR 1, L_0x555db7f5a090, L_0x555db7f5a570, C4<0>, C4<0>;
L_0x555db7f5a840 .functor AND 1, L_0x555db7f5a090, L_0x555db7f5a570, C4<1>, C4<1>;
v0x555db7c75710_0 .net "S", 0 0, L_0x555db7f5a6b0;  alias, 1 drivers
v0x555db7c757d0_0 .net "a", 0 0, L_0x555db7f5a090;  alias, 1 drivers
v0x555db7c758c0_0 .net "b", 0 0, L_0x555db7f5a570;  alias, 1 drivers
v0x555db7c759c0_0 .net "cout", 0 0, L_0x555db7f5a840;  alias, 1 drivers
S_0x555db7c76150 .scope generate, "genblk1[20]" "genblk1[20]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c76350 .param/l "i" 0 3 28, +C4<010100>;
S_0x555db7c76430 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c76150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5b120 .functor OR 1, L_0x555db7f5ae70, L_0x555db7f5b090, C4<0>, C4<0>;
v0x555db7c77320_0 .net "S", 0 0, L_0x555db7f5af00;  1 drivers
v0x555db7c773e0_0 .net "a", 0 0, L_0x555db7f5b260;  1 drivers
v0x555db7c774b0_0 .net "b", 0 0, L_0x555db7f5b390;  1 drivers
v0x555db7c775b0_0 .net "cin", 0 0, L_0x555db7f5a8d0;  alias, 1 drivers
v0x555db7c776a0_0 .net "cout", 0 0, L_0x555db7f5b120;  alias, 1 drivers
v0x555db7c77790_0 .net "cout1", 0 0, L_0x555db7f5ae70;  1 drivers
v0x555db7c77830_0 .net "cout2", 0 0, L_0x555db7f5b090;  1 drivers
v0x555db7c778d0_0 .net "s1", 0 0, L_0x555db7f5adc0;  1 drivers
S_0x555db7c76690 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c76430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5adc0 .functor XOR 1, L_0x555db7f5b260, L_0x555db7f5b390, C4<0>, C4<0>;
L_0x555db7f5ae70 .functor AND 1, L_0x555db7f5b260, L_0x555db7f5b390, C4<1>, C4<1>;
v0x555db7c76930_0 .net "S", 0 0, L_0x555db7f5adc0;  alias, 1 drivers
v0x555db7c76a10_0 .net "a", 0 0, L_0x555db7f5b260;  alias, 1 drivers
v0x555db7c76ad0_0 .net "b", 0 0, L_0x555db7f5b390;  alias, 1 drivers
v0x555db7c76ba0_0 .net "cout", 0 0, L_0x555db7f5ae70;  alias, 1 drivers
S_0x555db7c76d10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c76430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5af00 .functor XOR 1, L_0x555db7f5a8d0, L_0x555db7f5adc0, C4<0>, C4<0>;
L_0x555db7f5b090 .functor AND 1, L_0x555db7f5a8d0, L_0x555db7f5adc0, C4<1>, C4<1>;
v0x555db7c76f80_0 .net "S", 0 0, L_0x555db7f5af00;  alias, 1 drivers
v0x555db7c77040_0 .net "a", 0 0, L_0x555db7f5a8d0;  alias, 1 drivers
v0x555db7c77130_0 .net "b", 0 0, L_0x555db7f5adc0;  alias, 1 drivers
v0x555db7c77230_0 .net "cout", 0 0, L_0x555db7f5b090;  alias, 1 drivers
S_0x555db7c779c0 .scope generate, "genblk1[21]" "genblk1[21]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c77bc0 .param/l "i" 0 3 28, +C4<010101>;
S_0x555db7c77ca0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c779c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5b980 .functor OR 1, L_0x555db7f5b6d0, L_0x555db7f5b8f0, C4<0>, C4<0>;
v0x555db7c78b90_0 .net "S", 0 0, L_0x555db7f5b760;  1 drivers
v0x555db7c78c50_0 .net "a", 0 0, L_0x555db7f5bac0;  1 drivers
v0x555db7c78d20_0 .net "b", 0 0, L_0x555db7f5bbf0;  1 drivers
v0x555db7c78e20_0 .net "cin", 0 0, L_0x555db7f5b120;  alias, 1 drivers
v0x555db7c78f10_0 .net "cout", 0 0, L_0x555db7f5b980;  alias, 1 drivers
v0x555db7c79000_0 .net "cout1", 0 0, L_0x555db7f5b6d0;  1 drivers
v0x555db7c790a0_0 .net "cout2", 0 0, L_0x555db7f5b8f0;  1 drivers
v0x555db7c79140_0 .net "s1", 0 0, L_0x555db7f5b620;  1 drivers
S_0x555db7c77f00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c77ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5b620 .functor XOR 1, L_0x555db7f5bac0, L_0x555db7f5bbf0, C4<0>, C4<0>;
L_0x555db7f5b6d0 .functor AND 1, L_0x555db7f5bac0, L_0x555db7f5bbf0, C4<1>, C4<1>;
v0x555db7c781a0_0 .net "S", 0 0, L_0x555db7f5b620;  alias, 1 drivers
v0x555db7c78280_0 .net "a", 0 0, L_0x555db7f5bac0;  alias, 1 drivers
v0x555db7c78340_0 .net "b", 0 0, L_0x555db7f5bbf0;  alias, 1 drivers
v0x555db7c78410_0 .net "cout", 0 0, L_0x555db7f5b6d0;  alias, 1 drivers
S_0x555db7c78580 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c77ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5b760 .functor XOR 1, L_0x555db7f5b120, L_0x555db7f5b620, C4<0>, C4<0>;
L_0x555db7f5b8f0 .functor AND 1, L_0x555db7f5b120, L_0x555db7f5b620, C4<1>, C4<1>;
v0x555db7c787f0_0 .net "S", 0 0, L_0x555db7f5b760;  alias, 1 drivers
v0x555db7c788b0_0 .net "a", 0 0, L_0x555db7f5b120;  alias, 1 drivers
v0x555db7c789a0_0 .net "b", 0 0, L_0x555db7f5b620;  alias, 1 drivers
v0x555db7c78aa0_0 .net "cout", 0 0, L_0x555db7f5b8f0;  alias, 1 drivers
S_0x555db7c79230 .scope generate, "genblk1[22]" "genblk1[22]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c79430 .param/l "i" 0 3 28, +C4<010110>;
S_0x555db7c79510 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c79230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5c1f0 .functor OR 1, L_0x555db7f5bf40, L_0x555db7f5c160, C4<0>, C4<0>;
v0x555db7c7a400_0 .net "S", 0 0, L_0x555db7f5bfd0;  1 drivers
v0x555db7c7a4c0_0 .net "a", 0 0, L_0x555db7f5c330;  1 drivers
v0x555db7c7a590_0 .net "b", 0 0, L_0x555db7f5c460;  1 drivers
v0x555db7c7a690_0 .net "cin", 0 0, L_0x555db7f5b980;  alias, 1 drivers
v0x555db7c7a780_0 .net "cout", 0 0, L_0x555db7f5c1f0;  alias, 1 drivers
v0x555db7c7a870_0 .net "cout1", 0 0, L_0x555db7f5bf40;  1 drivers
v0x555db7c7a910_0 .net "cout2", 0 0, L_0x555db7f5c160;  1 drivers
v0x555db7c7a9b0_0 .net "s1", 0 0, L_0x555db7f5be90;  1 drivers
S_0x555db7c79770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c79510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5be90 .functor XOR 1, L_0x555db7f5c330, L_0x555db7f5c460, C4<0>, C4<0>;
L_0x555db7f5bf40 .functor AND 1, L_0x555db7f5c330, L_0x555db7f5c460, C4<1>, C4<1>;
v0x555db7c79a10_0 .net "S", 0 0, L_0x555db7f5be90;  alias, 1 drivers
v0x555db7c79af0_0 .net "a", 0 0, L_0x555db7f5c330;  alias, 1 drivers
v0x555db7c79bb0_0 .net "b", 0 0, L_0x555db7f5c460;  alias, 1 drivers
v0x555db7c79c80_0 .net "cout", 0 0, L_0x555db7f5bf40;  alias, 1 drivers
S_0x555db7c79df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c79510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5bfd0 .functor XOR 1, L_0x555db7f5b980, L_0x555db7f5be90, C4<0>, C4<0>;
L_0x555db7f5c160 .functor AND 1, L_0x555db7f5b980, L_0x555db7f5be90, C4<1>, C4<1>;
v0x555db7c7a060_0 .net "S", 0 0, L_0x555db7f5bfd0;  alias, 1 drivers
v0x555db7c7a120_0 .net "a", 0 0, L_0x555db7f5b980;  alias, 1 drivers
v0x555db7c7a210_0 .net "b", 0 0, L_0x555db7f5be90;  alias, 1 drivers
v0x555db7c7a310_0 .net "cout", 0 0, L_0x555db7f5c160;  alias, 1 drivers
S_0x555db7c7aaa0 .scope generate, "genblk1[23]" "genblk1[23]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c7aca0 .param/l "i" 0 3 28, +C4<010111>;
S_0x555db7c7ad80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c7aaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5ca70 .functor OR 1, L_0x555db7f5c7c0, L_0x555db7f5c9e0, C4<0>, C4<0>;
v0x555db7c7bc70_0 .net "S", 0 0, L_0x555db7f5c850;  1 drivers
v0x555db7c7bd30_0 .net "a", 0 0, L_0x555db7f5cbb0;  1 drivers
v0x555db7c7be00_0 .net "b", 0 0, L_0x555db7f5cce0;  1 drivers
v0x555db7c7bf00_0 .net "cin", 0 0, L_0x555db7f5c1f0;  alias, 1 drivers
v0x555db7c7bff0_0 .net "cout", 0 0, L_0x555db7f5ca70;  alias, 1 drivers
v0x555db7c7c0e0_0 .net "cout1", 0 0, L_0x555db7f5c7c0;  1 drivers
v0x555db7c7c180_0 .net "cout2", 0 0, L_0x555db7f5c9e0;  1 drivers
v0x555db7c7c220_0 .net "s1", 0 0, L_0x555db7f5c710;  1 drivers
S_0x555db7c7afe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c7ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5c710 .functor XOR 1, L_0x555db7f5cbb0, L_0x555db7f5cce0, C4<0>, C4<0>;
L_0x555db7f5c7c0 .functor AND 1, L_0x555db7f5cbb0, L_0x555db7f5cce0, C4<1>, C4<1>;
v0x555db7c7b280_0 .net "S", 0 0, L_0x555db7f5c710;  alias, 1 drivers
v0x555db7c7b360_0 .net "a", 0 0, L_0x555db7f5cbb0;  alias, 1 drivers
v0x555db7c7b420_0 .net "b", 0 0, L_0x555db7f5cce0;  alias, 1 drivers
v0x555db7c7b4f0_0 .net "cout", 0 0, L_0x555db7f5c7c0;  alias, 1 drivers
S_0x555db7c7b660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c7ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5c850 .functor XOR 1, L_0x555db7f5c1f0, L_0x555db7f5c710, C4<0>, C4<0>;
L_0x555db7f5c9e0 .functor AND 1, L_0x555db7f5c1f0, L_0x555db7f5c710, C4<1>, C4<1>;
v0x555db7c7b8d0_0 .net "S", 0 0, L_0x555db7f5c850;  alias, 1 drivers
v0x555db7c7b990_0 .net "a", 0 0, L_0x555db7f5c1f0;  alias, 1 drivers
v0x555db7c7ba80_0 .net "b", 0 0, L_0x555db7f5c710;  alias, 1 drivers
v0x555db7c7bb80_0 .net "cout", 0 0, L_0x555db7f5c9e0;  alias, 1 drivers
S_0x555db7c7c310 .scope generate, "genblk1[24]" "genblk1[24]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c7c510 .param/l "i" 0 3 28, +C4<011000>;
S_0x555db7c7c5f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c7c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5d300 .functor OR 1, L_0x555db7f5d050, L_0x555db7f5d270, C4<0>, C4<0>;
v0x555db7c7d4e0_0 .net "S", 0 0, L_0x555db7f5d0e0;  1 drivers
v0x555db7c7d5a0_0 .net "a", 0 0, L_0x555db7f5d440;  1 drivers
v0x555db7c7d670_0 .net "b", 0 0, L_0x555db7f5d570;  1 drivers
v0x555db7c7d770_0 .net "cin", 0 0, L_0x555db7f5ca70;  alias, 1 drivers
v0x555db7c7d860_0 .net "cout", 0 0, L_0x555db7f5d300;  alias, 1 drivers
v0x555db7c7d950_0 .net "cout1", 0 0, L_0x555db7f5d050;  1 drivers
v0x555db7c7d9f0_0 .net "cout2", 0 0, L_0x555db7f5d270;  1 drivers
v0x555db7c7da90_0 .net "s1", 0 0, L_0x555db7f5cfa0;  1 drivers
S_0x555db7c7c850 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c7c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5cfa0 .functor XOR 1, L_0x555db7f5d440, L_0x555db7f5d570, C4<0>, C4<0>;
L_0x555db7f5d050 .functor AND 1, L_0x555db7f5d440, L_0x555db7f5d570, C4<1>, C4<1>;
v0x555db7c7caf0_0 .net "S", 0 0, L_0x555db7f5cfa0;  alias, 1 drivers
v0x555db7c7cbd0_0 .net "a", 0 0, L_0x555db7f5d440;  alias, 1 drivers
v0x555db7c7cc90_0 .net "b", 0 0, L_0x555db7f5d570;  alias, 1 drivers
v0x555db7c7cd60_0 .net "cout", 0 0, L_0x555db7f5d050;  alias, 1 drivers
S_0x555db7c7ced0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c7c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5d0e0 .functor XOR 1, L_0x555db7f5ca70, L_0x555db7f5cfa0, C4<0>, C4<0>;
L_0x555db7f5d270 .functor AND 1, L_0x555db7f5ca70, L_0x555db7f5cfa0, C4<1>, C4<1>;
v0x555db7c7d140_0 .net "S", 0 0, L_0x555db7f5d0e0;  alias, 1 drivers
v0x555db7c7d200_0 .net "a", 0 0, L_0x555db7f5ca70;  alias, 1 drivers
v0x555db7c7d2f0_0 .net "b", 0 0, L_0x555db7f5cfa0;  alias, 1 drivers
v0x555db7c7d3f0_0 .net "cout", 0 0, L_0x555db7f5d270;  alias, 1 drivers
S_0x555db7c7db80 .scope generate, "genblk1[25]" "genblk1[25]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c7dd80 .param/l "i" 0 3 28, +C4<011001>;
S_0x555db7c7de60 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c7db80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5dba0 .functor OR 1, L_0x555db7f5d8f0, L_0x555db7f5db10, C4<0>, C4<0>;
v0x555db7c7ed50_0 .net "S", 0 0, L_0x555db7f5d980;  1 drivers
v0x555db7c7ee10_0 .net "a", 0 0, L_0x555db7f5dce0;  1 drivers
v0x555db7c7eee0_0 .net "b", 0 0, L_0x555db7f5de10;  1 drivers
v0x555db7c7efe0_0 .net "cin", 0 0, L_0x555db7f5d300;  alias, 1 drivers
v0x555db7c7f0d0_0 .net "cout", 0 0, L_0x555db7f5dba0;  alias, 1 drivers
v0x555db7c7f1c0_0 .net "cout1", 0 0, L_0x555db7f5d8f0;  1 drivers
v0x555db7c7f260_0 .net "cout2", 0 0, L_0x555db7f5db10;  1 drivers
v0x555db7c7f300_0 .net "s1", 0 0, L_0x555db7f5d840;  1 drivers
S_0x555db7c7e0c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c7de60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5d840 .functor XOR 1, L_0x555db7f5dce0, L_0x555db7f5de10, C4<0>, C4<0>;
L_0x555db7f5d8f0 .functor AND 1, L_0x555db7f5dce0, L_0x555db7f5de10, C4<1>, C4<1>;
v0x555db7c7e360_0 .net "S", 0 0, L_0x555db7f5d840;  alias, 1 drivers
v0x555db7c7e440_0 .net "a", 0 0, L_0x555db7f5dce0;  alias, 1 drivers
v0x555db7c7e500_0 .net "b", 0 0, L_0x555db7f5de10;  alias, 1 drivers
v0x555db7c7e5d0_0 .net "cout", 0 0, L_0x555db7f5d8f0;  alias, 1 drivers
S_0x555db7c7e740 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c7de60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5d980 .functor XOR 1, L_0x555db7f5d300, L_0x555db7f5d840, C4<0>, C4<0>;
L_0x555db7f5db10 .functor AND 1, L_0x555db7f5d300, L_0x555db7f5d840, C4<1>, C4<1>;
v0x555db7c7e9b0_0 .net "S", 0 0, L_0x555db7f5d980;  alias, 1 drivers
v0x555db7c7ea70_0 .net "a", 0 0, L_0x555db7f5d300;  alias, 1 drivers
v0x555db7c7eb60_0 .net "b", 0 0, L_0x555db7f5d840;  alias, 1 drivers
v0x555db7c7ec60_0 .net "cout", 0 0, L_0x555db7f5db10;  alias, 1 drivers
S_0x555db7c7f3f0 .scope generate, "genblk1[26]" "genblk1[26]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c7f5f0 .param/l "i" 0 3 28, +C4<011010>;
S_0x555db7c7f6d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c7f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5e450 .functor OR 1, L_0x555db7f5e1a0, L_0x555db7f5e3c0, C4<0>, C4<0>;
v0x555db7c805c0_0 .net "S", 0 0, L_0x555db7f5e230;  1 drivers
v0x555db7c80680_0 .net "a", 0 0, L_0x555db7f5e590;  1 drivers
v0x555db7c80750_0 .net "b", 0 0, L_0x555db7f5e6c0;  1 drivers
v0x555db7c80850_0 .net "cin", 0 0, L_0x555db7f5dba0;  alias, 1 drivers
v0x555db7c80940_0 .net "cout", 0 0, L_0x555db7f5e450;  alias, 1 drivers
v0x555db7c80a30_0 .net "cout1", 0 0, L_0x555db7f5e1a0;  1 drivers
v0x555db7c80ad0_0 .net "cout2", 0 0, L_0x555db7f5e3c0;  1 drivers
v0x555db7c80b70_0 .net "s1", 0 0, L_0x555db7f5e0f0;  1 drivers
S_0x555db7c7f930 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c7f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5e0f0 .functor XOR 1, L_0x555db7f5e590, L_0x555db7f5e6c0, C4<0>, C4<0>;
L_0x555db7f5e1a0 .functor AND 1, L_0x555db7f5e590, L_0x555db7f5e6c0, C4<1>, C4<1>;
v0x555db7c7fbd0_0 .net "S", 0 0, L_0x555db7f5e0f0;  alias, 1 drivers
v0x555db7c7fcb0_0 .net "a", 0 0, L_0x555db7f5e590;  alias, 1 drivers
v0x555db7c7fd70_0 .net "b", 0 0, L_0x555db7f5e6c0;  alias, 1 drivers
v0x555db7c7fe40_0 .net "cout", 0 0, L_0x555db7f5e1a0;  alias, 1 drivers
S_0x555db7c7ffb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c7f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5e230 .functor XOR 1, L_0x555db7f5dba0, L_0x555db7f5e0f0, C4<0>, C4<0>;
L_0x555db7f5e3c0 .functor AND 1, L_0x555db7f5dba0, L_0x555db7f5e0f0, C4<1>, C4<1>;
v0x555db7c80220_0 .net "S", 0 0, L_0x555db7f5e230;  alias, 1 drivers
v0x555db7c802e0_0 .net "a", 0 0, L_0x555db7f5dba0;  alias, 1 drivers
v0x555db7c803d0_0 .net "b", 0 0, L_0x555db7f5e0f0;  alias, 1 drivers
v0x555db7c804d0_0 .net "cout", 0 0, L_0x555db7f5e3c0;  alias, 1 drivers
S_0x555db7c80c60 .scope generate, "genblk1[27]" "genblk1[27]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c80e60 .param/l "i" 0 3 28, +C4<011011>;
S_0x555db7c80f40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c80c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5ed10 .functor OR 1, L_0x555db7f5ea60, L_0x555db7f5ec80, C4<0>, C4<0>;
v0x555db7c81e30_0 .net "S", 0 0, L_0x555db7f5eaf0;  1 drivers
v0x555db7c81ef0_0 .net "a", 0 0, L_0x555db7f5ee50;  1 drivers
v0x555db7c81fc0_0 .net "b", 0 0, L_0x555db7f5ef80;  1 drivers
v0x555db7c820c0_0 .net "cin", 0 0, L_0x555db7f5e450;  alias, 1 drivers
v0x555db7c821b0_0 .net "cout", 0 0, L_0x555db7f5ed10;  alias, 1 drivers
v0x555db7c822a0_0 .net "cout1", 0 0, L_0x555db7f5ea60;  1 drivers
v0x555db7c82340_0 .net "cout2", 0 0, L_0x555db7f5ec80;  1 drivers
v0x555db7c823e0_0 .net "s1", 0 0, L_0x555db7f5e9b0;  1 drivers
S_0x555db7c811a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c80f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5e9b0 .functor XOR 1, L_0x555db7f5ee50, L_0x555db7f5ef80, C4<0>, C4<0>;
L_0x555db7f5ea60 .functor AND 1, L_0x555db7f5ee50, L_0x555db7f5ef80, C4<1>, C4<1>;
v0x555db7c81440_0 .net "S", 0 0, L_0x555db7f5e9b0;  alias, 1 drivers
v0x555db7c81520_0 .net "a", 0 0, L_0x555db7f5ee50;  alias, 1 drivers
v0x555db7c815e0_0 .net "b", 0 0, L_0x555db7f5ef80;  alias, 1 drivers
v0x555db7c816b0_0 .net "cout", 0 0, L_0x555db7f5ea60;  alias, 1 drivers
S_0x555db7c81820 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c80f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5eaf0 .functor XOR 1, L_0x555db7f5e450, L_0x555db7f5e9b0, C4<0>, C4<0>;
L_0x555db7f5ec80 .functor AND 1, L_0x555db7f5e450, L_0x555db7f5e9b0, C4<1>, C4<1>;
v0x555db7c81a90_0 .net "S", 0 0, L_0x555db7f5eaf0;  alias, 1 drivers
v0x555db7c81b50_0 .net "a", 0 0, L_0x555db7f5e450;  alias, 1 drivers
v0x555db7c81c40_0 .net "b", 0 0, L_0x555db7f5e9b0;  alias, 1 drivers
v0x555db7c81d40_0 .net "cout", 0 0, L_0x555db7f5ec80;  alias, 1 drivers
S_0x555db7c824d0 .scope generate, "genblk1[28]" "genblk1[28]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c826d0 .param/l "i" 0 3 28, +C4<011100>;
S_0x555db7c827b0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c824d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5f460 .functor OR 1, L_0x555db7f5f280, L_0x555db7f5f3f0, C4<0>, C4<0>;
v0x555db7c836a0_0 .net "S", 0 0, L_0x555db7f5f2f0;  1 drivers
v0x555db7c83760_0 .net "a", 0 0, L_0x555db7f5f560;  1 drivers
v0x555db7c83830_0 .net "b", 0 0, L_0x555db7f5f690;  1 drivers
v0x555db7c83930_0 .net "cin", 0 0, L_0x555db7f5ed10;  alias, 1 drivers
v0x555db7c83a20_0 .net "cout", 0 0, L_0x555db7f5f460;  alias, 1 drivers
v0x555db7c83b10_0 .net "cout1", 0 0, L_0x555db7f5f280;  1 drivers
v0x555db7c83bb0_0 .net "cout2", 0 0, L_0x555db7f5f3f0;  1 drivers
v0x555db7c83c50_0 .net "s1", 0 0, L_0x555db7f3f9c0;  1 drivers
S_0x555db7c82a10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c827b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3f9c0 .functor XOR 1, L_0x555db7f5f560, L_0x555db7f5f690, C4<0>, C4<0>;
L_0x555db7f5f280 .functor AND 1, L_0x555db7f5f560, L_0x555db7f5f690, C4<1>, C4<1>;
v0x555db7c82cb0_0 .net "S", 0 0, L_0x555db7f3f9c0;  alias, 1 drivers
v0x555db7c82d90_0 .net "a", 0 0, L_0x555db7f5f560;  alias, 1 drivers
v0x555db7c82e50_0 .net "b", 0 0, L_0x555db7f5f690;  alias, 1 drivers
v0x555db7c82f20_0 .net "cout", 0 0, L_0x555db7f5f280;  alias, 1 drivers
S_0x555db7c83090 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c827b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5f2f0 .functor XOR 1, L_0x555db7f5ed10, L_0x555db7f3f9c0, C4<0>, C4<0>;
L_0x555db7f5f3f0 .functor AND 1, L_0x555db7f5ed10, L_0x555db7f3f9c0, C4<1>, C4<1>;
v0x555db7c83300_0 .net "S", 0 0, L_0x555db7f5f2f0;  alias, 1 drivers
v0x555db7c833c0_0 .net "a", 0 0, L_0x555db7f5ed10;  alias, 1 drivers
v0x555db7c834b0_0 .net "b", 0 0, L_0x555db7f3f9c0;  alias, 1 drivers
v0x555db7c835b0_0 .net "cout", 0 0, L_0x555db7f5f3f0;  alias, 1 drivers
S_0x555db7c83d40 .scope generate, "genblk1[29]" "genblk1[29]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c83f40 .param/l "i" 0 3 28, +C4<011101>;
S_0x555db7c84020 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c83d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f5fbf0 .functor OR 1, L_0x555db7f5fa10, L_0x555db7f5fb80, C4<0>, C4<0>;
v0x555db7c84f10_0 .net "S", 0 0, L_0x555db7f5fa80;  1 drivers
v0x555db7c84fd0_0 .net "a", 0 0, L_0x555db7f5fcf0;  1 drivers
v0x555db7c850a0_0 .net "b", 0 0, L_0x555db7f5fe20;  1 drivers
v0x555db7c851a0_0 .net "cin", 0 0, L_0x555db7f5f460;  alias, 1 drivers
v0x555db7c85290_0 .net "cout", 0 0, L_0x555db7f5fbf0;  alias, 1 drivers
v0x555db7c85380_0 .net "cout1", 0 0, L_0x555db7f5fa10;  1 drivers
v0x555db7c85420_0 .net "cout2", 0 0, L_0x555db7f5fb80;  1 drivers
v0x555db7c854c0_0 .net "s1", 0 0, L_0x555db7f5f9a0;  1 drivers
S_0x555db7c84280 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c84020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5f9a0 .functor XOR 1, L_0x555db7f5fcf0, L_0x555db7f5fe20, C4<0>, C4<0>;
L_0x555db7f5fa10 .functor AND 1, L_0x555db7f5fcf0, L_0x555db7f5fe20, C4<1>, C4<1>;
v0x555db7c84520_0 .net "S", 0 0, L_0x555db7f5f9a0;  alias, 1 drivers
v0x555db7c84600_0 .net "a", 0 0, L_0x555db7f5fcf0;  alias, 1 drivers
v0x555db7c846c0_0 .net "b", 0 0, L_0x555db7f5fe20;  alias, 1 drivers
v0x555db7c84790_0 .net "cout", 0 0, L_0x555db7f5fa10;  alias, 1 drivers
S_0x555db7c84900 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c84020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f5fa80 .functor XOR 1, L_0x555db7f5f460, L_0x555db7f5f9a0, C4<0>, C4<0>;
L_0x555db7f5fb80 .functor AND 1, L_0x555db7f5f460, L_0x555db7f5f9a0, C4<1>, C4<1>;
v0x555db7c84b70_0 .net "S", 0 0, L_0x555db7f5fa80;  alias, 1 drivers
v0x555db7c84c30_0 .net "a", 0 0, L_0x555db7f5f460;  alias, 1 drivers
v0x555db7c84d20_0 .net "b", 0 0, L_0x555db7f5f9a0;  alias, 1 drivers
v0x555db7c84e20_0 .net "cout", 0 0, L_0x555db7f5fb80;  alias, 1 drivers
S_0x555db7c855b0 .scope generate, "genblk1[30]" "genblk1[30]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c857b0 .param/l "i" 0 3 28, +C4<011110>;
S_0x555db7c85890 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c855b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f607a0 .functor OR 1, L_0x555db7f605c0, L_0x555db7f60730, C4<0>, C4<0>;
v0x555db7c86780_0 .net "S", 0 0, L_0x555db7f60630;  1 drivers
v0x555db7c86840_0 .net "a", 0 0, L_0x555db7f608a0;  1 drivers
v0x555db7c86910_0 .net "b", 0 0, L_0x555db7f609d0;  1 drivers
v0x555db7c86a10_0 .net "cin", 0 0, L_0x555db7f5fbf0;  alias, 1 drivers
v0x555db7c86b00_0 .net "cout", 0 0, L_0x555db7f607a0;  alias, 1 drivers
v0x555db7c86bf0_0 .net "cout1", 0 0, L_0x555db7f605c0;  1 drivers
v0x555db7c86c90_0 .net "cout2", 0 0, L_0x555db7f60730;  1 drivers
v0x555db7c86d30_0 .net "s1", 0 0, L_0x555db7f60550;  1 drivers
S_0x555db7c85af0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c85890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f60550 .functor XOR 1, L_0x555db7f608a0, L_0x555db7f609d0, C4<0>, C4<0>;
L_0x555db7f605c0 .functor AND 1, L_0x555db7f608a0, L_0x555db7f609d0, C4<1>, C4<1>;
v0x555db7c85d90_0 .net "S", 0 0, L_0x555db7f60550;  alias, 1 drivers
v0x555db7c85e70_0 .net "a", 0 0, L_0x555db7f608a0;  alias, 1 drivers
v0x555db7c85f30_0 .net "b", 0 0, L_0x555db7f609d0;  alias, 1 drivers
v0x555db7c86000_0 .net "cout", 0 0, L_0x555db7f605c0;  alias, 1 drivers
S_0x555db7c86170 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c85890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f60630 .functor XOR 1, L_0x555db7f5fbf0, L_0x555db7f60550, C4<0>, C4<0>;
L_0x555db7f60730 .functor AND 1, L_0x555db7f5fbf0, L_0x555db7f60550, C4<1>, C4<1>;
v0x555db7c863e0_0 .net "S", 0 0, L_0x555db7f60630;  alias, 1 drivers
v0x555db7c864a0_0 .net "a", 0 0, L_0x555db7f5fbf0;  alias, 1 drivers
v0x555db7c86590_0 .net "b", 0 0, L_0x555db7f60550;  alias, 1 drivers
v0x555db7c86690_0 .net "cout", 0 0, L_0x555db7f60730;  alias, 1 drivers
S_0x555db7c86e20 .scope generate, "genblk1[31]" "genblk1[31]" 3 28, 3 28 0, S_0x555db7c573e0;
 .timescale 0 0;
P_0x555db7c87020 .param/l "i" 0 3 28, +C4<011111>;
S_0x555db7c87100 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c86e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f60f50 .functor OR 1, L_0x555db7f60d70, L_0x555db7f60ee0, C4<0>, C4<0>;
v0x555db7c87ff0_0 .net "S", 0 0, L_0x555db7f60de0;  1 drivers
v0x555db7c880b0_0 .net "a", 0 0, L_0x555db7f60fc0;  1 drivers
v0x555db7c88180_0 .net "b", 0 0, L_0x555db7f610f0;  1 drivers
v0x555db7c88280_0 .net "cin", 0 0, L_0x555db7f607a0;  alias, 1 drivers
v0x555db7c88370_0 .net "cout", 0 0, L_0x555db7f60f50;  alias, 1 drivers
v0x555db7c88460_0 .net "cout1", 0 0, L_0x555db7f60d70;  1 drivers
v0x555db7c88500_0 .net "cout2", 0 0, L_0x555db7f60ee0;  1 drivers
v0x555db7c885a0_0 .net "s1", 0 0, L_0x555db7f60d00;  1 drivers
S_0x555db7c87360 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c87100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f60d00 .functor XOR 1, L_0x555db7f60fc0, L_0x555db7f610f0, C4<0>, C4<0>;
L_0x555db7f60d70 .functor AND 1, L_0x555db7f60fc0, L_0x555db7f610f0, C4<1>, C4<1>;
v0x555db7c87600_0 .net "S", 0 0, L_0x555db7f60d00;  alias, 1 drivers
v0x555db7c876e0_0 .net "a", 0 0, L_0x555db7f60fc0;  alias, 1 drivers
v0x555db7c877a0_0 .net "b", 0 0, L_0x555db7f610f0;  alias, 1 drivers
v0x555db7c87870_0 .net "cout", 0 0, L_0x555db7f60d70;  alias, 1 drivers
S_0x555db7c879e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c87100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f60de0 .functor XOR 1, L_0x555db7f607a0, L_0x555db7f60d00, C4<0>, C4<0>;
L_0x555db7f60ee0 .functor AND 1, L_0x555db7f607a0, L_0x555db7f60d00, C4<1>, C4<1>;
v0x555db7c87c50_0 .net "S", 0 0, L_0x555db7f60de0;  alias, 1 drivers
v0x555db7c87d10_0 .net "a", 0 0, L_0x555db7f607a0;  alias, 1 drivers
v0x555db7c87e00_0 .net "b", 0 0, L_0x555db7f60d00;  alias, 1 drivers
v0x555db7c87f00_0 .net "cout", 0 0, L_0x555db7f60ee0;  alias, 1 drivers
S_0x555db7c88d80 .scope module, "ins69" "twos_compliment" 3 167, 3 61 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "i";
    .port_info 1 /OUTPUT 17 "o";
P_0x555db7c88f60 .param/l "N" 0 3 61, +C4<00000000000000000000000000010001>;
L_0x555db7f3cba0 .functor NOT 17, L_0x555db7f3ca20, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v0x555db7ca3ad0_0 .net "cout", 0 0, L_0x555db7f43ce0;  1 drivers
v0x555db7ca3b90_0 .net "i", 16 0, L_0x555db7f3ca20;  alias, 1 drivers
v0x555db7ca3c50_0 .net "o", 16 0, L_0x555db7f43b30;  alias, 1 drivers
v0x555db7ca3d50_0 .net "temp2", 16 0, L_0x555db7f3cba0;  1 drivers
S_0x555db7c89020 .scope module, "rca_instance" "rca_Nbit" 3 65, 3 18 0, S_0x555db7c88d80;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 17 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db7c89220 .param/l "N" 0 3 18, +C4<00000000000000000000000000010001>;
L_0x7f49c55c4390 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x555db7f43c70 .functor BUFZ 1, L_0x7f49c55c4390, C4<0>, C4<0>, C4<0>;
L_0x555db7f43ce0 .functor BUFZ 1, L_0x555db7f43740, C4<0>, C4<0>, C4<0>;
v0x555db7ca3450_0 .net "S", 16 0, L_0x555db7f43b30;  alias, 1 drivers
v0x555db7ca3550_0 .net "a", 16 0, L_0x555db7f3cba0;  alias, 1 drivers
L_0x7f49c55c4348 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555db7ca3630_0 .net "b", 16 0, L_0x7f49c55c4348;  1 drivers
v0x555db7ca36f0 .array "carry", 0 17;
v0x555db7ca36f0_0 .net v0x555db7ca36f0 0, 0 0, L_0x555db7f43c70; 1 drivers
v0x555db7ca36f0_1 .net v0x555db7ca36f0 1, 0 0, L_0x555db7f3d180; 1 drivers
v0x555db7ca36f0_2 .net v0x555db7ca36f0 2, 0 0, L_0x555db7f3d830; 1 drivers
v0x555db7ca36f0_3 .net v0x555db7ca36f0 3, 0 0, L_0x555db7f1e380; 1 drivers
v0x555db7ca36f0_4 .net v0x555db7ca36f0 4, 0 0, L_0x555db7f3e4e0; 1 drivers
v0x555db7ca36f0_5 .net v0x555db7ca36f0 5, 0 0, L_0x555db7f3eb20; 1 drivers
v0x555db7ca36f0_6 .net v0x555db7ca36f0 6, 0 0, L_0x555db7f3f0d0; 1 drivers
v0x555db7ca36f0_7 .net v0x555db7ca36f0 7, 0 0, L_0x555db7f3f660; 1 drivers
v0x555db7ca36f0_8 .net v0x555db7ca36f0 8, 0 0, L_0x555db7f3fc20; 1 drivers
v0x555db7ca36f0_9 .net v0x555db7ca36f0 9, 0 0, L_0x555db7f401d0; 1 drivers
v0x555db7ca36f0_10 .net v0x555db7ca36f0 10, 0 0, L_0x555db7f40790; 1 drivers
v0x555db7ca36f0_11 .net v0x555db7ca36f0 11, 0 0, L_0x555db7f40df0; 1 drivers
v0x555db7ca36f0_12 .net v0x555db7ca36f0 12, 0 0, L_0x555db7f41350; 1 drivers
v0x555db7ca36f0_13 .net v0x555db7ca36f0 13, 0 0, L_0x555db7f41960; 1 drivers
v0x555db7ca36f0_14 .net v0x555db7ca36f0 14, 0 0, L_0x555db7f41f80; 1 drivers
v0x555db7ca36f0_15 .net v0x555db7ca36f0 15, 0 0, L_0x555db7f427c0; 1 drivers
v0x555db7ca36f0_16 .net v0x555db7ca36f0 16, 0 0, L_0x555db7f42e70; 1 drivers
v0x555db7ca36f0_17 .net v0x555db7ca36f0 17, 0 0, L_0x555db7f43740; 1 drivers
v0x555db7ca3880_0 .net "cin", 0 0, L_0x7f49c55c4390;  1 drivers
v0x555db7ca3970_0 .net "cout", 0 0, L_0x555db7f43ce0;  alias, 1 drivers
L_0x555db7f3d2c0 .part L_0x555db7f3cba0, 0, 1;
L_0x555db7f3d410 .part L_0x7f49c55c4348, 0, 1;
L_0x555db7f3d970 .part L_0x555db7f3cba0, 1, 1;
L_0x555db7f3db30 .part L_0x7f49c55c4348, 1, 1;
L_0x555db7f3e030 .part L_0x555db7f3cba0, 2, 1;
L_0x555db7f3e160 .part L_0x7f49c55c4348, 2, 1;
L_0x555db7f3e5e0 .part L_0x555db7f3cba0, 3, 1;
L_0x555db7f3e710 .part L_0x7f49c55c4348, 3, 1;
L_0x555db7f3ec20 .part L_0x555db7f3cba0, 4, 1;
L_0x555db7f3ed50 .part L_0x7f49c55c4348, 4, 1;
L_0x555db7f3f1d0 .part L_0x555db7f3cba0, 5, 1;
L_0x555db7f3f300 .part L_0x7f49c55c4348, 5, 1;
L_0x555db7f3f760 .part L_0x555db7f3cba0, 6, 1;
L_0x555db7f3f890 .part L_0x7f49c55c4348, 6, 1;
L_0x555db7f3fd20 .part L_0x555db7f3cba0, 7, 1;
L_0x555db7f3fe50 .part L_0x7f49c55c4348, 7, 1;
L_0x555db7f402d0 .part L_0x555db7f3cba0, 8, 1;
L_0x555db7f40400 .part L_0x7f49c55c4348, 8, 1;
L_0x555db7f40890 .part L_0x555db7f3cba0, 9, 1;
L_0x555db7f409c0 .part L_0x7f49c55c4348, 9, 1;
L_0x555db7f40530 .part L_0x555db7f3cba0, 10, 1;
L_0x555db7f40f80 .part L_0x7f49c55c4348, 10, 1;
L_0x555db7f41450 .part L_0x555db7f3cba0, 11, 1;
L_0x555db7f41580 .part L_0x7f49c55c4348, 11, 1;
L_0x555db7f41a60 .part L_0x555db7f3cba0, 12, 1;
L_0x555db7f41b90 .part L_0x7f49c55c4348, 12, 1;
L_0x555db7f42080 .part L_0x555db7f3cba0, 13, 1;
L_0x555db7f423c0 .part L_0x7f49c55c4348, 13, 1;
L_0x555db7f428c0 .part L_0x555db7f3cba0, 14, 1;
L_0x555db7f429f0 .part L_0x7f49c55c4348, 14, 1;
L_0x555db7f42f70 .part L_0x555db7f3cba0, 15, 1;
L_0x555db7f430a0 .part L_0x7f49c55c4348, 15, 1;
L_0x555db7f437b0 .part L_0x555db7f3cba0, 16, 1;
L_0x555db7f438e0 .part L_0x7f49c55c4348, 16, 1;
LS_0x555db7f43b30_0_0 .concat8 [ 1 1 1 1], L_0x555db7f3ced0, L_0x555db7f3d660, L_0x555db7f3dd80, L_0x555db7f3e370;
LS_0x555db7f43b30_0_4 .concat8 [ 1 1 1 1], L_0x555db7f3e9b0, L_0x555db7f3ef60, L_0x555db7f3f4f0, L_0x555db7f3fab0;
LS_0x555db7f43b30_0_8 .concat8 [ 1 1 1 1], L_0x555db7f400f0, L_0x555db7f406b0, L_0x555db7f40c80, L_0x555db7f411e0;
LS_0x555db7f43b30_0_12 .concat8 [ 1 1 1 1], L_0x555db7f417f0, L_0x555db7f41e10, L_0x555db7f42650, L_0x555db7f42d00;
LS_0x555db7f43b30_0_16 .concat8 [ 1 0 0 0], L_0x555db7f435d0;
LS_0x555db7f43b30_1_0 .concat8 [ 4 4 4 4], LS_0x555db7f43b30_0_0, LS_0x555db7f43b30_0_4, LS_0x555db7f43b30_0_8, LS_0x555db7f43b30_0_12;
LS_0x555db7f43b30_1_4 .concat8 [ 1 0 0 0], LS_0x555db7f43b30_0_16;
L_0x555db7f43b30 .concat8 [ 16 1 0 0], LS_0x555db7f43b30_1_0, LS_0x555db7f43b30_1_4;
S_0x555db7c893a0 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c895c0 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7c896a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c893a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3d180 .functor OR 1, L_0x555db7f3cdf0, L_0x555db7f3d060, C4<0>, C4<0>;
v0x555db7c8a5d0_0 .net "S", 0 0, L_0x555db7f3ced0;  1 drivers
v0x555db7c8a690_0 .net "a", 0 0, L_0x555db7f3d2c0;  1 drivers
v0x555db7c8a760_0 .net "b", 0 0, L_0x555db7f3d410;  1 drivers
v0x555db7c8a860_0 .net "cin", 0 0, L_0x555db7f43c70;  alias, 1 drivers
v0x555db7c8a930_0 .net "cout", 0 0, L_0x555db7f3d180;  alias, 1 drivers
v0x555db7c8aa20_0 .net "cout1", 0 0, L_0x555db7f3cdf0;  1 drivers
v0x555db7c8aac0_0 .net "cout2", 0 0, L_0x555db7f3d060;  1 drivers
v0x555db7c8ab90_0 .net "s1", 0 0, L_0x555db7f3cca0;  1 drivers
S_0x555db7c89930 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3cca0 .functor XOR 1, L_0x555db7f3d2c0, L_0x555db7f3d410, C4<0>, C4<0>;
L_0x555db7f3cdf0 .functor AND 1, L_0x555db7f3d2c0, L_0x555db7f3d410, C4<1>, C4<1>;
v0x555db7c89bd0_0 .net "S", 0 0, L_0x555db7f3cca0;  alias, 1 drivers
v0x555db7c89cb0_0 .net "a", 0 0, L_0x555db7f3d2c0;  alias, 1 drivers
v0x555db7c89d70_0 .net "b", 0 0, L_0x555db7f3d410;  alias, 1 drivers
v0x555db7c89e40_0 .net "cout", 0 0, L_0x555db7f3cdf0;  alias, 1 drivers
S_0x555db7c89fb0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3ced0 .functor XOR 1, L_0x555db7f43c70, L_0x555db7f3cca0, C4<0>, C4<0>;
L_0x555db7f3d060 .functor AND 1, L_0x555db7f43c70, L_0x555db7f3cca0, C4<1>, C4<1>;
v0x555db7c8a220_0 .net "S", 0 0, L_0x555db7f3ced0;  alias, 1 drivers
v0x555db7c8a2e0_0 .net "a", 0 0, L_0x555db7f43c70;  alias, 1 drivers
v0x555db7c8a3a0_0 .net "b", 0 0, L_0x555db7f3cca0;  alias, 1 drivers
v0x555db7c8a4a0_0 .net "cout", 0 0, L_0x555db7f3d060;  alias, 1 drivers
S_0x555db7c8ac80 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c8ae80 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7c8af40 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c8ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3d830 .functor OR 1, L_0x555db7f3d5d0, L_0x555db7f3d7a0, C4<0>, C4<0>;
v0x555db7c8be30_0 .net "S", 0 0, L_0x555db7f3d660;  1 drivers
v0x555db7c8bef0_0 .net "a", 0 0, L_0x555db7f3d970;  1 drivers
v0x555db7c8bfc0_0 .net "b", 0 0, L_0x555db7f3db30;  1 drivers
v0x555db7c8c0c0_0 .net "cin", 0 0, L_0x555db7f3d180;  alias, 1 drivers
v0x555db7c8c1b0_0 .net "cout", 0 0, L_0x555db7f3d830;  alias, 1 drivers
v0x555db7c8c2a0_0 .net "cout1", 0 0, L_0x555db7f3d5d0;  1 drivers
v0x555db7c8c340_0 .net "cout2", 0 0, L_0x555db7f3d7a0;  1 drivers
v0x555db7c8c3e0_0 .net "s1", 0 0, L_0x555db7f3d540;  1 drivers
S_0x555db7c8b1a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c8af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3d540 .functor XOR 1, L_0x555db7f3d970, L_0x555db7f3db30, C4<0>, C4<0>;
L_0x555db7f3d5d0 .functor AND 1, L_0x555db7f3d970, L_0x555db7f3db30, C4<1>, C4<1>;
v0x555db7c8b440_0 .net "S", 0 0, L_0x555db7f3d540;  alias, 1 drivers
v0x555db7c8b520_0 .net "a", 0 0, L_0x555db7f3d970;  alias, 1 drivers
v0x555db7c8b5e0_0 .net "b", 0 0, L_0x555db7f3db30;  alias, 1 drivers
v0x555db7c8b6b0_0 .net "cout", 0 0, L_0x555db7f3d5d0;  alias, 1 drivers
S_0x555db7c8b820 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c8af40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3d660 .functor XOR 1, L_0x555db7f3d180, L_0x555db7f3d540, C4<0>, C4<0>;
L_0x555db7f3d7a0 .functor AND 1, L_0x555db7f3d180, L_0x555db7f3d540, C4<1>, C4<1>;
v0x555db7c8ba90_0 .net "S", 0 0, L_0x555db7f3d660;  alias, 1 drivers
v0x555db7c8bb50_0 .net "a", 0 0, L_0x555db7f3d180;  alias, 1 drivers
v0x555db7c8bc40_0 .net "b", 0 0, L_0x555db7f3d540;  alias, 1 drivers
v0x555db7c8bd40_0 .net "cout", 0 0, L_0x555db7f3d7a0;  alias, 1 drivers
S_0x555db7c8c4d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c8c6d0 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7c8c790 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c8c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f1e380 .functor OR 1, L_0x555db7f3dcf0, L_0x555db7f3df10, C4<0>, C4<0>;
v0x555db7c8d6b0_0 .net "S", 0 0, L_0x555db7f3dd80;  1 drivers
v0x555db7c8d770_0 .net "a", 0 0, L_0x555db7f3e030;  1 drivers
v0x555db7c8d840_0 .net "b", 0 0, L_0x555db7f3e160;  1 drivers
v0x555db7c8d940_0 .net "cin", 0 0, L_0x555db7f3d830;  alias, 1 drivers
v0x555db7c8da30_0 .net "cout", 0 0, L_0x555db7f1e380;  alias, 1 drivers
v0x555db7c8db20_0 .net "cout1", 0 0, L_0x555db7f3dcf0;  1 drivers
v0x555db7c8dbc0_0 .net "cout2", 0 0, L_0x555db7f3df10;  1 drivers
v0x555db7c8dc60_0 .net "s1", 0 0, L_0x555db7f3dc60;  1 drivers
S_0x555db7c8ca20 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c8c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3dc60 .functor XOR 1, L_0x555db7f3e030, L_0x555db7f3e160, C4<0>, C4<0>;
L_0x555db7f3dcf0 .functor AND 1, L_0x555db7f3e030, L_0x555db7f3e160, C4<1>, C4<1>;
v0x555db7c8ccc0_0 .net "S", 0 0, L_0x555db7f3dc60;  alias, 1 drivers
v0x555db7c8cda0_0 .net "a", 0 0, L_0x555db7f3e030;  alias, 1 drivers
v0x555db7c8ce60_0 .net "b", 0 0, L_0x555db7f3e160;  alias, 1 drivers
v0x555db7c8cf30_0 .net "cout", 0 0, L_0x555db7f3dcf0;  alias, 1 drivers
S_0x555db7c8d0a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c8c790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3dd80 .functor XOR 1, L_0x555db7f3d830, L_0x555db7f3dc60, C4<0>, C4<0>;
L_0x555db7f3df10 .functor AND 1, L_0x555db7f3d830, L_0x555db7f3dc60, C4<1>, C4<1>;
v0x555db7c8d310_0 .net "S", 0 0, L_0x555db7f3dd80;  alias, 1 drivers
v0x555db7c8d3d0_0 .net "a", 0 0, L_0x555db7f3d830;  alias, 1 drivers
v0x555db7c8d4c0_0 .net "b", 0 0, L_0x555db7f3dc60;  alias, 1 drivers
v0x555db7c8d5c0_0 .net "cout", 0 0, L_0x555db7f3df10;  alias, 1 drivers
S_0x555db7c8dd50 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c8df50 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7c8e030 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c8dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3e4e0 .functor OR 1, L_0x555db7f3e300, L_0x555db7f3e470, C4<0>, C4<0>;
v0x555db7c8ef20_0 .net "S", 0 0, L_0x555db7f3e370;  1 drivers
v0x555db7c8efe0_0 .net "a", 0 0, L_0x555db7f3e5e0;  1 drivers
v0x555db7c8f0b0_0 .net "b", 0 0, L_0x555db7f3e710;  1 drivers
v0x555db7c8f1b0_0 .net "cin", 0 0, L_0x555db7f1e380;  alias, 1 drivers
v0x555db7c8f2a0_0 .net "cout", 0 0, L_0x555db7f3e4e0;  alias, 1 drivers
v0x555db7c8f390_0 .net "cout1", 0 0, L_0x555db7f3e300;  1 drivers
v0x555db7c8f430_0 .net "cout2", 0 0, L_0x555db7f3e470;  1 drivers
v0x555db7c8f4d0_0 .net "s1", 0 0, L_0x555db7f3e290;  1 drivers
S_0x555db7c8e290 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c8e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3e290 .functor XOR 1, L_0x555db7f3e5e0, L_0x555db7f3e710, C4<0>, C4<0>;
L_0x555db7f3e300 .functor AND 1, L_0x555db7f3e5e0, L_0x555db7f3e710, C4<1>, C4<1>;
v0x555db7c8e530_0 .net "S", 0 0, L_0x555db7f3e290;  alias, 1 drivers
v0x555db7c8e610_0 .net "a", 0 0, L_0x555db7f3e5e0;  alias, 1 drivers
v0x555db7c8e6d0_0 .net "b", 0 0, L_0x555db7f3e710;  alias, 1 drivers
v0x555db7c8e7a0_0 .net "cout", 0 0, L_0x555db7f3e300;  alias, 1 drivers
S_0x555db7c8e910 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c8e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3e370 .functor XOR 1, L_0x555db7f1e380, L_0x555db7f3e290, C4<0>, C4<0>;
L_0x555db7f3e470 .functor AND 1, L_0x555db7f1e380, L_0x555db7f3e290, C4<1>, C4<1>;
v0x555db7c8eb80_0 .net "S", 0 0, L_0x555db7f3e370;  alias, 1 drivers
v0x555db7c8ec40_0 .net "a", 0 0, L_0x555db7f1e380;  alias, 1 drivers
v0x555db7c8ed30_0 .net "b", 0 0, L_0x555db7f3e290;  alias, 1 drivers
v0x555db7c8ee30_0 .net "cout", 0 0, L_0x555db7f3e470;  alias, 1 drivers
S_0x555db7c8f5c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c8f810 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7c8f8f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c8f5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3eb20 .functor OR 1, L_0x555db7f3e940, L_0x555db7f3eab0, C4<0>, C4<0>;
v0x555db7c907b0_0 .net "S", 0 0, L_0x555db7f3e9b0;  1 drivers
v0x555db7c90870_0 .net "a", 0 0, L_0x555db7f3ec20;  1 drivers
v0x555db7c90940_0 .net "b", 0 0, L_0x555db7f3ed50;  1 drivers
v0x555db7c90a40_0 .net "cin", 0 0, L_0x555db7f3e4e0;  alias, 1 drivers
v0x555db7c90b30_0 .net "cout", 0 0, L_0x555db7f3eb20;  alias, 1 drivers
v0x555db7c90c20_0 .net "cout1", 0 0, L_0x555db7f3e940;  1 drivers
v0x555db7c90cc0_0 .net "cout2", 0 0, L_0x555db7f3eab0;  1 drivers
v0x555db7c90d60_0 .net "s1", 0 0, L_0x555db7f3e8d0;  1 drivers
S_0x555db7c8fb50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c8f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3e8d0 .functor XOR 1, L_0x555db7f3ec20, L_0x555db7f3ed50, C4<0>, C4<0>;
L_0x555db7f3e940 .functor AND 1, L_0x555db7f3ec20, L_0x555db7f3ed50, C4<1>, C4<1>;
v0x555db7c8fdc0_0 .net "S", 0 0, L_0x555db7f3e8d0;  alias, 1 drivers
v0x555db7c8fea0_0 .net "a", 0 0, L_0x555db7f3ec20;  alias, 1 drivers
v0x555db7c8ff60_0 .net "b", 0 0, L_0x555db7f3ed50;  alias, 1 drivers
v0x555db7c90030_0 .net "cout", 0 0, L_0x555db7f3e940;  alias, 1 drivers
S_0x555db7c901a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c8f8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3e9b0 .functor XOR 1, L_0x555db7f3e4e0, L_0x555db7f3e8d0, C4<0>, C4<0>;
L_0x555db7f3eab0 .functor AND 1, L_0x555db7f3e4e0, L_0x555db7f3e8d0, C4<1>, C4<1>;
v0x555db7c90410_0 .net "S", 0 0, L_0x555db7f3e9b0;  alias, 1 drivers
v0x555db7c904d0_0 .net "a", 0 0, L_0x555db7f3e4e0;  alias, 1 drivers
v0x555db7c905c0_0 .net "b", 0 0, L_0x555db7f3e8d0;  alias, 1 drivers
v0x555db7c906c0_0 .net "cout", 0 0, L_0x555db7f3eab0;  alias, 1 drivers
S_0x555db7c90e50 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c91050 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7c91130 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c90e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3f0d0 .functor OR 1, L_0x555db7f3eef0, L_0x555db7f3f060, C4<0>, C4<0>;
v0x555db7c92020_0 .net "S", 0 0, L_0x555db7f3ef60;  1 drivers
v0x555db7c920e0_0 .net "a", 0 0, L_0x555db7f3f1d0;  1 drivers
v0x555db7c921b0_0 .net "b", 0 0, L_0x555db7f3f300;  1 drivers
v0x555db7c922b0_0 .net "cin", 0 0, L_0x555db7f3eb20;  alias, 1 drivers
v0x555db7c923a0_0 .net "cout", 0 0, L_0x555db7f3f0d0;  alias, 1 drivers
v0x555db7c92490_0 .net "cout1", 0 0, L_0x555db7f3eef0;  1 drivers
v0x555db7c92530_0 .net "cout2", 0 0, L_0x555db7f3f060;  1 drivers
v0x555db7c925d0_0 .net "s1", 0 0, L_0x555db7f3ee80;  1 drivers
S_0x555db7c91390 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c91130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3ee80 .functor XOR 1, L_0x555db7f3f1d0, L_0x555db7f3f300, C4<0>, C4<0>;
L_0x555db7f3eef0 .functor AND 1, L_0x555db7f3f1d0, L_0x555db7f3f300, C4<1>, C4<1>;
v0x555db7c91630_0 .net "S", 0 0, L_0x555db7f3ee80;  alias, 1 drivers
v0x555db7c91710_0 .net "a", 0 0, L_0x555db7f3f1d0;  alias, 1 drivers
v0x555db7c917d0_0 .net "b", 0 0, L_0x555db7f3f300;  alias, 1 drivers
v0x555db7c918a0_0 .net "cout", 0 0, L_0x555db7f3eef0;  alias, 1 drivers
S_0x555db7c91a10 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c91130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3ef60 .functor XOR 1, L_0x555db7f3eb20, L_0x555db7f3ee80, C4<0>, C4<0>;
L_0x555db7f3f060 .functor AND 1, L_0x555db7f3eb20, L_0x555db7f3ee80, C4<1>, C4<1>;
v0x555db7c91c80_0 .net "S", 0 0, L_0x555db7f3ef60;  alias, 1 drivers
v0x555db7c91d40_0 .net "a", 0 0, L_0x555db7f3eb20;  alias, 1 drivers
v0x555db7c91e30_0 .net "b", 0 0, L_0x555db7f3ee80;  alias, 1 drivers
v0x555db7c91f30_0 .net "cout", 0 0, L_0x555db7f3f060;  alias, 1 drivers
S_0x555db7c926c0 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c928c0 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7c929a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c926c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3f660 .functor OR 1, L_0x555db7f3f480, L_0x555db7f3f5f0, C4<0>, C4<0>;
v0x555db7c93890_0 .net "S", 0 0, L_0x555db7f3f4f0;  1 drivers
v0x555db7c93950_0 .net "a", 0 0, L_0x555db7f3f760;  1 drivers
v0x555db7c93a20_0 .net "b", 0 0, L_0x555db7f3f890;  1 drivers
v0x555db7c93b20_0 .net "cin", 0 0, L_0x555db7f3f0d0;  alias, 1 drivers
v0x555db7c93c10_0 .net "cout", 0 0, L_0x555db7f3f660;  alias, 1 drivers
v0x555db7c93d00_0 .net "cout1", 0 0, L_0x555db7f3f480;  1 drivers
v0x555db7c93da0_0 .net "cout2", 0 0, L_0x555db7f3f5f0;  1 drivers
v0x555db7c93e40_0 .net "s1", 0 0, L_0x555db7f3f410;  1 drivers
S_0x555db7c92c00 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c929a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3f410 .functor XOR 1, L_0x555db7f3f760, L_0x555db7f3f890, C4<0>, C4<0>;
L_0x555db7f3f480 .functor AND 1, L_0x555db7f3f760, L_0x555db7f3f890, C4<1>, C4<1>;
v0x555db7c92ea0_0 .net "S", 0 0, L_0x555db7f3f410;  alias, 1 drivers
v0x555db7c92f80_0 .net "a", 0 0, L_0x555db7f3f760;  alias, 1 drivers
v0x555db7c93040_0 .net "b", 0 0, L_0x555db7f3f890;  alias, 1 drivers
v0x555db7c93110_0 .net "cout", 0 0, L_0x555db7f3f480;  alias, 1 drivers
S_0x555db7c93280 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c929a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3f4f0 .functor XOR 1, L_0x555db7f3f0d0, L_0x555db7f3f410, C4<0>, C4<0>;
L_0x555db7f3f5f0 .functor AND 1, L_0x555db7f3f0d0, L_0x555db7f3f410, C4<1>, C4<1>;
v0x555db7c934f0_0 .net "S", 0 0, L_0x555db7f3f4f0;  alias, 1 drivers
v0x555db7c935b0_0 .net "a", 0 0, L_0x555db7f3f0d0;  alias, 1 drivers
v0x555db7c936a0_0 .net "b", 0 0, L_0x555db7f3f410;  alias, 1 drivers
v0x555db7c937a0_0 .net "cout", 0 0, L_0x555db7f3f5f0;  alias, 1 drivers
S_0x555db7c93f30 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c94130 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7c94210 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c93f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f3fc20 .functor OR 1, L_0x555db7f3fa40, L_0x555db7f3fbb0, C4<0>, C4<0>;
v0x555db7c95100_0 .net "S", 0 0, L_0x555db7f3fab0;  1 drivers
v0x555db7c951c0_0 .net "a", 0 0, L_0x555db7f3fd20;  1 drivers
v0x555db7c95290_0 .net "b", 0 0, L_0x555db7f3fe50;  1 drivers
v0x555db7c95390_0 .net "cin", 0 0, L_0x555db7f3f660;  alias, 1 drivers
v0x555db7c95480_0 .net "cout", 0 0, L_0x555db7f3fc20;  alias, 1 drivers
v0x555db7c95570_0 .net "cout1", 0 0, L_0x555db7f3fa40;  1 drivers
v0x555db7c95610_0 .net "cout2", 0 0, L_0x555db7f3fbb0;  1 drivers
v0x555db7c956b0_0 .net "s1", 0 0, L_0x555db7f3f3a0;  1 drivers
S_0x555db7c94470 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c94210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3f3a0 .functor XOR 1, L_0x555db7f3fd20, L_0x555db7f3fe50, C4<0>, C4<0>;
L_0x555db7f3fa40 .functor AND 1, L_0x555db7f3fd20, L_0x555db7f3fe50, C4<1>, C4<1>;
v0x555db7c94710_0 .net "S", 0 0, L_0x555db7f3f3a0;  alias, 1 drivers
v0x555db7c947f0_0 .net "a", 0 0, L_0x555db7f3fd20;  alias, 1 drivers
v0x555db7c948b0_0 .net "b", 0 0, L_0x555db7f3fe50;  alias, 1 drivers
v0x555db7c94980_0 .net "cout", 0 0, L_0x555db7f3fa40;  alias, 1 drivers
S_0x555db7c94af0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c94210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f3fab0 .functor XOR 1, L_0x555db7f3f660, L_0x555db7f3f3a0, C4<0>, C4<0>;
L_0x555db7f3fbb0 .functor AND 1, L_0x555db7f3f660, L_0x555db7f3f3a0, C4<1>, C4<1>;
v0x555db7c94d60_0 .net "S", 0 0, L_0x555db7f3fab0;  alias, 1 drivers
v0x555db7c94e20_0 .net "a", 0 0, L_0x555db7f3f660;  alias, 1 drivers
v0x555db7c94f10_0 .net "b", 0 0, L_0x555db7f3f3a0;  alias, 1 drivers
v0x555db7c95010_0 .net "cout", 0 0, L_0x555db7f3fbb0;  alias, 1 drivers
S_0x555db7c957a0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c8f7c0 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7c95a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c957a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f401d0 .functor OR 1, L_0x555db7f40080, L_0x555db7f40160, C4<0>, C4<0>;
v0x555db7c96920_0 .net "S", 0 0, L_0x555db7f400f0;  1 drivers
v0x555db7c969e0_0 .net "a", 0 0, L_0x555db7f402d0;  1 drivers
v0x555db7c96ab0_0 .net "b", 0 0, L_0x555db7f40400;  1 drivers
v0x555db7c96bb0_0 .net "cin", 0 0, L_0x555db7f3fc20;  alias, 1 drivers
v0x555db7c96ca0_0 .net "cout", 0 0, L_0x555db7f401d0;  alias, 1 drivers
v0x555db7c96d90_0 .net "cout1", 0 0, L_0x555db7f40080;  1 drivers
v0x555db7c96e30_0 .net "cout2", 0 0, L_0x555db7f40160;  1 drivers
v0x555db7c96ed0_0 .net "s1", 0 0, L_0x555db7f40010;  1 drivers
S_0x555db7c95c90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c95a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f40010 .functor XOR 1, L_0x555db7f402d0, L_0x555db7f40400, C4<0>, C4<0>;
L_0x555db7f40080 .functor AND 1, L_0x555db7f402d0, L_0x555db7f40400, C4<1>, C4<1>;
v0x555db7c95f30_0 .net "S", 0 0, L_0x555db7f40010;  alias, 1 drivers
v0x555db7c96010_0 .net "a", 0 0, L_0x555db7f402d0;  alias, 1 drivers
v0x555db7c960d0_0 .net "b", 0 0, L_0x555db7f40400;  alias, 1 drivers
v0x555db7c961a0_0 .net "cout", 0 0, L_0x555db7f40080;  alias, 1 drivers
S_0x555db7c96310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c95a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f400f0 .functor XOR 1, L_0x555db7f3fc20, L_0x555db7f40010, C4<0>, C4<0>;
L_0x555db7f40160 .functor AND 1, L_0x555db7f3fc20, L_0x555db7f40010, C4<1>, C4<1>;
v0x555db7c96580_0 .net "S", 0 0, L_0x555db7f400f0;  alias, 1 drivers
v0x555db7c96640_0 .net "a", 0 0, L_0x555db7f3fc20;  alias, 1 drivers
v0x555db7c96730_0 .net "b", 0 0, L_0x555db7f40010;  alias, 1 drivers
v0x555db7c96830_0 .net "cout", 0 0, L_0x555db7f40160;  alias, 1 drivers
S_0x555db7c96fc0 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c971c0 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db7c972a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c96fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f40790 .functor OR 1, L_0x555db7f40640, L_0x555db7f40720, C4<0>, C4<0>;
v0x555db7c98190_0 .net "S", 0 0, L_0x555db7f406b0;  1 drivers
v0x555db7c98250_0 .net "a", 0 0, L_0x555db7f40890;  1 drivers
v0x555db7c98320_0 .net "b", 0 0, L_0x555db7f409c0;  1 drivers
v0x555db7c98420_0 .net "cin", 0 0, L_0x555db7f401d0;  alias, 1 drivers
v0x555db7c98510_0 .net "cout", 0 0, L_0x555db7f40790;  alias, 1 drivers
v0x555db7c98600_0 .net "cout1", 0 0, L_0x555db7f40640;  1 drivers
v0x555db7c986a0_0 .net "cout2", 0 0, L_0x555db7f40720;  1 drivers
v0x555db7c98740_0 .net "s1", 0 0, L_0x555db7f405d0;  1 drivers
S_0x555db7c97500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c972a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f405d0 .functor XOR 1, L_0x555db7f40890, L_0x555db7f409c0, C4<0>, C4<0>;
L_0x555db7f40640 .functor AND 1, L_0x555db7f40890, L_0x555db7f409c0, C4<1>, C4<1>;
v0x555db7c977a0_0 .net "S", 0 0, L_0x555db7f405d0;  alias, 1 drivers
v0x555db7c97880_0 .net "a", 0 0, L_0x555db7f40890;  alias, 1 drivers
v0x555db7c97940_0 .net "b", 0 0, L_0x555db7f409c0;  alias, 1 drivers
v0x555db7c97a10_0 .net "cout", 0 0, L_0x555db7f40640;  alias, 1 drivers
S_0x555db7c97b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c972a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f406b0 .functor XOR 1, L_0x555db7f401d0, L_0x555db7f405d0, C4<0>, C4<0>;
L_0x555db7f40720 .functor AND 1, L_0x555db7f401d0, L_0x555db7f405d0, C4<1>, C4<1>;
v0x555db7c97df0_0 .net "S", 0 0, L_0x555db7f406b0;  alias, 1 drivers
v0x555db7c97eb0_0 .net "a", 0 0, L_0x555db7f401d0;  alias, 1 drivers
v0x555db7c97fa0_0 .net "b", 0 0, L_0x555db7f405d0;  alias, 1 drivers
v0x555db7c980a0_0 .net "cout", 0 0, L_0x555db7f40720;  alias, 1 drivers
S_0x555db7c98830 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c98a30 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db7c98b10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c98830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f40df0 .functor OR 1, L_0x555db7f40c10, L_0x555db7f40d80, C4<0>, C4<0>;
v0x555db7c99a00_0 .net "S", 0 0, L_0x555db7f40c80;  1 drivers
v0x555db7c99ac0_0 .net "a", 0 0, L_0x555db7f40530;  1 drivers
v0x555db7c99b90_0 .net "b", 0 0, L_0x555db7f40f80;  1 drivers
v0x555db7c99c90_0 .net "cin", 0 0, L_0x555db7f40790;  alias, 1 drivers
v0x555db7c99d80_0 .net "cout", 0 0, L_0x555db7f40df0;  alias, 1 drivers
v0x555db7c99e70_0 .net "cout1", 0 0, L_0x555db7f40c10;  1 drivers
v0x555db7c99f10_0 .net "cout2", 0 0, L_0x555db7f40d80;  1 drivers
v0x555db7c99fb0_0 .net "s1", 0 0, L_0x555db7f40ba0;  1 drivers
S_0x555db7c98d70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c98b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f40ba0 .functor XOR 1, L_0x555db7f40530, L_0x555db7f40f80, C4<0>, C4<0>;
L_0x555db7f40c10 .functor AND 1, L_0x555db7f40530, L_0x555db7f40f80, C4<1>, C4<1>;
v0x555db7c99010_0 .net "S", 0 0, L_0x555db7f40ba0;  alias, 1 drivers
v0x555db7c990f0_0 .net "a", 0 0, L_0x555db7f40530;  alias, 1 drivers
v0x555db7c991b0_0 .net "b", 0 0, L_0x555db7f40f80;  alias, 1 drivers
v0x555db7c99280_0 .net "cout", 0 0, L_0x555db7f40c10;  alias, 1 drivers
S_0x555db7c993f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c98b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f40c80 .functor XOR 1, L_0x555db7f40790, L_0x555db7f40ba0, C4<0>, C4<0>;
L_0x555db7f40d80 .functor AND 1, L_0x555db7f40790, L_0x555db7f40ba0, C4<1>, C4<1>;
v0x555db7c99660_0 .net "S", 0 0, L_0x555db7f40c80;  alias, 1 drivers
v0x555db7c99720_0 .net "a", 0 0, L_0x555db7f40790;  alias, 1 drivers
v0x555db7c99810_0 .net "b", 0 0, L_0x555db7f40ba0;  alias, 1 drivers
v0x555db7c99910_0 .net "cout", 0 0, L_0x555db7f40d80;  alias, 1 drivers
S_0x555db7c9a0a0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c9a2a0 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db7c9a380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c9a0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f41350 .functor OR 1, L_0x555db7f41170, L_0x555db7f412e0, C4<0>, C4<0>;
v0x555db7c9b270_0 .net "S", 0 0, L_0x555db7f411e0;  1 drivers
v0x555db7c9b330_0 .net "a", 0 0, L_0x555db7f41450;  1 drivers
v0x555db7c9b400_0 .net "b", 0 0, L_0x555db7f41580;  1 drivers
v0x555db7c9b500_0 .net "cin", 0 0, L_0x555db7f40df0;  alias, 1 drivers
v0x555db7c9b5f0_0 .net "cout", 0 0, L_0x555db7f41350;  alias, 1 drivers
v0x555db7c9b6e0_0 .net "cout1", 0 0, L_0x555db7f41170;  1 drivers
v0x555db7c9b780_0 .net "cout2", 0 0, L_0x555db7f412e0;  1 drivers
v0x555db7c9b820_0 .net "s1", 0 0, L_0x555db7f40af0;  1 drivers
S_0x555db7c9a5e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c9a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f40af0 .functor XOR 1, L_0x555db7f41450, L_0x555db7f41580, C4<0>, C4<0>;
L_0x555db7f41170 .functor AND 1, L_0x555db7f41450, L_0x555db7f41580, C4<1>, C4<1>;
v0x555db7c9a880_0 .net "S", 0 0, L_0x555db7f40af0;  alias, 1 drivers
v0x555db7c9a960_0 .net "a", 0 0, L_0x555db7f41450;  alias, 1 drivers
v0x555db7c9aa20_0 .net "b", 0 0, L_0x555db7f41580;  alias, 1 drivers
v0x555db7c9aaf0_0 .net "cout", 0 0, L_0x555db7f41170;  alias, 1 drivers
S_0x555db7c9ac60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c9a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f411e0 .functor XOR 1, L_0x555db7f40df0, L_0x555db7f40af0, C4<0>, C4<0>;
L_0x555db7f412e0 .functor AND 1, L_0x555db7f40df0, L_0x555db7f40af0, C4<1>, C4<1>;
v0x555db7c9aed0_0 .net "S", 0 0, L_0x555db7f411e0;  alias, 1 drivers
v0x555db7c9af90_0 .net "a", 0 0, L_0x555db7f40df0;  alias, 1 drivers
v0x555db7c9b080_0 .net "b", 0 0, L_0x555db7f40af0;  alias, 1 drivers
v0x555db7c9b180_0 .net "cout", 0 0, L_0x555db7f412e0;  alias, 1 drivers
S_0x555db7c9b910 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c9bb10 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7c9bbf0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c9b910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f41960 .functor OR 1, L_0x555db7f41780, L_0x555db7f418f0, C4<0>, C4<0>;
v0x555db7c9cae0_0 .net "S", 0 0, L_0x555db7f417f0;  1 drivers
v0x555db7c9cba0_0 .net "a", 0 0, L_0x555db7f41a60;  1 drivers
v0x555db7c9cc70_0 .net "b", 0 0, L_0x555db7f41b90;  1 drivers
v0x555db7c9cd70_0 .net "cin", 0 0, L_0x555db7f41350;  alias, 1 drivers
v0x555db7c9ce60_0 .net "cout", 0 0, L_0x555db7f41960;  alias, 1 drivers
v0x555db7c9cf50_0 .net "cout1", 0 0, L_0x555db7f41780;  1 drivers
v0x555db7c9cff0_0 .net "cout2", 0 0, L_0x555db7f418f0;  1 drivers
v0x555db7c9d090_0 .net "s1", 0 0, L_0x555db7f410b0;  1 drivers
S_0x555db7c9be50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c9bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f410b0 .functor XOR 1, L_0x555db7f41a60, L_0x555db7f41b90, C4<0>, C4<0>;
L_0x555db7f41780 .functor AND 1, L_0x555db7f41a60, L_0x555db7f41b90, C4<1>, C4<1>;
v0x555db7c9c0f0_0 .net "S", 0 0, L_0x555db7f410b0;  alias, 1 drivers
v0x555db7c9c1d0_0 .net "a", 0 0, L_0x555db7f41a60;  alias, 1 drivers
v0x555db7c9c290_0 .net "b", 0 0, L_0x555db7f41b90;  alias, 1 drivers
v0x555db7c9c360_0 .net "cout", 0 0, L_0x555db7f41780;  alias, 1 drivers
S_0x555db7c9c4d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c9bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f417f0 .functor XOR 1, L_0x555db7f41350, L_0x555db7f410b0, C4<0>, C4<0>;
L_0x555db7f418f0 .functor AND 1, L_0x555db7f41350, L_0x555db7f410b0, C4<1>, C4<1>;
v0x555db7c9c740_0 .net "S", 0 0, L_0x555db7f417f0;  alias, 1 drivers
v0x555db7c9c800_0 .net "a", 0 0, L_0x555db7f41350;  alias, 1 drivers
v0x555db7c9c8f0_0 .net "b", 0 0, L_0x555db7f410b0;  alias, 1 drivers
v0x555db7c9c9f0_0 .net "cout", 0 0, L_0x555db7f418f0;  alias, 1 drivers
S_0x555db7c9d180 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c9d380 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7c9d460 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c9d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f41f80 .functor OR 1, L_0x555db7f41da0, L_0x555db7f41f10, C4<0>, C4<0>;
v0x555db7c9e350_0 .net "S", 0 0, L_0x555db7f41e10;  1 drivers
v0x555db7c9e410_0 .net "a", 0 0, L_0x555db7f42080;  1 drivers
v0x555db7c9e4e0_0 .net "b", 0 0, L_0x555db7f423c0;  1 drivers
v0x555db7c9e5e0_0 .net "cin", 0 0, L_0x555db7f41960;  alias, 1 drivers
v0x555db7c9e6d0_0 .net "cout", 0 0, L_0x555db7f41f80;  alias, 1 drivers
v0x555db7c9e7c0_0 .net "cout1", 0 0, L_0x555db7f41da0;  1 drivers
v0x555db7c9e860_0 .net "cout2", 0 0, L_0x555db7f41f10;  1 drivers
v0x555db7c9e900_0 .net "s1", 0 0, L_0x555db7f416b0;  1 drivers
S_0x555db7c9d6c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c9d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f416b0 .functor XOR 1, L_0x555db7f42080, L_0x555db7f423c0, C4<0>, C4<0>;
L_0x555db7f41da0 .functor AND 1, L_0x555db7f42080, L_0x555db7f423c0, C4<1>, C4<1>;
v0x555db7c9d960_0 .net "S", 0 0, L_0x555db7f416b0;  alias, 1 drivers
v0x555db7c9da40_0 .net "a", 0 0, L_0x555db7f42080;  alias, 1 drivers
v0x555db7c9db00_0 .net "b", 0 0, L_0x555db7f423c0;  alias, 1 drivers
v0x555db7c9dbd0_0 .net "cout", 0 0, L_0x555db7f41da0;  alias, 1 drivers
S_0x555db7c9dd40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c9d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f41e10 .functor XOR 1, L_0x555db7f41960, L_0x555db7f416b0, C4<0>, C4<0>;
L_0x555db7f41f10 .functor AND 1, L_0x555db7f41960, L_0x555db7f416b0, C4<1>, C4<1>;
v0x555db7c9dfb0_0 .net "S", 0 0, L_0x555db7f41e10;  alias, 1 drivers
v0x555db7c9e070_0 .net "a", 0 0, L_0x555db7f41960;  alias, 1 drivers
v0x555db7c9e160_0 .net "b", 0 0, L_0x555db7f416b0;  alias, 1 drivers
v0x555db7c9e260_0 .net "cout", 0 0, L_0x555db7f41f10;  alias, 1 drivers
S_0x555db7c9e9f0 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7c9ebf0 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db7c9ecd0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7c9e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f427c0 .functor OR 1, L_0x555db7f425e0, L_0x555db7f42750, C4<0>, C4<0>;
v0x555db7c9fbc0_0 .net "S", 0 0, L_0x555db7f42650;  1 drivers
v0x555db7c9fc80_0 .net "a", 0 0, L_0x555db7f428c0;  1 drivers
v0x555db7c9fd50_0 .net "b", 0 0, L_0x555db7f429f0;  1 drivers
v0x555db7c9fe50_0 .net "cin", 0 0, L_0x555db7f41f80;  alias, 1 drivers
v0x555db7c9ff40_0 .net "cout", 0 0, L_0x555db7f427c0;  alias, 1 drivers
v0x555db7ca0030_0 .net "cout1", 0 0, L_0x555db7f425e0;  1 drivers
v0x555db7ca00d0_0 .net "cout2", 0 0, L_0x555db7f42750;  1 drivers
v0x555db7ca0170_0 .net "s1", 0 0, L_0x555db7f41cc0;  1 drivers
S_0x555db7c9ef30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7c9ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f41cc0 .functor XOR 1, L_0x555db7f428c0, L_0x555db7f429f0, C4<0>, C4<0>;
L_0x555db7f425e0 .functor AND 1, L_0x555db7f428c0, L_0x555db7f429f0, C4<1>, C4<1>;
v0x555db7c9f1d0_0 .net "S", 0 0, L_0x555db7f41cc0;  alias, 1 drivers
v0x555db7c9f2b0_0 .net "a", 0 0, L_0x555db7f428c0;  alias, 1 drivers
v0x555db7c9f370_0 .net "b", 0 0, L_0x555db7f429f0;  alias, 1 drivers
v0x555db7c9f440_0 .net "cout", 0 0, L_0x555db7f425e0;  alias, 1 drivers
S_0x555db7c9f5b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7c9ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f42650 .functor XOR 1, L_0x555db7f41f80, L_0x555db7f41cc0, C4<0>, C4<0>;
L_0x555db7f42750 .functor AND 1, L_0x555db7f41f80, L_0x555db7f41cc0, C4<1>, C4<1>;
v0x555db7c9f820_0 .net "S", 0 0, L_0x555db7f42650;  alias, 1 drivers
v0x555db7c9f8e0_0 .net "a", 0 0, L_0x555db7f41f80;  alias, 1 drivers
v0x555db7c9f9d0_0 .net "b", 0 0, L_0x555db7f41cc0;  alias, 1 drivers
v0x555db7c9fad0_0 .net "cout", 0 0, L_0x555db7f42750;  alias, 1 drivers
S_0x555db7ca0260 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7ca0460 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db7ca0540 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ca0260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f42e70 .functor OR 1, L_0x555db7f42c90, L_0x555db7f42e00, C4<0>, C4<0>;
v0x555db7ca1430_0 .net "S", 0 0, L_0x555db7f42d00;  1 drivers
v0x555db7ca14f0_0 .net "a", 0 0, L_0x555db7f42f70;  1 drivers
v0x555db7ca15c0_0 .net "b", 0 0, L_0x555db7f430a0;  1 drivers
v0x555db7ca16c0_0 .net "cin", 0 0, L_0x555db7f427c0;  alias, 1 drivers
v0x555db7ca17b0_0 .net "cout", 0 0, L_0x555db7f42e70;  alias, 1 drivers
v0x555db7ca18a0_0 .net "cout1", 0 0, L_0x555db7f42c90;  1 drivers
v0x555db7ca1940_0 .net "cout2", 0 0, L_0x555db7f42e00;  1 drivers
v0x555db7ca19e0_0 .net "s1", 0 0, L_0x555db7f42c20;  1 drivers
S_0x555db7ca07a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ca0540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f42c20 .functor XOR 1, L_0x555db7f42f70, L_0x555db7f430a0, C4<0>, C4<0>;
L_0x555db7f42c90 .functor AND 1, L_0x555db7f42f70, L_0x555db7f430a0, C4<1>, C4<1>;
v0x555db7ca0a40_0 .net "S", 0 0, L_0x555db7f42c20;  alias, 1 drivers
v0x555db7ca0b20_0 .net "a", 0 0, L_0x555db7f42f70;  alias, 1 drivers
v0x555db7ca0be0_0 .net "b", 0 0, L_0x555db7f430a0;  alias, 1 drivers
v0x555db7ca0cb0_0 .net "cout", 0 0, L_0x555db7f42c90;  alias, 1 drivers
S_0x555db7ca0e20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ca0540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f42d00 .functor XOR 1, L_0x555db7f427c0, L_0x555db7f42c20, C4<0>, C4<0>;
L_0x555db7f42e00 .functor AND 1, L_0x555db7f427c0, L_0x555db7f42c20, C4<1>, C4<1>;
v0x555db7ca1090_0 .net "S", 0 0, L_0x555db7f42d00;  alias, 1 drivers
v0x555db7ca1150_0 .net "a", 0 0, L_0x555db7f427c0;  alias, 1 drivers
v0x555db7ca1240_0 .net "b", 0 0, L_0x555db7f42c20;  alias, 1 drivers
v0x555db7ca1340_0 .net "cout", 0 0, L_0x555db7f42e00;  alias, 1 drivers
S_0x555db7ca1ad0 .scope generate, "genblk1[16]" "genblk1[16]" 3 28, 3 28 0, S_0x555db7c89020;
 .timescale 0 0;
P_0x555db7ca1de0 .param/l "i" 0 3 28, +C4<010000>;
S_0x555db7ca1ec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ca1ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f43740 .functor OR 1, L_0x555db7f43560, L_0x555db7f436d0, C4<0>, C4<0>;
v0x555db7ca2db0_0 .net "S", 0 0, L_0x555db7f435d0;  1 drivers
v0x555db7ca2e70_0 .net "a", 0 0, L_0x555db7f437b0;  1 drivers
v0x555db7ca2f40_0 .net "b", 0 0, L_0x555db7f438e0;  1 drivers
v0x555db7ca3040_0 .net "cin", 0 0, L_0x555db7f42e70;  alias, 1 drivers
v0x555db7ca3130_0 .net "cout", 0 0, L_0x555db7f43740;  alias, 1 drivers
v0x555db7ca3220_0 .net "cout1", 0 0, L_0x555db7f43560;  1 drivers
v0x555db7ca32c0_0 .net "cout2", 0 0, L_0x555db7f436d0;  1 drivers
v0x555db7ca3360_0 .net "s1", 0 0, L_0x555db7f434f0;  1 drivers
S_0x555db7ca2120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ca1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f434f0 .functor XOR 1, L_0x555db7f437b0, L_0x555db7f438e0, C4<0>, C4<0>;
L_0x555db7f43560 .functor AND 1, L_0x555db7f437b0, L_0x555db7f438e0, C4<1>, C4<1>;
v0x555db7ca23c0_0 .net "S", 0 0, L_0x555db7f434f0;  alias, 1 drivers
v0x555db7ca24a0_0 .net "a", 0 0, L_0x555db7f437b0;  alias, 1 drivers
v0x555db7ca2560_0 .net "b", 0 0, L_0x555db7f438e0;  alias, 1 drivers
v0x555db7ca2630_0 .net "cout", 0 0, L_0x555db7f43560;  alias, 1 drivers
S_0x555db7ca27a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ca1ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f435d0 .functor XOR 1, L_0x555db7f42e70, L_0x555db7f434f0, C4<0>, C4<0>;
L_0x555db7f436d0 .functor AND 1, L_0x555db7f42e70, L_0x555db7f434f0, C4<1>, C4<1>;
v0x555db7ca2a10_0 .net "S", 0 0, L_0x555db7f435d0;  alias, 1 drivers
v0x555db7ca2ad0_0 .net "a", 0 0, L_0x555db7f42e70;  alias, 1 drivers
v0x555db7ca2bc0_0 .net "b", 0 0, L_0x555db7f434f0;  alias, 1 drivers
v0x555db7ca2cc0_0 .net "cout", 0 0, L_0x555db7f436d0;  alias, 1 drivers
S_0x555db7ca3e60 .scope module, "ins7" "rca_Nbit" 3 174, 3 18 0, S_0x555db793af30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "cout";
P_0x555db71e6f80 .param/l "N" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x7f49c55c4660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555db7f6f0a0 .functor BUFZ 1, L_0x7f49c55c4660, C4<0>, C4<0>, C4<0>;
L_0x555db7f6f110 .functor BUFZ 1, L_0x555db7f6eb20, C4<0>, C4<0>, C4<0>;
v0x555db7cf5120_0 .net "S", 31 0, L_0x555db7f6f000;  alias, 1 drivers
v0x555db7cf5220_0 .net "a", 31 0, L_0x555db7f61430;  alias, 1 drivers
v0x555db7cf52e0_0 .net "b", 31 0, L_0x555db7f51710;  alias, 1 drivers
v0x555db7cf53b0 .array "carry", 0 32;
v0x555db7cf53b0_0 .net v0x555db7cf53b0 0, 0 0, L_0x555db7f6f0a0; 1 drivers
v0x555db7cf53b0_1 .net v0x555db7cf53b0 1, 0 0, L_0x555db7f61890; 1 drivers
v0x555db7cf53b0_2 .net v0x555db7cf53b0 2, 0 0, L_0x555db7f61ed0; 1 drivers
v0x555db7cf53b0_3 .net v0x555db7cf53b0 3, 0 0, L_0x555db7f62510; 1 drivers
v0x555db7cf53b0_4 .net v0x555db7cf53b0 4, 0 0, L_0x555db7f62ac0; 1 drivers
v0x555db7cf53b0_5 .net v0x555db7cf53b0 5, 0 0, L_0x555db7f63070; 1 drivers
v0x555db7cf53b0_6 .net v0x555db7cf53b0 6, 0 0, L_0x555db7f63590; 1 drivers
v0x555db7cf53b0_7 .net v0x555db7cf53b0 7, 0 0, L_0x555db7f63b20; 1 drivers
v0x555db7cf53b0_8 .net v0x555db7cf53b0 8, 0 0, L_0x555db7f640e0; 1 drivers
v0x555db7cf53b0_9 .net v0x555db7cf53b0 9, 0 0, L_0x555db7f64720; 1 drivers
v0x555db7cf53b0_10 .net v0x555db7cf53b0 10, 0 0, L_0x555db7f64ce0; 1 drivers
v0x555db7cf53b0_11 .net v0x555db7cf53b0 11, 0 0, L_0x555db7f65340; 1 drivers
v0x555db7cf53b0_12 .net v0x555db7cf53b0 12, 0 0, L_0x555db7f658a0; 1 drivers
v0x555db7cf53b0_13 .net v0x555db7cf53b0 13, 0 0, L_0x555db7f65eb0; 1 drivers
v0x555db7cf53b0_14 .net v0x555db7cf53b0 14, 0 0, L_0x555db7f664d0; 1 drivers
v0x555db7cf53b0_15 .net v0x555db7cf53b0 15, 0 0, L_0x555db7f66b00; 1 drivers
v0x555db7cf53b0_16 .net v0x555db7cf53b0 16, 0 0, L_0x555db7f67140; 1 drivers
v0x555db7cf53b0_17 .net v0x555db7cf53b0 17, 0 0, L_0x555db7f67790; 1 drivers
v0x555db7cf53b0_18 .net v0x555db7cf53b0 18, 0 0, L_0x555db7f67e60; 1 drivers
v0x555db7cf53b0_19 .net v0x555db7cf53b0 19, 0 0, L_0x555db7f68460; 1 drivers
v0x555db7cf53b0_20 .net v0x555db7cf53b0 20, 0 0, L_0x555db7f68b50; 1 drivers
v0x555db7cf53b0_21 .net v0x555db7cf53b0 21, 0 0, L_0x555db7f69250; 1 drivers
v0x555db7cf53b0_22 .net v0x555db7cf53b0 22, 0 0, L_0x555db7f69960; 1 drivers
v0x555db7cf53b0_23 .net v0x555db7cf53b0 23, 0 0, L_0x555db7f6a080; 1 drivers
v0x555db7cf53b0_24 .net v0x555db7cf53b0 24, 0 0, L_0x555db7f6a7b0; 1 drivers
v0x555db7cf53b0_25 .net v0x555db7cf53b0 25, 0 0, L_0x555db7f6aef0; 1 drivers
v0x555db7cf53b0_26 .net v0x555db7cf53b0 26, 0 0, L_0x555db7f6b640; 1 drivers
v0x555db7cf53b0_27 .net v0x555db7cf53b0 27, 0 0, L_0x555db7f6bda0; 1 drivers
v0x555db7cf53b0_28 .net v0x555db7cf53b0 28, 0 0, L_0x555db7f6c510; 1 drivers
v0x555db7cf53b0_29 .net v0x555db7cf53b0 29, 0 0, L_0x555db7f6cc90; 1 drivers
v0x555db7cf53b0_30 .net v0x555db7cf53b0 30, 0 0, L_0x555db7f6d7c0; 1 drivers
v0x555db7cf53b0_31 .net v0x555db7cf53b0 31, 0 0, L_0x555db7f6e370; 1 drivers
v0x555db7cf53b0_32 .net v0x555db7cf53b0 32, 0 0, L_0x555db7f6eb20; 1 drivers
v0x555db7cf55b0_0 .net "cin", 0 0, L_0x7f49c55c4660;  1 drivers
v0x555db7cf56a0_0 .net "cout", 0 0, L_0x555db7f6f110;  alias, 1 drivers
L_0x555db7f61990 .part L_0x555db7f61430, 0, 1;
L_0x555db7f61b50 .part L_0x555db7f51710, 0, 1;
L_0x555db7f61fd0 .part L_0x555db7f61430, 1, 1;
L_0x555db7f62100 .part L_0x555db7f51710, 1, 1;
L_0x555db7f62610 .part L_0x555db7f61430, 2, 1;
L_0x555db7f62740 .part L_0x555db7f51710, 2, 1;
L_0x555db7f62bc0 .part L_0x555db7f61430, 3, 1;
L_0x555db7f62cf0 .part L_0x555db7f51710, 3, 1;
L_0x555db7f63170 .part L_0x555db7f61430, 4, 1;
L_0x555db7f632a0 .part L_0x555db7f51710, 4, 1;
L_0x555db7f63690 .part L_0x555db7f61430, 5, 1;
L_0x555db7f637c0 .part L_0x555db7f51710, 5, 1;
L_0x555db7f63c20 .part L_0x555db7f61430, 6, 1;
L_0x555db7f63d50 .part L_0x555db7f51710, 6, 1;
L_0x555db7f641e0 .part L_0x555db7f61430, 7, 1;
L_0x555db7f64310 .part L_0x555db7f51710, 7, 1;
L_0x555db7f64820 .part L_0x555db7f61430, 8, 1;
L_0x555db7f64950 .part L_0x555db7f51710, 8, 1;
L_0x555db7f64de0 .part L_0x555db7f61430, 9, 1;
L_0x555db7f64f10 .part L_0x555db7f51710, 9, 1;
L_0x555db7f64a80 .part L_0x555db7f61430, 10, 1;
L_0x555db7f654d0 .part L_0x555db7f51710, 10, 1;
L_0x555db7f659a0 .part L_0x555db7f61430, 11, 1;
L_0x555db7f65ad0 .part L_0x555db7f51710, 11, 1;
L_0x555db7f65fb0 .part L_0x555db7f61430, 12, 1;
L_0x555db7f660e0 .part L_0x555db7f51710, 12, 1;
L_0x555db7f665d0 .part L_0x555db7f61430, 13, 1;
L_0x555db7f66700 .part L_0x555db7f51710, 13, 1;
L_0x555db7f66c00 .part L_0x555db7f61430, 14, 1;
L_0x555db7f66d30 .part L_0x555db7f51710, 14, 1;
L_0x555db7f67240 .part L_0x555db7f61430, 15, 1;
L_0x555db7f67370 .part L_0x555db7f51710, 15, 1;
L_0x555db7f67890 .part L_0x555db7f61430, 16, 1;
L_0x555db7f679c0 .part L_0x555db7f51710, 16, 1;
L_0x555db7f67f60 .part L_0x555db7f61430, 17, 1;
L_0x555db7f68090 .part L_0x555db7f51710, 17, 1;
L_0x555db7f68560 .part L_0x555db7f61430, 18, 1;
L_0x555db7f68690 .part L_0x555db7f51710, 18, 1;
L_0x555db7f68c50 .part L_0x555db7f61430, 19, 1;
L_0x555db7f68d80 .part L_0x555db7f51710, 19, 1;
L_0x555db7f69350 .part L_0x555db7f61430, 20, 1;
L_0x555db7f69480 .part L_0x555db7f51710, 20, 1;
L_0x555db7f69a60 .part L_0x555db7f61430, 21, 1;
L_0x555db7f69b90 .part L_0x555db7f51710, 21, 1;
L_0x555db7f6a180 .part L_0x555db7f61430, 22, 1;
L_0x555db7f6a2b0 .part L_0x555db7f51710, 22, 1;
L_0x555db7f6a8b0 .part L_0x555db7f61430, 23, 1;
L_0x555db7f6a9e0 .part L_0x555db7f51710, 23, 1;
L_0x555db7f6aff0 .part L_0x555db7f61430, 24, 1;
L_0x555db7f6b120 .part L_0x555db7f51710, 24, 1;
L_0x555db7f6b740 .part L_0x555db7f61430, 25, 1;
L_0x555db7f6b870 .part L_0x555db7f51710, 25, 1;
L_0x555db7f6bea0 .part L_0x555db7f61430, 26, 1;
L_0x555db7f6bfd0 .part L_0x555db7f51710, 26, 1;
L_0x555db7f6c610 .part L_0x555db7f61430, 27, 1;
L_0x555db7f6c740 .part L_0x555db7f51710, 27, 1;
L_0x555db7f6cd90 .part L_0x555db7f61430, 28, 1;
L_0x555db7f6d2d0 .part L_0x555db7f51710, 28, 1;
L_0x555db7f6d8c0 .part L_0x555db7f61430, 29, 1;
L_0x555db7f6d9f0 .part L_0x555db7f51710, 29, 1;
L_0x555db7f6e470 .part L_0x555db7f61430, 30, 1;
L_0x555db7f6e5a0 .part L_0x555db7f51710, 30, 1;
L_0x555db7f6eb90 .part L_0x555db7f61430, 31, 1;
L_0x555db7f6ecc0 .part L_0x555db7f51710, 31, 1;
LS_0x555db7f6f000_0_0 .concat8 [ 1 1 1 1], L_0x555db7f61690, L_0x555db7f61d60, L_0x555db7f623a0, L_0x555db7f62950;
LS_0x555db7f6f000_0_4 .concat8 [ 1 1 1 1], L_0x555db7f62f00, L_0x555db7f63420, L_0x555db7f63a40, L_0x555db7f63f70;
LS_0x555db7f6f000_0_8 .concat8 [ 1 1 1 1], L_0x555db7f645b0, L_0x555db7f64c00, L_0x555db7f651d0, L_0x555db7f65730;
LS_0x555db7f6f000_0_12 .concat8 [ 1 1 1 1], L_0x555db7f65d40, L_0x555db7f66360, L_0x555db7f66990, L_0x555db7f66fd0;
LS_0x555db7f6f000_0_16 .concat8 [ 1 1 1 1], L_0x555db7f67620, L_0x555db7f67cf0, L_0x555db7f682f0, L_0x555db7f689e0;
LS_0x555db7f6f000_0_20 .concat8 [ 1 1 1 1], L_0x555db7f690e0, L_0x555db7f697f0, L_0x555db7f69f10, L_0x555db7f6a640;
LS_0x555db7f6f000_0_24 .concat8 [ 1 1 1 1], L_0x555db7f6ad80, L_0x555db7f6b4d0, L_0x555db7f6bc30, L_0x555db7f6c3a0;
LS_0x555db7f6f000_0_28 .concat8 [ 1 1 1 1], L_0x555db7f6cb20, L_0x555db7f6d650, L_0x555db7f6e200, L_0x555db7f6e9b0;
LS_0x555db7f6f000_1_0 .concat8 [ 4 4 4 4], LS_0x555db7f6f000_0_0, LS_0x555db7f6f000_0_4, LS_0x555db7f6f000_0_8, LS_0x555db7f6f000_0_12;
LS_0x555db7f6f000_1_4 .concat8 [ 4 4 4 4], LS_0x555db7f6f000_0_16, LS_0x555db7f6f000_0_20, LS_0x555db7f6f000_0_24, LS_0x555db7f6f000_0_28;
L_0x555db7f6f000 .concat8 [ 16 16 0 0], LS_0x555db7f6f000_1_0, LS_0x555db7f6f000_1_4;
S_0x555db7ca4200 .scope generate, "genblk1[0]" "genblk1[0]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ca4400 .param/l "i" 0 3 28, +C4<00>;
S_0x555db7ca44e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ca4200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f61890 .functor OR 1, L_0x555db7f61620, L_0x555db7f61790, C4<0>, C4<0>;
v0x555db7ca5410_0 .net "S", 0 0, L_0x555db7f61690;  1 drivers
v0x555db7ca54d0_0 .net "a", 0 0, L_0x555db7f61990;  1 drivers
v0x555db7ca55a0_0 .net "b", 0 0, L_0x555db7f61b50;  1 drivers
v0x555db7ca56a0_0 .net "cin", 0 0, L_0x555db7f6f0a0;  alias, 1 drivers
v0x555db7ca5770_0 .net "cout", 0 0, L_0x555db7f61890;  alias, 1 drivers
v0x555db7ca5860_0 .net "cout1", 0 0, L_0x555db7f61620;  1 drivers
v0x555db7ca5900_0 .net "cout2", 0 0, L_0x555db7f61790;  1 drivers
v0x555db7ca59d0_0 .net "s1", 0 0, L_0x555db7f615b0;  1 drivers
S_0x555db7ca4770 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ca44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f615b0 .functor XOR 1, L_0x555db7f61990, L_0x555db7f61b50, C4<0>, C4<0>;
L_0x555db7f61620 .functor AND 1, L_0x555db7f61990, L_0x555db7f61b50, C4<1>, C4<1>;
v0x555db7ca4a10_0 .net "S", 0 0, L_0x555db7f615b0;  alias, 1 drivers
v0x555db7ca4af0_0 .net "a", 0 0, L_0x555db7f61990;  alias, 1 drivers
v0x555db7ca4bb0_0 .net "b", 0 0, L_0x555db7f61b50;  alias, 1 drivers
v0x555db7ca4c80_0 .net "cout", 0 0, L_0x555db7f61620;  alias, 1 drivers
S_0x555db7ca4df0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ca44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f61690 .functor XOR 1, L_0x555db7f6f0a0, L_0x555db7f615b0, C4<0>, C4<0>;
L_0x555db7f61790 .functor AND 1, L_0x555db7f6f0a0, L_0x555db7f615b0, C4<1>, C4<1>;
v0x555db7ca5060_0 .net "S", 0 0, L_0x555db7f61690;  alias, 1 drivers
v0x555db7ca5120_0 .net "a", 0 0, L_0x555db7f6f0a0;  alias, 1 drivers
v0x555db7ca51e0_0 .net "b", 0 0, L_0x555db7f615b0;  alias, 1 drivers
v0x555db7ca52e0_0 .net "cout", 0 0, L_0x555db7f61790;  alias, 1 drivers
S_0x555db7ca5ac0 .scope generate, "genblk1[1]" "genblk1[1]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ca5cc0 .param/l "i" 0 3 28, +C4<01>;
S_0x555db7ca5d80 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ca5ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f61ed0 .functor OR 1, L_0x555db7f61cf0, L_0x555db7f61e60, C4<0>, C4<0>;
v0x555db7ca6c70_0 .net "S", 0 0, L_0x555db7f61d60;  1 drivers
v0x555db7ca6d30_0 .net "a", 0 0, L_0x555db7f61fd0;  1 drivers
v0x555db7ca6e00_0 .net "b", 0 0, L_0x555db7f62100;  1 drivers
v0x555db7ca6f00_0 .net "cin", 0 0, L_0x555db7f61890;  alias, 1 drivers
v0x555db7ca6ff0_0 .net "cout", 0 0, L_0x555db7f61ed0;  alias, 1 drivers
v0x555db7ca70e0_0 .net "cout1", 0 0, L_0x555db7f61cf0;  1 drivers
v0x555db7ca7180_0 .net "cout2", 0 0, L_0x555db7f61e60;  1 drivers
v0x555db7ca7220_0 .net "s1", 0 0, L_0x555db7f61c80;  1 drivers
S_0x555db7ca5fe0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ca5d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f61c80 .functor XOR 1, L_0x555db7f61fd0, L_0x555db7f62100, C4<0>, C4<0>;
L_0x555db7f61cf0 .functor AND 1, L_0x555db7f61fd0, L_0x555db7f62100, C4<1>, C4<1>;
v0x555db7ca6280_0 .net "S", 0 0, L_0x555db7f61c80;  alias, 1 drivers
v0x555db7ca6360_0 .net "a", 0 0, L_0x555db7f61fd0;  alias, 1 drivers
v0x555db7ca6420_0 .net "b", 0 0, L_0x555db7f62100;  alias, 1 drivers
v0x555db7ca64f0_0 .net "cout", 0 0, L_0x555db7f61cf0;  alias, 1 drivers
S_0x555db7ca6660 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ca5d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f61d60 .functor XOR 1, L_0x555db7f61890, L_0x555db7f61c80, C4<0>, C4<0>;
L_0x555db7f61e60 .functor AND 1, L_0x555db7f61890, L_0x555db7f61c80, C4<1>, C4<1>;
v0x555db7ca68d0_0 .net "S", 0 0, L_0x555db7f61d60;  alias, 1 drivers
v0x555db7ca6990_0 .net "a", 0 0, L_0x555db7f61890;  alias, 1 drivers
v0x555db7ca6a80_0 .net "b", 0 0, L_0x555db7f61c80;  alias, 1 drivers
v0x555db7ca6b80_0 .net "cout", 0 0, L_0x555db7f61e60;  alias, 1 drivers
S_0x555db7ca7310 .scope generate, "genblk1[2]" "genblk1[2]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ca7510 .param/l "i" 0 3 28, +C4<010>;
S_0x555db7ca75d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ca7310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f62510 .functor OR 1, L_0x555db7f62330, L_0x555db7f624a0, C4<0>, C4<0>;
v0x555db7ca84f0_0 .net "S", 0 0, L_0x555db7f623a0;  1 drivers
v0x555db7ca85b0_0 .net "a", 0 0, L_0x555db7f62610;  1 drivers
v0x555db7ca8680_0 .net "b", 0 0, L_0x555db7f62740;  1 drivers
v0x555db7ca8780_0 .net "cin", 0 0, L_0x555db7f61ed0;  alias, 1 drivers
v0x555db7ca8870_0 .net "cout", 0 0, L_0x555db7f62510;  alias, 1 drivers
v0x555db7ca8960_0 .net "cout1", 0 0, L_0x555db7f62330;  1 drivers
v0x555db7ca8a00_0 .net "cout2", 0 0, L_0x555db7f624a0;  1 drivers
v0x555db7ca8aa0_0 .net "s1", 0 0, L_0x555db7f622c0;  1 drivers
S_0x555db7ca7860 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ca75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f622c0 .functor XOR 1, L_0x555db7f62610, L_0x555db7f62740, C4<0>, C4<0>;
L_0x555db7f62330 .functor AND 1, L_0x555db7f62610, L_0x555db7f62740, C4<1>, C4<1>;
v0x555db7ca7b00_0 .net "S", 0 0, L_0x555db7f622c0;  alias, 1 drivers
v0x555db7ca7be0_0 .net "a", 0 0, L_0x555db7f62610;  alias, 1 drivers
v0x555db7ca7ca0_0 .net "b", 0 0, L_0x555db7f62740;  alias, 1 drivers
v0x555db7ca7d70_0 .net "cout", 0 0, L_0x555db7f62330;  alias, 1 drivers
S_0x555db7ca7ee0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ca75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f623a0 .functor XOR 1, L_0x555db7f61ed0, L_0x555db7f622c0, C4<0>, C4<0>;
L_0x555db7f624a0 .functor AND 1, L_0x555db7f61ed0, L_0x555db7f622c0, C4<1>, C4<1>;
v0x555db7ca8150_0 .net "S", 0 0, L_0x555db7f623a0;  alias, 1 drivers
v0x555db7ca8210_0 .net "a", 0 0, L_0x555db7f61ed0;  alias, 1 drivers
v0x555db7ca8300_0 .net "b", 0 0, L_0x555db7f622c0;  alias, 1 drivers
v0x555db7ca8400_0 .net "cout", 0 0, L_0x555db7f624a0;  alias, 1 drivers
S_0x555db7ca8b90 .scope generate, "genblk1[3]" "genblk1[3]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ca8d90 .param/l "i" 0 3 28, +C4<011>;
S_0x555db7ca8e70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ca8b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f62ac0 .functor OR 1, L_0x555db7f628e0, L_0x555db7f62a50, C4<0>, C4<0>;
v0x555db7ca9d60_0 .net "S", 0 0, L_0x555db7f62950;  1 drivers
v0x555db7ca9e20_0 .net "a", 0 0, L_0x555db7f62bc0;  1 drivers
v0x555db7ca9ef0_0 .net "b", 0 0, L_0x555db7f62cf0;  1 drivers
v0x555db7ca9ff0_0 .net "cin", 0 0, L_0x555db7f62510;  alias, 1 drivers
v0x555db7caa0e0_0 .net "cout", 0 0, L_0x555db7f62ac0;  alias, 1 drivers
v0x555db7caa1d0_0 .net "cout1", 0 0, L_0x555db7f628e0;  1 drivers
v0x555db7caa270_0 .net "cout2", 0 0, L_0x555db7f62a50;  1 drivers
v0x555db7caa310_0 .net "s1", 0 0, L_0x555db7f62870;  1 drivers
S_0x555db7ca90d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ca8e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f62870 .functor XOR 1, L_0x555db7f62bc0, L_0x555db7f62cf0, C4<0>, C4<0>;
L_0x555db7f628e0 .functor AND 1, L_0x555db7f62bc0, L_0x555db7f62cf0, C4<1>, C4<1>;
v0x555db7ca9370_0 .net "S", 0 0, L_0x555db7f62870;  alias, 1 drivers
v0x555db7ca9450_0 .net "a", 0 0, L_0x555db7f62bc0;  alias, 1 drivers
v0x555db7ca9510_0 .net "b", 0 0, L_0x555db7f62cf0;  alias, 1 drivers
v0x555db7ca95e0_0 .net "cout", 0 0, L_0x555db7f628e0;  alias, 1 drivers
S_0x555db7ca9750 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ca8e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f62950 .functor XOR 1, L_0x555db7f62510, L_0x555db7f62870, C4<0>, C4<0>;
L_0x555db7f62a50 .functor AND 1, L_0x555db7f62510, L_0x555db7f62870, C4<1>, C4<1>;
v0x555db7ca99c0_0 .net "S", 0 0, L_0x555db7f62950;  alias, 1 drivers
v0x555db7ca9a80_0 .net "a", 0 0, L_0x555db7f62510;  alias, 1 drivers
v0x555db7ca9b70_0 .net "b", 0 0, L_0x555db7f62870;  alias, 1 drivers
v0x555db7ca9c70_0 .net "cout", 0 0, L_0x555db7f62a50;  alias, 1 drivers
S_0x555db7caa400 .scope generate, "genblk1[4]" "genblk1[4]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7caa650 .param/l "i" 0 3 28, +C4<0100>;
S_0x555db7caa730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7caa400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f63070 .functor OR 1, L_0x555db7f62e90, L_0x555db7f63000, C4<0>, C4<0>;
v0x555db7cab5f0_0 .net "S", 0 0, L_0x555db7f62f00;  1 drivers
v0x555db7cab6b0_0 .net "a", 0 0, L_0x555db7f63170;  1 drivers
v0x555db7cab780_0 .net "b", 0 0, L_0x555db7f632a0;  1 drivers
v0x555db7cab880_0 .net "cin", 0 0, L_0x555db7f62ac0;  alias, 1 drivers
v0x555db7cab970_0 .net "cout", 0 0, L_0x555db7f63070;  alias, 1 drivers
v0x555db7caba60_0 .net "cout1", 0 0, L_0x555db7f62e90;  1 drivers
v0x555db7cabb00_0 .net "cout2", 0 0, L_0x555db7f63000;  1 drivers
v0x555db7cabba0_0 .net "s1", 0 0, L_0x555db7f62e20;  1 drivers
S_0x555db7caa990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7caa730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f62e20 .functor XOR 1, L_0x555db7f63170, L_0x555db7f632a0, C4<0>, C4<0>;
L_0x555db7f62e90 .functor AND 1, L_0x555db7f63170, L_0x555db7f632a0, C4<1>, C4<1>;
v0x555db7caac00_0 .net "S", 0 0, L_0x555db7f62e20;  alias, 1 drivers
v0x555db7caace0_0 .net "a", 0 0, L_0x555db7f63170;  alias, 1 drivers
v0x555db7caada0_0 .net "b", 0 0, L_0x555db7f632a0;  alias, 1 drivers
v0x555db7caae70_0 .net "cout", 0 0, L_0x555db7f62e90;  alias, 1 drivers
S_0x555db7caafe0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7caa730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f62f00 .functor XOR 1, L_0x555db7f62ac0, L_0x555db7f62e20, C4<0>, C4<0>;
L_0x555db7f63000 .functor AND 1, L_0x555db7f62ac0, L_0x555db7f62e20, C4<1>, C4<1>;
v0x555db7cab250_0 .net "S", 0 0, L_0x555db7f62f00;  alias, 1 drivers
v0x555db7cab310_0 .net "a", 0 0, L_0x555db7f62ac0;  alias, 1 drivers
v0x555db7cab400_0 .net "b", 0 0, L_0x555db7f62e20;  alias, 1 drivers
v0x555db7cab500_0 .net "cout", 0 0, L_0x555db7f63000;  alias, 1 drivers
S_0x555db7cabc90 .scope generate, "genblk1[5]" "genblk1[5]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cabe90 .param/l "i" 0 3 28, +C4<0101>;
S_0x555db7cabf70 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cabc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f63590 .functor OR 1, L_0x555db7f633b0, L_0x555db7f63520, C4<0>, C4<0>;
v0x555db7ccce60_0 .net "S", 0 0, L_0x555db7f63420;  1 drivers
v0x555db7cccf20_0 .net "a", 0 0, L_0x555db7f63690;  1 drivers
v0x555db7cccff0_0 .net "b", 0 0, L_0x555db7f637c0;  1 drivers
v0x555db7ccd0f0_0 .net "cin", 0 0, L_0x555db7f63070;  alias, 1 drivers
v0x555db7ccd1e0_0 .net "cout", 0 0, L_0x555db7f63590;  alias, 1 drivers
v0x555db7ccd2d0_0 .net "cout1", 0 0, L_0x555db7f633b0;  1 drivers
v0x555db7ccd370_0 .net "cout2", 0 0, L_0x555db7f63520;  1 drivers
v0x555db7ccd410_0 .net "s1", 0 0, L_0x555db7f63340;  1 drivers
S_0x555db7cac1d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cabf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f63340 .functor XOR 1, L_0x555db7f63690, L_0x555db7f637c0, C4<0>, C4<0>;
L_0x555db7f633b0 .functor AND 1, L_0x555db7f63690, L_0x555db7f637c0, C4<1>, C4<1>;
v0x555db7cac470_0 .net "S", 0 0, L_0x555db7f63340;  alias, 1 drivers
v0x555db7cac550_0 .net "a", 0 0, L_0x555db7f63690;  alias, 1 drivers
v0x555db7cac610_0 .net "b", 0 0, L_0x555db7f637c0;  alias, 1 drivers
v0x555db7cac6e0_0 .net "cout", 0 0, L_0x555db7f633b0;  alias, 1 drivers
S_0x555db7cac850 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cabf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f63420 .functor XOR 1, L_0x555db7f63070, L_0x555db7f63340, C4<0>, C4<0>;
L_0x555db7f63520 .functor AND 1, L_0x555db7f63070, L_0x555db7f63340, C4<1>, C4<1>;
v0x555db7cacac0_0 .net "S", 0 0, L_0x555db7f63420;  alias, 1 drivers
v0x555db7cacb80_0 .net "a", 0 0, L_0x555db7f63070;  alias, 1 drivers
v0x555db7cacc70_0 .net "b", 0 0, L_0x555db7f63340;  alias, 1 drivers
v0x555db7cacd70_0 .net "cout", 0 0, L_0x555db7f63520;  alias, 1 drivers
S_0x555db7ccd500 .scope generate, "genblk1[6]" "genblk1[6]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ccd700 .param/l "i" 0 3 28, +C4<0110>;
S_0x555db7ccd7e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ccd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f63b20 .functor OR 1, L_0x555db7f639d0, L_0x555db7f63ab0, C4<0>, C4<0>;
v0x555db7cce6d0_0 .net "S", 0 0, L_0x555db7f63a40;  1 drivers
v0x555db7cce790_0 .net "a", 0 0, L_0x555db7f63c20;  1 drivers
v0x555db7cce860_0 .net "b", 0 0, L_0x555db7f63d50;  1 drivers
v0x555db7cce960_0 .net "cin", 0 0, L_0x555db7f63590;  alias, 1 drivers
v0x555db7ccea50_0 .net "cout", 0 0, L_0x555db7f63b20;  alias, 1 drivers
v0x555db7cceb40_0 .net "cout1", 0 0, L_0x555db7f639d0;  1 drivers
v0x555db7ccebe0_0 .net "cout2", 0 0, L_0x555db7f63ab0;  1 drivers
v0x555db7ccec80_0 .net "s1", 0 0, L_0x555db7f63960;  1 drivers
S_0x555db7ccda40 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ccd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f63960 .functor XOR 1, L_0x555db7f63c20, L_0x555db7f63d50, C4<0>, C4<0>;
L_0x555db7f639d0 .functor AND 1, L_0x555db7f63c20, L_0x555db7f63d50, C4<1>, C4<1>;
v0x555db7ccdce0_0 .net "S", 0 0, L_0x555db7f63960;  alias, 1 drivers
v0x555db7ccddc0_0 .net "a", 0 0, L_0x555db7f63c20;  alias, 1 drivers
v0x555db7ccde80_0 .net "b", 0 0, L_0x555db7f63d50;  alias, 1 drivers
v0x555db7ccdf50_0 .net "cout", 0 0, L_0x555db7f639d0;  alias, 1 drivers
S_0x555db7cce0c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ccd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f63a40 .functor XOR 1, L_0x555db7f63590, L_0x555db7f63960, C4<0>, C4<0>;
L_0x555db7f63ab0 .functor AND 1, L_0x555db7f63590, L_0x555db7f63960, C4<1>, C4<1>;
v0x555db7cce330_0 .net "S", 0 0, L_0x555db7f63a40;  alias, 1 drivers
v0x555db7cce3f0_0 .net "a", 0 0, L_0x555db7f63590;  alias, 1 drivers
v0x555db7cce4e0_0 .net "b", 0 0, L_0x555db7f63960;  alias, 1 drivers
v0x555db7cce5e0_0 .net "cout", 0 0, L_0x555db7f63ab0;  alias, 1 drivers
S_0x555db7cced70 .scope generate, "genblk1[7]" "genblk1[7]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ccef70 .param/l "i" 0 3 28, +C4<0111>;
S_0x555db7ccf050 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cced70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f640e0 .functor OR 1, L_0x555db7f63f00, L_0x555db7f64070, C4<0>, C4<0>;
v0x555db7ccff40_0 .net "S", 0 0, L_0x555db7f63f70;  1 drivers
v0x555db7cd0000_0 .net "a", 0 0, L_0x555db7f641e0;  1 drivers
v0x555db7cd00d0_0 .net "b", 0 0, L_0x555db7f64310;  1 drivers
v0x555db7cd01d0_0 .net "cin", 0 0, L_0x555db7f63b20;  alias, 1 drivers
v0x555db7cd02c0_0 .net "cout", 0 0, L_0x555db7f640e0;  alias, 1 drivers
v0x555db7cd03b0_0 .net "cout1", 0 0, L_0x555db7f63f00;  1 drivers
v0x555db7cd0450_0 .net "cout2", 0 0, L_0x555db7f64070;  1 drivers
v0x555db7cd04f0_0 .net "s1", 0 0, L_0x555db7f638f0;  1 drivers
S_0x555db7ccf2b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ccf050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f638f0 .functor XOR 1, L_0x555db7f641e0, L_0x555db7f64310, C4<0>, C4<0>;
L_0x555db7f63f00 .functor AND 1, L_0x555db7f641e0, L_0x555db7f64310, C4<1>, C4<1>;
v0x555db7ccf550_0 .net "S", 0 0, L_0x555db7f638f0;  alias, 1 drivers
v0x555db7ccf630_0 .net "a", 0 0, L_0x555db7f641e0;  alias, 1 drivers
v0x555db7ccf6f0_0 .net "b", 0 0, L_0x555db7f64310;  alias, 1 drivers
v0x555db7ccf7c0_0 .net "cout", 0 0, L_0x555db7f63f00;  alias, 1 drivers
S_0x555db7ccf930 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ccf050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f63f70 .functor XOR 1, L_0x555db7f63b20, L_0x555db7f638f0, C4<0>, C4<0>;
L_0x555db7f64070 .functor AND 1, L_0x555db7f63b20, L_0x555db7f638f0, C4<1>, C4<1>;
v0x555db7ccfba0_0 .net "S", 0 0, L_0x555db7f63f70;  alias, 1 drivers
v0x555db7ccfc60_0 .net "a", 0 0, L_0x555db7f63b20;  alias, 1 drivers
v0x555db7ccfd50_0 .net "b", 0 0, L_0x555db7f638f0;  alias, 1 drivers
v0x555db7ccfe50_0 .net "cout", 0 0, L_0x555db7f64070;  alias, 1 drivers
S_0x555db7cd05e0 .scope generate, "genblk1[8]" "genblk1[8]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7caa600 .param/l "i" 0 3 28, +C4<01000>;
S_0x555db7cd0870 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cd05e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f64720 .functor OR 1, L_0x555db7f64540, L_0x555db7f646b0, C4<0>, C4<0>;
v0x555db7cd1760_0 .net "S", 0 0, L_0x555db7f645b0;  1 drivers
v0x555db7cd1820_0 .net "a", 0 0, L_0x555db7f64820;  1 drivers
v0x555db7cd18f0_0 .net "b", 0 0, L_0x555db7f64950;  1 drivers
v0x555db7cd19f0_0 .net "cin", 0 0, L_0x555db7f640e0;  alias, 1 drivers
v0x555db7cd1ae0_0 .net "cout", 0 0, L_0x555db7f64720;  alias, 1 drivers
v0x555db7cd1bd0_0 .net "cout1", 0 0, L_0x555db7f64540;  1 drivers
v0x555db7cd1c70_0 .net "cout2", 0 0, L_0x555db7f646b0;  1 drivers
v0x555db7cd1d10_0 .net "s1", 0 0, L_0x555db7f644d0;  1 drivers
S_0x555db7cd0ad0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cd0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f644d0 .functor XOR 1, L_0x555db7f64820, L_0x555db7f64950, C4<0>, C4<0>;
L_0x555db7f64540 .functor AND 1, L_0x555db7f64820, L_0x555db7f64950, C4<1>, C4<1>;
v0x555db7cd0d70_0 .net "S", 0 0, L_0x555db7f644d0;  alias, 1 drivers
v0x555db7cd0e50_0 .net "a", 0 0, L_0x555db7f64820;  alias, 1 drivers
v0x555db7cd0f10_0 .net "b", 0 0, L_0x555db7f64950;  alias, 1 drivers
v0x555db7cd0fe0_0 .net "cout", 0 0, L_0x555db7f64540;  alias, 1 drivers
S_0x555db7cd1150 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cd0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f645b0 .functor XOR 1, L_0x555db7f640e0, L_0x555db7f644d0, C4<0>, C4<0>;
L_0x555db7f646b0 .functor AND 1, L_0x555db7f640e0, L_0x555db7f644d0, C4<1>, C4<1>;
v0x555db7cd13c0_0 .net "S", 0 0, L_0x555db7f645b0;  alias, 1 drivers
v0x555db7cd1480_0 .net "a", 0 0, L_0x555db7f640e0;  alias, 1 drivers
v0x555db7cd1570_0 .net "b", 0 0, L_0x555db7f644d0;  alias, 1 drivers
v0x555db7cd1670_0 .net "cout", 0 0, L_0x555db7f646b0;  alias, 1 drivers
S_0x555db7cd1e00 .scope generate, "genblk1[9]" "genblk1[9]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cd2000 .param/l "i" 0 3 28, +C4<01001>;
S_0x555db7cd20e0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cd1e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f64ce0 .functor OR 1, L_0x555db7f64b90, L_0x555db7f64c70, C4<0>, C4<0>;
v0x555db7cd2fd0_0 .net "S", 0 0, L_0x555db7f64c00;  1 drivers
v0x555db7cd3090_0 .net "a", 0 0, L_0x555db7f64de0;  1 drivers
v0x555db7cd3160_0 .net "b", 0 0, L_0x555db7f64f10;  1 drivers
v0x555db7cd3260_0 .net "cin", 0 0, L_0x555db7f64720;  alias, 1 drivers
v0x555db7cd3350_0 .net "cout", 0 0, L_0x555db7f64ce0;  alias, 1 drivers
v0x555db7cd3440_0 .net "cout1", 0 0, L_0x555db7f64b90;  1 drivers
v0x555db7cd34e0_0 .net "cout2", 0 0, L_0x555db7f64c70;  1 drivers
v0x555db7cd3580_0 .net "s1", 0 0, L_0x555db7f64b20;  1 drivers
S_0x555db7cd2340 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cd20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f64b20 .functor XOR 1, L_0x555db7f64de0, L_0x555db7f64f10, C4<0>, C4<0>;
L_0x555db7f64b90 .functor AND 1, L_0x555db7f64de0, L_0x555db7f64f10, C4<1>, C4<1>;
v0x555db7cd25e0_0 .net "S", 0 0, L_0x555db7f64b20;  alias, 1 drivers
v0x555db7cd26c0_0 .net "a", 0 0, L_0x555db7f64de0;  alias, 1 drivers
v0x555db7cd2780_0 .net "b", 0 0, L_0x555db7f64f10;  alias, 1 drivers
v0x555db7cd2850_0 .net "cout", 0 0, L_0x555db7f64b90;  alias, 1 drivers
S_0x555db7cd29c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cd20e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f64c00 .functor XOR 1, L_0x555db7f64720, L_0x555db7f64b20, C4<0>, C4<0>;
L_0x555db7f64c70 .functor AND 1, L_0x555db7f64720, L_0x555db7f64b20, C4<1>, C4<1>;
v0x555db7cd2c30_0 .net "S", 0 0, L_0x555db7f64c00;  alias, 1 drivers
v0x555db7cd2cf0_0 .net "a", 0 0, L_0x555db7f64720;  alias, 1 drivers
v0x555db7cd2de0_0 .net "b", 0 0, L_0x555db7f64b20;  alias, 1 drivers
v0x555db7cd2ee0_0 .net "cout", 0 0, L_0x555db7f64c70;  alias, 1 drivers
S_0x555db7cd3670 .scope generate, "genblk1[10]" "genblk1[10]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cd3870 .param/l "i" 0 3 28, +C4<01010>;
S_0x555db7cd3950 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cd3670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f65340 .functor OR 1, L_0x555db7f65160, L_0x555db7f652d0, C4<0>, C4<0>;
v0x555db7cd4840_0 .net "S", 0 0, L_0x555db7f651d0;  1 drivers
v0x555db7cd4900_0 .net "a", 0 0, L_0x555db7f64a80;  1 drivers
v0x555db7cd49d0_0 .net "b", 0 0, L_0x555db7f654d0;  1 drivers
v0x555db7cd4ad0_0 .net "cin", 0 0, L_0x555db7f64ce0;  alias, 1 drivers
v0x555db7cd4bc0_0 .net "cout", 0 0, L_0x555db7f65340;  alias, 1 drivers
v0x555db7cd4cb0_0 .net "cout1", 0 0, L_0x555db7f65160;  1 drivers
v0x555db7cd4d50_0 .net "cout2", 0 0, L_0x555db7f652d0;  1 drivers
v0x555db7cd4df0_0 .net "s1", 0 0, L_0x555db7f650f0;  1 drivers
S_0x555db7cd3bb0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cd3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f650f0 .functor XOR 1, L_0x555db7f64a80, L_0x555db7f654d0, C4<0>, C4<0>;
L_0x555db7f65160 .functor AND 1, L_0x555db7f64a80, L_0x555db7f654d0, C4<1>, C4<1>;
v0x555db7cd3e50_0 .net "S", 0 0, L_0x555db7f650f0;  alias, 1 drivers
v0x555db7cd3f30_0 .net "a", 0 0, L_0x555db7f64a80;  alias, 1 drivers
v0x555db7cd3ff0_0 .net "b", 0 0, L_0x555db7f654d0;  alias, 1 drivers
v0x555db7cd40c0_0 .net "cout", 0 0, L_0x555db7f65160;  alias, 1 drivers
S_0x555db7cd4230 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cd3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f651d0 .functor XOR 1, L_0x555db7f64ce0, L_0x555db7f650f0, C4<0>, C4<0>;
L_0x555db7f652d0 .functor AND 1, L_0x555db7f64ce0, L_0x555db7f650f0, C4<1>, C4<1>;
v0x555db7cd44a0_0 .net "S", 0 0, L_0x555db7f651d0;  alias, 1 drivers
v0x555db7cd4560_0 .net "a", 0 0, L_0x555db7f64ce0;  alias, 1 drivers
v0x555db7cd4650_0 .net "b", 0 0, L_0x555db7f650f0;  alias, 1 drivers
v0x555db7cd4750_0 .net "cout", 0 0, L_0x555db7f652d0;  alias, 1 drivers
S_0x555db7cd4ee0 .scope generate, "genblk1[11]" "genblk1[11]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cd50e0 .param/l "i" 0 3 28, +C4<01011>;
S_0x555db7cd51c0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cd4ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f658a0 .functor OR 1, L_0x555db7f656c0, L_0x555db7f65830, C4<0>, C4<0>;
v0x555db7cd60b0_0 .net "S", 0 0, L_0x555db7f65730;  1 drivers
v0x555db7cd6170_0 .net "a", 0 0, L_0x555db7f659a0;  1 drivers
v0x555db7cd6240_0 .net "b", 0 0, L_0x555db7f65ad0;  1 drivers
v0x555db7cd6340_0 .net "cin", 0 0, L_0x555db7f65340;  alias, 1 drivers
v0x555db7cd6430_0 .net "cout", 0 0, L_0x555db7f658a0;  alias, 1 drivers
v0x555db7cd6520_0 .net "cout1", 0 0, L_0x555db7f656c0;  1 drivers
v0x555db7cd65c0_0 .net "cout2", 0 0, L_0x555db7f65830;  1 drivers
v0x555db7cd6660_0 .net "s1", 0 0, L_0x555db7f65040;  1 drivers
S_0x555db7cd5420 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cd51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f65040 .functor XOR 1, L_0x555db7f659a0, L_0x555db7f65ad0, C4<0>, C4<0>;
L_0x555db7f656c0 .functor AND 1, L_0x555db7f659a0, L_0x555db7f65ad0, C4<1>, C4<1>;
v0x555db7cd56c0_0 .net "S", 0 0, L_0x555db7f65040;  alias, 1 drivers
v0x555db7cd57a0_0 .net "a", 0 0, L_0x555db7f659a0;  alias, 1 drivers
v0x555db7cd5860_0 .net "b", 0 0, L_0x555db7f65ad0;  alias, 1 drivers
v0x555db7cd5930_0 .net "cout", 0 0, L_0x555db7f656c0;  alias, 1 drivers
S_0x555db7cd5aa0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cd51c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f65730 .functor XOR 1, L_0x555db7f65340, L_0x555db7f65040, C4<0>, C4<0>;
L_0x555db7f65830 .functor AND 1, L_0x555db7f65340, L_0x555db7f65040, C4<1>, C4<1>;
v0x555db7cd5d10_0 .net "S", 0 0, L_0x555db7f65730;  alias, 1 drivers
v0x555db7cd5dd0_0 .net "a", 0 0, L_0x555db7f65340;  alias, 1 drivers
v0x555db7cd5ec0_0 .net "b", 0 0, L_0x555db7f65040;  alias, 1 drivers
v0x555db7cd5fc0_0 .net "cout", 0 0, L_0x555db7f65830;  alias, 1 drivers
S_0x555db7cd6750 .scope generate, "genblk1[12]" "genblk1[12]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cd6950 .param/l "i" 0 3 28, +C4<01100>;
S_0x555db7cd6a30 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cd6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f65eb0 .functor OR 1, L_0x555db7f65cd0, L_0x555db7f65e40, C4<0>, C4<0>;
v0x555db7cd7920_0 .net "S", 0 0, L_0x555db7f65d40;  1 drivers
v0x555db7cd79e0_0 .net "a", 0 0, L_0x555db7f65fb0;  1 drivers
v0x555db7cd7ab0_0 .net "b", 0 0, L_0x555db7f660e0;  1 drivers
v0x555db7cd7bb0_0 .net "cin", 0 0, L_0x555db7f658a0;  alias, 1 drivers
v0x555db7cd7ca0_0 .net "cout", 0 0, L_0x555db7f65eb0;  alias, 1 drivers
v0x555db7cd7d90_0 .net "cout1", 0 0, L_0x555db7f65cd0;  1 drivers
v0x555db7cd7e30_0 .net "cout2", 0 0, L_0x555db7f65e40;  1 drivers
v0x555db7cd7ed0_0 .net "s1", 0 0, L_0x555db7f65600;  1 drivers
S_0x555db7cd6c90 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cd6a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f65600 .functor XOR 1, L_0x555db7f65fb0, L_0x555db7f660e0, C4<0>, C4<0>;
L_0x555db7f65cd0 .functor AND 1, L_0x555db7f65fb0, L_0x555db7f660e0, C4<1>, C4<1>;
v0x555db7cd6f30_0 .net "S", 0 0, L_0x555db7f65600;  alias, 1 drivers
v0x555db7cd7010_0 .net "a", 0 0, L_0x555db7f65fb0;  alias, 1 drivers
v0x555db7cd70d0_0 .net "b", 0 0, L_0x555db7f660e0;  alias, 1 drivers
v0x555db7cd71a0_0 .net "cout", 0 0, L_0x555db7f65cd0;  alias, 1 drivers
S_0x555db7cd7310 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cd6a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f65d40 .functor XOR 1, L_0x555db7f658a0, L_0x555db7f65600, C4<0>, C4<0>;
L_0x555db7f65e40 .functor AND 1, L_0x555db7f658a0, L_0x555db7f65600, C4<1>, C4<1>;
v0x555db7cd7580_0 .net "S", 0 0, L_0x555db7f65d40;  alias, 1 drivers
v0x555db7cd7640_0 .net "a", 0 0, L_0x555db7f658a0;  alias, 1 drivers
v0x555db7cd7730_0 .net "b", 0 0, L_0x555db7f65600;  alias, 1 drivers
v0x555db7cd7830_0 .net "cout", 0 0, L_0x555db7f65e40;  alias, 1 drivers
S_0x555db7cd7fc0 .scope generate, "genblk1[13]" "genblk1[13]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cd81c0 .param/l "i" 0 3 28, +C4<01101>;
S_0x555db7cd82a0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cd7fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f664d0 .functor OR 1, L_0x555db7f662f0, L_0x555db7f66460, C4<0>, C4<0>;
v0x555db7cd9190_0 .net "S", 0 0, L_0x555db7f66360;  1 drivers
v0x555db7cd9250_0 .net "a", 0 0, L_0x555db7f665d0;  1 drivers
v0x555db7cd9320_0 .net "b", 0 0, L_0x555db7f66700;  1 drivers
v0x555db7cd9420_0 .net "cin", 0 0, L_0x555db7f65eb0;  alias, 1 drivers
v0x555db7cd9510_0 .net "cout", 0 0, L_0x555db7f664d0;  alias, 1 drivers
v0x555db7cd9600_0 .net "cout1", 0 0, L_0x555db7f662f0;  1 drivers
v0x555db7cd96a0_0 .net "cout2", 0 0, L_0x555db7f66460;  1 drivers
v0x555db7cd9740_0 .net "s1", 0 0, L_0x555db7f65c00;  1 drivers
S_0x555db7cd8500 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cd82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f65c00 .functor XOR 1, L_0x555db7f665d0, L_0x555db7f66700, C4<0>, C4<0>;
L_0x555db7f662f0 .functor AND 1, L_0x555db7f665d0, L_0x555db7f66700, C4<1>, C4<1>;
v0x555db7cd87a0_0 .net "S", 0 0, L_0x555db7f65c00;  alias, 1 drivers
v0x555db7cd8880_0 .net "a", 0 0, L_0x555db7f665d0;  alias, 1 drivers
v0x555db7cd8940_0 .net "b", 0 0, L_0x555db7f66700;  alias, 1 drivers
v0x555db7cd8a10_0 .net "cout", 0 0, L_0x555db7f662f0;  alias, 1 drivers
S_0x555db7cd8b80 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cd82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f66360 .functor XOR 1, L_0x555db7f65eb0, L_0x555db7f65c00, C4<0>, C4<0>;
L_0x555db7f66460 .functor AND 1, L_0x555db7f65eb0, L_0x555db7f65c00, C4<1>, C4<1>;
v0x555db7cd8df0_0 .net "S", 0 0, L_0x555db7f66360;  alias, 1 drivers
v0x555db7cd8eb0_0 .net "a", 0 0, L_0x555db7f65eb0;  alias, 1 drivers
v0x555db7cd8fa0_0 .net "b", 0 0, L_0x555db7f65c00;  alias, 1 drivers
v0x555db7cd90a0_0 .net "cout", 0 0, L_0x555db7f66460;  alias, 1 drivers
S_0x555db7cd9830 .scope generate, "genblk1[14]" "genblk1[14]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cd9a30 .param/l "i" 0 3 28, +C4<01110>;
S_0x555db7cd9b10 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cd9830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f66b00 .functor OR 1, L_0x555db7f66920, L_0x555db7f66a90, C4<0>, C4<0>;
v0x555db7cdaa00_0 .net "S", 0 0, L_0x555db7f66990;  1 drivers
v0x555db7cdaac0_0 .net "a", 0 0, L_0x555db7f66c00;  1 drivers
v0x555db7cdab90_0 .net "b", 0 0, L_0x555db7f66d30;  1 drivers
v0x555db7cdac90_0 .net "cin", 0 0, L_0x555db7f664d0;  alias, 1 drivers
v0x555db7cdad80_0 .net "cout", 0 0, L_0x555db7f66b00;  alias, 1 drivers
v0x555db7cdae70_0 .net "cout1", 0 0, L_0x555db7f66920;  1 drivers
v0x555db7cdaf10_0 .net "cout2", 0 0, L_0x555db7f66a90;  1 drivers
v0x555db7cdafb0_0 .net "s1", 0 0, L_0x555db7f66210;  1 drivers
S_0x555db7cd9d70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cd9b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f66210 .functor XOR 1, L_0x555db7f66c00, L_0x555db7f66d30, C4<0>, C4<0>;
L_0x555db7f66920 .functor AND 1, L_0x555db7f66c00, L_0x555db7f66d30, C4<1>, C4<1>;
v0x555db7cda010_0 .net "S", 0 0, L_0x555db7f66210;  alias, 1 drivers
v0x555db7cda0f0_0 .net "a", 0 0, L_0x555db7f66c00;  alias, 1 drivers
v0x555db7cda1b0_0 .net "b", 0 0, L_0x555db7f66d30;  alias, 1 drivers
v0x555db7cda280_0 .net "cout", 0 0, L_0x555db7f66920;  alias, 1 drivers
S_0x555db7cda3f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cd9b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f66990 .functor XOR 1, L_0x555db7f664d0, L_0x555db7f66210, C4<0>, C4<0>;
L_0x555db7f66a90 .functor AND 1, L_0x555db7f664d0, L_0x555db7f66210, C4<1>, C4<1>;
v0x555db7cda660_0 .net "S", 0 0, L_0x555db7f66990;  alias, 1 drivers
v0x555db7cda720_0 .net "a", 0 0, L_0x555db7f664d0;  alias, 1 drivers
v0x555db7cda810_0 .net "b", 0 0, L_0x555db7f66210;  alias, 1 drivers
v0x555db7cda910_0 .net "cout", 0 0, L_0x555db7f66a90;  alias, 1 drivers
S_0x555db7cdb0a0 .scope generate, "genblk1[15]" "genblk1[15]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cdb2a0 .param/l "i" 0 3 28, +C4<01111>;
S_0x555db7cdb380 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cdb0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f67140 .functor OR 1, L_0x555db7f66f60, L_0x555db7f670d0, C4<0>, C4<0>;
v0x555db7cdc270_0 .net "S", 0 0, L_0x555db7f66fd0;  1 drivers
v0x555db7cdc330_0 .net "a", 0 0, L_0x555db7f67240;  1 drivers
v0x555db7cdc400_0 .net "b", 0 0, L_0x555db7f67370;  1 drivers
v0x555db7cdc500_0 .net "cin", 0 0, L_0x555db7f66b00;  alias, 1 drivers
v0x555db7cdc5f0_0 .net "cout", 0 0, L_0x555db7f67140;  alias, 1 drivers
v0x555db7cdc6e0_0 .net "cout1", 0 0, L_0x555db7f66f60;  1 drivers
v0x555db7cdc780_0 .net "cout2", 0 0, L_0x555db7f670d0;  1 drivers
v0x555db7cdc820_0 .net "s1", 0 0, L_0x555db7f66830;  1 drivers
S_0x555db7cdb5e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cdb380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f66830 .functor XOR 1, L_0x555db7f67240, L_0x555db7f67370, C4<0>, C4<0>;
L_0x555db7f66f60 .functor AND 1, L_0x555db7f67240, L_0x555db7f67370, C4<1>, C4<1>;
v0x555db7cdb880_0 .net "S", 0 0, L_0x555db7f66830;  alias, 1 drivers
v0x555db7cdb960_0 .net "a", 0 0, L_0x555db7f67240;  alias, 1 drivers
v0x555db7cdba20_0 .net "b", 0 0, L_0x555db7f67370;  alias, 1 drivers
v0x555db7cdbaf0_0 .net "cout", 0 0, L_0x555db7f66f60;  alias, 1 drivers
S_0x555db7cdbc60 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cdb380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f66fd0 .functor XOR 1, L_0x555db7f66b00, L_0x555db7f66830, C4<0>, C4<0>;
L_0x555db7f670d0 .functor AND 1, L_0x555db7f66b00, L_0x555db7f66830, C4<1>, C4<1>;
v0x555db7cdbed0_0 .net "S", 0 0, L_0x555db7f66fd0;  alias, 1 drivers
v0x555db7cdbf90_0 .net "a", 0 0, L_0x555db7f66b00;  alias, 1 drivers
v0x555db7cdc080_0 .net "b", 0 0, L_0x555db7f66830;  alias, 1 drivers
v0x555db7cdc180_0 .net "cout", 0 0, L_0x555db7f670d0;  alias, 1 drivers
S_0x555db7cdc910 .scope generate, "genblk1[16]" "genblk1[16]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cdcc20 .param/l "i" 0 3 28, +C4<010000>;
S_0x555db7cdcd00 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cdc910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f67790 .functor OR 1, L_0x555db7f675b0, L_0x555db7f67720, C4<0>, C4<0>;
v0x555db7cddbf0_0 .net "S", 0 0, L_0x555db7f67620;  1 drivers
v0x555db7cddcb0_0 .net "a", 0 0, L_0x555db7f67890;  1 drivers
v0x555db7cddd80_0 .net "b", 0 0, L_0x555db7f679c0;  1 drivers
v0x555db7cdde80_0 .net "cin", 0 0, L_0x555db7f67140;  alias, 1 drivers
v0x555db7cddf70_0 .net "cout", 0 0, L_0x555db7f67790;  alias, 1 drivers
v0x555db7cde060_0 .net "cout1", 0 0, L_0x555db7f675b0;  1 drivers
v0x555db7cde100_0 .net "cout2", 0 0, L_0x555db7f67720;  1 drivers
v0x555db7cde1a0_0 .net "s1", 0 0, L_0x555db7f66e60;  1 drivers
S_0x555db7cdcf60 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cdcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f66e60 .functor XOR 1, L_0x555db7f67890, L_0x555db7f679c0, C4<0>, C4<0>;
L_0x555db7f675b0 .functor AND 1, L_0x555db7f67890, L_0x555db7f679c0, C4<1>, C4<1>;
v0x555db7cdd200_0 .net "S", 0 0, L_0x555db7f66e60;  alias, 1 drivers
v0x555db7cdd2e0_0 .net "a", 0 0, L_0x555db7f67890;  alias, 1 drivers
v0x555db7cdd3a0_0 .net "b", 0 0, L_0x555db7f679c0;  alias, 1 drivers
v0x555db7cdd470_0 .net "cout", 0 0, L_0x555db7f675b0;  alias, 1 drivers
S_0x555db7cdd5e0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cdcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f67620 .functor XOR 1, L_0x555db7f67140, L_0x555db7f66e60, C4<0>, C4<0>;
L_0x555db7f67720 .functor AND 1, L_0x555db7f67140, L_0x555db7f66e60, C4<1>, C4<1>;
v0x555db7cdd850_0 .net "S", 0 0, L_0x555db7f67620;  alias, 1 drivers
v0x555db7cdd910_0 .net "a", 0 0, L_0x555db7f67140;  alias, 1 drivers
v0x555db7cdda00_0 .net "b", 0 0, L_0x555db7f66e60;  alias, 1 drivers
v0x555db7cddb00_0 .net "cout", 0 0, L_0x555db7f67720;  alias, 1 drivers
S_0x555db7cde290 .scope generate, "genblk1[17]" "genblk1[17]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cde490 .param/l "i" 0 3 28, +C4<010001>;
S_0x555db7cde570 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cde290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f67e60 .functor OR 1, L_0x555db7f67c80, L_0x555db7f67df0, C4<0>, C4<0>;
v0x555db7cdf460_0 .net "S", 0 0, L_0x555db7f67cf0;  1 drivers
v0x555db7cdf520_0 .net "a", 0 0, L_0x555db7f67f60;  1 drivers
v0x555db7cdf5f0_0 .net "b", 0 0, L_0x555db7f68090;  1 drivers
v0x555db7cdf6f0_0 .net "cin", 0 0, L_0x555db7f67790;  alias, 1 drivers
v0x555db7cdf7e0_0 .net "cout", 0 0, L_0x555db7f67e60;  alias, 1 drivers
v0x555db7cdf8d0_0 .net "cout1", 0 0, L_0x555db7f67c80;  1 drivers
v0x555db7cdf970_0 .net "cout2", 0 0, L_0x555db7f67df0;  1 drivers
v0x555db7cdfa10_0 .net "s1", 0 0, L_0x555db7f67c10;  1 drivers
S_0x555db7cde7d0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cde570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f67c10 .functor XOR 1, L_0x555db7f67f60, L_0x555db7f68090, C4<0>, C4<0>;
L_0x555db7f67c80 .functor AND 1, L_0x555db7f67f60, L_0x555db7f68090, C4<1>, C4<1>;
v0x555db7cdea70_0 .net "S", 0 0, L_0x555db7f67c10;  alias, 1 drivers
v0x555db7cdeb50_0 .net "a", 0 0, L_0x555db7f67f60;  alias, 1 drivers
v0x555db7cdec10_0 .net "b", 0 0, L_0x555db7f68090;  alias, 1 drivers
v0x555db7cdece0_0 .net "cout", 0 0, L_0x555db7f67c80;  alias, 1 drivers
S_0x555db7cdee50 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cde570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f67cf0 .functor XOR 1, L_0x555db7f67790, L_0x555db7f67c10, C4<0>, C4<0>;
L_0x555db7f67df0 .functor AND 1, L_0x555db7f67790, L_0x555db7f67c10, C4<1>, C4<1>;
v0x555db7cdf0c0_0 .net "S", 0 0, L_0x555db7f67cf0;  alias, 1 drivers
v0x555db7cdf180_0 .net "a", 0 0, L_0x555db7f67790;  alias, 1 drivers
v0x555db7cdf270_0 .net "b", 0 0, L_0x555db7f67c10;  alias, 1 drivers
v0x555db7cdf370_0 .net "cout", 0 0, L_0x555db7f67df0;  alias, 1 drivers
S_0x555db7cdfb00 .scope generate, "genblk1[18]" "genblk1[18]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cdfd00 .param/l "i" 0 3 28, +C4<010010>;
S_0x555db7cdfde0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cdfb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f68460 .functor OR 1, L_0x555db7f67ba0, L_0x555db7f683f0, C4<0>, C4<0>;
v0x555db7ce0cd0_0 .net "S", 0 0, L_0x555db7f682f0;  1 drivers
v0x555db7ce0d90_0 .net "a", 0 0, L_0x555db7f68560;  1 drivers
v0x555db7ce0e60_0 .net "b", 0 0, L_0x555db7f68690;  1 drivers
v0x555db7ce0f60_0 .net "cin", 0 0, L_0x555db7f67e60;  alias, 1 drivers
v0x555db7ce1050_0 .net "cout", 0 0, L_0x555db7f68460;  alias, 1 drivers
v0x555db7ce1140_0 .net "cout1", 0 0, L_0x555db7f67ba0;  1 drivers
v0x555db7ce11e0_0 .net "cout2", 0 0, L_0x555db7f683f0;  1 drivers
v0x555db7ce1280_0 .net "s1", 0 0, L_0x555db7f67af0;  1 drivers
S_0x555db7ce0040 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cdfde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f67af0 .functor XOR 1, L_0x555db7f68560, L_0x555db7f68690, C4<0>, C4<0>;
L_0x555db7f67ba0 .functor AND 1, L_0x555db7f68560, L_0x555db7f68690, C4<1>, C4<1>;
v0x555db7ce02e0_0 .net "S", 0 0, L_0x555db7f67af0;  alias, 1 drivers
v0x555db7ce03c0_0 .net "a", 0 0, L_0x555db7f68560;  alias, 1 drivers
v0x555db7ce0480_0 .net "b", 0 0, L_0x555db7f68690;  alias, 1 drivers
v0x555db7ce0550_0 .net "cout", 0 0, L_0x555db7f67ba0;  alias, 1 drivers
S_0x555db7ce06c0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cdfde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f682f0 .functor XOR 1, L_0x555db7f67e60, L_0x555db7f67af0, C4<0>, C4<0>;
L_0x555db7f683f0 .functor AND 1, L_0x555db7f67e60, L_0x555db7f67af0, C4<1>, C4<1>;
v0x555db7ce0930_0 .net "S", 0 0, L_0x555db7f682f0;  alias, 1 drivers
v0x555db7ce09f0_0 .net "a", 0 0, L_0x555db7f67e60;  alias, 1 drivers
v0x555db7ce0ae0_0 .net "b", 0 0, L_0x555db7f67af0;  alias, 1 drivers
v0x555db7ce0be0_0 .net "cout", 0 0, L_0x555db7f683f0;  alias, 1 drivers
S_0x555db7ce1370 .scope generate, "genblk1[19]" "genblk1[19]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ce1570 .param/l "i" 0 3 28, +C4<010011>;
S_0x555db7ce1650 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ce1370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f68b50 .functor OR 1, L_0x555db7f68970, L_0x555db7f68ae0, C4<0>, C4<0>;
v0x555db7ce2540_0 .net "S", 0 0, L_0x555db7f689e0;  1 drivers
v0x555db7ce2600_0 .net "a", 0 0, L_0x555db7f68c50;  1 drivers
v0x555db7ce26d0_0 .net "b", 0 0, L_0x555db7f68d80;  1 drivers
v0x555db7ce27d0_0 .net "cin", 0 0, L_0x555db7f68460;  alias, 1 drivers
v0x555db7ce28c0_0 .net "cout", 0 0, L_0x555db7f68b50;  alias, 1 drivers
v0x555db7ce29b0_0 .net "cout1", 0 0, L_0x555db7f68970;  1 drivers
v0x555db7ce2a50_0 .net "cout2", 0 0, L_0x555db7f68ae0;  1 drivers
v0x555db7ce2af0_0 .net "s1", 0 0, L_0x555db7f68900;  1 drivers
S_0x555db7ce18b0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ce1650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f68900 .functor XOR 1, L_0x555db7f68c50, L_0x555db7f68d80, C4<0>, C4<0>;
L_0x555db7f68970 .functor AND 1, L_0x555db7f68c50, L_0x555db7f68d80, C4<1>, C4<1>;
v0x555db7ce1b50_0 .net "S", 0 0, L_0x555db7f68900;  alias, 1 drivers
v0x555db7ce1c30_0 .net "a", 0 0, L_0x555db7f68c50;  alias, 1 drivers
v0x555db7ce1cf0_0 .net "b", 0 0, L_0x555db7f68d80;  alias, 1 drivers
v0x555db7ce1dc0_0 .net "cout", 0 0, L_0x555db7f68970;  alias, 1 drivers
S_0x555db7ce1f30 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ce1650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f689e0 .functor XOR 1, L_0x555db7f68460, L_0x555db7f68900, C4<0>, C4<0>;
L_0x555db7f68ae0 .functor AND 1, L_0x555db7f68460, L_0x555db7f68900, C4<1>, C4<1>;
v0x555db7ce21a0_0 .net "S", 0 0, L_0x555db7f689e0;  alias, 1 drivers
v0x555db7ce2260_0 .net "a", 0 0, L_0x555db7f68460;  alias, 1 drivers
v0x555db7ce2350_0 .net "b", 0 0, L_0x555db7f68900;  alias, 1 drivers
v0x555db7ce2450_0 .net "cout", 0 0, L_0x555db7f68ae0;  alias, 1 drivers
S_0x555db7ce2be0 .scope generate, "genblk1[20]" "genblk1[20]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ce2de0 .param/l "i" 0 3 28, +C4<010100>;
S_0x555db7ce2ec0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ce2be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f69250 .functor OR 1, L_0x555db7f69070, L_0x555db7f691e0, C4<0>, C4<0>;
v0x555db7ce3db0_0 .net "S", 0 0, L_0x555db7f690e0;  1 drivers
v0x555db7ce3e70_0 .net "a", 0 0, L_0x555db7f69350;  1 drivers
v0x555db7ce3f40_0 .net "b", 0 0, L_0x555db7f69480;  1 drivers
v0x555db7ce4040_0 .net "cin", 0 0, L_0x555db7f68b50;  alias, 1 drivers
v0x555db7ce4130_0 .net "cout", 0 0, L_0x555db7f69250;  alias, 1 drivers
v0x555db7ce4220_0 .net "cout1", 0 0, L_0x555db7f69070;  1 drivers
v0x555db7ce42c0_0 .net "cout2", 0 0, L_0x555db7f691e0;  1 drivers
v0x555db7ce4360_0 .net "s1", 0 0, L_0x555db7f69000;  1 drivers
S_0x555db7ce3120 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ce2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f69000 .functor XOR 1, L_0x555db7f69350, L_0x555db7f69480, C4<0>, C4<0>;
L_0x555db7f69070 .functor AND 1, L_0x555db7f69350, L_0x555db7f69480, C4<1>, C4<1>;
v0x555db7ce33c0_0 .net "S", 0 0, L_0x555db7f69000;  alias, 1 drivers
v0x555db7ce34a0_0 .net "a", 0 0, L_0x555db7f69350;  alias, 1 drivers
v0x555db7ce3560_0 .net "b", 0 0, L_0x555db7f69480;  alias, 1 drivers
v0x555db7ce3630_0 .net "cout", 0 0, L_0x555db7f69070;  alias, 1 drivers
S_0x555db7ce37a0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ce2ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f690e0 .functor XOR 1, L_0x555db7f68b50, L_0x555db7f69000, C4<0>, C4<0>;
L_0x555db7f691e0 .functor AND 1, L_0x555db7f68b50, L_0x555db7f69000, C4<1>, C4<1>;
v0x555db7ce3a10_0 .net "S", 0 0, L_0x555db7f690e0;  alias, 1 drivers
v0x555db7ce3ad0_0 .net "a", 0 0, L_0x555db7f68b50;  alias, 1 drivers
v0x555db7ce3bc0_0 .net "b", 0 0, L_0x555db7f69000;  alias, 1 drivers
v0x555db7ce3cc0_0 .net "cout", 0 0, L_0x555db7f691e0;  alias, 1 drivers
S_0x555db7ce4450 .scope generate, "genblk1[21]" "genblk1[21]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ce4650 .param/l "i" 0 3 28, +C4<010101>;
S_0x555db7ce4730 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ce4450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f69960 .functor OR 1, L_0x555db7f69780, L_0x555db7f698f0, C4<0>, C4<0>;
v0x555db7ce5620_0 .net "S", 0 0, L_0x555db7f697f0;  1 drivers
v0x555db7ce56e0_0 .net "a", 0 0, L_0x555db7f69a60;  1 drivers
v0x555db7ce57b0_0 .net "b", 0 0, L_0x555db7f69b90;  1 drivers
v0x555db7ce58b0_0 .net "cin", 0 0, L_0x555db7f69250;  alias, 1 drivers
v0x555db7ce59a0_0 .net "cout", 0 0, L_0x555db7f69960;  alias, 1 drivers
v0x555db7ce5a90_0 .net "cout1", 0 0, L_0x555db7f69780;  1 drivers
v0x555db7ce5b30_0 .net "cout2", 0 0, L_0x555db7f698f0;  1 drivers
v0x555db7ce5bd0_0 .net "s1", 0 0, L_0x555db7f69710;  1 drivers
S_0x555db7ce4990 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ce4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f69710 .functor XOR 1, L_0x555db7f69a60, L_0x555db7f69b90, C4<0>, C4<0>;
L_0x555db7f69780 .functor AND 1, L_0x555db7f69a60, L_0x555db7f69b90, C4<1>, C4<1>;
v0x555db7ce4c30_0 .net "S", 0 0, L_0x555db7f69710;  alias, 1 drivers
v0x555db7ce4d10_0 .net "a", 0 0, L_0x555db7f69a60;  alias, 1 drivers
v0x555db7ce4dd0_0 .net "b", 0 0, L_0x555db7f69b90;  alias, 1 drivers
v0x555db7ce4ea0_0 .net "cout", 0 0, L_0x555db7f69780;  alias, 1 drivers
S_0x555db7ce5010 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ce4730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f697f0 .functor XOR 1, L_0x555db7f69250, L_0x555db7f69710, C4<0>, C4<0>;
L_0x555db7f698f0 .functor AND 1, L_0x555db7f69250, L_0x555db7f69710, C4<1>, C4<1>;
v0x555db7ce5280_0 .net "S", 0 0, L_0x555db7f697f0;  alias, 1 drivers
v0x555db7ce5340_0 .net "a", 0 0, L_0x555db7f69250;  alias, 1 drivers
v0x555db7ce5430_0 .net "b", 0 0, L_0x555db7f69710;  alias, 1 drivers
v0x555db7ce5530_0 .net "cout", 0 0, L_0x555db7f698f0;  alias, 1 drivers
S_0x555db7ce5cc0 .scope generate, "genblk1[22]" "genblk1[22]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ce5ec0 .param/l "i" 0 3 28, +C4<010110>;
S_0x555db7ce5fa0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ce5cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6a080 .functor OR 1, L_0x555db7f69ea0, L_0x555db7f6a010, C4<0>, C4<0>;
v0x555db7ce6e90_0 .net "S", 0 0, L_0x555db7f69f10;  1 drivers
v0x555db7ce6f50_0 .net "a", 0 0, L_0x555db7f6a180;  1 drivers
v0x555db7ce7020_0 .net "b", 0 0, L_0x555db7f6a2b0;  1 drivers
v0x555db7ce7120_0 .net "cin", 0 0, L_0x555db7f69960;  alias, 1 drivers
v0x555db7ce7210_0 .net "cout", 0 0, L_0x555db7f6a080;  alias, 1 drivers
v0x555db7ce7300_0 .net "cout1", 0 0, L_0x555db7f69ea0;  1 drivers
v0x555db7ce73a0_0 .net "cout2", 0 0, L_0x555db7f6a010;  1 drivers
v0x555db7ce7440_0 .net "s1", 0 0, L_0x555db7f69e30;  1 drivers
S_0x555db7ce6200 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ce5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f69e30 .functor XOR 1, L_0x555db7f6a180, L_0x555db7f6a2b0, C4<0>, C4<0>;
L_0x555db7f69ea0 .functor AND 1, L_0x555db7f6a180, L_0x555db7f6a2b0, C4<1>, C4<1>;
v0x555db7ce64a0_0 .net "S", 0 0, L_0x555db7f69e30;  alias, 1 drivers
v0x555db7ce6580_0 .net "a", 0 0, L_0x555db7f6a180;  alias, 1 drivers
v0x555db7ce6640_0 .net "b", 0 0, L_0x555db7f6a2b0;  alias, 1 drivers
v0x555db7ce6710_0 .net "cout", 0 0, L_0x555db7f69ea0;  alias, 1 drivers
S_0x555db7ce6880 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ce5fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f69f10 .functor XOR 1, L_0x555db7f69960, L_0x555db7f69e30, C4<0>, C4<0>;
L_0x555db7f6a010 .functor AND 1, L_0x555db7f69960, L_0x555db7f69e30, C4<1>, C4<1>;
v0x555db7ce6af0_0 .net "S", 0 0, L_0x555db7f69f10;  alias, 1 drivers
v0x555db7ce6bb0_0 .net "a", 0 0, L_0x555db7f69960;  alias, 1 drivers
v0x555db7ce6ca0_0 .net "b", 0 0, L_0x555db7f69e30;  alias, 1 drivers
v0x555db7ce6da0_0 .net "cout", 0 0, L_0x555db7f6a010;  alias, 1 drivers
S_0x555db7ce7530 .scope generate, "genblk1[23]" "genblk1[23]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ce7730 .param/l "i" 0 3 28, +C4<010111>;
S_0x555db7ce7810 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ce7530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6a7b0 .functor OR 1, L_0x555db7f6a5d0, L_0x555db7f6a740, C4<0>, C4<0>;
v0x555db7ce8700_0 .net "S", 0 0, L_0x555db7f6a640;  1 drivers
v0x555db7ce87c0_0 .net "a", 0 0, L_0x555db7f6a8b0;  1 drivers
v0x555db7ce8890_0 .net "b", 0 0, L_0x555db7f6a9e0;  1 drivers
v0x555db7ce8990_0 .net "cin", 0 0, L_0x555db7f6a080;  alias, 1 drivers
v0x555db7ce8a80_0 .net "cout", 0 0, L_0x555db7f6a7b0;  alias, 1 drivers
v0x555db7ce8b70_0 .net "cout1", 0 0, L_0x555db7f6a5d0;  1 drivers
v0x555db7ce8c10_0 .net "cout2", 0 0, L_0x555db7f6a740;  1 drivers
v0x555db7ce8cb0_0 .net "s1", 0 0, L_0x555db7f6a560;  1 drivers
S_0x555db7ce7a70 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ce7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6a560 .functor XOR 1, L_0x555db7f6a8b0, L_0x555db7f6a9e0, C4<0>, C4<0>;
L_0x555db7f6a5d0 .functor AND 1, L_0x555db7f6a8b0, L_0x555db7f6a9e0, C4<1>, C4<1>;
v0x555db7ce7d10_0 .net "S", 0 0, L_0x555db7f6a560;  alias, 1 drivers
v0x555db7ce7df0_0 .net "a", 0 0, L_0x555db7f6a8b0;  alias, 1 drivers
v0x555db7ce7eb0_0 .net "b", 0 0, L_0x555db7f6a9e0;  alias, 1 drivers
v0x555db7ce7f80_0 .net "cout", 0 0, L_0x555db7f6a5d0;  alias, 1 drivers
S_0x555db7ce80f0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ce7810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6a640 .functor XOR 1, L_0x555db7f6a080, L_0x555db7f6a560, C4<0>, C4<0>;
L_0x555db7f6a740 .functor AND 1, L_0x555db7f6a080, L_0x555db7f6a560, C4<1>, C4<1>;
v0x555db7ce8360_0 .net "S", 0 0, L_0x555db7f6a640;  alias, 1 drivers
v0x555db7ce8420_0 .net "a", 0 0, L_0x555db7f6a080;  alias, 1 drivers
v0x555db7ce8510_0 .net "b", 0 0, L_0x555db7f6a560;  alias, 1 drivers
v0x555db7ce8610_0 .net "cout", 0 0, L_0x555db7f6a740;  alias, 1 drivers
S_0x555db7ce8da0 .scope generate, "genblk1[24]" "genblk1[24]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ce8fa0 .param/l "i" 0 3 28, +C4<011000>;
S_0x555db7ce9080 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ce8da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6aef0 .functor OR 1, L_0x555db7f6ad10, L_0x555db7f6ae80, C4<0>, C4<0>;
v0x555db7ce9f70_0 .net "S", 0 0, L_0x555db7f6ad80;  1 drivers
v0x555db7cea030_0 .net "a", 0 0, L_0x555db7f6aff0;  1 drivers
v0x555db7cea100_0 .net "b", 0 0, L_0x555db7f6b120;  1 drivers
v0x555db7cea200_0 .net "cin", 0 0, L_0x555db7f6a7b0;  alias, 1 drivers
v0x555db7cea2f0_0 .net "cout", 0 0, L_0x555db7f6aef0;  alias, 1 drivers
v0x555db7cea3e0_0 .net "cout1", 0 0, L_0x555db7f6ad10;  1 drivers
v0x555db7cea480_0 .net "cout2", 0 0, L_0x555db7f6ae80;  1 drivers
v0x555db7cea520_0 .net "s1", 0 0, L_0x555db7f6aca0;  1 drivers
S_0x555db7ce92e0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ce9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6aca0 .functor XOR 1, L_0x555db7f6aff0, L_0x555db7f6b120, C4<0>, C4<0>;
L_0x555db7f6ad10 .functor AND 1, L_0x555db7f6aff0, L_0x555db7f6b120, C4<1>, C4<1>;
v0x555db7ce9580_0 .net "S", 0 0, L_0x555db7f6aca0;  alias, 1 drivers
v0x555db7ce9660_0 .net "a", 0 0, L_0x555db7f6aff0;  alias, 1 drivers
v0x555db7ce9720_0 .net "b", 0 0, L_0x555db7f6b120;  alias, 1 drivers
v0x555db7ce97f0_0 .net "cout", 0 0, L_0x555db7f6ad10;  alias, 1 drivers
S_0x555db7ce9960 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ce9080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6ad80 .functor XOR 1, L_0x555db7f6a7b0, L_0x555db7f6aca0, C4<0>, C4<0>;
L_0x555db7f6ae80 .functor AND 1, L_0x555db7f6a7b0, L_0x555db7f6aca0, C4<1>, C4<1>;
v0x555db7ce9bd0_0 .net "S", 0 0, L_0x555db7f6ad80;  alias, 1 drivers
v0x555db7ce9c90_0 .net "a", 0 0, L_0x555db7f6a7b0;  alias, 1 drivers
v0x555db7ce9d80_0 .net "b", 0 0, L_0x555db7f6aca0;  alias, 1 drivers
v0x555db7ce9e80_0 .net "cout", 0 0, L_0x555db7f6ae80;  alias, 1 drivers
S_0x555db7cea610 .scope generate, "genblk1[25]" "genblk1[25]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cea810 .param/l "i" 0 3 28, +C4<011001>;
S_0x555db7cea8f0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cea610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6b640 .functor OR 1, L_0x555db7f6b460, L_0x555db7f6b5d0, C4<0>, C4<0>;
v0x555db7ceb7e0_0 .net "S", 0 0, L_0x555db7f6b4d0;  1 drivers
v0x555db7ceb8a0_0 .net "a", 0 0, L_0x555db7f6b740;  1 drivers
v0x555db7ceb970_0 .net "b", 0 0, L_0x555db7f6b870;  1 drivers
v0x555db7ceba70_0 .net "cin", 0 0, L_0x555db7f6aef0;  alias, 1 drivers
v0x555db7cebb60_0 .net "cout", 0 0, L_0x555db7f6b640;  alias, 1 drivers
v0x555db7cebc50_0 .net "cout1", 0 0, L_0x555db7f6b460;  1 drivers
v0x555db7cebcf0_0 .net "cout2", 0 0, L_0x555db7f6b5d0;  1 drivers
v0x555db7cebd90_0 .net "s1", 0 0, L_0x555db7f6b3f0;  1 drivers
S_0x555db7ceab50 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cea8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6b3f0 .functor XOR 1, L_0x555db7f6b740, L_0x555db7f6b870, C4<0>, C4<0>;
L_0x555db7f6b460 .functor AND 1, L_0x555db7f6b740, L_0x555db7f6b870, C4<1>, C4<1>;
v0x555db7ceadf0_0 .net "S", 0 0, L_0x555db7f6b3f0;  alias, 1 drivers
v0x555db7ceaed0_0 .net "a", 0 0, L_0x555db7f6b740;  alias, 1 drivers
v0x555db7ceaf90_0 .net "b", 0 0, L_0x555db7f6b870;  alias, 1 drivers
v0x555db7ceb060_0 .net "cout", 0 0, L_0x555db7f6b460;  alias, 1 drivers
S_0x555db7ceb1d0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cea8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6b4d0 .functor XOR 1, L_0x555db7f6aef0, L_0x555db7f6b3f0, C4<0>, C4<0>;
L_0x555db7f6b5d0 .functor AND 1, L_0x555db7f6aef0, L_0x555db7f6b3f0, C4<1>, C4<1>;
v0x555db7ceb440_0 .net "S", 0 0, L_0x555db7f6b4d0;  alias, 1 drivers
v0x555db7ceb500_0 .net "a", 0 0, L_0x555db7f6aef0;  alias, 1 drivers
v0x555db7ceb5f0_0 .net "b", 0 0, L_0x555db7f6b3f0;  alias, 1 drivers
v0x555db7ceb6f0_0 .net "cout", 0 0, L_0x555db7f6b5d0;  alias, 1 drivers
S_0x555db7cebe80 .scope generate, "genblk1[26]" "genblk1[26]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cec080 .param/l "i" 0 3 28, +C4<011010>;
S_0x555db7cec160 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cebe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6bda0 .functor OR 1, L_0x555db7f6bbc0, L_0x555db7f6bd30, C4<0>, C4<0>;
v0x555db7ced050_0 .net "S", 0 0, L_0x555db7f6bc30;  1 drivers
v0x555db7ced110_0 .net "a", 0 0, L_0x555db7f6bea0;  1 drivers
v0x555db7ced1e0_0 .net "b", 0 0, L_0x555db7f6bfd0;  1 drivers
v0x555db7ced2e0_0 .net "cin", 0 0, L_0x555db7f6b640;  alias, 1 drivers
v0x555db7ced3d0_0 .net "cout", 0 0, L_0x555db7f6bda0;  alias, 1 drivers
v0x555db7ced4c0_0 .net "cout1", 0 0, L_0x555db7f6bbc0;  1 drivers
v0x555db7ced560_0 .net "cout2", 0 0, L_0x555db7f6bd30;  1 drivers
v0x555db7ced600_0 .net "s1", 0 0, L_0x555db7f6bb50;  1 drivers
S_0x555db7cec3c0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cec160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6bb50 .functor XOR 1, L_0x555db7f6bea0, L_0x555db7f6bfd0, C4<0>, C4<0>;
L_0x555db7f6bbc0 .functor AND 1, L_0x555db7f6bea0, L_0x555db7f6bfd0, C4<1>, C4<1>;
v0x555db7cec660_0 .net "S", 0 0, L_0x555db7f6bb50;  alias, 1 drivers
v0x555db7cec740_0 .net "a", 0 0, L_0x555db7f6bea0;  alias, 1 drivers
v0x555db7cec800_0 .net "b", 0 0, L_0x555db7f6bfd0;  alias, 1 drivers
v0x555db7cec8d0_0 .net "cout", 0 0, L_0x555db7f6bbc0;  alias, 1 drivers
S_0x555db7ceca40 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cec160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6bc30 .functor XOR 1, L_0x555db7f6b640, L_0x555db7f6bb50, C4<0>, C4<0>;
L_0x555db7f6bd30 .functor AND 1, L_0x555db7f6b640, L_0x555db7f6bb50, C4<1>, C4<1>;
v0x555db7ceccb0_0 .net "S", 0 0, L_0x555db7f6bc30;  alias, 1 drivers
v0x555db7cecd70_0 .net "a", 0 0, L_0x555db7f6b640;  alias, 1 drivers
v0x555db7cece60_0 .net "b", 0 0, L_0x555db7f6bb50;  alias, 1 drivers
v0x555db7cecf60_0 .net "cout", 0 0, L_0x555db7f6bd30;  alias, 1 drivers
S_0x555db7ced6f0 .scope generate, "genblk1[27]" "genblk1[27]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7ced8f0 .param/l "i" 0 3 28, +C4<011011>;
S_0x555db7ced9d0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ced6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6c510 .functor OR 1, L_0x555db7f6c330, L_0x555db7f6c4a0, C4<0>, C4<0>;
v0x555db7cee8c0_0 .net "S", 0 0, L_0x555db7f6c3a0;  1 drivers
v0x555db7cee980_0 .net "a", 0 0, L_0x555db7f6c610;  1 drivers
v0x555db7ceea50_0 .net "b", 0 0, L_0x555db7f6c740;  1 drivers
v0x555db7ceeb50_0 .net "cin", 0 0, L_0x555db7f6bda0;  alias, 1 drivers
v0x555db7ceec40_0 .net "cout", 0 0, L_0x555db7f6c510;  alias, 1 drivers
v0x555db7ceed30_0 .net "cout1", 0 0, L_0x555db7f6c330;  1 drivers
v0x555db7ceedd0_0 .net "cout2", 0 0, L_0x555db7f6c4a0;  1 drivers
v0x555db7ceee70_0 .net "s1", 0 0, L_0x555db7f6c2c0;  1 drivers
S_0x555db7cedc30 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7ced9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6c2c0 .functor XOR 1, L_0x555db7f6c610, L_0x555db7f6c740, C4<0>, C4<0>;
L_0x555db7f6c330 .functor AND 1, L_0x555db7f6c610, L_0x555db7f6c740, C4<1>, C4<1>;
v0x555db7ceded0_0 .net "S", 0 0, L_0x555db7f6c2c0;  alias, 1 drivers
v0x555db7cedfb0_0 .net "a", 0 0, L_0x555db7f6c610;  alias, 1 drivers
v0x555db7cee070_0 .net "b", 0 0, L_0x555db7f6c740;  alias, 1 drivers
v0x555db7cee140_0 .net "cout", 0 0, L_0x555db7f6c330;  alias, 1 drivers
S_0x555db7cee2b0 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7ced9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6c3a0 .functor XOR 1, L_0x555db7f6bda0, L_0x555db7f6c2c0, C4<0>, C4<0>;
L_0x555db7f6c4a0 .functor AND 1, L_0x555db7f6bda0, L_0x555db7f6c2c0, C4<1>, C4<1>;
v0x555db7cee520_0 .net "S", 0 0, L_0x555db7f6c3a0;  alias, 1 drivers
v0x555db7cee5e0_0 .net "a", 0 0, L_0x555db7f6bda0;  alias, 1 drivers
v0x555db7cee6d0_0 .net "b", 0 0, L_0x555db7f6c2c0;  alias, 1 drivers
v0x555db7cee7d0_0 .net "cout", 0 0, L_0x555db7f6c4a0;  alias, 1 drivers
S_0x555db7ceef60 .scope generate, "genblk1[28]" "genblk1[28]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cef160 .param/l "i" 0 3 28, +C4<011100>;
S_0x555db7cef240 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7ceef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6cc90 .functor OR 1, L_0x555db7f6cab0, L_0x555db7f6cc20, C4<0>, C4<0>;
v0x555db7cf0130_0 .net "S", 0 0, L_0x555db7f6cb20;  1 drivers
v0x555db7cf01f0_0 .net "a", 0 0, L_0x555db7f6cd90;  1 drivers
v0x555db7cf02c0_0 .net "b", 0 0, L_0x555db7f6d2d0;  1 drivers
v0x555db7cf03c0_0 .net "cin", 0 0, L_0x555db7f6c510;  alias, 1 drivers
v0x555db7cf04b0_0 .net "cout", 0 0, L_0x555db7f6cc90;  alias, 1 drivers
v0x555db7cf05a0_0 .net "cout1", 0 0, L_0x555db7f6cab0;  1 drivers
v0x555db7cf0640_0 .net "cout2", 0 0, L_0x555db7f6cc20;  1 drivers
v0x555db7cf06e0_0 .net "s1", 0 0, L_0x555db7f6ca40;  1 drivers
S_0x555db7cef4a0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cef240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6ca40 .functor XOR 1, L_0x555db7f6cd90, L_0x555db7f6d2d0, C4<0>, C4<0>;
L_0x555db7f6cab0 .functor AND 1, L_0x555db7f6cd90, L_0x555db7f6d2d0, C4<1>, C4<1>;
v0x555db7cef740_0 .net "S", 0 0, L_0x555db7f6ca40;  alias, 1 drivers
v0x555db7cef820_0 .net "a", 0 0, L_0x555db7f6cd90;  alias, 1 drivers
v0x555db7cef8e0_0 .net "b", 0 0, L_0x555db7f6d2d0;  alias, 1 drivers
v0x555db7cef9b0_0 .net "cout", 0 0, L_0x555db7f6cab0;  alias, 1 drivers
S_0x555db7cefb20 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cef240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6cb20 .functor XOR 1, L_0x555db7f6c510, L_0x555db7f6ca40, C4<0>, C4<0>;
L_0x555db7f6cc20 .functor AND 1, L_0x555db7f6c510, L_0x555db7f6ca40, C4<1>, C4<1>;
v0x555db7cefd90_0 .net "S", 0 0, L_0x555db7f6cb20;  alias, 1 drivers
v0x555db7cefe50_0 .net "a", 0 0, L_0x555db7f6c510;  alias, 1 drivers
v0x555db7ceff40_0 .net "b", 0 0, L_0x555db7f6ca40;  alias, 1 drivers
v0x555db7cf0040_0 .net "cout", 0 0, L_0x555db7f6cc20;  alias, 1 drivers
S_0x555db7cf07d0 .scope generate, "genblk1[29]" "genblk1[29]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cf09d0 .param/l "i" 0 3 28, +C4<011101>;
S_0x555db7cf0ab0 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cf07d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6d7c0 .functor OR 1, L_0x555db7f6d5e0, L_0x555db7f6d750, C4<0>, C4<0>;
v0x555db7cf19a0_0 .net "S", 0 0, L_0x555db7f6d650;  1 drivers
v0x555db7cf1a60_0 .net "a", 0 0, L_0x555db7f6d8c0;  1 drivers
v0x555db7cf1b30_0 .net "b", 0 0, L_0x555db7f6d9f0;  1 drivers
v0x555db7cf1c30_0 .net "cin", 0 0, L_0x555db7f6cc90;  alias, 1 drivers
v0x555db7cf1d20_0 .net "cout", 0 0, L_0x555db7f6d7c0;  alias, 1 drivers
v0x555db7cf1e10_0 .net "cout1", 0 0, L_0x555db7f6d5e0;  1 drivers
v0x555db7cf1eb0_0 .net "cout2", 0 0, L_0x555db7f6d750;  1 drivers
v0x555db7cf1f50_0 .net "s1", 0 0, L_0x555db7f63e80;  1 drivers
S_0x555db7cf0d10 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cf0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f63e80 .functor XOR 1, L_0x555db7f6d8c0, L_0x555db7f6d9f0, C4<0>, C4<0>;
L_0x555db7f6d5e0 .functor AND 1, L_0x555db7f6d8c0, L_0x555db7f6d9f0, C4<1>, C4<1>;
v0x555db7cf0fb0_0 .net "S", 0 0, L_0x555db7f63e80;  alias, 1 drivers
v0x555db7cf1090_0 .net "a", 0 0, L_0x555db7f6d8c0;  alias, 1 drivers
v0x555db7cf1150_0 .net "b", 0 0, L_0x555db7f6d9f0;  alias, 1 drivers
v0x555db7cf1220_0 .net "cout", 0 0, L_0x555db7f6d5e0;  alias, 1 drivers
S_0x555db7cf1390 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cf0ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6d650 .functor XOR 1, L_0x555db7f6cc90, L_0x555db7f63e80, C4<0>, C4<0>;
L_0x555db7f6d750 .functor AND 1, L_0x555db7f6cc90, L_0x555db7f63e80, C4<1>, C4<1>;
v0x555db7cf1600_0 .net "S", 0 0, L_0x555db7f6d650;  alias, 1 drivers
v0x555db7cf16c0_0 .net "a", 0 0, L_0x555db7f6cc90;  alias, 1 drivers
v0x555db7cf17b0_0 .net "b", 0 0, L_0x555db7f63e80;  alias, 1 drivers
v0x555db7cf18b0_0 .net "cout", 0 0, L_0x555db7f6d750;  alias, 1 drivers
S_0x555db7cf2040 .scope generate, "genblk1[30]" "genblk1[30]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cf2240 .param/l "i" 0 3 28, +C4<011110>;
S_0x555db7cf2320 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cf2040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6e370 .functor OR 1, L_0x555db7f6e190, L_0x555db7f6e300, C4<0>, C4<0>;
v0x555db7cf3210_0 .net "S", 0 0, L_0x555db7f6e200;  1 drivers
v0x555db7cf32d0_0 .net "a", 0 0, L_0x555db7f6e470;  1 drivers
v0x555db7cf33a0_0 .net "b", 0 0, L_0x555db7f6e5a0;  1 drivers
v0x555db7cf34a0_0 .net "cin", 0 0, L_0x555db7f6d7c0;  alias, 1 drivers
v0x555db7cf3590_0 .net "cout", 0 0, L_0x555db7f6e370;  alias, 1 drivers
v0x555db7cf3680_0 .net "cout1", 0 0, L_0x555db7f6e190;  1 drivers
v0x555db7cf3720_0 .net "cout2", 0 0, L_0x555db7f6e300;  1 drivers
v0x555db7cf37c0_0 .net "s1", 0 0, L_0x555db7f6e120;  1 drivers
S_0x555db7cf2580 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cf2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6e120 .functor XOR 1, L_0x555db7f6e470, L_0x555db7f6e5a0, C4<0>, C4<0>;
L_0x555db7f6e190 .functor AND 1, L_0x555db7f6e470, L_0x555db7f6e5a0, C4<1>, C4<1>;
v0x555db7cf2820_0 .net "S", 0 0, L_0x555db7f6e120;  alias, 1 drivers
v0x555db7cf2900_0 .net "a", 0 0, L_0x555db7f6e470;  alias, 1 drivers
v0x555db7cf29c0_0 .net "b", 0 0, L_0x555db7f6e5a0;  alias, 1 drivers
v0x555db7cf2a90_0 .net "cout", 0 0, L_0x555db7f6e190;  alias, 1 drivers
S_0x555db7cf2c00 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cf2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6e200 .functor XOR 1, L_0x555db7f6d7c0, L_0x555db7f6e120, C4<0>, C4<0>;
L_0x555db7f6e300 .functor AND 1, L_0x555db7f6d7c0, L_0x555db7f6e120, C4<1>, C4<1>;
v0x555db7cf2e70_0 .net "S", 0 0, L_0x555db7f6e200;  alias, 1 drivers
v0x555db7cf2f30_0 .net "a", 0 0, L_0x555db7f6d7c0;  alias, 1 drivers
v0x555db7cf3020_0 .net "b", 0 0, L_0x555db7f6e120;  alias, 1 drivers
v0x555db7cf3120_0 .net "cout", 0 0, L_0x555db7f6e300;  alias, 1 drivers
S_0x555db7cf38b0 .scope generate, "genblk1[31]" "genblk1[31]" 3 28, 3 28 0, S_0x555db7ca3e60;
 .timescale 0 0;
P_0x555db7cf3ab0 .param/l "i" 0 3 28, +C4<011111>;
S_0x555db7cf3b90 .scope module, "fi" "full_adder" 3 29, 3 9 0, S_0x555db7cf38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "cout";
L_0x555db7f6eb20 .functor OR 1, L_0x555db7f6e940, L_0x555db7f6eab0, C4<0>, C4<0>;
v0x555db7cf4a80_0 .net "S", 0 0, L_0x555db7f6e9b0;  1 drivers
v0x555db7cf4b40_0 .net "a", 0 0, L_0x555db7f6eb90;  1 drivers
v0x555db7cf4c10_0 .net "b", 0 0, L_0x555db7f6ecc0;  1 drivers
v0x555db7cf4d10_0 .net "cin", 0 0, L_0x555db7f6e370;  alias, 1 drivers
v0x555db7cf4e00_0 .net "cout", 0 0, L_0x555db7f6eb20;  alias, 1 drivers
v0x555db7cf4ef0_0 .net "cout1", 0 0, L_0x555db7f6e940;  1 drivers
v0x555db7cf4f90_0 .net "cout2", 0 0, L_0x555db7f6eab0;  1 drivers
v0x555db7cf5030_0 .net "s1", 0 0, L_0x555db7f6e8d0;  1 drivers
S_0x555db7cf3df0 .scope module, "h1" "half_adder" 3 13, 3 1 0, S_0x555db7cf3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6e8d0 .functor XOR 1, L_0x555db7f6eb90, L_0x555db7f6ecc0, C4<0>, C4<0>;
L_0x555db7f6e940 .functor AND 1, L_0x555db7f6eb90, L_0x555db7f6ecc0, C4<1>, C4<1>;
v0x555db7cf4090_0 .net "S", 0 0, L_0x555db7f6e8d0;  alias, 1 drivers
v0x555db7cf4170_0 .net "a", 0 0, L_0x555db7f6eb90;  alias, 1 drivers
v0x555db7cf4230_0 .net "b", 0 0, L_0x555db7f6ecc0;  alias, 1 drivers
v0x555db7cf4300_0 .net "cout", 0 0, L_0x555db7f6e940;  alias, 1 drivers
S_0x555db7cf4470 .scope module, "h2" "half_adder" 3 14, 3 1 0, S_0x555db7cf3b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 1 "cout";
L_0x555db7f6e9b0 .functor XOR 1, L_0x555db7f6e370, L_0x555db7f6e8d0, C4<0>, C4<0>;
L_0x555db7f6eab0 .functor AND 1, L_0x555db7f6e370, L_0x555db7f6e8d0, C4<1>, C4<1>;
v0x555db7cf46e0_0 .net "S", 0 0, L_0x555db7f6e9b0;  alias, 1 drivers
v0x555db7cf47a0_0 .net "a", 0 0, L_0x555db7f6e370;  alias, 1 drivers
v0x555db7cf4890_0 .net "b", 0 0, L_0x555db7f6e8d0;  alias, 1 drivers
v0x555db7cf4990_0 .net "cout", 0 0, L_0x555db7f6eab0;  alias, 1 drivers
    .scope S_0x555db73ba050;
T_0 ;
    %vpi_call 2 9 "$monitor", " X = %d | Y = %d | Z = %d | Expected = %d", v0x555db7cf7190_0, v0x555db7cf7250_0, v0x555db7cf72f0_0, v0x555db7cf7390_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555db7cf7450_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555db7cf7450_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func 2 11 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v0x555db7cf7190_0, 0, 16;
    %vpi_func 2 12 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod/s;
    %pad/s 16;
    %store/vec4 v0x555db7cf7250_0, 0, 16;
    %load/vec4 v0x555db7cf7190_0;
    %pad/u 32;
    %load/vec4 v0x555db7cf7250_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x555db7cf7390_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 15 "$display", "X = %d, Y = %d, Z = %d (Expected: %d)", v0x555db7cf7190_0, v0x555db7cf7250_0, v0x555db7cf72f0_0, v0x555db7cf7390_0 {0 0 0};
    %load/vec4 v0x555db7cf7450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555db7cf7450_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_karatsuba.v";
    "karatsuba.v";
