=====
SETUP
503.382
10.016
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/shift_reg_7_s5
8.249
9.310
uart_top_inst/uart_tx_inst/shift_reg_0_s0
10.016
=====
SETUP
503.382
10.016
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/shift_reg_7_s5
8.249
9.310
uart_top_inst/uart_tx_inst/shift_reg_1_s0
10.016
=====
SETUP
503.460
9.582
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n195_s10
8.550
9.582
uart_top_inst/uart_tx_inst/bit_count_0_s4
9.582
=====
SETUP
503.460
9.582
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n193_s10
8.550
9.582
uart_top_inst/uart_tx_inst/bit_count_1_s4
9.582
=====
SETUP
503.694
9.348
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n179_s9
8.249
9.348
uart_top_inst/uart_tx_inst/shift_reg_4_s0
9.348
=====
SETUP
503.694
9.348
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n177_s9
8.249
9.348
uart_top_inst/uart_tx_inst/shift_reg_5_s0
9.348
=====
SETUP
503.694
9.348
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n175_s9
8.249
9.348
uart_top_inst/uart_tx_inst/shift_reg_6_s0
9.348
=====
SETUP
503.697
9.345
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n191_s9
8.246
9.345
uart_top_inst/uart_tx_inst/bit_count_2_s2
9.345
=====
SETUP
503.735
9.663
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/shift_reg_7_s5
8.249
9.310
uart_top_inst/uart_tx_inst/shift_reg_2_s0
9.663
=====
SETUP
503.735
9.663
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/shift_reg_7_s5
8.249
9.310
uart_top_inst/uart_tx_inst/shift_reg_3_s0
9.663
=====
SETUP
503.735
9.663
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/shift_reg_7_s5
8.249
9.310
uart_top_inst/uart_tx_inst/shift_reg_4_s0
9.663
=====
SETUP
503.735
9.663
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/shift_reg_7_s5
8.249
9.310
uart_top_inst/uart_tx_inst/shift_reg_5_s0
9.663
=====
SETUP
503.735
9.663
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/shift_reg_7_s5
8.249
9.310
uart_top_inst/uart_tx_inst/shift_reg_6_s0
9.663
=====
SETUP
503.735
9.663
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/shift_reg_7_s5
8.249
9.310
uart_top_inst/uart_tx_inst/shift_reg_7_s0
9.663
=====
SETUP
503.740
9.659
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/bit_count_3_s6
8.246
8.871
uart_top_inst/uart_tx_inst/bit_count_3_s2
9.659
=====
SETUP
503.764
9.278
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n171_s15
8.246
9.278
uart_top_inst/uart_tx_inst/state_0_s4
9.278
=====
SETUP
503.785
9.257
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n187_s9
8.225
9.257
uart_top_inst/uart_tx_inst/shift_reg_0_s0
9.257
=====
SETUP
503.785
9.257
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n185_s9
8.225
9.257
uart_top_inst/uart_tx_inst/shift_reg_1_s0
9.257
=====
SETUP
503.789
9.253
513.042
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/n189_s8
8.221
9.253
uart_top_inst/uart_tx_inst/bit_count_3_s2
9.253
=====
SETUP
504.019
9.023
513.042
uart_top_inst/uart_rx_inst/clock_div_11_s1
1.442
1.900
uart_top_inst/uart_rx_inst/n160_s20
2.711
3.513
uart_top_inst/uart_rx_inst/n162_s16
3.934
4.966
uart_top_inst/uart_rx_inst/n164_s12
5.782
6.881
uart_top_inst/uart_rx_inst/n188_s9
8.201
9.023
uart_top_inst/uart_rx_inst/clock_div_0_s1
9.023
=====
SETUP
504.019
9.023
513.042
uart_top_inst/uart_rx_inst/clock_div_11_s1
1.442
1.900
uart_top_inst/uart_rx_inst/n160_s20
2.711
3.513
uart_top_inst/uart_rx_inst/n162_s16
3.934
4.966
uart_top_inst/uart_rx_inst/n164_s12
5.782
6.881
uart_top_inst/uart_rx_inst/n178_s9
8.201
9.023
uart_top_inst/uart_rx_inst/clock_div_5_s1
9.023
=====
SETUP
504.190
9.209
513.399
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.442
1.900
uart_top_inst/uart_tx_inst/n169_s21
2.727
3.549
uart_top_inst/uart_tx_inst/n169_s17
4.838
5.464
uart_top_inst/uart_tx_inst/shift_reg_7_s6
6.290
7.389
uart_top_inst/uart_tx_inst/bit_count_3_s6
8.246
8.871
uart_top_inst/uart_tx_inst/bit_count_2_s2
9.209
=====
SETUP
504.223
9.175
513.399
uart_top_inst/uart_rx_inst/clock_div_11_s1
1.442
1.900
uart_top_inst/uart_rx_inst/n160_s20
2.711
3.513
uart_top_inst/uart_rx_inst/n160_s17
3.934
4.756
uart_top_inst/uart_rx_inst/n322_s2
5.257
6.059
uart_top_inst/uart_rx_inst/n322_s0
6.486
7.547
uart_top_inst/uart_rx_inst/shift_reg_1_s0
9.175
=====
SETUP
504.223
9.175
513.399
uart_top_inst/uart_rx_inst/clock_div_11_s1
1.442
1.900
uart_top_inst/uart_rx_inst/n160_s20
2.711
3.513
uart_top_inst/uart_rx_inst/n160_s17
3.934
4.756
uart_top_inst/uart_rx_inst/n322_s2
5.257
6.059
uart_top_inst/uart_rx_inst/n322_s0
6.486
7.547
uart_top_inst/uart_rx_inst/shift_reg_2_s0
9.175
=====
SETUP
504.223
9.175
513.399
uart_top_inst/uart_rx_inst/clock_div_11_s1
1.442
1.900
uart_top_inst/uart_rx_inst/n160_s20
2.711
3.513
uart_top_inst/uart_rx_inst/n160_s17
3.934
4.756
uart_top_inst/uart_rx_inst/n322_s2
5.257
6.059
uart_top_inst/uart_rx_inst/n322_s0
6.486
7.547
uart_top_inst/uart_rx_inst/shift_reg_3_s0
9.175
=====
HOLD
0.708
1.721
1.014
uart_top_inst/uart_rx_inst/received_s2
1.014
1.347
uart_top_inst/uart_rx_inst/n153_s3
1.349
1.721
uart_top_inst/uart_rx_inst/received_s2
1.721
=====
HOLD
0.708
1.721
1.014
uart_top_inst/uart_rx_inst/clock_div_10_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n168_s9
1.349
1.721
uart_top_inst/uart_rx_inst/clock_div_10_s1
1.721
=====
HOLD
0.708
1.721
1.014
uart_top_inst/uart_rx_inst/clock_div_12_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n164_s10
1.349
1.721
uart_top_inst/uart_rx_inst/clock_div_12_s1
1.721
=====
HOLD
0.708
1.721
1.014
uart_top_inst/uart_tx_inst/clock_div_11_s1
1.014
1.347
uart_top_inst/uart_tx_inst/n48_s2
1.349
1.721
uart_top_inst/uart_tx_inst/clock_div_11_s1
1.721
=====
HOLD
0.708
1.721
1.014
uart_top_inst/uart_tx_inst/clock_div_12_s1
1.014
1.347
uart_top_inst/uart_tx_inst/n47_s2
1.349
1.721
uart_top_inst/uart_tx_inst/clock_div_12_s1
1.721
=====
HOLD
0.709
1.722
1.014
uart_top_inst/uart_rx_inst/bit_count_0_s4
1.014
1.347
uart_top_inst/uart_rx_inst/n196_s10
1.350
1.722
uart_top_inst/uart_rx_inst/bit_count_0_s4
1.722
=====
HOLD
0.709
1.722
1.014
uart_top_inst/uart_rx_inst/clock_div_3_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n182_s9
1.350
1.722
uart_top_inst/uart_rx_inst/clock_div_3_s1
1.722
=====
HOLD
0.709
1.722
1.014
uart_top_inst/uart_rx_inst/clock_div_5_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n178_s9
1.350
1.722
uart_top_inst/uart_rx_inst/clock_div_5_s1
1.722
=====
HOLD
0.709
1.722
1.014
uart_top_inst/uart_rx_inst/clock_div_11_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n166_s9
1.350
1.722
uart_top_inst/uart_rx_inst/clock_div_11_s1
1.722
=====
HOLD
0.709
1.722
1.014
uart_top_inst/uart_tx_inst/clock_div_1_s1
1.014
1.347
uart_top_inst/uart_tx_inst/n58_s2
1.350
1.722
uart_top_inst/uart_tx_inst/clock_div_1_s1
1.722
=====
HOLD
0.709
1.722
1.014
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.014
1.347
uart_top_inst/uart_tx_inst/n52_s2
1.350
1.722
uart_top_inst/uart_tx_inst/clock_div_7_s1
1.722
=====
HOLD
0.710
1.724
1.014
uart_top_inst/uart_rx_inst/clock_div_8_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n172_s9
1.352
1.724
uart_top_inst/uart_rx_inst/clock_div_8_s1
1.724
=====
HOLD
0.710
1.724
1.014
uart_top_inst/uart_tx_inst/bit_count_0_s4
1.014
1.347
uart_top_inst/uart_tx_inst/n195_s10
1.352
1.724
uart_top_inst/uart_tx_inst/bit_count_0_s4
1.724
=====
HOLD
0.712
1.726
1.014
uart_top_inst/uart_tx_inst/state_2_s3
1.014
1.347
uart_top_inst/uart_tx_inst/n169_s24
1.354
1.726
uart_top_inst/uart_tx_inst/state_2_s3
1.726
=====
HOLD
0.892
1.905
1.014
uart_top_inst/uart_rx_inst/bit_count_1_s4
1.014
1.347
uart_top_inst/uart_rx_inst/n194_s10
1.349
1.905
uart_top_inst/uart_rx_inst/bit_count_1_s4
1.905
=====
HOLD
0.893
1.906
1.014
uart_top_inst/uart_rx_inst/clock_div_1_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n186_s9
1.350
1.906
uart_top_inst/uart_rx_inst/clock_div_1_s1
1.906
=====
HOLD
0.894
1.908
1.014
uart_top_inst/uart_tx_inst/clock_div_9_s1
1.014
1.347
uart_top_inst/uart_tx_inst/n50_s3
1.352
1.908
uart_top_inst/uart_tx_inst/clock_div_9_s1
1.908
=====
HOLD
0.937
1.950
1.014
uart_top_inst/uart_tx_inst/shift_reg_2_s0
1.014
1.347
uart_top_inst/uart_tx_inst/n185_s9
1.578
1.950
uart_top_inst/uart_tx_inst/shift_reg_1_s0
1.950
=====
HOLD
0.937
1.950
1.014
uart_top_inst/uart_tx_inst/shift_reg_5_s0
1.014
1.347
uart_top_inst/uart_tx_inst/n179_s9
1.578
1.950
uart_top_inst/uart_tx_inst/shift_reg_4_s0
1.950
=====
HOLD
0.937
1.950
1.014
uart_top_inst/uart_tx_inst/shift_reg_7_s0
1.014
1.347
uart_top_inst/uart_tx_inst/n175_s9
1.578
1.950
uart_top_inst/uart_tx_inst/shift_reg_6_s0
1.950
=====
HOLD
0.940
1.953
1.014
uart_top_inst/uart_rx_inst/shift_reg_7_s0
1.014
1.347
uart_top_inst/uart_rx_inst/shift_reg_6_s0
1.953
=====
HOLD
0.942
1.955
1.014
uart_top_inst/uart_tx_inst/shift_reg_6_s0
1.014
1.347
uart_top_inst/uart_tx_inst/n177_s9
1.583
1.955
uart_top_inst/uart_tx_inst/shift_reg_5_s0
1.955
=====
HOLD
0.944
1.958
1.014
uart_top_inst/uart_rx_inst/clock_div_1_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n184_s10
1.586
1.958
uart_top_inst/uart_rx_inst/clock_div_2_s1
1.958
=====
HOLD
0.944
1.958
1.014
uart_top_inst/uart_tx_inst/clock_div_2_s1
1.014
1.347
uart_top_inst/uart_tx_inst/n56_s2
1.586
1.958
uart_top_inst/uart_tx_inst/clock_div_3_s1
1.958
=====
HOLD
0.946
1.960
1.014
uart_top_inst/uart_rx_inst/clock_div_8_s1
1.014
1.347
uart_top_inst/uart_rx_inst/n170_s9
1.588
1.960
uart_top_inst/uart_rx_inst/clock_div_9_s1
1.960
