
*** Running vivado
    with args -log alchitry_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alchitry_top.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr 16 02:32:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: link_design -top alchitry_top -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 494.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/constraint/alchitry.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/constraint/alchitry.xdc:229]
Finished Parsing XDC File [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1143.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 124 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.551 ; gain = 857.695
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.573 . Memory (MB): peak = 1143.551 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27e765418

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1174.152 ; gain = 30.602

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 27e765418

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1567.816 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27e765418

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1567.816 ; gain = 0.000
Phase 1 Initialization | Checksum: 27e765418

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1567.816 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27e765418

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1567.816 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27e765418

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1567.816 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 27e765418

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1567.816 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27e765418

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1567.816 ; gain = 0.000
Retarget | Checksum: 27e765418
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2ff31fc9a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1567.816 ; gain = 0.000
Constant propagation | Checksum: 2ff31fc9a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.816 ; gain = 0.000
Phase 5 Sweep | Checksum: 2b986e936

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1567.816 ; gain = 0.000
Sweep | Checksum: 2b986e936
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2b986e936

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1567.816 ; gain = 0.000
BUFG optimization | Checksum: 2b986e936
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2b986e936

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1567.816 ; gain = 0.000
Shift Register Optimization | Checksum: 2b986e936
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2b986e936

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1567.816 ; gain = 0.000
Post Processing Netlist | Checksum: 2b986e936
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2e8688a70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1567.816 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1567.816 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2e8688a70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1567.816 ; gain = 0.000
Phase 9 Finalization | Checksum: 2e8688a70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1567.816 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2e8688a70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1567.816 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 2e8688a70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1688.215 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2e8688a70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1688.215 ; gain = 120.398

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2e8688a70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.215 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.215 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2e8688a70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
Command: report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.215 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1688.215 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1688.215 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2230082a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1688.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 146cb00a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c87f04bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.549 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c87f04bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c87f04bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.557 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d6861251

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.745 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a23e7b70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.876 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a23e7b70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.881 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 23a00dff3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 169166387

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 110 LUTNM shape to break, 91 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 99, total 110, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 133 nets or LUTs. Breaked 110 LUTs, combined 23 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1688.215 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          110  |             23  |                   133  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          110  |             23  |                   133  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 23653f635

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2f81aa39d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2f81aa39d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2206dc2b8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2eec37c9d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 255aff13d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 32c1488c0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 250eb6dd7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2818c3c60

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1be3d06b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2bc210572

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b6e3187a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b6e3187a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bfc267c2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.626 | TNS=-5649.913 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cc4ad194

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Place 46-33] Processed net beta_manual/motherboard/beta/regfile_system/regfile/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1abdeced2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bfc267c2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.639. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22ef2d5dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 22ef2d5dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22ef2d5dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22ef2d5dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 22ef2d5dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1688.215 ; gain = 0.000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25824c921

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000
Ending Placer Task | Checksum: 198ae4eaa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1688.215 ; gain = 0.000
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file alchitry_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_placed.rpt -pb alchitry_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.215 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1688.215 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.29s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.215 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.639 | TNS=-5236.387 |
Phase 1 Physical Synthesis Initialization | Checksum: fd1789bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.639 | TNS=-5236.387 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: fd1789bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.639 | TNS=-5236.387 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[26].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][26]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.586 | TNS=-5236.519 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[30].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.571 | TNS=-5236.282 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[9]_21[21].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[9][21]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[9]_21[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.569 | TNS=-5236.079 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[30].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][30]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.564 | TNS=-5235.954 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_29[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[26]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.562 | TNS=-5233.930 |
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[26]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.561 | TNS=-5232.918 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[26]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.559 | TNS=-5231.216 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26]_4[21].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][21]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26]_4[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.554 | TNS=-5231.096 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17]_13[21].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][21]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17]_13[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.550 | TNS=-5231.247 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_30[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[21]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][21]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.541 | TNS=-5218.847 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[30].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][30]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.541 | TNS=-5218.708 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20]_10[30].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][30]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20]_10[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.536 | TNS=-5218.528 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11]_19[31].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11][31]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11]_19[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.522 | TNS=-5218.416 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[30].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15][30]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.516 | TNS=-5218.295 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27]_3[29].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27][29]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27]_3[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.504 | TNS=-5217.992 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[28].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][28]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.501 | TNS=-5217.318 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3_n_0.  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.501 | TNS=-5211.924 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.493 | TNS=-5211.297 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.481 | TNS=-5211.109 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[29]_1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[29]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][29]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.477 | TNS=-5204.072 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4]_26[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4]_26[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.469 | TNS=-5203.750 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.468 | TNS=-5203.269 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30]_0[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30]_0[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.462 | TNS=-5202.742 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18]_12[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18]_12[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.461 | TNS=-5202.381 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_29[27].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][27]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_29[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.449 | TNS=-5202.047 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26]_4[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26]_4[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.447 | TNS=-5201.925 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.440 | TNS=-5201.682 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25]_5[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25]_5[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.439 | TNS=-5201.485 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8]_22[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8]_22[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.434 | TNS=-5201.347 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[31].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][31]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.430 | TNS=-5200.837 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12]_18[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12]_18[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.428 | TNS=-5200.628 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_30[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_30[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.426 | TNS=-5200.552 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.423 | TNS=-5200.684 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[15].  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_3
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.422 | TNS=-5197.770 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5]_25[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5]_25[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.407 | TNS=-5197.145 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6]_24[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6]_24[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.404 | TNS=-5196.965 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13]_17[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13]_17[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.403 | TNS=-5196.763 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.398 | TNS=-5196.406 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27]_3[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27]_3[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.392 | TNS=-5196.068 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17]_13[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17]_13[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.392 | TNS=-5195.744 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_29[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_29[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.390 | TNS=-5195.196 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5]_25[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[31]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][31]_i_3_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.387 | TNS=-5175.255 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16]_14[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16]_14[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.379 | TNS=-5175.094 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14]_16[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14]_16[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.376 | TNS=-5174.970 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22]_8[23].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22][23]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[22]_8[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.363 | TNS=-5174.903 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17]_13[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[23]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][23]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.359 | TNS=-5173.378 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[28].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][28]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.353 | TNS=-5173.518 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13]_17[28].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13][28]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13]_17[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.348 | TNS=-5173.109 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12]_18[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12]_18[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.347 | TNS=-5172.887 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14]_16[28].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][28]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14]_16[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.329 | TNS=-5172.404 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[15].  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_3
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.327 | TNS=-5172.156 |
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[26]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.326 | TNS=-5149.061 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25]_5[18].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][18]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25]_5[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.321 | TNS=-5148.422 |
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[30]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][30]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.305 | TNS=-5121.607 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[18].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21][18]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.305 | TNS=-5120.916 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[28]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][28]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.303 | TNS=-5101.820 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0.  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.294 | TNS=-5096.612 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.279 | TNS=-5096.254 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14]_16[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14]_16[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.273 | TNS=-5096.186 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3]_27[27].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3][27]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[3]_27[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-5096.036 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.254 | TNS=-5096.217 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0.  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.252 | TNS=-5090.916 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5]_25[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5]_25[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.249 | TNS=-5090.551 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0]_30[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[3].  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][18]_i_2
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.249 | TNS=-5088.753 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26]_4[24].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][24]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26]_4[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.248 | TNS=-5088.380 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.235 | TNS=-5088.256 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20]_10[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20]_10[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.235 | TNS=-5088.136 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.234 | TNS=-5088.113 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6]_24[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6]_24[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.233 | TNS=-5087.846 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.217 | TNS=-5088.134 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[19].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][19]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.212 | TNS=-5087.128 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6]_24[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6]_24[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-5086.961 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_29[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1]_29[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.192 | TNS=-5086.676 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_28[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_28[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.191 | TNS=-5086.267 |
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[18]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][18]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.186 | TNS=-5058.584 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.178 | TNS=-5058.572 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_28[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2]_28[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.171 | TNS=-5058.477 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23]_7[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23]_7[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.170 | TNS=-5058.403 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26]_4[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26]_4[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.169 | TNS=-5058.315 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.162 | TNS=-5058.105 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[22].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][22]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.157 | TNS=-5057.645 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18]_12[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18]_12[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.150 | TNS=-5057.382 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0.  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][21]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.140 | TNS=-5053.445 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[20].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][20]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.138 | TNS=-5053.450 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28]_2[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.135 | TNS=-5053.424 |
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[23]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][23]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.134 | TNS=-5020.398 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[20]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][20]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.122 | TNS=-5012.680 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11]_19[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11]_19[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.121 | TNS=-5012.655 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12]_18[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[22]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][22]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.116 | TNS=-4988.351 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23]_7[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23]_7[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.114 | TNS=-4988.219 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4]_26[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4]_26[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.109 | TNS=-4988.243 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.108 | TNS=-4988.231 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6]_24[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6]_24[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.105 | TNS=-4988.120 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[27].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15][27]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.102 | TNS=-4987.747 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.102 | TNS=-4987.656 |
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[27]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][27]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/div0__1[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.099 | TNS=-4970.981 |
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18]_12[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][25]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18]_12[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.085 | TNS=-4970.833 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13]_17[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[13]_17[17]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[9]_21[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[9][17]
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[9]_21[17]. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[29]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][29]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[25].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][25]
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[25]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][25]_i_1_comp.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4]_26[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4][17]
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27]_3[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27][17]
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][17]
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19]_11[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][17]
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8]_22[17].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[8][17]
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4]_26[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[17]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][17]_i_1_comp.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[21]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][21]_i_1_comp_1.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25]_5[24].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][24]
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12]_18[24].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[12][24]
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7]_23[19].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[7][19]
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4]_26[24].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[4][24]
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24]_6[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[24]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][24]_i_1_comp.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_4_n_0.  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_4
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10]_20[19].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[10][19]
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16]_14[19].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][19]
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[21]_9[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/wdsel_out[19]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/D_registers_q[30][19]_i_1_comp.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/memory_unit/data_memory/DOBDO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[9].  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_57
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[5].  Re-placed instance beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_i_59
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/M_multiplier_mul[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/wdsel_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/B[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/B[11]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/div0_i_21_comp.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/B[10]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/div0_i_22_comp.
INFO: [Physopt 32-663] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[6].  Re-placed instance beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15][6]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/B[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net beta_manual/motherboard/beta/B[14]. Critical path length was reduced through logic transformation on cell beta_manual/motherboard/beta/div0_i_18_comp.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/B[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/read_data_reg[21][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/div0_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/beta/bsel_out[0]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/bsel_out[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/read_data_reg[22]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/div0_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/div0_i_355_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_0[0]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/beta/M_motherboard_debug[1]_33[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/memory_unit/instruction_memory/Q[18]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net beta_manual/motherboard/beta/M_motherboard_debug[1]_33[15]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/M_motherboard_debug[1]_33[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/M_pc_system_pc_4_sxtc[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/div0__0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/div0__0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/M_pc_system_pc_4[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_registers_q_reg[30][8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/M_multiplier_mul[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/wdsel_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/M_motherboard_debug[1]_33[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/M_pc_system_pc_4_sxtc[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/div0__0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/M_pc_system_pc_4[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 191f4a5b5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1688.215 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/M_multiplier_mul[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/wdsel_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/M_motherboard_debug[1]_33[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/M_pc_system_pc_4_sxtc[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/div0__0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/div0__0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/M_pc_system_pc_4[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_registers_q_reg[30][8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q_reg[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[15]_15[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/M_multiplier_mul[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/wdsel_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/M_motherboard_debug[1]_33[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/M_pc_system_pc_4_sxtc[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/div0__0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/M_pc_system_pc_4[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta_manual/motherboard/beta/pc_system/D_pc_q[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1688.215 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 191f4a5b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.215 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.531 | TNS=-4662.200 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.108  |        574.187  |           12  |              0  |                   137  |           0  |           2  |  00:00:09  |
|  Total          |          1.108  |        574.187  |           12  |              0  |                   137  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1688.215 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 20bb8134b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
522 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.215 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1688.215 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1688.215 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1688.215 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jc050/Documents/SUTD/50.002/1DPROJECT/Lab4_BetaCPU/build/vivado/Lab4_BetaCPU.runs/impl_1/alchitry_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 956dac69 ConstDB: 0 ShapeSum: 2cc0163c RouteDB: a0815c57
Post Restoration Checksum: NetGraph: bd0df2cc | NumContArr: e6c971c7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3292959cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.855 ; gain = 13.641

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3292959cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.855 ; gain = 13.641

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3292959cd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.855 ; gain = 13.641
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 29de5a036

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.840 ; gain = 47.625
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.431 | TNS=-4273.501| WHS=-0.145 | THS=-6.318 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3471
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3471
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20e1c8515

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1738.676 ; gain = 50.461

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 20e1c8515

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1738.676 ; gain = 50.461

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2a3149a05

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1738.676 ; gain = 50.461
Phase 4 Initial Routing | Checksum: 2a3149a05

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1738.676 ; gain = 50.461

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1840
 Number of Nodes with overlaps = 797
 Number of Nodes with overlaps = 529
 Number of Nodes with overlaps = 315
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 44
