# RISC-V_MYTH_Workshop

For students of "Microprocessor for You in Thirty Hours" Workshop, offered by for VLSI System Design (VSD) and Redwood EDA, find here accompanying live info and links.

Check the folders for assignments for particular days.

## Workshop Results
* [Day 2](Day2)
* [Days 3-5](Day3_5)
  * combinatorial and sequential calulator
  * simple RISC-V core
  * 3-stage pipelined RISC-V core

## Additional Resources

### TL Verilog and Makerchip
* https://github.com/stevehoover/TL-V_Projects
* https://pypi.org/project/makerchip-app/

### Myth RISC-V on FPGA
* https://shivani-shah269.medium.com/using-tl-verilog-for-fpgas-901a041b4dd9
* https://github.com/shivanishah269/risc-v-core
 
### VLSI System Design
* https://github.com/kunalg123/riscv_workshop_collaterals
* https://www.vlsisystemdesign.com/vsd-intern-free-webinar/
* https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/
* https://www.vlsisystemdesign.com/advanced-physical-design-using-openlane-sky130/
* https://www.vlsisystemdesign.com/hdp/
