Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Nov  3 14:49:05 2017
| Host         : Wimucs running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DS18B20_design_wrapper_control_sets_placed.rpt
| Design       : DS18B20_design_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           13 |
| Yes          | No                    | No                     |              77 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                             Enable Signal                             |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/io_dq_T_i_1_n_0                  |                                                                          |                1 |              1 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/bit_count_io[3]_i_1_n_0          |                                                                          |                1 |              4 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature[11]_i_1_n_0   |                                                                          |                2 |              4 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/bytes_transmitted[3]_i_2_n_0     | DS18B20_design_i/SENSOR_DS18B20_0/U0/bytes_transmitted[3]_i_1_n_0        |                2 |              4 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_state                         |                                                                          |                3 |              5 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_in_command[2]                 |                                                                          |                4 |              7 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/calculated_crc[7]_i_2_n_0        | DS18B20_design_i/SENSOR_DS18B20_0/U0/calculated_crc[7]_i_1_n_0           |                4 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[39]_i_1_n_0 |                                                                          |                2 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[23]_i_1_n_0 |                                                                          |                3 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[31]_i_1_n_0 |                                                                          |                2 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[47]_i_1_n_0 |                                                                          |                1 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[15]_i_1_n_0 |                                                                          |                2 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_temperature[7]_i_1_n_0    |                                                                          |                3 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/buffer_serial_number[7]_i_1_n_0  |                                                                          |                3 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_out_data_read[7]_i_2_n_0      | DS18B20_design_i/SENSOR_DS18B20_0/U0/ow_out_data_read[7]_i_1_n_0         |                1 |              8 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_2_n_0        | DS18B20_design_i/SENSOR_DS18B20_0/U0/o_temperature[11]_i_1_n_0           |                3 |             12 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 |                                                                       | DS18B20_design_i/SENSOR_DS18B20_0/U0/sampling_interval_timer[20]_i_1_n_0 |                6 |             21 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 |                                                                       | DS18B20_design_i/SENSOR_DS18B20_0/U0/timer[22]_i_1_n_0                   |                7 |             23 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 |                                                                       |                                                                          |               14 |             27 |
|  DS18B20_design_i/processing_system7_0/inst/FCLK_CLK1 | DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number[47]_i_2_n_0      | DS18B20_design_i/SENSOR_DS18B20_0/U0/o_serial_number[47]_i_1_n_0         |               10 |             48 |
+-------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     9 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


