ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f7xx_hal_rcc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_RCC_DeInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_RCC_DeInit:
  26              	.LFB141:
  27              		.file 1 "dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c"
   1:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
   2:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ******************************************************************************
   3:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @file    stm32f7xx_hal_rcc.c
   4:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @author  MCD Application Team
   5:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
  11:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   @verbatim
  12:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ==============================================================================
  13:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ==============================================================================
  15:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
  16:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  26:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
  27:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  31:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 2


  32:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  36:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ==============================================================================
  38:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
  39:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       from/to registers.
  42:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  48:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
  49:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       Implemented Workaround:
  50:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  53:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   @endverbatim
  54:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ******************************************************************************
  55:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @attention
  56:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
  57:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  58:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  59:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
  60:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  61:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  62:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  63:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  64:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
  65:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ******************************************************************************
  66:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  67:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  68:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  69:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #include "stm32f7xx_hal.h"
  70:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  71:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @addtogroup STM32F7xx_HAL_Driver
  72:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
  73:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  74:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  75:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC RCC
  76:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief RCC HAL module driver
  77:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
  78:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  79:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  80:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  81:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  82:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  83:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  84:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  85:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  86:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
  87:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  88:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 3


  89:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  90:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  91:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  92:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  93:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  94:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  95:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  96:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  97:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
  98:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @}
  99:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 100:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 101:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 102:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
 103:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 104:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 105:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 106:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @}
 107:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 108:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 109:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 110:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 111:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 112:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 113:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
 114:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 115:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 116:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 117:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 118:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 119:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   @verbatim
 120:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ===============================================================================
 121:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** ##### Initialization and de-initialization functions #####
 122:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ===============================================================================
 123:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
 124:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 125:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 126:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       and APB2).
 127:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 128:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 129:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 130:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           the PLL as System clock source.
 131:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 132:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 133:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           clock source.
 134:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 135:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 136:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 137:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 138:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 139:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 140:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 141:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 216 MHz)
 142:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 143:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****              the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 144:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 145:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the function HAL_RCC_EnableCSS()
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 4


 146:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System
 147:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           clock source), the System clock is automatically switched to HSI and an interrupt
 148:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M7 NMI
 149:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.
 150:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 151:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 152:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           clock (through a configurable prescaler) on PA8 pin.
 153:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 154:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 155:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           clock (through a configurable prescaler) on PC9 pin.
 156:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 157:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 158:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 159:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           HSE and PLL.
 160:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 161:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 162:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 163:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 164:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           the peripherals mapped on these busses. You can use
 165:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 166:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 167:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 168:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@) I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 169:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               from an external clock mapped on the I2S_CKIN pin.
 170:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               You have to use __HAL_RCC_PLLI2S_CONFIG() macro to configure this clock.
 171:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@)  SAI: the SAI clock can be derived either from a specific PLL (PLLI2S) or (PLLSAI) o
 172:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               from an external clock mapped on the I2S_CKIN pin.
 173:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                You have to use __HAL_RCC_PLLI2S_CONFIG() macro to configure this clock.
 174:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 175:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               divided by 2 to 31. You have to use __HAL_RCC_RTC_CONFIG() and __HAL_RCC_RTC_ENABLE()
 176:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               macros to configure this clock.
 177:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@) USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 178:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               to work correctly, while the SDIO require a frequency equal or lower than
 179:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               to 48. This clock is derived of the main PLL through PLLQ divider.
 180:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 181:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** @endverbatim
 182:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
 183:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 184:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 185:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 186:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 187:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 188:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 189:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - HSE, PLL, PLLI2S and PLLSAI OFF
 190:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 191:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 192:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - All interrupts disabled
 193:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 194:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - Peripheral clocks
 195:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 196:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 197:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 199:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
  28              		.loc 1 199 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 5


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 38B5     		push	{r3, r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
 200:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart;
  39              		.loc 1 200 3 view .LVU1
 201:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 202:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 203:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  40              		.loc 1 203 3 view .LVU2
  41              		.loc 1 203 15 is_stmt 0 view .LVU3
  42 0002 FFF7FEFF 		bl	HAL_GetTick
  43              	.LVL0:
  44 0006 0446     		mov	r4, r0
  45              	.LVL1:
 204:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 205:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Set HSION bit to the reset value */
 206:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  46              		.loc 1 206 3 is_stmt 1 view .LVU4
  47 0008 4E4A     		ldr	r2, .L28
  48 000a 1368     		ldr	r3, [r2]
  49 000c 43F00103 		orr	r3, r3, #1
  50 0010 1360     		str	r3, [r2]
 207:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 208:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till HSI is ready */
 209:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  51              		.loc 1 209 3 view .LVU5
  52              	.LVL2:
  53              	.L2:
  54              		.loc 1 209 9 view .LVU6
  55              		.loc 1 209 10 is_stmt 0 view .LVU7
  56 0012 4C4B     		ldr	r3, .L28
  57 0014 1B68     		ldr	r3, [r3]
  58              		.loc 1 209 9 view .LVU8
  59 0016 13F0020F 		tst	r3, #2
  60 001a 06D1     		bne	.L22
 210:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 211:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  61              		.loc 1 211 5 is_stmt 1 view .LVU9
  62              		.loc 1 211 10 is_stmt 0 view .LVU10
  63 001c FFF7FEFF 		bl	HAL_GetTick
  64              	.LVL3:
  65              		.loc 1 211 24 view .LVU11
  66 0020 001B     		subs	r0, r0, r4
  67              		.loc 1 211 8 view .LVU12
  68 0022 0228     		cmp	r0, #2
  69 0024 F5D9     		bls	.L2
 212:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 213:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
  70              		.loc 1 213 14 view .LVU13
  71 0026 0320     		movs	r0, #3
  72              	.L3:
 214:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 6


 215:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 216:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 217:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Set HSITRIM[4:0] bits to the reset value */
 218:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 219:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 220:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 221:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 222:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 223:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset CFGR register */
 224:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 225:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 226:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till clock switch is ready */
 227:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 228:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 229:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 230:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 231:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 232:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 233:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 234:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 235:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 237:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 238:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Clear HSEON, HSEBYP and CSSON bits */
 239:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 240:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 241:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till HSE is disabled */
 242:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 243:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 244:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 245:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 246:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 247:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 248:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 249:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 250:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 251:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 252:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 253:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Clear PLLON bit */
 254:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 255:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 256:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till PLL is disabled */
 257:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 258:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 259:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 260:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 261:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 262:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 263:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 264:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 265:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 266:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 267:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 268:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset PLLI2SON bit */
 269:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 270:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 271:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till PLLI2S is disabled */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 7


 272:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 273:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 274:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 275:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 276:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 277:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 278:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 279:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 280:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 281:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 282:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 283:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset PLLSAI bit */
 284:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 285:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 286:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till PLLSAI is disabled */
 287:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 288:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 289:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 290:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 291:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 292:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 293:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 294:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 295:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
 296:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 
 297:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 298:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset PLLI2SCFGR register to default value */
 299:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 
 300:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 301:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset PLLSAICFGR register to default value */
 302:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 
 303:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 304:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Disable all interrupts */
 305:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | R
 306:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 307:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Clear all interrupt flags */
 308:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 309:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 310:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Clear LSION bit */
 311:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 312:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 313:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset all CSR flags */
 314:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 315:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 316:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 317:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 318:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 319:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 320:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (HAL_InitTick(uwTickPrio) != HAL_OK)
 321:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 322:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     return HAL_ERROR;
 323:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 324:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
 325:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 326:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     return HAL_OK;
 327:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 328:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 8


  73              		.loc 1 328 1 view .LVU14
  74 0028 38BD     		pop	{r3, r4, r5, pc}
  75              	.LVL4:
  76              	.L22:
 218:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  77              		.loc 1 218 3 is_stmt 1 view .LVU15
  78 002a 464D     		ldr	r5, .L28
  79 002c 2B68     		ldr	r3, [r5]
  80 002e 43F08003 		orr	r3, r3, #128
  81 0032 2B60     		str	r3, [r5]
 221:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  82              		.loc 1 221 3 view .LVU16
 221:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  83              		.loc 1 221 15 is_stmt 0 view .LVU17
  84 0034 FFF7FEFF 		bl	HAL_GetTick
  85              	.LVL5:
  86 0038 0446     		mov	r4, r0
  87              	.LVL6:
 224:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  88              		.loc 1 224 3 is_stmt 1 view .LVU18
  89 003a 0023     		movs	r3, #0
  90 003c AB60     		str	r3, [r5, #8]
 227:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
  91              		.loc 1 227 3 view .LVU19
  92              	.LVL7:
  93              	.L5:
 227:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
  94              		.loc 1 227 9 view .LVU20
 227:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
  95              		.loc 1 227 10 is_stmt 0 view .LVU21
  96 003e 414B     		ldr	r3, .L28
  97 0040 9B68     		ldr	r3, [r3, #8]
 227:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
  98              		.loc 1 227 9 view .LVU22
  99 0042 13F00C0F 		tst	r3, #12
 100 0046 08D0     		beq	.L23
 229:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 101              		.loc 1 229 5 is_stmt 1 view .LVU23
 229:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 102              		.loc 1 229 10 is_stmt 0 view .LVU24
 103 0048 FFF7FEFF 		bl	HAL_GetTick
 104              	.LVL8:
 229:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 105              		.loc 1 229 24 view .LVU25
 106 004c 001B     		subs	r0, r0, r4
 229:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 107              		.loc 1 229 8 view .LVU26
 108 004e 41F28833 		movw	r3, #5000
 109 0052 9842     		cmp	r0, r3
 110 0054 F3D9     		bls	.L5
 231:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 111              		.loc 1 231 14 view .LVU27
 112 0056 0320     		movs	r0, #3
 113 0058 E6E7     		b	.L3
 114              	.L23:
 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 115              		.loc 1 236 3 is_stmt 1 view .LVU28
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 9


 236:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 116              		.loc 1 236 15 is_stmt 0 view .LVU29
 117 005a FFF7FEFF 		bl	HAL_GetTick
 118              	.LVL9:
 119 005e 0446     		mov	r4, r0
 120              	.LVL10:
 239:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 121              		.loc 1 239 3 is_stmt 1 view .LVU30
 122 0060 384A     		ldr	r2, .L28
 123 0062 1368     		ldr	r3, [r2]
 124 0064 23F45023 		bic	r3, r3, #851968
 125 0068 1360     		str	r3, [r2]
 242:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 126              		.loc 1 242 3 view .LVU31
 127              	.LVL11:
 128              	.L7:
 242:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 129              		.loc 1 242 9 view .LVU32
 242:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 130              		.loc 1 242 10 is_stmt 0 view .LVU33
 131 006a 364B     		ldr	r3, .L28
 132 006c 1B68     		ldr	r3, [r3]
 242:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 133              		.loc 1 242 9 view .LVU34
 134 006e 13F4003F 		tst	r3, #131072
 135 0072 06D0     		beq	.L24
 244:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 136              		.loc 1 244 5 is_stmt 1 view .LVU35
 244:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 137              		.loc 1 244 10 is_stmt 0 view .LVU36
 138 0074 FFF7FEFF 		bl	HAL_GetTick
 139              	.LVL12:
 244:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 140              		.loc 1 244 24 view .LVU37
 141 0078 001B     		subs	r0, r0, r4
 244:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 142              		.loc 1 244 8 view .LVU38
 143 007a 6428     		cmp	r0, #100
 144 007c F5D9     		bls	.L7
 246:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 145              		.loc 1 246 14 view .LVU39
 146 007e 0320     		movs	r0, #3
 147 0080 D2E7     		b	.L3
 148              	.L24:
 251:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 149              		.loc 1 251 3 is_stmt 1 view .LVU40
 251:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 150              		.loc 1 251 15 is_stmt 0 view .LVU41
 151 0082 FFF7FEFF 		bl	HAL_GetTick
 152              	.LVL13:
 153 0086 0446     		mov	r4, r0
 154              	.LVL14:
 254:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 155              		.loc 1 254 3 is_stmt 1 view .LVU42
 156 0088 2E4A     		ldr	r2, .L28
 157 008a 1368     		ldr	r3, [r2]
 158 008c 23F08073 		bic	r3, r3, #16777216
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 10


 159 0090 1360     		str	r3, [r2]
 257:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 160              		.loc 1 257 3 view .LVU43
 161              	.LVL15:
 162              	.L9:
 257:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 163              		.loc 1 257 9 view .LVU44
 257:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 164              		.loc 1 257 10 is_stmt 0 view .LVU45
 165 0092 2C4B     		ldr	r3, .L28
 166 0094 1B68     		ldr	r3, [r3]
 257:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 167              		.loc 1 257 9 view .LVU46
 168 0096 13F0007F 		tst	r3, #33554432
 169 009a 06D0     		beq	.L25
 259:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 170              		.loc 1 259 5 is_stmt 1 view .LVU47
 259:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 171              		.loc 1 259 10 is_stmt 0 view .LVU48
 172 009c FFF7FEFF 		bl	HAL_GetTick
 173              	.LVL16:
 259:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 174              		.loc 1 259 24 view .LVU49
 175 00a0 001B     		subs	r0, r0, r4
 259:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 176              		.loc 1 259 8 view .LVU50
 177 00a2 0228     		cmp	r0, #2
 178 00a4 F5D9     		bls	.L9
 261:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 179              		.loc 1 261 14 view .LVU51
 180 00a6 0320     		movs	r0, #3
 181 00a8 BEE7     		b	.L3
 182              	.L25:
 266:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 183              		.loc 1 266 3 is_stmt 1 view .LVU52
 266:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 184              		.loc 1 266 15 is_stmt 0 view .LVU53
 185 00aa FFF7FEFF 		bl	HAL_GetTick
 186              	.LVL17:
 187 00ae 0446     		mov	r4, r0
 188              	.LVL18:
 269:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 189              		.loc 1 269 3 is_stmt 1 view .LVU54
 190 00b0 244A     		ldr	r2, .L28
 191 00b2 1368     		ldr	r3, [r2]
 192 00b4 23F08063 		bic	r3, r3, #67108864
 193 00b8 1360     		str	r3, [r2]
 272:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 194              		.loc 1 272 3 view .LVU55
 195              	.LVL19:
 196              	.L11:
 272:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 197              		.loc 1 272 9 view .LVU56
 272:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 198              		.loc 1 272 10 is_stmt 0 view .LVU57
 199 00ba 224B     		ldr	r3, .L28
 200 00bc 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 11


 272:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 201              		.loc 1 272 9 view .LVU58
 202 00be 13F0006F 		tst	r3, #134217728
 203 00c2 06D0     		beq	.L26
 274:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 204              		.loc 1 274 5 is_stmt 1 view .LVU59
 274:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 205              		.loc 1 274 10 is_stmt 0 view .LVU60
 206 00c4 FFF7FEFF 		bl	HAL_GetTick
 207              	.LVL20:
 274:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 208              		.loc 1 274 24 view .LVU61
 209 00c8 001B     		subs	r0, r0, r4
 274:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 210              		.loc 1 274 8 view .LVU62
 211 00ca 6428     		cmp	r0, #100
 212 00cc F5D9     		bls	.L11
 276:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 213              		.loc 1 276 14 view .LVU63
 214 00ce 0320     		movs	r0, #3
 215 00d0 AAE7     		b	.L3
 216              	.L26:
 281:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 217              		.loc 1 281 3 is_stmt 1 view .LVU64
 281:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 218              		.loc 1 281 15 is_stmt 0 view .LVU65
 219 00d2 FFF7FEFF 		bl	HAL_GetTick
 220              	.LVL21:
 221 00d6 0446     		mov	r4, r0
 222              	.LVL22:
 284:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 223              		.loc 1 284 3 is_stmt 1 view .LVU66
 224 00d8 1A4A     		ldr	r2, .L28
 225 00da 1368     		ldr	r3, [r2]
 226 00dc 23F08053 		bic	r3, r3, #268435456
 227 00e0 1360     		str	r3, [r2]
 287:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 228              		.loc 1 287 3 view .LVU67
 229              	.LVL23:
 230              	.L13:
 287:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 231              		.loc 1 287 9 view .LVU68
 287:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 232              		.loc 1 287 10 is_stmt 0 view .LVU69
 233 00e2 184B     		ldr	r3, .L28
 234 00e4 1B68     		ldr	r3, [r3]
 287:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 235              		.loc 1 287 9 view .LVU70
 236 00e6 13F0005F 		tst	r3, #536870912
 237 00ea 06D0     		beq	.L27
 289:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 238              		.loc 1 289 5 is_stmt 1 view .LVU71
 289:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 239              		.loc 1 289 10 is_stmt 0 view .LVU72
 240 00ec FFF7FEFF 		bl	HAL_GetTick
 241              	.LVL24:
 289:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 12


 242              		.loc 1 289 24 view .LVU73
 243 00f0 001B     		subs	r0, r0, r4
 289:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 244              		.loc 1 289 8 view .LVU74
 245 00f2 6428     		cmp	r0, #100
 246 00f4 F5D9     		bls	.L13
 291:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 247              		.loc 1 291 14 view .LVU75
 248 00f6 0320     		movs	r0, #3
 249 00f8 96E7     		b	.L3
 250              	.L27:
 296:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 251              		.loc 1 296 3 is_stmt 1 view .LVU76
 296:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 252              		.loc 1 296 16 is_stmt 0 view .LVU77
 253 00fa 124B     		ldr	r3, .L28
 254 00fc 124A     		ldr	r2, .L28+4
 255 00fe 5A60     		str	r2, [r3, #4]
 299:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 256              		.loc 1 299 3 is_stmt 1 view .LVU78
 299:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 257              		.loc 1 299 19 is_stmt 0 view .LVU79
 258 0100 103A     		subs	r2, r2, #16
 259 0102 C3F88420 		str	r2, [r3, #132]
 302:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 260              		.loc 1 302 3 is_stmt 1 view .LVU80
 302:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 261              		.loc 1 302 19 is_stmt 0 view .LVU81
 262 0106 C3F88820 		str	r2, [r3, #136]
 305:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 263              		.loc 1 305 3 is_stmt 1 view .LVU82
 264 010a DA68     		ldr	r2, [r3, #12]
 265 010c 22F4FE42 		bic	r2, r2, #32512
 266 0110 DA60     		str	r2, [r3, #12]
 308:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 267              		.loc 1 308 3 view .LVU83
 268 0112 DA68     		ldr	r2, [r3, #12]
 269 0114 42F47F02 		orr	r2, r2, #16711680
 270 0118 DA60     		str	r2, [r3, #12]
 311:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 271              		.loc 1 311 3 view .LVU84
 272 011a 5A6F     		ldr	r2, [r3, #116]
 273 011c 22F00102 		bic	r2, r2, #1
 274 0120 5A67     		str	r2, [r3, #116]
 314:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 275              		.loc 1 314 3 view .LVU85
 276 0122 5A6F     		ldr	r2, [r3, #116]
 277 0124 42F08072 		orr	r2, r2, #16777216
 278 0128 5A67     		str	r2, [r3, #116]
 317:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 279              		.loc 1 317 3 view .LVU86
 317:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 280              		.loc 1 317 19 is_stmt 0 view .LVU87
 281 012a 084B     		ldr	r3, .L28+8
 282 012c 084A     		ldr	r2, .L28+12
 283 012e 1A60     		str	r2, [r3]
 320:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 13


 284              		.loc 1 320 3 is_stmt 1 view .LVU88
 320:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 285              		.loc 1 320 7 is_stmt 0 view .LVU89
 286 0130 084B     		ldr	r3, .L28+16
 287 0132 1868     		ldr	r0, [r3]
 288 0134 FFF7FEFF 		bl	HAL_InitTick
 289              	.LVL25:
 320:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 290              		.loc 1 320 6 view .LVU90
 291 0138 0028     		cmp	r0, #0
 292 013a 3FF475AF 		beq	.L3
 322:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 293              		.loc 1 322 12 view .LVU91
 294 013e 0120     		movs	r0, #1
 295 0140 72E7     		b	.L3
 296              	.L29:
 297 0142 00BF     		.align	2
 298              	.L28:
 299 0144 00380240 		.word	1073887232
 300 0148 10300024 		.word	603992080
 301 014c 00000000 		.word	SystemCoreClock
 302 0150 0024F400 		.word	16000000
 303 0154 00000000 		.word	uwTickPrio
 304              		.cfi_endproc
 305              	.LFE141:
 307              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 308              		.align	1
 309              		.global	HAL_RCC_OscConfig
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 313              		.fpu fpv5-d16
 315              	HAL_RCC_OscConfig:
 316              	.LVL26:
 317              	.LFB142:
 329:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 330:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 331:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 332:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 333:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 334:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 335:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 336:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 337:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         supported by this function. User should request a transition to LSE Off
 338:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 339:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 340:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         supported by this function. User should request a transition to HSE Off
 341:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 342:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval HAL status
 343:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 344:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 345:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 318              		.loc 1 345 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 8
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 346:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart;
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 14


 322              		.loc 1 346 3 view .LVU93
 347:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t pll_config;
 323              		.loc 1 347 3 view .LVU94
 348:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   FlagStatus pwrclkchanged = RESET;
 324              		.loc 1 348 3 view .LVU95
 349:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 350:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check Null pointer */
 351:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
 325              		.loc 1 351 3 view .LVU96
 326              		.loc 1 351 6 is_stmt 0 view .LVU97
 327 0000 0028     		cmp	r0, #0
 328 0002 00F00682 		beq	.L82
 345:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart;
 329              		.loc 1 345 1 view .LVU98
 330 0006 70B5     		push	{r4, r5, r6, lr}
 331              	.LCFI1:
 332              		.cfi_def_cfa_offset 16
 333              		.cfi_offset 4, -16
 334              		.cfi_offset 5, -12
 335              		.cfi_offset 6, -8
 336              		.cfi_offset 14, -4
 337 0008 82B0     		sub	sp, sp, #8
 338              	.LCFI2:
 339              		.cfi_def_cfa_offset 24
 340 000a 0446     		mov	r4, r0
 352:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 353:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     return HAL_ERROR;
 354:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 355:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 356:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check the parameters */
 357:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 341              		.loc 1 357 3 is_stmt 1 view .LVU99
 358:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 359:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 360:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 342              		.loc 1 360 3 view .LVU100
 343              		.loc 1 360 26 is_stmt 0 view .LVU101
 344 000c 0368     		ldr	r3, [r0]
 345              		.loc 1 360 6 view .LVU102
 346 000e 13F0010F 		tst	r3, #1
 347 0012 29D0     		beq	.L32
 361:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 362:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the parameters */
 363:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 348              		.loc 1 363 5 is_stmt 1 view .LVU103
 364:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
 365:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 349              		.loc 1 365 5 view .LVU104
 350              		.loc 1 365 10 is_stmt 0 view .LVU105
 351 0014 A74B     		ldr	r3, .L124
 352 0016 9B68     		ldr	r3, [r3, #8]
 353 0018 03F00C03 		and	r3, r3, #12
 354              		.loc 1 365 8 view .LVU106
 355 001c 042B     		cmp	r3, #4
 356 001e 1AD0     		beq	.L33
 366:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & R
 357              		.loc 1 366 14 view .LVU107
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 15


 358 0020 A44B     		ldr	r3, .L124
 359 0022 9B68     		ldr	r3, [r3, #8]
 360 0024 03F00C03 		and	r3, r3, #12
 361              		.loc 1 366 9 view .LVU108
 362 0028 082B     		cmp	r3, #8
 363 002a 0FD0     		beq	.L110
 364              	.L34:
 367:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 368:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE
 369:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 370:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 371:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 372:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 373:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 374:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 375:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 365              		.loc 1 376 7 is_stmt 1 view .LVU109
 366              		.loc 1 376 7 view .LVU110
 367 002c 6368     		ldr	r3, [r4, #4]
 368 002e B3F5803F 		cmp	r3, #65536
 369 0032 40D0     		beq	.L111
 370              		.loc 1 376 7 discriminator 2 view .LVU111
 371 0034 002B     		cmp	r3, #0
 372 0036 54D1     		bne	.L37
 373              		.loc 1 376 7 discriminator 4 view .LVU112
 374 0038 9E4B     		ldr	r3, .L124
 375 003a 1A68     		ldr	r2, [r3]
 376 003c 22F48032 		bic	r2, r2, #65536
 377 0040 1A60     		str	r2, [r3]
 378              		.loc 1 376 7 discriminator 4 view .LVU113
 379 0042 1A68     		ldr	r2, [r3]
 380 0044 22F48022 		bic	r2, r2, #262144
 381 0048 1A60     		str	r2, [r3]
 382 004a 39E0     		b	.L36
 383              	.L110:
 366:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & R
 384              		.loc 1 366 87 is_stmt 0 discriminator 1 view .LVU114
 385 004c 994B     		ldr	r3, .L124
 386 004e 5B68     		ldr	r3, [r3, #4]
 366:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & R
 387              		.loc 1 366 79 discriminator 1 view .LVU115
 388 0050 13F4800F 		tst	r3, #4194304
 389 0054 EAD0     		beq	.L34
 390              	.L33:
 368:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 391              		.loc 1 368 7 is_stmt 1 view .LVU116
 368:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 392              		.loc 1 368 12 is_stmt 0 view .LVU117
 393 0056 974B     		ldr	r3, .L124
 394 0058 1B68     		ldr	r3, [r3]
 368:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 395              		.loc 1 368 10 view .LVU118
 396 005a 13F4003F 		tst	r3, #131072
 397 005e 03D0     		beq	.L32
 368:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 398              		.loc 1 368 79 discriminator 1 view .LVU119
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 16


 399 0060 6368     		ldr	r3, [r4, #4]
 368:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 400              		.loc 1 368 58 discriminator 1 view .LVU120
 401 0062 002B     		cmp	r3, #0
 402 0064 00F0D781 		beq	.L112
 403              	.LVL27:
 404              	.L32:
 377:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 378:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the HSE State */
 379:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 380:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 381:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 382:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 383:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 384:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till HSE is ready */
 385:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 386:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 387:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 388:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 389:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 390:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 391:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 392:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 393:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
 394:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 395:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 396:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 397:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 398:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 399:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 400:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 402:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 403:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 404:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 405:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 406:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 407:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 408:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 409:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 410:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 405              		.loc 1 410 3 is_stmt 1 view .LVU121
 406              		.loc 1 410 26 is_stmt 0 view .LVU122
 407 0068 2368     		ldr	r3, [r4]
 408              		.loc 1 410 6 view .LVU123
 409 006a 13F0020F 		tst	r3, #2
 410 006e 74D0     		beq	.L44
 411:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 412:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the parameters */
 413:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 411              		.loc 1 413 5 is_stmt 1 view .LVU124
 414:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 412              		.loc 1 414 5 view .LVU125
 415:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 416:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 417:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 413              		.loc 1 417 5 view .LVU126
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 17


 414              		.loc 1 417 10 is_stmt 0 view .LVU127
 415 0070 904B     		ldr	r3, .L124
 416 0072 9B68     		ldr	r3, [r3, #8]
 417              		.loc 1 417 8 view .LVU128
 418 0074 13F00C0F 		tst	r3, #12
 419 0078 5ED0     		beq	.L45
 418:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & R
 420              		.loc 1 418 14 view .LVU129
 421 007a 8E4B     		ldr	r3, .L124
 422 007c 9B68     		ldr	r3, [r3, #8]
 423 007e 03F00C03 		and	r3, r3, #12
 424              		.loc 1 418 9 view .LVU130
 425 0082 082B     		cmp	r3, #8
 426 0084 53D0     		beq	.L113
 427              	.L46:
 419:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 420:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 421:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI
 422:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 423:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 424:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 425:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 426:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
 427:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 428:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 429:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 430:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 431:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 432:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 433:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 434:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the HSI State */
 435:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 428              		.loc 1 435 7 is_stmt 1 view .LVU131
 429              		.loc 1 435 29 is_stmt 0 view .LVU132
 430 0086 E368     		ldr	r3, [r4, #12]
 431              		.loc 1 435 10 view .LVU133
 432 0088 002B     		cmp	r3, #0
 433 008a 00F08980 		beq	.L48
 436:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 437:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 438:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 434              		.loc 1 438 9 is_stmt 1 view .LVU134
 435 008e 894A     		ldr	r2, .L124
 436 0090 1368     		ldr	r3, [r2]
 437 0092 43F00103 		orr	r3, r3, #1
 438 0096 1360     		str	r3, [r2]
 439:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 440:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 441:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 439              		.loc 1 441 9 view .LVU135
 440              		.loc 1 441 21 is_stmt 0 view .LVU136
 441 0098 FFF7FEFF 		bl	HAL_GetTick
 442              	.LVL28:
 443 009c 0546     		mov	r5, r0
 444              	.LVL29:
 442:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 443:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till HSI is ready */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 18


 444:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 445              		.loc 1 444 9 is_stmt 1 view .LVU137
 446              	.L49:
 447              		.loc 1 444 15 view .LVU138
 448              		.loc 1 444 16 is_stmt 0 view .LVU139
 449 009e 854B     		ldr	r3, .L124
 450 00a0 1B68     		ldr	r3, [r3]
 451              		.loc 1 444 15 view .LVU140
 452 00a2 13F0020F 		tst	r3, #2
 453 00a6 72D1     		bne	.L114
 445:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 446:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 454              		.loc 1 446 11 is_stmt 1 view .LVU141
 455              		.loc 1 446 16 is_stmt 0 view .LVU142
 456 00a8 FFF7FEFF 		bl	HAL_GetTick
 457              	.LVL30:
 458              		.loc 1 446 30 view .LVU143
 459 00ac 401B     		subs	r0, r0, r5
 460              		.loc 1 446 14 view .LVU144
 461 00ae 0228     		cmp	r0, #2
 462 00b0 F5D9     		bls	.L49
 447:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 448:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 463              		.loc 1 448 20 view .LVU145
 464 00b2 0320     		movs	r0, #3
 465 00b4 B4E1     		b	.L31
 466              	.LVL31:
 467              	.L111:
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 468              		.loc 1 376 7 is_stmt 1 discriminator 1 view .LVU146
 469 00b6 7F4A     		ldr	r2, .L124
 470 00b8 1368     		ldr	r3, [r2]
 471 00ba 43F48033 		orr	r3, r3, #65536
 472 00be 1360     		str	r3, [r2]
 473              	.L36:
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 474              		.loc 1 376 7 discriminator 10 view .LVU147
 379:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 475              		.loc 1 379 7 discriminator 10 view .LVU148
 379:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 476              		.loc 1 379 28 is_stmt 0 discriminator 10 view .LVU149
 477 00c0 6368     		ldr	r3, [r4, #4]
 379:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 478              		.loc 1 379 10 discriminator 10 view .LVU150
 479 00c2 2BB3     		cbz	r3, .L39
 382:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 480              		.loc 1 382 9 is_stmt 1 view .LVU151
 382:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 481              		.loc 1 382 21 is_stmt 0 view .LVU152
 482 00c4 FFF7FEFF 		bl	HAL_GetTick
 483              	.LVL32:
 382:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 484              		.loc 1 382 21 view .LVU153
 485 00c8 0546     		mov	r5, r0
 486              	.LVL33:
 385:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 487              		.loc 1 385 9 is_stmt 1 view .LVU154
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 19


 488              	.L40:
 385:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 489              		.loc 1 385 15 view .LVU155
 385:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 490              		.loc 1 385 16 is_stmt 0 view .LVU156
 491 00ca 7A4B     		ldr	r3, .L124
 492 00cc 1B68     		ldr	r3, [r3]
 385:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 493              		.loc 1 385 15 view .LVU157
 494 00ce 13F4003F 		tst	r3, #131072
 495 00d2 C9D1     		bne	.L32
 387:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 496              		.loc 1 387 11 is_stmt 1 view .LVU158
 387:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 497              		.loc 1 387 16 is_stmt 0 view .LVU159
 498 00d4 FFF7FEFF 		bl	HAL_GetTick
 499              	.LVL34:
 387:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 500              		.loc 1 387 30 view .LVU160
 501 00d8 401B     		subs	r0, r0, r5
 387:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 502              		.loc 1 387 14 view .LVU161
 503 00da 6428     		cmp	r0, #100
 504 00dc F5D9     		bls	.L40
 389:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 505              		.loc 1 389 20 view .LVU162
 506 00de 0320     		movs	r0, #3
 507 00e0 9EE1     		b	.L31
 508              	.LVL35:
 509              	.L37:
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 510              		.loc 1 376 7 is_stmt 1 discriminator 5 view .LVU163
 511 00e2 B3F5A02F 		cmp	r3, #327680
 512 00e6 09D0     		beq	.L115
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 513              		.loc 1 376 7 discriminator 8 view .LVU164
 514 00e8 724B     		ldr	r3, .L124
 515 00ea 1A68     		ldr	r2, [r3]
 516 00ec 22F48032 		bic	r2, r2, #65536
 517 00f0 1A60     		str	r2, [r3]
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 518              		.loc 1 376 7 discriminator 8 view .LVU165
 519 00f2 1A68     		ldr	r2, [r3]
 520 00f4 22F48022 		bic	r2, r2, #262144
 521 00f8 1A60     		str	r2, [r3]
 522 00fa E1E7     		b	.L36
 523              	.L115:
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 524              		.loc 1 376 7 discriminator 7 view .LVU166
 525 00fc 6D4B     		ldr	r3, .L124
 526 00fe 1A68     		ldr	r2, [r3]
 527 0100 42F48022 		orr	r2, r2, #262144
 528 0104 1A60     		str	r2, [r3]
 376:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 529              		.loc 1 376 7 discriminator 7 view .LVU167
 530 0106 1A68     		ldr	r2, [r3]
 531 0108 42F48032 		orr	r2, r2, #65536
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 20


 532 010c 1A60     		str	r2, [r3]
 533 010e D7E7     		b	.L36
 534              	.L39:
 396:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 535              		.loc 1 396 9 view .LVU168
 396:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 536              		.loc 1 396 21 is_stmt 0 view .LVU169
 537 0110 FFF7FEFF 		bl	HAL_GetTick
 538              	.LVL36:
 396:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 539              		.loc 1 396 21 view .LVU170
 540 0114 0546     		mov	r5, r0
 541              	.LVL37:
 399:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 542              		.loc 1 399 9 is_stmt 1 view .LVU171
 543              	.L42:
 399:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 544              		.loc 1 399 15 view .LVU172
 399:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 545              		.loc 1 399 16 is_stmt 0 view .LVU173
 546 0116 674B     		ldr	r3, .L124
 547 0118 1B68     		ldr	r3, [r3]
 399:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 548              		.loc 1 399 15 view .LVU174
 549 011a 13F4003F 		tst	r3, #131072
 550 011e A3D0     		beq	.L32
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 551              		.loc 1 401 11 is_stmt 1 view .LVU175
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 552              		.loc 1 401 16 is_stmt 0 view .LVU176
 553 0120 FFF7FEFF 		bl	HAL_GetTick
 554              	.LVL38:
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 555              		.loc 1 401 30 view .LVU177
 556 0124 401B     		subs	r0, r0, r5
 401:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 557              		.loc 1 401 14 view .LVU178
 558 0126 6428     		cmp	r0, #100
 559 0128 F5D9     		bls	.L42
 403:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 560              		.loc 1 403 20 view .LVU179
 561 012a 0320     		movs	r0, #3
 562 012c 78E1     		b	.L31
 563              	.LVL39:
 564              	.L113:
 418:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 565              		.loc 1 418 87 discriminator 1 view .LVU180
 566 012e 614B     		ldr	r3, .L124
 567 0130 5B68     		ldr	r3, [r3, #4]
 418:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 568              		.loc 1 418 79 discriminator 1 view .LVU181
 569 0132 13F4800F 		tst	r3, #4194304
 570 0136 A6D1     		bne	.L46
 571              	.L45:
 421:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 572              		.loc 1 421 7 is_stmt 1 view .LVU182
 421:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 21


 573              		.loc 1 421 12 is_stmt 0 view .LVU183
 574 0138 5E4B     		ldr	r3, .L124
 575 013a 1B68     		ldr	r3, [r3]
 421:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 576              		.loc 1 421 10 view .LVU184
 577 013c 13F0020F 		tst	r3, #2
 578 0140 03D0     		beq	.L47
 421:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 579              		.loc 1 421 79 discriminator 1 view .LVU185
 580 0142 E368     		ldr	r3, [r4, #12]
 421:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 581              		.loc 1 421 58 discriminator 1 view .LVU186
 582 0144 012B     		cmp	r3, #1
 583 0146 40F06881 		bne	.L86
 584              	.L47:
 429:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 585              		.loc 1 429 9 is_stmt 1 view .LVU187
 586 014a 5A4A     		ldr	r2, .L124
 587 014c 1368     		ldr	r3, [r2]
 588 014e 23F0F803 		bic	r3, r3, #248
 589 0152 2169     		ldr	r1, [r4, #16]
 590 0154 43EAC103 		orr	r3, r3, r1, lsl #3
 591 0158 1360     		str	r3, [r2]
 592              	.L44:
 449:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 450:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 451:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 452:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 453:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 454:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 455:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
 456:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 457:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 458:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 459:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 460:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 461:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 462:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 463:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till HSI is ready */
 464:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 465:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 466:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 467:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 468:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 469:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 470:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 471:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 472:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 473:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 474:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 475:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 593              		.loc 1 475 3 view .LVU188
 594              		.loc 1 475 26 is_stmt 0 view .LVU189
 595 015a 2368     		ldr	r3, [r4]
 596              		.loc 1 475 6 view .LVU190
 597 015c 13F0080F 		tst	r3, #8
 598 0160 46D0     		beq	.L53
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 22


 476:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 477:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the parameters */
 478:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 599              		.loc 1 478 5 is_stmt 1 view .LVU191
 479:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 480:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSI State */
 481:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 600              		.loc 1 481 5 view .LVU192
 601              		.loc 1 481 27 is_stmt 0 view .LVU193
 602 0162 6369     		ldr	r3, [r4, #20]
 603              		.loc 1 481 8 view .LVU194
 604 0164 83B3     		cbz	r3, .L54
 482:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 483:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 484:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 605              		.loc 1 484 7 is_stmt 1 view .LVU195
 606 0166 534A     		ldr	r2, .L124
 607 0168 536F     		ldr	r3, [r2, #116]
 608 016a 43F00103 		orr	r3, r3, #1
 609 016e 5367     		str	r3, [r2, #116]
 485:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 486:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Get Start Tick*/
 487:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 610              		.loc 1 487 7 view .LVU196
 611              		.loc 1 487 19 is_stmt 0 view .LVU197
 612 0170 FFF7FEFF 		bl	HAL_GetTick
 613              	.LVL40:
 614 0174 0546     		mov	r5, r0
 615              	.LVL41:
 488:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 489:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait till LSI is ready */
 490:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 616              		.loc 1 490 7 is_stmt 1 view .LVU198
 617              	.L55:
 618              		.loc 1 490 13 view .LVU199
 619              		.loc 1 490 14 is_stmt 0 view .LVU200
 620 0176 4F4B     		ldr	r3, .L124
 621 0178 5B6F     		ldr	r3, [r3, #116]
 622              		.loc 1 490 13 view .LVU201
 623 017a 13F0020F 		tst	r3, #2
 624 017e 37D1     		bne	.L53
 491:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 492:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 625              		.loc 1 492 9 is_stmt 1 view .LVU202
 626              		.loc 1 492 14 is_stmt 0 view .LVU203
 627 0180 FFF7FEFF 		bl	HAL_GetTick
 628              	.LVL42:
 629              		.loc 1 492 28 view .LVU204
 630 0184 401B     		subs	r0, r0, r5
 631              		.loc 1 492 12 view .LVU205
 632 0186 0228     		cmp	r0, #2
 633 0188 F5D9     		bls	.L55
 493:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 494:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 634              		.loc 1 494 18 view .LVU206
 635 018a 0320     		movs	r0, #3
 636 018c 48E1     		b	.L31
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 23


 637              	.L114:
 453:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 638              		.loc 1 453 9 is_stmt 1 view .LVU207
 639 018e 494A     		ldr	r2, .L124
 640 0190 1368     		ldr	r3, [r2]
 641 0192 23F0F803 		bic	r3, r3, #248
 642 0196 2169     		ldr	r1, [r4, #16]
 643 0198 43EAC103 		orr	r3, r3, r1, lsl #3
 644 019c 1360     		str	r3, [r2]
 645 019e DCE7     		b	.L44
 646              	.LVL43:
 647              	.L48:
 458:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 648              		.loc 1 458 9 view .LVU208
 649 01a0 444A     		ldr	r2, .L124
 650 01a2 1368     		ldr	r3, [r2]
 651 01a4 23F00103 		bic	r3, r3, #1
 652 01a8 1360     		str	r3, [r2]
 461:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 653              		.loc 1 461 9 view .LVU209
 461:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 654              		.loc 1 461 21 is_stmt 0 view .LVU210
 655 01aa FFF7FEFF 		bl	HAL_GetTick
 656              	.LVL44:
 657 01ae 0546     		mov	r5, r0
 658              	.LVL45:
 464:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 659              		.loc 1 464 9 is_stmt 1 view .LVU211
 660              	.L51:
 464:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 661              		.loc 1 464 15 view .LVU212
 464:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 662              		.loc 1 464 16 is_stmt 0 view .LVU213
 663 01b0 404B     		ldr	r3, .L124
 664 01b2 1B68     		ldr	r3, [r3]
 464:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 665              		.loc 1 464 15 view .LVU214
 666 01b4 13F0020F 		tst	r3, #2
 667 01b8 CFD0     		beq	.L44
 466:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 668              		.loc 1 466 11 is_stmt 1 view .LVU215
 466:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 669              		.loc 1 466 16 is_stmt 0 view .LVU216
 670 01ba FFF7FEFF 		bl	HAL_GetTick
 671              	.LVL46:
 466:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 672              		.loc 1 466 30 view .LVU217
 673 01be 401B     		subs	r0, r0, r5
 466:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 674              		.loc 1 466 14 view .LVU218
 675 01c0 0228     		cmp	r0, #2
 676 01c2 F5D9     		bls	.L51
 468:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 677              		.loc 1 468 20 view .LVU219
 678 01c4 0320     		movs	r0, #3
 679 01c6 2BE1     		b	.L31
 680              	.LVL47:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 24


 681              	.L54:
 495:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 496:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 497:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 498:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 499:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 500:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 501:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 682              		.loc 1 501 7 is_stmt 1 view .LVU220
 683 01c8 3A4A     		ldr	r2, .L124
 684 01ca 536F     		ldr	r3, [r2, #116]
 685 01cc 23F00103 		bic	r3, r3, #1
 686 01d0 5367     		str	r3, [r2, #116]
 502:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 503:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Get Start Tick*/
 504:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 687              		.loc 1 504 7 view .LVU221
 688              		.loc 1 504 19 is_stmt 0 view .LVU222
 689 01d2 FFF7FEFF 		bl	HAL_GetTick
 690              	.LVL48:
 691 01d6 0546     		mov	r5, r0
 692              	.LVL49:
 505:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 506:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait till LSI is ready */
 507:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 693              		.loc 1 507 7 is_stmt 1 view .LVU223
 694              	.L57:
 695              		.loc 1 507 13 view .LVU224
 696              		.loc 1 507 14 is_stmt 0 view .LVU225
 697 01d8 364B     		ldr	r3, .L124
 698 01da 5B6F     		ldr	r3, [r3, #116]
 699              		.loc 1 507 13 view .LVU226
 700 01dc 13F0020F 		tst	r3, #2
 701 01e0 06D0     		beq	.L53
 508:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 509:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 702              		.loc 1 509 9 is_stmt 1 view .LVU227
 703              		.loc 1 509 14 is_stmt 0 view .LVU228
 704 01e2 FFF7FEFF 		bl	HAL_GetTick
 705              	.LVL50:
 706              		.loc 1 509 28 view .LVU229
 707 01e6 401B     		subs	r0, r0, r5
 708              		.loc 1 509 12 view .LVU230
 709 01e8 0228     		cmp	r0, #2
 710 01ea F5D9     		bls	.L57
 510:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 511:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 711              		.loc 1 511 18 view .LVU231
 712 01ec 0320     		movs	r0, #3
 713 01ee 17E1     		b	.L31
 714              	.LVL51:
 715              	.L53:
 512:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 513:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 514:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 515:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 516:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 25


 517:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 716              		.loc 1 517 3 is_stmt 1 view .LVU232
 717              		.loc 1 517 26 is_stmt 0 view .LVU233
 718 01f0 2368     		ldr	r3, [r4]
 719              		.loc 1 517 6 view .LVU234
 720 01f2 13F0040F 		tst	r3, #4
 721 01f6 7DD0     		beq	.L59
 518:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 519:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the parameters */
 520:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 722              		.loc 1 520 5 is_stmt 1 view .LVU235
 521:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 522:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 523:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 524:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 723              		.loc 1 524 5 view .LVU236
 724              		.loc 1 524 9 is_stmt 0 view .LVU237
 725 01f8 2E4B     		ldr	r3, .L124
 726 01fa 1B6C     		ldr	r3, [r3, #64]
 727              		.loc 1 524 8 view .LVU238
 728 01fc 13F0805F 		tst	r3, #268435456
 729 0200 0BD1     		bne	.L91
 525:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 526:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Enable Power Clock*/
 527:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 730              		.loc 1 527 7 is_stmt 1 view .LVU239
 731              	.LBB4:
 732              		.loc 1 527 7 view .LVU240
 733              		.loc 1 527 7 view .LVU241
 734 0202 2C4B     		ldr	r3, .L124
 735 0204 1A6C     		ldr	r2, [r3, #64]
 736 0206 42F08052 		orr	r2, r2, #268435456
 737 020a 1A64     		str	r2, [r3, #64]
 738              		.loc 1 527 7 view .LVU242
 739 020c 1B6C     		ldr	r3, [r3, #64]
 740 020e 03F08053 		and	r3, r3, #268435456
 741 0212 0193     		str	r3, [sp, #4]
 742              		.loc 1 527 7 view .LVU243
 743 0214 019B     		ldr	r3, [sp, #4]
 744              	.LBE4:
 745              		.loc 1 527 7 view .LVU244
 528:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       pwrclkchanged = SET;
 746              		.loc 1 528 7 view .LVU245
 747              	.LVL52:
 748              		.loc 1 528 21 is_stmt 0 view .LVU246
 749 0216 0125     		movs	r5, #1
 750 0218 00E0     		b	.L60
 751              	.LVL53:
 752              	.L91:
 348:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 753              		.loc 1 348 14 view .LVU247
 754 021a 0025     		movs	r5, #0
 755              	.LVL54:
 756              	.L60:
 529:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 530:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 531:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 26


 757              		.loc 1 531 5 is_stmt 1 view .LVU248
 758              		.loc 1 531 9 is_stmt 0 view .LVU249
 759 021c 264B     		ldr	r3, .L124+4
 760 021e 1B68     		ldr	r3, [r3]
 761              		.loc 1 531 8 view .LVU250
 762 0220 13F4807F 		tst	r3, #256
 763 0224 0ED0     		beq	.L116
 764              	.L61:
 532:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 533:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 534:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       PWR->CR1 |= PWR_CR1_DBP;
 535:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 536:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 537:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 538:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 539:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 540:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 541:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 542:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 543:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 544:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 545:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 546:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 547:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 548:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 549:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 765              		.loc 1 549 5 is_stmt 1 view .LVU251
 766              		.loc 1 549 5 view .LVU252
 767 0226 A368     		ldr	r3, [r4, #8]
 768 0228 012B     		cmp	r3, #1
 769 022a 1FD0     		beq	.L117
 770              		.loc 1 549 5 discriminator 2 view .LVU253
 771 022c 002B     		cmp	r3, #0
 772 022e 35D1     		bne	.L66
 773              		.loc 1 549 5 discriminator 4 view .LVU254
 774 0230 204B     		ldr	r3, .L124
 775 0232 1A6F     		ldr	r2, [r3, #112]
 776 0234 22F00102 		bic	r2, r2, #1
 777 0238 1A67     		str	r2, [r3, #112]
 778              		.loc 1 549 5 discriminator 4 view .LVU255
 779 023a 1A6F     		ldr	r2, [r3, #112]
 780 023c 22F00402 		bic	r2, r2, #4
 781 0240 1A67     		str	r2, [r3, #112]
 782 0242 18E0     		b	.L65
 783              	.L116:
 534:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 784              		.loc 1 534 7 view .LVU256
 534:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 785              		.loc 1 534 16 is_stmt 0 view .LVU257
 786 0244 1C4A     		ldr	r2, .L124+4
 787 0246 1368     		ldr	r3, [r2]
 788 0248 43F48073 		orr	r3, r3, #256
 789 024c 1360     		str	r3, [r2]
 537:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 790              		.loc 1 537 7 is_stmt 1 view .LVU258
 537:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 791              		.loc 1 537 19 is_stmt 0 view .LVU259
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 27


 792 024e FFF7FEFF 		bl	HAL_GetTick
 793              	.LVL55:
 794 0252 0646     		mov	r6, r0
 795              	.LVL56:
 539:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 796              		.loc 1 539 7 is_stmt 1 view .LVU260
 797              	.L62:
 539:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 798              		.loc 1 539 13 view .LVU261
 539:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 799              		.loc 1 539 14 is_stmt 0 view .LVU262
 800 0254 184B     		ldr	r3, .L124+4
 801 0256 1B68     		ldr	r3, [r3]
 539:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 802              		.loc 1 539 13 view .LVU263
 803 0258 13F4807F 		tst	r3, #256
 804 025c E3D1     		bne	.L61
 541:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 805              		.loc 1 541 9 is_stmt 1 view .LVU264
 541:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 806              		.loc 1 541 14 is_stmt 0 view .LVU265
 807 025e FFF7FEFF 		bl	HAL_GetTick
 808              	.LVL57:
 541:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 809              		.loc 1 541 28 view .LVU266
 810 0262 801B     		subs	r0, r0, r6
 541:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 811              		.loc 1 541 12 view .LVU267
 812 0264 6428     		cmp	r0, #100
 813 0266 F5D9     		bls	.L62
 543:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 814              		.loc 1 543 18 view .LVU268
 815 0268 0320     		movs	r0, #3
 816 026a D9E0     		b	.L31
 817              	.LVL58:
 818              	.L117:
 819              		.loc 1 549 5 is_stmt 1 discriminator 1 view .LVU269
 820 026c 114A     		ldr	r2, .L124
 821 026e 136F     		ldr	r3, [r2, #112]
 822 0270 43F00103 		orr	r3, r3, #1
 823 0274 1367     		str	r3, [r2, #112]
 824              	.L65:
 825              		.loc 1 549 5 discriminator 10 view .LVU270
 550:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSE State */
 551:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 826              		.loc 1 551 5 discriminator 10 view .LVU271
 827              		.loc 1 551 27 is_stmt 0 discriminator 10 view .LVU272
 828 0276 A368     		ldr	r3, [r4, #8]
 829              		.loc 1 551 8 discriminator 10 view .LVU273
 830 0278 53B3     		cbz	r3, .L68
 552:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 553:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Get Start Tick*/
 554:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 831              		.loc 1 554 7 is_stmt 1 view .LVU274
 832              		.loc 1 554 19 is_stmt 0 view .LVU275
 833 027a FFF7FEFF 		bl	HAL_GetTick
 834              	.LVL59:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 28


 835 027e 0646     		mov	r6, r0
 836              	.LVL60:
 555:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 556:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait till LSE is ready */
 557:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 837              		.loc 1 557 7 is_stmt 1 view .LVU276
 838              	.L69:
 839              		.loc 1 557 13 view .LVU277
 840              		.loc 1 557 14 is_stmt 0 view .LVU278
 841 0280 0C4B     		ldr	r3, .L124
 842 0282 1B6F     		ldr	r3, [r3, #112]
 843              		.loc 1 557 13 view .LVU279
 844 0284 13F0020F 		tst	r3, #2
 845 0288 33D1     		bne	.L71
 558:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 559:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 846              		.loc 1 559 9 is_stmt 1 view .LVU280
 847              		.loc 1 559 14 is_stmt 0 view .LVU281
 848 028a FFF7FEFF 		bl	HAL_GetTick
 849              	.LVL61:
 850              		.loc 1 559 28 view .LVU282
 851 028e 801B     		subs	r0, r0, r6
 852              		.loc 1 559 12 view .LVU283
 853 0290 41F28833 		movw	r3, #5000
 854 0294 9842     		cmp	r0, r3
 855 0296 F3D9     		bls	.L69
 560:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 561:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 856              		.loc 1 561 18 view .LVU284
 857 0298 0320     		movs	r0, #3
 858 029a C1E0     		b	.L31
 859              	.LVL62:
 860              	.L66:
 549:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSE State */
 861              		.loc 1 549 5 is_stmt 1 discriminator 5 view .LVU285
 862 029c 052B     		cmp	r3, #5
 863 029e 0DD0     		beq	.L118
 549:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSE State */
 864              		.loc 1 549 5 discriminator 8 view .LVU286
 865 02a0 044B     		ldr	r3, .L124
 866 02a2 1A6F     		ldr	r2, [r3, #112]
 867 02a4 22F00102 		bic	r2, r2, #1
 868 02a8 1A67     		str	r2, [r3, #112]
 549:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSE State */
 869              		.loc 1 549 5 discriminator 8 view .LVU287
 870 02aa 1A6F     		ldr	r2, [r3, #112]
 871 02ac 22F00402 		bic	r2, r2, #4
 872 02b0 1A67     		str	r2, [r3, #112]
 873 02b2 E0E7     		b	.L65
 874              	.L125:
 875              		.align	2
 876              	.L124:
 877 02b4 00380240 		.word	1073887232
 878 02b8 00700040 		.word	1073770496
 879              	.L118:
 549:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSE State */
 880              		.loc 1 549 5 discriminator 7 view .LVU288
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 29


 881 02bc 604B     		ldr	r3, .L126
 882 02be 1A6F     		ldr	r2, [r3, #112]
 883 02c0 42F00402 		orr	r2, r2, #4
 884 02c4 1A67     		str	r2, [r3, #112]
 549:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSE State */
 885              		.loc 1 549 5 discriminator 7 view .LVU289
 886 02c6 1A6F     		ldr	r2, [r3, #112]
 887 02c8 42F00102 		orr	r2, r2, #1
 888 02cc 1A67     		str	r2, [r3, #112]
 889 02ce D2E7     		b	.L65
 890              	.L68:
 562:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 563:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 564:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 565:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 566:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 567:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Get Start Tick*/
 568:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 891              		.loc 1 568 7 view .LVU290
 892              		.loc 1 568 19 is_stmt 0 view .LVU291
 893 02d0 FFF7FEFF 		bl	HAL_GetTick
 894              	.LVL63:
 895 02d4 0646     		mov	r6, r0
 896              	.LVL64:
 569:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 570:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait till LSE is ready */
 571:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 897              		.loc 1 571 7 is_stmt 1 view .LVU292
 898              	.L72:
 899              		.loc 1 571 13 view .LVU293
 900              		.loc 1 571 14 is_stmt 0 view .LVU294
 901 02d6 5A4B     		ldr	r3, .L126
 902 02d8 1B6F     		ldr	r3, [r3, #112]
 903              		.loc 1 571 13 view .LVU295
 904 02da 13F0020F 		tst	r3, #2
 905 02de 08D0     		beq	.L71
 572:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 573:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 906              		.loc 1 573 9 is_stmt 1 view .LVU296
 907              		.loc 1 573 14 is_stmt 0 view .LVU297
 908 02e0 FFF7FEFF 		bl	HAL_GetTick
 909              	.LVL65:
 910              		.loc 1 573 28 view .LVU298
 911 02e4 801B     		subs	r0, r0, r6
 912              		.loc 1 573 12 view .LVU299
 913 02e6 41F28833 		movw	r3, #5000
 914 02ea 9842     		cmp	r0, r3
 915 02ec F3D9     		bls	.L72
 574:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 575:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 916              		.loc 1 575 18 view .LVU300
 917 02ee 0320     		movs	r0, #3
 918 02f0 96E0     		b	.L31
 919              	.L71:
 576:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 577:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 578:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 30


 579:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 580:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 581:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (pwrclkchanged == SET)
 920              		.loc 1 581 5 is_stmt 1 view .LVU301
 921              		.loc 1 581 8 is_stmt 0 view .LVU302
 922 02f2 FDB9     		cbnz	r5, .L119
 923              	.LVL66:
 924              	.L59:
 582:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 583:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 584:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 585:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 586:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 587:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check the parameters */
 588:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 925              		.loc 1 588 3 is_stmt 1 view .LVU303
 589:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 926              		.loc 1 589 3 view .LVU304
 927              		.loc 1 589 30 is_stmt 0 view .LVU305
 928 02f4 A369     		ldr	r3, [r4, #24]
 929              		.loc 1 589 6 view .LVU306
 930 02f6 002B     		cmp	r3, #0
 931 02f8 00F09180 		beq	.L95
 590:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 591:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 592:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 932              		.loc 1 592 5 is_stmt 1 view .LVU307
 933              		.loc 1 592 9 is_stmt 0 view .LVU308
 934 02fc 504A     		ldr	r2, .L126
 935 02fe 9268     		ldr	r2, [r2, #8]
 936 0300 02F00C02 		and	r2, r2, #12
 937              		.loc 1 592 8 view .LVU309
 938 0304 082A     		cmp	r2, #8
 939 0306 59D0     		beq	.L74
 593:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 594:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 940              		.loc 1 594 7 is_stmt 1 view .LVU310
 941              		.loc 1 594 10 is_stmt 0 view .LVU311
 942 0308 022B     		cmp	r3, #2
 943 030a 19D0     		beq	.L120
 595:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 596:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Check the parameters */
 597:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 598:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 599:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 600:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 601:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 602:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 603:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 604:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
 605:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 606:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Disable the main PLL. */
 607:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 608:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 609:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 610:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 611:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 31


 612:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till PLL is ready */
 613:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 614:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 615:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 616:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 617:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 618:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 619:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 620:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 621:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 622:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 623:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 624:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 625:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 626:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 627:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ,
 628:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLR);
 629:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #else
 630:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 631:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 632:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 633:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 634:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ);
 635:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
 636:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 637:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Enable the main PLL. */
 638:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 639:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 640:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 641:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 642:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 643:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till PLL is ready */
 644:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 645:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 646:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 647:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 648:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 649:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 650:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 651:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 652:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
 653:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 654:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Disable the main PLL. */
 655:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 944              		.loc 1 655 9 is_stmt 1 view .LVU312
 945 030c 4C4A     		ldr	r2, .L126
 946 030e 1368     		ldr	r3, [r2]
 947 0310 23F08073 		bic	r3, r3, #16777216
 948 0314 1360     		str	r3, [r2]
 656:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 657:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 658:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 949              		.loc 1 658 9 view .LVU313
 950              		.loc 1 658 21 is_stmt 0 view .LVU314
 951 0316 FFF7FEFF 		bl	HAL_GetTick
 952              	.LVL67:
 953 031a 0446     		mov	r4, r0
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 32


 954              	.LVL68:
 659:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 660:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till PLL is ready */
 661:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 955              		.loc 1 661 9 is_stmt 1 view .LVU315
 956              	.L80:
 957              		.loc 1 661 15 view .LVU316
 958              		.loc 1 661 16 is_stmt 0 view .LVU317
 959 031c 484B     		ldr	r3, .L126
 960 031e 1B68     		ldr	r3, [r3]
 961              		.loc 1 661 15 view .LVU318
 962 0320 13F0007F 		tst	r3, #33554432
 963 0324 48D0     		beq	.L121
 662:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 663:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 964              		.loc 1 663 11 is_stmt 1 view .LVU319
 965              		.loc 1 663 16 is_stmt 0 view .LVU320
 966 0326 FFF7FEFF 		bl	HAL_GetTick
 967              	.LVL69:
 968              		.loc 1 663 30 view .LVU321
 969 032a 001B     		subs	r0, r0, r4
 970              		.loc 1 663 14 view .LVU322
 971 032c 0228     		cmp	r0, #2
 972 032e F5D9     		bls	.L80
 664:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 665:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 973              		.loc 1 665 20 view .LVU323
 974 0330 0320     		movs	r0, #3
 975 0332 75E0     		b	.L31
 976              	.LVL70:
 977              	.L119:
 583:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 978              		.loc 1 583 7 is_stmt 1 view .LVU324
 979 0334 424A     		ldr	r2, .L126
 980 0336 136C     		ldr	r3, [r2, #64]
 981 0338 23F08053 		bic	r3, r3, #268435456
 982 033c 1364     		str	r3, [r2, #64]
 983 033e D9E7     		b	.L59
 984              	.LVL71:
 985              	.L120:
 597:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 986              		.loc 1 597 9 view .LVU325
 598:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 987              		.loc 1 598 9 view .LVU326
 599:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 988              		.loc 1 599 9 view .LVU327
 600:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 989              		.loc 1 600 9 view .LVU328
 601:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 990              		.loc 1 601 9 view .LVU329
 603:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
 991              		.loc 1 603 9 view .LVU330
 607:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 992              		.loc 1 607 9 view .LVU331
 993 0340 3F4A     		ldr	r2, .L126
 994 0342 1368     		ldr	r3, [r2]
 995 0344 23F08073 		bic	r3, r3, #16777216
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 33


 996 0348 1360     		str	r3, [r2]
 610:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 997              		.loc 1 610 9 view .LVU332
 610:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 998              		.loc 1 610 21 is_stmt 0 view .LVU333
 999 034a FFF7FEFF 		bl	HAL_GetTick
 1000              	.LVL72:
 1001 034e 0546     		mov	r5, r0
 1002              	.LVL73:
 613:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1003              		.loc 1 613 9 is_stmt 1 view .LVU334
 1004              	.L76:
 613:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1005              		.loc 1 613 15 view .LVU335
 613:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1006              		.loc 1 613 16 is_stmt 0 view .LVU336
 1007 0350 3B4B     		ldr	r3, .L126
 1008 0352 1B68     		ldr	r3, [r3]
 613:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1009              		.loc 1 613 15 view .LVU337
 1010 0354 13F0007F 		tst	r3, #33554432
 1011 0358 06D0     		beq	.L122
 615:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 1012              		.loc 1 615 11 is_stmt 1 view .LVU338
 615:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 1013              		.loc 1 615 16 is_stmt 0 view .LVU339
 1014 035a FFF7FEFF 		bl	HAL_GetTick
 1015              	.LVL74:
 615:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 1016              		.loc 1 615 30 view .LVU340
 1017 035e 401B     		subs	r0, r0, r5
 615:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 1018              		.loc 1 615 14 view .LVU341
 1019 0360 0228     		cmp	r0, #2
 1020 0362 F5D9     		bls	.L76
 617:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 1021              		.loc 1 617 20 view .LVU342
 1022 0364 0320     		movs	r0, #3
 1023 0366 5BE0     		b	.L31
 1024              	.L122:
 623:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 1025              		.loc 1 623 9 is_stmt 1 view .LVU343
 1026 0368 E369     		ldr	r3, [r4, #28]
 1027 036a 226A     		ldr	r2, [r4, #32]
 1028 036c 1343     		orrs	r3, r3, r2
 1029 036e 626A     		ldr	r2, [r4, #36]
 1030 0370 43EA8213 		orr	r3, r3, r2, lsl #6
 1031 0374 A26A     		ldr	r2, [r4, #40]
 1032 0376 5208     		lsrs	r2, r2, #1
 1033 0378 013A     		subs	r2, r2, #1
 1034 037a 43EA0243 		orr	r3, r3, r2, lsl #16
 1035 037e E26A     		ldr	r2, [r4, #44]
 1036 0380 43EA0263 		orr	r3, r3, r2, lsl #24
 1037 0384 226B     		ldr	r2, [r4, #48]
 1038 0386 43EA0273 		orr	r3, r3, r2, lsl #28
 1039 038a 2D4A     		ldr	r2, .L126
 1040 038c 5360     		str	r3, [r2, #4]
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 34


 638:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1041              		.loc 1 638 9 view .LVU344
 1042 038e 1368     		ldr	r3, [r2]
 1043 0390 43F08073 		orr	r3, r3, #16777216
 1044 0394 1360     		str	r3, [r2]
 641:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1045              		.loc 1 641 9 view .LVU345
 641:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1046              		.loc 1 641 21 is_stmt 0 view .LVU346
 1047 0396 FFF7FEFF 		bl	HAL_GetTick
 1048              	.LVL75:
 1049 039a 0446     		mov	r4, r0
 1050              	.LVL76:
 644:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1051              		.loc 1 644 9 is_stmt 1 view .LVU347
 1052              	.L78:
 644:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1053              		.loc 1 644 15 view .LVU348
 644:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1054              		.loc 1 644 16 is_stmt 0 view .LVU349
 1055 039c 284B     		ldr	r3, .L126
 1056 039e 1B68     		ldr	r3, [r3]
 644:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1057              		.loc 1 644 15 view .LVU350
 1058 03a0 13F0007F 		tst	r3, #33554432
 1059 03a4 06D1     		bne	.L123
 646:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 1060              		.loc 1 646 11 is_stmt 1 view .LVU351
 646:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 1061              		.loc 1 646 16 is_stmt 0 view .LVU352
 1062 03a6 FFF7FEFF 		bl	HAL_GetTick
 1063              	.LVL77:
 646:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 1064              		.loc 1 646 30 view .LVU353
 1065 03aa 001B     		subs	r0, r0, r4
 646:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 1066              		.loc 1 646 14 view .LVU354
 1067 03ac 0228     		cmp	r0, #2
 1068 03ae F5D9     		bls	.L78
 648:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 1069              		.loc 1 648 20 view .LVU355
 1070 03b0 0320     		movs	r0, #3
 1071 03b2 35E0     		b	.L31
 1072              	.L123:
 666:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 667:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 668:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 669:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 670:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 671:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 672:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Do not return HAL_ERROR if request repeats the current configuration */
 673:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       pll_config = RCC->PLLCFGR;
 674:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 675:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 676:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 677:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 678:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PL
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 35


 679:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) 
 680:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 681:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PL
 682:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #else
 683:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 684:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 685:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 686:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PL
 687:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) 
 688:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 689:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
 690:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 691:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 692:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 693:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 694:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 695:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return HAL_OK;
 1073              		.loc 1 695 10 view .LVU356
 1074 03b4 0020     		movs	r0, #0
 1075 03b6 33E0     		b	.L31
 1076              	.L121:
 1077              		.loc 1 695 10 view .LVU357
 1078 03b8 0020     		movs	r0, #0
 1079 03ba 31E0     		b	.L31
 1080              	.LVL78:
 1081              	.L74:
 673:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 1082              		.loc 1 673 7 is_stmt 1 view .LVU358
 673:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 1083              		.loc 1 673 18 is_stmt 0 view .LVU359
 1084 03bc 204A     		ldr	r2, .L126
 1085 03be 5268     		ldr	r2, [r2, #4]
 1086              	.LVL79:
 675:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1087              		.loc 1 675 7 is_stmt 1 view .LVU360
 675:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1088              		.loc 1 675 10 is_stmt 0 view .LVU361
 1089 03c0 012B     		cmp	r3, #1
 1090 03c2 2FD0     		beq	.L99
 676:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1091              		.loc 1 676 12 discriminator 1 view .LVU362
 1092 03c4 02F48003 		and	r3, r2, #4194304
 676:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1093              		.loc 1 676 78 discriminator 1 view .LVU363
 1094 03c8 E169     		ldr	r1, [r4, #28]
 675:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1095              		.loc 1 675 62 discriminator 1 view .LVU364
 1096 03ca 8B42     		cmp	r3, r1
 1097 03cc 2CD1     		bne	.L100
 677:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PL
 1098              		.loc 1 677 12 view .LVU365
 1099 03ce 02F03F03 		and	r3, r2, #63
 677:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PL
 1100              		.loc 1 677 76 view .LVU366
 1101 03d2 216A     		ldr	r1, [r4, #32]
 676:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1102              		.loc 1 676 90 view .LVU367
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 36


 1103 03d4 8B42     		cmp	r3, r1
 1104 03d6 29D1     		bne	.L101
 678:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) 
 1105              		.loc 1 678 77 view .LVU368
 1106 03d8 616A     		ldr	r1, [r4, #36]
 677:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PL
 1107              		.loc 1 677 83 view .LVU369
 1108 03da 47F6C073 		movw	r3, #32704
 1109 03de 1340     		ands	r3, r3, r2
 1110 03e0 B3EB811F 		cmp	r3, r1, lsl #6
 1111 03e4 24D1     		bne	.L102
 679:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 1112              		.loc 1 679 12 view .LVU370
 1113 03e6 02F44031 		and	r1, r2, #196608
 679:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 1114              		.loc 1 679 80 view .LVU371
 1115 03ea A36A     		ldr	r3, [r4, #40]
 679:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 1116              		.loc 1 679 87 view .LVU372
 1117 03ec 5B08     		lsrs	r3, r3, #1
 679:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 1118              		.loc 1 679 94 view .LVU373
 1119 03ee 013B     		subs	r3, r3, #1
 678:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) 
 1120              		.loc 1 678 109 view .LVU374
 1121 03f0 B1EB034F 		cmp	r1, r3, lsl #16
 1122 03f4 1ED1     		bne	.L103
 680:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PL
 1123              		.loc 1 680 12 view .LVU375
 1124 03f6 02F07063 		and	r3, r2, #251658240
 680:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PL
 1125              		.loc 1 680 77 view .LVU376
 1126 03fa E16A     		ldr	r1, [r4, #44]
 679:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 1127              		.loc 1 679 126 view .LVU377
 1128 03fc B3EB016F 		cmp	r3, r1, lsl #24
 1129 0400 1AD1     		bne	.L104
 681:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #else
 1130              		.loc 1 681 12 view .LVU378
 1131 0402 02F0E042 		and	r2, r2, #1879048192
 1132              	.LVL80:
 681:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #else
 1133              		.loc 1 681 77 view .LVU379
 1134 0406 236B     		ldr	r3, [r4, #48]
 680:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PL
 1135              		.loc 1 680 109 view .LVU380
 1136 0408 B2EB037F 		cmp	r2, r3, lsl #28
 1137 040c 16D1     		bne	.L105
 1138              		.loc 1 695 10 view .LVU381
 1139 040e 0020     		movs	r0, #0
 1140 0410 06E0     		b	.L31
 1141              	.LVL81:
 1142              	.L82:
 1143              	.LCFI3:
 1144              		.cfi_def_cfa_offset 0
 1145              		.cfi_restore 4
 1146              		.cfi_restore 5
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 37


 1147              		.cfi_restore 6
 1148              		.cfi_restore 14
 353:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1149              		.loc 1 353 12 view .LVU382
 1150 0412 0120     		movs	r0, #1
 1151              	.LVL82:
 696:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1152              		.loc 1 696 1 view .LVU383
 1153 0414 7047     		bx	lr
 1154              	.LVL83:
 1155              	.L112:
 1156              	.LCFI4:
 1157              		.cfi_def_cfa_offset 24
 1158              		.cfi_offset 4, -16
 1159              		.cfi_offset 5, -12
 1160              		.cfi_offset 6, -8
 1161              		.cfi_offset 14, -4
 370:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1162              		.loc 1 370 16 view .LVU384
 1163 0416 0120     		movs	r0, #1
 1164              	.LVL84:
 370:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1165              		.loc 1 370 16 view .LVU385
 1166 0418 02E0     		b	.L31
 1167              	.L86:
 423:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1168              		.loc 1 423 16 view .LVU386
 1169 041a 0120     		movs	r0, #1
 1170 041c 00E0     		b	.L31
 1171              	.LVL85:
 1172              	.L95:
 695:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1173              		.loc 1 695 10 view .LVU387
 1174 041e 0020     		movs	r0, #0
 1175              	.LVL86:
 1176              	.L31:
 1177              		.loc 1 696 1 view .LVU388
 1178 0420 02B0     		add	sp, sp, #8
 1179              	.LCFI5:
 1180              		.cfi_remember_state
 1181              		.cfi_def_cfa_offset 16
 1182              		@ sp needed
 1183 0422 70BD     		pop	{r4, r5, r6, pc}
 1184              	.LVL87:
 1185              	.L99:
 1186              	.LCFI6:
 1187              		.cfi_restore_state
 691:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1188              		.loc 1 691 16 view .LVU389
 1189 0424 0120     		movs	r0, #1
 1190 0426 FBE7     		b	.L31
 1191              	.L100:
 691:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1192              		.loc 1 691 16 view .LVU390
 1193 0428 0120     		movs	r0, #1
 1194 042a F9E7     		b	.L31
 1195              	.L101:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 38


 1196 042c 0120     		movs	r0, #1
 1197 042e F7E7     		b	.L31
 1198              	.L102:
 1199 0430 0120     		movs	r0, #1
 1200 0432 F5E7     		b	.L31
 1201              	.L103:
 1202 0434 0120     		movs	r0, #1
 1203 0436 F3E7     		b	.L31
 1204              	.L104:
 1205 0438 0120     		movs	r0, #1
 1206 043a F1E7     		b	.L31
 1207              	.LVL88:
 1208              	.L105:
 691:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1209              		.loc 1 691 16 view .LVU391
 1210 043c 0120     		movs	r0, #1
 1211 043e EFE7     		b	.L31
 1212              	.L127:
 1213              		.align	2
 1214              	.L126:
 1215 0440 00380240 		.word	1073887232
 1216              		.cfi_endproc
 1217              	.LFE142:
 1219              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1220              		.align	1
 1221              		.global	HAL_RCC_MCOConfig
 1222              		.syntax unified
 1223              		.thumb
 1224              		.thumb_func
 1225              		.fpu fpv5-d16
 1227              	HAL_RCC_MCOConfig:
 1228              	.LVL89:
 1229              	.LFB144:
 697:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 698:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 699:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 700:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 701:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 702:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 703:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 704:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 705:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 706:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 707:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 708:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 709:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 710:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 711:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 712:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 713:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 714:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 715:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 716:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 717:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         You can use HAL_RCC_GetClockConfig() function to know which clock is
 718:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         currently used as system clock source.
 719:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 720:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 39


 721:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 722:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 723:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 724:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 725:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 726:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart = 0;
 727:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 728:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check Null pointer */
 729:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 730:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 731:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     return HAL_ERROR;
 732:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 733:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 734:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check the parameters */
 735:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 736:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 737:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 738:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 739:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****      must be correctly programmed according to the frequency of the CPU clock
 740:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****      (HCLK) and the supply voltage of the device. */
 741:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 742:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Increasing the CPU frequency */
 743:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 744:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 745:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 746:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 747:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 748:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 749:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 750:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 751:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 752:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_ERROR;
 753:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 754:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 755:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 756:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 757:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 758:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 759:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 760:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 761:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 762:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 763:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 764:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 765:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 766:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 767:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 768:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 769:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 770:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 771:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Set the new HCLK clock divider */
 772:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 773:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 774:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 775:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 776:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 777:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 40


 778:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 779:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 780:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 781:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 782:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 783:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 784:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the HSE ready flag */
 785:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 786:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 787:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 788:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 789:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 790:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 791:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 792:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 793:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the PLL ready flag */
 794:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 795:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 796:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 797:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 798:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 799:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 800:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 801:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 802:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the HSI ready flag */
 803:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 804:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 805:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 806:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 807:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 808:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 809:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 810:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 811:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Get Start Tick*/
 812:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 813:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 814:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 815:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 817:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 818:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_TIMEOUT;
 819:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 820:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 821:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 822:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 823:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 824:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 825:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 826:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 827:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 828:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 829:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 830:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 831:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 832:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 833:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_ERROR;
 834:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 41


 835:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 836:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 837:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 838:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 839:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 840:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 841:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 842:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 843:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 844:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 845:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 846:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 847:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 848:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 849:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 850:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 851:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_C
 853:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 854:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 855:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   HAL_InitTick(uwTickPrio);
 856:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 857:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return HAL_OK;
 858:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 859:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 860:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 861:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @}
 862:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 863:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 864:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 865:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 866:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 867:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   @verbatim
 868:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ===============================================================================
 869:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 870:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ===============================================================================
 871:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
 872:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 873:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     frequencies.
 874:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 875:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** @endverbatim
 876:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
 877:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 878:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 879:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 880:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 881:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 882:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 883:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 884:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 885:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 886:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 887:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 888:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 889:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 890:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 891:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 42


 892:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 893:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 894:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 895:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 896:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 897:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 898:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 899:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 900:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 901:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 902:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 903:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 904:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 905:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 906:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1230              		.loc 1 906 1 is_stmt 1 view -0
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 32
 1233              		@ frame_needed = 0, uses_anonymous_args = 0
 1234              		.loc 1 906 1 is_stmt 0 view .LVU393
 1235 0000 70B5     		push	{r4, r5, r6, lr}
 1236              	.LCFI7:
 1237              		.cfi_def_cfa_offset 16
 1238              		.cfi_offset 4, -16
 1239              		.cfi_offset 5, -12
 1240              		.cfi_offset 6, -8
 1241              		.cfi_offset 14, -4
 1242 0002 88B0     		sub	sp, sp, #32
 1243              	.LCFI8:
 1244              		.cfi_def_cfa_offset 48
 1245 0004 0C46     		mov	r4, r1
 1246 0006 1546     		mov	r5, r2
 907:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1247              		.loc 1 907 3 is_stmt 1 view .LVU394
 908:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check the parameters */
 909:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 1248              		.loc 1 909 3 view .LVU395
 910:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1249              		.loc 1 910 3 view .LVU396
 911:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* RCC_MCO1 */
 912:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (RCC_MCOx == RCC_MCO1)
 1250              		.loc 1 912 3 view .LVU397
 1251              		.loc 1 912 6 is_stmt 0 view .LVU398
 1252 0008 F8B9     		cbnz	r0, .L129
 913:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 914:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 1253              		.loc 1 914 5 is_stmt 1 view .LVU399
 915:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 916:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 917:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MCO1_CLK_ENABLE();
 1254              		.loc 1 917 5 view .LVU400
 1255              	.LBB5:
 1256              		.loc 1 917 5 view .LVU401
 1257              		.loc 1 917 5 view .LVU402
 1258 000a 204E     		ldr	r6, .L132
 1259 000c 336B     		ldr	r3, [r6, #48]
 1260 000e 43F00103 		orr	r3, r3, #1
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 43


 1261 0012 3363     		str	r3, [r6, #48]
 1262              		.loc 1 917 5 view .LVU403
 1263 0014 336B     		ldr	r3, [r6, #48]
 1264 0016 03F00103 		and	r3, r3, #1
 1265 001a 0193     		str	r3, [sp, #4]
 1266              		.loc 1 917 5 view .LVU404
 1267 001c 019B     		ldr	r3, [sp, #4]
 1268              	.LBE5:
 1269              		.loc 1 917 5 view .LVU405
 918:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 919:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 920:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 1270              		.loc 1 920 5 view .LVU406
 1271              		.loc 1 920 25 is_stmt 0 view .LVU407
 1272 001e 4FF48073 		mov	r3, #256
 1273 0022 0393     		str	r3, [sp, #12]
 921:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1274              		.loc 1 921 5 is_stmt 1 view .LVU408
 1275              		.loc 1 921 26 is_stmt 0 view .LVU409
 1276 0024 0223     		movs	r3, #2
 1277 0026 0493     		str	r3, [sp, #16]
 922:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 1278              		.loc 1 922 5 is_stmt 1 view .LVU410
 1279              		.loc 1 922 27 is_stmt 0 view .LVU411
 1280 0028 0323     		movs	r3, #3
 1281 002a 0693     		str	r3, [sp, #24]
 923:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1282              		.loc 1 923 5 is_stmt 1 view .LVU412
 1283              		.loc 1 923 26 is_stmt 0 view .LVU413
 1284 002c 0023     		movs	r3, #0
 1285 002e 0593     		str	r3, [sp, #20]
 924:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1286              		.loc 1 924 5 is_stmt 1 view .LVU414
 1287              		.loc 1 924 31 is_stmt 0 view .LVU415
 1288 0030 0793     		str	r3, [sp, #28]
 925:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1289              		.loc 1 925 5 is_stmt 1 view .LVU416
 1290 0032 03A9     		add	r1, sp, #12
 1291              	.LVL90:
 1292              		.loc 1 925 5 is_stmt 0 view .LVU417
 1293 0034 1648     		ldr	r0, .L132+4
 1294              	.LVL91:
 1295              		.loc 1 925 5 view .LVU418
 1296 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 1297              	.LVL92:
 926:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 927:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 928:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1298              		.loc 1 928 5 is_stmt 1 view .LVU419
 1299 003a B368     		ldr	r3, [r6, #8]
 1300 003c 23F0EC63 		bic	r3, r3, #123731968
 1301 0040 2C43     		orrs	r4, r4, r5
 1302              	.LVL93:
 1303              		.loc 1 928 5 is_stmt 0 view .LVU420
 1304 0042 1C43     		orrs	r4, r4, r3
 1305 0044 B460     		str	r4, [r6, #8]
 1306              	.L128:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 44


 929:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 930:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
 931:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 932:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 933:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 934:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MCO2_CLK_ENABLE();
 936:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 937:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 938:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 939:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 940:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 941:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 942:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 943:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 944:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 945:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 946:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
 947:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 948:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1307              		.loc 1 948 1 view .LVU421
 1308 0046 08B0     		add	sp, sp, #32
 1309              	.LCFI9:
 1310              		.cfi_remember_state
 1311              		.cfi_def_cfa_offset 16
 1312              		@ sp needed
 1313 0048 70BD     		pop	{r4, r5, r6, pc}
 1314              	.LVL94:
 1315              	.L129:
 1316              	.LCFI10:
 1317              		.cfi_restore_state
 932:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1318              		.loc 1 932 5 is_stmt 1 view .LVU422
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1319              		.loc 1 935 5 view .LVU423
 1320              	.LBB6:
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1321              		.loc 1 935 5 view .LVU424
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1322              		.loc 1 935 5 view .LVU425
 1323 004a 104E     		ldr	r6, .L132
 1324 004c 336B     		ldr	r3, [r6, #48]
 1325 004e 43F00403 		orr	r3, r3, #4
 1326 0052 3363     		str	r3, [r6, #48]
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1327              		.loc 1 935 5 view .LVU426
 1328 0054 336B     		ldr	r3, [r6, #48]
 1329 0056 03F00403 		and	r3, r3, #4
 1330 005a 0293     		str	r3, [sp, #8]
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1331              		.loc 1 935 5 view .LVU427
 1332 005c 029B     		ldr	r3, [sp, #8]
 1333              	.LBE6:
 935:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1334              		.loc 1 935 5 view .LVU428
 938:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1335              		.loc 1 938 5 view .LVU429
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 45


 938:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1336              		.loc 1 938 25 is_stmt 0 view .LVU430
 1337 005e 4FF40073 		mov	r3, #512
 1338 0062 0393     		str	r3, [sp, #12]
 939:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 1339              		.loc 1 939 5 is_stmt 1 view .LVU431
 939:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 1340              		.loc 1 939 26 is_stmt 0 view .LVU432
 1341 0064 0223     		movs	r3, #2
 1342 0066 0493     		str	r3, [sp, #16]
 940:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1343              		.loc 1 940 5 is_stmt 1 view .LVU433
 940:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1344              		.loc 1 940 27 is_stmt 0 view .LVU434
 1345 0068 0323     		movs	r3, #3
 1346 006a 0693     		str	r3, [sp, #24]
 941:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1347              		.loc 1 941 5 is_stmt 1 view .LVU435
 941:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1348              		.loc 1 941 26 is_stmt 0 view .LVU436
 1349 006c 0023     		movs	r3, #0
 1350 006e 0593     		str	r3, [sp, #20]
 942:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1351              		.loc 1 942 5 is_stmt 1 view .LVU437
 942:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1352              		.loc 1 942 31 is_stmt 0 view .LVU438
 1353 0070 0793     		str	r3, [sp, #28]
 943:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1354              		.loc 1 943 5 is_stmt 1 view .LVU439
 1355 0072 03A9     		add	r1, sp, #12
 1356              	.LVL95:
 943:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1357              		.loc 1 943 5 is_stmt 0 view .LVU440
 1358 0074 0748     		ldr	r0, .L132+8
 1359              	.LVL96:
 943:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1360              		.loc 1 943 5 view .LVU441
 1361 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 1362              	.LVL97:
 946:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1363              		.loc 1 946 5 is_stmt 1 view .LVU442
 1364 007a B368     		ldr	r3, [r6, #8]
 1365 007c 23F07843 		bic	r3, r3, #-134217728
 1366 0080 44EAC504 		orr	r4, r4, r5, lsl #3
 1367              	.LVL98:
 946:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1368              		.loc 1 946 5 is_stmt 0 view .LVU443
 1369 0084 1C43     		orrs	r4, r4, r3
 1370 0086 B460     		str	r4, [r6, #8]
 1371              		.loc 1 948 1 view .LVU444
 1372 0088 DDE7     		b	.L128
 1373              	.L133:
 1374 008a 00BF     		.align	2
 1375              	.L132:
 1376 008c 00380240 		.word	1073887232
 1377 0090 00000240 		.word	1073872896
 1378 0094 00080240 		.word	1073874944
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 46


 1379              		.cfi_endproc
 1380              	.LFE144:
 1382              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1383              		.align	1
 1384              		.global	HAL_RCC_EnableCSS
 1385              		.syntax unified
 1386              		.thumb
 1387              		.thumb_func
 1388              		.fpu fpv5-d16
 1390              	HAL_RCC_EnableCSS:
 1391              	.LFB145:
 949:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 950:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 951:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 952:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 953:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 954:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 955:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 956:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         the Cortex-M7 NMI (Non-Maskable Interrupt) exception vector.
 957:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 958:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 959:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 960:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1392              		.loc 1 960 1 is_stmt 1 view -0
 1393              		.cfi_startproc
 1394              		@ args = 0, pretend = 0, frame = 0
 1395              		@ frame_needed = 0, uses_anonymous_args = 0
 1396              		@ link register save eliminated.
 961:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 1397              		.loc 1 961 3 view .LVU446
 1398 0000 024A     		ldr	r2, .L135
 1399 0002 1368     		ldr	r3, [r2]
 1400 0004 43F40023 		orr	r3, r3, #524288
 1401 0008 1360     		str	r3, [r2]
 962:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1402              		.loc 1 962 1 is_stmt 0 view .LVU447
 1403 000a 7047     		bx	lr
 1404              	.L136:
 1405              		.align	2
 1406              	.L135:
 1407 000c 00380240 		.word	1073887232
 1408              		.cfi_endproc
 1409              	.LFE145:
 1411              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1412              		.align	1
 1413              		.global	HAL_RCC_DisableCSS
 1414              		.syntax unified
 1415              		.thumb
 1416              		.thumb_func
 1417              		.fpu fpv5-d16
 1419              	HAL_RCC_DisableCSS:
 1420              	.LFB146:
 963:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 964:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 965:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 966:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 967:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 47


 968:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 969:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1421              		.loc 1 969 1 is_stmt 1 view -0
 1422              		.cfi_startproc
 1423              		@ args = 0, pretend = 0, frame = 0
 1424              		@ frame_needed = 0, uses_anonymous_args = 0
 1425              		@ link register save eliminated.
 970:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSON);
 1426              		.loc 1 970 3 view .LVU449
 1427 0000 024A     		ldr	r2, .L138
 1428 0002 1368     		ldr	r3, [r2]
 1429 0004 23F40023 		bic	r3, r3, #524288
 1430 0008 1360     		str	r3, [r2]
 971:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1431              		.loc 1 971 1 is_stmt 0 view .LVU450
 1432 000a 7047     		bx	lr
 1433              	.L139:
 1434              		.align	2
 1435              	.L138:
 1436 000c 00380240 		.word	1073887232
 1437              		.cfi_endproc
 1438              	.LFE146:
 1440              		.global	__aeabi_uldivmod
 1441              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1442              		.align	1
 1443              		.global	HAL_RCC_GetSysClockFreq
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1447              		.fpu fpv5-d16
 1449              	HAL_RCC_GetSysClockFreq:
 1450              	.LFB147:
 972:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 973:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 974:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 975:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 976:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 977:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 978:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         constant and the selected clock source:
 979:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 980:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 981:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 982:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 983:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
 984:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 985:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *               in voltage and temperature.
 986:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
 987:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 988:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 989:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *                have wrong result.
 990:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 991:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 992:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         value for HSE crystal.
 993:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 994:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 995:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 996:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 48


 997:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 998:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 999:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
1000:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
1001:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval SYSCLK frequency
1002:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1003:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1004:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1451              		.loc 1 1004 1 is_stmt 1 view -0
 1452              		.cfi_startproc
 1453              		@ args = 0, pretend = 0, frame = 0
 1454              		@ frame_needed = 0, uses_anonymous_args = 0
 1455 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1456              	.LCFI11:
 1457              		.cfi_def_cfa_offset 24
 1458              		.cfi_offset 3, -24
 1459              		.cfi_offset 4, -20
 1460              		.cfi_offset 5, -16
 1461              		.cfi_offset 6, -12
 1462              		.cfi_offset 7, -8
 1463              		.cfi_offset 14, -4
1005:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t pllm = 0, pllvco = 0, pllp = 0;
 1464              		.loc 1 1005 3 view .LVU452
 1465              	.LVL99:
1006:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t sysclockfreq = 0;
 1466              		.loc 1 1006 3 view .LVU453
1007:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1008:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1009:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1467              		.loc 1 1009 3 view .LVU454
 1468              		.loc 1 1009 14 is_stmt 0 view .LVU455
 1469 0002 2F4B     		ldr	r3, .L147
 1470 0004 9B68     		ldr	r3, [r3, #8]
 1471              		.loc 1 1009 21 view .LVU456
 1472 0006 03F00C03 		and	r3, r3, #12
 1473              		.loc 1 1009 3 view .LVU457
 1474 000a 042B     		cmp	r3, #4
 1475 000c 53D0     		beq	.L144
 1476 000e 082B     		cmp	r3, #8
 1477 0010 53D1     		bne	.L145
1010:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1011:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1012:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
1013:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1014:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
1015:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
1016:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
1017:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
1018:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
1019:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
1020:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
1021:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
1022:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
1023:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1024:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
1025:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1478              		.loc 1 1025 7 is_stmt 1 view .LVU458
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 49


 1479              		.loc 1 1025 17 is_stmt 0 view .LVU459
 1480 0012 2B4B     		ldr	r3, .L147
 1481 0014 5A68     		ldr	r2, [r3, #4]
 1482              		.loc 1 1025 12 view .LVU460
 1483 0016 02F03F02 		and	r2, r2, #63
 1484              	.LVL100:
1026:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 1485              		.loc 1 1026 7 is_stmt 1 view .LVU461
 1486              		.loc 1 1026 11 is_stmt 0 view .LVU462
 1487 001a 5B68     		ldr	r3, [r3, #4]
 1488              		.loc 1 1026 10 view .LVU463
 1489 001c 13F4800F 		tst	r3, #4194304
 1490 0020 28D0     		beq	.L142
1027:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
1028:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* HSE used as PLL clock source */
1029:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 1491              		.loc 1 1029 9 is_stmt 1 view .LVU464
 1492              		.loc 1 1029 70 is_stmt 0 view .LVU465
 1493 0022 274B     		ldr	r3, .L147
 1494 0024 5B68     		ldr	r3, [r3, #4]
 1495              		.loc 1 1029 55 view .LVU466
 1496 0026 C3F38813 		ubfx	r3, r3, #6, #9
 1497              		.loc 1 1029 52 view .LVU467
 1498 002a 5801     		lsls	r0, r3, #5
 1499 002c 0021     		movs	r1, #0
 1500 002e C01A     		subs	r0, r0, r3
 1501 0030 61F10001 		sbc	r1, r1, #0
 1502 0034 8E01     		lsls	r6, r1, #6
 1503 0036 46EA9066 		orr	r6, r6, r0, lsr #26
 1504 003a 8701     		lsls	r7, r0, #6
 1505 003c 3C1A     		subs	r4, r7, r0
 1506 003e 66EB0105 		sbc	r5, r6, r1
 1507 0042 E900     		lsls	r1, r5, #3
 1508 0044 41EA5471 		orr	r1, r1, r4, lsr #29
 1509 0048 E000     		lsls	r0, r4, #3
 1510 004a C018     		adds	r0, r0, r3
 1511 004c 41F10001 		adc	r1, r1, #0
 1512 0050 4B02     		lsls	r3, r1, #9
 1513 0052 43EAD053 		orr	r3, r3, r0, lsr #23
 1514 0056 4402     		lsls	r4, r0, #9
 1515 0058 2046     		mov	r0, r4
 1516 005a 1946     		mov	r1, r3
 1517              		.loc 1 1029 128 view .LVU468
 1518 005c 0023     		movs	r3, #0
 1519 005e FFF7FEFF 		bl	__aeabi_uldivmod
 1520              	.LVL101:
 1521              	.L143:
1030:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
1031:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
1032:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
1033:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* HSI used as PLL clock source */
1034:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
1035:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
1036:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 1522              		.loc 1 1036 7 is_stmt 1 view .LVU469
 1523              		.loc 1 1036 21 is_stmt 0 view .LVU470
 1524 0062 174B     		ldr	r3, .L147
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 50


 1525 0064 5B68     		ldr	r3, [r3, #4]
 1526              		.loc 1 1036 51 view .LVU471
 1527 0066 C3F30143 		ubfx	r3, r3, #16, #2
 1528              		.loc 1 1036 76 view .LVU472
 1529 006a 0133     		adds	r3, r3, #1
 1530              		.loc 1 1036 12 view .LVU473
 1531 006c 5B00     		lsls	r3, r3, #1
 1532              	.LVL102:
1037:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1038:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       sysclockfreq = pllvco / pllp;
 1533              		.loc 1 1038 7 is_stmt 1 view .LVU474
 1534              		.loc 1 1038 20 is_stmt 0 view .LVU475
 1535 006e B0FBF3F0 		udiv	r0, r0, r3
 1536              	.LVL103:
1039:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
 1537              		.loc 1 1039 7 is_stmt 1 view .LVU476
 1538 0072 23E0     		b	.L140
 1539              	.LVL104:
 1540              	.L142:
1034:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1541              		.loc 1 1034 9 view .LVU477
1034:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1542              		.loc 1 1034 70 is_stmt 0 view .LVU478
 1543 0074 124B     		ldr	r3, .L147
 1544 0076 5B68     		ldr	r3, [r3, #4]
1034:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1545              		.loc 1 1034 55 view .LVU479
 1546 0078 C3F38813 		ubfx	r3, r3, #6, #9
1034:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1547              		.loc 1 1034 52 view .LVU480
 1548 007c 5C01     		lsls	r4, r3, #5
 1549 007e 0025     		movs	r5, #0
 1550 0080 E41A     		subs	r4, r4, r3
 1551 0082 65F10005 		sbc	r5, r5, #0
 1552 0086 AE01     		lsls	r6, r5, #6
 1553 0088 46EA9466 		orr	r6, r6, r4, lsr #26
 1554 008c A701     		lsls	r7, r4, #6
 1555 008e 381B     		subs	r0, r7, r4
 1556 0090 66EB0501 		sbc	r1, r6, r5
 1557 0094 CC00     		lsls	r4, r1, #3
 1558 0096 44EA5074 		orr	r4, r4, r0, lsr #29
 1559 009a C500     		lsls	r5, r0, #3
 1560 009c E818     		adds	r0, r5, r3
 1561 009e 44F10001 		adc	r1, r4, #0
 1562 00a2 8B02     		lsls	r3, r1, #10
 1563 00a4 43EA9053 		orr	r3, r3, r0, lsr #22
 1564 00a8 8402     		lsls	r4, r0, #10
 1565 00aa 2046     		mov	r0, r4
 1566 00ac 1946     		mov	r1, r3
1034:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1567              		.loc 1 1034 128 view .LVU481
 1568 00ae 0023     		movs	r3, #0
 1569 00b0 FFF7FEFF 		bl	__aeabi_uldivmod
 1570              	.LVL105:
1034:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1571              		.loc 1 1034 128 view .LVU482
 1572 00b4 D5E7     		b	.L143
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 51


 1573              	.LVL106:
 1574              	.L144:
1018:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
 1575              		.loc 1 1018 20 view .LVU483
 1576 00b6 0348     		ldr	r0, .L147+4
 1577 00b8 00E0     		b	.L140
 1578              	.L145:
1009:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1579              		.loc 1 1009 3 view .LVU484
 1580 00ba 0348     		ldr	r0, .L147+8
 1581              	.LVL107:
1040:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
1041:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     default:
1042:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
1043:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1044:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
1045:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
1046:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1047:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return sysclockfreq;
 1582              		.loc 1 1047 3 is_stmt 1 view .LVU485
 1583              	.L140:
1048:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1584              		.loc 1 1048 1 is_stmt 0 view .LVU486
 1585 00bc F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1586              	.L148:
 1587 00be 00BF     		.align	2
 1588              	.L147:
 1589 00c0 00380240 		.word	1073887232
 1590 00c4 00127A00 		.word	8000000
 1591 00c8 0024F400 		.word	16000000
 1592              		.cfi_endproc
 1593              	.LFE147:
 1595              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1596              		.align	1
 1597              		.global	HAL_RCC_ClockConfig
 1598              		.syntax unified
 1599              		.thumb
 1600              		.thumb_func
 1601              		.fpu fpv5-d16
 1603              	HAL_RCC_ClockConfig:
 1604              	.LVL108:
 1605              	.LFB143:
 725:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart = 0;
 1606              		.loc 1 725 1 is_stmt 1 view -0
 1607              		.cfi_startproc
 1608              		@ args = 0, pretend = 0, frame = 0
 1609              		@ frame_needed = 0, uses_anonymous_args = 0
 726:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1610              		.loc 1 726 3 view .LVU488
 729:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1611              		.loc 1 729 3 view .LVU489
 729:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1612              		.loc 1 729 6 is_stmt 0 view .LVU490
 1613 0000 0028     		cmp	r0, #0
 1614 0002 00F0A080 		beq	.L164
 725:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart = 0;
 1615              		.loc 1 725 1 view .LVU491
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 52


 1616 0006 70B5     		push	{r4, r5, r6, lr}
 1617              	.LCFI12:
 1618              		.cfi_def_cfa_offset 16
 1619              		.cfi_offset 4, -16
 1620              		.cfi_offset 5, -12
 1621              		.cfi_offset 6, -8
 1622              		.cfi_offset 14, -4
 1623 0008 0D46     		mov	r5, r1
 1624 000a 0446     		mov	r4, r0
 735:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1625              		.loc 1 735 3 is_stmt 1 view .LVU492
 736:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1626              		.loc 1 736 3 view .LVU493
 743:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1627              		.loc 1 743 3 view .LVU494
 743:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1628              		.loc 1 743 18 is_stmt 0 view .LVU495
 1629 000c 524B     		ldr	r3, .L177
 1630 000e 1B68     		ldr	r3, [r3]
 1631 0010 03F00F03 		and	r3, r3, #15
 743:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1632              		.loc 1 743 6 view .LVU496
 1633 0014 8B42     		cmp	r3, r1
 1634 0016 0BD2     		bcs	.L151
 746:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1635              		.loc 1 746 5 is_stmt 1 view .LVU497
 1636 0018 4F4A     		ldr	r2, .L177
 1637 001a 1368     		ldr	r3, [r2]
 1638 001c 23F00F03 		bic	r3, r3, #15
 1639 0020 0B43     		orrs	r3, r3, r1
 1640 0022 1360     		str	r3, [r2]
 750:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1641              		.loc 1 750 5 view .LVU498
 750:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1642              		.loc 1 750 9 is_stmt 0 view .LVU499
 1643 0024 1368     		ldr	r3, [r2]
 1644 0026 03F00F03 		and	r3, r3, #15
 750:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1645              		.loc 1 750 8 view .LVU500
 1646 002a 8B42     		cmp	r3, r1
 1647 002c 40F08D80 		bne	.L165
 1648              	.L151:
 757:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1649              		.loc 1 757 3 is_stmt 1 view .LVU501
 757:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1650              		.loc 1 757 26 is_stmt 0 view .LVU502
 1651 0030 2368     		ldr	r3, [r4]
 757:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1652              		.loc 1 757 6 view .LVU503
 1653 0032 13F0020F 		tst	r3, #2
 1654 0036 17D0     		beq	.L152
 761:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1655              		.loc 1 761 5 is_stmt 1 view .LVU504
 761:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1656              		.loc 1 761 8 is_stmt 0 view .LVU505
 1657 0038 13F0040F 		tst	r3, #4
 1658 003c 04D0     		beq	.L153
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 53


 763:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 1659              		.loc 1 763 7 is_stmt 1 view .LVU506
 1660 003e 474A     		ldr	r2, .L177+4
 1661 0040 9368     		ldr	r3, [r2, #8]
 1662 0042 43F4E053 		orr	r3, r3, #7168
 1663 0046 9360     		str	r3, [r2, #8]
 1664              	.L153:
 766:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1665              		.loc 1 766 5 view .LVU507
 766:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1666              		.loc 1 766 28 is_stmt 0 view .LVU508
 1667 0048 2368     		ldr	r3, [r4]
 766:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1668              		.loc 1 766 8 view .LVU509
 1669 004a 13F0080F 		tst	r3, #8
 1670 004e 04D0     		beq	.L154
 768:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 1671              		.loc 1 768 7 is_stmt 1 view .LVU510
 1672 0050 424A     		ldr	r2, .L177+4
 1673 0052 9368     		ldr	r3, [r2, #8]
 1674 0054 43F46043 		orr	r3, r3, #57344
 1675 0058 9360     		str	r3, [r2, #8]
 1676              	.L154:
 772:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1677              		.loc 1 772 5 view .LVU511
 773:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1678              		.loc 1 773 5 view .LVU512
 1679 005a 404A     		ldr	r2, .L177+4
 1680 005c 9368     		ldr	r3, [r2, #8]
 1681 005e 23F0F003 		bic	r3, r3, #240
 1682 0062 A168     		ldr	r1, [r4, #8]
 1683              	.LVL109:
 773:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1684              		.loc 1 773 5 is_stmt 0 view .LVU513
 1685 0064 0B43     		orrs	r3, r3, r1
 1686 0066 9360     		str	r3, [r2, #8]
 1687              	.L152:
 777:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1688              		.loc 1 777 3 is_stmt 1 view .LVU514
 777:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1689              		.loc 1 777 26 is_stmt 0 view .LVU515
 1690 0068 2368     		ldr	r3, [r4]
 777:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1691              		.loc 1 777 6 view .LVU516
 1692 006a 13F0010F 		tst	r3, #1
 1693 006e 31D0     		beq	.L155
 779:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1694              		.loc 1 779 5 is_stmt 1 view .LVU517
 782:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1695              		.loc 1 782 5 view .LVU518
 782:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1696              		.loc 1 782 26 is_stmt 0 view .LVU519
 1697 0070 6368     		ldr	r3, [r4, #4]
 782:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1698              		.loc 1 782 8 view .LVU520
 1699 0072 012B     		cmp	r3, #1
 1700 0074 20D0     		beq	.L175
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 54


 791:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1701              		.loc 1 791 10 is_stmt 1 view .LVU521
 791:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1702              		.loc 1 791 13 is_stmt 0 view .LVU522
 1703 0076 022B     		cmp	r3, #2
 1704 0078 25D0     		beq	.L176
 803:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1705              		.loc 1 803 7 is_stmt 1 view .LVU523
 803:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1706              		.loc 1 803 11 is_stmt 0 view .LVU524
 1707 007a 384A     		ldr	r2, .L177+4
 1708 007c 1268     		ldr	r2, [r2]
 803:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1709              		.loc 1 803 10 view .LVU525
 1710 007e 12F0020F 		tst	r2, #2
 1711 0082 64D0     		beq	.L168
 1712              	.L157:
 809:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1713              		.loc 1 809 5 is_stmt 1 view .LVU526
 1714 0084 3549     		ldr	r1, .L177+4
 1715 0086 8A68     		ldr	r2, [r1, #8]
 1716 0088 22F00302 		bic	r2, r2, #3
 1717 008c 1343     		orrs	r3, r3, r2
 1718 008e 8B60     		str	r3, [r1, #8]
 812:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1719              		.loc 1 812 5 view .LVU527
 812:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1720              		.loc 1 812 17 is_stmt 0 view .LVU528
 1721 0090 FFF7FEFF 		bl	HAL_GetTick
 1722              	.LVL110:
 812:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1723              		.loc 1 812 17 view .LVU529
 1724 0094 0646     		mov	r6, r0
 1725              	.LVL111:
 814:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1726              		.loc 1 814 5 is_stmt 1 view .LVU530
 1727              	.L159:
 814:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1728              		.loc 1 814 11 view .LVU531
 814:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1729              		.loc 1 814 12 is_stmt 0 view .LVU532
 1730 0096 314B     		ldr	r3, .L177+4
 1731 0098 9B68     		ldr	r3, [r3, #8]
 1732 009a 03F00C03 		and	r3, r3, #12
 814:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1733              		.loc 1 814 63 view .LVU533
 1734 009e 6268     		ldr	r2, [r4, #4]
 814:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1735              		.loc 1 814 11 view .LVU534
 1736 00a0 B3EB820F 		cmp	r3, r2, lsl #2
 1737 00a4 16D0     		beq	.L155
 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1738              		.loc 1 816 7 is_stmt 1 view .LVU535
 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1739              		.loc 1 816 12 is_stmt 0 view .LVU536
 1740 00a6 FFF7FEFF 		bl	HAL_GetTick
 1741              	.LVL112:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 55


 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1742              		.loc 1 816 26 view .LVU537
 1743 00aa 801B     		subs	r0, r0, r6
 816:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1744              		.loc 1 816 10 view .LVU538
 1745 00ac 41F28833 		movw	r3, #5000
 1746 00b0 9842     		cmp	r0, r3
 1747 00b2 F0D9     		bls	.L159
 818:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1748              		.loc 1 818 16 view .LVU539
 1749 00b4 0320     		movs	r0, #3
 1750 00b6 45E0     		b	.L150
 1751              	.LVL113:
 1752              	.L175:
 785:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1753              		.loc 1 785 7 is_stmt 1 view .LVU540
 785:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1754              		.loc 1 785 11 is_stmt 0 view .LVU541
 1755 00b8 284A     		ldr	r2, .L177+4
 1756 00ba 1268     		ldr	r2, [r2]
 785:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1757              		.loc 1 785 10 view .LVU542
 1758 00bc 12F4003F 		tst	r2, #131072
 1759 00c0 E0D1     		bne	.L157
 787:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1760              		.loc 1 787 16 view .LVU543
 1761 00c2 0120     		movs	r0, #1
 1762              	.LVL114:
 787:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1763              		.loc 1 787 16 view .LVU544
 1764 00c4 3EE0     		b	.L150
 1765              	.LVL115:
 1766              	.L176:
 794:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1767              		.loc 1 794 7 is_stmt 1 view .LVU545
 794:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1768              		.loc 1 794 11 is_stmt 0 view .LVU546
 1769 00c6 254A     		ldr	r2, .L177+4
 1770 00c8 1268     		ldr	r2, [r2]
 794:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 1771              		.loc 1 794 10 view .LVU547
 1772 00ca 12F0007F 		tst	r2, #33554432
 1773 00ce D9D1     		bne	.L157
 796:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1774              		.loc 1 796 16 view .LVU548
 1775 00d0 0120     		movs	r0, #1
 1776              	.LVL116:
 796:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1777              		.loc 1 796 16 view .LVU549
 1778 00d2 37E0     		b	.L150
 1779              	.LVL117:
 1780              	.L155:
 824:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1781              		.loc 1 824 3 is_stmt 1 view .LVU550
 824:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1782              		.loc 1 824 18 is_stmt 0 view .LVU551
 1783 00d4 204B     		ldr	r3, .L177
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 56


 1784 00d6 1B68     		ldr	r3, [r3]
 1785 00d8 03F00F03 		and	r3, r3, #15
 824:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1786              		.loc 1 824 6 view .LVU552
 1787 00dc AB42     		cmp	r3, r5
 1788 00de 0AD9     		bls	.L161
 827:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1789              		.loc 1 827 5 is_stmt 1 view .LVU553
 1790 00e0 1D4A     		ldr	r2, .L177
 1791 00e2 1368     		ldr	r3, [r2]
 1792 00e4 23F00F03 		bic	r3, r3, #15
 1793 00e8 2B43     		orrs	r3, r3, r5
 1794 00ea 1360     		str	r3, [r2]
 831:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1795              		.loc 1 831 5 view .LVU554
 831:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1796              		.loc 1 831 9 is_stmt 0 view .LVU555
 1797 00ec 1368     		ldr	r3, [r2]
 1798 00ee 03F00F03 		and	r3, r3, #15
 831:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1799              		.loc 1 831 8 view .LVU556
 1800 00f2 AB42     		cmp	r3, r5
 1801 00f4 2DD1     		bne	.L170
 1802              	.L161:
 838:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1803              		.loc 1 838 3 is_stmt 1 view .LVU557
 838:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1804              		.loc 1 838 26 is_stmt 0 view .LVU558
 1805 00f6 2368     		ldr	r3, [r4]
 838:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1806              		.loc 1 838 6 view .LVU559
 1807 00f8 13F0040F 		tst	r3, #4
 1808 00fc 06D0     		beq	.L162
 840:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1809              		.loc 1 840 5 is_stmt 1 view .LVU560
 841:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1810              		.loc 1 841 5 view .LVU561
 1811 00fe 174A     		ldr	r2, .L177+4
 1812 0100 9368     		ldr	r3, [r2, #8]
 1813 0102 23F4E053 		bic	r3, r3, #7168
 1814 0106 E168     		ldr	r1, [r4, #12]
 1815 0108 0B43     		orrs	r3, r3, r1
 1816 010a 9360     		str	r3, [r2, #8]
 1817              	.L162:
 845:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1818              		.loc 1 845 3 view .LVU562
 845:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1819              		.loc 1 845 26 is_stmt 0 view .LVU563
 1820 010c 2368     		ldr	r3, [r4]
 845:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 1821              		.loc 1 845 6 view .LVU564
 1822 010e 13F0080F 		tst	r3, #8
 1823 0112 07D0     		beq	.L163
 847:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 1824              		.loc 1 847 5 is_stmt 1 view .LVU565
 848:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1825              		.loc 1 848 5 view .LVU566
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 57


 1826 0114 114A     		ldr	r2, .L177+4
 1827 0116 9368     		ldr	r3, [r2, #8]
 1828 0118 23F46043 		bic	r3, r3, #57344
 1829 011c 2169     		ldr	r1, [r4, #16]
 1830 011e 43EAC103 		orr	r3, r3, r1, lsl #3
 1831 0122 9360     		str	r3, [r2, #8]
 1832              	.L163:
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1833              		.loc 1 852 3 view .LVU567
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1834              		.loc 1 852 21 is_stmt 0 view .LVU568
 1835 0124 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1836              	.LVL118:
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1837              		.loc 1 852 68 view .LVU569
 1838 0128 0C4B     		ldr	r3, .L177+4
 1839 012a 9B68     		ldr	r3, [r3, #8]
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1840              		.loc 1 852 92 view .LVU570
 1841 012c C3F30313 		ubfx	r3, r3, #4, #4
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1842              		.loc 1 852 63 view .LVU571
 1843 0130 0B4A     		ldr	r2, .L177+8
 1844 0132 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1845              		.loc 1 852 47 view .LVU572
 1846 0134 D840     		lsrs	r0, r0, r3
 852:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1847              		.loc 1 852 19 view .LVU573
 1848 0136 0B4B     		ldr	r3, .L177+12
 1849 0138 1860     		str	r0, [r3]
 855:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1850              		.loc 1 855 3 is_stmt 1 view .LVU574
 1851 013a 0B4B     		ldr	r3, .L177+16
 1852 013c 1868     		ldr	r0, [r3]
 1853 013e FFF7FEFF 		bl	HAL_InitTick
 1854              	.LVL119:
 857:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1855              		.loc 1 857 3 view .LVU575
 857:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1856              		.loc 1 857 10 is_stmt 0 view .LVU576
 1857 0142 0020     		movs	r0, #0
 1858              	.L150:
 858:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1859              		.loc 1 858 1 view .LVU577
 1860 0144 70BD     		pop	{r4, r5, r6, pc}
 1861              	.LVL120:
 1862              	.L164:
 1863              	.LCFI13:
 1864              		.cfi_def_cfa_offset 0
 1865              		.cfi_restore 4
 1866              		.cfi_restore 5
 1867              		.cfi_restore 6
 1868              		.cfi_restore 14
 731:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1869              		.loc 1 731 12 view .LVU578
 1870 0146 0120     		movs	r0, #1
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 58


 1871              	.LVL121:
 858:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1872              		.loc 1 858 1 view .LVU579
 1873 0148 7047     		bx	lr
 1874              	.LVL122:
 1875              	.L165:
 1876              	.LCFI14:
 1877              		.cfi_def_cfa_offset 16
 1878              		.cfi_offset 4, -16
 1879              		.cfi_offset 5, -12
 1880              		.cfi_offset 6, -8
 1881              		.cfi_offset 14, -4
 752:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 1882              		.loc 1 752 14 view .LVU580
 1883 014a 0120     		movs	r0, #1
 1884              	.LVL123:
 752:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 1885              		.loc 1 752 14 view .LVU581
 1886 014c FAE7     		b	.L150
 1887              	.LVL124:
 1888              	.L168:
 805:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1889              		.loc 1 805 16 view .LVU582
 1890 014e 0120     		movs	r0, #1
 1891              	.LVL125:
 805:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 1892              		.loc 1 805 16 view .LVU583
 1893 0150 F8E7     		b	.L150
 1894              	.LVL126:
 1895              	.L170:
 833:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 1896              		.loc 1 833 14 view .LVU584
 1897 0152 0120     		movs	r0, #1
 1898 0154 F6E7     		b	.L150
 1899              	.L178:
 1900 0156 00BF     		.align	2
 1901              	.L177:
 1902 0158 003C0240 		.word	1073888256
 1903 015c 00380240 		.word	1073887232
 1904 0160 00000000 		.word	AHBPrescTable
 1905 0164 00000000 		.word	SystemCoreClock
 1906 0168 00000000 		.word	uwTickPrio
 1907              		.cfi_endproc
 1908              	.LFE143:
 1910              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1911              		.align	1
 1912              		.global	HAL_RCC_GetHCLKFreq
 1913              		.syntax unified
 1914              		.thumb
 1915              		.thumb_func
 1916              		.fpu fpv5-d16
 1918              	HAL_RCC_GetHCLKFreq:
 1919              	.LFB148:
1049:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1050:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1051:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1052:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 59


1053:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1054:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1055:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval HCLK frequency
1056:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1057:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1058:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1920              		.loc 1 1058 1 is_stmt 1 view -0
 1921              		.cfi_startproc
 1922              		@ args = 0, pretend = 0, frame = 0
 1923              		@ frame_needed = 0, uses_anonymous_args = 0
 1924              		@ link register save eliminated.
1059:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return SystemCoreClock;
 1925              		.loc 1 1059 3 view .LVU586
1060:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1926              		.loc 1 1060 1 is_stmt 0 view .LVU587
 1927 0000 014B     		ldr	r3, .L180
 1928 0002 1868     		ldr	r0, [r3]
 1929 0004 7047     		bx	lr
 1930              	.L181:
 1931 0006 00BF     		.align	2
 1932              	.L180:
 1933 0008 00000000 		.word	SystemCoreClock
 1934              		.cfi_endproc
 1935              	.LFE148:
 1937              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1938              		.align	1
 1939              		.global	HAL_RCC_GetPCLK1Freq
 1940              		.syntax unified
 1941              		.thumb
 1942              		.thumb_func
 1943              		.fpu fpv5-d16
 1945              	HAL_RCC_GetPCLK1Freq:
 1946              	.LFB149:
1061:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1062:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1063:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1064:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1065:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1066:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval PCLK1 frequency
1067:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1068:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1069:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1947              		.loc 1 1069 1 is_stmt 1 view -0
 1948              		.cfi_startproc
 1949              		@ args = 0, pretend = 0, frame = 0
 1950              		@ frame_needed = 0, uses_anonymous_args = 0
 1951 0000 08B5     		push	{r3, lr}
 1952              	.LCFI15:
 1953              		.cfi_def_cfa_offset 8
 1954              		.cfi_offset 3, -8
 1955              		.cfi_offset 14, -4
1070:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1071:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
 1956              		.loc 1 1071 3 view .LVU589
 1957              		.loc 1 1071 11 is_stmt 0 view .LVU590
 1958 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1959              	.LVL127:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 60


 1960              		.loc 1 1071 54 view .LVU591
 1961 0006 044B     		ldr	r3, .L184
 1962 0008 9B68     		ldr	r3, [r3, #8]
 1963              		.loc 1 1071 79 view .LVU592
 1964 000a C3F38223 		ubfx	r3, r3, #10, #3
 1965              		.loc 1 1071 49 view .LVU593
 1966 000e 034A     		ldr	r2, .L184+4
 1967 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1072:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1968              		.loc 1 1072 1 view .LVU594
 1969 0012 D840     		lsrs	r0, r0, r3
 1970 0014 08BD     		pop	{r3, pc}
 1971              	.L185:
 1972 0016 00BF     		.align	2
 1973              	.L184:
 1974 0018 00380240 		.word	1073887232
 1975 001c 00000000 		.word	APBPrescTable
 1976              		.cfi_endproc
 1977              	.LFE149:
 1979              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1980              		.align	1
 1981              		.global	HAL_RCC_GetPCLK2Freq
 1982              		.syntax unified
 1983              		.thumb
 1984              		.thumb_func
 1985              		.fpu fpv5-d16
 1987              	HAL_RCC_GetPCLK2Freq:
 1988              	.LFB150:
1073:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1074:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1075:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
1076:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1077:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1078:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval PCLK2 frequency
1079:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1080:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1081:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1989              		.loc 1 1081 1 is_stmt 1 view -0
 1990              		.cfi_startproc
 1991              		@ args = 0, pretend = 0, frame = 0
 1992              		@ frame_needed = 0, uses_anonymous_args = 0
 1993 0000 08B5     		push	{r3, lr}
 1994              	.LCFI16:
 1995              		.cfi_def_cfa_offset 8
 1996              		.cfi_offset 3, -8
 1997              		.cfi_offset 14, -4
1082:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1083:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos
 1998              		.loc 1 1083 3 view .LVU596
 1999              		.loc 1 1083 11 is_stmt 0 view .LVU597
 2000 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2001              	.LVL128:
 2002              		.loc 1 1083 54 view .LVU598
 2003 0006 044B     		ldr	r3, .L188
 2004 0008 9B68     		ldr	r3, [r3, #8]
 2005              		.loc 1 1083 79 view .LVU599
 2006 000a C3F34233 		ubfx	r3, r3, #13, #3
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 61


 2007              		.loc 1 1083 49 view .LVU600
 2008 000e 034A     		ldr	r2, .L188+4
 2009 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1084:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2010              		.loc 1 1084 1 view .LVU601
 2011 0012 D840     		lsrs	r0, r0, r3
 2012 0014 08BD     		pop	{r3, pc}
 2013              	.L189:
 2014 0016 00BF     		.align	2
 2015              	.L188:
 2016 0018 00380240 		.word	1073887232
 2017 001c 00000000 		.word	APBPrescTable
 2018              		.cfi_endproc
 2019              	.LFE150:
 2021              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2022              		.align	1
 2023              		.global	HAL_RCC_GetOscConfig
 2024              		.syntax unified
 2025              		.thumb
 2026              		.thumb_func
 2027              		.fpu fpv5-d16
 2029              	HAL_RCC_GetOscConfig:
 2030              	.LVL129:
 2031              	.LFB151:
1085:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1086:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1087:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1088:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * RCC configuration registers.
1089:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
1090:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * will be configured.
1091:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
1092:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1093:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1094:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2032              		.loc 1 1094 1 is_stmt 1 view -0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 0
 2035              		@ frame_needed = 0, uses_anonymous_args = 0
 2036              		@ link register save eliminated.
1095:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1096:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2037              		.loc 1 1096 3 view .LVU603
 2038              		.loc 1 1096 37 is_stmt 0 view .LVU604
 2039 0000 0F23     		movs	r3, #15
 2040 0002 0360     		str	r3, [r0]
1097:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1098:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1099:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2041              		.loc 1 1099 3 is_stmt 1 view .LVU605
 2042              		.loc 1 1099 11 is_stmt 0 view .LVU606
 2043 0004 354B     		ldr	r3, .L203
 2044 0006 1B68     		ldr	r3, [r3]
 2045              		.loc 1 1099 6 view .LVU607
 2046 0008 13F4802F 		tst	r3, #262144
 2047 000c 46D0     		beq	.L191
1100:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1101:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 62


 2048              		.loc 1 1101 5 is_stmt 1 view .LVU608
 2049              		.loc 1 1101 33 is_stmt 0 view .LVU609
 2050 000e 4FF4A023 		mov	r3, #327680
 2051 0012 4360     		str	r3, [r0, #4]
 2052              	.L192:
1102:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1103:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
1104:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1105:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1106:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1107:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1108:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1109:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1110:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1111:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1112:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1113:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 2053              		.loc 1 1113 3 is_stmt 1 view .LVU610
 2054              		.loc 1 1113 11 is_stmt 0 view .LVU611
 2055 0014 314B     		ldr	r3, .L203
 2056 0016 1B68     		ldr	r3, [r3]
 2057              		.loc 1 1113 6 view .LVU612
 2058 0018 13F0010F 		tst	r3, #1
 2059 001c 4AD0     		beq	.L194
1114:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1115:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2060              		.loc 1 1115 5 is_stmt 1 view .LVU613
 2061              		.loc 1 1115 33 is_stmt 0 view .LVU614
 2062 001e 0123     		movs	r3, #1
 2063 0020 C360     		str	r3, [r0, #12]
 2064              	.L195:
1116:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1117:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1118:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1119:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1120:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1121:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1122:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
 2065              		.loc 1 1122 3 is_stmt 1 view .LVU615
 2066              		.loc 1 1122 59 is_stmt 0 view .LVU616
 2067 0022 2E4A     		ldr	r2, .L203
 2068 0024 1368     		ldr	r3, [r2]
 2069              		.loc 1 1122 44 view .LVU617
 2070 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 2071              		.loc 1 1122 42 view .LVU618
 2072 002a 0361     		str	r3, [r0, #16]
1123:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1124:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1125:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2073              		.loc 1 1125 3 is_stmt 1 view .LVU619
 2074              		.loc 1 1125 11 is_stmt 0 view .LVU620
 2075 002c 136F     		ldr	r3, [r2, #112]
 2076              		.loc 1 1125 6 view .LVU621
 2077 002e 13F0040F 		tst	r3, #4
 2078 0032 42D0     		beq	.L196
1126:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1127:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 63


 2079              		.loc 1 1127 5 is_stmt 1 view .LVU622
 2080              		.loc 1 1127 33 is_stmt 0 view .LVU623
 2081 0034 0523     		movs	r3, #5
 2082 0036 8360     		str	r3, [r0, #8]
 2083              	.L197:
1128:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1129:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1130:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1131:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1132:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1133:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1134:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1135:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1136:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1137:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1138:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1139:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 2084              		.loc 1 1139 3 is_stmt 1 view .LVU624
 2085              		.loc 1 1139 11 is_stmt 0 view .LVU625
 2086 0038 284B     		ldr	r3, .L203
 2087 003a 5B6F     		ldr	r3, [r3, #116]
 2088              		.loc 1 1139 6 view .LVU626
 2089 003c 13F0010F 		tst	r3, #1
 2090 0040 46D0     		beq	.L199
1140:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1141:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2091              		.loc 1 1141 5 is_stmt 1 view .LVU627
 2092              		.loc 1 1141 33 is_stmt 0 view .LVU628
 2093 0042 0123     		movs	r3, #1
 2094 0044 4361     		str	r3, [r0, #20]
 2095              	.L200:
1142:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1143:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1144:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1145:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1146:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1147:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1148:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1149:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 2096              		.loc 1 1149 3 is_stmt 1 view .LVU629
 2097              		.loc 1 1149 11 is_stmt 0 view .LVU630
 2098 0046 254B     		ldr	r3, .L203
 2099 0048 1B68     		ldr	r3, [r3]
 2100              		.loc 1 1149 6 view .LVU631
 2101 004a 13F0807F 		tst	r3, #16777216
 2102 004e 42D0     		beq	.L201
1150:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1151:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2103              		.loc 1 1151 5 is_stmt 1 view .LVU632
 2104              		.loc 1 1151 37 is_stmt 0 view .LVU633
 2105 0050 0223     		movs	r3, #2
 2106 0052 8361     		str	r3, [r0, #24]
 2107              	.L202:
1152:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1153:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1154:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1155:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 64


1156:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1157:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2108              		.loc 1 1157 3 is_stmt 1 view .LVU634
 2109              		.loc 1 1157 52 is_stmt 0 view .LVU635
 2110 0054 214A     		ldr	r2, .L203
 2111 0056 5368     		ldr	r3, [r2, #4]
 2112              		.loc 1 1157 38 view .LVU636
 2113 0058 03F48003 		and	r3, r3, #4194304
 2114              		.loc 1 1157 36 view .LVU637
 2115 005c C361     		str	r3, [r0, #28]
1158:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 2116              		.loc 1 1158 3 is_stmt 1 view .LVU638
 2117              		.loc 1 1158 47 is_stmt 0 view .LVU639
 2118 005e 5368     		ldr	r3, [r2, #4]
 2119              		.loc 1 1158 33 view .LVU640
 2120 0060 03F03F03 		and	r3, r3, #63
 2121              		.loc 1 1158 31 view .LVU641
 2122 0064 0362     		str	r3, [r0, #32]
1159:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 2123              		.loc 1 1159 3 is_stmt 1 view .LVU642
 2124              		.loc 1 1159 48 is_stmt 0 view .LVU643
 2125 0066 5368     		ldr	r3, [r2, #4]
 2126              		.loc 1 1159 33 view .LVU644
 2127 0068 C3F38813 		ubfx	r3, r3, #6, #9
 2128              		.loc 1 1159 31 view .LVU645
 2129 006c 4362     		str	r3, [r0, #36]
1160:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 2130              		.loc 1 1160 3 is_stmt 1 view .LVU646
 2131              		.loc 1 1160 50 is_stmt 0 view .LVU647
 2132 006e 5368     		ldr	r3, [r2, #4]
 2133              		.loc 1 1160 60 view .LVU648
 2134 0070 03F44033 		and	r3, r3, #196608
 2135              		.loc 1 1160 80 view .LVU649
 2136 0074 03F58033 		add	r3, r3, #65536
 2137              		.loc 1 1160 33 view .LVU650
 2138 0078 DB0B     		lsrs	r3, r3, #15
 2139              		.loc 1 1160 31 view .LVU651
 2140 007a 8362     		str	r3, [r0, #40]
1161:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 2141              		.loc 1 1161 3 is_stmt 1 view .LVU652
 2142              		.loc 1 1161 48 is_stmt 0 view .LVU653
 2143 007c 5368     		ldr	r3, [r2, #4]
 2144              		.loc 1 1161 33 view .LVU654
 2145 007e C3F30363 		ubfx	r3, r3, #24, #4
 2146              		.loc 1 1161 31 view .LVU655
 2147 0082 C362     		str	r3, [r0, #44]
1162:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
1163:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PL
 2148              		.loc 1 1163 3 is_stmt 1 view .LVU656
 2149              		.loc 1 1163 48 is_stmt 0 view .LVU657
 2150 0084 5368     		ldr	r3, [r2, #4]
 2151              		.loc 1 1163 58 view .LVU658
 2152 0086 03F0E043 		and	r3, r3, #1879048192
 2153              	.LVL130:
 2154              	.LBB7:
 2155              	.LBI7:
 2156              		.file 2 "dev/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 65


   1:dev/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:dev/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:dev/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:dev/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:dev/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:dev/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:dev/CMSIS/Include/cmsis_gcc.h **** /*
   8:dev/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:dev/CMSIS/Include/cmsis_gcc.h ****  *
  10:dev/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:dev/CMSIS/Include/cmsis_gcc.h ****  *
  12:dev/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:dev/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:dev/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:dev/CMSIS/Include/cmsis_gcc.h ****  *
  16:dev/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:dev/CMSIS/Include/cmsis_gcc.h ****  *
  18:dev/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:dev/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:dev/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:dev/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:dev/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:dev/CMSIS/Include/cmsis_gcc.h ****  */
  24:dev/CMSIS/Include/cmsis_gcc.h **** 
  25:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:dev/CMSIS/Include/cmsis_gcc.h **** 
  28:dev/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:dev/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:dev/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:dev/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:dev/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:dev/CMSIS/Include/cmsis_gcc.h **** 
  34:dev/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:dev/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  38:dev/CMSIS/Include/cmsis_gcc.h **** 
  39:dev/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:dev/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  43:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:dev/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  46:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:dev/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  49:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:dev/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:dev/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:dev/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  55:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:dev/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:dev/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 66


  58:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:dev/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  61:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:dev/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  64:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:dev/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  67:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:dev/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  70:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:dev/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  78:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:dev/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  86:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:dev/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:dev/CMSIS/Include/cmsis_gcc.h **** #endif
  94:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:dev/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 102:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:dev/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:dev/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:dev/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 110:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:dev/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 113:dev/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:dev/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 67


 115:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 116:dev/CMSIS/Include/cmsis_gcc.h **** 
 117:dev/CMSIS/Include/cmsis_gcc.h **** 
 118:dev/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:dev/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:dev/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:dev/CMSIS/Include/cmsis_gcc.h ****   @{
 122:dev/CMSIS/Include/cmsis_gcc.h ****  */
 123:dev/CMSIS/Include/cmsis_gcc.h **** 
 124:dev/CMSIS/Include/cmsis_gcc.h **** /**
 125:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:dev/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:dev/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:dev/CMSIS/Include/cmsis_gcc.h ****  */
 129:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:dev/CMSIS/Include/cmsis_gcc.h **** {
 131:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:dev/CMSIS/Include/cmsis_gcc.h **** }
 133:dev/CMSIS/Include/cmsis_gcc.h **** 
 134:dev/CMSIS/Include/cmsis_gcc.h **** 
 135:dev/CMSIS/Include/cmsis_gcc.h **** /**
 136:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:dev/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:dev/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:dev/CMSIS/Include/cmsis_gcc.h ****  */
 140:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:dev/CMSIS/Include/cmsis_gcc.h **** {
 142:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:dev/CMSIS/Include/cmsis_gcc.h **** }
 144:dev/CMSIS/Include/cmsis_gcc.h **** 
 145:dev/CMSIS/Include/cmsis_gcc.h **** 
 146:dev/CMSIS/Include/cmsis_gcc.h **** /**
 147:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:dev/CMSIS/Include/cmsis_gcc.h ****  */
 151:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:dev/CMSIS/Include/cmsis_gcc.h **** {
 153:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:dev/CMSIS/Include/cmsis_gcc.h **** 
 155:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:dev/CMSIS/Include/cmsis_gcc.h **** }
 158:dev/CMSIS/Include/cmsis_gcc.h **** 
 159:dev/CMSIS/Include/cmsis_gcc.h **** 
 160:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:dev/CMSIS/Include/cmsis_gcc.h **** /**
 162:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:dev/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:dev/CMSIS/Include/cmsis_gcc.h ****  */
 166:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:dev/CMSIS/Include/cmsis_gcc.h **** {
 168:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:dev/CMSIS/Include/cmsis_gcc.h **** 
 170:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 68


 172:dev/CMSIS/Include/cmsis_gcc.h **** }
 173:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 174:dev/CMSIS/Include/cmsis_gcc.h **** 
 175:dev/CMSIS/Include/cmsis_gcc.h **** 
 176:dev/CMSIS/Include/cmsis_gcc.h **** /**
 177:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:dev/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:dev/CMSIS/Include/cmsis_gcc.h ****  */
 181:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:dev/CMSIS/Include/cmsis_gcc.h **** {
 183:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:dev/CMSIS/Include/cmsis_gcc.h **** }
 185:dev/CMSIS/Include/cmsis_gcc.h **** 
 186:dev/CMSIS/Include/cmsis_gcc.h **** 
 187:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:dev/CMSIS/Include/cmsis_gcc.h **** /**
 189:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:dev/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:dev/CMSIS/Include/cmsis_gcc.h ****  */
 193:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:dev/CMSIS/Include/cmsis_gcc.h **** {
 195:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:dev/CMSIS/Include/cmsis_gcc.h **** }
 197:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 198:dev/CMSIS/Include/cmsis_gcc.h **** 
 199:dev/CMSIS/Include/cmsis_gcc.h **** 
 200:dev/CMSIS/Include/cmsis_gcc.h **** /**
 201:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:dev/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:dev/CMSIS/Include/cmsis_gcc.h ****  */
 205:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:dev/CMSIS/Include/cmsis_gcc.h **** {
 207:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:dev/CMSIS/Include/cmsis_gcc.h **** 
 209:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:dev/CMSIS/Include/cmsis_gcc.h **** }
 212:dev/CMSIS/Include/cmsis_gcc.h **** 
 213:dev/CMSIS/Include/cmsis_gcc.h **** 
 214:dev/CMSIS/Include/cmsis_gcc.h **** /**
 215:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:dev/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:dev/CMSIS/Include/cmsis_gcc.h ****  */
 219:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:dev/CMSIS/Include/cmsis_gcc.h **** {
 221:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:dev/CMSIS/Include/cmsis_gcc.h **** 
 223:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:dev/CMSIS/Include/cmsis_gcc.h **** }
 226:dev/CMSIS/Include/cmsis_gcc.h **** 
 227:dev/CMSIS/Include/cmsis_gcc.h **** 
 228:dev/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 69


 229:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:dev/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:dev/CMSIS/Include/cmsis_gcc.h ****  */
 233:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:dev/CMSIS/Include/cmsis_gcc.h **** {
 235:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:dev/CMSIS/Include/cmsis_gcc.h **** 
 237:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:dev/CMSIS/Include/cmsis_gcc.h **** }
 240:dev/CMSIS/Include/cmsis_gcc.h **** 
 241:dev/CMSIS/Include/cmsis_gcc.h **** 
 242:dev/CMSIS/Include/cmsis_gcc.h **** /**
 243:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:dev/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:dev/CMSIS/Include/cmsis_gcc.h ****  */
 247:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:dev/CMSIS/Include/cmsis_gcc.h **** {
 249:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:dev/CMSIS/Include/cmsis_gcc.h **** 
 251:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:dev/CMSIS/Include/cmsis_gcc.h **** }
 254:dev/CMSIS/Include/cmsis_gcc.h **** 
 255:dev/CMSIS/Include/cmsis_gcc.h **** 
 256:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:dev/CMSIS/Include/cmsis_gcc.h **** /**
 258:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:dev/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:dev/CMSIS/Include/cmsis_gcc.h ****  */
 262:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:dev/CMSIS/Include/cmsis_gcc.h **** {
 264:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:dev/CMSIS/Include/cmsis_gcc.h **** 
 266:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:dev/CMSIS/Include/cmsis_gcc.h **** }
 269:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 270:dev/CMSIS/Include/cmsis_gcc.h **** 
 271:dev/CMSIS/Include/cmsis_gcc.h **** 
 272:dev/CMSIS/Include/cmsis_gcc.h **** /**
 273:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:dev/CMSIS/Include/cmsis_gcc.h ****  */
 277:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:dev/CMSIS/Include/cmsis_gcc.h **** {
 279:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:dev/CMSIS/Include/cmsis_gcc.h **** }
 281:dev/CMSIS/Include/cmsis_gcc.h **** 
 282:dev/CMSIS/Include/cmsis_gcc.h **** 
 283:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:dev/CMSIS/Include/cmsis_gcc.h **** /**
 285:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 70


 286:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:dev/CMSIS/Include/cmsis_gcc.h ****  */
 289:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:dev/CMSIS/Include/cmsis_gcc.h **** {
 291:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:dev/CMSIS/Include/cmsis_gcc.h **** }
 293:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 294:dev/CMSIS/Include/cmsis_gcc.h **** 
 295:dev/CMSIS/Include/cmsis_gcc.h **** 
 296:dev/CMSIS/Include/cmsis_gcc.h **** /**
 297:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:dev/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:dev/CMSIS/Include/cmsis_gcc.h ****  */
 301:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:dev/CMSIS/Include/cmsis_gcc.h **** {
 303:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:dev/CMSIS/Include/cmsis_gcc.h **** 
 305:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:dev/CMSIS/Include/cmsis_gcc.h **** }
 308:dev/CMSIS/Include/cmsis_gcc.h **** 
 309:dev/CMSIS/Include/cmsis_gcc.h **** 
 310:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:dev/CMSIS/Include/cmsis_gcc.h **** /**
 312:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:dev/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:dev/CMSIS/Include/cmsis_gcc.h ****  */
 316:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:dev/CMSIS/Include/cmsis_gcc.h **** {
 318:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:dev/CMSIS/Include/cmsis_gcc.h **** 
 320:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:dev/CMSIS/Include/cmsis_gcc.h **** }
 323:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 324:dev/CMSIS/Include/cmsis_gcc.h **** 
 325:dev/CMSIS/Include/cmsis_gcc.h **** 
 326:dev/CMSIS/Include/cmsis_gcc.h **** /**
 327:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:dev/CMSIS/Include/cmsis_gcc.h ****  */
 331:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:dev/CMSIS/Include/cmsis_gcc.h **** {
 333:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:dev/CMSIS/Include/cmsis_gcc.h **** }
 335:dev/CMSIS/Include/cmsis_gcc.h **** 
 336:dev/CMSIS/Include/cmsis_gcc.h **** 
 337:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:dev/CMSIS/Include/cmsis_gcc.h **** /**
 339:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:dev/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 71


 343:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:dev/CMSIS/Include/cmsis_gcc.h **** {
 345:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:dev/CMSIS/Include/cmsis_gcc.h **** }
 347:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 348:dev/CMSIS/Include/cmsis_gcc.h **** 
 349:dev/CMSIS/Include/cmsis_gcc.h **** 
 350:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:dev/CMSIS/Include/cmsis_gcc.h **** /**
 352:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:dev/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:dev/CMSIS/Include/cmsis_gcc.h ****  */
 356:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:dev/CMSIS/Include/cmsis_gcc.h **** {
 358:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:dev/CMSIS/Include/cmsis_gcc.h **** 
 360:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:dev/CMSIS/Include/cmsis_gcc.h **** }
 363:dev/CMSIS/Include/cmsis_gcc.h **** 
 364:dev/CMSIS/Include/cmsis_gcc.h **** 
 365:dev/CMSIS/Include/cmsis_gcc.h **** /**
 366:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:dev/CMSIS/Include/cmsis_gcc.h ****  */
 370:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:dev/CMSIS/Include/cmsis_gcc.h **** {
 372:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:dev/CMSIS/Include/cmsis_gcc.h **** }
 374:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 375:dev/CMSIS/Include/cmsis_gcc.h **** 
 376:dev/CMSIS/Include/cmsis_gcc.h **** 
 377:dev/CMSIS/Include/cmsis_gcc.h **** /**
 378:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:dev/CMSIS/Include/cmsis_gcc.h ****  */
 382:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:dev/CMSIS/Include/cmsis_gcc.h **** {
 384:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:dev/CMSIS/Include/cmsis_gcc.h **** 
 386:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:dev/CMSIS/Include/cmsis_gcc.h **** }
 389:dev/CMSIS/Include/cmsis_gcc.h **** 
 390:dev/CMSIS/Include/cmsis_gcc.h **** 
 391:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:dev/CMSIS/Include/cmsis_gcc.h **** /**
 393:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:dev/CMSIS/Include/cmsis_gcc.h ****  */
 397:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:dev/CMSIS/Include/cmsis_gcc.h **** {
 399:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 72


 400:dev/CMSIS/Include/cmsis_gcc.h **** 
 401:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:dev/CMSIS/Include/cmsis_gcc.h **** }
 404:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 405:dev/CMSIS/Include/cmsis_gcc.h **** 
 406:dev/CMSIS/Include/cmsis_gcc.h **** 
 407:dev/CMSIS/Include/cmsis_gcc.h **** /**
 408:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:dev/CMSIS/Include/cmsis_gcc.h ****  */
 412:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:dev/CMSIS/Include/cmsis_gcc.h **** {
 414:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:dev/CMSIS/Include/cmsis_gcc.h **** }
 416:dev/CMSIS/Include/cmsis_gcc.h **** 
 417:dev/CMSIS/Include/cmsis_gcc.h **** 
 418:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:dev/CMSIS/Include/cmsis_gcc.h **** /**
 420:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:dev/CMSIS/Include/cmsis_gcc.h ****  */
 424:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:dev/CMSIS/Include/cmsis_gcc.h **** {
 426:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:dev/CMSIS/Include/cmsis_gcc.h **** }
 428:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 429:dev/CMSIS/Include/cmsis_gcc.h **** 
 430:dev/CMSIS/Include/cmsis_gcc.h **** 
 431:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:dev/CMSIS/Include/cmsis_gcc.h **** /**
 435:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:dev/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:dev/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:dev/CMSIS/Include/cmsis_gcc.h ****  */
 439:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:dev/CMSIS/Include/cmsis_gcc.h **** {
 441:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:dev/CMSIS/Include/cmsis_gcc.h **** }
 443:dev/CMSIS/Include/cmsis_gcc.h **** 
 444:dev/CMSIS/Include/cmsis_gcc.h **** 
 445:dev/CMSIS/Include/cmsis_gcc.h **** /**
 446:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:dev/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:dev/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:dev/CMSIS/Include/cmsis_gcc.h ****  */
 450:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:dev/CMSIS/Include/cmsis_gcc.h **** {
 452:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:dev/CMSIS/Include/cmsis_gcc.h **** }
 454:dev/CMSIS/Include/cmsis_gcc.h **** 
 455:dev/CMSIS/Include/cmsis_gcc.h **** 
 456:dev/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 73


 457:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:dev/CMSIS/Include/cmsis_gcc.h ****  */
 461:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:dev/CMSIS/Include/cmsis_gcc.h **** {
 463:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:dev/CMSIS/Include/cmsis_gcc.h **** 
 465:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:dev/CMSIS/Include/cmsis_gcc.h **** }
 468:dev/CMSIS/Include/cmsis_gcc.h **** 
 469:dev/CMSIS/Include/cmsis_gcc.h **** 
 470:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:dev/CMSIS/Include/cmsis_gcc.h **** /**
 472:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:dev/CMSIS/Include/cmsis_gcc.h ****  */
 476:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:dev/CMSIS/Include/cmsis_gcc.h **** {
 478:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:dev/CMSIS/Include/cmsis_gcc.h **** 
 480:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:dev/CMSIS/Include/cmsis_gcc.h **** }
 483:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 484:dev/CMSIS/Include/cmsis_gcc.h **** 
 485:dev/CMSIS/Include/cmsis_gcc.h **** 
 486:dev/CMSIS/Include/cmsis_gcc.h **** /**
 487:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:dev/CMSIS/Include/cmsis_gcc.h ****  */
 491:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:dev/CMSIS/Include/cmsis_gcc.h **** {
 493:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:dev/CMSIS/Include/cmsis_gcc.h **** }
 495:dev/CMSIS/Include/cmsis_gcc.h **** 
 496:dev/CMSIS/Include/cmsis_gcc.h **** 
 497:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:dev/CMSIS/Include/cmsis_gcc.h **** /**
 499:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:dev/CMSIS/Include/cmsis_gcc.h ****  */
 503:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:dev/CMSIS/Include/cmsis_gcc.h **** {
 505:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:dev/CMSIS/Include/cmsis_gcc.h **** }
 507:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 508:dev/CMSIS/Include/cmsis_gcc.h **** 
 509:dev/CMSIS/Include/cmsis_gcc.h **** 
 510:dev/CMSIS/Include/cmsis_gcc.h **** /**
 511:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:dev/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 74


 514:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:dev/CMSIS/Include/cmsis_gcc.h ****  */
 516:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:dev/CMSIS/Include/cmsis_gcc.h **** {
 518:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:dev/CMSIS/Include/cmsis_gcc.h **** }
 520:dev/CMSIS/Include/cmsis_gcc.h **** 
 521:dev/CMSIS/Include/cmsis_gcc.h **** 
 522:dev/CMSIS/Include/cmsis_gcc.h **** /**
 523:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:dev/CMSIS/Include/cmsis_gcc.h ****  */
 527:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:dev/CMSIS/Include/cmsis_gcc.h **** {
 529:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:dev/CMSIS/Include/cmsis_gcc.h **** 
 531:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:dev/CMSIS/Include/cmsis_gcc.h **** }
 534:dev/CMSIS/Include/cmsis_gcc.h **** 
 535:dev/CMSIS/Include/cmsis_gcc.h **** 
 536:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:dev/CMSIS/Include/cmsis_gcc.h **** /**
 538:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:dev/CMSIS/Include/cmsis_gcc.h ****  */
 542:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:dev/CMSIS/Include/cmsis_gcc.h **** {
 544:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:dev/CMSIS/Include/cmsis_gcc.h **** 
 546:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:dev/CMSIS/Include/cmsis_gcc.h **** }
 549:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 550:dev/CMSIS/Include/cmsis_gcc.h **** 
 551:dev/CMSIS/Include/cmsis_gcc.h **** 
 552:dev/CMSIS/Include/cmsis_gcc.h **** /**
 553:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:dev/CMSIS/Include/cmsis_gcc.h ****  */
 557:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:dev/CMSIS/Include/cmsis_gcc.h **** {
 559:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:dev/CMSIS/Include/cmsis_gcc.h **** }
 561:dev/CMSIS/Include/cmsis_gcc.h **** 
 562:dev/CMSIS/Include/cmsis_gcc.h **** 
 563:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:dev/CMSIS/Include/cmsis_gcc.h **** /**
 565:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:dev/CMSIS/Include/cmsis_gcc.h ****  */
 569:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:dev/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 75


 571:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:dev/CMSIS/Include/cmsis_gcc.h **** }
 573:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 574:dev/CMSIS/Include/cmsis_gcc.h **** 
 575:dev/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:dev/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:dev/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:dev/CMSIS/Include/cmsis_gcc.h **** 
 579:dev/CMSIS/Include/cmsis_gcc.h **** 
 580:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:dev/CMSIS/Include/cmsis_gcc.h **** 
 583:dev/CMSIS/Include/cmsis_gcc.h **** /**
 584:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:dev/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:dev/CMSIS/Include/cmsis_gcc.h ****   
 589:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:dev/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:dev/CMSIS/Include/cmsis_gcc.h ****  */
 592:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:dev/CMSIS/Include/cmsis_gcc.h **** {
 594:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:dev/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:dev/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:dev/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:dev/CMSIS/Include/cmsis_gcc.h **** #else
 599:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 603:dev/CMSIS/Include/cmsis_gcc.h **** }
 604:dev/CMSIS/Include/cmsis_gcc.h **** 
 605:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:dev/CMSIS/Include/cmsis_gcc.h **** /**
 607:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:dev/CMSIS/Include/cmsis_gcc.h **** 
 611:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:dev/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:dev/CMSIS/Include/cmsis_gcc.h ****  */
 614:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:dev/CMSIS/Include/cmsis_gcc.h **** {
 616:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:dev/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:dev/CMSIS/Include/cmsis_gcc.h **** #else
 620:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 624:dev/CMSIS/Include/cmsis_gcc.h **** }
 625:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 626:dev/CMSIS/Include/cmsis_gcc.h **** 
 627:dev/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 76


 628:dev/CMSIS/Include/cmsis_gcc.h **** /**
 629:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:dev/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:dev/CMSIS/Include/cmsis_gcc.h ****   
 634:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:dev/CMSIS/Include/cmsis_gcc.h ****  */
 637:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:dev/CMSIS/Include/cmsis_gcc.h **** {
 639:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:dev/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:dev/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:dev/CMSIS/Include/cmsis_gcc.h **** #else
 644:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 646:dev/CMSIS/Include/cmsis_gcc.h **** }
 647:dev/CMSIS/Include/cmsis_gcc.h **** 
 648:dev/CMSIS/Include/cmsis_gcc.h **** 
 649:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:dev/CMSIS/Include/cmsis_gcc.h **** /**
 651:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:dev/CMSIS/Include/cmsis_gcc.h **** 
 655:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:dev/CMSIS/Include/cmsis_gcc.h ****  */
 658:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:dev/CMSIS/Include/cmsis_gcc.h **** {
 660:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:dev/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:dev/CMSIS/Include/cmsis_gcc.h **** #else
 664:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 666:dev/CMSIS/Include/cmsis_gcc.h **** }
 667:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 668:dev/CMSIS/Include/cmsis_gcc.h **** 
 669:dev/CMSIS/Include/cmsis_gcc.h **** 
 670:dev/CMSIS/Include/cmsis_gcc.h **** /**
 671:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:dev/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:dev/CMSIS/Include/cmsis_gcc.h **** 
 676:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:dev/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:dev/CMSIS/Include/cmsis_gcc.h ****  */
 679:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:dev/CMSIS/Include/cmsis_gcc.h **** {
 681:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:dev/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:dev/CMSIS/Include/cmsis_gcc.h ****   return 0U;
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 77


 685:dev/CMSIS/Include/cmsis_gcc.h **** #else
 686:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 690:dev/CMSIS/Include/cmsis_gcc.h **** }
 691:dev/CMSIS/Include/cmsis_gcc.h **** 
 692:dev/CMSIS/Include/cmsis_gcc.h **** 
 693:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:dev/CMSIS/Include/cmsis_gcc.h **** /**
 695:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:dev/CMSIS/Include/cmsis_gcc.h **** 
 699:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:dev/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:dev/CMSIS/Include/cmsis_gcc.h ****  */
 702:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:dev/CMSIS/Include/cmsis_gcc.h **** {
 704:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:dev/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:dev/CMSIS/Include/cmsis_gcc.h **** #else
 708:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 712:dev/CMSIS/Include/cmsis_gcc.h **** }
 713:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 714:dev/CMSIS/Include/cmsis_gcc.h **** 
 715:dev/CMSIS/Include/cmsis_gcc.h **** 
 716:dev/CMSIS/Include/cmsis_gcc.h **** /**
 717:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:dev/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:dev/CMSIS/Include/cmsis_gcc.h **** 
 722:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:dev/CMSIS/Include/cmsis_gcc.h ****  */
 725:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:dev/CMSIS/Include/cmsis_gcc.h **** {
 727:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:dev/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:dev/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:dev/CMSIS/Include/cmsis_gcc.h **** #else
 732:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 734:dev/CMSIS/Include/cmsis_gcc.h **** }
 735:dev/CMSIS/Include/cmsis_gcc.h **** 
 736:dev/CMSIS/Include/cmsis_gcc.h **** 
 737:dev/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:dev/CMSIS/Include/cmsis_gcc.h **** /**
 739:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:dev/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:dev/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 78


 742:dev/CMSIS/Include/cmsis_gcc.h **** 
 743:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:dev/CMSIS/Include/cmsis_gcc.h ****  */
 746:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:dev/CMSIS/Include/cmsis_gcc.h **** {
 748:dev/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:dev/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:dev/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:dev/CMSIS/Include/cmsis_gcc.h **** #else
 752:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 754:dev/CMSIS/Include/cmsis_gcc.h **** }
 755:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 756:dev/CMSIS/Include/cmsis_gcc.h **** 
 757:dev/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:dev/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:dev/CMSIS/Include/cmsis_gcc.h **** 
 760:dev/CMSIS/Include/cmsis_gcc.h **** 
 761:dev/CMSIS/Include/cmsis_gcc.h **** /**
 762:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:dev/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:dev/CMSIS/Include/cmsis_gcc.h ****  */
 766:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:dev/CMSIS/Include/cmsis_gcc.h **** {
 768:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:dev/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:dev/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:dev/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:dev/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:dev/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:dev/CMSIS/Include/cmsis_gcc.h **** #else
 776:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:dev/CMSIS/Include/cmsis_gcc.h **** 
 778:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:dev/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 781:dev/CMSIS/Include/cmsis_gcc.h **** #else
 782:dev/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 784:dev/CMSIS/Include/cmsis_gcc.h **** }
 785:dev/CMSIS/Include/cmsis_gcc.h **** 
 786:dev/CMSIS/Include/cmsis_gcc.h **** 
 787:dev/CMSIS/Include/cmsis_gcc.h **** /**
 788:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:dev/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:dev/CMSIS/Include/cmsis_gcc.h ****  */
 792:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:dev/CMSIS/Include/cmsis_gcc.h **** {
 794:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:dev/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:dev/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:dev/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 79


 799:dev/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:dev/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:dev/CMSIS/Include/cmsis_gcc.h **** #else
 802:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 804:dev/CMSIS/Include/cmsis_gcc.h **** #else
 805:dev/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 807:dev/CMSIS/Include/cmsis_gcc.h **** }
 808:dev/CMSIS/Include/cmsis_gcc.h **** 
 809:dev/CMSIS/Include/cmsis_gcc.h **** 
 810:dev/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:dev/CMSIS/Include/cmsis_gcc.h **** 
 812:dev/CMSIS/Include/cmsis_gcc.h **** 
 813:dev/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:dev/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:dev/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:dev/CMSIS/Include/cmsis_gcc.h ****   @{
 817:dev/CMSIS/Include/cmsis_gcc.h **** */
 818:dev/CMSIS/Include/cmsis_gcc.h **** 
 819:dev/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:dev/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:dev/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:dev/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:dev/CMSIS/Include/cmsis_gcc.h **** #else
 827:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:dev/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 831:dev/CMSIS/Include/cmsis_gcc.h **** 
 832:dev/CMSIS/Include/cmsis_gcc.h **** /**
 833:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:dev/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:dev/CMSIS/Include/cmsis_gcc.h ****  */
 836:dev/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:dev/CMSIS/Include/cmsis_gcc.h **** 
 838:dev/CMSIS/Include/cmsis_gcc.h **** /**
 839:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:dev/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:dev/CMSIS/Include/cmsis_gcc.h ****  */
 842:dev/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:dev/CMSIS/Include/cmsis_gcc.h **** 
 844:dev/CMSIS/Include/cmsis_gcc.h **** 
 845:dev/CMSIS/Include/cmsis_gcc.h **** /**
 846:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:dev/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:dev/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:dev/CMSIS/Include/cmsis_gcc.h ****  */
 850:dev/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:dev/CMSIS/Include/cmsis_gcc.h **** 
 852:dev/CMSIS/Include/cmsis_gcc.h **** 
 853:dev/CMSIS/Include/cmsis_gcc.h **** /**
 854:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:dev/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 80


 856:dev/CMSIS/Include/cmsis_gcc.h ****  */
 857:dev/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:dev/CMSIS/Include/cmsis_gcc.h **** 
 859:dev/CMSIS/Include/cmsis_gcc.h **** 
 860:dev/CMSIS/Include/cmsis_gcc.h **** /**
 861:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:dev/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:dev/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:dev/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:dev/CMSIS/Include/cmsis_gcc.h ****  */
 866:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:dev/CMSIS/Include/cmsis_gcc.h **** {
 868:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:dev/CMSIS/Include/cmsis_gcc.h **** }
 870:dev/CMSIS/Include/cmsis_gcc.h **** 
 871:dev/CMSIS/Include/cmsis_gcc.h **** 
 872:dev/CMSIS/Include/cmsis_gcc.h **** /**
 873:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:dev/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:dev/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:dev/CMSIS/Include/cmsis_gcc.h ****  */
 877:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:dev/CMSIS/Include/cmsis_gcc.h **** {
 879:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:dev/CMSIS/Include/cmsis_gcc.h **** }
 881:dev/CMSIS/Include/cmsis_gcc.h **** 
 882:dev/CMSIS/Include/cmsis_gcc.h **** 
 883:dev/CMSIS/Include/cmsis_gcc.h **** /**
 884:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:dev/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:dev/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:dev/CMSIS/Include/cmsis_gcc.h ****  */
 888:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:dev/CMSIS/Include/cmsis_gcc.h **** {
 890:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:dev/CMSIS/Include/cmsis_gcc.h **** }
 892:dev/CMSIS/Include/cmsis_gcc.h **** 
 893:dev/CMSIS/Include/cmsis_gcc.h **** 
 894:dev/CMSIS/Include/cmsis_gcc.h **** /**
 895:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:dev/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:dev/CMSIS/Include/cmsis_gcc.h ****  */
 900:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:dev/CMSIS/Include/cmsis_gcc.h **** {
 902:dev/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:dev/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:dev/CMSIS/Include/cmsis_gcc.h **** #else
 905:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:dev/CMSIS/Include/cmsis_gcc.h **** 
 907:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 910:dev/CMSIS/Include/cmsis_gcc.h **** }
 911:dev/CMSIS/Include/cmsis_gcc.h **** 
 912:dev/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 81


 913:dev/CMSIS/Include/cmsis_gcc.h **** /**
 914:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:dev/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:dev/CMSIS/Include/cmsis_gcc.h ****  */
 919:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:dev/CMSIS/Include/cmsis_gcc.h **** {
 921:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:dev/CMSIS/Include/cmsis_gcc.h **** 
 923:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:dev/CMSIS/Include/cmsis_gcc.h **** }
 926:dev/CMSIS/Include/cmsis_gcc.h **** 
 927:dev/CMSIS/Include/cmsis_gcc.h **** 
 928:dev/CMSIS/Include/cmsis_gcc.h **** /**
 929:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:dev/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:dev/CMSIS/Include/cmsis_gcc.h ****  */
 934:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:dev/CMSIS/Include/cmsis_gcc.h **** {
 936:dev/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:dev/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:dev/CMSIS/Include/cmsis_gcc.h **** #else
 939:dev/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:dev/CMSIS/Include/cmsis_gcc.h **** 
 941:dev/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:dev/CMSIS/Include/cmsis_gcc.h **** #endif
 944:dev/CMSIS/Include/cmsis_gcc.h **** }
 945:dev/CMSIS/Include/cmsis_gcc.h **** 
 946:dev/CMSIS/Include/cmsis_gcc.h **** 
 947:dev/CMSIS/Include/cmsis_gcc.h **** /**
 948:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:dev/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:dev/CMSIS/Include/cmsis_gcc.h ****  */
 954:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:dev/CMSIS/Include/cmsis_gcc.h **** {
 956:dev/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:dev/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:dev/CMSIS/Include/cmsis_gcc.h ****   {
 959:dev/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:dev/CMSIS/Include/cmsis_gcc.h ****   }
 961:dev/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:dev/CMSIS/Include/cmsis_gcc.h **** }
 963:dev/CMSIS/Include/cmsis_gcc.h **** 
 964:dev/CMSIS/Include/cmsis_gcc.h **** 
 965:dev/CMSIS/Include/cmsis_gcc.h **** /**
 966:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:dev/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:dev/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 82


 970:dev/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:dev/CMSIS/Include/cmsis_gcc.h ****  */
 972:dev/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:dev/CMSIS/Include/cmsis_gcc.h **** 
 974:dev/CMSIS/Include/cmsis_gcc.h **** 
 975:dev/CMSIS/Include/cmsis_gcc.h **** /**
 976:dev/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:dev/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:dev/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:dev/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:dev/CMSIS/Include/cmsis_gcc.h ****  */
 981:dev/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 2157              		.loc 2 981 31 is_stmt 1 view .LVU659
 2158              	.LBB8:
 982:dev/CMSIS/Include/cmsis_gcc.h **** {
 983:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 2159              		.loc 2 983 3 view .LVU660
 984:dev/CMSIS/Include/cmsis_gcc.h **** 
 985:dev/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:dev/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:dev/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 2160              		.loc 2 988 4 view .LVU661
 2161 008a 4FF0E042 		mov	r2, #1879048192
 2162              		.syntax unified
 2163              	@ 988 "dev/CMSIS/Include/cmsis_gcc.h" 1
 2164 008e 92FAA2F2 		rbit r2, r2
 2165              	@ 0 "" 2
 2166              	.LVL131:
 989:dev/CMSIS/Include/cmsis_gcc.h **** #else
 990:dev/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:dev/CMSIS/Include/cmsis_gcc.h **** 
 992:dev/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:dev/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:dev/CMSIS/Include/cmsis_gcc.h ****   {
 995:dev/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:dev/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:dev/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:dev/CMSIS/Include/cmsis_gcc.h ****   }
 999:dev/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:dev/CMSIS/Include/cmsis_gcc.h **** #endif
1001:dev/CMSIS/Include/cmsis_gcc.h ****   return result;
 2167              		.loc 2 1001 3 view .LVU662
 2168              		.loc 2 1001 3 is_stmt 0 view .LVU663
 2169              		.thumb
 2170              		.syntax unified
 2171              	.LBE8:
 2172              	.LBE7:
 2173              		.loc 1 1163 33 view .LVU664
 2174 0092 B2FA82F2 		clz	r2, r2
 2175 0096 D340     		lsrs	r3, r3, r2
 2176              		.loc 1 1163 31 view .LVU665
 2177 0098 0363     		str	r3, [r0, #48]
1164:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
1165:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2178              		.loc 1 1165 1 view .LVU666
 2179 009a 7047     		bx	lr
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 83


 2180              	.L191:
1103:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2181              		.loc 1 1103 8 is_stmt 1 view .LVU667
1103:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2182              		.loc 1 1103 16 is_stmt 0 view .LVU668
 2183 009c 0F4B     		ldr	r3, .L203
 2184 009e 1B68     		ldr	r3, [r3]
1103:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2185              		.loc 1 1103 11 view .LVU669
 2186 00a0 13F4803F 		tst	r3, #65536
 2187 00a4 03D0     		beq	.L193
1105:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2188              		.loc 1 1105 5 is_stmt 1 view .LVU670
1105:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2189              		.loc 1 1105 33 is_stmt 0 view .LVU671
 2190 00a6 4FF48033 		mov	r3, #65536
 2191 00aa 4360     		str	r3, [r0, #4]
 2192 00ac B2E7     		b	.L192
 2193              	.L193:
1109:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2194              		.loc 1 1109 5 is_stmt 1 view .LVU672
1109:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2195              		.loc 1 1109 33 is_stmt 0 view .LVU673
 2196 00ae 0023     		movs	r3, #0
 2197 00b0 4360     		str	r3, [r0, #4]
 2198 00b2 AFE7     		b	.L192
 2199              	.L194:
1119:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2200              		.loc 1 1119 5 is_stmt 1 view .LVU674
1119:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2201              		.loc 1 1119 33 is_stmt 0 view .LVU675
 2202 00b4 0023     		movs	r3, #0
 2203 00b6 C360     		str	r3, [r0, #12]
 2204 00b8 B3E7     		b	.L195
 2205              	.L196:
1129:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2206              		.loc 1 1129 8 is_stmt 1 view .LVU676
1129:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2207              		.loc 1 1129 16 is_stmt 0 view .LVU677
 2208 00ba 084B     		ldr	r3, .L203
 2209 00bc 1B6F     		ldr	r3, [r3, #112]
1129:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2210              		.loc 1 1129 11 view .LVU678
 2211 00be 13F0010F 		tst	r3, #1
 2212 00c2 02D0     		beq	.L198
1131:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2213              		.loc 1 1131 5 is_stmt 1 view .LVU679
1131:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2214              		.loc 1 1131 33 is_stmt 0 view .LVU680
 2215 00c4 0123     		movs	r3, #1
 2216 00c6 8360     		str	r3, [r0, #8]
 2217 00c8 B6E7     		b	.L197
 2218              	.L198:
1135:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2219              		.loc 1 1135 5 is_stmt 1 view .LVU681
1135:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2220              		.loc 1 1135 33 is_stmt 0 view .LVU682
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 84


 2221 00ca 0023     		movs	r3, #0
 2222 00cc 8360     		str	r3, [r0, #8]
 2223 00ce B3E7     		b	.L197
 2224              	.L199:
1145:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2225              		.loc 1 1145 5 is_stmt 1 view .LVU683
1145:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2226              		.loc 1 1145 33 is_stmt 0 view .LVU684
 2227 00d0 0023     		movs	r3, #0
 2228 00d2 4361     		str	r3, [r0, #20]
 2229 00d4 B7E7     		b	.L200
 2230              	.L201:
1155:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2231              		.loc 1 1155 5 is_stmt 1 view .LVU685
1155:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2232              		.loc 1 1155 37 is_stmt 0 view .LVU686
 2233 00d6 0123     		movs	r3, #1
 2234 00d8 8361     		str	r3, [r0, #24]
 2235 00da BBE7     		b	.L202
 2236              	.L204:
 2237              		.align	2
 2238              	.L203:
 2239 00dc 00380240 		.word	1073887232
 2240              		.cfi_endproc
 2241              	.LFE151:
 2243              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2244              		.align	1
 2245              		.global	HAL_RCC_GetClockConfig
 2246              		.syntax unified
 2247              		.thumb
 2248              		.thumb_func
 2249              		.fpu fpv5-d16
 2251              	HAL_RCC_GetClockConfig:
 2252              	.LVL132:
 2253              	.LFB152:
1166:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1167:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1168:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1169:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * RCC configuration registers.
1170:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1171:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * will be configured.
1172:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1173:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
1174:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1175:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1176:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2254              		.loc 1 1176 1 is_stmt 1 view -0
 2255              		.cfi_startproc
 2256              		@ args = 0, pretend = 0, frame = 0
 2257              		@ frame_needed = 0, uses_anonymous_args = 0
 2258              		@ link register save eliminated.
1177:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1178:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2259              		.loc 1 1178 3 view .LVU688
 2260              		.loc 1 1178 32 is_stmt 0 view .LVU689
 2261 0000 0F23     		movs	r3, #15
 2262 0002 0360     		str	r3, [r0]
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 85


1179:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1180:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1181:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2263              		.loc 1 1181 3 is_stmt 1 view .LVU690
 2264              		.loc 1 1181 51 is_stmt 0 view .LVU691
 2265 0004 0B4B     		ldr	r3, .L206
 2266 0006 9A68     		ldr	r2, [r3, #8]
 2267              		.loc 1 1181 37 view .LVU692
 2268 0008 02F00302 		and	r2, r2, #3
 2269              		.loc 1 1181 35 view .LVU693
 2270 000c 4260     		str	r2, [r0, #4]
1182:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1183:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1184:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2271              		.loc 1 1184 3 is_stmt 1 view .LVU694
 2272              		.loc 1 1184 52 is_stmt 0 view .LVU695
 2273 000e 9A68     		ldr	r2, [r3, #8]
 2274              		.loc 1 1184 38 view .LVU696
 2275 0010 02F0F002 		and	r2, r2, #240
 2276              		.loc 1 1184 36 view .LVU697
 2277 0014 8260     		str	r2, [r0, #8]
1185:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1186:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1187:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 2278              		.loc 1 1187 3 is_stmt 1 view .LVU698
 2279              		.loc 1 1187 53 is_stmt 0 view .LVU699
 2280 0016 9A68     		ldr	r2, [r3, #8]
 2281              		.loc 1 1187 39 view .LVU700
 2282 0018 02F4E052 		and	r2, r2, #7168
 2283              		.loc 1 1187 37 view .LVU701
 2284 001c C260     		str	r2, [r0, #12]
1188:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1189:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1190:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 2285              		.loc 1 1190 3 is_stmt 1 view .LVU702
 2286              		.loc 1 1190 54 is_stmt 0 view .LVU703
 2287 001e 9B68     		ldr	r3, [r3, #8]
 2288              		.loc 1 1190 39 view .LVU704
 2289 0020 DB08     		lsrs	r3, r3, #3
 2290 0022 03F4E053 		and	r3, r3, #7168
 2291              		.loc 1 1190 37 view .LVU705
 2292 0026 0361     		str	r3, [r0, #16]
1191:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1192:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1193:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2293              		.loc 1 1193 3 is_stmt 1 view .LVU706
 2294              		.loc 1 1193 32 is_stmt 0 view .LVU707
 2295 0028 034B     		ldr	r3, .L206+4
 2296 002a 1B68     		ldr	r3, [r3]
 2297              		.loc 1 1193 16 view .LVU708
 2298 002c 03F00F03 		and	r3, r3, #15
 2299              		.loc 1 1193 14 view .LVU709
 2300 0030 0B60     		str	r3, [r1]
1194:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2301              		.loc 1 1194 1 view .LVU710
 2302 0032 7047     		bx	lr
 2303              	.L207:
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 86


 2304              		.align	2
 2305              	.L206:
 2306 0034 00380240 		.word	1073887232
 2307 0038 003C0240 		.word	1073888256
 2308              		.cfi_endproc
 2309              	.LFE152:
 2311              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2312              		.align	1
 2313              		.weak	HAL_RCC_CSSCallback
 2314              		.syntax unified
 2315              		.thumb
 2316              		.thumb_func
 2317              		.fpu fpv5-d16
 2319              	HAL_RCC_CSSCallback:
 2320              	.LFB154:
1195:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1196:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1197:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1198:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1199:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
1200:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1201:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1202:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
1203:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1204:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_CSS))
1205:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1206:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1207:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1208:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1209:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1210:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1211:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1212:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
1213:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1214:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1215:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1216:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
1217:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1218:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1219:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2321              		.loc 1 1219 1 is_stmt 1 view -0
 2322              		.cfi_startproc
 2323              		@ args = 0, pretend = 0, frame = 0
 2324              		@ frame_needed = 0, uses_anonymous_args = 0
 2325              		@ link register save eliminated.
1220:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1221:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1222:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****    */
1223:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2326              		.loc 1 1223 1 view .LVU712
 2327 0000 7047     		bx	lr
 2328              		.cfi_endproc
 2329              	.LFE154:
 2331              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2332              		.align	1
 2333              		.global	HAL_RCC_NMI_IRQHandler
 2334              		.syntax unified
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 87


 2335              		.thumb
 2336              		.thumb_func
 2337              		.fpu fpv5-d16
 2339              	HAL_RCC_NMI_IRQHandler:
 2340              	.LFB153:
1202:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2341              		.loc 1 1202 1 view -0
 2342              		.cfi_startproc
 2343              		@ args = 0, pretend = 0, frame = 0
 2344              		@ frame_needed = 0, uses_anonymous_args = 0
 2345 0000 08B5     		push	{r3, lr}
 2346              	.LCFI17:
 2347              		.cfi_def_cfa_offset 8
 2348              		.cfi_offset 3, -8
 2349              		.cfi_offset 14, -4
1204:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2350              		.loc 1 1204 3 view .LVU714
1204:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2351              		.loc 1 1204 7 is_stmt 0 view .LVU715
 2352 0002 064B     		ldr	r3, .L213
 2353 0004 DB68     		ldr	r3, [r3, #12]
1204:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 2354              		.loc 1 1204 6 view .LVU716
 2355 0006 13F0800F 		tst	r3, #128
 2356 000a 00D1     		bne	.L212
 2357              	.L209:
1212:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 2358              		.loc 1 1212 1 view .LVU717
 2359 000c 08BD     		pop	{r3, pc}
 2360              	.L212:
1207:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 2361              		.loc 1 1207 5 is_stmt 1 view .LVU718
 2362 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2363              	.LVL133:
1210:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 2364              		.loc 1 1210 5 view .LVU719
 2365 0012 034B     		ldr	r3, .L213+4
 2366 0014 8022     		movs	r2, #128
 2367 0016 1A70     		strb	r2, [r3]
1212:dev/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 2368              		.loc 1 1212 1 is_stmt 0 view .LVU720
 2369 0018 F8E7     		b	.L209
 2370              	.L214:
 2371 001a 00BF     		.align	2
 2372              	.L213:
 2373 001c 00380240 		.word	1073887232
 2374 0020 0E380240 		.word	1073887246
 2375              		.cfi_endproc
 2376              	.LFE153:
 2378              		.text
 2379              	.Letext0:
 2380              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2381              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 2382              		.file 5 "dev/CMSIS/Include/core_cm7.h"
 2383              		.file 6 "dev/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 2384              		.file 7 "dev/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 2385              		.file 8 "dev/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 88


 2386              		.file 9 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 2387              		.file 10 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 2388              		.file 11 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 2389              		.file 12 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 2390              		.file 13 "dev/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s 			page 89


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_rcc.c
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:17     .text.HAL_RCC_DeInit:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:25     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:299    .text.HAL_RCC_DeInit:00000144 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:308    .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:315    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:877    .text.HAL_RCC_OscConfig:000002b4 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:881    .text.HAL_RCC_OscConfig:000002bc $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1215   .text.HAL_RCC_OscConfig:00000440 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1220   .text.HAL_RCC_MCOConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1227   .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1376   .text.HAL_RCC_MCOConfig:0000008c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1383   .text.HAL_RCC_EnableCSS:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1390   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1407   .text.HAL_RCC_EnableCSS:0000000c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1412   .text.HAL_RCC_DisableCSS:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1419   .text.HAL_RCC_DisableCSS:00000000 HAL_RCC_DisableCSS
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1436   .text.HAL_RCC_DisableCSS:0000000c $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1442   .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1449   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1589   .text.HAL_RCC_GetSysClockFreq:000000c0 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1596   .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1603   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1902   .text.HAL_RCC_ClockConfig:00000158 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1911   .text.HAL_RCC_GetHCLKFreq:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1918   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1933   .text.HAL_RCC_GetHCLKFreq:00000008 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1938   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1945   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1974   .text.HAL_RCC_GetPCLK1Freq:00000018 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1980   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:1987   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2016   .text.HAL_RCC_GetPCLK2Freq:00000018 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2022   .text.HAL_RCC_GetOscConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2029   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2239   .text.HAL_RCC_GetOscConfig:000000dc $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2244   .text.HAL_RCC_GetClockConfig:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2251   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2306   .text.HAL_RCC_GetClockConfig:00000034 $d
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2312   .text.HAL_RCC_CSSCallback:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2319   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2332   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2339   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
C:\Users\BIGBIG~1\AppData\Local\Temp\cczsKP3r.s:2373   .text.HAL_RCC_NMI_IRQHandler:0000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
HAL_GPIO_Init
__aeabi_uldivmod
AHBPrescTable
APBPrescTable
