/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[97] ? celloutsig_1_0z[5] : in_data[106];
  assign celloutsig_1_18z = celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_11z[8];
  assign celloutsig_0_6z = celloutsig_0_2z[0] ? in_data[15] : celloutsig_0_0z;
  assign celloutsig_0_10z = celloutsig_0_8z[1] ? celloutsig_0_3z[2] : celloutsig_0_2z[2];
  assign celloutsig_0_15z = celloutsig_0_9z[0] ? celloutsig_0_5z[8] : celloutsig_0_8z[1];
  assign celloutsig_1_6z = ~(celloutsig_1_2z[21] & celloutsig_1_3z);
  assign celloutsig_0_18z = ~(celloutsig_0_0z | celloutsig_0_3z[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_13z[4] | celloutsig_0_18z) & celloutsig_0_5z[6]);
  assign celloutsig_0_0z = in_data[40] | ~(in_data[86]);
  assign celloutsig_0_25z = celloutsig_0_1z[8] | ~(celloutsig_0_9z[0]);
  assign celloutsig_0_37z = celloutsig_0_30z | celloutsig_0_20z;
  assign celloutsig_0_30z = celloutsig_0_0z | celloutsig_0_21z;
  assign celloutsig_1_8z = { celloutsig_1_7z[4:3], celloutsig_1_1z, celloutsig_1_6z } + celloutsig_1_0z[5:2];
  assign celloutsig_0_5z = { in_data[33:24], celloutsig_0_0z, celloutsig_0_4z } + { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_11z = in_data[147:138] + { in_data[110:107], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_17z = celloutsig_0_1z[7:1] + celloutsig_0_16z[8:2];
  assign celloutsig_1_7z = in_data[108:101] / { 1'h1, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_3z = in_data[151:147] == celloutsig_1_2z[12:8];
  assign celloutsig_0_20z = { celloutsig_0_11z[5], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_4z } || { celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_4z = celloutsig_0_1z[4] & ~(celloutsig_0_3z[1]);
  assign celloutsig_1_2z = in_data[128:106] % { 1'h1, celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[8:3] % { 1'h1, in_data[87:83] };
  assign celloutsig_0_13z = { in_data[39:28], celloutsig_0_9z, celloutsig_0_10z } % { 1'h1, celloutsig_0_1z[7:0], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_1z = - in_data[95:87];
  assign celloutsig_0_7z = & { celloutsig_0_3z, in_data[30:22] };
  assign celloutsig_1_0z = in_data[107:102] >>> in_data[154:149];
  assign celloutsig_0_11z = { celloutsig_0_2z[2:0], celloutsig_0_7z, celloutsig_0_2z } >>> { celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_9z[0], celloutsig_0_3z, celloutsig_0_9z } ~^ celloutsig_0_5z[11:3];
  assign celloutsig_0_38z = ~((celloutsig_0_15z & celloutsig_0_25z) | celloutsig_0_5z[5]);
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_19z = in_data[174:171];
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_8z = { in_data[93:92], celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_9z = { celloutsig_0_8z[2], celloutsig_0_0z, celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[18:17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
