design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/local_disk/fossi_cochlea/openlane/digital_unison,digital_unison,22_09_09_23_42,flow completed,0h5m46s0ms,0h3m50s0ms,-2.0,0.1728,-1,26.7,882.9,-1,0,0,0,0,0,0,0,-1,0,-1,-1,281870,31415,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,206367288.0,0.0,53.1,30.49,24.44,1.69,-1,8309,9568,7022,8281,0,0,0,2862,22,33,24,20,471,253,198,168,570,1187,9,72,2090,0,2162,139904.1792,3.62e-05,3.27e-05,2.34e-05,4.51e-05,4.16e-05,3.73e-08,5.16e-05,4.88e-05,6.06e-08,2.6299999999999955,401.0,2.493765586034913,400,AREA 1,10,50,1,357.190,24.480,0.55,0.3,sky130_fd_sc_hd,4
