<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>CoreMemCtrl</spirit:name>
  <spirit:version>2.2.106</spirit:version>
  <spirit:busInterfaces>
  <spirit:busInterface>
    <spirit:name>AHBslave</spirit:name>
    <spirit:busType spirit:vendor="AMBA" spirit:library="AMBA2" spirit:name="AHB" spirit:version="r0p0"/>
    <spirit:slave>
      <spirit:memoryMapRef spirit:memoryMapRef="FLASH" /></spirit:slave>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>HADDR</spirit:componentSignalName><spirit:busSignalName>HADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HTRANS</spirit:componentSignalName><spirit:busSignalName>HTRANS</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HWRITE</spirit:componentSignalName><spirit:busSignalName>HWRITE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HSIZE</spirit:componentSignalName><spirit:busSignalName>HSIZE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HWDATA</spirit:componentSignalName><spirit:busSignalName>HWDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HREADYIN</spirit:componentSignalName><spirit:busSignalName>HREADY</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HRDATA</spirit:componentSignalName><spirit:busSignalName>HRDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HREADY</spirit:componentSignalName><spirit:busSignalName>HREADYOUT</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HRESP</spirit:componentSignalName><spirit:busSignalName>HRESP</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>HSEL</spirit:componentSignalName><spirit:busSignalName>HSELx</spirit:busSignalName></spirit:signalName></spirit:signalMap>
    <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:busInterface>
  <spirit:busInterface>
    <spirit:name>ExternalMemoryInterface</spirit:name>
    <spirit:busType spirit:vendor="Actel" spirit:library="GROUP" spirit:name="GROUP" spirit:version="0"/>
    <spirit:master></spirit:master>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>FLASHCSN</spirit:componentSignalName><spirit:busSignalName>FLASHCSN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>FLASHOEN</spirit:componentSignalName><spirit:busSignalName>FLASHOEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>FLASHWEN</spirit:componentSignalName><spirit:busSignalName>FLASHWEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>SRAMCLK</spirit:componentSignalName><spirit:busSignalName>SRAMCLK</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>SRAMCSN</spirit:componentSignalName><spirit:busSignalName>SRAMCSN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>SRAMOEN</spirit:componentSignalName><spirit:busSignalName>SRAMOEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>SRAMWEN</spirit:componentSignalName><spirit:busSignalName>SRAMWEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>SRAMBYTEN</spirit:componentSignalName><spirit:busSignalName>SRAMBYTEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEMREADN</spirit:componentSignalName><spirit:busSignalName>MEMREADN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEMWRITEN</spirit:componentSignalName><spirit:busSignalName>MEMWRITEN</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEMADDR</spirit:componentSignalName><spirit:busSignalName>MEMADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>MEMDATA</spirit:componentSignalName><spirit:busSignalName>MEMDATA</spirit:busSignalName></spirit:signalName></spirit:signalMap>
    <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  <spirit:memoryMap>
    <spirit:name>FLASH</spirit:name>
    <spirit:addressBlock>
      <spirit:baseAddress>0x0</spirit:baseAddress>
      <spirit:range>0x7ffffff</spirit:range>
      <spirit:width>32</spirit:width>
    </spirit:addressBlock>
    <spirit:bitsInLau>8</spirit:bitsInLau>
  </spirit:memoryMap>
  <spirit:memoryMap>
    <spirit:name>RAM</spirit:name>
    <spirit:addressBlock>
      <spirit:baseAddress>0x8000000</spirit:baseAddress>
      <spirit:range>0xfffffff</spirit:range>
      <spirit:width>32</spirit:width>
    </spirit:addressBlock>
    <spirit:bitsInLau>8</spirit:bitsInLau>
  </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-U</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-U</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>TB_USER_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VERILOG_ANY_SIMULATION_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>TB_USER_VHDL_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>TB_USER_VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VHDL_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TB_USER_VHDL_ANY_SIMULATION_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs-Docs-All</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs-All"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Generator</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>TGIGEN_TCL_RULES</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="TGIGEN_TCL_RULES"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>HCLK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HRESETN</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HSEL</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HWRITE</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HREADYIN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HTRANS</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HSIZE</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>2</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HWDATA</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HADDR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>27</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HREADY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HRESP</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>1</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>HRDATA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>FLASHCSN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="ENABLE_FLASH_IF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>FLASHOEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="ENABLE_FLASH_IF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>FLASHWEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="ENABLE_FLASH_IF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SRAMCLK</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicAndTerms>
                <actel-cc:logicTerm spirit:referenceId="SYNC_SRAM" actel-cc:termValue="1"></actel-cc:logicTerm>
                <actel-cc:logicTerm spirit:referenceId="ENABLE_SRAM_IF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SRAMCSN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="id('NUM_MEMORY_CHIP') - 1" spirit:resolve="dependent">3</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="ENABLE_SRAM_IF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SRAMOEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="ENABLE_SRAM_IF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SRAMWEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="ENABLE_SRAM_IF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SRAMBYTEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="(((32 * number((id('MEMORY_ADDRESS_CONFIG_MODE') = FIXED) and number((32 * number(id('MEM_0_DQ_SIZE') = 32)) &gt; (16 * number(id('MEM_0_DQ_SIZE') = 16))))) + (16 * number((id('MEMORY_ADDRESS_CONFIG_MODE') = FIXED) and number((16 * number(id('MEM_0_DQ_SIZE') = 16)) &gt; (32 * number(id('MEM_0_DQ_SIZE') = 32))))) + (8 * number((id('MEMORY_ADDRESS_CONFIG_MODE') = FIXED) and number((32 * number(id('MEM_0_DQ_SIZE') = 32)) = (16 * number(id('MEM_0_DQ_SIZE') = 16))))) + (id('DQ_SIZE_SRAM_GEN') * id('MEMORY_ADDRESS_CONFIG_MODE'))) div 8) - 1" spirit:resolve="dependent">3</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="ENABLE_SRAM_IF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEMREADN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="SHARED_RW" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEMWRITEN</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="SHARED_RW" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEMADDR</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>27</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>MEMDATA</spirit:name>
        <spirit:direction>inout</spirit:direction>
        <spirit:left spirit:dependency="((32 * number((id('MEMORY_ADDRESS_CONFIG_MODE') = FIXED) and number((32 * number(number(id('MEM_0_DQ_SIZE') = 32) or number(id('FLASH_DQ_SIZE') = 32))) &gt; (16 * number(number(id('MEM_0_DQ_SIZE') = 16) or number(id('FLASH_DQ_SIZE') = 16)))))) + (16 * number((id('MEMORY_ADDRESS_CONFIG_MODE') = FIXED) and number((16 * number(number(id('MEM_0_DQ_SIZE') = 16) or number(id('FLASH_DQ_SIZE') = 16))) &gt; (32 * number(number(id('MEM_0_DQ_SIZE') = 32) or number(id('FLASH_DQ_SIZE') = 32)))))) + (8 * number((id('MEMORY_ADDRESS_CONFIG_MODE') = FIXED) and number((32 * number(number(id('MEM_0_DQ_SIZE') = 32) or number(id('FLASH_DQ_SIZE') = 32))) = (16 * number(number(id('MEM_0_DQ_SIZE') = 16) or number(id('FLASH_DQ_SIZE') = 16)))))) + (id('DQ_SIZE_GEN') * id('MEMORY_ADDRESS_CONFIG_MODE'))) - 1" spirit:resolve="dependent">31</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>REMAP</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" spirit:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">17</spirit:hwParameter>
      <spirit:hwParameter spirit:id="ENABLE_FLASH_IF" spirit:name="ENABLE_FLASH_IF" spirit:prompt="Flash Interface Enable" spirit:dataType="boolean" spirit:configGroups="2Cols:Design Configuration" spirit:resolve="user">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="ENABLE_SRAM_IF" spirit:name="ENABLE_SRAM_IF" spirit:prompt="SRAM Interface Enable" spirit:dataType="boolean" spirit:configGroups="2Cols:Design Configuration" spirit:resolve="user">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SYNC_SRAM" spirit:name="SYNC_SRAM" spirit:prompt="SRAM mode" spirit:dataType="int" spirit:choiceRef="SYNC_SRAMChoice" spirit:choiceStyle="radio" spirit:configGroups="2Cols:Design Configuration" spirit:resolve="user">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEMORY_ADDRESS_CONFIG_MODE" spirit:name="MEMORY_ADDRESS_CONFIG_MODE" spirit:prompt="Address Configuration Mode" spirit:dataType="int" spirit:choiceRef="MEMORY_CONFIG_MODEChoice" spirit:choiceStyle="radio" spirit:configGroups="2Cols:Design Configuration" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="FLOW_THROUGH" spirit:name="FLOW_THROUGH" spirit:prompt="Syncronous SRAM Device Type" spirit:dataType="int" spirit:choiceRef="FLOWTHROUGHChoice" spirit:choiceStyle="radio" spirit:configGroups="2Cols:Design Configuration" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="FLASH_TYPE" spirit:name="FLASH_TYPE" spirit:prompt="FLASH Addressing Type" spirit:dataType="int" spirit:choiceRef="FLASH_TYPEChoice" spirit:choiceStyle="radio" spirit:configGroups="2Cols:Design Configuration" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_MEMORY_CHIP" spirit:name="NUM_MEMORY_CHIP" spirit:prompt="Number of SRAM Memory" spirit:dataType="int" spirit:choiceRef="Choice_NUM_MEMORY_CHIP" spirit:configGroups="2Cols:Design Configuration" spirit:resolve="user">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="FLASH_DQ_SIZE" spirit:name="FLASH_DQ_SIZE" spirit:prompt="FLASH DQ width" spirit:dataType="int" spirit:choiceRef="Choice_FLASH_DQ_SIZE" spirit:configGroups="2Cols:Flash and SRAM DQ Configuration" spirit:resolve="user">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_0_DQ_SIZE" spirit:name="MEM_0_DQ_SIZE" spirit:prompt="SRAM Memory 0 DQ width" spirit:dataType="int" spirit:choiceRef="Choice_MEM_0_DQSIZE" spirit:configGroups="2Cols:Flash and SRAM DQ Configuration" spirit:resolve="user">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_1_DQ_SIZE" spirit:name="MEM_1_DQ_SIZE" spirit:prompt="SRAM Memory 1 DQ width" spirit:dataType="int" spirit:choiceRef="Choice_MEM_1_DQSIZE" spirit:configGroups="2Cols:Flash and SRAM DQ Configuration" spirit:resolve="user">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_2_DQ_SIZE" spirit:name="MEM_2_DQ_SIZE" spirit:prompt="SRAM Memory 2 DQ width" spirit:dataType="int" spirit:choiceRef="Choice_MEM_2_DQSIZE" spirit:configGroups="2Cols:Flash and SRAM DQ Configuration" spirit:resolve="user">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_3_DQ_SIZE" spirit:name="MEM_3_DQ_SIZE" spirit:prompt="SRAM Memory 3 DQ width" spirit:dataType="int" spirit:choiceRef="Choice_MEM_3_DQSIZE" spirit:configGroups="2Cols:Flash and SRAM DQ Configuration" spirit:resolve="user">8</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_0_BASEADDR_GEN" spirit:name="MEM_0_BASEADDR_GEN" spirit:prompt="Memory 0 Base Address generated" spirit:dataType="int" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="generated">134217728</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_0_ENDADDR_GEN" spirit:name="MEM_0_ENDADDR_GEN" spirit:prompt="Memory 0 End Address generated" spirit:dataType="int" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="generated">167772159</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_1_BASEADDR_GEN" spirit:name="MEM_1_BASEADDR_GEN" spirit:prompt="Memory 1 Base Address generated" spirit:dataType="int" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="generated">167772160</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_1_ENDADDR_GEN" spirit:name="MEM_1_ENDADDR_GEN" spirit:prompt="Memory 1 End Address generated" spirit:dataType="int" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="generated">201326591</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_2_BASEADDR_GEN" spirit:name="MEM_2_BASEADDR_GEN" spirit:prompt="Memory 2 Base Address generated" spirit:dataType="int" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="generated">201326592</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_2_ENDADDR_GEN" spirit:name="MEM_2_ENDADDR_GEN" spirit:prompt="Memory 2 End Address generated" spirit:dataType="int" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="generated">234881023</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_3_BASEADDR_GEN" spirit:name="MEM_3_BASEADDR_GEN" spirit:prompt="Memory 3 Base Address generated" spirit:dataType="int" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="generated">234881024</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEM_3_ENDADDR_GEN" spirit:name="MEM_3_ENDADDR_GEN" spirit:prompt="Memory 3 End Address generated" spirit:dataType="int" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="generated">268435455</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_FLASH_READ" spirit:name="NUM_WS_FLASH_READ" spirit:prompt="Number of wait states for Flash read (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:Flash wait states" spirit:resolve="user" spirit:minimum="0" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_FLASH_WRITE" spirit:name="NUM_WS_FLASH_WRITE" spirit:prompt="Number of wait states for Flash write (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:Flash wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_SRAM_READ_CH0" spirit:name="NUM_WS_SRAM_READ_CH0" spirit:prompt="Number of wait states for SRAM 0 read (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:SRAM wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_SRAM_WRITE_CH0" spirit:name="NUM_WS_SRAM_WRITE_CH0" spirit:prompt="Number of wait states for SRAM 0 write (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:SRAM wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_SRAM_READ_CH1" spirit:name="NUM_WS_SRAM_READ_CH1" spirit:prompt="Number of wait states for SRAM 1 read (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:SRAM wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_SRAM_WRITE_CH1" spirit:name="NUM_WS_SRAM_WRITE_CH1" spirit:prompt="Number of wait states for SRAM 1 write (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:SRAM wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_SRAM_READ_CH2" spirit:name="NUM_WS_SRAM_READ_CH2" spirit:prompt="Number of wait states for SRAM 2 read (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:SRAM wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_SRAM_WRITE_CH2" spirit:name="NUM_WS_SRAM_WRITE_CH2" spirit:prompt="Number of wait states for SRAM 2 write (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:SRAM wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_SRAM_READ_CH3" spirit:name="NUM_WS_SRAM_READ_CH3" spirit:prompt="Number of wait states for SRAM 3 read (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:SRAM wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="NUM_WS_SRAM_WRITE_CH3" spirit:name="NUM_WS_SRAM_WRITE_CH3" spirit:prompt="Number of wait states for SRAM 3 write (1-31):" spirit:dataType="int" spirit:configGroups="2Cols:SRAM wait states" spirit:resolve="user" spirit:minimum="1" spirit:maximum="31">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SHARED_RW" spirit:name="SHARED_RW" spirit:prompt="Read and write enables shared for Flash and SRAM?" spirit:dataType="int" spirit:choiceRef="SHARED_RWChoice" spirit:choiceStyle="radio" spirit:configGroups="2Cols:Design Configuration" spirit:resolve="user">0</spirit:hwParameter>
    </spirit:hwParameters>
    <spirit:deletedhwParameters>
    </spirit:deletedhwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="DQ_SIZE_GEN" spirit:name="DQ_SIZE_GEN" spirit:prompt="DQ_SIZE_GEN:" actel-cc:choiceRef="" spirit:dataType="int" spirit:configGroups="2ColsC: Bus Configuration @Configuration" spirit:resolve="generated">8</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="DQ_SIZE_SRAM_GEN" spirit:name="DQ_SIZE_SRAM_GEN" spirit:prompt="DQ_SIZE_SRAM_GEN:" actel-cc:choiceRef="" spirit:dataType="int" spirit:configGroups="2ColsC: Bus Configuration @Configuration" spirit:resolve="generated">8</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="MEM_0_BASEADDR" spirit:name="MEM_0_BASEADDR" spirit:prompt="Memory 0 Base Address" actel-cc:choiceRef="" spirit:dataType="string" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="user">08000000</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="MEM_0_ENDADDR" spirit:name="MEM_0_ENDADDR" spirit:prompt="Memory 0 END Address" actel-cc:choiceRef="" spirit:dataType="string" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="user">09FFFFFF</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="MEM_1_BASEADDR" spirit:name="MEM_1_BASEADDR" spirit:prompt="Memory 1 Base Address" actel-cc:choiceRef="" spirit:dataType="string" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="user">0A000000</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="MEM_1_ENDADDR" spirit:name="MEM_1_ENDADDR" spirit:prompt="Memory 1 END Address" actel-cc:choiceRef="" spirit:dataType="string" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="user">0BFFFFFF</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="MEM_2_BASEADDR" spirit:name="MEM_2_BASEADDR" spirit:prompt="Memory 2 Base Address" actel-cc:choiceRef="" spirit:dataType="string" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="user">0C000000</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="MEM_2_ENDADDR" spirit:name="MEM_2_ENDADDR" spirit:prompt="Memory 2 END Address" actel-cc:choiceRef="" spirit:dataType="string" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="user">0DFFFFFF</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="MEM_3_BASEADDR" spirit:name="MEM_3_BASEADDR" spirit:prompt="Memory 3 Base Address" actel-cc:choiceRef="" spirit:dataType="string" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="user">0E000000</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="MEM_3_ENDADDR" spirit:name="MEM_3_ENDADDR" spirit:prompt="Memory 3 END Address" actel-cc:choiceRef="" spirit:dataType="string" spirit:configGroups="2Cols:SRAM Address Configuration" spirit:resolve="user">0FFFFFFF</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="HDL_licenseChoice" spirit:resolve="user">U</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench:" spirit:dataType="string" actel-cc:choiceRef="Choice_testbench" spirit:resolve="user">User</actel-cc:variantParameter>
    </actel-cc:variantParameters>
    <actel-cc:script>TclSet('DQ_SIZE_GEN', TclCallBack('calculate_DQ_WIDTH', 'ENABLE_SRAM_IF', 'NUM_MEMORY_CHIP', 'MEM_0_DQ_SIZE', 'MEM_1_DQ_SIZE', 'MEM_2_DQ_SIZE', 'MEM_3_DQ_SIZE', 'ENABLE_FLASH_IF', 'FLASH_DQ_SIZE'));\
TclSet('DQ_SIZE_SRAM_GEN', TclCallBack('calculate_DQ_WIDTH_SRAM', 'NUM_MEMORY_CHIP', 'MEM_0_DQ_SIZE', 'MEM_1_DQ_SIZE', 'MEM_2_DQ_SIZE', 'MEM_3_DQ_SIZE'));\
TclSet('MEM_0_BASEADDR_GEN', TclCallBack('calculate_MEM_ADDR', 'MEM_0_BASEADDR'));\
TclSet('MEM_0_ENDADDR_GEN', TclCallBack('calculate_MEM_ADDR', 'MEM_0_ENDADDR'));\
TclSet('MEM_1_BASEADDR_GEN', TclCallBack('calculate_MEM_ADDR', 'MEM_1_BASEADDR'));\
TclSet('MEM_1_ENDADDR_GEN', TclCallBack('calculate_MEM_ADDR', 'MEM_1_ENDADDR'));\
TclSet('MEM_2_BASEADDR_GEN', TclCallBack('calculate_MEM_ADDR', 'MEM_2_BASEADDR'));\
TclSet('MEM_2_ENDADDR_GEN', TclCallBack('calculate_MEM_ADDR', 'MEM_2_ENDADDR'));\
TclSet('MEM_3_BASEADDR_GEN', TclCallBack('calculate_MEM_ADDR', 'MEM_3_BASEADDR'));\
TclSet('MEM_3_ENDADDR_GEN', TclCallBack('calculate_MEM_ADDR', 'MEM_3_ENDADDR'));\
Enable('ENABLE_SRAM_IF', Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER'));\
Enable('ENABLE_FLASH_IF', Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER'));\
Enable('FLASH_DQ_SIZE', Eq('ENABLE_FLASH_IF', '1'));\
Enable('NUM_MEMORY_CHIP', And(Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('FLASH_TYPE', And(Eq('ENABLE_FLASH_IF', '1'), Eq('FLASH_DQ_SIZE', '16')));\
Enable('NUM_WS_SRAM_READ_CH0', And(Eq('SYNC_SRAM', 'Asynchronous'), GtOrEq('NUM_MEMORY_CHIP', '1')));\
Enable('NUM_WS_SRAM_READ_CH1', And(Eq('SYNC_SRAM', 'Asynchronous'), GtOrEq('NUM_MEMORY_CHIP', '2')));\
Enable('NUM_WS_SRAM_READ_CH2', And(Eq('SYNC_SRAM', 'Asynchronous'), GtOrEq('NUM_MEMORY_CHIP', '3')));\
Enable('NUM_WS_SRAM_READ_CH3', And(Eq('SYNC_SRAM', 'Asynchronous'), Eq('NUM_MEMORY_CHIP', '4')));\
Enable('NUM_WS_SRAM_WRITE_CH0', And(Eq('SYNC_SRAM', 'Asynchronous'), GtOrEq('NUM_MEMORY_CHIP', '1')));\
Enable('NUM_WS_SRAM_WRITE_CH1', And(Eq('SYNC_SRAM', 'Asynchronous'), GtOrEq('NUM_MEMORY_CHIP', '2')));\
Enable('NUM_WS_SRAM_WRITE_CH2', And(Eq('SYNC_SRAM', 'Asynchronous'), GtOrEq('NUM_MEMORY_CHIP', '3')));\
Enable('NUM_WS_SRAM_WRITE_CH3', And(Eq('SYNC_SRAM', 'Asynchronous'), Eq('NUM_MEMORY_CHIP', '4')));\
Enable('MEM_0_DQ_SIZE', And(GtOrEq('NUM_MEMORY_CHIP', '1'), Eq('ENABLE_SRAM_IF', '1')));\
Enable('MEM_1_DQ_SIZE', And(GtOrEq('NUM_MEMORY_CHIP', '2'), Eq('ENABLE_SRAM_IF', '1')));\
Enable('MEM_2_DQ_SIZE', And(GtOrEq('NUM_MEMORY_CHIP', '3'), Eq('ENABLE_SRAM_IF', '1')));\
Enable('MEM_3_DQ_SIZE', And(Eq('NUM_MEMORY_CHIP', '4'), Eq('ENABLE_SRAM_IF', '1')));\
Enable('MEM_0_BASEADDR', And(GtOrEq('NUM_MEMORY_CHIP', '1'), Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('MEM_1_BASEADDR', And(GtOrEq('NUM_MEMORY_CHIP', '2'), Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('MEM_2_BASEADDR', And(GtOrEq('NUM_MEMORY_CHIP', '3'), Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('MEM_3_BASEADDR', And(Eq('NUM_MEMORY_CHIP', '4'), Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('MEM_0_ENDADDR', And(GtOrEq('NUM_MEMORY_CHIP', '1'), Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('MEM_1_ENDADDR', And(GtOrEq('NUM_MEMORY_CHIP', '2'), Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('MEM_2_ENDADDR', And(GtOrEq('NUM_MEMORY_CHIP', '3'), Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('MEM_3_ENDADDR', And(Eq('NUM_MEMORY_CHIP', '4'), Eq('ENABLE_SRAM_IF', '1'), Eq('MEMORY_ADDRESS_CONFIG_MODE', 'USER')));\
Enable('SYNC_SRAM', Eq('ENABLE_SRAM_IF', '1'));\
Enable('SHARED_RW', And(Eq('ENABLE_SRAM_IF', '1'), 'ENABLE_FLASH_IF'));\
Enable('FLOW_THROUGH', And(Eq('SYNC_SRAM', 'Synchronous'), Eq('ENABLE_SRAM_IF', '1')));\
Validate('SRAM Interface should Enabled', Not(And(Eq('MEMORY_ADDRESS_CONFIG_MODE', 'FIXED'), Eq('ENABLE_SRAM_IF', '0'))));\
Validate('Flash Interface should Enabled', Not(And(Eq('MEMORY_ADDRESS_CONFIG_MODE', 'FIXED'), Eq('ENABLE_FLASH_IF', '0'))));\
Validate('Default Number of SRAM Memory should be 1', Not(And(Eq('MEMORY_ADDRESS_CONFIG_MODE', 'FIXED'), Gt('NUM_MEMORY_CHIP', '1'))));\
Validate('FLASH DQ width Default value should be 8', Not(And(Eq('ENABLE_FLASH_IF', '0'), Gt('FLASH_DQ_SIZE', '8'))));\
Validate('SRAM Memory 0 DQ width Default value should be 8', Not(And(Eq('ENABLE_SRAM_IF', '0'), Gt('MEM_0_DQ_SIZE', '8'))));\
Validate('SRAM Memory 1 DQ width Default value should be 8', Not(And(Or(Eq('ENABLE_SRAM_IF', '0'), And(Eq('ENABLE_SRAM_IF', '1'), Less('NUM_MEMORY_CHIP', '2'))), Gt('MEM_1_DQ_SIZE', '8'))));\
Validate('SRAM Memory 2 DQ width Default value should be 8', Not(And(Or(Eq('ENABLE_SRAM_IF', '0'), And(Eq('ENABLE_SRAM_IF', '1'), Less('NUM_MEMORY_CHIP', '3'))), Gt('MEM_2_DQ_SIZE', '8'))));\
Validate('SRAM Memory 3 DQ width Default value should be 8', Not(And(Or(Eq('ENABLE_SRAM_IF', '0'), And(Eq('ENABLE_SRAM_IF', '1'), Less('NUM_MEMORY_CHIP', '4'))), Gt('MEM_3_DQ_SIZE', '8'))));\
Validate('MEM_0_BASEADDR should be less than  MEM_0_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '1'), GtOrEq('MEM_0_BASEADDR_GEN', 'MEM_0_ENDADDR_GEN'))));\
Validate('MEM_0_BASEADDR should be less than  MEM_0_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '2'), GtOrEq('MEM_0_BASEADDR_GEN', 'MEM_0_ENDADDR_GEN'))));\
Validate('MEM_0_BASEADDR should be less than  MEM_0_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '3'), GtOrEq('MEM_0_BASEADDR_GEN', 'MEM_0_ENDADDR_GEN'))));\
Validate('MEM_0_BASEADDR should be less than  MEM_0_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_0_BASEADDR_GEN', 'MEM_0_ENDADDR_GEN'))));\
Validate('MEM_1_BASEADDR should be less than  MEM_1_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '2'), GtOrEq('MEM_1_BASEADDR_GEN', 'MEM_1_ENDADDR_GEN'))));\
Validate('MEM_1_BASEADDR should be less than  MEM_1_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '3'), GtOrEq('MEM_1_BASEADDR_GEN', 'MEM_1_ENDADDR_GEN'))));\
Validate('MEM_1_BASEADDR should be less than  MEM_1_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_1_BASEADDR_GEN', 'MEM_1_ENDADDR_GEN'))));\
Validate('MEM_2_BASEADDR should be less than  MEM_2_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '3'), GtOrEq('MEM_2_BASEADDR_GEN', 'MEM_2_ENDADDR_GEN'))));\
Validate('MEM_2_BASEADDR should be less than  MEM_2_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_2_BASEADDR_GEN', 'MEM_2_ENDADDR_GEN'))));\
Validate('MEM_3_BASEADDR should be less than  MEM_3_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_3_BASEADDR_GEN', 'MEM_3_ENDADDR_GEN'))));\
Validate('MEM_0_BASEADDR should be less than  MEM_1_BASEADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '2'), GtOrEq('MEM_0_BASEADDR_GEN', 'MEM_1_BASEADDR_GEN'))));\
Validate('MEM_0_BASEADDR should be less than  MEM_1_BASEADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '3'), GtOrEq('MEM_0_BASEADDR_GEN', 'MEM_1_BASEADDR_GEN'))));\
Validate('MEM_1_BASEADDR should be less than  MEM_2_BASEADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '3'), GtOrEq('MEM_1_BASEADDR_GEN', 'MEM_2_BASEADDR_GEN'))));\
Validate('MEM_0_BASEADDR should be less than  MEM_1_BASEADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_0_BASEADDR_GEN', 'MEM_1_BASEADDR_GEN'))));\
Validate('MEM_1_BASEADDR should be less than  MEM_2_BASEADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_1_BASEADDR_GEN', 'MEM_2_BASEADDR_GEN'))));\
Validate('MEM_2_BASEADDR should be less than  MEM_3_BASEADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_2_BASEADDR_GEN', 'MEM_3_BASEADDR_GEN'))));\
Validate('MEM_0_ENDADDR should be less than  MEM_1_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '2'), GtOrEq('MEM_0_ENDADDR_GEN', 'MEM_1_ENDADDR_GEN'))));\
Validate('MEM_0_ENDADDR should be less than  MEM_1_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '3'), GtOrEq('MEM_0_ENDADDR_GEN', 'MEM_1_ENDADDR_GEN'))));\
Validate('MEM_1_ENDADDR should be less than  MEM_2_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '3'), GtOrEq('MEM_1_ENDADDR_GEN', 'MEM_2_ENDADDR_GEN'))));\
Validate('MEM_0_ENDADDR should be less than  MEM_1_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_0_ENDADDR_GEN', 'MEM_1_ENDADDR_GEN'))));\
Validate('MEM_1_ENDADDR should be less than  MEM_2_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_1_ENDADDR_GEN', 'MEM_2_ENDADDR_GEN'))));\
Validate('MEM_2_ENDADDR should be less than  MEM_3_ENDADDR', Not(And(Eq('ENABLE_SRAM_IF', '1'), Eq('NUM_MEMORY_CHIP', '4'), GtOrEq('MEM_2_ENDADDR_GEN', 'MEM_3_ENDADDR_GEN'))));\
</actel-cc:script></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_FLASH_DQ_SIZE</spirit:name>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
      <spirit:enumeration spirit:text="32">32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="IGLOO">20</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOOe">21</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO+">23</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3">15</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3E">16</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3L">22</spirit:enumeration>
      <spirit:enumeration spirit:text="Fusion">17</spirit:enumeration>
      <spirit:enumeration spirit:text="PA">14</spirit:enumeration>
      <spirit:enumeration spirit:text="Axcelerator">11</spirit:enumeration>
      <spirit:enumeration spirit:text="RTAX-S">12</spirit:enumeration>
      <spirit:enumeration spirit:text="RTSX-S">9</spirit:enumeration>
      <spirit:enumeration spirit:text="eX">10</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO2">24</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion">18</spirit:enumeration>
      <spirit:enumeration spirit:text="RTG4">25</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFire">26</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFireSoC">27</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_MEM_0_DQSIZE</spirit:name>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
      <spirit:enumeration spirit:text="32">32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_MEM_1_DQSIZE</spirit:name>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
      <spirit:enumeration spirit:text="32">32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_MEM_2_DQSIZE</spirit:name>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
      <spirit:enumeration spirit:text="32">32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_MEM_3_DQSIZE</spirit:name>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
      <spirit:enumeration spirit:text="32">32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_NUM_MEMORY_CHIP</spirit:name>
      <spirit:enumeration spirit:text="1">1</spirit:enumeration>
      <spirit:enumeration spirit:text="2">2</spirit:enumeration>
      <spirit:enumeration spirit:text="3">3</spirit:enumeration>
      <spirit:enumeration spirit:text="4">4</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
      <spirit:enumeration spirit:text="User">User</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>FLASH_TYPEChoice</spirit:name>
      <spirit:enumeration spirit:text="Address A0 bit is the lsb device address" spirit:help="FLASH TYPE 1">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Address A1 bit is the lsb device address" spirit:help="FLASH TYPE 2">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>FLOWTHROUGHChoice</spirit:name>
      <spirit:enumeration spirit:text="Flow-through" spirit:help="SSRAM in flow-through">1</spirit:enumeration>
      <spirit:enumeration spirit:text="Pipeline" spirit:help="SSRAM in pipeline">0</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>HDL_licenseChoice</spirit:name>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>MEMORY_CONFIG_MODEChoice</spirit:name>
      <spirit:enumeration spirit:text="FIXED" spirit:help="FIXED CONFIG">0</spirit:enumeration>
      <spirit:enumeration spirit:text="USER" spirit:help="USER CONFIG">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>SHARED_RWChoice</spirit:name>
      <spirit:enumeration spirit:text="No" spirit:help="Separate read/write enables">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Yes" spirit:help="Shared read/write enables">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>SYNC_SRAMChoice</spirit:name>
      <spirit:enumeration spirit:text="Synchronous" spirit:help="Synchronous SRAM">1</spirit:enumeration>
      <spirit:enumeration spirit:text="Asynchronous" spirit:help="Asynchronous SRAM">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-U">
    <spirit:file>
      <spirit:name>rtl/vlog/core/corememctrl.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-U">
    <spirit:file>
      <spirit:name>rtl/vhdl/core/corememctrl_core_pkg.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/corememctrl.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/components.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-Docs-All">
    <spirit:file>
      <spirit:name>docs/CoreMemCtrl_HB.pdf</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/CoreMemCtrl_RN.pdf</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_STIMULUS_FILESET-U">
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/vlog/bfm_package.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/vlog/bfm_main.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/vlog/bfm_ahbl.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/sync_memory_8dq.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/sync_memory_16dq.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/sync_memory_32dq.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/async_memory_8dq.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/async_memory_16dq.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/async_memory_32dq.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/testbench.v</spirit:name>
      <spirit:userFileType>Verilog</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>testbench</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VHDL_STIMULUS_FILESET-U">
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/vhdl/ahb_misc.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/vhdl/ahb_textio.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/vhdl/ahbl_bfm_package.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/vhdl/bfm_main.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/vhdl/bfm_ahbl.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/corememctrl_pkg.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/async_memory_8dq.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/async_memory_16dq.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/async_memory_32dq.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/sync_memory_dq.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/sync_memory_16dq.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/sync_memory_32dq.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/testbench.vhd</spirit:name>
      <spirit:userFileType>VHDL</spirit:userFileType>
      <spirit:logicalName>COREMEMCTRL_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>testbench</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VERILOG_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/scripts/bfmtovec_compile.tcl</spirit:name>
      <spirit:userFileType>Tcl</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>mti/scripts/wave_user.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/compiler/bfmtovec.exe</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/compiler/bfmtovec.lin</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>mti/scripts/corememctrl_usertb.bfm</spirit:name>
      <spirit:userFileType>BFM</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TB_USER_VHDL_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/scripts/bfmtovec_compile.tcl</spirit:name>
      <spirit:userFileType>Tcl</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>mti/scripts/wave_user.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/compiler/bfmtovec.exe</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>test/amba_bfm/compiler/bfmtovec.lin</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>mti/scripts/corememctrl_usertb.bfm</spirit:name>
      <spirit:userFileType>BFM</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="TGIGEN_TCL_RULES">
    <spirit:file>
      <spirit:name>core_rules.tcl</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>CoreMemCtrl</actel-cc:displayName>
    <actel-cc:description>The Memory Controller is an AHB slave component which supports access to external SRAM and Flash memory resources. The core uses 1 slave slot on the AHB bus.
        </actel-cc:description>
    <actel-cc:packageTimestamp>20210420125640</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="false"/>
    <actel-cc:diveInPermission value="READ_WRITE"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="8.6">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Memory Controllers">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Market Segment">
      <actel-cc:category name="Aerospace">
      </actel-cc:category>
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Medical">
      </actel-cc:category>
      <actel-cc:category name="Consumer">
      </actel-cc:category>
      <actel-cc:category name="Multimedia">
      </actel-cc:category>
      <actel-cc:category name="Gaming">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Temperature Grade" style="hidden">
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Commercial">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Interface Type">
      <actel-cc:category name="AmbaBus">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="IGLOO">
      </actel-cc:category>
      <actel-cc:category name="IGLOOe">
      </actel-cc:category>
      <actel-cc:category name="IGLOO+">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3E">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3L">
      </actel-cc:category>
      <actel-cc:category name="Fusion">
      </actel-cc:category>
      <actel-cc:category name="PA">
      </actel-cc:category>
      <actel-cc:category name="Axcelerator">
      </actel-cc:category>
      <actel-cc:category name="RTAX-S">
      </actel-cc:category>
      <actel-cc:category name="RTSX-S">
      </actel-cc:category>
      <actel-cc:category name="eX">
      </actel-cc:category>
      <actel-cc:category name="IGLOO2">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion">
      </actel-cc:category>
      <actel-cc:category name="RTG4">
      </actel-cc:category>
      <actel-cc:category name="PolarFire">
      </actel-cc:category>
      <actel-cc:category name="PolarFireSoC">
      </actel-cc:category>
    </actel-cc:categories>
  </spirit:vendorExtensions>
</spirit:component>
