{"top":"global.pointwise",
"namespaces":{
  "global":{
    "modules":{
      "MEM":{
        "type":["Record",[
          ["configs",["Array",2413,"BitIn"]],
          ["chain_data_in_0",["Array",16,"BitIn"]],
          ["chain_data_in_1",["Array",16,"BitIn"]],
          ["flush","BitIn"],
          ["config_read","BitIn"],
          ["ren_in",["Array",2,"BitIn"]],
          ["config_en",["Array",2,"BitIn"]],
          ["config_write","BitIn"],
          ["config_data_in",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["wen_in",["Array",2,"BitIn"]],
          ["config_addr_in",["Array",8,"BitIn"]],
          ["addr_in_0",["Array",16,"BitIn"]],
          ["addr_in_1",["Array",16,"BitIn"]],
          ["data_in_0",["Array",16,"BitIn"]],
          ["data_in_1",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4",["Array",16,"Bit"]],
          ["O5","Bit"],
          ["O6",["Array",2,"Bit"]],
          ["O7",["Array",32,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",20,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["mult_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.mult_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_mult_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["mult_stencil_op_hcompute_mult_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c140281636867152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h00000"]}
          },
          "inner_compute$c140281636885200":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c140281636885584":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c140281636886992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h40009"]}
          },
          "inner_compute$i140281634918096_i140281635557712":{
            "modref":"global.PE"
          },
          "inner_compute$i140281634939728_i140281634731216":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["inner_compute$i140281634918096_i140281635557712.inst","inner_compute$c140281636867152.out"],
          ["inner_compute$i140281634939728_i140281634731216.clk_en","inner_compute$c140281636885200.out"],
          ["inner_compute$i140281634918096_i140281635557712.clk_en","inner_compute$c140281636885584.out"],
          ["inner_compute$i140281634939728_i140281634731216.inst","inner_compute$c140281636886992.out"],
          ["self.clk","inner_compute$i140281634918096_i140281635557712.CLK"],
          ["self.mult_stencil_op_hcompute_mult_stencil_write.0","inner_compute$i140281634918096_i140281635557712.O0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_read.0","inner_compute$i140281634918096_i140281635557712.inputs0"],
          ["inner_compute$i140281634939728_i140281634731216.O0","inner_compute$i140281634918096_i140281635557712.inputs1"],
          ["self.clk","inner_compute$i140281634939728_i140281634731216.CLK"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_mapped":{
        "type":["Record",[
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_mult_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_mult_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c140281636867152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h00000"]}
          },
          "c140281636885200":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c140281636885584":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c140281636886992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h40009"]}
          },
          "i140281634918096_i140281635557712":{
            "modref":"global.PE"
          },
          "i140281634939728_i140281634731216":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["i140281634918096_i140281635557712.inst","c140281636867152.out"],
          ["i140281634939728_i140281634731216.clk_en","c140281636885200.out"],
          ["i140281634918096_i140281635557712.clk_en","c140281636885584.out"],
          ["i140281634939728_i140281634731216.inst","c140281636886992.out"],
          ["self.clk","i140281634918096_i140281635557712.CLK"],
          ["self.out_mult_stencil","i140281634918096_i140281635557712.O0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","i140281634918096_i140281635557712.inputs0"],
          ["i140281634939728_i140281634731216.O0","i140281634918096_i140281635557712.inputs1"],
          ["self.clk","i140281634939728_i140281634731216.CLK"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_mult_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_mult_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_mult_stencil_read.0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.op_hcompute_mult_stencil_read_extra_ctrl","self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl"]
        ]
      },
      "mult_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_mult_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_mult_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"],
          ["self.op_hcompute_mult_stencil_write_extra_ctrl","self.op_hcompute_hw_output_stencil_read_extra_ctrl"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U2":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U1":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "pointwise":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "mult_stencil":{
            "modref":"global.mult_stencil_ub"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U4","has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"num_inputs":0,"num_outputs":0,"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]},"use_prebuilt_mem":true,"width":16}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U5"
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"num_inputs":0,"num_outputs":0,"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]},"use_prebuilt_mem":true,"width":16}
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U3"
          },
          "op_hcompute_mult_stencil$inner_compute$c140281636867152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h00000"]}
          },
          "op_hcompute_mult_stencil$inner_compute$c140281636885200":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil$inner_compute$c140281636885584":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil$inner_compute$c140281636886992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",20]},
            "modargs":{"value":[["BitVector",20],"20'h40009"]}
          },
          "op_hcompute_mult_stencil$inner_compute$i140281634918096_i140281635557712":{
            "modref":"global.PE"
          },
          "op_hcompute_mult_stencil$inner_compute$i140281634939728_i140281634731216":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["op_hcompute_mult_stencil$inner_compute$i140281634918096_i140281635557712.inputs0","hw_input_global_wrapper_stencil.op_hcompute_mult_stencil_read.0"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","mult_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","mult_stencil.op_hcompute_hw_output_stencil_read.0"],
          ["op_hcompute_mult_stencil$inner_compute$i140281634918096_i140281635557712.O0","mult_stencil.op_hcompute_mult_stencil_write.0"],
          ["self.reset","mult_stencil.reset"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet.O2"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet.flush"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller_garnet.O2"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller_garnet.flush"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["op_hcompute_mult_stencil$inner_compute$i140281634918096_i140281635557712.inst","op_hcompute_mult_stencil$inner_compute$c140281636867152.out"],
          ["op_hcompute_mult_stencil$inner_compute$i140281634939728_i140281634731216.clk_en","op_hcompute_mult_stencil$inner_compute$c140281636885200.out"],
          ["op_hcompute_mult_stencil$inner_compute$i140281634918096_i140281635557712.clk_en","op_hcompute_mult_stencil$inner_compute$c140281636885584.out"],
          ["op_hcompute_mult_stencil$inner_compute$i140281634939728_i140281634731216.inst","op_hcompute_mult_stencil$inner_compute$c140281636886992.out"],
          ["self.clk","op_hcompute_mult_stencil$inner_compute$i140281634918096_i140281635557712.CLK"],
          ["op_hcompute_mult_stencil$inner_compute$i140281634939728_i140281634731216.O0","op_hcompute_mult_stencil$inner_compute$i140281634918096_i140281635557712.inputs1"],
          ["self.clk","op_hcompute_mult_stencil$inner_compute$i140281634939728_i140281634731216.CLK"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
