// Seed: 2547762315
module module_0 (
    output uwire   id_0,
    input  supply0 id_1
);
  assign id_0 = 'b0 ^ {1'b0, id_1, 1, 1 - -1};
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    id_27,
    id_28,
    input tri1 id_9,
    input supply1 id_10,
    output wor id_11,
    output tri id_12,
    output tri1 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input wor id_16,
    input wor id_17,
    input supply0 id_18,
    input wor id_19,
    input wor id_20,
    input wire id_21,
    input tri0 id_22,
    output logic id_23,
    output wand id_24,
    input wor id_25
);
  always id_23 <= -1 * id_22;
  module_0 modCall_1 (
      id_8,
      id_25
  );
  assign modCall_1.type_3 = 0;
  id_29(
      .id_0(id_20), .id_1(-1 == 1 & ""), .id_2(1)
  );
  assign id_8 = 1;
  wire id_30;
endmodule
