{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@timestamp": "2021-07-22T01:42:00.000000-04:00", "@year": "2021", "@month": "07"}, "ait:date-sort": {"@day": "01", "@year": "2010", "@month": "12"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "12618 Tallinn", "country": "Estonia", "address-part": "Raja 15", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "TUT"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"preferred-name": {"ce:given-name": "D.", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Optimization of FPGA-based circuits for recursive data sorting", "abstracts": "The paper describes sequential and parallel methods of recursive data sorting that are applied to binary trees. Hardware circuits implementing these methods are based on the model of a hierarchical finite state machine, which provides support for recursion in hardware. It is shown that the considered technique allows the known optimization methods for conventional state machines to be applied directly. The described circuits have been implemented in commercial FPGAs and tested in numerous examples. Analysis and comparison of alternative and competitive techniques is also done in the paper. \u00a92010 IEEE.", "correspondence": {"affiliation": {"city-group": "12618 Tallinn", "country": "Estonia", "address-part": "Raja 15", "@country": "est", "organization": [{"$": "Department of Computer Engineering"}, {"$": "TUT"}]}, "person": {"ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "BEC - Bienn. Baltic Electron. Conf., Proc. Bienn. Baltic Electron. Conf.", "@country": "usa", "issuetitle": "BEC 2010 - 2010 12th Biennial Baltic Electronics Conference, Proceedings of the 12th Biennial Baltic Electronics Conference", "volisspag": {"pagerange": {"@first": "129", "@last": "132"}}, "@type": "p", "publicationyear": {"@first": "2010"}, "isbn": {"$": "9781424473588", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2010 12th Biennial Baltic Electronics Conference, BEC 2010", "confsponsors": {"confsponsor": [{"$": "\"Competence Cent.Electron., Info- Commun.Technol. (ELIKO)\""}, {"$": "\"Cent.Excellence Integr. Electron. Syst. Biomed. Eng. (CEBE)\""}, {"$": "TALLINN Week"}], "@complete": "y"}, "confcatnumber": "CFP10BEC-CDR", "conflocation": {"city-group": "Tallinn", "@country": "est"}, "confcode": "83980", "confdate": {"enddate": {"@day": "06", "@year": "2010", "@month": "10"}, "startdate": {"@day": "04", "@year": "2010", "@month": "10"}}}}}, "sourcetitle": "BEC 2010 - 2010 12th Biennial Baltic Electronics Conference, Proceedings of the 12th Biennial Baltic Electronics Conference", "article-number": "5629731", "@srcid": "19700188402", "publicationdate": {"year": "2010", "date-text": {"@xfab-added": "true", "$": "2010"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "CPXCLASS", "classification": [{"classification-code": "603.1", "classification-description": "Machine Tools, General"}, {"classification-code": "723.1", "classification-description": "Computer Programming"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}, {"classification-code": "921.5", "classification-description": "Optimization Techniques"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "07", "@year": "2011", "@month": "03"}}, "itemidlist": {"itemid": [{"$": "361346279", "@idtype": "PUI"}, {"$": "20111013716345", "@idtype": "CPX"}, {"$": "79952141353", "@idtype": "SCP"}, {"$": "79952141353", "@idtype": "SGR"}], "ce:doi": "10.1109/BEC.2010.5629731"}}, "tail": {"bibliography": {"@refcount": "9", "reference": [{"ref-fulltext": "R.D. Chamberlain, N. Ganesan, \"Sorting on Architecturally Diverse Computer Systems\", Proc. of the 3dInternational Workshop on High-Performance Reconfigurable Computing Technology and Applications, Portland, 2009, pp. 39-46.", "@id": "1", "ref-info": {"ref-title": {"ref-titletext": "Sorting on Architecturally Diverse Computer Systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. of the 3dInternational Workshop on High-Performance Reconfigurable Computing Technology and Applications, Portland, 2009"}}, {"ref-fulltext": "F.M.Carrano, Data Abstraction and Problem Solving with C++, The Benjamin/Cumming Publishing Company, Inc., 2006.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-text": "The Benjamin/Cumming Publishing Company, Inc.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data Abstraction and Problem Solving with C++"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms,\" Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, pp. 197-211, 2004.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and their Use for Digital Control\", IEEE Transactions on VLSI Systems, 1999, vol. 7, no. 2, pp. 222-228.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "S. Ninos, A. Dollas, \"Modeling recursion data structures for FPGA-based implementation\", Proc. 18th Int. Conference FPL'08, Germany, 2008, pp. 11-16.", "@id": "5", "ref-info": {"ref-title": {"ref-titletext": "Modeling recursion data structures for FPGA-based implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc. 18th Int. Conference FPL'08, Germany, 2008"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, FPGA-based implementation and comparison of recursive and iterative algorithms, Proceeding of FPL'2005, Tampere, Finland, 2005, pp. 235-240.", "@id": "6", "ref-info": {"ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceeding of FPL'2005, Tampere, Finland, 2005"}}, {"ref-fulltext": "G. D. Hachtel, E. Macii, A. Pardo, and F. Somenzi, \"Markovian Analysis of Large Finite State Machines\", IEEE Trans. Computer-Aided Design, Vol. 15, pp.1479-1493, 1996.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "ref-title": {"ref-titletext": "Markovian Analysis of Large Finite State Machines"}, "refd-itemidlist": {"itemid": {"$": "0030378202", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15"}, "pagerange": {"@first": "1479", "@last": "1493"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.D.", "@_fa": "true", "ce:surname": "Hachtel", "ce:indexed-name": "Hachtel G.D."}, {"@seq": "2", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Macii", "ce:indexed-name": "Macii E."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Pardo", "ce:indexed-name": "Pardo A."}, {"@seq": "4", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Somenzi", "ce:indexed-name": "Somenzi F."}]}, "ref-sourcetitle": "IEEE Trans. Computer-Aided Design"}}, {"ref-fulltext": "W. Nocombining double acute accentth, R. Kolla, \"Spanning Tree Based State Encoding for Lower Power Dissipation\", Technical report, Dept. of Computer Science, University of Wucombining double acute accentrzburg, 1998.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "77955218507", "@idtype": "SGR"}}, "ref-text": "Technical report, Dept. of Computer Science, University of Wucombining double acute accentrzburg", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Noth", "ce:indexed-name": "Noth W."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Kolla", "ce:indexed-name": "Kolla R."}]}, "ref-sourcetitle": "Spanning Tree Based State Encoding for Lower Power Dissipation"}}, {"ref-fulltext": "Available at: http://www.pld.ttu.ee/applets/.", "@id": "9", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.pld.ttu.ee/applets/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "79952144918", "@idtype": "SGR"}}, "ref-text": "Available at"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-79952141353", "dc:description": "The paper describes sequential and parallel methods of recursive data sorting that are applied to binary trees. Hardware circuits implementing these methods are based on the model of a hierarchical finite state machine, which provides support for recursion in hardware. It is shown that the considered technique allows the known optimization methods for conventional state machines to be applied directly. The described circuits have been implemented in commercial FPGAs and tested in numerous examples. Analysis and comparison of alternative and competitive techniques is also done in the paper. \u00a92010 IEEE.", "prism:coverDate": "2010-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79952141353", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "D.", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79952141353"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79952141353&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79952141353&origin=inward"}], "prism:isbn": "9781424473588", "prism:publicationName": "BEC 2010 - 2010 12th Biennial Baltic Electronics Conference, Proceedings of the 12th Biennial Baltic Electronics Conference", "source-id": "19700188402", "citedby-count": "2", "subtype": "cp", "prism:pageRange": "129-132", "dc:title": "Optimization of FPGA-based circuits for recursive data sorting", "prism:endingPage": "132", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/BEC.2010.5629731", "prism:startingPage": "129", "article-number": "5629731", "dc:identifier": "SCOPUS_ID:79952141353"}, "idxterms": {"mainterm": [{"$": "Data sorting", "@weight": "a", "@candidate": "n"}, {"$": "Hardware circuits", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Optimization method", "@weight": "a", "@candidate": "n"}, {"$": "Parallel method", "@weight": "a", "@candidate": "n"}, {"$": "Recursions", "@weight": "a", "@candidate": "n"}, {"$": "State machine", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "D.", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}