PPA Report for dual_clk_sync_pipelined.v (Module: dual_clk_sync_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 7
IO Count: 5
Cell Count: 27

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 274.20 MHz
Reg-to-Reg Critical Path Delay: 2.931 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
