Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'aa' is out of bounds [C:/Users/socce/Desktop/FPGAProjects/ALU/ALU.srcs/sim_1/new/alu_tb.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.a_input
Compiling module xil_defaultlib.b_input
Compiling module xil_defaultlib.lookahead_adder
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.logic_unit
Compiling module xil_defaultlib.logic_unit_top
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_top
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
