read -sv run_verilog_mid/adder_32b_8_92_3abaa450b44b4ac62d1a45e1a1c59e4d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_3abaa450b44b4ac62d1a45e1a1c59e4d_yosys.v
