# ðŸ“˜ even_parity 

ðŸ“¦ Module: even_parity
ðŸ“¥ Inputs
in : 4-bit input vector

ðŸ“¤ Outputs
out : 5-bit output, where out[4] is the even parity bit, and out[3:0] is the original input

ðŸ”§ Functionality
The parity bit (out[4]) is calculated as:

    in[3] ^ in[2] ^ in[1] ^ in[0]
    This XOR operation ensures that the output has even parity.

  # Verilog Code

    module even_parity(in,out);
    input [3:0]in;
    output [4:0]out; //5th bit as parity
    
    assign out = {(in[3]^in[2]^in[1]^in[0]),in};
    endmodule
---


  # Testbench 

    module tb();
      reg [3:0]in;
      wire [4:0]out;
      
      
      even_parity dut(in,out);
      integer i;
      initial begin
       for(i=0;i<10;i=i+1)
        begin
          in = $urandom_range(0,10);
          #10;
        end
      end
      
      
      initial begin
       $monitor("Time = %0t , in = %0b , out = %0b",$time,in,out);
       $dumpfile("parity.vcd");
       $dumpvars(0,tb);
      end
  
  
    endmodule

---

# VCD OUTPUT

  <img width="482" height="178" alt="vcd" src="https://github.com/user-attachments/assets/1b1389de-5426-476f-87ca-c66db85562a6" />

# GTKWAVE OUTPUT

<img width="1919" height="306" alt="gtkwave" src="https://github.com/user-attachments/assets/b2abf140-db58-4ba0-b4f0-577fca01108c" />


# YOSYS AND SKY130 

1] read_verilog
2] read_liberty
3] hierarchy
 
  <img width="1216" height="383" alt="verilog+liberty" src="https://github.com/user-attachments/assets/92660919-032f-4d1b-8970-7a934730064e" />

4] proc 

  <img width="1054" height="315" alt="afterproc yosys_show" src="https://github.com/user-attachments/assets/71155a0e-8bb8-4a88-b0d3-f54ab3369919" />

5] opt 

 <img width="1054" height="340" alt="after_proc_opt yosys_show" src="https://github.com/user-attachments/assets/bd600460-ae3b-49d9-bcf2-902a94b60374" />

6] Techmap 

  <img width="1142" height="340" alt="techmap yosys_show" src="https://github.com/user-attachments/assets/31db7ee7-575b-4031-8541-58ccb4e58dbe" />

7] opt 

 <img width="1142" height="340" alt="techmap_opt yosys_show" src="https://github.com/user-attachments/assets/4b12f2d4-c09b-4d9d-9162-63faf1ea249f" />

8] abc 

  <img width="1288" height="351" alt="abc yosys_show" src="https://github.com/user-attachments/assets/11af057b-f20a-4a7e-90d2-7ebf2431e56f" />

9] opt  
 
 <img width="1288" height="325" alt="abc_opt yosys_show" src="https://github.com/user-attachments/assets/d036510c-a4a3-426d-8d21-b7d1ee5484ca" />

10 stat

  <img width="648" height="319" alt="stat" src="https://github.com/user-attachments/assets/df99244b-9a55-47a1-a795-f10e9eb9e5ce" /> 

11] write_verilog 

        /* Generated by Yosys 0.33 (git sha1 2584903a060) */
        
        /* top =  1  */
        /* src = "even_parity_detector.v:1.1-6.10" */
        module even_parity(in, out);
          wire _0_;
          /* src = "even_parity_detector.v:2.12-2.14" */
          input [3:0] in;
          wire [3:0] in;
          /* src = "even_parity_detector.v:3.13-3.16" */
          output [4:0] out;
          wire [4:0] out;
          sky130_fd_sc_hd__xnor3_1 _1_ (
            .A(in[3]),
            .B(in[2]),
            .C(in[1]),
            .X(_0_)
          );
          sky130_fd_sc_hd__xnor2_1 _2_ (
            .A(in[0]),
            .B(_0_),
            .Y(out[4])
          );
          assign out[3:0] = in;
        endmodule
        
---  
