\hypertarget{struct_i_w_d_g___type_def}{\section{I\-W\-D\-G\-\_\-\-Type\-Def Struct Reference}
\label{struct_i_w_d_g___type_def}\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}}
}


Independent W\-A\-T\-C\-H\-D\-O\-G.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{K\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{P\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{R\-L\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Independent W\-A\-T\-C\-H\-D\-O\-G. 

\subsection{Field Documentation}
\hypertarget{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}!K\-R@{K\-R}}
\index{K\-R@{K\-R}!IWDG_TypeDef@{I\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{K\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t K\-R}}\label{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}
I\-W\-D\-G Key register, Address offset\-: 0x00 \hypertarget{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}!P\-R@{P\-R}}
\index{P\-R@{P\-R}!IWDG_TypeDef@{I\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t P\-R}}\label{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}
I\-W\-D\-G Prescaler register, Address offset\-: 0x04 \hypertarget{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}!R\-L\-R@{R\-L\-R}}
\index{R\-L\-R@{R\-L\-R}!IWDG_TypeDef@{I\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{R\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t R\-L\-R}}\label{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}
I\-W\-D\-G Reload register, Address offset\-: 0x08 \hypertarget{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{\index{I\-W\-D\-G\-\_\-\-Type\-Def@{I\-W\-D\-G\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!IWDG_TypeDef@{I\-W\-D\-G\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-R}}\label{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
I\-W\-D\-G Status register, Address offset\-: 0x0\-C 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
