Warning: Worst timing paths might not be returned. (TIM-104)
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 3
        -greater_path 0.00
        -max_paths 1000000
Design : full_control_system
Version: J-2014.09-SP5
Date   : Thu Mar 15 11:28:29 2018
****************************************

Operating Conditions: ff_typical_min_0p99v_m40c   Library: sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c
Wire Load Model Mode: top

  Startpoint: DUT_SM5_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U613/Y (BUFH_X11M_A9TR)                                 8.47       8.51 f
  SM5_remaining[2] (out)                                  2.49      10.99 f
  data arrival time                                                 10.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[0]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[0]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U422/Y (BUFH_X11M_A9TR)                                 8.47       8.51 f
  SM5_remaining[0] (out)                                  2.49      10.99 f
  data arrival time                                                 10.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U611/Y (BUFH_X11M_A9TR)                                 8.47       8.51 f
  SM9_remaining[2] (out)                                  2.49      10.99 f
  data arrival time                                                 10.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[0]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[0]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U420/Y (BUFH_X11M_A9TR)                                 8.47       8.51 f
  SM10_remaining[0] (out)                                 2.49      10.99 f
  data arrival time                                                 10.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[0]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[0]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U421/Y (BUFH_X11M_A9TR)                                 8.47       8.51 f
  SM12_remaining[0] (out)                                 2.49      10.99 f
  data arrival time                                                 10.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U610/Y (BUFH_X11M_A9TR)                                 8.47       8.51 f
  SM16_remaining[2] (out)                                 2.49      10.99 f
  data arrival time                                                 10.99
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U617/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM2_remaining[2] (out)                                  2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U618/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM3_remaining[2] (out)                                  2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U619/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM4_remaining[2] (out)                                  2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U614/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM6_remaining[2] (out)                                  2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U615/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM7_remaining[2] (out)                                  2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U616/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM8_remaining[2] (out)                                  2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U612/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM11_remaining[2] (out)                                 2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U608/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM14_remaining[2] (out)                                 2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U609/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM15_remaining[2] (out)                                 2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 f
  U423/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM1_remaining[2] (out)                                  2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U425/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM10_remaining[2] (out)                                 2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U424/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM12_remaining[2] (out)                                 2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 f
  U426/Y (BUFH_X11M_A9TR)                                 8.48       8.52 f
  SM13_remaining[2] (out)                                 2.49      11.01 f
  data arrival time                                                 11.01
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 f
  U629/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM1_remaining[0] (out)                                  2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 f
  U630/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM2_remaining[0] (out)                                  2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 f
  U631/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM3_remaining[0] (out)                                  2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 f
  U632/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM4_remaining[0] (out)                                  2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 f
  U626/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM6_remaining[0] (out)                                  2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 f
  U627/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM7_remaining[0] (out)                                  2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 f
  U628/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM8_remaining[0] (out)                                  2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 f
  U624/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM9_remaining[0] (out)                                  2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 f
  U625/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM11_remaining[0] (out)                                 2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 f
  U620/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM13_remaining[0] (out)                                 2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 f
  U621/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM14_remaining[0] (out)                                 2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 f
  U622/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM15_remaining[0] (out)                                 2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 f
  U623/Y (BUFH_X11M_A9TR)                                 8.49       8.53 f
  SM16_remaining[0] (out)                                 2.49      11.02 f
  data arrival time                                                 11.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U816/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM1_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U832/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM1_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U817/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM2_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U833/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM2_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U818/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM3_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U834/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM3_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U819/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM4_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U835/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM4_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U820/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM5_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U836/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM5_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U821/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM6_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U837/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM6_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U822/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM7_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U838/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM7_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U823/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM8_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U839/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM8_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U824/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM9_remaining[3] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U840/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM9_remaining[1] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U825/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM10_remaining[3] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U841/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM10_remaining[1] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U826/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM11_remaining[3] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U842/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM11_remaining[1] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U827/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM12_remaining[3] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U843/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM12_remaining[1] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U828/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM13_remaining[3] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U844/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM13_remaining[1] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U829/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM14_remaining[3] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U845/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM14_remaining[1] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U830/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM15_remaining[3] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U846/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM15_remaining[1] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U831/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM16_remaining[3] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U847/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM16_remaining[1] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U633/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM1_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U645/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM2_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U657/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM3_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U668/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM4_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U679/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM5_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U692/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM6_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U703/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM7_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U714/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM8_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 f
  U725/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM9_remaining[4] (out)                                  2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U737/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM10_remaining[4] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U749/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM11_remaining[4] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U760/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM12_remaining[4] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U772/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM13_remaining[4] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U783/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM14_remaining[4] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U794/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM15_remaining[4] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 f
  U805/Y (BUFH_X11M_A9TR)                                 8.50       8.55 f
  SM16_remaining[4] (out)                                 2.49      11.03 f
  data arrival time                                                 11.03
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U816/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM1_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U832/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM1_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U817/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM2_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U833/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM2_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U818/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM3_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U834/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM3_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U819/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM4_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U835/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM4_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U820/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM5_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U836/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM5_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U821/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM6_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U837/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM6_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U822/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM7_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U838/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM7_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U823/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM8_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U839/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM8_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U824/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM9_remaining[3] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U840/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM9_remaining[1] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U825/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM10_remaining[3] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U841/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM10_remaining[1] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U826/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM11_remaining[3] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U842/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM11_remaining[1] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U827/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM12_remaining[3] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U843/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM12_remaining[1] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U828/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM13_remaining[3] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U844/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM13_remaining[1] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U829/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM14_remaining[3] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U845/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM14_remaining[1] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U830/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM15_remaining[3] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U846/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM15_remaining[1] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[3]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[3]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[3]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U831/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM16_remaining[3] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[1]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[1]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[1]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U847/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM16_remaining[1] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U633/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM1_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U645/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM2_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U657/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM3_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U668/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM4_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U679/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM5_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U692/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM6_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U703/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM7_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U714/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM8_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04       0.04 r
  U725/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM9_remaining[4] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U737/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM10_remaining[4] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U749/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM11_remaining[4] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U760/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM12_remaining[4] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U772/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM13_remaining[4] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U783/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM14_remaining[4] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U794/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM15_remaining[4] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[4]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[4]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[4]/CK (DFFQ_X2M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[4]/Q (DFFQ_X2M_A9TR)     0.04      0.04 r
  U805/Y (BUFH_X11M_A9TR)                                10.12      10.16 r
  SM16_remaining[4] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 r
  U629/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM1_remaining[0] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 r
  U630/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM2_remaining[0] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 r
  U631/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM3_remaining[0] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 r
  U632/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM4_remaining[0] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 r
  U626/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM6_remaining[0] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 r
  U627/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM7_remaining[0] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 r
  U628/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM8_remaining[0] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04       0.04 r
  U624/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM9_remaining[0] (out)                                  2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 r
  U625/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM11_remaining[0] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 r
  U620/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM13_remaining[0] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 r
  U621/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM14_remaining[0] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 r
  U622/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM15_remaining[0] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[0]/CK (DFFQ_X3M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[0]/Q (DFFQ_X3M_A9TR)     0.04      0.04 r
  U623/Y (BUFH_X11M_A9TR)                                10.12      10.17 r
  SM16_remaining[0] (out)                                 2.49      12.65 r
  data arrival time                                                 12.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM1_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM1_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM1_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM1_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U423/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM1_remaining[2] (out)                                  2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U425/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM10_remaining[2] (out)                                 2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U424/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM12_remaining[2] (out)                                 2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM13_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM13_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM13_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM13_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U426/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM13_remaining[2] (out)                                 2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM2_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM2_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM2_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM2_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U617/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM2_remaining[2] (out)                                  2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM3_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM3_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM3_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM3_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U618/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM3_remaining[2] (out)                                  2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM4_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM4_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM4_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM4_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U619/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM4_remaining[2] (out)                                  2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM6_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM6_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM6_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM6_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U614/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM6_remaining[2] (out)                                  2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM7_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM7_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM7_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM7_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U615/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM7_remaining[2] (out)                                  2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM8_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM8_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM8_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM8_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U616/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM8_remaining[2] (out)                                  2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM11_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM11_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM11_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM11_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U612/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM11_remaining[2] (out)                                 2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM14_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM14_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM14_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM14_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U608/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM14_remaining[2] (out)                                 2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM15_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM15_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM15_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM15_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U609/Y (BUFH_X11M_A9TR)                                10.14      10.18 r
  SM15_remaining[2] (out)                                 2.49      12.66 r
  data arrival time                                                 12.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U613/Y (BUFH_X11M_A9TR)                                10.15      10.19 r
  SM5_remaining[2] (out)                                  2.49      12.68 r
  data arrival time                                                 12.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM5_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM5_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM5_adjuster/remaining_reg[0]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM5_adjuster/remaining_reg[0]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U422/Y (BUFH_X11M_A9TR)                                10.15      10.19 r
  SM5_remaining[0] (out)                                  2.49      12.68 r
  data arrival time                                                 12.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM9_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM9_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM9_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00      0.00 r
  DUT_SM9_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04       0.04 r
  U611/Y (BUFH_X11M_A9TR)                                10.15      10.19 r
  SM9_remaining[2] (out)                                  2.49      12.68 r
  data arrival time                                                 12.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM10_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM10_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM10_adjuster/remaining_reg[0]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM10_adjuster/remaining_reg[0]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U420/Y (BUFH_X11M_A9TR)                                10.15      10.19 r
  SM10_remaining[0] (out)                                 2.49      12.68 r
  data arrival time                                                 12.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM12_adjuster/remaining_reg[0]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM12_remaining[0]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM12_adjuster/remaining_reg[0]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM12_adjuster/remaining_reg[0]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U421/Y (BUFH_X11M_A9TR)                                10.15      10.19 r
  SM12_remaining[0] (out)                                 2.49      12.68 r
  data arrival time                                                 12.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: DUT_SM16_adjuster/remaining_reg[2]
              (rising edge-triggered flip-flop clocked by clk_sm)
  Endpoint: SM16_remaining[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  full_control_system Small                sc9_cln40g_base_rvt_ff_typical_min_0p99v_m40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DUT_SM16_adjuster/remaining_reg[2]/CK (DFFQ_X4M_A9TR)     0.00     0.00 r
  DUT_SM16_adjuster/remaining_reg[2]/Q (DFFQ_X4M_A9TR)     0.04      0.04 r
  U610/Y (BUFH_X11M_A9TR)                                10.15      10.19 r
  SM16_remaining[2] (out)                                 2.49      12.68 r
  data arrival time                                                 12.68
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
