

================================================================
== Vitis HLS Report for 'loop_sequential_assert'
================================================================
* Date:           Sat Aug 14 18:02:30 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        assertion_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.324 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      516|  60.000 ns|  5.160 us|    7|  517|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- SUM_X   |        1|      256|         2|          1|          1|  1 ~ 256|       yes|
        |- SUM_Y   |        1|      256|         2|          1|          1|  1 ~ 256|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    114|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     95|    -|
|Register         |        -|    -|      79|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      79|    209|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |X_accum_V_1_fu_204_p2    |         +|   0|  0|  14|          13|          13|
    |Y_accum_V_1_fu_248_p2    |         +|   0|  0|  14|          13|          13|
    |add_ln26_1_fu_180_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln26_fu_174_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln32_1_fu_224_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln32_fu_218_p2       |         +|   0|  0|  14|           9|           1|
    |icmp_ln890_1_fu_234_p2   |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln890_fu_190_p2     |      icmp|   0|  0|  11|           9|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 114|          80|          54|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |X_accum_V_reg_135        |   9|          2|   13|         26|
    |Y_accum_V_reg_158        |   9|          2|   13|         26|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  14|          3|    1|          3|
    |i_1_reg_147              |   9|          2|    6|         12|
    |i_reg_124                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  95|         20|   41|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |X_accum_V_reg_135        |  13|   0|   13|          0|
    |Y_accum_V_reg_158        |  13|   0|   13|          0|
    |add_ln26_reg_264         |   9|   0|    9|          0|
    |add_ln32_reg_293         |   9|   0|    9|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |i_1_cast2_reg_307        |   6|   0|   64|         58|
    |i_1_reg_147              |   6|   0|    6|          0|
    |i_cast1_reg_278          |   6|   0|   64|         58|
    |i_reg_124                |   6|   0|    6|          0|
    |icmp_ln890_1_reg_303     |   1|   0|    1|          0|
    |icmp_ln890_reg_274       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  79|   0|  195|        116|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------+-----+-----+------------+------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_sequential_assert|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_sequential_assert|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_sequential_assert|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_sequential_assert|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_sequential_assert|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_sequential_assert|  return value|
|A_address0  |  out|    5|   ap_memory|                       A|         array|
|A_ce0       |  out|    1|   ap_memory|                       A|         array|
|A_q0        |   in|    8|   ap_memory|                       A|         array|
|B_address0  |  out|    5|   ap_memory|                       B|         array|
|B_ce0       |  out|    1|   ap_memory|                       B|         array|
|B_q0        |   in|    8|   ap_memory|                       B|         array|
|X_address0  |  out|    5|   ap_memory|                       X|         array|
|X_ce0       |  out|    1|   ap_memory|                       X|         array|
|X_we0       |  out|    1|   ap_memory|                       X|         array|
|X_d0        |  out|   16|   ap_memory|                       X|         array|
|Y_address0  |  out|    5|   ap_memory|                       Y|         array|
|Y_ce0       |  out|    1|   ap_memory|                       Y|         array|
|Y_we0       |  out|    1|   ap_memory|                       Y|         array|
|Y_d0        |  out|   16|   ap_memory|                       Y|         array|
|xlimit      |   in|    8|     ap_none|                  xlimit|        scalar|
|ylimit      |   in|    8|     ap_none|                  ylimit|        scalar|
+------------+-----+-----+------------+------------------------+--------------+

