// Seed: 3788552874
module module_0 #(
    parameter id_30 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output tri1 id_3;
  input wire id_2;
  inout wire id_1;
  logic id_28;
  uwire id_29 = 1;
  parameter id_30 = 1;
  wire id_31;
  defparam id_30.id_30 = id_30;
  assign id_3 = ~id_1;
  assign id_3 = id_27 ? id_8 === -1 : 1'h0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output reg id_2;
  inout logic [7:0] id_1;
  always @(1'b0)
    if (-1'h0) begin : LABEL_0
      id_2 = id_1;
      if (1) if (1) id_2 = 'b0;
    end else begin : LABEL_1
      id_2 = 1'b0;
      id_2 = new[id_1];
    end
  wire id_3;
  localparam id_4 = 1;
  wire id_5;
  assign id_1[1] = 1 ? 1 : -1;
  logic id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_4,
      id_3,
      id_4,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_4,
      id_3,
      id_4,
      id_4,
      id_5,
      id_6,
      id_5,
      id_3,
      id_4,
      id_4,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_3
  );
  logic [-1 : ""] id_7;
  assign id_7 = 1 === "";
endmodule
