{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 17:05:59 2019 " "Info: Processing started: Tue Apr 02 17:05:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Scounter2 -c Scounter2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Scounter2 -c Scounter2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CK register register inst inst 340.02 MHz Internal " "Info: Clock \"CK\" Internal fmax is restricted to 340.02 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.496 ns + Longest register register " "Info: + Longest register to register delay is 1.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X2_Y4_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N9; Fanout = 3; REG Node = 'inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.370 ns) 0.822 ns Selector1:inst5\|inst2~165 2 COMB LCCOMB_X2_Y4_N30 1 " "Info: 2: + IC(0.452 ns) + CELL(0.370 ns) = 0.822 ns; Loc. = LCCOMB_X2_Y4_N30; Fanout = 1; COMB Node = 'Selector1:inst5\|inst2~165'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { inst Selector1:inst5|inst2~165 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "D:/quartualsProject/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.388 ns Selector1:inst5\|inst2~166 3 COMB LCCOMB_X2_Y4_N8 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.388 ns; Loc. = LCCOMB_X2_Y4_N8; Fanout = 1; COMB Node = 'Selector1:inst5\|inst2~166'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { Selector1:inst5|inst2~165 Selector1:inst5|inst2~166 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "D:/quartualsProject/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.496 ns inst 4 REG LCFF_X2_Y4_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.496 ns; Loc. = LCFF_X2_Y4_N9; Fanout = 3; REG Node = 'inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector1:inst5|inst2~166 inst } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 45.72 % ) " "Info: Total cell delay = 0.684 ns ( 45.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 54.28 % ) " "Info: Total interconnect delay = 0.812 ns ( 54.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst Selector1:inst5|inst2~165 Selector1:inst5|inst2~166 inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "1.496 ns" { inst {} Selector1:inst5|inst2~165 {} Selector1:inst5|inst2~166 {} inst {} } { 0.000ns 0.452ns 0.360ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.862 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns inst 3 REG LCFF_X2_Y4_N9 3 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X2_Y4_N9; Fanout = 3; REG Node = 'inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CK~clkctrl inst } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns inst 3 REG LCFF_X2_Y4_N9 3 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X2_Y4_N9; Fanout = 3; REG Node = 'inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CK~clkctrl inst } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst Selector1:inst5|inst2~165 Selector1:inst5|inst2~166 inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "1.496 ns" { inst {} Selector1:inst5|inst2~165 {} Selector1:inst5|inst2~166 {} inst {} } { 0.000ns 0.452ns 0.360ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst EN CK 5.049 ns register " "Info: tsu for register \"inst\" (data pin = \"EN\", clock pin = \"CK\") is 5.049 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.951 ns + Longest pin register " "Info: + Longest pin to register delay is 7.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns EN 1 PIN PIN_41 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_41; Fanout = 2; PIN Node = 'EN'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 520 -24 144 536 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.631 ns) + CELL(0.651 ns) 7.277 ns Selector1:inst5\|inst2~165 2 COMB LCCOMB_X2_Y4_N30 1 " "Info: 2: + IC(5.631 ns) + CELL(0.651 ns) = 7.277 ns; Loc. = LCCOMB_X2_Y4_N30; Fanout = 1; COMB Node = 'Selector1:inst5\|inst2~165'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { EN Selector1:inst5|inst2~165 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "D:/quartualsProject/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 7.843 ns Selector1:inst5\|inst2~166 3 COMB LCCOMB_X2_Y4_N8 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 7.843 ns; Loc. = LCCOMB_X2_Y4_N8; Fanout = 1; COMB Node = 'Selector1:inst5\|inst2~166'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { Selector1:inst5|inst2~165 Selector1:inst5|inst2~166 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "D:/quartualsProject/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.951 ns inst 4 REG LCFF_X2_Y4_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.951 ns; Loc. = LCFF_X2_Y4_N9; Fanout = 3; REG Node = 'inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector1:inst5|inst2~166 inst } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 24.65 % ) " "Info: Total cell delay = 1.960 ns ( 24.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.991 ns ( 75.35 % ) " "Info: Total interconnect delay = 5.991 ns ( 75.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.951 ns" { EN Selector1:inst5|inst2~165 Selector1:inst5|inst2~166 inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.951 ns" { EN {} EN~combout {} Selector1:inst5|inst2~165 {} Selector1:inst5|inst2~166 {} inst {} } { 0.000ns 0.000ns 5.631ns 0.360ns 0.000ns } { 0.000ns 0.995ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.862 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns inst 3 REG LCFF_X2_Y4_N9 3 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X2_Y4_N9; Fanout = 3; REG Node = 'inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CK~clkctrl inst } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 256 336 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.951 ns" { EN Selector1:inst5|inst2~165 Selector1:inst5|inst2~166 inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.951 ns" { EN {} EN~combout {} Selector1:inst5|inst2~165 {} Selector1:inst5|inst2~166 {} inst {} } { 0.000ns 0.000ns 5.631ns 0.360ns 0.000ns } { 0.000ns 0.995ns 0.651ns 0.206ns 0.108ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK CN inst1 8.805 ns register " "Info: tco from clock \"CK\" to destination pin \"CN\" through register \"inst1\" is 8.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 2.862 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns inst1 3 REG LCFF_X2_Y4_N27 4 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 4; REG Node = 'inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CK~clkctrl inst1 } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.639 ns + Longest register pin " "Info: + Longest register to pin delay is 5.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LCFF_X2_Y4_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 4; REG Node = 'inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.651 ns) 1.419 ns inst13 2 COMB LCCOMB_X2_Y4_N28 1 " "Info: 2: + IC(0.768 ns) + CELL(0.651 ns) = 1.419 ns; Loc. = LCCOMB_X2_Y4_N28; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { inst1 inst13 } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -56 712 776 -8 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(3.286 ns) 5.639 ns CN 3 PIN PIN_57 0 " "Info: 3: + IC(0.934 ns) + CELL(3.286 ns) = 5.639 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'CN'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "4.220 ns" { inst13 CN } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -40 776 952 -24 "CN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.937 ns ( 69.82 % ) " "Info: Total cell delay = 3.937 ns ( 69.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 30.18 % ) " "Info: Total interconnect delay = 1.702 ns ( 30.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.639 ns" { inst1 inst13 CN } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.639 ns" { inst1 {} inst13 {} CN {} } { 0.000ns 0.768ns 0.934ns } { 0.000ns 0.651ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.639 ns" { inst1 inst13 CN } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.639 ns" { inst1 {} inst13 {} CN {} } { 0.000ns 0.768ns 0.934ns } { 0.000ns 0.651ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst1 LD CK -3.868 ns register " "Info: th for register \"inst1\" (data pin = \"LD\", clock pin = \"CK\") is -3.868 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 2.862 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CK~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CK CK~clkctrl } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 64 -32 136 80 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.862 ns inst1 3 REG LCFF_X2_Y4_N27 4 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 4; REG Node = 'inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { CK~clkctrl inst1 } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.10 % ) " "Info: Total cell delay = 1.806 ns ( 63.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 36.90 % ) " "Info: Total interconnect delay = 1.056 ns ( 36.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.036 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns LD 1 PIN PIN_56 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 2; PIN Node = 'LD'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 320 -24 144 336 "LD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.738 ns) + CELL(0.206 ns) 6.928 ns Selector1:inst7\|inst2~40 2 COMB LCCOMB_X2_Y4_N26 1 " "Info: 2: + IC(5.738 ns) + CELL(0.206 ns) = 6.928 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'Selector1:inst7\|inst2~40'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.944 ns" { LD Selector1:inst7|inst2~40 } "NODE_NAME" } } { "../Selector1/Selector1.bdf" "" { Schematic "D:/quartualsProject/Selector1/Selector1.bdf" { { 80 544 608 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.036 ns inst1 3 REG LCFF_X2_Y4_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.036 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 4; REG Node = 'inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector1:inst7|inst2~40 inst1 } "NODE_NAME" } } { "Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { -8 520 600 56 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 18.45 % ) " "Info: Total cell delay = 1.298 ns ( 18.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.738 ns ( 81.55 % ) " "Info: Total interconnect delay = 5.738 ns ( 81.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.036 ns" { LD Selector1:inst7|inst2~40 inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.036 ns" { LD {} LD~combout {} Selector1:inst7|inst2~40 {} inst1 {} } { 0.000ns 0.000ns 5.738ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CK CK~clkctrl inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CK {} CK~combout {} CK~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.036 ns" { LD Selector1:inst7|inst2~40 inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.036 ns" { LD {} LD~combout {} Selector1:inst7|inst2~40 {} inst1 {} } { 0.000ns 0.000ns 5.738ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 17:05:59 2019 " "Info: Processing ended: Tue Apr 02 17:05:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
