`begin_keywords "1800-2012"
module ixc_uclk_sample ( so, si );
output wire logic so ;
input wire logic si ;
endmodule
`end_keywords
/**portGenericDumpBegin so si portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
