;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	SPL 0, <402
	DJN -1, @-20
	SUB @12, @10
	CMP @100, @23
	SUB -1, <-20
	SUB #12, @20
	SUB #12, @20
	CMP -1, <-20
	SUB @28, -103
	SUB #12, @20
	SUB @10, -20
	SUB @121, 103
	DJN <720, -420
	CMP #12, @20
	ADD 100, @200
	SLT 121, 200
	SLT 30, 9
	SUB 100, -101
	SUB @121, 170
	SUB 10, -2
	SPL 0, <402
	CMP 1, <-1
	SUB @12, @10
	CMP @12, @10
	ADD -1, <-20
	CMP @12, @10
	CMP @12, @10
	DAT <12, <200
	DAT #121, #170
	ADD @121, 103
	SPL <300, 990
	CMP 1, <-1
	CMP @10, -320
	ADD @10, -20
	SUB @121, 170
	CMP @-127, 100
	ADD @10, -20
	CMP @10, -320
	DAT #121, #103
	CMP -207, <-120
	MOV -4, <-620
	SUB #12, @20
	DAT #-207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
