continuous assignment: asssign x=y (can use it out of always blocks procedure)
blocking assignment: x=y (Can only be used inside a procedure, and using for combinational circuit)
non-assignment: x<=y (Can only be used inside a procedurem , and using for clock circuit)

source:https://hdlbits.01xz.net/wiki/Alwaysblock2

// synthesis verilog_input_version verilog_2001
module top_module(
    input clk,
    input a,
    input b,
    output wire out_assign,
    output reg out_always_comb,
    output reg out_always_ff   );
    
    assign out_assign=a^b;
    
    always @(out_always_comb)
        out_always_comb = a^b;    //blocking assignment,像C code一樣,逐行運算, most of using at combinational circuit (將資料在一個clock直接往下遞給全部)
    
    always @(posedge clk)         //non-blocking assignment,同時運算, most of using at sequential circuit(將資料隨著clock一個一個往下遞)
        out_always_ff<=a^b;

endmodule
