INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/eeberhardt_mux/eeberhardt_mux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
