

================================================================
== Vitis HLS Report for 'packComplex'
================================================================
* Date:           Sun Jun 27 17:41:20 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        hls-proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.282 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        ?|        ?|         7|          1|          1|     ?|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     99|    -|
|Register         |        -|    -|     141|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     141|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |sitodp_64ns_64_6_no_dsp_1_U1  |sitodp_64ns_64_6_no_dsp_1  |        0|   0|  0|   0|    0|
    |sitodp_64ns_64_6_no_dsp_1_U2  |sitodp_64ns_64_6_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                         |                           |        0|   0|  0|   0|    0|
    +------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  10|           5|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |dst_blk_n                |   9|          2|    1|          2|
    |eos_blk_n                |   9|          2|    1|          2|
    |eos_din                  |  15|          3|    1|          3|
    |imag_in_TDATA_blk_n      |   9|          2|    1|          2|
    |real_in_TDATA_blk_n      |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         21|    9|         21|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_temp_imag_reg_142      |  64|   0|   64|          0|
    |a_temp_real_reg_137      |  64|   0|   64|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_last_V_reg_128       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 141|   0|  141|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  packComplex  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  packComplex  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  packComplex  | return value |
|start_full_n    |  in |    1| ap_ctrl_hs |  packComplex  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  packComplex  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |  packComplex  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  packComplex  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  packComplex  | return value |
|start_out       | out |    1| ap_ctrl_hs |  packComplex  | return value |
|start_write     | out |    1| ap_ctrl_hs |  packComplex  | return value |
|dst_din         | out |  128|   ap_fifo  |      dst      |    pointer   |
|dst_full_n      |  in |    1|   ap_fifo  |      dst      |    pointer   |
|dst_write       | out |    1|   ap_fifo  |      dst      |    pointer   |
|eos_din         | out |    1|   ap_fifo  |      eos      |    pointer   |
|eos_full_n      |  in |    1|   ap_fifo  |      eos      |    pointer   |
|eos_write       | out |    1|   ap_fifo  |      eos      |    pointer   |
|real_in_TDATA   |  in |   64|    axis    | real_V_data_V |    pointer   |
|real_in_TVALID  |  in |    1|    axis    | real_V_last_V |    pointer   |
|real_in_TREADY  | out |    1|    axis    | real_V_last_V |    pointer   |
|real_in_TLAST   |  in |    1|    axis    | real_V_last_V |    pointer   |
|real_in_TKEEP   |  in |    8|    axis    | real_V_keep_V |    pointer   |
|imag_in_TDATA   |  in |   64|    axis    | imag_V_data_V |    pointer   |
|imag_in_TVALID  |  in |    1|    axis    | imag_V_last_V |    pointer   |
|imag_in_TREADY  | out |    1|    axis    | imag_V_last_V |    pointer   |
|imag_in_TLAST   |  in |    1|    axis    | imag_V_last_V |    pointer   |
|imag_in_TKEEP   |  in |    8|    axis    | imag_V_keep_V |    pointer   |
+----------------+-----+-----+------------+---------------+--------------+

