<dec f='linux-4.18.y/include/linux/clk-provider.h' l='520' type='int clk_mux_val_to_index(struct clk_hw * hw, u32 * table, unsigned int flags, unsigned int val)'/>
<def f='linux-4.18.y/drivers/clk/clk-mux.c' l='29' ll='53' type='int clk_mux_val_to_index(struct clk_hw * hw, u32 * table, unsigned int flags, unsigned int val)'/>
<dec f='linux-4.18.y/drivers/clk/clk-mux.c' l='54' type='int clk_mux_val_to_index(struct clk_hw * , u32 * , unsigned int , unsigned int )'/>
<use f='linux-4.18.y/drivers/clk/clk-mux.c' l='54' c='clk_mux_val_to_index'/>
<use f='linux-4.18.y/drivers/clk/clk-mux.c' l='54' u='a'/>
<use f='linux-4.18.y/drivers/clk/clk-mux.c' l='54' u='a'/>
<use f='linux-4.18.y/drivers/clk/clk-mux.c' l='82' u='c' c='clk_mux_get_parent'/>
<doc f='linux-4.18.y/drivers/clk/clk-mux.c' l='19'>/*
 * DOC: basic adjustable multiplexer clock that cannot gate
 *
 * Traits of this clock:
 * prepare - clk_prepare only ensures that parents are prepared
 * enable - clk_enable only ensures that parents are enabled
 * rate - rate is only affected by parent switching.  No clk_set_rate support
 * parent - parent is adjustable through clk_set_parent
 */</doc>
