<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Freescale&#39;s Kinetis KLx3 Peripheral Drivers: MCG FLL Configuration Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Freescale&#39;s Kinetis KLx3 Peripheral Drivers
   &#160;<span id="projectnumber">EAR1.0</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>	
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">MCG FLL Configuration Structures<div class="ingroups"><a class="el" href="group__mcg__drv.html">MCG Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadcfa24d974d7ea1d10ecb812bb7d650b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcfa24d974d7ea1d10ecb812bb7d650b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#gadcfa24d974d7ea1d10ecb812bb7d650b">FLL_MODULE_CONFIG_FEI_20_25MHZ</a></td></tr>
<tr class="memdesc:gadcfa24d974d7ea1d10ecb812bb7d650b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage internal with DCO range in 20-25MHz (FLL factor 640). <br/></td></tr>
<tr class="separator:gadcfa24d974d7ea1d10ecb812bb7d650b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc4fcd4a765f54a29bcdef781045939"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fc4fcd4a765f54a29bcdef781045939"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga0fc4fcd4a765f54a29bcdef781045939">FLL_MODULE_CONFIG_FEI_24MHZ</a></td></tr>
<tr class="memdesc:ga0fc4fcd4a765f54a29bcdef781045939"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage internal with DCO range in 24MHz (FLL factor 732). <br/></td></tr>
<tr class="separator:ga0fc4fcd4a765f54a29bcdef781045939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad240d5137f0c625ab6eb11801ab45233"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad240d5137f0c625ab6eb11801ab45233"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#gad240d5137f0c625ab6eb11801ab45233">FLL_MODULE_CONFIG_FEI_40_50MHZ</a></td></tr>
<tr class="memdesc:gad240d5137f0c625ab6eb11801ab45233"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage internal with DCO range in 40-50MHz (FLL factor 1280). <br/></td></tr>
<tr class="separator:gad240d5137f0c625ab6eb11801ab45233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35bf370da87644ba4c53403d1361372"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae35bf370da87644ba4c53403d1361372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#gae35bf370da87644ba4c53403d1361372">FLL_MODULE_CONFIG_FEI_48MHZ</a></td></tr>
<tr class="memdesc:gae35bf370da87644ba4c53403d1361372"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage internal with DCO range in 48MHz (FLL factor 1464). <br/></td></tr>
<tr class="separator:gae35bf370da87644ba4c53403d1361372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8336e8acc6bb1fc6a637383d5976920d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8336e8acc6bb1fc6a637383d5976920d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga8336e8acc6bb1fc6a637383d5976920d">FLL_MODULE_CONFIG_FEI_60_75MHZ</a></td></tr>
<tr class="memdesc:ga8336e8acc6bb1fc6a637383d5976920d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage internal with DCO range in 60-75MHz (FLL factor 1920). <br/></td></tr>
<tr class="separator:ga8336e8acc6bb1fc6a637383d5976920d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b9c4e6fef1e65983d41358f5b540c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18b9c4e6fef1e65983d41358f5b540c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga18b9c4e6fef1e65983d41358f5b540c2">FLL_MODULE_CONFIG_FEI_72MHZ</a></td></tr>
<tr class="memdesc:ga18b9c4e6fef1e65983d41358f5b540c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage internal with DCO range in 72MHz (FLL factor 2197). <br/></td></tr>
<tr class="separator:ga18b9c4e6fef1e65983d41358f5b540c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcf236775ca49a0273f81b4323f47f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddcf236775ca49a0273f81b4323f47f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#gaddcf236775ca49a0273f81b4323f47f3">FLL_MODULE_CONFIG_FEI_80_100MHZ</a></td></tr>
<tr class="memdesc:gaddcf236775ca49a0273f81b4323f47f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage internal with DCO range in 80-100MHz (FLL factor 2560). <br/></td></tr>
<tr class="separator:gaddcf236775ca49a0273f81b4323f47f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fc772090262fc6cb9ccb974612ff8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2fc772090262fc6cb9ccb974612ff8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#gab2fc772090262fc6cb9ccb974612ff8a">FLL_MODULE_CONFIG_FEI_96MHZ</a></td></tr>
<tr class="memdesc:gab2fc772090262fc6cb9ccb974612ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage internal with DCO range in 96MHz (FLL factor 2929). <br/></td></tr>
<tr class="separator:gab2fc772090262fc6cb9ccb974612ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026d884cb53a1db0e98271b8262d79bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga026d884cb53a1db0e98271b8262d79bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga026d884cb53a1db0e98271b8262d79bf">FLL_MODULE_CONFIG_FEE_20MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:ga026d884cb53a1db0e98271b8262d79bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage external with DCO range in 20MHz (8MHz osc or higher expected). <br/></td></tr>
<tr class="separator:ga026d884cb53a1db0e98271b8262d79bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39301f7e2e232ef8d1470b6ebbbe2b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae39301f7e2e232ef8d1470b6ebbbe2b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#gae39301f7e2e232ef8d1470b6ebbbe2b2">FLL_MODULE_CONFIG_FEE_40MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:gae39301f7e2e232ef8d1470b6ebbbe2b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage external with DCO range in 40MHz (8MHz osc or higher expected). <br/></td></tr>
<tr class="separator:gae39301f7e2e232ef8d1470b6ebbbe2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0951f7e6643ac91c543bf08c012d8f7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0951f7e6643ac91c543bf08c012d8f7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga0951f7e6643ac91c543bf08c012d8f7c">FLL_MODULE_CONFIG_FEE_60MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:ga0951f7e6643ac91c543bf08c012d8f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage external with DCO range in 60MHz (8MHz osc or higher expected). <br/></td></tr>
<tr class="separator:ga0951f7e6643ac91c543bf08c012d8f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8705233a8e6d72b4452abe064dbe4379"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8705233a8e6d72b4452abe064dbe4379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga8705233a8e6d72b4452abe064dbe4379">FLL_MODULE_CONFIG_FEE_80MHZ_OSC_8MHZ</a></td></tr>
<tr class="memdesc:ga8705233a8e6d72b4452abe064dbe4379"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL engage external with DCO range in 80MHz (8MHz osc or higher expected). <br/></td></tr>
<tr class="separator:ga8705233a8e6d72b4452abe064dbe4379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac506901700e062ca508e1d4113cd9ffa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac506901700e062ca508e1d4113cd9ffa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#gac506901700e062ca508e1d4113cd9ffa">FLL_MODULE_CONFIG_FBI_02MHZ</a></td></tr>
<tr class="memdesc:gac506901700e062ca508e1d4113cd9ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL bypass internal 2MHz. <br/></td></tr>
<tr class="separator:gac506901700e062ca508e1d4113cd9ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec4c7b982a30992e34d8c56c230d456"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ec4c7b982a30992e34d8c56c230d456"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga6ec4c7b982a30992e34d8c56c230d456">FLL_MODULE_CONFIG_FBI_04MHZ</a></td></tr>
<tr class="memdesc:ga6ec4c7b982a30992e34d8c56c230d456"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL bypass internal 4MHz. <br/></td></tr>
<tr class="separator:ga6ec4c7b982a30992e34d8c56c230d456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050cdcf0b701fbbe42ced5e3a8d25b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga050cdcf0b701fbbe42ced5e3a8d25b39">FLL_MODULE_CONFIG_FBE_OSC_8MHZ</a></td></tr>
<tr class="memdesc:ga050cdcf0b701fbbe42ced5e3a8d25b39"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL bypassed external mode (8MHz osc or higher expected).  <a href="#ga050cdcf0b701fbbe42ced5e3a8d25b39"></a><br/></td></tr>
<tr class="separator:ga050cdcf0b701fbbe42ced5e3a8d25b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018486016541495c479b2b1c4ff53933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga018486016541495c479b2b1c4ff53933">FLL_MODULE_CONFIG_FBE_OSC_8MHZ_LOCEN_IRQ</a></td></tr>
<tr class="memdesc:ga018486016541495c479b2b1c4ff53933"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL bypassed external mode (8MHz osc or higher expected) with clock monitor enabled - loss of external reference clock IRQ enabled.  <a href="#ga018486016541495c479b2b1c4ff53933"></a><br/></td></tr>
<tr class="separator:ga018486016541495c479b2b1c4ff53933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3da7da817bf4ed3f40916ec3e9685d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d3da7da817bf4ed3f40916ec3e9685d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga5d3da7da817bf4ed3f40916ec3e9685d">FLL_MODULE_CONFIG_BLPI_02MHZ</a></td></tr>
<tr class="memdesc:ga5d3da7da817bf4ed3f40916ec3e9685d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL bypass low power internal 2MHz. <br/></td></tr>
<tr class="separator:ga5d3da7da817bf4ed3f40916ec3e9685d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1f206264b9764adef801146c4d1476"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b1f206264b9764adef801146c4d1476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#ga0b1f206264b9764adef801146c4d1476">FLL_MODULE_CONFIG_BLPI_04MHZ</a></td></tr>
<tr class="memdesc:ga0b1f206264b9764adef801146c4d1476"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL bypass low power internal 4MHz. <br/></td></tr>
<tr class="separator:ga0b1f206264b9764adef801146c4d1476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd7c2381270d51b980596697ce74d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mcg__fllconfig.html#gaffd7c2381270d51b980596697ce74d25">FLL_MODULE_CONFIG_BLPE_OSC_8MHZ</a></td></tr>
<tr class="memdesc:gaffd7c2381270d51b980596697ce74d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLL bypassed low power external mode (8MHz osc or higher expected).  <a href="#gaffd7c2381270d51b980596697ce74d25"></a><br/></td></tr>
<tr class="separator:gaffd7c2381270d51b980596697ce74d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This section specifies default configuration structures. Note that application specific configuration structure shall be created by the user and stored in the appconfig.h file. The easiest way to create user specific configuration structure is to copy default structure into appconfig.h file, rename it and update peripheral behavior by updating SET() and CLR() macros on each register field. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaffd7c2381270d51b980596697ce74d25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLL_MODULE_CONFIG_BLPE_OSC_8MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FLL bypassed low power external mode (8MHz osc or higher expected). </p>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the harware restriction related to RANGE and HGO in order to initialyye PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
<a class="anchor" id="ga050cdcf0b701fbbe42ced5e3a8d25b39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLL_MODULE_CONFIG_FBE_OSC_8MHZ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FLL bypassed external mode (8MHz osc or higher expected). </p>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the harware restriction related to RANGE and HGO in order to initialyye PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
<a class="anchor" id="ga018486016541495c479b2b1c4ff53933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLL_MODULE_CONFIG_FBE_OSC_8MHZ_LOCEN_IRQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FLL bypassed external mode (8MHz osc or higher expected) with clock monitor enabled - loss of external reference clock IRQ enabled. </p>
<dl class="section warning"><dt>Warning</dt><dd>Please, follow the harware restriction related to RANGE and HGO in order to initialyye PLL and external reference properly. Especially feedback resitor and crystal frequency range. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 11:23:43 for Freescale's Kinetis KLx3 Peripheral Drivers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3
</small></address>
</body>
</html>
