<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fir_20k_synth_1" LaunchDir="/home/master/FPGA/FACTOR_TO_XILINX/test_ethernet_ddr3_fifo/project_led.runs/fir_20k_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>

