
*** Running vivado
    with args -log RISCV32I.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV32I.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source RISCV32I.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 432.562 ; gain = 104.207
Command: synth_design -top RISCV32I -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29596
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/aaadfd/pppj/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 866.531 ; gain = 409.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV32I' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/instruction_fetch.sv:21]
INFO: [Synth 8-6157] synthesizing module 'Instruction_memory' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/Instruction_memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_memory' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/Instruction_memory.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (9) of module 'Instruction_memory' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/instruction_fetch.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/instruction_fetch.sv:21]
WARNING: [Synth 8-689] width (3) of port connection 'pcSel' does not match port width (2) of module 'instruction_fetch' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:38]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/datapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'register_memory' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/register_memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'register_memory' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/register_memory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_memory.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_memory.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_memory.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'addRW' does not match port width (6) of module 'data_memory' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/datapath.sv:59]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/imm_gen.sv:3]
WARNING: [Synth 8-151] case item 7'b0110111 is unreachable [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/imm_gen.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/imm_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'data_extract' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_extract.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'data_extract' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_extract.sv:23]
INFO: [Synth 8-6157] synthesizing module 'branch_comp' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/branch_comp.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_comp' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/branch_comp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cycle_counter' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/cycle_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'cycle_counter' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/cycle_counter.sv:23]
INFO: [Synth 8-226] default block is never used [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/datapath.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/datapath.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'aSel' does not match port width (2) of module 'datapath' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:40]
WARNING: [Synth 8-689] width (3) of port connection 'bSel' does not match port width (2) of module 'datapath' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:40]
WARNING: [Synth 8-689] width (3) of port connection 'wSel' does not match port width (2) of module 'datapath' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:40]
WARNING: [Synth 8-689] width (3) of port connection 'diff' does not match port width (2) of module 'datapath' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:40]
WARNING: [Synth 8-689] width (3) of port connection 'ilt' does not match port width (2) of module 'datapath' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:40]
INFO: [Synth 8-6157] synthesizing module 'newController' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/newController.sv:23]
INFO: [Synth 8-226] default block is never used [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/newController.sv:331]
INFO: [Synth 8-6155] done synthesizing module 'newController' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/newController.sv:23]
WARNING: [Synth 8-689] width (3) of port connection 'diff' does not match port width (2) of module 'newController' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:41]
WARNING: [Synth 8-689] width (3) of port connection 'ilt' does not match port width (2) of module 'newController' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:41]
WARNING: [Synth 8-689] width (3) of port connection 'pcSel' does not match port width (2) of module 'newController' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:41]
WARNING: [Synth 8-689] width (3) of port connection 'aSel' does not match port width (2) of module 'newController' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:41]
WARNING: [Synth 8-689] width (3) of port connection 'bSel' does not match port width (2) of module 'newController' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:41]
WARNING: [Synth 8-689] width (3) of port connection 'wSel' does not match port width (2) of module 'newController' [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'RISCV32I' (0#1) [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'DMEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "DMEM_reg" dissolved into registers
WARNING: [Synth 8-3936] Found unconnected internal register 'funct7_reg' and it is trimmed from '7' to '6' bits. [D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/newController.sv:137]
WARNING: [Synth 8-7129] Port instruction[31] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module newController is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[1] in module Instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[0] in module Instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 974.766 ; gain = 517.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 974.766 ; gain = 517.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 974.766 ; gain = 517.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1050.680 ; gain = 593.246
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	                8 Bit    Registers := 64    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	 128 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	  10 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	 257 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 416   
	   3 Input    8 Bit        Muxes := 26    
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 34    
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP aluOut0, operation Mode is: A*B.
DSP Report: operator aluOut0 is absorbed into DSP aluOut0.
DSP Report: operator aluOut0 is absorbed into DSP aluOut0.
DSP Report: Generating DSP aluOut0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluOut0 is absorbed into DSP aluOut0.
DSP Report: operator aluOut0 is absorbed into DSP aluOut0.
DSP Report: Generating DSP aluOut0, operation Mode is: A*B.
DSP Report: operator aluOut0 is absorbed into DSP aluOut0.
DSP Report: operator aluOut0 is absorbed into DSP aluOut0.
DSP Report: Generating DSP aluOut0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluOut0 is absorbed into DSP aluOut0.
DSP Report: operator aluOut0 is absorbed into DSP aluOut0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1368.805 ; gain = 911.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1368.805 ; gain = 911.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1435.078 ; gain = 977.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.078 ; gain = 977.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.078 ; gain = 977.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.078 ; gain = 977.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1435.078 ; gain = 977.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.078 ; gain = 977.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.078 ; gain = 977.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    62|
|3     |LUT1   |    29|
|4     |LUT2   |   209|
|5     |LUT3   |   716|
|6     |LUT4   |   233|
|7     |LUT5   |  1295|
|8     |LUT6   |  2663|
|9     |MUXF7  |   689|
|10    |MUXF8  |   128|
|11    |FDCE   |    30|
|12    |FDRE   |   753|
|13    |IBUF   |     2|
|14    |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------------+------+
|      |Instance    |Module            |Cells |
+------+------------+------------------+------+
|1     |top         |                  |  6874|
|2     |  d         |datapath          |  5437|
|3     |    cc      |cycle_counter     |   198|
|4     |    dMem    |data_memory       |  1473|
|5     |    de      |data_extract      |    18|
|6     |    reg_mem |register_memory   |  3706|
|7     |  ins       |instruction_fetch |   100|
|8     |  nc        |newController     |  1258|
+------+------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.078 ; gain = 977.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.078 ; gain = 977.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.078 ; gain = 977.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1435.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 879 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1435.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ffd85eaf
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1435.078 ; gain = 1002.516
INFO: [Common 17-1381] The checkpoint 'D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.runs/synth_1/RISCV32I.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV32I_utilization_synth.rpt -pb RISCV32I_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 20:27:45 2023...
