;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @0
	DJN -1, @0
	SUB #12, @200
	JMZ @12, #200
	JMZ 701, @42
	SUB @-127, 100
	SUB @-127, 100
	SUB 12, @15
	ADD 12, @15
	ADD 12, @15
	SLT @130, 9
	SUB -207, <-120
	SUB -207, <-120
	MOV -7, <-20
	ADD 0, 0
	JMP @12, #200
	SUB 0, 2
	ADD 12, @15
	SUB #12, @200
	ADD @127, 106
	SUB @-127, 100
	SUB @-127, 100
	JMP 0, 900
	SLT 0, -22
	SPL <0
	ADD @130, 9
	SPL 0, #50
	ADD @-127, 100
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB #12, @200
	CMP -207, <-120
	SUB 300, 90
	CMP -207, <-120
	CMP -207, <-120
	ADD 0, 0
	ADD #10, 9
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <-22
	SUB @-127, 100
	MOV -1, <-20
