<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file LOUD_BOX_impl1.ncd.
Design name: top1
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469</big></U></B>
Thu Oct 29 15:47:28 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o LOUD_BOX_impl1.twr -gui -msgset /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/promote.xml LOUD_BOX_impl1.ncd LOUD_BOX_impl1.prf 
Design file:     LOUD_BOX_impl1.ncd
Preference file: LOUD_BOX_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "osc_out" 2.080000 MHz (0 errors)</A></LI>            6 items scored, 0 timing errors detected.
Report:  355.492MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_240_0" 240.000000 MHz (1059 errors)</FONT></A></LI>
</FONT>            1257 items scored, 1059 timing errors detected.
Warning: 114.194MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_400" 400.000000 MHz (13 errors)</FONT></A></LI>
</FONT>            21 items scored, 13 timing errors detected.
Warning: 324.781MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_3' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_266_0" 266.666667 MHz (1204 errors)</FONT></A></LI>
</FONT>            1426 items scored, 1204 timing errors detected.
Warning: 111.832MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_4' Target='right'>FREQUENCY NET "clk_in_c" 20.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_5' Target='right'>FREQUENCY NET "clk_114" 114.285714 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_6' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_266_1" 266.666667 MHz (1204 errors)</FONT></A></LI>
</FONT>            1411 items scored, 1204 timing errors detected.
Warning: 110.424MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_7' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_240_2" 240.000000 MHz (1048 errors)</FONT></A></LI>
</FONT>            1219 items scored, 1048 timing errors detected.
Warning: 113.908MHz is the maximum frequency for this preference.

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "osc_out" 2.080000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 477.956ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i3  (to osc_out +)

   Delay:               2.647ns  (75.0% logic, 25.0% route), 3 logic levels.

 Constraint Details:

      2.647ns physical path delay SLICE_19 to SLICE_18 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.956ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C23A.CLK to      R9C23A.Q1 SLICE_19 (from osc_out)
ROUTE         3     0.663      R9C23A.Q1 to      R9C23A.A1 osc_cnt_0
C1TOFCO_DE  ---     0.889      R9C23A.A1 to     R9C23A.FCO SLICE_19
ROUTE         1     0.000     R9C23A.FCO to     R9C23B.FCI n18454
FCITOF1_DE  ---     0.643     R9C23B.FCI to      R9C23B.F1 SLICE_18
ROUTE         1     0.000      R9C23B.F1 to     R9C23B.DI1 n18 (to osc_out)
                  --------
                    2.647   (75.0% logic, 25.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23A.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 478.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i2  (to osc_out +)

   Delay:               2.589ns  (74.4% logic, 25.6% route), 3 logic levels.

 Constraint Details:

      2.589ns physical path delay SLICE_19 to SLICE_18 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 478.014ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C23A.CLK to      R9C23A.Q1 SLICE_19 (from osc_out)
ROUTE         3     0.663      R9C23A.Q1 to      R9C23A.A1 osc_cnt_0
C1TOFCO_DE  ---     0.889      R9C23A.A1 to     R9C23A.FCO SLICE_19
ROUTE         1     0.000     R9C23A.FCO to     R9C23B.FCI n18454
FCITOF0_DE  ---     0.585     R9C23B.FCI to      R9C23B.F0 SLICE_18
ROUTE         1     0.000      R9C23B.F0 to     R9C23B.DI0 n19 (to osc_out)
                  --------
                    2.589   (74.4% logic, 25.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23A.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 478.599ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i3  (to osc_out +)

   Delay:               2.004ns  (66.9% logic, 33.1% route), 2 logic levels.

 Constraint Details:

      2.004ns physical path delay SLICE_18 to SLICE_18 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 478.599ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C23B.CLK to      R9C23B.Q0 SLICE_18 (from osc_out)
ROUTE         2     0.663      R9C23B.Q0 to      R9C23B.A0 osc_cnt_1
CTOF1_DEL   ---     0.889      R9C23B.A0 to      R9C23B.F1 SLICE_18
ROUTE         1     0.000      R9C23B.F1 to     R9C23B.DI1 n18 (to osc_out)
                  --------
                    2.004   (66.9% logic, 33.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 478.993ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i3  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i3  (to osc_out +)

   Delay:               1.610ns  (58.8% logic, 41.2% route), 2 logic levels.

 Constraint Details:

      1.610ns physical path delay SLICE_18 to SLICE_18 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 478.993ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C23B.CLK to      R9C23B.Q1 SLICE_18 (from osc_out)
ROUTE         2     0.663      R9C23B.Q1 to      R9C23B.A1 osc_cnt_2
CTOF_DEL    ---     0.495      R9C23B.A1 to      R9C23B.F1 SLICE_18
ROUTE         1     0.000      R9C23B.F1 to     R9C23B.DI1 n18 (to osc_out)
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 478.993ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i2  (to osc_out +)

   Delay:               1.610ns  (58.8% logic, 41.2% route), 2 logic levels.

 Constraint Details:

      1.610ns physical path delay SLICE_18 to SLICE_18 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 478.993ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C23B.CLK to      R9C23B.Q0 SLICE_18 (from osc_out)
ROUTE         2     0.663      R9C23B.Q0 to      R9C23B.A0 osc_cnt_1
CTOF_DEL    ---     0.495      R9C23B.A0 to      R9C23B.F0 SLICE_18
ROUTE         1     0.000      R9C23B.F0 to     R9C23B.DI0 n19 (to osc_out)
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 478.993ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i1  (to osc_out +)

   Delay:               1.610ns  (58.8% logic, 41.2% route), 2 logic levels.

 Constraint Details:

      1.610ns physical path delay SLICE_19 to SLICE_19 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 478.993ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C23A.CLK to      R9C23A.Q1 SLICE_19 (from osc_out)
ROUTE         3     0.663      R9C23A.Q1 to      R9C23A.A1 osc_cnt_0
CTOF_DEL    ---     0.495      R9C23A.A1 to      R9C23A.F1 SLICE_19
ROUTE         1     0.000      R9C23A.F1 to     R9C23A.DI1 n20 (to osc_out)
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23A.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     3.172        OSC.OSC to     R9C23A.CLK osc_out
                  --------
                    3.172   (0.0% logic, 100.0% route), 0 logic levels.

Report:  355.492MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_240_0" 240.000000 MHz ;
            1257 items scored, 1059 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i10  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2464__i0  (to clk_240_0 +)

   Delay:               8.475ns  (34.5% logic, 65.5% route), 6 logic levels.

 Constraint Details:

      8.475ns physical path delay SLICE_340 to usb_f1/SLICE_310 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.590ns

 Physical Path Details:

      Data path SLICE_340 to usb_f1/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C31D.CLK to     R11C31D.Q0 SLICE_340 (from clk_240_0)
ROUTE         2     1.427     R11C31D.Q0 to     R11C32B.B1 usb_f1/data_size_10
CTOF_DEL    ---     0.495     R11C32B.B1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     0.775     R11C32C.F1 to     R10C32D.C0 n3835
CTOF_DEL    ---     0.495     R10C32D.C0 to     R10C32D.F0 dis1/SLICE_535
ROUTE         3     0.764     R10C32D.F0 to     R10C32A.C0 dis1/n21304
CTOF_DEL    ---     0.495     R10C32A.C0 to     R10C32A.F0 SLICE_541
ROUTE         3     1.503     R10C32A.F0 to     R11C33B.CE clk_in_p_enable_32 (to clk_240_0)
                  --------
                    8.475   (34.5% logic, 65.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C31D.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C33B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.553ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2464__i0  (to clk_240_0 +)

   Delay:               8.438ns  (34.7% logic, 65.3% route), 6 logic levels.

 Constraint Details:

      8.438ns physical path delay usb_f1/SLICE_336 to usb_f1/SLICE_310 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.553ns

 Physical Path Details:

      Data path usb_f1/SLICE_336 to usb_f1/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C32B.CLK to     R10C32B.Q0 usb_f1/SLICE_336 (from clk_240_0)
ROUTE         2     1.390     R10C32B.Q0 to     R11C32B.A1 usb_f1/data_size_5
CTOF_DEL    ---     0.495     R11C32B.A1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     0.775     R11C32C.F1 to     R10C32D.C0 n3835
CTOF_DEL    ---     0.495     R10C32D.C0 to     R10C32D.F0 dis1/SLICE_535
ROUTE         3     0.764     R10C32D.F0 to     R10C32A.C0 dis1/n21304
CTOF_DEL    ---     0.495     R10C32A.C0 to     R10C32A.F0 SLICE_541
ROUTE         3     1.503     R10C32A.F0 to     R11C33B.CE clk_in_p_enable_32 (to clk_240_0)
                  --------
                    8.438   (34.7% logic, 65.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R10C32B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_310:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C33B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.414ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i10  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/rnd_reg_i0_i3  (to clk_240_0 +)
                   FF                        usb_f1/rnd_reg_i0_i2

   Delay:               8.299ns  (29.3% logic, 70.7% route), 5 logic levels.

 Constraint Details:

      8.299ns physical path delay SLICE_340 to SLICE_163 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.414ns

 Physical Path Details:

      Data path SLICE_340 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C31D.CLK to     R11C31D.Q0 SLICE_340 (from clk_240_0)
ROUTE         2     1.427     R11C31D.Q0 to     R11C32B.B1 usb_f1/data_size_10
CTOF_DEL    ---     0.495     R11C32B.B1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     1.330     R11C32C.F1 to     R10C33C.A0 n3835
CTOF_DEL    ---     0.495     R10C33C.A0 to     R10C33C.F0 usb_f1/SLICE_607
ROUTE         3     2.031     R10C33C.F0 to     R17C34B.CE usb_f1/clk_in_p_enable_24 (to clk_240_0)
                  --------
                    8.299   (29.3% logic, 70.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C31D.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R17C34B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/rnd_reg_i0_i3  (to clk_240_0 +)
                   FF                        usb_f1/rnd_reg_i0_i2

   Delay:               8.262ns  (29.4% logic, 70.6% route), 5 logic levels.

 Constraint Details:

      8.262ns physical path delay usb_f1/SLICE_336 to SLICE_163 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.377ns

 Physical Path Details:

      Data path usb_f1/SLICE_336 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C32B.CLK to     R10C32B.Q0 usb_f1/SLICE_336 (from clk_240_0)
ROUTE         2     1.390     R10C32B.Q0 to     R11C32B.A1 usb_f1/data_size_5
CTOF_DEL    ---     0.495     R11C32B.A1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     1.330     R11C32C.F1 to     R10C33C.A0 n3835
CTOF_DEL    ---     0.495     R10C33C.A0 to     R10C33C.F0 usb_f1/SLICE_607
ROUTE         3     2.031     R10C33C.F0 to     R17C34B.CE usb_f1/clk_in_p_enable_24 (to clk_240_0)
                  --------
                    8.262   (29.4% logic, 70.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R10C32B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R17C34B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.375ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i10  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/dout_r_i2  (to clk_240_0 +)
                   FF                        usb_f1/dout_r_i1

   Delay:               8.260ns  (35.4% logic, 64.6% route), 6 logic levels.

 Constraint Details:

      8.260ns physical path delay SLICE_340 to SLICE_342 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.375ns

 Physical Path Details:

      Data path SLICE_340 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C31D.CLK to     R11C31D.Q0 SLICE_340 (from clk_240_0)
ROUTE         2     1.427     R11C31D.Q0 to     R11C32B.B1 usb_f1/data_size_10
CTOF_DEL    ---     0.495     R11C32B.B1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     0.775     R11C32C.F1 to     R10C32D.C0 n3835
CTOF_DEL    ---     0.495     R10C32D.C0 to     R10C32D.F0 dis1/SLICE_535
ROUTE         3     0.640     R10C32D.F0 to      R9C32C.D1 dis1/n21304
CTOF_DEL    ---     0.495      R9C32C.D1 to      R9C32C.F1 dis1/SLICE_631
ROUTE         1     1.412      R9C32C.F1 to     R11C34A.CE clk_in_p_enable_18 (to clk_240_0)
                  --------
                    8.260   (35.4% logic, 64.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C31D.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C34A.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/dout_r_i2  (to clk_240_0 +)
                   FF                        usb_f1/dout_r_i1

   Delay:               8.223ns  (35.6% logic, 64.4% route), 6 logic levels.

 Constraint Details:

      8.223ns physical path delay usb_f1/SLICE_336 to SLICE_342 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.338ns

 Physical Path Details:

      Data path usb_f1/SLICE_336 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C32B.CLK to     R10C32B.Q0 usb_f1/SLICE_336 (from clk_240_0)
ROUTE         2     1.390     R10C32B.Q0 to     R11C32B.A1 usb_f1/data_size_5
CTOF_DEL    ---     0.495     R11C32B.A1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     0.775     R11C32C.F1 to     R10C32D.C0 n3835
CTOF_DEL    ---     0.495     R10C32D.C0 to     R10C32D.F0 dis1/SLICE_535
ROUTE         3     0.640     R10C32D.F0 to      R9C32C.D1 dis1/n21304
CTOF_DEL    ---     0.495      R9C32C.D1 to      R9C32C.F1 dis1/SLICE_631
ROUTE         1     1.412      R9C32C.F1 to     R11C34A.CE clk_in_p_enable_18 (to clk_240_0)
                  --------
                    8.223   (35.6% logic, 64.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R10C32B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C34A.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i10  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2464__i2  (to clk_240_0 +)

   Delay:               8.063ns  (36.3% logic, 63.7% route), 6 logic levels.

 Constraint Details:

      8.063ns physical path delay SLICE_340 to SLICE_320 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.178ns

 Physical Path Details:

      Data path SLICE_340 to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C31D.CLK to     R11C31D.Q0 SLICE_340 (from clk_240_0)
ROUTE         2     1.427     R11C31D.Q0 to     R11C32B.B1 usb_f1/data_size_10
CTOF_DEL    ---     0.495     R11C32B.B1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     0.775     R11C32C.F1 to     R10C32D.C0 n3835
CTOF_DEL    ---     0.495     R10C32D.C0 to     R10C32D.F0 dis1/SLICE_535
ROUTE         3     0.764     R10C32D.F0 to     R10C32A.C0 dis1/n21304
CTOF_DEL    ---     0.495     R10C32A.C0 to     R10C32A.F0 SLICE_541
ROUTE         3     1.091     R10C32A.F0 to     R11C32D.CE clk_in_p_enable_32 (to clk_240_0)
                  --------
                    8.063   (36.3% logic, 63.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C31D.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C32D.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i10  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2464__i1  (to clk_240_0 +)

   Delay:               8.063ns  (36.3% logic, 63.7% route), 6 logic levels.

 Constraint Details:

      8.063ns physical path delay SLICE_340 to usb_f1/SLICE_315 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.178ns

 Physical Path Details:

      Data path SLICE_340 to usb_f1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C31D.CLK to     R11C31D.Q0 SLICE_340 (from clk_240_0)
ROUTE         2     1.427     R11C31D.Q0 to     R11C32B.B1 usb_f1/data_size_10
CTOF_DEL    ---     0.495     R11C32B.B1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     0.775     R11C32C.F1 to     R10C32D.C0 n3835
CTOF_DEL    ---     0.495     R10C32D.C0 to     R10C32D.F0 dis1/SLICE_535
ROUTE         3     0.764     R10C32D.F0 to     R10C32A.C0 dis1/n21304
CTOF_DEL    ---     0.495     R10C32A.C0 to     R10C32A.F0 SLICE_541
ROUTE         3     1.091     R10C32A.F0 to     R11C32A.CE clk_in_p_enable_32 (to clk_240_0)
                  --------
                    8.063   (36.3% logic, 63.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C31D.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C32A.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2464__i1  (to clk_240_0 +)

   Delay:               8.026ns  (36.5% logic, 63.5% route), 6 logic levels.

 Constraint Details:

      8.026ns physical path delay usb_f1/SLICE_336 to usb_f1/SLICE_315 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.141ns

 Physical Path Details:

      Data path usb_f1/SLICE_336 to usb_f1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C32B.CLK to     R10C32B.Q0 usb_f1/SLICE_336 (from clk_240_0)
ROUTE         2     1.390     R10C32B.Q0 to     R11C32B.A1 usb_f1/data_size_5
CTOF_DEL    ---     0.495     R11C32B.A1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     0.775     R11C32C.F1 to     R10C32D.C0 n3835
CTOF_DEL    ---     0.495     R10C32D.C0 to     R10C32D.F0 dis1/SLICE_535
ROUTE         3     0.764     R10C32D.F0 to     R10C32A.C0 dis1/n21304
CTOF_DEL    ---     0.495     R10C32A.C0 to     R10C32A.F0 SLICE_541
ROUTE         3     1.091     R10C32A.F0 to     R11C32A.CE clk_in_p_enable_32 (to clk_240_0)
                  --------
                    8.026   (36.5% logic, 63.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R10C32B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_315:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C32A.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/data_size_i5  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/state_2464__i2  (to clk_240_0 +)

   Delay:               8.026ns  (36.5% logic, 63.5% route), 6 logic levels.

 Constraint Details:

      8.026ns physical path delay usb_f1/SLICE_336 to SLICE_320 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.141ns

 Physical Path Details:

      Data path usb_f1/SLICE_336 to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C32B.CLK to     R10C32B.Q0 usb_f1/SLICE_336 (from clk_240_0)
ROUTE         2     1.390     R10C32B.Q0 to     R11C32B.A1 usb_f1/data_size_5
CTOF_DEL    ---     0.495     R11C32B.A1 to     R11C32B.F1 usb_f1/SLICE_606
ROUTE         1     0.436     R11C32B.F1 to     R11C32B.C0 usb_f1/n10
CTOF_DEL    ---     0.495     R11C32B.C0 to     R11C32B.F0 usb_f1/SLICE_606
ROUTE        11     0.643     R11C32B.F0 to     R11C32C.D1 usb_f1/n18
CTOF_DEL    ---     0.495     R11C32C.D1 to     R11C32C.F1 SLICE_498
ROUTE         4     0.775     R11C32C.F1 to     R10C32D.C0 n3835
CTOF_DEL    ---     0.495     R10C32D.C0 to     R10C32D.F0 dis1/SLICE_535
ROUTE         3     0.764     R10C32D.F0 to     R10C32A.C0 dis1/n21304
CTOF_DEL    ---     0.495     R10C32A.C0 to     R10C32A.F0 SLICE_541
ROUTE         3     1.091     R10C32A.F0 to     R11C32D.CE clk_in_p_enable_32 (to clk_240_0)
                  --------
                    8.026   (36.5% logic, 63.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R10C32B.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     1.898     RPLL.CLKOP to    R11C32D.CLK clk_240_0
                  --------
                    1.898   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 114.194MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "clk_400" 400.000000 MHz ;
            21 items scored, 13 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i6  (to clk_400 +)

   Delay:               2.913ns  (77.2% logic, 22.8% route), 5 logic levels.

 Constraint Details:

      2.913ns physical path delay SLICE_23 to SLICE_20 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.579ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18A.CLK to     R14C18A.Q1 SLICE_23 (from clk_400)
ROUTE         2     0.663     R14C18A.Q1 to     R14C18A.A1 pll1_cnt400_0
C1TOFCO_DE  ---     0.889     R14C18A.A1 to    R14C18A.FCO SLICE_23
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI n18451
FCITOFCO_D  ---     0.162    R14C18B.FCI to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOFCO_D  ---     0.162    R14C18C.FCI to    R14C18C.FCO SLICE_21
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI n18453
FCITOF0_DE  ---     0.585    R14C18D.FCI to     R14C18D.F0 SLICE_20
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 n30_adj_769 (to clk_400)
                  --------
                    2.913   (77.2% logic, 22.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18A.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18D.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.551ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i6  (to clk_400 +)

   Delay:               2.885ns  (77.0% logic, 23.0% route), 4 logic levels.

 Constraint Details:

      2.885ns physical path delay SLICE_22 to SLICE_20 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.551ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18B.CLK to     R14C18B.Q0 SLICE_22 (from clk_400)
ROUTE         4     0.663     R14C18B.Q0 to     R14C18B.A0 pll1_cnt400[1]
C0TOFCO_DE  ---     1.023     R14C18B.A0 to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOFCO_D  ---     0.162    R14C18C.FCI to    R14C18C.FCO SLICE_21
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI n18453
FCITOF0_DE  ---     0.585    R14C18D.FCI to     R14C18D.F0 SLICE_20
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 n30_adj_769 (to clk_400)
                  --------
                    2.885   (77.0% logic, 23.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18D.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.475ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i5  (to clk_400 +)

   Delay:               2.809ns  (76.4% logic, 23.6% route), 4 logic levels.

 Constraint Details:

      2.809ns physical path delay SLICE_23 to SLICE_21 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.475ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18A.CLK to     R14C18A.Q1 SLICE_23 (from clk_400)
ROUTE         2     0.663     R14C18A.Q1 to     R14C18A.A1 pll1_cnt400_0
C1TOFCO_DE  ---     0.889     R14C18A.A1 to    R14C18A.FCO SLICE_23
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI n18451
FCITOFCO_D  ---     0.162    R14C18B.FCI to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOF1_DE  ---     0.643    R14C18C.FCI to     R14C18C.F1 SLICE_21
ROUTE         1     0.000     R14C18C.F1 to    R14C18C.DI1 n31_adj_770 (to clk_400)
                  --------
                    2.809   (76.4% logic, 23.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18A.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.447ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i5  (to clk_400 +)

   Delay:               2.781ns  (76.2% logic, 23.8% route), 3 logic levels.

 Constraint Details:

      2.781ns physical path delay SLICE_22 to SLICE_21 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.447ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18B.CLK to     R14C18B.Q0 SLICE_22 (from clk_400)
ROUTE         4     0.663     R14C18B.Q0 to     R14C18B.A0 pll1_cnt400[1]
C0TOFCO_DE  ---     1.023     R14C18B.A0 to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOF1_DE  ---     0.643    R14C18C.FCI to     R14C18C.F1 SLICE_21
ROUTE         1     0.000     R14C18C.F1 to    R14C18C.DI1 n31_adj_770 (to clk_400)
                  --------
                    2.781   (76.2% logic, 23.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i3  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i6  (to clk_400 +)

   Delay:               2.751ns  (75.9% logic, 24.1% route), 4 logic levels.

 Constraint Details:

      2.751ns physical path delay SLICE_22 to SLICE_20 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.417ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18B.CLK to     R14C18B.Q1 SLICE_22 (from clk_400)
ROUTE         2     0.663     R14C18B.Q1 to     R14C18B.A1 pll1_cnt400_2
C1TOFCO_DE  ---     0.889     R14C18B.A1 to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOFCO_D  ---     0.162    R14C18C.FCI to    R14C18C.FCO SLICE_21
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI n18453
FCITOF0_DE  ---     0.585    R14C18D.FCI to     R14C18D.F0 SLICE_20
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 n30_adj_769 (to clk_400)
                  --------
                    2.751   (75.9% logic, 24.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18D.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i4  (to clk_400 +)

   Delay:               2.751ns  (75.9% logic, 24.1% route), 4 logic levels.

 Constraint Details:

      2.751ns physical path delay SLICE_23 to SLICE_21 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.417ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18A.CLK to     R14C18A.Q1 SLICE_23 (from clk_400)
ROUTE         2     0.663     R14C18A.Q1 to     R14C18A.A1 pll1_cnt400_0
C1TOFCO_DE  ---     0.889     R14C18A.A1 to    R14C18A.FCO SLICE_23
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI n18451
FCITOFCO_D  ---     0.162    R14C18B.FCI to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOF0_DE  ---     0.585    R14C18C.FCI to     R14C18C.F0 SLICE_21
ROUTE         1     0.000     R14C18C.F0 to    R14C18C.DI0 n32_adj_771 (to clk_400)
                  --------
                    2.751   (75.9% logic, 24.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18A.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i4  (to clk_400 +)

   Delay:               2.723ns  (75.7% logic, 24.3% route), 3 logic levels.

 Constraint Details:

      2.723ns physical path delay SLICE_22 to SLICE_21 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.389ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18B.CLK to     R14C18B.Q0 SLICE_22 (from clk_400)
ROUTE         4     0.663     R14C18B.Q0 to     R14C18B.A0 pll1_cnt400[1]
C0TOFCO_DE  ---     1.023     R14C18B.A0 to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOF0_DE  ---     0.585    R14C18C.FCI to     R14C18C.F0 SLICE_21
ROUTE         1     0.000     R14C18C.F0 to    R14C18C.DI0 n32_adj_771 (to clk_400)
                  --------
                    2.723   (75.7% logic, 24.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i4  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i6  (to clk_400 +)

   Delay:               2.716ns  (75.8% logic, 24.2% route), 3 logic levels.

 Constraint Details:

      2.716ns physical path delay SLICE_21 to SLICE_20 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18C.CLK to     R14C18C.Q0 SLICE_21 (from clk_400)
ROUTE         1     0.656     R14C18C.Q0 to     R14C18C.A0 n3_adj_768
C0TOFCO_DE  ---     1.023     R14C18C.A0 to    R14C18C.FCO SLICE_21
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI n18453
FCITOF0_DE  ---     0.585    R14C18D.FCI to     R14C18D.F0 SLICE_20
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 n30_adj_769 (to clk_400)
                  --------
                    2.716   (75.8% logic, 24.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18D.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i3  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i5  (to clk_400 +)

   Delay:               2.647ns  (75.0% logic, 25.0% route), 3 logic levels.

 Constraint Details:

      2.647ns physical path delay SLICE_22 to SLICE_21 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.313ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18B.CLK to     R14C18B.Q1 SLICE_22 (from clk_400)
ROUTE         2     0.663     R14C18B.Q1 to     R14C18B.A1 pll1_cnt400_2
C1TOFCO_DE  ---     0.889     R14C18B.A1 to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOF1_DE  ---     0.643    R14C18C.FCI to     R14C18C.F1 SLICE_21
ROUTE         1     0.000     R14C18C.F1 to    R14C18C.DI1 n31_adj_770 (to clk_400)
                  --------
                    2.647   (75.0% logic, 25.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 0.313ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i3  (to clk_400 +)

   Delay:               2.647ns  (75.0% logic, 25.0% route), 3 logic levels.

 Constraint Details:

      2.647ns physical path delay SLICE_23 to SLICE_22 exceeds
      2.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.334ns) by 0.313ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18A.CLK to     R14C18A.Q1 SLICE_23 (from clk_400)
ROUTE         2     0.663     R14C18A.Q1 to     R14C18A.A1 pll1_cnt400_0
C1TOFCO_DE  ---     0.889     R14C18A.A1 to    R14C18A.FCO SLICE_23
ROUTE         1     0.000    R14C18A.FCO to    R14C18B.FCI n18451
FCITOF1_DE  ---     0.643    R14C18B.FCI to     R14C18B.F1 SLICE_22
ROUTE         1     0.000     R14C18B.F1 to    R14C18B.DI1 n33_adj_772 (to clk_400)
                  --------
                    2.647   (75.0% logic, 25.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18A.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     1.880     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 324.781MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "clk_266_0" 266.666667 MHz ;
            1426 items scored, 1204 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i4  (to clk_266_0 +)
                   FF                        dis1/pix_cnt_2470__i3

   Delay:               8.668ns  (33.8% logic, 66.2% route), 6 logic levels.

 Constraint Details:

      8.668ns physical path delay dis1/SLICE_150 to dis1/SLICE_120 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 5.192ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.568     R21C28A.F0 to    R19C26C.LSR dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.668   (33.8% logic, 66.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C26C.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i0  (to clk_266_0 +)

   Delay:               8.668ns  (33.8% logic, 66.2% route), 6 logic levels.

 Constraint Details:

      8.668ns physical path delay dis1/SLICE_150 to dis1/SLICE_151 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 5.192ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.568     R21C28A.F0 to    R19C26A.LSR dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.668   (33.8% logic, 66.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C26A.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i6  (to clk_266_0 +)
                   FF                        dis1/pix_cnt_2470__i5

   Delay:               8.668ns  (33.8% logic, 66.2% route), 6 logic levels.

 Constraint Details:

      8.668ns physical path delay dis1/SLICE_150 to dis1/SLICE_153 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 5.192ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.568     R21C28A.F0 to    R19C26D.LSR dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.668   (33.8% logic, 66.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C26D.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i2  (to clk_266_0 +)
                   FF                        dis1/pix_cnt_2470__i1

   Delay:               8.668ns  (33.8% logic, 66.2% route), 6 logic levels.

 Constraint Details:

      8.668ns physical path delay dis1/SLICE_150 to dis1/SLICE_133 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 5.192ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.568     R21C28A.F0 to    R19C26B.LSR dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.668   (33.8% logic, 66.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C26B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i12  (to clk_266_0 +)
                   FF                        dis1/pix_cnt_2470__i11

   Delay:               8.630ns  (33.9% logic, 66.1% route), 6 logic levels.

 Constraint Details:

      8.630ns physical path delay dis1/SLICE_150 to dis1/SLICE_149 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 5.154ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.530     R21C28A.F0 to    R19C27C.LSR dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.630   (33.9% logic, 66.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27C.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i8  (to clk_266_0 +)
                   FF                        dis1/pix_cnt_2470__i7

   Delay:               8.630ns  (33.9% logic, 66.1% route), 6 logic levels.

 Constraint Details:

      8.630ns physical path delay dis1/SLICE_150 to dis1/SLICE_152 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 5.154ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.530     R21C28A.F0 to    R19C27A.LSR dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.630   (33.9% logic, 66.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27A.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i10  (to clk_266_0 +)
                   FF                        dis1/pix_cnt_2470__i9

   Delay:               8.630ns  (33.9% logic, 66.1% route), 6 logic levels.

 Constraint Details:

      8.630ns physical path delay dis1/SLICE_150 to dis1/SLICE_150 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 5.154ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.530     R21C28A.F0 to    R19C27B.LSR dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.630   (33.9% logic, 66.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.154ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i14  (to clk_266_0 +)
                   FF                        dis1/pix_cnt_2470__i13

   Delay:               8.630ns  (33.9% logic, 66.1% route), 6 logic levels.

 Constraint Details:

      8.630ns physical path delay dis1/SLICE_150 to dis1/SLICE_148 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.476ns) by 5.154ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.530     R21C28A.F0 to    R19C27D.LSR dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.630   (33.9% logic, 66.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27D.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/line_cnt__i7  (to clk_266_0 +)
                   FF                        dis1/line_cnt__i6

   Delay:               8.567ns  (34.2% logic, 65.8% route), 6 logic levels.

 Constraint Details:

      8.567ns physical path delay dis1/SLICE_150 to dis1/SLICE_204 exceeds
      3.750ns delay constraint less
      0.037ns skew and
      0.282ns CE_SET requirement (totaling 3.431ns) by 5.136ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.467     R21C28A.F0 to     R24C27D.CE dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.567   (34.2% logic, 65.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_204:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.843     LPLL.CLKOS to    R24C27D.CLK clk_266_0
                  --------
                    1.843   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i9  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/line_cnt__i1  (to clk_266_0 +)
                   FF                        dis1/line_cnt__i0

   Delay:               8.567ns  (34.2% logic, 65.8% route), 6 logic levels.

 Constraint Details:

      8.567ns physical path delay dis1/SLICE_150 to dis1/SLICE_201 exceeds
      3.750ns delay constraint less
      0.037ns skew and
      0.282ns CE_SET requirement (totaling 3.431ns) by 5.136ns

 Physical Path Details:

      Data path dis1/SLICE_150 to dis1/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C27B.CLK to     R19C27B.Q0 dis1/SLICE_150 (from clk_266_0)
ROUTE         3     1.036     R19C27B.Q0 to     R19C29A.B1 dis1/pix_cnt_9
CTOF_DEL    ---     0.495     R19C29A.B1 to     R19C29A.F1 dis1/SLICE_543
ROUTE         1     0.693     R19C29A.F1 to     R19C29A.B0 dis1/n14
CTOF_DEL    ---     0.495     R19C29A.B0 to     R19C29A.F0 dis1/SLICE_543
ROUTE         1     1.051     R19C29A.F0 to     R21C29C.A1 dis1/n22
CTOF_DEL    ---     0.495     R21C29C.A1 to     R21C29C.F1 dis1/SLICE_200
ROUTE         3     0.767     R21C29C.F1 to     R21C28A.C1 dis1/n9742
CTOF_DEL    ---     0.495     R21C28A.C1 to     R21C28A.F1 dis1/SLICE_534
ROUTE         1     0.626     R21C28A.F1 to     R21C28A.D0 dis1/n6
CTOF_DEL    ---     0.495     R21C28A.D0 to     R21C28A.F0 dis1/SLICE_534
ROUTE        22     1.467     R21C28A.F0 to     R24C26D.CE dis1/clk_266_0_keep_enable_21 (to clk_266_0)
                  --------
                    8.567   (34.2% logic, 65.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.880     LPLL.CLKOS to    R19C27B.CLK clk_266_0
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     1.843     LPLL.CLKOS to    R24C26D.CLK clk_266_0
                  --------
                    1.843   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 111.832MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_4"></A>Preference: FREQUENCY NET "clk_in_c" 20.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_5"></A>Preference: FREQUENCY NET "clk_114" 114.285714 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_6"></A>Preference: FREQUENCY NET "clk_266_1" 266.666667 MHz ;
            1411 items scored, 1204 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i18  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i1  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i0

   Delay:               8.774ns  (33.4% logic, 66.6% route), 6 logic levels.

 Constraint Details:

      8.774ns physical path delay dis2/SLICE_38 to dis2/SLICE_216 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.306ns

 Physical Path Details:

      Data path dis2/SLICE_38 to dis2/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36B.CLK to      R7C36B.Q1 dis2/SLICE_38 (from clk_266_1)
ROUTE         3     1.266      R7C36B.Q1 to      R8C35D.D1 dis2/pix_cnt_18
CTOF_DEL    ---     0.495      R8C35D.D1 to      R8C35D.F1 dis2/SLICE_525
ROUTE         1     0.436      R8C35D.F1 to      R8C35D.C0 dis2/n14
CTOF_DEL    ---     0.495      R8C35D.C0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.890      R7C40C.F0 to     R10C36A.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.774   (33.4% logic, 66.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36B.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R10C36A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i18  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i3  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i2

   Delay:               8.774ns  (33.4% logic, 66.6% route), 6 logic levels.

 Constraint Details:

      8.774ns physical path delay dis2/SLICE_38 to dis2/SLICE_217 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.306ns

 Physical Path Details:

      Data path dis2/SLICE_38 to dis2/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36B.CLK to      R7C36B.Q1 dis2/SLICE_38 (from clk_266_1)
ROUTE         3     1.266      R7C36B.Q1 to      R8C35D.D1 dis2/pix_cnt_18
CTOF_DEL    ---     0.495      R8C35D.D1 to      R8C35D.F1 dis2/SLICE_525
ROUTE         1     0.436      R8C35D.F1 to      R8C35D.C0 dis2/n14
CTOF_DEL    ---     0.495      R8C35D.C0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.890      R7C40C.F0 to     R10C36B.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.774   (33.4% logic, 66.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36B.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R10C36B.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i18  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i7  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i6

   Delay:               8.769ns  (33.4% logic, 66.6% route), 6 logic levels.

 Constraint Details:

      8.769ns physical path delay dis2/SLICE_38 to dis2/SLICE_219 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.301ns

 Physical Path Details:

      Data path dis2/SLICE_38 to dis2/SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36B.CLK to      R7C36B.Q1 dis2/SLICE_38 (from clk_266_1)
ROUTE         3     1.266      R7C36B.Q1 to      R8C35D.D1 dis2/pix_cnt_18
CTOF_DEL    ---     0.495      R8C35D.D1 to      R8C35D.F1 dis2/SLICE_525
ROUTE         1     0.436      R8C35D.F1 to      R8C35D.C0 dis2/n14
CTOF_DEL    ---     0.495      R8C35D.C0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.885      R7C40C.F0 to     R11C37C.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.769   (33.4% logic, 66.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36B.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R11C37C.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i18  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i5  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i4

   Delay:               8.769ns  (33.4% logic, 66.6% route), 6 logic levels.

 Constraint Details:

      8.769ns physical path delay dis2/SLICE_38 to dis2/SLICE_218 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.301ns

 Physical Path Details:

      Data path dis2/SLICE_38 to dis2/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36B.CLK to      R7C36B.Q1 dis2/SLICE_38 (from clk_266_1)
ROUTE         3     1.266      R7C36B.Q1 to      R8C35D.D1 dis2/pix_cnt_18
CTOF_DEL    ---     0.495      R8C35D.D1 to      R8C35D.F1 dis2/SLICE_525
ROUTE         1     0.436      R8C35D.F1 to      R8C35D.C0 dis2/n14
CTOF_DEL    ---     0.495      R8C35D.C0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.885      R7C40C.F0 to     R11C37A.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.769   (33.4% logic, 66.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36B.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R11C37A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.231ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i15  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i1  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i0

   Delay:               8.699ns  (33.6% logic, 66.4% route), 6 logic levels.

 Constraint Details:

      8.699ns physical path delay dis2/SLICE_39 to dis2/SLICE_216 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.231ns

 Physical Path Details:

      Data path dis2/SLICE_39 to dis2/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36A.CLK to      R7C36A.Q0 dis2/SLICE_39 (from clk_266_1)
ROUTE         3     1.312      R7C36A.Q0 to      R8C35B.A1 dis2/pix_cnt_15
CTOF_DEL    ---     0.495      R8C35B.A1 to      R8C35B.F1 SLICE_419
ROUTE         1     0.315      R8C35B.F1 to      R8C35D.D0 dis2/n20_adj_686
CTOF_DEL    ---     0.495      R8C35D.D0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.890      R7C40C.F0 to     R10C36A.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.699   (33.6% logic, 66.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R10C36A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.231ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i15  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i3  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i2

   Delay:               8.699ns  (33.6% logic, 66.4% route), 6 logic levels.

 Constraint Details:

      8.699ns physical path delay dis2/SLICE_39 to dis2/SLICE_217 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.231ns

 Physical Path Details:

      Data path dis2/SLICE_39 to dis2/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36A.CLK to      R7C36A.Q0 dis2/SLICE_39 (from clk_266_1)
ROUTE         3     1.312      R7C36A.Q0 to      R8C35B.A1 dis2/pix_cnt_15
CTOF_DEL    ---     0.495      R8C35B.A1 to      R8C35B.F1 SLICE_419
ROUTE         1     0.315      R8C35B.F1 to      R8C35D.D0 dis2/n20_adj_686
CTOF_DEL    ---     0.495      R8C35D.D0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.890      R7C40C.F0 to     R10C36B.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.699   (33.6% logic, 66.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R10C36B.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.226ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i15  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i7  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i6

   Delay:               8.694ns  (33.7% logic, 66.3% route), 6 logic levels.

 Constraint Details:

      8.694ns physical path delay dis2/SLICE_39 to dis2/SLICE_219 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.226ns

 Physical Path Details:

      Data path dis2/SLICE_39 to dis2/SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36A.CLK to      R7C36A.Q0 dis2/SLICE_39 (from clk_266_1)
ROUTE         3     1.312      R7C36A.Q0 to      R8C35B.A1 dis2/pix_cnt_15
CTOF_DEL    ---     0.495      R8C35B.A1 to      R8C35B.F1 SLICE_419
ROUTE         1     0.315      R8C35B.F1 to      R8C35D.D0 dis2/n20_adj_686
CTOF_DEL    ---     0.495      R8C35D.D0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.885      R7C40C.F0 to     R11C37C.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.694   (33.7% logic, 66.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R11C37C.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.226ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i15  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i5  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i4

   Delay:               8.694ns  (33.7% logic, 66.3% route), 6 logic levels.

 Constraint Details:

      8.694ns physical path delay dis2/SLICE_39 to dis2/SLICE_218 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.226ns

 Physical Path Details:

      Data path dis2/SLICE_39 to dis2/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36A.CLK to      R7C36A.Q0 dis2/SLICE_39 (from clk_266_1)
ROUTE         3     1.312      R7C36A.Q0 to      R8C35B.A1 dis2/pix_cnt_15
CTOF_DEL    ---     0.495      R8C35B.A1 to      R8C35B.F1 SLICE_419
ROUTE         1     0.315      R8C35B.F1 to      R8C35D.D0 dis2/n20_adj_686
CTOF_DEL    ---     0.495      R8C35D.D0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.885      R7C40C.F0 to     R11C37A.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.694   (33.7% logic, 66.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R11C37A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i19  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i1  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i0

   Delay:               8.473ns  (34.5% logic, 65.5% route), 6 logic levels.

 Constraint Details:

      8.473ns physical path delay dis2/SLICE_37 to dis2/SLICE_216 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.005ns

 Physical Path Details:

      Data path dis2/SLICE_37 to dis2/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36C.CLK to      R7C36C.Q0 dis2/SLICE_37 (from clk_266_1)
ROUTE         3     1.086      R7C36C.Q0 to      R8C35B.D1 dis2/pix_cnt_19
CTOF_DEL    ---     0.495      R8C35B.D1 to      R8C35B.F1 SLICE_419
ROUTE         1     0.315      R8C35B.F1 to      R8C35D.D0 dis2/n20_adj_686
CTOF_DEL    ---     0.495      R8C35D.D0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.890      R7C40C.F0 to     R10C36A.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.473   (34.5% logic, 65.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36C.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_216:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R10C36A.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 5.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i19  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/line_cnt__i3  (to clk_266_1 +)
                   FF                        dis2/line_cnt__i2

   Delay:               8.473ns  (34.5% logic, 65.5% route), 6 logic levels.

 Constraint Details:

      8.473ns physical path delay dis2/SLICE_37 to dis2/SLICE_217 exceeds
      3.750ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.468ns) by 5.005ns

 Physical Path Details:

      Data path dis2/SLICE_37 to dis2/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C36C.CLK to      R7C36C.Q0 dis2/SLICE_37 (from clk_266_1)
ROUTE         3     1.086      R7C36C.Q0 to      R8C35B.D1 dis2/pix_cnt_19
CTOF_DEL    ---     0.495      R8C35B.D1 to      R8C35B.F1 SLICE_419
ROUTE         1     0.315      R8C35B.F1 to      R8C35D.D0 dis2/n20_adj_686
CTOF_DEL    ---     0.495      R8C35D.D0 to      R8C35D.F0 dis2/SLICE_525
ROUTE         1     0.645      R8C35D.F0 to      R8C34D.D1 dis2/n22
CTOF_DEL    ---     0.495      R8C34D.D1 to      R8C34D.F1 dis2/SLICE_215
ROUTE         3     1.174      R8C34D.F1 to      R7C40C.D1 dis2/n9754
CTOF_DEL    ---     0.495      R7C40C.D1 to      R7C40C.F1 dis2/SLICE_522
ROUTE         1     0.436      R7C40C.F1 to      R7C40C.C0 dis2/n6
CTOF_DEL    ---     0.495      R7C40C.C0 to      R7C40C.F0 dis2/SLICE_522
ROUTE        22     1.890      R7C40C.F0 to     R10C36B.CE dis2/clk_266_1_keep_enable_21 (to clk_266_1)
                  --------
                    8.473   (34.5% logic, 65.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to     R7C36C.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.881    LPLL.CLKOS2 to    R10C36B.CLK clk_266_1
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 110.424MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_7"></A>Preference: FREQUENCY NET "clk_240_2" 240.000000 MHz ;
            1219 items scored, 1048 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.612ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/state_2467__i2  (to clk_240_2 +)

   Delay:               8.534ns  (28.5% logic, 71.5% route), 5 logic levels.

 Constraint Details:

      8.534ns physical path delay usb_f2/SLICE_369 to SLICE_175 exceeds
      4.167ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 3.922ns) by 4.612ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     1.433     R21C32A.Q0 to     R21C30B.B1 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R21C30B.B1 to     R21C30B.F1 SLICE_399
ROUTE         2     1.030     R21C30B.F1 to     R21C32C.B0 usb_f2/n6
CTOF_DEL    ---     0.495     R21C32C.B0 to     R21C32C.F0 usb_f2/SLICE_478
ROUTE         8     1.406     R21C32C.F0 to     R19C32B.A0 usb_f2/n21340
CTOF_DEL    ---     0.495     R19C32B.A0 to     R19C32B.F0 usb_f2/SLICE_558
ROUTE         2     0.635     R19C32B.F0 to     R19C32A.D1 usb_f2/n11354
CTOF_DEL    ---     0.495     R19C32A.D1 to     R19C32A.F1 SLICE_542
ROUTE         3     1.598     R19C32A.F1 to     R19C24C.CE usb_f2/clk_in_p_enable_30 (to clk_240_2)
                  --------
                    8.534   (28.5% logic, 71.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.862    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    1.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C24C.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.441ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i0  (to clk_240_2 +)

   Delay:               8.363ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      8.363ns physical path delay usb_f2/SLICE_369 to SLICE_304 exceeds
      4.167ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 3.922ns) by 4.441ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     1.433     R21C32A.Q0 to     R21C30B.B1 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R21C30B.B1 to     R21C30B.F1 SLICE_399
ROUTE         2     1.030     R21C30B.F1 to     R21C32C.B0 usb_f2/n6
CTOF_DEL    ---     0.495     R21C32C.B0 to     R21C32C.F0 usb_f2/SLICE_478
ROUTE         8     1.939     R21C32C.F0 to     R19C36B.D0 usb_f2/n21340
CTOF_DEL    ---     0.495     R19C36B.D0 to     R19C36B.F0 usb_f2/SLICE_484
ROUTE         1     0.436     R19C36B.F0 to     R19C36B.C1 usb_f2/n16
CTOF_DEL    ---     0.495     R19C36B.C1 to     R19C36B.F1 usb_f2/SLICE_484
ROUTE         3     1.093     R19C36B.F1 to     R19C35C.CE usb_f2/clk_in_p_enable_26 (to clk_240_2)
                  --------
                    8.363   (29.1% logic, 70.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.862    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    1.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C35C.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.441ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i3  (to clk_240_2 +)

   Delay:               8.363ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      8.363ns physical path delay usb_f2/SLICE_369 to SLICE_365 exceeds
      4.167ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 3.922ns) by 4.441ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     1.433     R21C32A.Q0 to     R21C30B.B1 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R21C30B.B1 to     R21C30B.F1 SLICE_399
ROUTE         2     1.030     R21C30B.F1 to     R21C32C.B0 usb_f2/n6
CTOF_DEL    ---     0.495     R21C32C.B0 to     R21C32C.F0 usb_f2/SLICE_478
ROUTE         8     1.939     R21C32C.F0 to     R19C36B.D0 usb_f2/n21340
CTOF_DEL    ---     0.495     R19C36B.D0 to     R19C36B.F0 usb_f2/SLICE_484
ROUTE         1     0.436     R19C36B.F0 to     R19C36B.C1 usb_f2/n16
CTOF_DEL    ---     0.495     R19C36B.C1 to     R19C36B.F1 usb_f2/SLICE_484
ROUTE         3     1.093     R19C36B.F1 to     R19C35D.CE usb_f2/clk_in_p_enable_26 (to clk_240_2)
                  --------
                    8.363   (29.1% logic, 70.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.862    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    1.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C35D.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.429ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i2  (to clk_240_2 +)

   Delay:               8.467ns  (34.6% logic, 65.4% route), 6 logic levels.

 Constraint Details:

      8.467ns physical path delay usb_f2/SLICE_369 to usb_f2/SLICE_364 exceeds
      4.167ns delay constraint less
     -0.037ns skew and
      0.166ns DIN_SET requirement (totaling 4.038ns) by 4.429ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     1.433     R21C32A.Q0 to     R21C30B.B1 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R21C30B.B1 to     R21C30B.F1 SLICE_399
ROUTE         2     1.030     R21C30B.F1 to     R21C32C.B0 usb_f2/n6
CTOF_DEL    ---     0.495     R21C32C.B0 to     R21C32C.F0 usb_f2/SLICE_478
ROUTE         8     1.939     R21C32C.F0 to     R19C36C.D0 usb_f2/n21340
CTOF_DEL    ---     0.495     R19C36C.D0 to     R19C36C.F0 SLICE_557
ROUTE         1     0.436     R19C36C.F0 to     R19C36C.C1 n21314
CTOF_DEL    ---     0.495     R19C36C.C1 to     R19C36C.F1 SLICE_557
ROUTE         2     0.702     R19C36C.F1 to     R19C36D.B1 n21290
CTOF_DEL    ---     0.495     R19C36D.B1 to     R19C36D.F1 usb_f2/SLICE_364
ROUTE         1     0.000     R19C36D.F1 to    R19C36D.DI1 usb_f2/st_cnt_4_N_340_2 (to clk_240_2)
                  --------
                    8.467   (34.6% logic, 65.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.862    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    1.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C36D.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i1  (to clk_240_2 +)

   Delay:               8.430ns  (34.7% logic, 65.3% route), 6 logic levels.

 Constraint Details:

      8.430ns physical path delay usb_f2/SLICE_369 to usb_f2/SLICE_364 exceeds
      4.167ns delay constraint less
     -0.037ns skew and
      0.166ns DIN_SET requirement (totaling 4.038ns) by 4.392ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     1.433     R21C32A.Q0 to     R21C30B.B1 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R21C30B.B1 to     R21C30B.F1 SLICE_399
ROUTE         2     1.030     R21C30B.F1 to     R21C32C.B0 usb_f2/n6
CTOF_DEL    ---     0.495     R21C32C.B0 to     R21C32C.F0 usb_f2/SLICE_478
ROUTE         8     1.939     R21C32C.F0 to     R19C36C.D0 usb_f2/n21340
CTOF_DEL    ---     0.495     R19C36C.D0 to     R19C36C.F0 SLICE_557
ROUTE         1     0.436     R19C36C.F0 to     R19C36C.C1 n21314
CTOF_DEL    ---     0.495     R19C36C.C1 to     R19C36C.F1 SLICE_557
ROUTE         2     0.665     R19C36C.F1 to     R19C36D.A0 n21290
CTOF_DEL    ---     0.495     R19C36D.A0 to     R19C36D.F0 usb_f2/SLICE_364
ROUTE         1     0.000     R19C36D.F0 to    R19C36D.DI0 usb_f2/st_cnt_4_N_340_1 (to clk_240_2)
                  --------
                    8.430   (34.7% logic, 65.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.862    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    1.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C36D.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.028ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/data_size_i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/state_2467__i2  (to clk_240_2 +)

   Delay:               7.913ns  (37.0% logic, 63.0% route), 6 logic levels.

 Constraint Details:

      7.913ns physical path delay usb_f2/SLICE_352 to SLICE_175 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.028ns

 Physical Path Details:

      Data path usb_f2/SLICE_352 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C31B.CLK to     R17C31B.Q1 usb_f2/SLICE_352 (from clk_240_2)
ROUTE         2     1.015     R17C31B.Q1 to     R17C32C.B1 usb_f2/data_size_2
CTOF_DEL    ---     0.495     R17C32C.B1 to     R17C32C.F1 usb_f2/SLICE_555
ROUTE         1     0.436     R17C32C.F1 to     R17C32C.C0 usb_f2/n10
CTOF_DEL    ---     0.495     R17C32C.C0 to     R17C32C.F0 usb_f2/SLICE_555
ROUTE        11     0.632     R17C32C.F0 to     R18C32C.D1 usb_f2/n18
CTOF_DEL    ---     0.495     R18C32C.D1 to     R18C32C.F1 usb_f2/SLICE_551
ROUTE         5     0.670     R18C32C.F1 to     R19C32B.D0 n3858
CTOF_DEL    ---     0.495     R19C32B.D0 to     R19C32B.F0 usb_f2/SLICE_558
ROUTE         2     0.635     R19C32B.F0 to     R19C32A.D1 usb_f2/n11354
CTOF_DEL    ---     0.495     R19C32A.D1 to     R19C32A.F1 SLICE_542
ROUTE         3     1.598     R19C32A.F1 to     R19C24C.CE usb_f2/clk_in_p_enable_30 (to clk_240_2)
                  --------
                    7.913   (37.0% logic, 63.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R17C31B.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C24C.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.010ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i2  (to clk_240_2 +)
                   FF                        usb_f2/st_cnt_i1

   Delay:               7.932ns  (30.7% logic, 69.3% route), 5 logic levels.

 Constraint Details:

      7.932ns physical path delay usb_f2/SLICE_369 to usb_f2/SLICE_364 exceeds
      4.167ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 3.922ns) by 4.010ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     1.433     R21C32A.Q0 to     R21C30B.B1 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R21C30B.B1 to     R21C30B.F1 SLICE_399
ROUTE         2     1.030     R21C30B.F1 to     R21C32C.B0 usb_f2/n6
CTOF_DEL    ---     0.495     R21C32C.B0 to     R21C32C.F0 usb_f2/SLICE_478
ROUTE         8     1.939     R21C32C.F0 to     R19C36B.D0 usb_f2/n21340
CTOF_DEL    ---     0.495     R19C36B.D0 to     R19C36B.F0 usb_f2/SLICE_484
ROUTE         1     0.436     R19C36B.F0 to     R19C36B.C1 usb_f2/n16
CTOF_DEL    ---     0.495     R19C36B.C1 to     R19C36B.F1 usb_f2/SLICE_484
ROUTE         3     0.662     R19C36B.F1 to     R19C36D.CE usb_f2/clk_in_p_enable_26 (to clk_240_2)
                  --------
                    7.932   (30.7% logic, 69.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.862    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    1.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C36D.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.006ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/data_size_i10  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/state_2467__i2  (to clk_240_2 +)

   Delay:               7.891ns  (37.1% logic, 62.9% route), 6 logic levels.

 Constraint Details:

      7.891ns physical path delay usb_f2/SLICE_358 to SLICE_175 exceeds
      4.167ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.885ns) by 4.006ns

 Physical Path Details:

      Data path usb_f2/SLICE_358 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C34C.CLK to     R17C34C.Q0 usb_f2/SLICE_358 (from clk_240_2)
ROUTE         2     0.993     R17C34C.Q0 to     R17C32C.A1 usb_f2/data_size_10
CTOF_DEL    ---     0.495     R17C32C.A1 to     R17C32C.F1 usb_f2/SLICE_555
ROUTE         1     0.436     R17C32C.F1 to     R17C32C.C0 usb_f2/n10
CTOF_DEL    ---     0.495     R17C32C.C0 to     R17C32C.F0 usb_f2/SLICE_555
ROUTE        11     0.632     R17C32C.F0 to     R18C32C.D1 usb_f2/n18
CTOF_DEL    ---     0.495     R18C32C.D1 to     R18C32C.F1 usb_f2/SLICE_551
ROUTE         5     0.670     R18C32C.F1 to     R19C32B.D0 n3858
CTOF_DEL    ---     0.495     R19C32B.D0 to     R19C32B.F0 usb_f2/SLICE_558
ROUTE         2     0.635     R19C32B.F0 to     R19C32A.D1 usb_f2/n11354
CTOF_DEL    ---     0.495     R19C32A.D1 to     R19C32A.F1 SLICE_542
ROUTE         3     1.598     R19C32A.F1 to     R19C24C.CE usb_f2/clk_in_p_enable_30 (to clk_240_2)
                  --------
                    7.891   (37.1% logic, 62.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R17C34C.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C24C.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.958ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i3  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/state_2467__i2  (to clk_240_2 +)

   Delay:               7.880ns  (30.9% logic, 69.1% route), 5 logic levels.

 Constraint Details:

      7.880ns physical path delay usb_f2/SLICE_369 to SLICE_175 exceeds
      4.167ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 3.922ns) by 3.958ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q1 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     0.779     R21C32A.Q1 to     R21C30B.C1 usb_f2/wait_cnt_3
CTOF_DEL    ---     0.495     R21C30B.C1 to     R21C30B.F1 SLICE_399
ROUTE         2     1.030     R21C30B.F1 to     R21C32C.B0 usb_f2/n6
CTOF_DEL    ---     0.495     R21C32C.B0 to     R21C32C.F0 usb_f2/SLICE_478
ROUTE         8     1.406     R21C32C.F0 to     R19C32B.A0 usb_f2/n21340
CTOF_DEL    ---     0.495     R19C32B.A0 to     R19C32B.F0 usb_f2/SLICE_558
ROUTE         2     0.635     R19C32B.F0 to     R19C32A.D1 usb_f2/n11354
CTOF_DEL    ---     0.495     R19C32A.D1 to     R19C32A.F1 SLICE_542
ROUTE         3     1.598     R19C32A.F1 to     R19C24C.CE usb_f2/clk_in_p_enable_30 (to clk_240_2)
                  --------
                    7.880   (30.9% logic, 69.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.862    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    1.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C24C.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.893ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/dout_r_i0  (to clk_240_2 +)

   Delay:               7.815ns  (31.1% logic, 68.9% route), 5 logic levels.

 Constraint Details:

      7.815ns physical path delay usb_f2/SLICE_369 to usb_f2/SLICE_359 exceeds
      4.167ns delay constraint less
     -0.037ns skew and
      0.282ns CE_SET requirement (totaling 3.922ns) by 3.893ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to usb_f2/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C32A.CLK to     R21C32A.Q0 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     1.433     R21C32A.Q0 to     R21C30B.B1 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.495     R21C30B.B1 to     R21C30B.F1 SLICE_399
ROUTE         2     1.030     R21C30B.F1 to     R21C32C.B0 usb_f2/n6
CTOF_DEL    ---     0.495     R21C32C.B0 to     R21C32C.F0 usb_f2/SLICE_478
ROUTE         8     1.406     R21C32C.F0 to     R19C32B.A0 usb_f2/n21340
CTOF_DEL    ---     0.495     R19C32B.A0 to     R19C32B.F0 usb_f2/SLICE_558
ROUTE         2     0.445     R19C32B.F0 to     R19C32B.C1 usb_f2/n11354
CTOF_DEL    ---     0.495     R19C32B.C1 to     R19C32B.F1 usb_f2/SLICE_558
ROUTE         1     1.069     R19C32B.F1 to     R19C33D.CE usb_f2/clk_in_p_enable_27 (to clk_240_2)
                  --------
                    7.815   (31.1% logic, 68.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.862    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    1.862   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     1.899    RPLL.CLKOS2 to    R19C33D.CLK clk_240_2
                  --------
                    1.899   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 113.908MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_out" 2.080000 MHz ;  |    2.080 MHz|  355.492 MHz|   3  
                                        |             |             |
FREQUENCY NET "clk_240_0" 240.000000    |             |             |
MHz ;                                   |  240.000 MHz|  114.194 MHz|   6 *
                                        |             |             |
FREQUENCY NET "clk_400" 400.000000 MHz  |             |             |
;                                       |  400.000 MHz|  324.781 MHz|   5 *
                                        |             |             |
FREQUENCY NET "clk_266_0" 266.666667    |             |             |
MHz ;                                   |  266.667 MHz|  111.832 MHz|   6 *
                                        |             |             |
FREQUENCY NET "clk_in_c" 20.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_114" 114.285714 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_266_1" 266.666667    |             |             |
MHz ;                                   |  266.667 MHz|  110.424 MHz|   6 *
                                        |             |             |
FREQUENCY NET "clk_240_2" 240.000000    |             |             |
MHz ;                                   |  240.000 MHz|  113.908 MHz|   5 *
                                        |             |             |
----------------------------------------------------------------------------


5 preferences(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 22 clocks:

Clock Domain: usb_l4/clk_in_p   Source: SLICE_437.Q0   Loads: 28
   No transfer within this clock domain is found

Clock Domain: usb_l2/clk_in_p   Source: SLICE_394.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_l1/clk_in_p   Source: SLICE_373.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_clo[2][2]   Source: SLICE_330.Q0   Loads: 25
   No transfer within this clock domain is found

Clock Domain: usb_clkf[2]   Source: SLICE_329.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: rng1_clk_0   Source: SLICE_475.F1   Loads: 8
   No transfer within this clock domain is found

Clock Domain: ps4_ck   Source: SLICE_295.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: ps3_ck   Source: SLICE_281.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: ps2_ck   Source: SLICE_266.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: ps1_ck   Source: SLICE_251.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: pll1_cnt400[1]   Source: SLICE_22.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: osc_out   Source: int_osc.OSC   Loads: 3
   Covered under: FREQUENCY NET "osc_out" 2.080000 MHz ;

Clock Domain: n1435   Source: SLICE_475.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: leds_div[10]   Source: leds_div12/SLICE_6.Q0   Loads: 6
   No transfer within this clock domain is found

Clock Domain: debug2_c_0   Source: SLICE_196.Q0   Loads: 31
   No transfer within this clock domain is found

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_400   Source: main_pll/PLLInst_0.CLKOP   Loads: 6
   Covered under: FREQUENCY NET "clk_400" 400.000000 MHz ;

Clock Domain: clk_266_1   Source: main_pll/PLLInst_0.CLKOS2   Loads: 27
   Covered under: FREQUENCY NET "clk_266_1" 266.666667 MHz ;

Clock Domain: clk_266_0   Source: main_pll/PLLInst_0.CLKOS   Loads: 33
   Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;

Clock Domain: clk_240_2   Source: sec_pll/PLLInst_0.CLKOS2   Loads: 27
   Covered under: FREQUENCY NET "clk_240_2" 240.000000 MHz ;

   Data transfers from:
   Clock Domain: rng1_clk_0   Source: SLICE_475.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1435   Source: SLICE_475.F0
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP   Loads: 34
   Covered under: FREQUENCY NET "clk_240_0" 240.000000 MHz ;

   Data transfers from:
   Clock Domain: rng1_clk_0   Source: SLICE_475.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1435   Source: SLICE_475.F0
      Not reported because source and destination domains are unrelated.

Clock Domain: clk60_cnt[1]   Source: SLICE_192.Q0   Loads: 11
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 4528  Score: 10110653
Cumulative negative slack: 10110653

Constraints cover 5340 paths, 19 nets, and 1892 connections (38.98% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469</big></U></B>
Thu Oct 29 15:47:28 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o LOUD_BOX_impl1.twr -gui -msgset /home/brane2/LATT_DEMO_PROJ/LOUD_BOX/promote.xml LOUD_BOX_impl1.ncd LOUD_BOX_impl1.prf 
Design file:     LOUD_BOX_impl1.ncd
Preference file: LOUD_BOX_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "osc_out" 2.080000 MHz (0 errors)</A></LI>            6 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_240_0" 240.000000 MHz (0 errors)</A></LI>            1257 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "clk_400" 400.000000 MHz (0 errors)</A></LI>            21 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "clk_266_0" 266.666667 MHz (0 errors)</A></LI>            1426 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_4' Target='right'>FREQUENCY NET "clk_in_c" 20.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_5' Target='right'>FREQUENCY NET "clk_114" 114.285714 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_6' Target='right'>FREQUENCY NET "clk_266_1" 266.666667 MHz (0 errors)</A></LI>            1411 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_7' Target='right'>FREQUENCY NET "clk_240_2" 240.000000 MHz (0 errors)</A></LI>            1219 items scored, 0 timing errors detected.

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4, defined by PAR)
                   3.300 V (Bank 5, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "osc_out" 2.080000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i3  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i3  (to osc_out +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C23B.CLK to      R9C23B.Q1 SLICE_18 (from osc_out)
ROUTE         2     0.132      R9C23B.Q1 to      R9C23B.A1 osc_cnt_2
CTOF_DEL    ---     0.101      R9C23B.A1 to      R9C23B.F1 SLICE_18
ROUTE         1     0.000      R9C23B.F1 to     R9C23B.DI1 n18 (to osc_out)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i2  (to osc_out +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C23B.CLK to      R9C23B.Q0 SLICE_18 (from osc_out)
ROUTE         2     0.132      R9C23B.Q0 to      R9C23B.A0 osc_cnt_1
CTOF_DEL    ---     0.101      R9C23B.A0 to      R9C23B.F0 SLICE_18
ROUTE         1     0.000      R9C23B.F0 to     R9C23B.DI0 n19 (to osc_out)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i1  (to osc_out +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_19 to SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C23A.CLK to      R9C23A.Q1 SLICE_19 (from osc_out)
ROUTE         3     0.132      R9C23A.Q1 to      R9C23A.A1 osc_cnt_0
CTOF_DEL    ---     0.101      R9C23A.A1 to      R9C23A.F1 SLICE_19
ROUTE         1     0.000      R9C23A.F1 to     R9C23A.DI1 n20 (to osc_out)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23A.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23A.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i2  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i3  (to osc_out +)

   Delay:               0.490ns  (73.1% logic, 26.9% route), 2 logic levels.

 Constraint Details:

      0.490ns physical path delay SLICE_18 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.503ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C23B.CLK to      R9C23B.Q0 SLICE_18 (from osc_out)
ROUTE         2     0.132      R9C23B.Q0 to      R9C23B.A0 osc_cnt_1
CTOF1_DEL   ---     0.225      R9C23B.A0 to      R9C23B.F1 SLICE_18
ROUTE         1     0.000      R9C23B.F1 to     R9C23B.DI1 n18 (to osc_out)
                  --------
                    0.490   (73.1% logic, 26.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i2  (to osc_out +)

   Delay:               0.639ns  (79.3% logic, 20.7% route), 3 logic levels.

 Constraint Details:

      0.639ns physical path delay SLICE_19 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.652ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C23A.CLK to      R9C23A.Q1 SLICE_19 (from osc_out)
ROUTE         3     0.132      R9C23A.Q1 to      R9C23A.A1 osc_cnt_0
C1TOFCO_DE  ---     0.225      R9C23A.A1 to     R9C23A.FCO SLICE_19
ROUTE         1     0.000     R9C23A.FCO to     R9C23B.FCI n18454
FCITOF0_DE  ---     0.149     R9C23B.FCI to      R9C23B.F0 SLICE_18
ROUTE         1     0.000      R9C23B.F0 to     R9C23B.DI0 n19 (to osc_out)
                  --------
                    0.639   (79.3% logic, 20.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23A.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.666ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              osc_cnt_2444_2590__i1  (from osc_out +)
   Destination:    FF         Data in        osc_cnt_2444_2590__i3  (to osc_out +)

   Delay:               0.653ns  (79.8% logic, 20.2% route), 3 logic levels.

 Constraint Details:

      0.653ns physical path delay SLICE_19 to SLICE_18 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.666ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C23A.CLK to      R9C23A.Q1 SLICE_19 (from osc_out)
ROUTE         3     0.132      R9C23A.Q1 to      R9C23A.A1 osc_cnt_0
C1TOFCO_DE  ---     0.225      R9C23A.A1 to     R9C23A.FCO SLICE_19
ROUTE         1     0.000     R9C23A.FCO to     R9C23B.FCI n18454
FCITOF1_DE  ---     0.163     R9C23B.FCI to      R9C23B.F1 SLICE_18
ROUTE         1     0.000      R9C23B.F1 to     R9C23B.DI1 n18 (to osc_out)
                  --------
                    0.653   (79.8% logic, 20.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path int_osc to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23A.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path int_osc to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.005        OSC.OSC to     R9C23B.CLK osc_out
                  --------
                    1.005   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_240_0" 240.000000 MHz ;
            1257 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2443_2591__i3  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2443_2591__i3  (to clk_240_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_29 to SLICE_29 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18C.CLK to     R11C18C.Q0 SLICE_29 (from clk_240_0)
ROUTE         1     0.130     R11C18C.Q0 to     R11C18C.A0 n3
CTOF_DEL    ---     0.101     R11C18C.A0 to     R11C18C.F0 SLICE_29
ROUTE         1     0.000     R11C18C.F0 to    R11C18C.DI0 n32 (to clk_240_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18C.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18C.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2443_2591__i4  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2443_2591__i4  (to clk_240_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_29 to SLICE_29 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18C.CLK to     R11C18C.Q1 SLICE_29 (from clk_240_0)
ROUTE         1     0.130     R11C18C.Q1 to     R11C18C.A1 n2_adj_727
CTOF_DEL    ---     0.101     R11C18C.A1 to     R11C18C.F1 SLICE_29
ROUTE         1     0.000     R11C18C.F1 to    R11C18C.DI1 n31 (to clk_240_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18C.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18C.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2443_2591__i1  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2443_2591__i1  (to clk_240_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_30 to SLICE_30 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18B.CLK to     R11C18B.Q0 SLICE_30 (from clk_240_0)
ROUTE         1     0.130     R11C18B.Q0 to     R11C18B.A0 n5
CTOF_DEL    ---     0.101     R11C18B.A0 to     R11C18B.F0 SLICE_30
ROUTE         1     0.000     R11C18B.F0 to    R11C18B.DI0 n34 (to clk_240_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18B.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18B.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2443_2591__i0  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2443_2591__i0  (to clk_240_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_31 to SLICE_31 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18A.CLK to     R11C18A.Q1 SLICE_31 (from clk_240_0)
ROUTE         1     0.130     R11C18A.Q1 to     R11C18A.A1 n6_adj_731
CTOF_DEL    ---     0.101     R11C18A.A1 to     R11C18A.F1 SLICE_31
ROUTE         1     0.000     R11C18A.F1 to    R11C18A.DI1 n35 (to clk_240_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18A.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18A.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk60_cnt_2450__i0  (from clk_240_0 +)
   Destination:    FF         Data in        clk60_cnt_2450__i0  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_237 to SLICE_237 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_237 to SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18A.CLK to      R7C18A.Q0 SLICE_237 (from clk_240_0)
ROUTE         2     0.132      R7C18A.Q0 to      R7C18A.A0 n2
CTOF_DEL    ---     0.101      R7C18A.A0 to      R7C18A.F0 SLICE_237
ROUTE         1     0.000      R7C18A.F0 to     R7C18A.DI0 n15 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to     R7C18A.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to     R7C18A.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2443_2591__i5  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2443_2591__i5  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_24 to SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18D.CLK to     R11C18D.Q0 SLICE_24 (from clk_240_0)
ROUTE         2     0.132     R11C18D.Q0 to     R11C18D.A0 pll2_cnt240_5
CTOF_DEL    ---     0.101     R11C18D.A0 to     R11C18D.F0 SLICE_24
ROUTE         1     0.000     R11C18D.F0 to    R11C18D.DI0 n30 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18D.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18D.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll2_cnt240_2443_2591__i2  (from clk_240_0 +)
   Destination:    FF         Data in        pll2_cnt240_2443_2591__i2  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_30 to SLICE_30 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18B.CLK to     R11C18B.Q1 SLICE_30 (from clk_240_0)
ROUTE         2     0.132     R11C18B.Q1 to     R11C18B.A1 pll2_cnt240_2
CTOF_DEL    ---     0.101     R11C18B.A1 to     R11C18B.F1 SLICE_30
ROUTE         1     0.000     R11C18B.F1 to    R11C18B.DI1 n33 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18B.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C18B.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/bit_cnt_2474__i1  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/bit_cnt_2474__i1  (to clk_240_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay usb_f1/SLICE_191 to usb_f1/SLICE_191 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path usb_f1/SLICE_191 to usb_f1/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C33D.CLK to     R11C33D.Q0 usb_f1/SLICE_191 (from clk_240_0)
ROUTE         4     0.132     R11C33D.Q0 to     R11C33D.A0 bit_cnt_1
CTOF_DEL    ---     0.101     R11C33D.A0 to     R11C33D.F0 usb_f1/SLICE_191
ROUTE         1     0.000     R11C33D.F0 to    R11C33D.DI0 usb_f1/n20186 (to clk_240_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C33D.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to    R11C33D.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk60_cnt_2450__i1  (from clk_240_0 +)
   Destination:    FF         Data in        clk60_cnt_2450__i1  (to clk_240_0 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_192 to SLICE_192 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path SLICE_192 to SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C18B.CLK to      R7C18B.Q0 SLICE_192 (from clk_240_0)
ROUTE        11     0.133      R7C18B.Q0 to      R7C18B.A0 clk60_cnt[1]
CTOF_DEL    ---     0.101      R7C18B.A0 to      R7C18B.F0 SLICE_192
ROUTE         1     0.000      R7C18B.F0 to     R7C18B.DI0 n14 (to clk_240_0)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to     R7C18B.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to     R7C18B.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f1/st_cnt_i3  (from clk_240_0 +)
   Destination:    FF         Data in        usb_f1/st_cnt_i3  (to clk_240_0 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f1/SLICE_344 to usb_f1/SLICE_344 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f1/SLICE_344 to usb_f1/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C31D.CLK to      R9C31D.Q1 usb_f1/SLICE_344 (from clk_240_0)
ROUTE         9     0.133      R9C31D.Q1 to      R9C31D.A1 usb_f1/st_cnt_3
CTOF_DEL    ---     0.101      R9C31D.A1 to      R9C31D.F1 usb_f1/SLICE_344
ROUTE         1     0.000      R9C31D.F1 to     R9C31D.DI1 usb_f1/st_cnt_4_N_340_3 (to clk_240_0)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to     R9C31D.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f1/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.707     RPLL.CLKOP to     R9C31D.CLK clk_240_0
                  --------
                    0.707   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "clk_400" 400.000000 MHz ;
            21 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i4  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i4  (to clk_400 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_21 (from clk_400)
ROUTE         1     0.130     R14C18C.Q0 to     R14C18C.A0 n3_adj_768
CTOF_DEL    ---     0.101     R14C18C.A0 to     R14C18C.F0 SLICE_21
ROUTE         1     0.000     R14C18C.F0 to    R14C18C.DI0 n32_adj_771 (to clk_400)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i5  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i5  (to clk_400 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q1 SLICE_21 (from clk_400)
ROUTE         1     0.130     R14C18C.Q1 to     R14C18C.A1 n2_adj_767
CTOF_DEL    ---     0.101     R14C18C.A1 to     R14C18C.F1 SLICE_21
ROUTE         1     0.000     R14C18C.F1 to    R14C18C.DI1 n31_adj_770 (to clk_400)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i6  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i6  (to clk_400 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_20 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q0 SLICE_20 (from clk_400)
ROUTE         2     0.132     R14C18D.Q0 to     R14C18D.A0 pll1_cnt400_5
CTOF_DEL    ---     0.101     R14C18D.A0 to     R14C18D.F0 SLICE_20
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 n30_adj_769 (to clk_400)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18D.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18D.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i2  (to clk_400 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_22 to SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18B.CLK to     R14C18B.Q0 SLICE_22 (from clk_400)
ROUTE         4     0.132     R14C18B.Q0 to     R14C18B.A0 pll1_cnt400[1]
CTOF_DEL    ---     0.101     R14C18B.A0 to     R14C18B.F0 SLICE_22
ROUTE         1     0.000     R14C18B.F0 to    R14C18B.DI0 n34_adj_773 (to clk_400)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i3  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i3  (to clk_400 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_22 to SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18B.CLK to     R14C18B.Q1 SLICE_22 (from clk_400)
ROUTE         2     0.132     R14C18B.Q1 to     R14C18B.A1 pll1_cnt400_2
CTOF_DEL    ---     0.101     R14C18B.A1 to     R14C18B.F1 SLICE_22
ROUTE         1     0.000     R14C18B.F1 to    R14C18B.DI1 n33_adj_772 (to clk_400)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i1  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i1  (to clk_400 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_23 to SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18A.CLK to     R14C18A.Q1 SLICE_23 (from clk_400)
ROUTE         2     0.132     R14C18A.Q1 to     R14C18A.A1 pll1_cnt400_0
CTOF_DEL    ---     0.101     R14C18A.A1 to     R14C18A.F1 SLICE_23
ROUTE         1     0.000     R14C18A.F1 to    R14C18A.DI1 n35_adj_774 (to clk_400)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18A.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18A.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i4  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i5  (to clk_400 +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay SLICE_21 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 SLICE_21 (from clk_400)
ROUTE         1     0.130     R14C18C.Q0 to     R14C18C.A0 n3_adj_768
CTOF1_DEL   ---     0.225     R14C18C.A0 to     R14C18C.F1 SLICE_21
ROUTE         1     0.000     R14C18C.F1 to    R14C18C.DI1 n31_adj_770 (to clk_400)
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.503ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i2  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i3  (to clk_400 +)

   Delay:               0.490ns  (73.1% logic, 26.9% route), 2 logic levels.

 Constraint Details:

      0.490ns physical path delay SLICE_22 to SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.503ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18B.CLK to     R14C18B.Q0 SLICE_22 (from clk_400)
ROUTE         4     0.132     R14C18B.Q0 to     R14C18B.A0 pll1_cnt400[1]
CTOF1_DEL   ---     0.225     R14C18B.A0 to     R14C18B.F1 SLICE_22
ROUTE         1     0.000     R14C18B.F1 to    R14C18B.DI1 n33_adj_772 (to clk_400)
                  --------
                    0.490   (73.1% logic, 26.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i5  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i6  (to clk_400 +)

   Delay:               0.637ns  (79.6% logic, 20.4% route), 3 logic levels.

 Constraint Details:

      0.637ns physical path delay SLICE_21 to SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.650ns

 Physical Path Details:

      Data path SLICE_21 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q1 SLICE_21 (from clk_400)
ROUTE         1     0.130     R14C18C.Q1 to     R14C18C.A1 n2_adj_767
C1TOFCO_DE  ---     0.225     R14C18C.A1 to    R14C18C.FCO SLICE_21
ROUTE         1     0.000    R14C18C.FCO to    R14C18D.FCI n18453
FCITOF0_DE  ---     0.149    R14C18D.FCI to     R14C18D.F0 SLICE_20
ROUTE         1     0.000     R14C18D.F0 to    R14C18D.DI0 n30_adj_769 (to clk_400)
                  --------
                    0.637   (79.6% logic, 20.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18D.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt400_2441_2597__i3  (from clk_400 +)
   Destination:    FF         Data in        pll1_cnt400_2441_2597__i4  (to clk_400 +)

   Delay:               0.639ns  (79.3% logic, 20.7% route), 3 logic levels.

 Constraint Details:

      0.639ns physical path delay SLICE_22 to SLICE_21 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.652ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18B.CLK to     R14C18B.Q1 SLICE_22 (from clk_400)
ROUTE         2     0.132     R14C18B.Q1 to     R14C18B.A1 pll1_cnt400_2
C1TOFCO_DE  ---     0.225     R14C18B.A1 to    R14C18B.FCO SLICE_22
ROUTE         1     0.000    R14C18B.FCO to    R14C18C.FCI n18452
FCITOF0_DE  ---     0.149    R14C18C.FCI to     R14C18C.F0 SLICE_21
ROUTE         1     0.000     R14C18C.F0 to    R14C18C.DI0 n32_adj_771 (to clk_400)
                  --------
                    0.639   (79.3% logic, 20.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18B.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.698     LPLL.CLKOP to    R14C18C.CLK clk_400
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "clk_266_0" 266.666667 MHz ;
            1426 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt266_2442_2596__i2  (from clk_266_0 +)
   Destination:    FF         Data in        pll1_cnt266_2442_2596__i2  (to clk_266_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_97 to SLICE_97 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_97 to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C25B.CLK to      R9C25B.Q1 SLICE_97 (from clk_266_0)
ROUTE         1     0.130      R9C25B.Q1 to      R9C25B.A1 n3_adj_764
CTOF_DEL    ---     0.101      R9C25B.A1 to      R9C25B.F1 SLICE_97
ROUTE         1     0.000      R9C25B.F1 to     R9C25B.DI1 n28 (to clk_266_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25B.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25B.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt266_2442_2596__i1  (from clk_266_0 +)
   Destination:    FF         Data in        pll1_cnt266_2442_2596__i1  (to clk_266_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_97 to SLICE_97 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_97 to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C25B.CLK to      R9C25B.Q0 SLICE_97 (from clk_266_0)
ROUTE         1     0.130      R9C25B.Q0 to      R9C25B.A0 n4
CTOF_DEL    ---     0.101      R9C25B.A0 to      R9C25B.F0 SLICE_97
ROUTE         1     0.000      R9C25B.F0 to     R9C25B.DI0 n29 (to clk_266_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25B.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25B.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt266_2442_2596__i0  (from clk_266_0 +)
   Destination:    FF         Data in        pll1_cnt266_2442_2596__i0  (to clk_266_0 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_98 to SLICE_98 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_98 to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C25A.CLK to      R9C25A.Q1 SLICE_98 (from clk_266_0)
ROUTE         1     0.130      R9C25A.Q1 to      R9C25A.A1 n5_adj_765
CTOF_DEL    ---     0.101      R9C25A.A1 to      R9C25A.F1 SLICE_98
ROUTE         1     0.000      R9C25A.F1 to     R9C25A.DI1 n30_adj_766 (to clk_266_0)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25A.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25A.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt266_2442_2596__i3  (from clk_266_0 +)
   Destination:    FF         Data in        pll1_cnt266_2442_2596__i3  (to clk_266_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_94 to SLICE_94 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_94 to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C25C.CLK to      R9C25C.Q0 SLICE_94 (from clk_266_0)
ROUTE         2     0.132      R9C25C.Q0 to      R9C25C.A0 pll1_cnt266_3
CTOF_DEL    ---     0.101      R9C25C.A0 to      R9C25C.F0 SLICE_94
ROUTE         1     0.000      R9C25C.F0 to     R9C25C.DI0 n27 (to clk_266_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25C.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25C.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              pll1_cnt266_2442_2596__i4  (from clk_266_0 +)
   Destination:    FF         Data in        pll1_cnt266_2442_2596__i4  (to clk_266_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_94 to SLICE_94 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_94 to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C25C.CLK to      R9C25C.Q1 SLICE_94 (from clk_266_0)
ROUTE         2     0.132      R9C25C.Q1 to      R9C25C.A1 pll1_cnt266_4
CTOF_DEL    ---     0.101      R9C25C.A1 to      R9C25C.F1 SLICE_94
ROUTE         1     0.000      R9C25C.F1 to     R9C25C.DI1 n26 (to clk_266_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25C.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to     R9C25C.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i2  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i2  (to clk_266_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis1/SLICE_133 to dis1/SLICE_133 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis1/SLICE_133 to dis1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26B.CLK to     R19C26B.Q1 dis1/SLICE_133 (from clk_266_0)
ROUTE         2     0.132     R19C26B.Q1 to     R19C26B.A1 dis1/pix_cnt_2
CTOF_DEL    ---     0.101     R19C26B.A1 to     R19C26B.F1 dis1/SLICE_133
ROUTE         1     0.000     R19C26B.F1 to    R19C26B.DI1 dis1/n103 (to clk_266_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26B.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26B.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i4  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i4  (to clk_266_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis1/SLICE_120 to dis1/SLICE_120 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis1/SLICE_120 to dis1/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26C.CLK to     R19C26C.Q1 dis1/SLICE_120 (from clk_266_0)
ROUTE         4     0.132     R19C26C.Q1 to     R19C26C.A1 dis1/pix_cnt_4
CTOF_DEL    ---     0.101     R19C26C.A1 to     R19C26C.F1 dis1/SLICE_120
ROUTE         1     0.000     R19C26C.F1 to    R19C26C.DI1 dis1/n101 (to clk_266_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26C.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26C.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i1  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i1  (to clk_266_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis1/SLICE_133 to dis1/SLICE_133 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis1/SLICE_133 to dis1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26B.CLK to     R19C26B.Q0 dis1/SLICE_133 (from clk_266_0)
ROUTE         2     0.132     R19C26B.Q0 to     R19C26B.A0 dis1/pix_cnt_1
CTOF_DEL    ---     0.101     R19C26B.A0 to     R19C26B.F0 dis1/SLICE_133
ROUTE         1     0.000     R19C26B.F0 to    R19C26B.DI0 dis1/n104 (to clk_266_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26B.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26B.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i6  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i6  (to clk_266_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis1/SLICE_153 to dis1/SLICE_153 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis1/SLICE_153 to dis1/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26D.CLK to     R19C26D.Q1 dis1/SLICE_153 (from clk_266_0)
ROUTE         5     0.132     R19C26D.Q1 to     R19C26D.A1 dis1/pix_cnt_6
CTOF_DEL    ---     0.101     R19C26D.A1 to     R19C26D.F1 dis1/SLICE_153
ROUTE         1     0.000     R19C26D.F1 to    R19C26D.DI1 dis1/n99 (to clk_266_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26D.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26D.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis1/pix_cnt_2470__i0  (from clk_266_0 +)
   Destination:    FF         Data in        dis1/pix_cnt_2470__i0  (to clk_266_0 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis1/SLICE_151 to dis1/SLICE_151 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis1/SLICE_151 to dis1/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C26A.CLK to     R19C26A.Q1 dis1/SLICE_151 (from clk_266_0)
ROUTE         2     0.132     R19C26A.Q1 to     R19C26A.A1 dis1/pix_cnt_0
CTOF_DEL    ---     0.101     R19C26A.A1 to     R19C26A.F1 dis1/SLICE_151
ROUTE         1     0.000     R19C26A.F1 to    R19C26A.DI1 dis1/n105 (to clk_266_0)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis1/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26A.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis1/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        33     0.698     LPLL.CLKOS to    R19C26A.CLK clk_266_0
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_4"></A>Preference: FREQUENCY NET "clk_in_c" 20.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_5"></A>Preference: FREQUENCY NET "clk_114" 114.285714 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_6"></A>Preference: FREQUENCY NET "clk_266_1" 266.666667 MHz ;
            1411 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i2  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i2  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_46 to dis2/SLICE_46 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_46 to dis2/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C34B.CLK to      R7C34B.Q1 dis2/SLICE_46 (from clk_266_1)
ROUTE         2     0.132      R7C34B.Q1 to      R7C34B.A1 dis2/pix_cnt_2
CTOF_DEL    ---     0.101      R7C34B.A1 to      R7C34B.F1 dis2/SLICE_46
ROUTE         1     0.000      R7C34B.F1 to     R7C34B.DI1 dis2/n103 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C34B.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C34B.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i7  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i7  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_43 to dis2/SLICE_43 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_43 to dis2/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C35A.CLK to      R7C35A.Q0 dis2/SLICE_43 (from clk_266_1)
ROUTE         3     0.132      R7C35A.Q0 to      R7C35A.A0 dis2/pix_cnt_7
CTOF_DEL    ---     0.101      R7C35A.A0 to      R7C35A.F0 dis2/SLICE_43
ROUTE         1     0.000      R7C35A.F0 to     R7C35A.DI0 dis2/n98 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C35A.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C35A.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i12  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i12  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_41 to dis2/SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_41 to dis2/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C35C.CLK to      R7C35C.Q1 dis2/SLICE_41 (from clk_266_1)
ROUTE         3     0.132      R7C35C.Q1 to      R7C35C.A1 dis2/pix_cnt_12
CTOF_DEL    ---     0.101      R7C35C.A1 to      R7C35C.F1 dis2/SLICE_41
ROUTE         1     0.000      R7C35C.F1 to     R7C35C.DI1 dis2/n93 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C35C.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C35C.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i1  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i1  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_46 to dis2/SLICE_46 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_46 to dis2/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C34B.CLK to      R7C34B.Q0 dis2/SLICE_46 (from clk_266_1)
ROUTE         2     0.132      R7C34B.Q0 to      R7C34B.A0 dis2/pix_cnt_1
CTOF_DEL    ---     0.101      R7C34B.A0 to      R7C34B.F0 dis2/SLICE_46
ROUTE         1     0.000      R7C34B.F0 to     R7C34B.DI0 dis2/n104 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C34B.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C34B.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i18  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i18  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_38 to dis2/SLICE_38 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_38 to dis2/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C36B.CLK to      R7C36B.Q1 dis2/SLICE_38 (from clk_266_1)
ROUTE         3     0.132      R7C36B.Q1 to      R7C36B.A1 dis2/pix_cnt_18
CTOF_DEL    ---     0.101      R7C36B.A1 to      R7C36B.F1 dis2/SLICE_38
ROUTE         1     0.000      R7C36B.F1 to     R7C36B.DI1 dis2/n87 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C36B.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C36B.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i10  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i10  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_42 to dis2/SLICE_42 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_42 to dis2/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C35B.CLK to      R7C35B.Q1 dis2/SLICE_42 (from clk_266_1)
ROUTE         3     0.132      R7C35B.Q1 to      R7C35B.A1 dis2/pix_cnt_10
CTOF_DEL    ---     0.101      R7C35B.A1 to      R7C35B.F1 dis2/SLICE_42
ROUTE         1     0.000      R7C35B.F1 to     R7C35B.DI1 dis2/n95 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C35B.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C35B.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i16  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i16  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_39 to dis2/SLICE_39 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_39 to dis2/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C36A.CLK to      R7C36A.Q1 dis2/SLICE_39 (from clk_266_1)
ROUTE         3     0.132      R7C36A.Q1 to      R7C36A.A1 dis2/pix_cnt_16
CTOF_DEL    ---     0.101      R7C36A.A1 to      R7C36A.F1 dis2/SLICE_39
ROUTE         1     0.000      R7C36A.F1 to     R7C36A.DI1 dis2/n89 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C36A.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C36A.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i8  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i8  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_43 to dis2/SLICE_43 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_43 to dis2/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C35A.CLK to      R7C35A.Q1 dis2/SLICE_43 (from clk_266_1)
ROUTE         3     0.132      R7C35A.Q1 to      R7C35A.A1 dis2/pix_cnt_8
CTOF_DEL    ---     0.101      R7C35A.A1 to      R7C35A.F1 dis2/SLICE_43
ROUTE         1     0.000      R7C35A.F1 to     R7C35A.DI1 dis2/n97 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C35A.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_43:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C35A.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i3  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i3  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_45 to dis2/SLICE_45 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_45 to dis2/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C34C.CLK to      R7C34C.Q0 dis2/SLICE_45 (from clk_266_1)
ROUTE         2     0.132      R7C34C.Q0 to      R7C34C.A0 dis2/pix_cnt_3
CTOF_DEL    ---     0.101      R7C34C.A0 to      R7C34C.F0 dis2/SLICE_45
ROUTE         1     0.000      R7C34C.F0 to     R7C34C.DI0 dis2/n102 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C34C.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C34C.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dis2/pix_cnt_2471__i4  (from clk_266_1 +)
   Destination:    FF         Data in        dis2/pix_cnt_2471__i4  (to clk_266_1 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay dis2/SLICE_45 to dis2/SLICE_45 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path dis2/SLICE_45 to dis2/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C34C.CLK to      R7C34C.Q1 dis2/SLICE_45 (from clk_266_1)
ROUTE         4     0.132      R7C34C.Q1 to      R7C34C.A1 dis2/pix_cnt_4
CTOF_DEL    ---     0.101      R7C34C.A1 to      R7C34C.F1 dis2/SLICE_45
ROUTE         1     0.000      R7C34C.F1 to     R7C34C.DI1 dis2/n101 (to clk_266_1)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path main_pll/PLLInst_0 to dis2/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C34C.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path main_pll/PLLInst_0 to dis2/SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.699    LPLL.CLKOS2 to     R7C34C.CLK clk_266_1
                  --------
                    0.699   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_7"></A>Preference: FREQUENCY NET "clk_240_2" 240.000000 MHz ;
            1219 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/bit_cnt_2473__i1  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/bit_cnt_2473__i1  (to clk_240_2 +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay usb_f2/SLICE_351 to usb_f2/SLICE_351 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path usb_f2/SLICE_351 to usb_f2/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C31B.CLK to     R19C31B.Q0 usb_f2/SLICE_351 (from clk_240_2)
ROUTE         4     0.132     R19C31B.Q0 to     R19C31B.A0 usb_f2/bit_cnt_1
CTOF_DEL    ---     0.101     R19C31B.A0 to     R19C31B.F0 usb_f2/SLICE_351
ROUTE         1     0.000     R19C31B.F0 to    R19C31B.DI0 usb_f2/n18802 (to clk_240_2)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C31B.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C31B.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2468__i2  (to clk_240_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f2/SLICE_369 to usb_f2/SLICE_369 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C32A.CLK to     R21C32A.Q0 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     0.133     R21C32A.Q0 to     R21C32A.A0 usb_f2/wait_cnt_2
CTOF_DEL    ---     0.101     R21C32A.A0 to     R21C32A.F0 usb_f2/SLICE_369
ROUTE         1     0.000     R21C32A.F0 to    R21C32A.DI0 usb_f2/n28_adj_667 (to clk_240_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.690    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.690    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i4  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2468__i4  (to clk_240_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f2/SLICE_370 to usb_f2/SLICE_370 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f2/SLICE_370 to usb_f2/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C32D.CLK to     R21C32D.Q0 usb_f2/SLICE_370 (from clk_240_2)
ROUTE         3     0.133     R21C32D.Q0 to     R21C32D.A0 usb_f2/wait_cnt_4
CTOF_DEL    ---     0.101     R21C32D.A0 to     R21C32D.F0 usb_f2/SLICE_370
ROUTE         1     0.000     R21C32D.F0 to    R21C32D.DI0 usb_f2/n26 (to clk_240_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.690    RPLL.CLKOS2 to    R21C32D.CLK clk_240_2
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.690    RPLL.CLKOS2 to    R21C32D.CLK clk_240_2
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/st_cnt_i4  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i4  (to clk_240_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f2/SLICE_366 to usb_f2/SLICE_366 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f2/SLICE_366 to usb_f2/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C35B.CLK to     R19C35B.Q0 usb_f2/SLICE_366 (from clk_240_2)
ROUTE         3     0.133     R19C35B.Q0 to     R19C35B.A0 usb_f2/st_cnt_4
CTOF_DEL    ---     0.101     R19C35B.A0 to     R19C35B.F0 usb_f2/SLICE_366
ROUTE         1     0.000     R19C35B.F0 to    R19C35B.DI0 usb_f2/n6163 (to clk_240_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C35B.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C35B.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/wait_cnt_2468__i3  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/wait_cnt_2468__i3  (to clk_240_2 +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay usb_f2/SLICE_369 to usb_f2/SLICE_369 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path usb_f2/SLICE_369 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C32A.CLK to     R21C32A.Q1 usb_f2/SLICE_369 (from clk_240_2)
ROUTE         3     0.133     R21C32A.Q1 to     R21C32A.A1 usb_f2/wait_cnt_3
CTOF_DEL    ---     0.101     R21C32A.A1 to     R21C32A.F1 usb_f2/SLICE_369
ROUTE         1     0.000     R21C32A.F1 to    R21C32A.DI1 usb_f2/n27 (to clk_240_2)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.690    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.690    RPLL.CLKOS2 to    R21C32A.CLK clk_240_2
                  --------
                    0.690   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/state_2467__i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/state_2467__i0  (to clk_240_2 +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_311 to SLICE_311 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_311 to SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C34C.CLK to     R19C34C.Q0 SLICE_311 (from clk_240_2)
ROUTE        46     0.134     R19C34C.Q0 to     R19C34C.A0 state_0_adj_724
CTOF_DEL    ---     0.101     R19C34C.A0 to     R19C34C.F0 SLICE_311
ROUTE         1     0.000     R19C34C.F0 to    R19C34C.DI0 n20483 (to clk_240_2)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C34C.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_311:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C34C.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/st_cnt_i2  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i2  (to clk_240_2 +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay usb_f2/SLICE_364 to usb_f2/SLICE_364 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path usb_f2/SLICE_364 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C36D.CLK to     R19C36D.Q1 usb_f2/SLICE_364 (from clk_240_2)
ROUTE        15     0.134     R19C36D.Q1 to     R19C36D.A1 usb_f2/st_cnt_2
CTOF_DEL    ---     0.101     R19C36D.A1 to     R19C36D.F1 usb_f2/SLICE_364
ROUTE         1     0.000     R19C36D.F1 to    R19C36D.DI1 usb_f2/st_cnt_4_N_340_2 (to clk_240_2)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C36D.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C36D.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/st_cnt_i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i0  (to clk_240_2 +)

   Delay:               0.369ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay SLICE_304 to SLICE_304 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.382ns

 Physical Path Details:

      Data path SLICE_304 to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C35C.CLK to     R19C35C.Q0 SLICE_304 (from clk_240_2)
ROUTE        18     0.135     R19C35C.Q0 to     R19C35C.A0 st_cnt_0_adj_721
CTOF_DEL    ---     0.101     R19C35C.A0 to     R19C35C.F0 SLICE_304
ROUTE         1     0.000     R19C35C.F0 to    R19C35C.DI0 st_cnt_4_N_340_0_adj_726 (to clk_240_2)
                  --------
                    0.369   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C35C.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C35C.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/bit_cnt_2473__i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/bit_cnt_2473__i1  (to clk_240_2 +)

   Delay:               0.374ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay usb_f2/SLICE_350 to usb_f2/SLICE_351 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.387ns

 Physical Path Details:

      Data path usb_f2/SLICE_350 to usb_f2/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C31D.CLK to     R19C31D.Q0 usb_f2/SLICE_350 (from clk_240_2)
ROUTE         4     0.140     R19C31D.Q0 to     R19C31B.C0 usb_f2/bit_cnt_0
CTOF_DEL    ---     0.101     R19C31B.C0 to     R19C31B.F0 usb_f2/SLICE_351
ROUTE         1     0.000     R19C31B.F0 to    R19C31B.DI0 usb_f2/n18802 (to clk_240_2)
                  --------
                    0.374   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C31D.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C31B.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              usb_f2/st_cnt_i0  (from clk_240_2 +)
   Destination:    FF         Data in        usb_f2/st_cnt_i1  (to clk_240_2 +)

   Delay:               0.376ns  (62.2% logic, 37.8% route), 2 logic levels.

 Constraint Details:

      0.376ns physical path delay SLICE_304 to usb_f2/SLICE_364 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.389ns

 Physical Path Details:

      Data path SLICE_304 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C35C.CLK to     R19C35C.Q0 SLICE_304 (from clk_240_2)
ROUTE        18     0.142     R19C35C.Q0 to     R19C36D.D0 st_cnt_0_adj_721
CTOF_DEL    ---     0.101     R19C36D.D0 to     R19C36D.F0 usb_f2/SLICE_364
ROUTE         1     0.000     R19C36D.F0 to    R19C36D.DI0 usb_f2/st_cnt_4_N_340_1 (to clk_240_2)
                  --------
                    0.376   (62.2% logic, 37.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sec_pll/PLLInst_0 to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C35C.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sec_pll/PLLInst_0 to usb_f2/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     0.708    RPLL.CLKOS2 to    R19C36D.CLK clk_240_2
                  --------
                    0.708   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_out" 2.080000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_240_0" 240.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_400" 400.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_266_0" 266.666667    |             |             |
MHz ;                                   |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_in_c" 20.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_114" 114.285714 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_266_1" 266.666667    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_240_2" 240.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 22 clocks:

Clock Domain: usb_l4/clk_in_p   Source: SLICE_437.Q0   Loads: 28
   No transfer within this clock domain is found

Clock Domain: usb_l2/clk_in_p   Source: SLICE_394.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_l1/clk_in_p   Source: SLICE_373.Q0   Loads: 27
   No transfer within this clock domain is found

Clock Domain: usb_clo[2][2]   Source: SLICE_330.Q0   Loads: 25
   No transfer within this clock domain is found

Clock Domain: usb_clkf[2]   Source: SLICE_329.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: rng1_clk_0   Source: SLICE_475.F1   Loads: 8
   No transfer within this clock domain is found

Clock Domain: ps4_ck   Source: SLICE_295.Q0   Loads: 21
   No transfer within this clock domain is found

Clock Domain: ps3_ck   Source: SLICE_281.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: ps2_ck   Source: SLICE_266.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: ps1_ck   Source: SLICE_251.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: pll1_cnt400[1]   Source: SLICE_22.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: osc_out   Source: int_osc.OSC   Loads: 3
   Covered under: FREQUENCY NET "osc_out" 2.080000 MHz ;

Clock Domain: n1435   Source: SLICE_475.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: leds_div[10]   Source: leds_div12/SLICE_6.Q0   Loads: 6
   No transfer within this clock domain is found

Clock Domain: debug2_c_0   Source: SLICE_196.Q0   Loads: 31
   No transfer within this clock domain is found

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_400   Source: main_pll/PLLInst_0.CLKOP   Loads: 6
   Covered under: FREQUENCY NET "clk_400" 400.000000 MHz ;

Clock Domain: clk_266_1   Source: main_pll/PLLInst_0.CLKOS2   Loads: 27
   Covered under: FREQUENCY NET "clk_266_1" 266.666667 MHz ;

Clock Domain: clk_266_0   Source: main_pll/PLLInst_0.CLKOS   Loads: 33
   Covered under: FREQUENCY NET "clk_266_0" 266.666667 MHz ;

Clock Domain: clk_240_2   Source: sec_pll/PLLInst_0.CLKOS2   Loads: 27
   Covered under: FREQUENCY NET "clk_240_2" 240.000000 MHz ;

   Data transfers from:
   Clock Domain: rng1_clk_0   Source: SLICE_475.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1435   Source: SLICE_475.F0
      Not reported because source and destination domains are unrelated.

Clock Domain: clk_240_0   Source: sec_pll/PLLInst_0.CLKOP   Loads: 34
   Covered under: FREQUENCY NET "clk_240_0" 240.000000 MHz ;

   Data transfers from:
   Clock Domain: rng1_clk_0   Source: SLICE_475.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: n1435   Source: SLICE_475.F0
      Not reported because source and destination domains are unrelated.

Clock Domain: clk60_cnt[1]   Source: SLICE_192.Q0   Loads: 11
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5340 paths, 19 nets, and 1892 connections (38.98% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 4528 (setup), 0 (hold)
Score: 10110653 (setup), 0 (hold)
Cumulative negative slack: 10110653 (10110653+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
