<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/M2/Projet_M2/hls4ml-tutorial/Lenet5/lenet5_quantifié_8_4/myproject_prj/solution1/sim/verilog/myproject_start_for_softmax_array_array_ap_fixed_8_4_5_3_0_10u_softmax_config21_U0.v:46]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...&#xA;Compiling module xil_defaultlib.myproject_mul_8s_5s_13_1_0(NUM_S...&#xA;Compiling module xil_defaultlib.myproject_mul_8s_6s_14_1_0(NUM_S...&#xA;Compiling module xil_defaultlib.myproject_mul_8s_6ns_14_1_0(NUM_...&#xA;Compiling module xil_defaultlib.myproject_mul_8s_5ns_13_1_0(NUM_...&#xA;Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...&#xA;Compiling module xil_defaultlib.myproject_compute_output_buffer_...&#xA;Compiling module xil_defaultlib.myproject_flow_control_loop_pipe&#xA;Compiling module xil_defaultlib.myproject_regslice_both(DataWidt...&#xA;Compiling module xil_defaultlib.myproject_conv_2d_cl_array_ap_fi...&#xA;Compiling module xil_defaultlib.myproject_hard_tanh_array_array_...&#xA;Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...&#xA;Compiling module xil_defaultlib.myproject_pooling2d_cl_array_ap_...&#xA;Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...&#xA;Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...&#xA;Compiling module xil_defaultlib.myproject_compute_output_buffer_...&#xA;Compiling module xil_defaultlib.myproject_conv_2d_cl_array_ap_fi...&#xA;Compiling module xil_defaultlib.myproject_hard_tanh_array_array_...&#xA;Compiling module xil_defaultlib.myproject_shift_line_buffer_arra...&#xA;Compiling module xil_defaultlib.myproject_pooling2d_cl_array_ap_...&#xA;Compiling module xil_defaultlib.myproject_flow_control_loop_pipe...&#xA;Compiling module xil_defaultlib.myproject_dense_array_array_ap_f...&#xA;Compiling module xil_defaultlib.myproject_dense_latency_wrapper_...&#xA;Compiling module xil_defaultlib.myproject_dense_array_ap_fixed_1...&#xA;Compiling module xil_defaultlib.myproject_normalize_array_ap_fix...&#xA;Compiling module xil_defaultlib.myproject_hard_tanh_array_array_...&#xA;Compiling module xil_defaultlib.myproject_mul_9s_5s_13_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.myproject_dense_latency_wrapper_...&#xA;Compiling module xil_defaultlib.myproject_dense_array_ap_fixed_1...&#xA;Compiling module xil_defaultlib.myproject_mul_21s_6ns_26_1_1(NUM...&#xA;Compiling module xil_defaultlib.myproject_mul_21s_6ns_27_1_1(NUM...&#xA;Compiling module xil_defaultlib.myproject_normalize_array_ap_fix...&#xA;Compiling module xil_defaultlib.myproject_hard_tanh_array_array_...&#xA;Compiling module xil_defaultlib.myproject_mul_8s_6ns_13_1_1(NUM_...&#xA;Compiling module xil_defaultlib.myproject_mul_8s_6s_13_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.myproject_dense_latency_wrapper_...&#xA;Compiling module xil_defaultlib.myproject_dense_array_ap_fixed_1...&#xA;Compiling module xil_defaultlib.myproject_softmax_stable_array_a...&#xA;Compiling module xil_defaultlib.myproject_mul_18s_17ns_24_1_1(NU...&#xA;Compiling module xil_defaultlib.myproject_softmax_stable_array_a...&#xA;Compiling module xil_defaultlib.myproject_regslice_both(DataWidt...&#xA;Compiling module xil_defaultlib.myproject_softmax_array_array_ap...&#xA;Compiling module xil_defaultlib.myproject_fifo_w132_d576_A_ram&#xA;Compiling module xil_defaultlib.myproject_fifo_w132_d576_A&#xA;Compiling module xil_defaultlib.myproject_fifo_w48_d576_A_ram&#xA;Compiling module xil_defaultlib.myproject_fifo_w48_d576_A&#xA;Compiling module xil_defaultlib.myproject_fifo_w48_d144_A_ram&#xA;Compiling module xil_defaultlib.myproject_fifo_w48_d144_A&#xA;Compiling module xil_defaultlib.myproject_fifo_w400_d64_A_ram&#xA;Compiling module xil_defaultlib.myproject_fifo_w400_d64_A&#xA;Compiling module xil_defaultlib.myproject_fifo_w128_d64_A_ram&#xA;Compiling module xil_defaultlib.myproject_fifo_w128_d64_A&#xA;Compiling module xil_defaultlib.myproject_fifo_w128_d16_A_ram&#xA;Compiling module xil_defaultlib.myproject_fifo_w128_d16_A&#xA;Compiling module xil_defaultlib.myproject_fifo_w400_d1_S_ShiftRe...&#xA;Compiling module xil_defaultlib.myproject_fifo_w400_d1_S&#xA;Compiling module xil_defaultlib.myproject_fifo_w544_d1_S_ShiftRe...&#xA;Compiling module xil_defaultlib.myproject_fifo_w544_d1_S&#xA;Compiling module xil_defaultlib.myproject_fifo_w128_d1_S_ShiftRe...&#xA;Compiling module xil_defaultlib.myproject_fifo_w128_d1_S&#xA;Compiling module xil_defaultlib.myproject_fifo_w336_d1_S_ShiftRe...&#xA;Compiling module xil_defaultlib.myproject_fifo_w336_d1_S&#xA;Compiling module xil_defaultlib.myproject_fifo_w480_d1_S_ShiftRe...&#xA;Compiling module xil_defaultlib.myproject_fifo_w480_d1_S&#xA;Compiling module xil_defaultlib.myproject_fifo_w210_d1_S_ShiftRe...&#xA;Compiling module xil_defaultlib.myproject_fifo_w210_d1_S&#xA;Compiling module xil_defaultlib.myproject_start_for_hard_tanh_ar...&#xA;Compiling module xil_defaultlib.myproject_start_for_pooling2d_cl...&#xA;Compiling module xil_defaultlib.myproject_start_for_conv_2d_cl_a...&#xA;Compiling module xil_defaultlib.myproject_start_for_hard_tanh_ar...&#xA;Compiling module xil_defaultlib.myproject_start_for_pooling2d_cl...&#xA;Compiling module xil_defaultlib.myproject_start_for_dense_array_...&#xA;Compiling module xil_defaultlib.myproject_start_for_normalize_ar...&#xA;Compiling module xil_defaultlib.myproject_start_for_hard_tanh_ar...&#xA;Compiling module xil_defaultlib.myproject_start_for_dense_array_...&#xA;Compiling module xil_defaultlib.myproject_start_for_normalize_ar...&#xA;Compiling module xil_defaultlib.myproject_start_for_hard_tanh_ar...&#xA;Compiling module xil_defaultlib.myproject_start_for_dense_array_...&#xA;Compiling module xil_defaultlib.myproject_start_for_softmax_arra...&#xA;Compiling module xil_defaultlib.myproject&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784)&#xA;Compiling module xil_defaultlib.AESL_axi_s_input_layer&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=80)&#xA;Compiling module xil_defaultlib.AESL_axi_s_layer21_out&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.upc_loop_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=6)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_myproject_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot myproject&#xA;&#xA;&#xA;****** xsim v2023.2 (64-bit)&#xA;  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/myproject/xsim_script.tcl&#xA;# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}&#xA;Time resolution is 1 ps&#xA;source myproject.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 3 [0.00%] @ &quot;113000&quot;&#xA;// RTL Simulation : 1 / 3 [50.59%] @ &quot;17898000&quot;&#xA;// RTL Simulation : 2 / 3 [50.59%] @ &quot;29668000&quot;&#xA;// RTL Simulation : 3 / 3 [100.00%] @ &quot;35778000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 35807500 ps : File &quot;/home2/etudiants/master2/abdennour.guessoum/Téléchargements/M2/Projet_M2/hls4ml-tutorial/Lenet5/lenet5_quantifié_8_4/myproject_prj/solution1/sim/verilog/myproject.autotb.v&quot; Line 249&#xA;## quit" projectName="myproject_prj" solutionName="solution1" date="2025-11-04T16:15:32.939+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home2/etudiants/master2/abdennour.guessoum/Téléchargements/M2/Projet_M2/hls4ml-tutorial/Lenet5/lenet5_quantifié_8_4/myproject_prj/solution1/sim/verilog/myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_21_10_5_3_0_10u_config19_U0.v:46]" projectName="myproject_prj" solutionName="solution1" date="2025-11-04T16:15:19.172+0100" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
