<!DOCTYPE html>
<html data-color-mode="light" data-dark-theme="dark" data-light-theme="light" lang="zh-CN">
<head>
    <meta content="text/html; charset=utf-8" http-equiv="content-type" />
    <meta name="viewport" content="width=device-width,initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <link href='https://mirrors.sustech.edu.cn/cdnjs/ajax/libs/Primer/21.0.7/primer.css' rel='stylesheet' />
    <script src='https://blog.meekdai.com/Gmeek/plugins/GmeekBSZ.js'></script>
    <link rel="icon" href="https://avatars.githubusercontent.com/u/94451088?v=4"><script>
        let theme = localStorage.getItem("meek_theme") || "light";
        document.documentElement.setAttribute("data-color-mode", theme);
    </script>
<meta name="description" content="ram的ip核：Block Memory Generater

- 信号：
  - clka
  - ena：ena和wea同时为高，就是写
  - wea：1是写，0是读
  - addra：地址
  - dina：往RAM写入的数据
  - douta：从RAM读出来的数据
- 配置：
  - 第一页Memory Type：single port RAM
  - 第二页Memory Size：16/16; 128/128
  - 第二页Primitives Output Register：勾选后，读比写延时两个时间单位，不勾选则延时一个单位（与fifo不一样，不能对齐）


![Image](https://github.com/user-attachments/assets/ac84edb0-3860-42ff-bb04-7b860b9ba495)


```verilog
//top.v
//往RAM写128数据，等待10，读128，等10，写，循环
`timescale 1ns / 1ps

module top(
	input wire		clk,
	input wire      reset_n
    );

/*------------------------------------------*\
                 状态机定义
\*------------------------------------------*/
reg [3:0] cur_status;
reg [3:0] nex_status;

localparam IDLE  = 4'b0000; //独热码
localparam WRITE = 4'b0001;
localparam WAIT1 = 4'b0010;
localparam READ  = 4'b0100;
localparam WAIT2 = 4'b1000;
/*------------------------------------------*\
                 RAM端口信号定义
\*------------------------------------------*/
reg         ena;
reg         wea;
reg  [6: 0] addra;
reg  [15:0] dina;
wire [15:0] douta;

/*------------------------------------------*\
                 计数器信号定义
\*------------------------------------------*/
reg [7:0] wr_cnt;
reg [7:0] rd_cnt;
reg [3:0] delay_cnt;

/*------------------------------------------*\
         三段状态机第一段：次态打一拍给现态
\*------------------------------------------*/
always @(posedge clk or negedge reset_n) begin
	if (~reset_n) begin
		cur_status <= IDLE;
	end
	else begin
		cur_status <= nex_status;
	end
end

/*------------------------------------------*\
       三段状态机第二段：组合逻辑描述状态跳转
\*------------------------------------------*/
always @(*) begin
	if (~reset_n) begin
		nex_status <= IDLE;
	end
	else begin
        case(cur_status)		//状态：IDLE-WRITE-WAIT1-READ-WAIT2-循环
			IDLE : begin
				nex_status <= WRITE;
			end
			WRITE :begin
				if(wr_cnt == 'd127 && wea && ena)
					nex_status <= WAIT1;
				else 
					nex_status <= cur_status;		//保持现态
			end
			WAIT1 : begin
				if (delay_cnt == 'd9)
					nex_status <= READ;
				else 
					nex_status <= cur_status;
			end
			READ : begin
				if (rd_cnt == 'd127 && ~wea && ena)
					nex_status <= WAIT2;
			end
			WAIT2 : begin
				if (delay_cnt == 'd9)
					nex_status <= WRITE;
				else 
					nex_status <= cur_status;
			end			
			default : nex_status <= IDLE;
		endcase
	end
end

/*------------------------------------------*\
       三段状态机第三段：设计状态机输出
\*------------------------------------------*/
    always @(posedge clk or negedge reset_n) begin		//wea：写/读信号，1写，0读
        if (~reset_n) begin								//根据WRITE-READ状态，拉高拉低
		wea <= 1'b0;
	end
	else if (cur_status == WRITE) begin
		wea <= 1'b1;
	end
	else if (cur_status == READ) begin
		wea <= 1'b0;
	end
end

    always @(posedge clk or negedge reset_n) begin		//ena：使能信号，1开，0关
        if (~reset_n) begin								//根据读写状态，写完/读完拉低
		ena <= 1'b0;
	end
	else if (wr_cnt == 'd127 && wea && ena && cur_status == WRITE) begin
		ena <= 1'b0;
	end
	else if (rd_cnt == 'd127 && ~wea && ena && cur_status == READ) begin
		ena <= 1'b0;
	end		
	else if (cur_status == READ) begin
		ena <= 1'b1;
	end
	else if (cur_status == WRITE)begin
		ena <= 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin		//addr：地址
        if (~reset_n) begin								//0写到127清零，使能时递增写下一个地址
		addra <= 7'd0;
	end
	else if(addra == 'd127 && ena) begin
		addra <= 7'd0;
	end
	else if (ena) begin
		addra <= addra + 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin			//din：写进来的数据
        if (~reset_n) begin									//假设数据为0-127
		dina <= 16'd0;
	end
	else if(wea && ena) begin
		dina <= dina + 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin			//写数据计数器，写完128个清零
	if (~reset_n) begin
		wr_cnt <= 8'd0;
	end
	else if (cur_status == WRITE && wea && ena && wr_cnt == 'd127) begin
		wr_cnt <= 8'd0;
	end
	else if (cur_status == WRITE && wea && ena) begin
		wr_cnt <= wr_cnt + 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin			//读数据计数器，读完128个清零
	if (~reset_n) begin
		rd_cnt <= 8'd0;
	end
	else if (cur_status == READ && ~wea && ena && rd_cnt == 'd127) begin
		rd_cnt <= 8'd0;
	end
	else if (cur_status == READ && ~wea && ena) begin
		rd_cnt <= rd_cnt + 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin			//延时计数器，根据WAIT1状态清零
	if (~reset_n) begin
		delay_cnt <= 4'd0;
	end
	else if (cur_status == WAIT1 || cur_status == WAIT2) begin
		delay_cnt <= delay_cnt + 1'b1;
	end
	else begin
		delay_cnt <= 4'd0;
	end
end

    blk_mem_gen_0  blk_mem_gen_0(								//例化ip核
  .clka (clk),    // input wire clka
  .ena  (ena),      // input wire ena
  .wea  (wea),      // input wire [0 : 0] wea
  .addra(addra),  // input wire [6 : 0] addra
  .dina (dina),    // input wire [15 : 0] dina
  .douta(douta)  // output wire [15 : 0] douta
);

endmodule

```



```verilog
//tb_top
`timescale 1ns / 1ps
module tb_top();
	reg clk;
	reg reset_n;

	initial begin
		clk = 0;
		forever #10 
		clk = ~clk;
	end

	initial begin
		reset_n  = 0;
		#100
		reset_n  = 1;
	end

	top top 
	(
		 .clk(clk),
		 .reset_n(reset_n)
    );
endmodule

```











。">
<meta property="og:title" content="RAM读写三段状态机demo">
<meta property="og:description" content="ram的ip核：Block Memory Generater

- 信号：
  - clka
  - ena：ena和wea同时为高，就是写
  - wea：1是写，0是读
  - addra：地址
  - dina：往RAM写入的数据
  - douta：从RAM读出来的数据
- 配置：
  - 第一页Memory Type：single port RAM
  - 第二页Memory Size：16/16; 128/128
  - 第二页Primitives Output Register：勾选后，读比写延时两个时间单位，不勾选则延时一个单位（与fifo不一样，不能对齐）


![Image](https://github.com/user-attachments/assets/ac84edb0-3860-42ff-bb04-7b860b9ba495)


```verilog
//top.v
//往RAM写128数据，等待10，读128，等10，写，循环
`timescale 1ns / 1ps

module top(
	input wire		clk,
	input wire      reset_n
    );

/*------------------------------------------*\
                 状态机定义
\*------------------------------------------*/
reg [3:0] cur_status;
reg [3:0] nex_status;

localparam IDLE  = 4'b0000; //独热码
localparam WRITE = 4'b0001;
localparam WAIT1 = 4'b0010;
localparam READ  = 4'b0100;
localparam WAIT2 = 4'b1000;
/*------------------------------------------*\
                 RAM端口信号定义
\*------------------------------------------*/
reg         ena;
reg         wea;
reg  [6: 0] addra;
reg  [15:0] dina;
wire [15:0] douta;

/*------------------------------------------*\
                 计数器信号定义
\*------------------------------------------*/
reg [7:0] wr_cnt;
reg [7:0] rd_cnt;
reg [3:0] delay_cnt;

/*------------------------------------------*\
         三段状态机第一段：次态打一拍给现态
\*------------------------------------------*/
always @(posedge clk or negedge reset_n) begin
	if (~reset_n) begin
		cur_status <= IDLE;
	end
	else begin
		cur_status <= nex_status;
	end
end

/*------------------------------------------*\
       三段状态机第二段：组合逻辑描述状态跳转
\*------------------------------------------*/
always @(*) begin
	if (~reset_n) begin
		nex_status <= IDLE;
	end
	else begin
        case(cur_status)		//状态：IDLE-WRITE-WAIT1-READ-WAIT2-循环
			IDLE : begin
				nex_status <= WRITE;
			end
			WRITE :begin
				if(wr_cnt == 'd127 && wea && ena)
					nex_status <= WAIT1;
				else 
					nex_status <= cur_status;		//保持现态
			end
			WAIT1 : begin
				if (delay_cnt == 'd9)
					nex_status <= READ;
				else 
					nex_status <= cur_status;
			end
			READ : begin
				if (rd_cnt == 'd127 && ~wea && ena)
					nex_status <= WAIT2;
			end
			WAIT2 : begin
				if (delay_cnt == 'd9)
					nex_status <= WRITE;
				else 
					nex_status <= cur_status;
			end			
			default : nex_status <= IDLE;
		endcase
	end
end

/*------------------------------------------*\
       三段状态机第三段：设计状态机输出
\*------------------------------------------*/
    always @(posedge clk or negedge reset_n) begin		//wea：写/读信号，1写，0读
        if (~reset_n) begin								//根据WRITE-READ状态，拉高拉低
		wea <= 1'b0;
	end
	else if (cur_status == WRITE) begin
		wea <= 1'b1;
	end
	else if (cur_status == READ) begin
		wea <= 1'b0;
	end
end

    always @(posedge clk or negedge reset_n) begin		//ena：使能信号，1开，0关
        if (~reset_n) begin								//根据读写状态，写完/读完拉低
		ena <= 1'b0;
	end
	else if (wr_cnt == 'd127 && wea && ena && cur_status == WRITE) begin
		ena <= 1'b0;
	end
	else if (rd_cnt == 'd127 && ~wea && ena && cur_status == READ) begin
		ena <= 1'b0;
	end		
	else if (cur_status == READ) begin
		ena <= 1'b1;
	end
	else if (cur_status == WRITE)begin
		ena <= 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin		//addr：地址
        if (~reset_n) begin								//0写到127清零，使能时递增写下一个地址
		addra <= 7'd0;
	end
	else if(addra == 'd127 && ena) begin
		addra <= 7'd0;
	end
	else if (ena) begin
		addra <= addra + 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin			//din：写进来的数据
        if (~reset_n) begin									//假设数据为0-127
		dina <= 16'd0;
	end
	else if(wea && ena) begin
		dina <= dina + 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin			//写数据计数器，写完128个清零
	if (~reset_n) begin
		wr_cnt <= 8'd0;
	end
	else if (cur_status == WRITE && wea && ena && wr_cnt == 'd127) begin
		wr_cnt <= 8'd0;
	end
	else if (cur_status == WRITE && wea && ena) begin
		wr_cnt <= wr_cnt + 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin			//读数据计数器，读完128个清零
	if (~reset_n) begin
		rd_cnt <= 8'd0;
	end
	else if (cur_status == READ && ~wea && ena && rd_cnt == 'd127) begin
		rd_cnt <= 8'd0;
	end
	else if (cur_status == READ && ~wea && ena) begin
		rd_cnt <= rd_cnt + 1'b1;
	end
end

    always @(posedge clk or negedge reset_n) begin			//延时计数器，根据WAIT1状态清零
	if (~reset_n) begin
		delay_cnt <= 4'd0;
	end
	else if (cur_status == WAIT1 || cur_status == WAIT2) begin
		delay_cnt <= delay_cnt + 1'b1;
	end
	else begin
		delay_cnt <= 4'd0;
	end
end

    blk_mem_gen_0  blk_mem_gen_0(								//例化ip核
  .clka (clk),    // input wire clka
  .ena  (ena),      // input wire ena
  .wea  (wea),      // input wire [0 : 0] wea
  .addra(addra),  // input wire [6 : 0] addra
  .dina (dina),    // input wire [15 : 0] dina
  .douta(douta)  // output wire [15 : 0] douta
);

endmodule

```



```verilog
//tb_top
`timescale 1ns / 1ps
module tb_top();
	reg clk;
	reg reset_n;

	initial begin
		clk = 0;
		forever #10 
		clk = ~clk;
	end

	initial begin
		reset_n  = 0;
		#100
		reset_n  = 1;
	end

	top top 
	(
		 .clk(clk),
		 .reset_n(reset_n)
    );
endmodule

```











。">
<meta property="og:type" content="article">
<meta property="og:url" content="https://niffffty.github.io/post/RAM-du-xie-san-duan-zhuang-tai-ji-demo.html">
<meta property="og:image" content="https://avatars.githubusercontent.com/u/94451088?v=4">
<title>RAM读写三段状态机demo</title>
<link href="//unpkg.com/@wooorm/starry-night@2.1.1/style/both.css" rel="stylesheet" />


</head>
<style>
body{box-sizing: border-box;min-width: 200px;max-width: 900px;margin: 20px auto;padding: 45px;font-size: 16px;font-family: sans-serif;line-height: 1.25;}
#header{display:flex;padding-bottom:8px;border-bottom: 1px solid var(--borderColor-muted, var(--color-border-muted));margin-bottom: 16px;}
#footer {margin-top:64px; text-align: center;font-size: small;}

</style>

<style>
.postTitle{margin: auto 0;font-size:40px;font-weight:bold;}
.title-right{display:flex;margin:auto 0 0 auto;}
.title-right .circle{padding: 14px 16px;margin-right:8px;}
#postBody{border-bottom: 1px solid var(--color-border-default);padding-bottom:36px;}
#postBody hr{height:2px;}
#cmButton{height:48px;margin-top:48px;}
#comments{margin-top:64px;}
.g-emoji{font-size:24px;}
@media (max-width: 600px) {
    body {padding: 8px;}
    .postTitle{font-size:24px;}
}
.copy-feedback {
    display: none;
    position: absolute;
    top: 10px;
    right: 50px;
    color: var(--color-fg-on-emphasis);
    background-color: var(--color-fg-muted);
    border-radius: 3px;
    padding: 5px 8px;
    font-size: 12px;
}
</style>




<body>
    <div id="header">
<h1 class="postTitle">RAM读写三段状态机demo</h1>
<div class="title-right">
    <a href="https://niffffty.github.io" id="buttonHome" class="btn btn-invisible circle" title="首页">
        <svg class="octicon" width="16" height="16">
            <path id="pathHome" fill-rule="evenodd"></path>
        </svg>
    </a>
    
    <a href="https://github.com/niffffty/niffffty.github.io/issues/20" target="_blank" class="btn btn-invisible circle" title="Issue">
        <svg class="octicon" width="16" height="16">
            <path id="pathIssue" fill-rule="evenodd"></path>
        </svg>
    </a>
    

    <a class="btn btn-invisible circle" onclick="modeSwitch();" title="切换主题">
        <svg class="octicon" width="16" height="16" >
            <path id="themeSwitch" fill-rule="evenodd"></path>
        </svg>
    </a>

</div>
</div>
    <div id="content">
<div class="markdown-body" id="postBody"><p>ram的ip核：Block Memory Generater</p>
<ul>
<li>信号：
<ul>
<li>clka</li>
<li>ena：ena和wea同时为高，就是写</li>
<li>wea：1是写，0是读</li>
<li>addra：地址</li>
<li>dina：往RAM写入的数据</li>
<li>douta：从RAM读出来的数据</li>
</ul>
</li>
<li>配置：
<ul>
<li>第一页Memory Type：single port RAM</li>
<li>第二页Memory Size：16/16; 128/128</li>
<li>第二页Primitives Output Register：勾选后，读比写延时两个时间单位，不勾选则延时一个单位（与fifo不一样，不能对齐）</li>
</ul>
</li>
</ul>
<p><a target="_blank" rel="noopener noreferrer" href="https://github.com/user-attachments/assets/ac84edb0-3860-42ff-bb04-7b860b9ba495"><img src="https://github.com/user-attachments/assets/ac84edb0-3860-42ff-bb04-7b860b9ba495" alt="Image" style="max-width: 100%;"></a></p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>top.v</span>
<span class="pl-c"><span class="pl-c">//</span>往RAM写128数据，等待10，读128，等10，写，循环</span>
<span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps

<span class="pl-k">module</span> <span class="pl-en">top</span>(
	<span class="pl-k">input</span> <span class="pl-k">wire</span>		clk,
	<span class="pl-k">input</span> <span class="pl-k">wire</span>      reset_n
    );

<span class="pl-c">/*------------------------------------------*\</span>
<span class="pl-c">                 状态机定义</span>
<span class="pl-c">\*------------------------------------------*/</span>
<span class="pl-k">reg</span> [<span class="pl-c1">3</span>:<span class="pl-c1">0</span>] cur_status;
<span class="pl-k">reg</span> [<span class="pl-c1">3</span>:<span class="pl-c1">0</span>] nex_status;

<span class="pl-k">localparam</span> IDLE  <span class="pl-k">=</span> <span class="pl-c1">4'b0000</span>; <span class="pl-c"><span class="pl-c">//</span>独热码</span>
<span class="pl-k">localparam</span> WRITE <span class="pl-k">=</span> <span class="pl-c1">4'b0001</span>;
<span class="pl-k">localparam</span> WAIT1 <span class="pl-k">=</span> <span class="pl-c1">4'b0010</span>;
<span class="pl-k">localparam</span> READ  <span class="pl-k">=</span> <span class="pl-c1">4'b0100</span>;
<span class="pl-k">localparam</span> WAIT2 <span class="pl-k">=</span> <span class="pl-c1">4'b1000</span>;
<span class="pl-c">/*------------------------------------------*\</span>
<span class="pl-c">                 RAM端口信号定义</span>
<span class="pl-c">\*------------------------------------------*/</span>
<span class="pl-k">reg</span>         ena;
<span class="pl-k">reg</span>         wea;
<span class="pl-k">reg</span>  [<span class="pl-c1">6</span>: <span class="pl-c1">0</span>] addra;
<span class="pl-k">reg</span>  [<span class="pl-c1">15</span>:<span class="pl-c1">0</span>] dina;
<span class="pl-k">wire</span> [<span class="pl-c1">15</span>:<span class="pl-c1">0</span>] douta;

<span class="pl-c">/*------------------------------------------*\</span>
<span class="pl-c">                 计数器信号定义</span>
<span class="pl-c">\*------------------------------------------*/</span>
<span class="pl-k">reg</span> [<span class="pl-c1">7</span>:<span class="pl-c1">0</span>] wr_cnt;
<span class="pl-k">reg</span> [<span class="pl-c1">7</span>:<span class="pl-c1">0</span>] rd_cnt;
<span class="pl-k">reg</span> [<span class="pl-c1">3</span>:<span class="pl-c1">0</span>] delay_cnt;

<span class="pl-c">/*------------------------------------------*\</span>
<span class="pl-c">         三段状态机第一段：次态打一拍给现态</span>
<span class="pl-c">\*------------------------------------------*/</span>
<span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>
	<span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>
		cur_status <span class="pl-k">&lt;=</span> IDLE;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">begin</span>
		cur_status <span class="pl-k">&lt;=</span> nex_status;
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

<span class="pl-c">/*------------------------------------------*\</span>
<span class="pl-c">       三段状态机第二段：组合逻辑描述状态跳转</span>
<span class="pl-c">\*------------------------------------------*/</span>
<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
	<span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>
		nex_status <span class="pl-k">&lt;=</span> IDLE;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">begin</span>
        <span class="pl-k">case</span>(cur_status)		<span class="pl-c"><span class="pl-c">//</span>状态：IDLE-WRITE-WAIT1-READ-WAIT2-循环</span>
			IDLE : <span class="pl-k">begin</span>
				nex_status <span class="pl-k">&lt;=</span> WRITE;
			<span class="pl-k">end</span>
			WRITE :<span class="pl-k">begin</span>
				<span class="pl-k">if</span>(wr_cnt <span class="pl-k">==</span> 'd127 <span class="pl-k">&amp;&amp;</span> wea <span class="pl-k">&amp;&amp;</span> ena)
					nex_status <span class="pl-k">&lt;=</span> WAIT1;
				<span class="pl-k">else</span> 
					nex_status <span class="pl-k">&lt;=</span> cur_status;		<span class="pl-c"><span class="pl-c">//</span>保持现态</span>
			<span class="pl-k">end</span>
			WAIT1 : <span class="pl-k">begin</span>
				<span class="pl-k">if</span> (delay_cnt <span class="pl-k">==</span> 'd9)
					nex_status <span class="pl-k">&lt;=</span> READ;
				<span class="pl-k">else</span> 
					nex_status <span class="pl-k">&lt;=</span> cur_status;
			<span class="pl-k">end</span>
			READ : <span class="pl-k">begin</span>
				<span class="pl-k">if</span> (rd_cnt <span class="pl-k">==</span> 'd127 <span class="pl-k">&amp;&amp;</span> <span class="pl-k">~</span>wea <span class="pl-k">&amp;&amp;</span> ena)
					nex_status <span class="pl-k">&lt;=</span> WAIT2;
			<span class="pl-k">end</span>
			WAIT2 : <span class="pl-k">begin</span>
				<span class="pl-k">if</span> (delay_cnt <span class="pl-k">==</span> 'd9)
					nex_status <span class="pl-k">&lt;=</span> WRITE;
				<span class="pl-k">else</span> 
					nex_status <span class="pl-k">&lt;=</span> cur_status;
			<span class="pl-k">end</span>			
			<span class="pl-k">default</span> : nex_status <span class="pl-k">&lt;=</span> IDLE;
		<span class="pl-k">endcase</span>
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

<span class="pl-c">/*------------------------------------------*\</span>
<span class="pl-c">       三段状态机第三段：设计状态机输出</span>
<span class="pl-c">\*------------------------------------------*/</span>
    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>		<span class="pl-c"><span class="pl-c">//</span>wea：写/读信号，1写，0读</span>
        <span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>								<span class="pl-c"><span class="pl-c">//</span>根据WRITE-READ状态，拉高拉低</span>
		wea <span class="pl-k">&lt;=</span> <span class="pl-c1">1'b0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> WRITE) <span class="pl-k">begin</span>
		wea <span class="pl-k">&lt;=</span> <span class="pl-c1">1'b1</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> READ) <span class="pl-k">begin</span>
		wea <span class="pl-k">&lt;=</span> <span class="pl-c1">1'b0</span>;
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>		<span class="pl-c"><span class="pl-c">//</span>ena：使能信号，1开，0关</span>
        <span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>								<span class="pl-c"><span class="pl-c">//</span>根据读写状态，写完/读完拉低</span>
		ena <span class="pl-k">&lt;=</span> <span class="pl-c1">1'b0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (wr_cnt <span class="pl-k">==</span> 'd127 <span class="pl-k">&amp;&amp;</span> wea <span class="pl-k">&amp;&amp;</span> ena <span class="pl-k">&amp;&amp;</span> cur_status <span class="pl-k">==</span> WRITE) <span class="pl-k">begin</span>
		ena <span class="pl-k">&lt;=</span> <span class="pl-c1">1'b0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (rd_cnt <span class="pl-k">==</span> 'd127 <span class="pl-k">&amp;&amp;</span> <span class="pl-k">~</span>wea <span class="pl-k">&amp;&amp;</span> ena <span class="pl-k">&amp;&amp;</span> cur_status <span class="pl-k">==</span> READ) <span class="pl-k">begin</span>
		ena <span class="pl-k">&lt;=</span> <span class="pl-c1">1'b0</span>;
	<span class="pl-k">end</span>		
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> READ) <span class="pl-k">begin</span>
		ena <span class="pl-k">&lt;=</span> <span class="pl-c1">1'b1</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> WRITE)<span class="pl-k">begin</span>
		ena <span class="pl-k">&lt;=</span> <span class="pl-c1">1'b1</span>;
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>		<span class="pl-c"><span class="pl-c">//</span>addr：地址</span>
        <span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>								<span class="pl-c"><span class="pl-c">//</span>0写到127清零，使能时递增写下一个地址</span>
		addra <span class="pl-k">&lt;=</span> <span class="pl-c1">7'd0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span>(addra <span class="pl-k">==</span> 'd127 <span class="pl-k">&amp;&amp;</span> ena) <span class="pl-k">begin</span>
		addra <span class="pl-k">&lt;=</span> <span class="pl-c1">7'd0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (ena) <span class="pl-k">begin</span>
		addra <span class="pl-k">&lt;=</span> addra <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>			<span class="pl-c"><span class="pl-c">//</span>din：写进来的数据</span>
        <span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>									<span class="pl-c"><span class="pl-c">//</span>假设数据为0-127</span>
		dina <span class="pl-k">&lt;=</span> <span class="pl-c1">16'd0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span>(wea <span class="pl-k">&amp;&amp;</span> ena) <span class="pl-k">begin</span>
		dina <span class="pl-k">&lt;=</span> dina <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>			<span class="pl-c"><span class="pl-c">//</span>写数据计数器，写完128个清零</span>
	<span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>
		wr_cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">8'd0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> WRITE <span class="pl-k">&amp;&amp;</span> wea <span class="pl-k">&amp;&amp;</span> ena <span class="pl-k">&amp;&amp;</span> wr_cnt <span class="pl-k">==</span> 'd127) <span class="pl-k">begin</span>
		wr_cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">8'd0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> WRITE <span class="pl-k">&amp;&amp;</span> wea <span class="pl-k">&amp;&amp;</span> ena) <span class="pl-k">begin</span>
		wr_cnt <span class="pl-k">&lt;=</span> wr_cnt <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>			<span class="pl-c"><span class="pl-c">//</span>读数据计数器，读完128个清零</span>
	<span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>
		rd_cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">8'd0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> READ <span class="pl-k">&amp;&amp;</span> <span class="pl-k">~</span>wea <span class="pl-k">&amp;&amp;</span> ena <span class="pl-k">&amp;&amp;</span> rd_cnt <span class="pl-k">==</span> 'd127) <span class="pl-k">begin</span>
		rd_cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">8'd0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> READ <span class="pl-k">&amp;&amp;</span> <span class="pl-k">~</span>wea <span class="pl-k">&amp;&amp;</span> ena) <span class="pl-k">begin</span>
		rd_cnt <span class="pl-k">&lt;=</span> rd_cnt <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

    <span class="pl-k">always</span> @(<span class="pl-k">posedge</span> clk <span class="pl-k">or</span> <span class="pl-k">negedge</span> reset_n) <span class="pl-k">begin</span>			<span class="pl-c"><span class="pl-c">//</span>延时计数器，根据WAIT1状态清零</span>
	<span class="pl-k">if</span> (<span class="pl-k">~</span>reset_n) <span class="pl-k">begin</span>
		delay_cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">4'd0</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">if</span> (cur_status <span class="pl-k">==</span> WAIT1 <span class="pl-k">||</span> cur_status <span class="pl-k">==</span> WAIT2) <span class="pl-k">begin</span>
		delay_cnt <span class="pl-k">&lt;=</span> delay_cnt <span class="pl-k">+</span> <span class="pl-c1">1'b1</span>;
	<span class="pl-k">end</span>
	<span class="pl-k">else</span> <span class="pl-k">begin</span>
		delay_cnt <span class="pl-k">&lt;=</span> <span class="pl-c1">4'd0</span>;
	<span class="pl-k">end</span>
<span class="pl-k">end</span>

    <span class="pl-ent">blk_mem_gen_0</span>  <span class="pl-ent">blk_mem_gen_0</span>(								<span class="pl-c"><span class="pl-c">//</span>例化ip核</span>
  .clka (clk),    <span class="pl-c"><span class="pl-c">//</span> input wire clka</span>
  .ena  (ena),      <span class="pl-c"><span class="pl-c">//</span> input wire ena</span>
  .wea  (wea),      <span class="pl-c"><span class="pl-c">//</span> input wire [0 : 0] wea</span>
  .addra(addra),  <span class="pl-c"><span class="pl-c">//</span> input wire [6 : 0] addra</span>
  .dina (dina),    <span class="pl-c"><span class="pl-c">//</span> input wire [15 : 0] dina</span>
  .douta(douta)  <span class="pl-c"><span class="pl-c">//</span> output wire [15 : 0] douta</span>
);

<span class="pl-k">endmodule</span>
</pre></div>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>tb_top</span>
<span class="pl-k">`timescale</span> 1ns <span class="pl-k">/</span> 1ps
<span class="pl-k">module</span> <span class="pl-en">tb_top</span>();
	<span class="pl-k">reg</span> clk;
	<span class="pl-k">reg</span> reset_n;

	<span class="pl-k">initial</span> <span class="pl-k">begin</span>
		clk <span class="pl-k">=</span> <span class="pl-c1">0</span>;
		<span class="pl-k">forever</span> <span class="pl-c1">#10</span> 
		clk <span class="pl-k">=</span> <span class="pl-k">~</span>clk;
	<span class="pl-k">end</span>

	<span class="pl-k">initial</span> <span class="pl-k">begin</span>
		reset_n  <span class="pl-k">=</span> <span class="pl-c1">0</span>;
		<span class="pl-c1">#100</span>
		reset_n  <span class="pl-k">=</span> <span class="pl-c1">1</span>;
	<span class="pl-k">end</span>

	<span class="pl-ent">top</span> <span class="pl-ent">top</span> 
	(
		 .clk(clk),
		 .reset_n(reset_n)
    );
<span class="pl-k">endmodule</span>
</pre></div></div>
<div style="font-size:small;margin-top:8px;float:right;"></div>

<button class="btn btn-block" type="button" onclick="openComments()" id="cmButton">评论</button>
<div class="comments" id="comments"></div>

</div>
    <div id="footer"><div id="footer1">Copyright © <span id="copyrightYear"></span> <a href="https://niffffty.github.io">吴广喆的blog</a></div>
<div id="footer2">
    <span id="runday"></span><span>Powered by <a href="https://meekdai.com/Gmeek.html" target="_blank">Gmeek</a></span>
</div>

<script>
var now=new Date();
document.getElementById("copyrightYear").innerHTML=now.getFullYear();

if(""!=""){
    var startSite=new Date("");
    var diff=now.getTime()-startSite.getTime();
    var diffDay=Math.floor(diff/(1000*60*60*24));
    document.getElementById("runday").innerHTML="网站运行"+diffDay+"天"+" • ";
}
</script></div>
</body>
<script>
var IconList={'sun': 'M8 10.5a2.5 2.5 0 100-5 2.5 2.5 0 000 5zM8 12a4 4 0 100-8 4 4 0 000 8zM8 0a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0V.75A.75.75 0 018 0zm0 13a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0v-1.5A.75.75 0 018 13zM2.343 2.343a.75.75 0 011.061 0l1.06 1.061a.75.75 0 01-1.06 1.06l-1.06-1.06a.75.75 0 010-1.06zm9.193 9.193a.75.75 0 011.06 0l1.061 1.06a.75.75 0 01-1.06 1.061l-1.061-1.06a.75.75 0 010-1.061zM16 8a.75.75 0 01-.75.75h-1.5a.75.75 0 010-1.5h1.5A.75.75 0 0116 8zM3 8a.75.75 0 01-.75.75H.75a.75.75 0 010-1.5h1.5A.75.75 0 013 8zm10.657-5.657a.75.75 0 010 1.061l-1.061 1.06a.75.75 0 11-1.06-1.06l1.06-1.06a.75.75 0 011.06 0zm-9.193 9.193a.75.75 0 010 1.06l-1.06 1.061a.75.75 0 11-1.061-1.06l1.06-1.061a.75.75 0 011.061 0z', 'moon': 'M9.598 1.591a.75.75 0 01.785-.175 7 7 0 11-8.967 8.967.75.75 0 01.961-.96 5.5 5.5 0 007.046-7.046.75.75 0 01.175-.786zm1.616 1.945a7 7 0 01-7.678 7.678 5.5 5.5 0 107.678-7.678z', 'sync': 'M1.705 8.005a.75.75 0 0 1 .834.656 5.5 5.5 0 0 0 9.592 2.97l-1.204-1.204a.25.25 0 0 1 .177-.427h3.646a.25.25 0 0 1 .25.25v3.646a.25.25 0 0 1-.427.177l-1.38-1.38A7.002 7.002 0 0 1 1.05 8.84a.75.75 0 0 1 .656-.834ZM8 2.5a5.487 5.487 0 0 0-4.131 1.869l1.204 1.204A.25.25 0 0 1 4.896 6H1.25A.25.25 0 0 1 1 5.75V2.104a.25.25 0 0 1 .427-.177l1.38 1.38A7.002 7.002 0 0 1 14.95 7.16a.75.75 0 0 1-1.49.178A5.5 5.5 0 0 0 8 2.5Z', 'home': 'M6.906.664a1.749 1.749 0 0 1 2.187 0l5.25 4.2c.415.332.657.835.657 1.367v7.019A1.75 1.75 0 0 1 13.25 15h-3.5a.75.75 0 0 1-.75-.75V9H7v5.25a.75.75 0 0 1-.75.75h-3.5A1.75 1.75 0 0 1 1 13.25V6.23c0-.531.242-1.034.657-1.366l5.25-4.2Zm1.25 1.171a.25.25 0 0 0-.312 0l-5.25 4.2a.25.25 0 0 0-.094.196v7.019c0 .138.112.25.25.25H5.5V8.25a.75.75 0 0 1 .75-.75h3.5a.75.75 0 0 1 .75.75v5.25h2.75a.25.25 0 0 0 .25-.25V6.23a.25.25 0 0 0-.094-.195Z', 'github': 'M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z', 'copy': 'M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z', 'check': 'M13.78 4.22a.75.75 0 0 1 0 1.06l-7.25 7.25a.75.75 0 0 1-1.06 0L2.22 9.28a.751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018L6 10.94l6.72-6.72a.75.75 0 0 1 1.06 0Z'};
var utterancesLoad=0;

let themeSettings={
    "dark": ["dark","moon","#00f0ff","dark-blue"],
    "light": ["light","sun","#ff5000","github-light"],
    "auto": ["auto","sync","","preferred-color-scheme"]
};
function changeTheme(mode, icon, color, utheme){
    document.documentElement.setAttribute("data-color-mode",mode);
    document.getElementById("themeSwitch").setAttribute("d",value=IconList[icon]);
    document.getElementById("themeSwitch").parentNode.style.color=color;
    if(utterancesLoad==1){utterancesTheme(utheme);}
}
function modeSwitch(){
    let currentMode=document.documentElement.getAttribute('data-color-mode');
    let newMode = currentMode === "light" ? "dark" : currentMode === "dark" ? "auto" : "light";
    localStorage.setItem("meek_theme", newMode);
    if(themeSettings[newMode]){
        changeTheme(...themeSettings[newMode]);
    }
}
function utterancesTheme(theme){
    const message={type:'set-theme',theme: theme};
    const iframe=document.getElementsByClassName('utterances-frame')[0];
    iframe.contentWindow.postMessage(message,'https://utteranc.es');
}
if(themeSettings[theme]){changeTheme(...themeSettings[theme]);}
console.log("\n %c Gmeek last https://github.com/Meekdai/Gmeek \n","padding:5px 0;background:#02d81d;color:#fff");
</script>

<script>
document.getElementById("pathHome").setAttribute("d",IconList["home"]);
document.getElementById("pathIssue").setAttribute("d",IconList["github"]);



function openComments(){
    cm=document.getElementById("comments");
    cmButton=document.getElementById("cmButton");
    cmButton.innerHTML="loading";
    span=document.createElement("span");
    span.setAttribute("class","AnimatedEllipsis");
    cmButton.appendChild(span);

    script=document.createElement("script");
    script.setAttribute("src","https://utteranc.es/client.js");
    script.setAttribute("repo","niffffty/niffffty.github.io");
    script.setAttribute("issue-term","title");
    
    if(localStorage.getItem("meek_theme")=="dark"){script.setAttribute("theme","dark-blue");}
    else if(localStorage.getItem("meek_theme")=="light") {script.setAttribute("theme","github-light");}
    else{script.setAttribute("theme","preferred-color-scheme");}
    
    script.setAttribute("crossorigin","anonymous");
    script.setAttribute("async","");
    cm.appendChild(script);

    int=self.setInterval("iFrameLoading()",200);
}

function iFrameLoading(){
    var utterances=document.getElementsByClassName('utterances');
    if(utterances.length==1){
        if(utterances[0].style.height!=""){
            utterancesLoad=1;
            int=window.clearInterval(int);
            document.getElementById("cmButton").style.display="none";
            console.log("utterances Load OK");
        }
    }
}

document.addEventListener('DOMContentLoaded', () => {
    const createClipboardHTML = (codeContent, additionalClasses = '') => `
        <pre class="notranslate"><code class="notranslate">${codeContent}</code></pre>
        <div class="clipboard-container position-absolute right-0 top-0 ${additionalClasses}">
            <clipboard-copy class="ClipboardButton btn m-2 p-0" role="button" style="display: inherit;">
                <svg height="16" width="16" class="octicon octicon-copy m-2"><path d="${IconList["copy"]}"></path></svg>
                <svg height="16" width="16" class="octicon octicon-check color-fg-success m-2 d-none"><path d="${IconList["check"]}"></path></svg>
            </clipboard-copy>
            <div class="copy-feedback">Copied!</div>
        </div>
    `;

    const handleCodeElements = (selector = '') => {
        document.querySelectorAll(selector).forEach(codeElement => {
            const codeContent = codeElement.innerHTML;
            const newStructure = document.createElement('div');
            newStructure.className = 'snippet-clipboard-content position-relative overflow-auto';
            newStructure.innerHTML = createClipboardHTML(codeContent);

            const parentElement = codeElement.parentElement;
            if (selector.includes('highlight')) {
                parentElement.insertBefore(newStructure, codeElement.nextSibling);
                parentElement.removeChild(codeElement);
            } else {
                parentElement.parentElement.replaceChild(newStructure, parentElement);
            }
        });
    };

    handleCodeElements('pre.notranslate > code.notranslate');
    handleCodeElements('div.highlight > pre.notranslate');

    let currentFeedback = null;
    document.querySelectorAll('clipboard-copy').forEach(copyButton => {
        copyButton.addEventListener('click', () => {
            const codeContent = copyButton.closest('.snippet-clipboard-content').innerText;
            const tempTextArea = document.createElement('textarea');
            tempTextArea.value = codeContent;
            document.body.appendChild(tempTextArea);
            tempTextArea.select();
            document.execCommand('copy');
            document.body.removeChild(tempTextArea);

            const copyIcon = copyButton.querySelector('.octicon-copy');
            const checkIcon = copyButton.querySelector('.octicon-check');
            const copyFeedback = copyButton.nextElementSibling;

            if (currentFeedback && currentFeedback !== copyFeedback) {currentFeedback.style.display = 'none';}
            currentFeedback = copyFeedback;

            copyIcon.classList.add('d-none');
            checkIcon.classList.remove('d-none');
            copyFeedback.style.display = 'block';
            copyButton.style.borderColor = 'var(--color-success-fg)';

            setTimeout(() => {
                copyIcon.classList.remove('d-none');
                checkIcon.classList.add('d-none');
                copyFeedback.style.display = 'none';
                copyButton.style.borderColor = '';
            }, 2000);
        });
    });
});

</script>


</html>
