INFO-FLOW: Workspace D:/tmp/CLEFIA_ip/solution1 opened at Tue Dec 06 19:09:44 +0900 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.351 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.123 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.485 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.517 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.118 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./CLEFIA_ip/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
Execute     set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
Execute     set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
Execute     set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
Execute     set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
Execute     set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 642.383 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling clefia.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang clefia.c -foptimization-record-file=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.c.clang.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.c.clang.err.log 
Command       ap_eval done; 0.622 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute       set_directive_top clefia -name=clefia 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clang.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.408 sec.
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (clefia.c:473:17)
INFO: [HLS 207-4414] passing argument to parameter 'ct' here (clefia.c:409:35)
WARNING: [HLS 207-4051] passing 'const unsigned char *' to parameter of type 'unsigned char *' discards qualifiers (clefia.c:478:17)
INFO: [HLS 207-4414] passing argument to parameter 'pt' here (clefia.c:426:35)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  -directive=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/.systemc_flag -fix-errors D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.412 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  -directive=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/all.directive.json -fix-errors D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.101 sec.
Execute         source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.15 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.306 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.clang.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.pp.0.c.clang.err.log 
Command       ap_eval done; 0.374 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.554 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.g.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.404 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.407 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 4.175 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.179 sec.
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clefia -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clefia -reflow-float-conversion -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.912 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.915 sec.
Execute       run_link_or_opt -out D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.187 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.19 sec.
Execute       run_link_or_opt -opt -out D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clefia 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clefia -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=clefia -mllvm -hls-db-dir -mllvm D:/tmp/CLEFIA_ip/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/tmp/CLEFIA_ip/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.008 sec.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:206:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:360:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:460:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:460:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/tmp/CLEFIA_ip/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.238 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top clefia -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.0.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 8.103 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.136 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.1.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.343 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.g.1.bc to D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/tmp/CLEFIA_ip/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.o.1.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.116' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.115' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ByteXor' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (clefia.c:326) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_1' (clefia.c:300) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaEncrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_1' (clefia.c:224) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaDecrypt.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'clefia' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_230_1' (clefia.c:224) in function 'ClefiaDecrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaEncrypt.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet256' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_210_1' (clefia.c:205) in function 'ClefiaKeySet192' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (clefia.c:188) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_309_1' (clefia.c:300) in function 'ClefiaKeySet128' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaDoubleSwap' (clefia.c:242).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor' (clefia.c:165).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.1' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.2' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF1Xor.3' (clefia.c:114:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor' (clefia.c:142).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaF0Xor.125' (clefia.c:114:1).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDecrypt.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaEncrypt.1' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet256' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet192' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaKeySet128' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaKeySet128' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaDoubleSwap' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF1Xor.3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF1Xor.3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (clefia.c:121) in function 'ClefiaF0Xor.125' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_1' (clefia.c:114) in function 'ClefiaF0Xor.125' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 't' (clefia.c:244) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (clefia.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (clefia.c:167) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.115' into 'ClefiaKeySet192' (clefia.c:342) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet192' (clefia.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.116' into 'ClefiaKeySet256' (clefia.c:375) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.1' into 'ClefiaKeySet256' (clefia.c:377) automatically.
Command         transform done; 1.428 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'ClefiaDoubleSwap' into 'ClefiaKeySet128' (clefia.c:314) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...18 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
Command         transform done; 0.302 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.735 seconds; current allocated memory: 1.099 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.o.2.bc -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_373_1' (clefia.c:364:7) in function 'ClefiaKeySet256' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_340_2' (clefia.c:326:7) in function 'ClefiaKeySet192' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
Command         transform done; 1.318 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 11.585 sec.
Command     elaborate done; 21.4 sec.
Execute     ap_eval exec zip -j D:/tmp/CLEFIA_ip/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.104 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
Execute       ap_set_top_model clefia 
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123' to 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129' to 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
Command       ap_set_top_model done; 0.302 sec.
Execute       get_model_list clefia -filter all-wo-channel -topdown 
Execute       preproc_iomode -model clefia 
Execute       preproc_iomode -model ClefiaDecrypt.1 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       preproc_iomode -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       preproc_iomode -model clefia_Pipeline_VITIS_LOOP_116_1 
Execute       preproc_iomode -model ClefiaEncrypt.1 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
Execute       preproc_iomode -model ClefiaF1Xor.3 
Execute       preproc_iomode -model ClefiaF0Xor 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       preproc_iomode -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       preproc_iomode -model ClefiaKeySet128 
Execute       preproc_iomode -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       preproc_iomode -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       preproc_iomode -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       preproc_iomode -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       preproc_iomode -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       preproc_iomode -model ClefiaF1Xor 
Execute       preproc_iomode -model ClefiaF0Xor.125 
Execute       preproc_iomode -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       preproc_iomode -model ClefiaKeySet192 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       preproc_iomode -model ClefiaF1Xor.1 
Execute       preproc_iomode -model ClefiaF0Xor.1 
Execute       preproc_iomode -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       preproc_iomode -model ClefiaKeySet256 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       preproc_iomode -model ClefiaDoubleSwap.1 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       preproc_iomode -model ClefiaF1Xor.2 
Execute       preproc_iomode -model ClefiaF0Xor.2 
Execute       preproc_iomode -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       get_model_list clefia -filter all-wo-channel 
INFO-FLOW: Model list for configure: ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 ClefiaKeySet256 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 ClefiaKeySet192 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.125 ClefiaF1Xor ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 ClefiaKeySet128 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 ClefiaEncrypt.1 clefia_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 ClefiaDecrypt.1 clefia
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Configuring Module : ClefiaF0Xor.2 ...
Execute       set_default_model ClefiaF0Xor.2 
Execute       apply_spec_resource_limit ClefiaF0Xor.2 
INFO-FLOW: Configuring Module : ClefiaF1Xor.2 ...
Execute       set_default_model ClefiaF1Xor.2 
Execute       apply_spec_resource_limit ClefiaF1Xor.2 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
INFO-FLOW: Configuring Module : ClefiaDoubleSwap.1 ...
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       apply_spec_resource_limit ClefiaDoubleSwap.1 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
INFO-FLOW: Configuring Module : ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       apply_spec_resource_limit ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
INFO-FLOW: Configuring Module : ClefiaKeySet256 ...
Execute       set_default_model ClefiaKeySet256 
Execute       apply_spec_resource_limit ClefiaKeySet256 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Configuring Module : ClefiaF0Xor.1 ...
Execute       set_default_model ClefiaF0Xor.1 
Execute       apply_spec_resource_limit ClefiaF0Xor.1 
INFO-FLOW: Configuring Module : ClefiaF1Xor.1 ...
Execute       set_default_model ClefiaF1Xor.1 
Execute       apply_spec_resource_limit ClefiaF1Xor.1 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
INFO-FLOW: Configuring Module : ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       apply_spec_resource_limit ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
INFO-FLOW: Configuring Module : ClefiaKeySet192 ...
Execute       set_default_model ClefiaKeySet192 
Execute       apply_spec_resource_limit ClefiaKeySet192 
INFO-FLOW: Configuring Module : ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       apply_spec_resource_limit ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Configuring Module : ClefiaF0Xor.125 ...
Execute       set_default_model ClefiaF0Xor.125 
Execute       apply_spec_resource_limit ClefiaF0Xor.125 
INFO-FLOW: Configuring Module : ClefiaF1Xor ...
Execute       set_default_model ClefiaF1Xor 
Execute       apply_spec_resource_limit ClefiaF1Xor 
INFO-FLOW: Configuring Module : ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       apply_spec_resource_limit ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
INFO-FLOW: Configuring Module : ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       apply_spec_resource_limit ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
INFO-FLOW: Configuring Module : ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       apply_spec_resource_limit ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
INFO-FLOW: Configuring Module : ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       apply_spec_resource_limit ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
INFO-FLOW: Configuring Module : ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       apply_spec_resource_limit ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
INFO-FLOW: Configuring Module : ClefiaKeySet128 ...
Execute       set_default_model ClefiaKeySet128 
Execute       apply_spec_resource_limit ClefiaKeySet128 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
INFO-FLOW: Configuring Module : ClefiaF0Xor ...
Execute       set_default_model ClefiaF0Xor 
Execute       apply_spec_resource_limit ClefiaF0Xor 
INFO-FLOW: Configuring Module : ClefiaF1Xor.3 ...
Execute       set_default_model ClefiaF1Xor.3 
Execute       apply_spec_resource_limit ClefiaF1Xor.3 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
Execute       apply_spec_resource_limit ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
INFO-FLOW: Configuring Module : ClefiaEncrypt.1 ...
Execute       set_default_model ClefiaEncrypt.1 
Execute       apply_spec_resource_limit ClefiaEncrypt.1 
INFO-FLOW: Configuring Module : clefia_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model clefia_Pipeline_VITIS_LOOP_116_1 
Execute       apply_spec_resource_limit clefia_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
Execute       apply_spec_resource_limit ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
INFO-FLOW: Configuring Module : ClefiaDecrypt.1 ...
Execute       set_default_model ClefiaDecrypt.1 
Execute       apply_spec_resource_limit ClefiaDecrypt.1 
INFO-FLOW: Configuring Module : clefia ...
Execute       set_default_model clefia 
Execute       apply_spec_resource_limit clefia 
INFO-FLOW: Model list for preprocess: ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 ClefiaKeySet256 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 ClefiaKeySet192 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.125 ClefiaF1Xor ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 ClefiaKeySet128 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 ClefiaEncrypt.1 clefia_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 ClefiaDecrypt.1 clefia
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.2 ...
Execute       set_default_model ClefiaF0Xor.2 
Execute       cdfg_preprocess -model ClefiaF0Xor.2 
Execute       rtl_gen_preprocess ClefiaF0Xor.2 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor.2 ...
Execute       set_default_model ClefiaF1Xor.2 
Execute       cdfg_preprocess -model ClefiaF1Xor.2 
Execute       rtl_gen_preprocess ClefiaF1Xor.2 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
INFO-FLOW: Preprocessing Module: ClefiaDoubleSwap.1 ...
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       cdfg_preprocess -model ClefiaDoubleSwap.1 
Execute       rtl_gen_preprocess ClefiaDoubleSwap.1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 ...
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       cdfg_preprocess -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
INFO-FLOW: Preprocessing Module: ClefiaKeySet256 ...
Execute       set_default_model ClefiaKeySet256 
Execute       cdfg_preprocess -model ClefiaKeySet256 
Execute       rtl_gen_preprocess ClefiaKeySet256 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.1 ...
Execute       set_default_model ClefiaF0Xor.1 
Execute       cdfg_preprocess -model ClefiaF0Xor.1 
Execute       rtl_gen_preprocess ClefiaF0Xor.1 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor.1 ...
Execute       set_default_model ClefiaF1Xor.1 
Execute       cdfg_preprocess -model ClefiaF1Xor.1 
Execute       rtl_gen_preprocess ClefiaF1Xor.1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 ...
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       cdfg_preprocess -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
INFO-FLOW: Preprocessing Module: ClefiaKeySet192 ...
Execute       set_default_model ClefiaKeySet192 
Execute       cdfg_preprocess -model ClefiaKeySet192 
Execute       rtl_gen_preprocess ClefiaKeySet192 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       cdfg_preprocess -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor.125 ...
Execute       set_default_model ClefiaF0Xor.125 
Execute       cdfg_preprocess -model ClefiaF0Xor.125 
Execute       rtl_gen_preprocess ClefiaF0Xor.125 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor ...
Execute       set_default_model ClefiaF1Xor 
Execute       cdfg_preprocess -model ClefiaF1Xor 
Execute       rtl_gen_preprocess ClefiaF1Xor 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       cdfg_preprocess -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       cdfg_preprocess -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       cdfg_preprocess -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       cdfg_preprocess -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 ...
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       cdfg_preprocess -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
INFO-FLOW: Preprocessing Module: ClefiaKeySet128 ...
Execute       set_default_model ClefiaKeySet128 
Execute       cdfg_preprocess -model ClefiaKeySet128 
Execute       rtl_gen_preprocess ClefiaKeySet128 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
INFO-FLOW: Preprocessing Module: ClefiaF0Xor ...
Execute       set_default_model ClefiaF0Xor 
Execute       cdfg_preprocess -model ClefiaF0Xor 
Execute       rtl_gen_preprocess ClefiaF0Xor 
INFO-FLOW: Preprocessing Module: ClefiaF1Xor.3 ...
Execute       set_default_model ClefiaF1Xor.3 
Execute       cdfg_preprocess -model ClefiaF1Xor.3 
Execute       rtl_gen_preprocess ClefiaF1Xor.3 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 ...
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
Execute       cdfg_preprocess -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
INFO-FLOW: Preprocessing Module: ClefiaEncrypt.1 ...
Execute       set_default_model ClefiaEncrypt.1 
Execute       cdfg_preprocess -model ClefiaEncrypt.1 
Execute       rtl_gen_preprocess ClefiaEncrypt.1 
INFO-FLOW: Preprocessing Module: clefia_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model clefia_Pipeline_VITIS_LOOP_116_1 
Execute       cdfg_preprocess -model clefia_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess clefia_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 ...
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
Execute       cdfg_preprocess -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
INFO-FLOW: Preprocessing Module: ClefiaDecrypt.1 ...
Execute       set_default_model ClefiaDecrypt.1 
Execute       cdfg_preprocess -model ClefiaDecrypt.1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1 
INFO-FLOW: Preprocessing Module: clefia ...
Execute       set_default_model clefia 
Execute       cdfg_preprocess -model clefia 
Execute       rtl_gen_preprocess clefia 
INFO-FLOW: Model list for synthesis: ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 ClefiaKeySet256 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 ClefiaKeySet192 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.125 ClefiaF1Xor ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 ClefiaKeySet128 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 ClefiaEncrypt.1 clefia_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 ClefiaDecrypt.1 clefia
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.211 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.2 
Execute       schedule -model ClefiaF0Xor.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_29', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_31', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_33', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.211 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.2.
Execute       set_default_model ClefiaF0Xor.2 
Execute       bind -model ClefiaF0Xor.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.158 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor.2 
Execute       schedule -model ClefiaF1Xor.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.196 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.2.
Execute       set_default_model ClefiaF1Xor.2 
Execute       bind -model ClefiaF1Xor.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.172 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_31', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_6', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_20', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_23', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_29', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.191 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.448 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.205 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.284 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       schedule -model ClefiaDoubleSwap.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDoubleSwap.1.
Execute       set_default_model ClefiaDoubleSwap.1 
Execute       bind -model ClefiaDoubleSwap.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDoubleSwap.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       schedule -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.
Execute       set_default_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       bind -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet256 
Execute       schedule -model ClefiaKeySet256 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet256.
Execute       set_default_model ClefiaKeySet256 
Execute       bind -model ClefiaKeySet256 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.212 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.368 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet256.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.1 
Execute       schedule -model ClefiaF0Xor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_43', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_45', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_47', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.211 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.1.
Execute       set_default_model ClefiaF0Xor.1 
Execute       bind -model ClefiaF0Xor.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.162 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor.1 
Execute       schedule -model ClefiaF1Xor.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_15', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_17', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_19', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.1.
Execute       set_default_model ClefiaF1Xor.1 
Execute       bind -model ClefiaF1Xor.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.173 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_62', clefia.c:117 on array 'fin' and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_37', clefia.c:117) on array 'fout' due to limited memory ports (II = 40). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_51', clefia.c:117) on array 'fout' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_54', clefia.c:117) on array 'fout' due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' (loop 'VITIS_LOOP_210_1'): Unable to schedule 'load' operation ('fout_load_60', clefia.c:117) on array 'fout' due to limited memory ports (II = 52). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 53, Depth = 54, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.268 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.535 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.138 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.223 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.292 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       schedule -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.
Execute       set_default_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       bind -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet192 
Execute       schedule -model ClefiaKeySet192 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet192.
Execute       set_default_model ClefiaKeySet192 
Execute       bind -model ClefiaKeySet192 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.217 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.368 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet192.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       schedule -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       bind -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor.125 
Execute       schedule -model ClefiaF0Xor.125 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_36', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_38', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_125' (function 'ClefiaF0Xor.125'): Unable to schedule 'load' operation ('src_load_40', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.125'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.198 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.125.
Execute       set_default_model ClefiaF0Xor.125 
Execute       bind -model ClefiaF0Xor.125 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.145 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor 
Execute       schedule -model ClefiaF1Xor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_22', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_24', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_26', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.
Execute       set_default_model ClefiaF1Xor 
Execute       bind -model ClefiaF1Xor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.135 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       schedule -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_77', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor.125'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_69', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_75', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.619 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       bind -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.182 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       schedule -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       bind -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       schedule -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       bind -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       schedule -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_309_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 'or_ln14', clefia.c:262->clefia.c:314 on array 'lk' and 'load' operation ('lk_load_15', clefia.c:124) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_1', clefia.c:124) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_5', clefia.c:124) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'load' operation ('lk_load_7', clefia.c:124) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'store' operation ('lk_addr_10_write_ln117', clefia.c:117) of variable 'or_ln5', clefia.c:251->clefia.c:314 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' (loop 'VITIS_LOOP_309_1'): Unable to schedule 'store' operation ('lk_addr_2_write_ln117', clefia.c:117) of variable 'or_ln12', clefia.c:260->clefia.c:314 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'VITIS_LOOP_309_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.737 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       bind -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.158 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       schedule -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.
Execute       set_default_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       bind -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaKeySet128 
Execute       schedule -model ClefiaKeySet128 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaKeySet128.
Execute       set_default_model ClefiaKeySet128 
Execute       bind -model ClefiaKeySet128 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.204 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.306 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.bind.adb -f 
INFO-FLOW: Finish binding ClefiaKeySet128.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF0Xor 
Execute       schedule -model ClefiaF0Xor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_22', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_52', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_54', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.286 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF0Xor.
Execute       set_default_model ClefiaF0Xor 
Execute       bind -model ClefiaF0Xor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.127 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF0Xor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaF1Xor.3 
Execute       schedule -model ClefiaF1Xor.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaF1Xor.3.
Execute       set_default_model ClefiaF1Xor.3 
Execute       bind -model ClefiaF1Xor.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.134 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.bind.adb -f 
INFO-FLOW: Finish binding ClefiaF1Xor.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_92', clefia.c:117 on array 'fin' and 'call' operation ('_ln194', clefia.c:194) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_84', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('fout_load_90', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.733 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.199 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.204 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
Execute       schedule -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123.
Execute       set_default_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
Execute       bind -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaEncrypt.1 
Execute       schedule -model ClefiaEncrypt.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaEncrypt.1.
Execute       set_default_model ClefiaEncrypt.1 
Execute       bind -model ClefiaEncrypt.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.214 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.247 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaEncrypt.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clefia_Pipeline_VITIS_LOOP_116_1 
Execute       schedule -model clefia_Pipeline_VITIS_LOOP_116_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.sched.adb -f 
INFO-FLOW: Finish scheduling clefia_Pipeline_VITIS_LOOP_116_1.
Execute       set_default_model clefia_Pipeline_VITIS_LOOP_116_1 
Execute       bind -model clefia_Pipeline_VITIS_LOOP_116_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.bind.adb -f 
INFO-FLOW: Finish binding clefia_Pipeline_VITIS_LOOP_116_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_107', clefia.c:117 on array 'fin' and 'call' operation ('_ln231', clefia.c:231) to 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to schedule 'load' operation ('fout_load_99', clefia.c:117) on array 'fout' due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array 'fout'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' (loop 'VITIS_LOOP_230_1'): Unable to schedule 'load' operation ('fout_load_105', clefia.c:117) on array 'fout' due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array 'fout'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_230_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.731 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.215 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.201 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.125 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_116_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_116_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
Execute       schedule -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' (loop 'VITIS_LOOP_123_1'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129.
Execute       set_default_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
Execute       bind -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ClefiaDecrypt.1 
Execute       schedule -model ClefiaDecrypt.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.sched.adb -f 
INFO-FLOW: Finish scheduling ClefiaDecrypt.1.
Execute       set_default_model ClefiaDecrypt.1 
Execute       bind -model ClefiaDecrypt.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.224 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.242 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.bind.adb -f 
INFO-FLOW: Finish binding ClefiaDecrypt.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clefia 
Execute       schedule -model clefia 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.sched.adb -f 
INFO-FLOW: Finish scheduling clefia.
Execute       set_default_model clefia 
Execute       bind -model clefia 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.629 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.679 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.449 sec.
Execute       db_write -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.bind.adb -f 
INFO-FLOW: Finish binding clefia.
Execute       get_model_list clefia -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaF0Xor.2 
Execute       rtl_gen_preprocess ClefiaF1Xor.2 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       rtl_gen_preprocess ClefiaDoubleSwap.1 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       rtl_gen_preprocess ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       rtl_gen_preprocess ClefiaKeySet256 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaF0Xor.1 
Execute       rtl_gen_preprocess ClefiaF1Xor.1 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       rtl_gen_preprocess ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       rtl_gen_preprocess ClefiaKeySet192 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaF0Xor.125 
Execute       rtl_gen_preprocess ClefiaF1Xor 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       rtl_gen_preprocess ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       rtl_gen_preprocess ClefiaKeySet128 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 
Execute       rtl_gen_preprocess ClefiaF0Xor 
Execute       rtl_gen_preprocess ClefiaF1Xor.3 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 
Execute       rtl_gen_preprocess ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 
Execute       rtl_gen_preprocess ClefiaEncrypt.1 
Execute       rtl_gen_preprocess clefia_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 
Execute       rtl_gen_preprocess ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 
Execute       rtl_gen_preprocess ClefiaDecrypt.1 
Execute       rtl_gen_preprocess clefia 
INFO-FLOW: Model list for RTL generation: ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 ClefiaKeySet256 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 ClefiaKeySet192 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.125 ClefiaF1Xor ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 ClefiaKeySet128 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 ClefiaEncrypt.1 clefia_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 ClefiaDecrypt.1 clefia
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1'.
Command       create_rtl_model done; 0.135 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.726 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaF0Xor_2 
Execute       gen_rtl ClefiaF0Xor.2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaF0Xor_2 
Execute       syn_report -csynth -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF0Xor_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF0Xor_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.2 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.197 sec.
Execute       db_write -model ClefiaF0Xor.2 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.adb 
Execute       db_write -model ClefiaF0Xor.2 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.2 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor.2 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor.2 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaF1Xor_2 
Execute       gen_rtl ClefiaF1Xor.2 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaF1Xor_2 
Execute       syn_report -csynth -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF1Xor_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF1Xor_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor.2 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.222 sec.
Execute       db_write -model ClefiaF1Xor.2 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.adb 
Command       db_write done; 0.103 sec.
Execute       db_write -model ClefiaF1Xor.2 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor.2 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.287 sec.
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDoubleSwap.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDoubleSwap.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDoubleSwap_1 
Execute       gen_rtl ClefiaDoubleSwap.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDoubleSwap_1 
Execute       syn_report -csynth -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDoubleSwap_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDoubleSwap_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDoubleSwap.1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDoubleSwap.1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.adb 
Execute       db_write -model ClefiaDoubleSwap.1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDoubleSwap.1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       gen_rtl ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
Execute       syn_report -csynth -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.adb 
Execute       db_write -model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet256 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet256 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet256 
Execute       gen_rtl ClefiaKeySet256 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet256 
Execute       syn_report -csynth -model ClefiaKeySet256 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet256 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet256_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet256 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.374 sec.
Execute       db_write -model ClefiaKeySet256 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.adb 
Execute       db_write -model ClefiaKeySet256 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet256 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaF0Xor_1 
Execute       gen_rtl ClefiaF0Xor.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaF0Xor_1 
Execute       syn_report -csynth -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF0Xor_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF0Xor_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.196 sec.
Execute       db_write -model ClefiaF0Xor.1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.adb 
Execute       db_write -model ClefiaF0Xor.1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaF1Xor_1 
Execute       gen_rtl ClefiaF1Xor.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaF1Xor_1 
Execute       syn_report -csynth -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF1Xor_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF1Xor_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor.1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.218 sec.
Execute       db_write -model ClefiaF1Xor.1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.adb 
Command       db_write done; 0.102 sec.
Execute       db_write -model ClefiaF1Xor.1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor.1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1' pipeline 'VITIS_LOOP_210_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1'.
Command       create_rtl_model done; 0.121 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.289 sec.
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       gen_rtl ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
Execute       syn_report -csynth -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.adb 
Execute       db_write -model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet192 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet192 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet192 
Execute       gen_rtl ClefiaKeySet192 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet192 
Execute       syn_report -csynth -model ClefiaKeySet192 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet192 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet192_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet192 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.377 sec.
Execute       db_write -model ClefiaKeySet192 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.adb 
Execute       db_write -model ClefiaKeySet192 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet192 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
Execute       syn_report -csynth -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.adb 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor.125 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_125' pipeline 'ClefiaF0Xor.125' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor.125 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaF0Xor_125 
Execute       gen_rtl ClefiaF0Xor.125 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaF0Xor_125 
Execute       syn_report -csynth -model ClefiaF0Xor.125 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF0Xor_125_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor.125 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF0Xor_125_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor.125 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.145 sec.
Execute       db_write -model ClefiaF0Xor.125 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.adb 
Execute       db_write -model ClefiaF0Xor.125 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor.125 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaF1Xor 
Execute       gen_rtl ClefiaF1Xor -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaF1Xor 
Execute       syn_report -csynth -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF1Xor_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF1Xor_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.224 sec.
Execute       db_write -model ClefiaF1Xor -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.adb 
Command       db_write done; 0.107 sec.
Execute       db_write -model ClefiaF1Xor -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1' pipeline 'VITIS_LOOP_193_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
Execute       syn_report -csynth -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.208 sec.
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.adb 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
Execute       syn_report -csynth -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.adb 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
Execute       syn_report -csynth -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.adb 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1' pipeline 'VITIS_LOOP_309_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
Execute       syn_report -csynth -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       gen_rtl ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
Execute       syn_report -csynth -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.adb 
Execute       db_write -model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaKeySet128 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaKeySet128 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaKeySet128 
Execute       gen_rtl ClefiaKeySet128 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaKeySet128 
Execute       syn_report -csynth -model ClefiaKeySet128 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaKeySet128 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaKeySet128_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaKeySet128 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.314 sec.
Execute       db_write -model ClefiaKeySet128 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.adb 
Execute       db_write -model ClefiaKeySet128 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaKeySet128 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF0Xor -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF0Xor -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaF0Xor 
Execute       gen_rtl ClefiaF0Xor -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaF0Xor 
Execute       syn_report -csynth -model ClefiaF0Xor -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF0Xor_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF0Xor -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF0Xor_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF0Xor -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.141 sec.
Execute       db_write -model ClefiaF0Xor -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.adb 
Execute       db_write -model ClefiaF0Xor -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF0Xor -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaF1Xor.3 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaF1Xor.3 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaF1Xor_3 
Execute       gen_rtl ClefiaF1Xor.3 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaF1Xor_3 
Execute       syn_report -csynth -model ClefiaF1Xor.3 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF1Xor_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaF1Xor.3 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaF1Xor_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaF1Xor.3 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.159 sec.
Execute       db_write -model ClefiaF1Xor.3 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.adb 
Execute       db_write -model ClefiaF1Xor.3 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaF1Xor.3 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1' pipeline 'VITIS_LOOP_193_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1'.
Command       create_rtl_model done; 0.121 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.212 sec.
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 
Execute       gen_rtl ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 
Execute       syn_report -csynth -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.adb 
Execute       db_write -model ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaEncrypt.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaEncrypt.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaEncrypt_1 
Execute       gen_rtl ClefiaEncrypt.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaEncrypt_1 
Execute       syn_report -csynth -model ClefiaEncrypt.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaEncrypt.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaEncrypt_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaEncrypt.1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.253 sec.
Execute       db_write -model ClefiaEncrypt.1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.adb 
Execute       db_write -model ClefiaEncrypt.1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaEncrypt.1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model clefia_Pipeline_VITIS_LOOP_116_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl clefia_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_clefia_Pipeline_VITIS_LOOP_116_1 
Execute       gen_rtl clefia_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_clefia_Pipeline_VITIS_LOOP_116_1 
Execute       syn_report -csynth -model clefia_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/clefia_Pipeline_VITIS_LOOP_116_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model clefia_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/clefia_Pipeline_VITIS_LOOP_116_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model clefia_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model clefia_Pipeline_VITIS_LOOP_116_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.adb 
Execute       db_write -model clefia_Pipeline_VITIS_LOOP_116_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info clefia_Pipeline_VITIS_LOOP_116_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1' pipeline 'VITIS_LOOP_230_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.209 sec.
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127' pipeline 'VITIS_LOOP_116_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 
Execute       gen_rtl ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 
Execute       syn_report -csynth -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.adb 
Execute       db_write -model ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ClefiaDecrypt.1 -top_prefix clefia_ -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl ClefiaDecrypt.1 -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia_ClefiaDecrypt_1 
Execute       gen_rtl ClefiaDecrypt.1 -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia_ClefiaDecrypt_1 
Execute       syn_report -csynth -model ClefiaDecrypt.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ClefiaDecrypt.1 -o D:/tmp/CLEFIA_ip/solution1/syn/report/ClefiaDecrypt_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ClefiaDecrypt.1 -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.255 sec.
Execute       db_write -model ClefiaDecrypt.1 -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.adb 
Execute       db_write -model ClefiaDecrypt.1 -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ClefiaDecrypt.1 -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model clefia -top_prefix  -sub_prefix clefia_ -mg_file D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
Command       create_rtl_model done; 0.349 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.099 GB.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       gen_rtl clefia -istop -style xilinx -f -lang vhdl -o D:/tmp/CLEFIA_ip/solution1/syn/vhdl/clefia 
Execute       gen_rtl clefia -istop -style xilinx -f -lang vlog -o D:/tmp/CLEFIA_ip/solution1/syn/verilog/clefia 
Execute       syn_report -csynth -model clefia -o D:/tmp/CLEFIA_ip/solution1/syn/report/clefia_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model clefia -o D:/tmp/CLEFIA_ip/solution1/syn/report/clefia_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model clefia -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.471 sec.
Execute       db_write -model clefia -f -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.adb 
Execute       db_write -model clefia -bindview -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info clefia -p D:/tmp/CLEFIA_ip/solution1/.autopilot/db -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia 
Execute       export_constraint_db -f -tool general -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.constraint.tcl 
Execute       syn_report -designview -model clefia -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.design.xml 
Command       syn_report done; 1.055 sec.
Execute       syn_report -csynthDesign -model clefia -o D:/tmp/CLEFIA_ip/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model clefia -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model clefia -o D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks clefia 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain clefia 
INFO-FLOW: Model list for RTL component generation: ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.2 ClefiaF1Xor.2 ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 ClefiaDoubleSwap.1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 ClefiaKeySet256 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.1 ClefiaF1Xor.1 ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 ClefiaKeySet192 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor.125 ClefiaF1Xor ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 ClefiaKeySet128 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_118 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_119 ClefiaF0Xor ClefiaF1Xor.3 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_193_1 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_120 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_116_121 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_122 ClefiaEncrypt.1_Pipeline_VITIS_LOOP_123_123 ClefiaEncrypt.1 clefia_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_124 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_125 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_230_1 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_126 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_116_127 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_128 ClefiaDecrypt.1_Pipeline_VITIS_LOOP_123_129 ClefiaDecrypt.1 clefia
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaF0Xor_2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ClefiaF1Xor_2] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDoubleSwap_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet256] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaF0Xor_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF1Xor_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet192] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaF0Xor_125] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF1Xor] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaKeySet128] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaKeySet128_con128_ROM_AUTO_1R.
INFO-FLOW: Append model clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
INFO-FLOW: Found component clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaF0Xor] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaF1Xor_3] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.compgen.tcl 
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaEncrypt_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [clefia_Pipeline_VITIS_LOOP_116_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.compgen.tcl 
INFO-FLOW: Found component clefia_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ClefiaDecrypt_1] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.compgen.tcl 
INFO-FLOW: Found component clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [clefia] ... 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.tcl 
INFO-FLOW: Found component clefia_ct_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_ct_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_rk_RAM_AUTO_1R1W.
INFO-FLOW: Append model clefia_rk_RAM_AUTO_1R1W
INFO-FLOW: Found component clefia_control_s_axi.
INFO-FLOW: Append model clefia_control_s_axi
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: Append model ClefiaF0Xor_2
INFO-FLOW: Append model ClefiaF1Xor_2
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17
INFO-FLOW: Append model ClefiaDoubleSwap_1
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15
INFO-FLOW: Append model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18
INFO-FLOW: Append model ClefiaKeySet256
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: Append model ClefiaF0Xor_1
INFO-FLOW: Append model ClefiaF1Xor_1
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111
INFO-FLOW: Append model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114
INFO-FLOW: Append model ClefiaKeySet192
INFO-FLOW: Append model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: Append model ClefiaF0Xor_125
INFO-FLOW: Append model ClefiaF1Xor
INFO-FLOW: Append model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
INFO-FLOW: Append model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
INFO-FLOW: Append model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
INFO-FLOW: Append model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
INFO-FLOW: Append model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
INFO-FLOW: Append model ClefiaKeySet128
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119
INFO-FLOW: Append model ClefiaF0Xor
INFO-FLOW: Append model ClefiaF1Xor_3
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122
INFO-FLOW: Append model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123
INFO-FLOW: Append model ClefiaEncrypt_1
INFO-FLOW: Append model clefia_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128
INFO-FLOW: Append model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129
INFO-FLOW: Append model ClefiaDecrypt_1
INFO-FLOW: Append model clefia
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaKeySet128_con128_ROM_AUTO_1R clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_flow_control_loop_pipe_sequential_init clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W clefia_ct_RAM_AUTO_1R1W clefia_rk_RAM_AUTO_1R1W clefia_control_s_axi ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor_2 ClefiaF1Xor_2 ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 ClefiaDoubleSwap_1 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 ClefiaKeySet256 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor_1 ClefiaF1Xor_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 ClefiaKeySet192 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 ClefiaF0Xor_125 ClefiaF1Xor ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 ClefiaKeySet128 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 ClefiaF0Xor ClefiaF1Xor_3 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 ClefiaEncrypt_1 clefia_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 ClefiaDecrypt_1 clefia
INFO-FLOW: Generating D:/tmp/CLEFIA_ip/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
INFO-FLOW: To file: write model clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_ct_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_rk_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clefia_control_s_axi
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: To file: write model ClefiaF0Xor_2
INFO-FLOW: To file: write model ClefiaF1Xor_2
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17
INFO-FLOW: To file: write model ClefiaDoubleSwap_1
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15
INFO-FLOW: To file: write model ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18
INFO-FLOW: To file: write model ClefiaKeySet256
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: To file: write model ClefiaF0Xor_1
INFO-FLOW: To file: write model ClefiaF1Xor_1
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111
INFO-FLOW: To file: write model ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114
INFO-FLOW: To file: write model ClefiaKeySet192
INFO-FLOW: To file: write model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: To file: write model ClefiaF0Xor_125
INFO-FLOW: To file: write model ClefiaF1Xor
INFO-FLOW: To file: write model ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
INFO-FLOW: To file: write model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
INFO-FLOW: To file: write model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
INFO-FLOW: To file: write model ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
INFO-FLOW: To file: write model ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
INFO-FLOW: To file: write model ClefiaKeySet128
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119
INFO-FLOW: To file: write model ClefiaF0Xor
INFO-FLOW: To file: write model ClefiaF1Xor_3
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122
INFO-FLOW: To file: write model ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123
INFO-FLOW: To file: write model ClefiaEncrypt_1
INFO-FLOW: To file: write model clefia_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128
INFO-FLOW: To file: write model ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129
INFO-FLOW: To file: write model ClefiaDecrypt_1
INFO-FLOW: To file: write model clefia
INFO-FLOW: Generating D:/tmp/CLEFIA_ip/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/tmp/CLEFIA_ip/solution1/.autopilot/db/vhdl' dstVlogDir='D:/tmp/CLEFIA_ip/solution1/.autopilot/db/vlog' tclDir='D:/tmp/CLEFIA_ip/solution1/.autopilot/db' modelList='clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W
clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W
clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W
clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W
clefia_ct_RAM_AUTO_1R1W
clefia_rk_RAM_AUTO_1R1W
clefia_control_s_axi
ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_2
ClefiaF1Xor_2
ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17
ClefiaDoubleSwap_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18
ClefiaKeySet256
ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_1
ClefiaF1Xor_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114
ClefiaKeySet192
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_125
ClefiaF1Xor
ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
ClefiaKeySet128
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119
ClefiaF0Xor
ClefiaF1Xor_3
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123
ClefiaEncrypt_1
clefia_Pipeline_VITIS_LOOP_116_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129
ClefiaDecrypt_1
clefia
' expOnly='0'
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.127 sec.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.153 sec.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.111 sec.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.135 sec.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.compgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.222 sec.
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.16 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.103 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='clefia_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/tmp/CLEFIA_ip/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W
clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W
clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W
clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W
clefia_ct_RAM_AUTO_1R1W
clefia_rk_RAM_AUTO_1R1W
clefia_control_s_axi
ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_2
ClefiaF1Xor_2
ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17
ClefiaDoubleSwap_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18
ClefiaKeySet256
ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_1
ClefiaF1Xor_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114
ClefiaKeySet192
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_125
ClefiaF1Xor
ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
ClefiaKeySet128
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119
ClefiaF0Xor
ClefiaF1Xor_3
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123
ClefiaEncrypt_1
clefia_Pipeline_VITIS_LOOP_116_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129
ClefiaDecrypt_1
clefia
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.constraint.tcl 
Execute       sc_get_clocks clefia 
Execute       source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE clefia LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST clefia MODULE2INSTS {clefia clefia ClefiaKeySet256 grp_ClefiaKeySet256_fu_148 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84 ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92 ClefiaF0Xor_2 grp_ClefiaF0Xor_2_fu_722 ClefiaF1Xor_2 grp_ClefiaF1Xor_2_fu_743 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148 ClefiaDoubleSwap_1 {grp_ClefiaDoubleSwap_1_fu_157 grp_ClefiaDoubleSwap_1_fu_157} ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165 ClefiaKeySet192 grp_ClefiaKeySet192_fu_162 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84 ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92 ClefiaF0Xor_1 grp_ClefiaF0Xor_1_fu_722 ClefiaF1Xor_1 grp_ClefiaF1Xor_1_fu_743 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165 ClefiaKeySet128 grp_ClefiaKeySet128_fu_176 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36 ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44 ClefiaF0Xor_125 grp_ClefiaF0Xor_125_fu_390 ClefiaF1Xor grp_ClefiaF1Xor_fu_405 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64 ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79 ClefiaEncrypt_1 grp_ClefiaEncrypt_1_fu_190 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108 ClefiaF0Xor {grp_ClefiaF0Xor_fu_398 grp_ClefiaF0Xor_fu_406} ClefiaF1Xor_3 {grp_ClefiaF1Xor_3_fu_413 grp_ClefiaF1Xor_3_fu_421} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143 clefia_Pipeline_VITIS_LOOP_116_1 grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205 ClefiaDecrypt_1 grp_ClefiaDecrypt_1_fu_212 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145} INST2MODULE {clefia clefia grp_ClefiaKeySet256_fu_148 ClefiaKeySet256 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92 ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 grp_ClefiaF0Xor_2_fu_722 ClefiaF0Xor_2 grp_ClefiaF1Xor_2_fu_743 ClefiaF1Xor_2 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112 ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 grp_ClefiaDoubleSwap_1_fu_157 ClefiaDoubleSwap_1 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165 ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 grp_ClefiaKeySet192_fu_162 ClefiaKeySet192 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92 ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 grp_ClefiaF0Xor_1_fu_722 ClefiaF0Xor_1 grp_ClefiaF1Xor_1_fu_743 ClefiaF1Xor_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112 ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165 ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 grp_ClefiaKeySet128_fu_176 ClefiaKeySet128 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44 ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 grp_ClefiaF0Xor_125_fu_390 ClefiaF0Xor_125 grp_ClefiaF1Xor_fu_405 ClefiaF1Xor grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70 ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79 ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 grp_ClefiaEncrypt_1_fu_190 ClefiaEncrypt_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 grp_ClefiaF0Xor_fu_398 ClefiaF0Xor grp_ClefiaF1Xor_3_fu_413 ClefiaF1Xor_3 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143 ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205 clefia_Pipeline_VITIS_LOOP_116_1 grp_ClefiaDecrypt_1_fu_212 ClefiaDecrypt_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 grp_ClefiaF0Xor_fu_406 ClefiaF0Xor grp_ClefiaF1Xor_3_fu_421 ClefiaF1Xor_3 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145 ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129} INSTDATA {clefia {DEPTH 1 CHILDREN {grp_ClefiaKeySet256_fu_148 grp_ClefiaKeySet192_fu_162 grp_ClefiaKeySet128_fu_176 grp_ClefiaEncrypt_1_fu_190 grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205 grp_ClefiaDecrypt_1_fu_212}} grp_ClefiaKeySet256_fu_148 {DEPTH 2 CHILDREN {grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148 grp_ClefiaDoubleSwap_1_fu_157 grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_2_fu_722 grp_ClefiaF1Xor_2_fu_743}} grp_ClefiaF0Xor_2_fu_722 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_2_fu_743 {DEPTH 4 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148 {DEPTH 3 CHILDREN {}} grp_ClefiaDoubleSwap_1_fu_157 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_fu_162 {DEPTH 2 CHILDREN {grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148 grp_ClefiaDoubleSwap_1_fu_157 grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_1_fu_722 grp_ClefiaF1Xor_1_fu_743}} grp_ClefiaF0Xor_1_fu_722 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_1_fu_743 {DEPTH 4 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet128_fu_176 {DEPTH 2 CHILDREN {grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70 grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79}} grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_125_fu_390 grp_ClefiaF1Xor_fu_405}} grp_ClefiaF0Xor_125_fu_390 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_fu_405 {DEPTH 4 CHILDREN {}} grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70 {DEPTH 3 CHILDREN {}} grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_fu_190 {DEPTH 2 CHILDREN {grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134 grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_fu_398 grp_ClefiaF1Xor_3_fu_413}} grp_ClefiaF0Xor_fu_398 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_3_fu_413 {DEPTH 4 CHILDREN {}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134 {DEPTH 3 CHILDREN {}} grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143 {DEPTH 3 CHILDREN {}} grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205 {DEPTH 2 CHILDREN {}} grp_ClefiaDecrypt_1_fu_212 {DEPTH 2 CHILDREN {grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137 grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 {DEPTH 3 CHILDREN {}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 {DEPTH 3 CHILDREN {}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96 {DEPTH 3 CHILDREN {}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104 {DEPTH 3 CHILDREN {}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110 {DEPTH 3 CHILDREN {grp_ClefiaF0Xor_fu_406 grp_ClefiaF1Xor_3_fu_421}} grp_ClefiaF0Xor_fu_406 {DEPTH 4 CHILDREN {}} grp_ClefiaF1Xor_3_fu_421 {DEPTH 4 CHILDREN {}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124 {DEPTH 3 CHILDREN {}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130 {DEPTH 3 CHILDREN {}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137 {DEPTH 3 CHILDREN {}} grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145 {DEPTH 3 CHILDREN {}}} MODULEDATA {ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaF0Xor_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_347_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_54_fu_322_p2 SOURCE clefia.c:121 VARIABLE add_ln121_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_55_fu_389_p2 SOURCE clefia.c:121 VARIABLE add_ln121_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_56_fu_358_p2 SOURCE clefia.c:121 VARIABLE add_ln121_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_57_fu_423_p2 SOURCE clefia.c:121 VARIABLE add_ln121_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_58_fu_368_p2 SOURCE clefia.c:121 VARIABLE add_ln121_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_378_p2 SOURCE clefia.c:114 VARIABLE add_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_5_fu_403_p2 SOURCE clefia.c:114 VARIABLE add_ln114_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_6_fu_413_p2 SOURCE clefia.c:114 VARIABLE add_ln114_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_59_fu_756_p2 SOURCE clefia.c:121 VARIABLE add_ln121_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_60_fu_788_p2 SOURCE clefia.c:121 VARIABLE add_ln121_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_61_fu_766_p2 SOURCE clefia.c:121 VARIABLE add_ln121_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_62_fu_826_p2 SOURCE clefia.c:121 VARIABLE add_ln121_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_63_fu_864_p2 SOURCE clefia.c:121 VARIABLE add_ln121_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_64_fu_896_p2 SOURCE clefia.c:121 VARIABLE add_ln121_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_65_fu_874_p2 SOURCE clefia.c:121 VARIABLE add_ln121_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_66_fu_934_p2 SOURCE clefia.c:121 VARIABLE add_ln121_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_347_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_26_fu_322_p2 SOURCE clefia.c:121 VARIABLE add_ln121_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_27_fu_389_p2 SOURCE clefia.c:121 VARIABLE add_ln121_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_28_fu_358_p2 SOURCE clefia.c:121 VARIABLE add_ln121_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_29_fu_423_p2 SOURCE clefia.c:121 VARIABLE add_ln121_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_30_fu_368_p2 SOURCE clefia.c:121 VARIABLE add_ln121_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_378_p2 SOURCE clefia.c:114 VARIABLE add_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_403_p2 SOURCE clefia.c:114 VARIABLE add_ln114_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_413_p2 SOURCE clefia.c:114 VARIABLE add_ln114_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_31_fu_929_p2 SOURCE clefia.c:121 VARIABLE add_ln121_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_32_fu_973_p2 SOURCE clefia.c:121 VARIABLE add_ln121_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_33_fu_939_p2 SOURCE clefia.c:121 VARIABLE add_ln121_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_34_fu_1011_p2 SOURCE clefia.c:121 VARIABLE add_ln121_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_35_fu_1049_p2 SOURCE clefia.c:121 VARIABLE add_ln121_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_36_fu_1069_p2 SOURCE clefia.c:121 VARIABLE add_ln121_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_37_fu_1059_p2 SOURCE clefia.c:121 VARIABLE add_ln121_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_38_fu_1100_p2 SOURCE clefia.c:121 VARIABLE add_ln121_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_798_p2 SOURCE clefia.c:215 VARIABLE add_ln215 LOOP VITIS_LOOP_210_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_783_p2 SOURCE clefia.c:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con256_U SOURCE {} VARIABLE con256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 5 URAM 0}} ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_90_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_109_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_119_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_142_p2 SOURCE clefia.c:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con256_U SOURCE {} VARIABLE con256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_109_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDoubleSwap_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME t_U SOURCE clefia.c:244 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_448_p2 SOURCE clefia.c:246 VARIABLE add_ln246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln247_fu_458_p2 SOURCE clefia.c:247 VARIABLE add_ln247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_493_p2 SOURCE clefia.c:248 VARIABLE add_ln248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_503_p2 SOURCE clefia.c:249 VARIABLE add_ln249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_538_p2 SOURCE clefia.c:250 VARIABLE add_ln250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_548_p2 SOURCE clefia.c:251 VARIABLE add_ln251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_583_p2 SOURCE clefia.c:252 VARIABLE add_ln252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_593_p2 SOURCE clefia.c:253 VARIABLE add_ln253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_fu_628_p2 SOURCE clefia.c:255 VARIABLE add_ln255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_638_p2 SOURCE clefia.c:256 VARIABLE add_ln256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln257_fu_669_p2 SOURCE clefia.c:257 VARIABLE add_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_683_p2 SOURCE clefia.c:258 VARIABLE add_ln258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_714_p2 SOURCE clefia.c:259 VARIABLE add_ln259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_728_p2 SOURCE clefia.c:260 VARIABLE add_ln260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_759_p2 SOURCE clefia.c:261 VARIABLE add_ln261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_804_p2 SOURCE clefia.c:114 VARIABLE add_ln114 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_814_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_109_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_119_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_148_p2 SOURCE clefia.c:121 VARIABLE add_ln121_2 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con256_U SOURCE {} VARIABLE con256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_103_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_122_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet256 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:207 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:207 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lk_U SOURCE clefia.c:362 VARIABLE lk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_196_p2 SOURCE clefia.c:373 VARIABLE add_ln373 LOOP VITIS_LOOP_373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln381_fu_234_p2 SOURCE clefia.c:381 VARIABLE add_ln381 LOOP VITIS_LOOP_373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_fu_242_p2 SOURCE clefia.c:387 VARIABLE add_ln387 LOOP VITIS_LOOP_373_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 7 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaF0Xor_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_347_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_69_fu_322_p2 SOURCE clefia.c:121 VARIABLE add_ln121_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_70_fu_389_p2 SOURCE clefia.c:121 VARIABLE add_ln121_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_71_fu_358_p2 SOURCE clefia.c:121 VARIABLE add_ln121_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_72_fu_423_p2 SOURCE clefia.c:121 VARIABLE add_ln121_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_73_fu_368_p2 SOURCE clefia.c:121 VARIABLE add_ln121_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_378_p2 SOURCE clefia.c:114 VARIABLE add_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_7_fu_403_p2 SOURCE clefia.c:114 VARIABLE add_ln114_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_8_fu_413_p2 SOURCE clefia.c:114 VARIABLE add_ln114_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_74_fu_756_p2 SOURCE clefia.c:121 VARIABLE add_ln121_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_75_fu_788_p2 SOURCE clefia.c:121 VARIABLE add_ln121_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_76_fu_766_p2 SOURCE clefia.c:121 VARIABLE add_ln121_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_77_fu_826_p2 SOURCE clefia.c:121 VARIABLE add_ln121_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_78_fu_864_p2 SOURCE clefia.c:121 VARIABLE add_ln121_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_79_fu_896_p2 SOURCE clefia.c:121 VARIABLE add_ln121_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_80_fu_874_p2 SOURCE clefia.c:121 VARIABLE add_ln121_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_81_fu_934_p2 SOURCE clefia.c:121 VARIABLE add_ln121_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_347_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_39_fu_322_p2 SOURCE clefia.c:121 VARIABLE add_ln121_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_40_fu_389_p2 SOURCE clefia.c:121 VARIABLE add_ln121_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_41_fu_358_p2 SOURCE clefia.c:121 VARIABLE add_ln121_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_42_fu_423_p2 SOURCE clefia.c:121 VARIABLE add_ln121_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_43_fu_368_p2 SOURCE clefia.c:121 VARIABLE add_ln121_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_378_p2 SOURCE clefia.c:114 VARIABLE add_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_403_p2 SOURCE clefia.c:114 VARIABLE add_ln114_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_413_p2 SOURCE clefia.c:114 VARIABLE add_ln114_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_44_fu_929_p2 SOURCE clefia.c:121 VARIABLE add_ln121_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_45_fu_973_p2 SOURCE clefia.c:121 VARIABLE add_ln121_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_46_fu_939_p2 SOURCE clefia.c:121 VARIABLE add_ln121_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_47_fu_1011_p2 SOURCE clefia.c:121 VARIABLE add_ln121_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_48_fu_1049_p2 SOURCE clefia.c:121 VARIABLE add_ln121_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_49_fu_1069_p2 SOURCE clefia.c:121 VARIABLE add_ln121_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_50_fu_1059_p2 SOURCE clefia.c:121 VARIABLE add_ln121_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_51_fu_1100_p2 SOURCE clefia.c:121 VARIABLE add_ln121_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_798_p2 SOURCE clefia.c:215 VARIABLE add_ln215 LOOP VITIS_LOOP_210_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_783_p2 SOURCE clefia.c:210 VARIABLE add_ln210 LOOP VITIS_LOOP_210_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con192_U SOURCE {} VARIABLE con192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 5 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_90_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_109_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_119_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_3_fu_142_p2 SOURCE clefia.c:121 VARIABLE add_ln121_3 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con192_U SOURCE {} VARIABLE con192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_109_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_109_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_119_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_4_fu_148_p2 SOURCE clefia.c:121 VARIABLE add_ln121_4 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con192_U SOURCE {} VARIABLE con192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_103_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_122_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet192 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:207 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:207 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME lk_U SOURCE clefia.c:324 VARIABLE lk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_196_p2 SOURCE clefia.c:340 VARIABLE add_ln340 LOOP VITIS_LOOP_340_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_fu_234_p2 SOURCE clefia.c:348 VARIABLE add_ln348 LOOP VITIS_LOOP_340_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_fu_242_p2 SOURCE clefia.c:354 VARIABLE add_ln354 LOOP VITIS_LOOP_340_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME skey256_U SOURCE {} VARIABLE skey256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 7 URAM 0}} ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaF0Xor_125 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_321_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_67_fu_331_p2 SOURCE clefia.c:121 VARIABLE add_ln121_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_68_fu_345_p2 SOURCE clefia.c:121 VARIABLE add_ln121_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_326_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_52_fu_337_p2 SOURCE clefia.c:121 VARIABLE add_ln121_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_53_fu_351_p2 SOURCE clefia.c:121 VARIABLE add_ln121_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_454_p2 SOURCE clefia.c:196 VARIABLE add_ln196 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_439_p2 SOURCE clefia.c:193 VARIABLE add_ln193 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_75_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_617_p2 SOURCE clefia.c:309 VARIABLE add_ln309 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_631_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_646_p2 SOURCE clefia.c:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_674_p2 SOURCE clefia.c:121 VARIABLE add_ln121_2 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_3_fu_701_p2 SOURCE clefia.c:121 VARIABLE add_ln121_3 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_4_fu_733_p2 SOURCE clefia.c:121 VARIABLE add_ln121_4 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_5_fu_765_p2 SOURCE clefia.c:121 VARIABLE add_ln121_5 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_6_fu_797_p2 SOURCE clefia.c:121 VARIABLE add_ln121_6 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_7_fu_829_p2 SOURCE clefia.c:121 VARIABLE add_ln121_7 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_8_fu_861_p2 SOURCE clefia.c:121 VARIABLE add_ln121_8 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_16_fu_1012_p2 SOURCE clefia.c:121 VARIABLE add_ln121_16 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_9_fu_955_p2 SOURCE clefia.c:121 VARIABLE add_ln121_9 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_17_fu_1090_p2 SOURCE clefia.c:121 VARIABLE add_ln121_17 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_10_fu_1033_p2 SOURCE clefia.c:121 VARIABLE add_ln121_10 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_18_fu_1154_p2 SOURCE clefia.c:121 VARIABLE add_ln121_18 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_11_fu_1105_p2 SOURCE clefia.c:121 VARIABLE add_ln121_11 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_19_fu_1222_p2 SOURCE clefia.c:121 VARIABLE add_ln121_19 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_12_fu_1169_p2 SOURCE clefia.c:121 VARIABLE add_ln121_12 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_20_fu_1290_p2 SOURCE clefia.c:121 VARIABLE add_ln121_20 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_13_fu_1237_p2 SOURCE clefia.c:121 VARIABLE add_ln121_13 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_21_fu_1358_p2 SOURCE clefia.c:121 VARIABLE add_ln121_21 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_14_fu_1305_p2 SOURCE clefia.c:121 VARIABLE add_ln121_14 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_22_fu_1427_p2 SOURCE clefia.c:121 VARIABLE add_ln121_22 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_15_fu_1374_p2 SOURCE clefia.c:121 VARIABLE add_ln121_15 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_23_fu_1449_p2 SOURCE clefia.c:121 VARIABLE add_ln121_23 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_fu_1465_p2 SOURCE clefia.c:315 VARIABLE add_ln315 LOOP VITIS_LOOP_309_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_77_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_102_p2 SOURCE clefia.c:114 VARIABLE add_ln114 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME skey_U SOURCE {} VARIABLE skey LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaKeySet128 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:190 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:190 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME lk_U SOURCE clefia.c:298 VARIABLE lk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME con128_U SOURCE {} VARIABLE con128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 5 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_88_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_116_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_120_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaF0Xor {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_324_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_82_fu_335_p2 SOURCE clefia.c:121 VARIABLE add_ln121_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_83_fu_345_p2 SOURCE clefia.c:121 VARIABLE add_ln121_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaF1Xor_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_326_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_24_fu_337_p2 SOURCE clefia.c:121 VARIABLE add_ln121_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_25_fu_347_p2 SOURCE clefia.c:121 VARIABLE add_ln121_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s1_U SOURCE {} VARIABLE clefia_s1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME clefia_s0_U SOURCE {} VARIABLE clefia_s0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_465_p2 SOURCE clefia.c:188 VARIABLE add_ln188_1 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_471_p2 SOURCE clefia.c:188 VARIABLE add_ln188 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_ClefiaF0Xor_fu_398_rk_offset SOURCE clefia.c:194 VARIABLE add_ln194 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_ClefiaF1Xor_3_fu_413_rk_offset SOURCE clefia.c:195 VARIABLE add_ln195 LOOP VITIS_LOOP_193_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_88_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_102_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_124_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_102_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_128_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaEncrypt_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:190 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:190 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rin_U SOURCE clefia.c:411 VARIABLE rin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rout_U SOURCE clefia.c:411 VARIABLE rout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} clefia_Pipeline_VITIS_LOOP_116_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_88_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_124_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_147_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_124_p2 SOURCE clefia.c:121 VARIABLE add_ln121 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_139_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_1_fu_472_p2 SOURCE clefia.c:224 VARIABLE add_ln224_1 LOOP VITIS_LOOP_230_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_ClefiaF0Xor_fu_406_rk_offset SOURCE clefia.c:224 VARIABLE add_ln224 LOOP VITIS_LOOP_230_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_478_p2 SOURCE clefia.c:233 VARIABLE add_ln233 LOOP VITIS_LOOP_230_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_74_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_88_p2 SOURCE clefia.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_116_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_88_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_92_p2 SOURCE clefia.c:124 VARIABLE add_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ClefiaDecrypt_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fin_U SOURCE clefia.c:226 VARIABLE fin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME fout_U SOURCE clefia.c:226 VARIABLE fout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rin_U SOURCE clefia.c:428 VARIABLE rin LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rout_U SOURCE clefia.c:428 VARIABLE rout LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} clefia {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ct_U SOURCE clefia.c:467 VARIABLE ct LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rk_U SOURCE clefia.c:468 VARIABLE rk LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 28 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.27 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
Execute       syn_report -model clefia -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
Command     autosyn done; 72.2 sec.
Command   csynth_design done; 93.71 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59 seconds. CPU system time: 4 seconds. Elapsed time: 93.71 seconds; current allocated memory: 490.203 MB.
Command ap_source done; 94.449 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/tmp/CLEFIA_ip/solution1 opened at Tue Dec 06 19:14:07 +0900 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.351 sec.
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.473 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.499 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.118 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./CLEFIA_ip/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution1/directives.tcl
Execute     set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
Execute     set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
Execute     set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
Execute     set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
Execute     set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=clefia xml_exists=0
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to clefia
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=126 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W
clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W
clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W
clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_flow_control_loop_pipe_sequential_init
clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W
clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W
clefia_ct_RAM_AUTO_1R1W
clefia_rk_RAM_AUTO_1R1W
clefia_control_s_axi
ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_2
ClefiaF1Xor_2
ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17
ClefiaDoubleSwap_1
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15
ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18
ClefiaKeySet256
ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_1
ClefiaF1Xor_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111
ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114
ClefiaKeySet192
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
ClefiaF0Xor_125
ClefiaF1Xor
ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
ClefiaKeySet128
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119
ClefiaF0Xor
ClefiaF1Xor_3
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122
ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123
ClefiaEncrypt_1
clefia_Pipeline_VITIS_LOOP_116_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128
ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129
ClefiaDecrypt_1
clefia
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_2.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_2.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDoubleSwap_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet256.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet192.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor_125.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaKeySet128.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF0Xor.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaF1Xor_3.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaEncrypt_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/ClefiaDecrypt_1.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.constraint.tcl 
Execute     sc_get_clocks clefia 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to clefia
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 D:/tmp/CLEFIA_ip/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.compgen.dataonly.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=clefia
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.rtl_wrap.cfg.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.constraint.tcl 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/clefia.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/tmp/CLEFIA_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/tmp/CLEFIA_ip/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/tmp/CLEFIA_ip/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s CLEFIA_ip/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file CLEFIA_ip/solution1/impl/export.zip
Command   export_design done; 13.191 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 13.192 seconds; current allocated memory: 496.172 MB.
Command ap_source done; 13.902 sec.
Execute cleanup_all 
