UART_FIFO.v,verilog,xil_defaultlib,../../../../uart.gen/sources_1/ip/UART_FIFO/sim/UART_FIFO.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
