\hypertarget{group___u_a_r_t___exported___types}{}\section{U\+A\+RT Exported Types}
\label{group___u_a_r_t___exported___types}\index{UART Exported Types@{UART Exported Types}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_a_r_t___init_type_def}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT Init Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_a_r_t___adv_feature_init_type_def}{U\+A\+R\+T\+\_\+\+Adv\+Feature\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT Advanced Features initialization structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef uint32\+\_\+t \mbox{\hyperlink{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+State\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em H\+AL U\+A\+RT State definition. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___u_a_r_t___exported___types_ga7adf4f3e4c3ecde572be5925c915a967}\label{group___u_a_r_t___exported___types_ga7adf4f3e4c3ecde572be5925c915a967}} 
typedef struct \mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group___u_a_r_t___exported___types_ga7adf4f3e4c3ecde572be5925c915a967}{U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em U\+A\+RT handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}{U\+A\+R\+T\+\_\+\+Clock\+Source\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+C\+L\+K1}} = 0x00U, 
\mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+C\+L\+K2}} = 0x01U, 
\mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}} = 0x02U, 
\mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK}} = 0x04U, 
\newline
\mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE}} = 0x08U, 
\mbox{\hyperlink{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab}{U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+U\+N\+D\+E\+F\+I\+N\+ED}} = 0x10U
 \}
\begin{DoxyCompactList}\small\item\em U\+A\+RT clock sources definition. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19}\label{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19}} 
\index{UART Exported Types@{UART Exported Types}!HAL\_UART\_StateTypeDef@{HAL\_UART\_StateTypeDef}}
\index{HAL\_UART\_StateTypeDef@{HAL\_UART\_StateTypeDef}!UART Exported Types@{UART Exported Types}}
\subsubsection{\texorpdfstring{HAL\_UART\_StateTypeDef}{HAL\_UART\_StateTypeDef}}
{\footnotesize\ttfamily typedef uint32\+\_\+t \mbox{\hyperlink{group___u_a_r_t___exported___types_ga94c58ae1f4dbcf6032224edfc93a6e19}{H\+A\+L\+\_\+\+U\+A\+R\+T\+\_\+\+State\+Type\+Def}}}



H\+AL U\+A\+RT State definition. 

\begin{DoxyNote}{Note}
H\+AL U\+A\+RT State value is a combination of 2 different substates\+: g\+State and Rx\+State (see \mbox{\hyperlink{group___u_a_r_t___state___definition}{U\+A\+RT State Code Definition}}).
\begin{DoxyItemize}
\item g\+State contains U\+A\+RT state information related to global Handle management and also information related to Tx operations. g\+State value coding follow below described bitmap \+: b7-\/b6 Error information 00 \+: No Error 01 \+: (Not Used) 10 \+: Timeout 11 \+: Error b5 Peripheral initialization status 0 \+: Reset (Peripheral not initialized) 1 \+: Init done (Peripheral not initialized. H\+AL U\+A\+RT Init function already called) b4-\/b3 (not used) xx \+: Should be set to 00 b2 Intrinsic process state 0 \+: Ready 1 \+: Busy (Peripheral busy with some configuration or internal operations) b1 (not used) x \+: Should be set to 0 b0 Tx state 0 \+: Ready (no Tx operation ongoing) 1 \+: Busy (Tx operation ongoing)
\item Rx\+State contains information related to Rx operations. Rx\+State value coding follow below described bitmap \+: b7-\/b6 (not used) xx \+: Should be set to 00 b5 Peripheral initialization status 0 \+: Reset (Peripheral not initialized) 1 \+: Init done (Peripheral not initialized) b4-\/b2 (not used) xxx \+: Should be set to 000 b1 Rx state 0 \+: Ready (no Rx operation ongoing) 1 \+: Busy (Rx operation ongoing) b0 (not used) x \+: Should be set to 0. 
\end{DoxyItemize}
\end{DoxyNote}


\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}\label{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}} 
\index{UART Exported Types@{UART Exported Types}!UART\_ClockSourceTypeDef@{UART\_ClockSourceTypeDef}}
\index{UART\_ClockSourceTypeDef@{UART\_ClockSourceTypeDef}!UART Exported Types@{UART Exported Types}}
\subsubsection{\texorpdfstring{UART\_ClockSourceTypeDef}{UART\_ClockSourceTypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___u_a_r_t___exported___types_gad957348fe227e5cb75b70be026c5ae81}{U\+A\+R\+T\+\_\+\+Clock\+Source\+Type\+Def}}}



U\+A\+RT clock sources definition. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_PCLK1@{UART\_CLOCKSOURCE\_PCLK1}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_PCLK1@{UART\_CLOCKSOURCE\_PCLK1}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb}} 
U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+C\+L\+K1&P\+C\+L\+K1 clock source \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_PCLK2@{UART\_CLOCKSOURCE\_PCLK2}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_PCLK2@{UART\_CLOCKSOURCE\_PCLK2}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748}} 
U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+P\+C\+L\+K2&P\+C\+L\+K2 clock source \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_HSI@{UART\_CLOCKSOURCE\_HSI}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_HSI@{UART\_CLOCKSOURCE\_HSI}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e}} 
U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI&H\+SI clock source \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_SYSCLK@{UART\_CLOCKSOURCE\_SYSCLK}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_SYSCLK@{UART\_CLOCKSOURCE\_SYSCLK}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e}} 
U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK&S\+Y\+S\+C\+LK clock source \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_LSE@{UART\_CLOCKSOURCE\_LSE}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_LSE@{UART\_CLOCKSOURCE\_LSE}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901}} 
U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE&L\+SE clock source \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART\_CLOCKSOURCE\_UNDEFINED@{UART\_CLOCKSOURCE\_UNDEFINED}!UART Exported Types@{UART Exported Types}}\index{UART Exported Types@{UART Exported Types}!UART\_CLOCKSOURCE\_UNDEFINED@{UART\_CLOCKSOURCE\_UNDEFINED}}}\mbox{\Hypertarget{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab}\label{group___u_a_r_t___exported___types_ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab}} 
U\+A\+R\+T\+\_\+\+C\+L\+O\+C\+K\+S\+O\+U\+R\+C\+E\+\_\+\+U\+N\+D\+E\+F\+I\+N\+ED&Undefined clock source \\
\hline

\end{DoxyEnumFields}
