
demo_jetsonnano.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ebc  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08006084  08006084  00007084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062bc  080062bc  0000800c  2**0
                  CONTENTS
  4 .ARM          00000008  080062bc  080062bc  000072bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062c4  080062c4  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062c4  080062c4  000072c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062c8  080062c8  000072c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080062cc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  2000000c  080062d8  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  080062d8  00008298  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116f3  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003191  00000000  00000000  0001972f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  0001c8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d69  00000000  00000000  0001da58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026332  00000000  00000000  0001e7c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001546d  00000000  00000000  00044af3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9104  00000000  00000000  00059f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143064  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049dc  00000000  00000000  001430a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00147a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800606c 	.word	0x0800606c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	0800606c 	.word	0x0800606c

08000208 <__aeabi_dmul>:
 8000208:	b570      	push	{r4, r5, r6, lr}
 800020a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800020e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000212:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000216:	bf1d      	ittte	ne
 8000218:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800021c:	ea94 0f0c 	teqne	r4, ip
 8000220:	ea95 0f0c 	teqne	r5, ip
 8000224:	f000 f8de 	bleq	80003e4 <__aeabi_dmul+0x1dc>
 8000228:	442c      	add	r4, r5
 800022a:	ea81 0603 	eor.w	r6, r1, r3
 800022e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000232:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000236:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800023a:	bf18      	it	ne
 800023c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000240:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000244:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000248:	d038      	beq.n	80002bc <__aeabi_dmul+0xb4>
 800024a:	fba0 ce02 	umull	ip, lr, r0, r2
 800024e:	f04f 0500 	mov.w	r5, #0
 8000252:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000256:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800025a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800025e:	f04f 0600 	mov.w	r6, #0
 8000262:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000266:	f09c 0f00 	teq	ip, #0
 800026a:	bf18      	it	ne
 800026c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000270:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000274:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000278:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800027c:	d204      	bcs.n	8000288 <__aeabi_dmul+0x80>
 800027e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000282:	416d      	adcs	r5, r5
 8000284:	eb46 0606 	adc.w	r6, r6, r6
 8000288:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800028c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000290:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000294:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000298:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800029c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002a0:	bf88      	it	hi
 80002a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002a6:	d81e      	bhi.n	80002e6 <__aeabi_dmul+0xde>
 80002a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	bd70      	pop	{r4, r5, r6, pc}
 80002bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002c0:	ea46 0101 	orr.w	r1, r6, r1
 80002c4:	ea40 0002 	orr.w	r0, r0, r2
 80002c8:	ea81 0103 	eor.w	r1, r1, r3
 80002cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002d0:	bfc2      	ittt	gt
 80002d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002da:	bd70      	popgt	{r4, r5, r6, pc}
 80002dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002e0:	f04f 0e00 	mov.w	lr, #0
 80002e4:	3c01      	subs	r4, #1
 80002e6:	f300 80ab 	bgt.w	8000440 <__aeabi_dmul+0x238>
 80002ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002ee:	bfde      	ittt	le
 80002f0:	2000      	movle	r0, #0
 80002f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002f6:	bd70      	pople	{r4, r5, r6, pc}
 80002f8:	f1c4 0400 	rsb	r4, r4, #0
 80002fc:	3c20      	subs	r4, #32
 80002fe:	da35      	bge.n	800036c <__aeabi_dmul+0x164>
 8000300:	340c      	adds	r4, #12
 8000302:	dc1b      	bgt.n	800033c <__aeabi_dmul+0x134>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0520 	rsb	r5, r4, #32
 800030c:	fa00 f305 	lsl.w	r3, r0, r5
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f205 	lsl.w	r2, r1, r5
 8000318:	ea40 0002 	orr.w	r0, r0, r2
 800031c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000320:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000324:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000328:	fa21 f604 	lsr.w	r6, r1, r4
 800032c:	eb42 0106 	adc.w	r1, r2, r6
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 040c 	rsb	r4, r4, #12
 8000340:	f1c4 0520 	rsb	r5, r4, #32
 8000344:	fa00 f304 	lsl.w	r3, r0, r4
 8000348:	fa20 f005 	lsr.w	r0, r0, r5
 800034c:	fa01 f204 	lsl.w	r2, r1, r4
 8000350:	ea40 0002 	orr.w	r0, r0, r2
 8000354:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000358:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000364:	bf08      	it	eq
 8000366:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036a:	bd70      	pop	{r4, r5, r6, pc}
 800036c:	f1c4 0520 	rsb	r5, r4, #32
 8000370:	fa00 f205 	lsl.w	r2, r0, r5
 8000374:	ea4e 0e02 	orr.w	lr, lr, r2
 8000378:	fa20 f304 	lsr.w	r3, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea43 0302 	orr.w	r3, r3, r2
 8000384:	fa21 f004 	lsr.w	r0, r1, r4
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	fa21 f204 	lsr.w	r2, r1, r4
 8000390:	ea20 0002 	bic.w	r0, r0, r2
 8000394:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f094 0f00 	teq	r4, #0
 80003a8:	d10f      	bne.n	80003ca <__aeabi_dmul+0x1c2>
 80003aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003ae:	0040      	lsls	r0, r0, #1
 80003b0:	eb41 0101 	adc.w	r1, r1, r1
 80003b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003b8:	bf08      	it	eq
 80003ba:	3c01      	subeq	r4, #1
 80003bc:	d0f7      	beq.n	80003ae <__aeabi_dmul+0x1a6>
 80003be:	ea41 0106 	orr.w	r1, r1, r6
 80003c2:	f095 0f00 	teq	r5, #0
 80003c6:	bf18      	it	ne
 80003c8:	4770      	bxne	lr
 80003ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003ce:	0052      	lsls	r2, r2, #1
 80003d0:	eb43 0303 	adc.w	r3, r3, r3
 80003d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3d01      	subeq	r5, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1c6>
 80003de:	ea43 0306 	orr.w	r3, r3, r6
 80003e2:	4770      	bx	lr
 80003e4:	ea94 0f0c 	teq	r4, ip
 80003e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ec:	bf18      	it	ne
 80003ee:	ea95 0f0c 	teqne	r5, ip
 80003f2:	d00c      	beq.n	800040e <__aeabi_dmul+0x206>
 80003f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f8:	bf18      	it	ne
 80003fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003fe:	d1d1      	bne.n	80003a4 <__aeabi_dmul+0x19c>
 8000400:	ea81 0103 	eor.w	r1, r1, r3
 8000404:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000408:	f04f 0000 	mov.w	r0, #0
 800040c:	bd70      	pop	{r4, r5, r6, pc}
 800040e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000412:	bf06      	itte	eq
 8000414:	4610      	moveq	r0, r2
 8000416:	4619      	moveq	r1, r3
 8000418:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041c:	d019      	beq.n	8000452 <__aeabi_dmul+0x24a>
 800041e:	ea94 0f0c 	teq	r4, ip
 8000422:	d102      	bne.n	800042a <__aeabi_dmul+0x222>
 8000424:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000428:	d113      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800042a:	ea95 0f0c 	teq	r5, ip
 800042e:	d105      	bne.n	800043c <__aeabi_dmul+0x234>
 8000430:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000434:	bf1c      	itt	ne
 8000436:	4610      	movne	r0, r2
 8000438:	4619      	movne	r1, r3
 800043a:	d10a      	bne.n	8000452 <__aeabi_dmul+0x24a>
 800043c:	ea81 0103 	eor.w	r1, r1, r3
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000444:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000448:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800044c:	f04f 0000 	mov.w	r0, #0
 8000450:	bd70      	pop	{r4, r5, r6, pc}
 8000452:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000456:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800045a:	bd70      	pop	{r4, r5, r6, pc}

0800045c <__aeabi_drsub>:
 800045c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000460:	e002      	b.n	8000468 <__adddf3>
 8000462:	bf00      	nop

08000464 <__aeabi_dsub>:
 8000464:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000468 <__adddf3>:
 8000468:	b530      	push	{r4, r5, lr}
 800046a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800046e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000472:	ea94 0f05 	teq	r4, r5
 8000476:	bf08      	it	eq
 8000478:	ea90 0f02 	teqeq	r0, r2
 800047c:	bf1f      	itttt	ne
 800047e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000482:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000486:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800048a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048e:	f000 80e2 	beq.w	8000656 <__adddf3+0x1ee>
 8000492:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000496:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800049a:	bfb8      	it	lt
 800049c:	426d      	neglt	r5, r5
 800049e:	dd0c      	ble.n	80004ba <__adddf3+0x52>
 80004a0:	442c      	add	r4, r5
 80004a2:	ea80 0202 	eor.w	r2, r0, r2
 80004a6:	ea81 0303 	eor.w	r3, r1, r3
 80004aa:	ea82 0000 	eor.w	r0, r2, r0
 80004ae:	ea83 0101 	eor.w	r1, r3, r1
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	2d36      	cmp	r5, #54	@ 0x36
 80004bc:	bf88      	it	hi
 80004be:	bd30      	pophi	{r4, r5, pc}
 80004c0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004c8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004d0:	d002      	beq.n	80004d8 <__adddf3+0x70>
 80004d2:	4240      	negs	r0, r0
 80004d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004e4:	d002      	beq.n	80004ec <__adddf3+0x84>
 80004e6:	4252      	negs	r2, r2
 80004e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ec:	ea94 0f05 	teq	r4, r5
 80004f0:	f000 80a7 	beq.w	8000642 <__adddf3+0x1da>
 80004f4:	f1a4 0401 	sub.w	r4, r4, #1
 80004f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004fc:	db0d      	blt.n	800051a <__adddf3+0xb2>
 80004fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000502:	fa22 f205 	lsr.w	r2, r2, r5
 8000506:	1880      	adds	r0, r0, r2
 8000508:	f141 0100 	adc.w	r1, r1, #0
 800050c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000510:	1880      	adds	r0, r0, r2
 8000512:	fa43 f305 	asr.w	r3, r3, r5
 8000516:	4159      	adcs	r1, r3
 8000518:	e00e      	b.n	8000538 <__adddf3+0xd0>
 800051a:	f1a5 0520 	sub.w	r5, r5, #32
 800051e:	f10e 0e20 	add.w	lr, lr, #32
 8000522:	2a01      	cmp	r2, #1
 8000524:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000528:	bf28      	it	cs
 800052a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800052e:	fa43 f305 	asr.w	r3, r3, r5
 8000532:	18c0      	adds	r0, r0, r3
 8000534:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	d507      	bpl.n	800054e <__adddf3+0xe6>
 800053e:	f04f 0e00 	mov.w	lr, #0
 8000542:	f1dc 0c00 	rsbs	ip, ip, #0
 8000546:	eb7e 0000 	sbcs.w	r0, lr, r0
 800054a:	eb6e 0101 	sbc.w	r1, lr, r1
 800054e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000552:	d31b      	bcc.n	800058c <__adddf3+0x124>
 8000554:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000558:	d30c      	bcc.n	8000574 <__adddf3+0x10c>
 800055a:	0849      	lsrs	r1, r1, #1
 800055c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000560:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000564:	f104 0401 	add.w	r4, r4, #1
 8000568:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800056c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000570:	f080 809a 	bcs.w	80006a8 <__adddf3+0x240>
 8000574:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	ea41 0105 	orr.w	r1, r1, r5
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000590:	4140      	adcs	r0, r0
 8000592:	eb41 0101 	adc.w	r1, r1, r1
 8000596:	3c01      	subs	r4, #1
 8000598:	bf28      	it	cs
 800059a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800059e:	d2e9      	bcs.n	8000574 <__adddf3+0x10c>
 80005a0:	f091 0f00 	teq	r1, #0
 80005a4:	bf04      	itt	eq
 80005a6:	4601      	moveq	r1, r0
 80005a8:	2000      	moveq	r0, #0
 80005aa:	fab1 f381 	clz	r3, r1
 80005ae:	bf08      	it	eq
 80005b0:	3320      	addeq	r3, #32
 80005b2:	f1a3 030b 	sub.w	r3, r3, #11
 80005b6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ba:	da0c      	bge.n	80005d6 <__adddf3+0x16e>
 80005bc:	320c      	adds	r2, #12
 80005be:	dd08      	ble.n	80005d2 <__adddf3+0x16a>
 80005c0:	f102 0c14 	add.w	ip, r2, #20
 80005c4:	f1c2 020c 	rsb	r2, r2, #12
 80005c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005cc:	fa21 f102 	lsr.w	r1, r1, r2
 80005d0:	e00c      	b.n	80005ec <__adddf3+0x184>
 80005d2:	f102 0214 	add.w	r2, r2, #20
 80005d6:	bfd8      	it	le
 80005d8:	f1c2 0c20 	rsble	ip, r2, #32
 80005dc:	fa01 f102 	lsl.w	r1, r1, r2
 80005e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005e4:	bfdc      	itt	le
 80005e6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ea:	4090      	lslle	r0, r2
 80005ec:	1ae4      	subs	r4, r4, r3
 80005ee:	bfa2      	ittt	ge
 80005f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005f4:	4329      	orrge	r1, r5
 80005f6:	bd30      	popge	{r4, r5, pc}
 80005f8:	ea6f 0404 	mvn.w	r4, r4
 80005fc:	3c1f      	subs	r4, #31
 80005fe:	da1c      	bge.n	800063a <__adddf3+0x1d2>
 8000600:	340c      	adds	r4, #12
 8000602:	dc0e      	bgt.n	8000622 <__adddf3+0x1ba>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0220 	rsb	r2, r4, #32
 800060c:	fa20 f004 	lsr.w	r0, r0, r4
 8000610:	fa01 f302 	lsl.w	r3, r1, r2
 8000614:	ea40 0003 	orr.w	r0, r0, r3
 8000618:	fa21 f304 	lsr.w	r3, r1, r4
 800061c:	ea45 0103 	orr.w	r1, r5, r3
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	f1c4 040c 	rsb	r4, r4, #12
 8000626:	f1c4 0220 	rsb	r2, r4, #32
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 f304 	lsl.w	r3, r1, r4
 8000632:	ea40 0003 	orr.w	r0, r0, r3
 8000636:	4629      	mov	r1, r5
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	fa21 f004 	lsr.w	r0, r1, r4
 800063e:	4629      	mov	r1, r5
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f094 0f00 	teq	r4, #0
 8000646:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800064a:	bf06      	itte	eq
 800064c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000650:	3401      	addeq	r4, #1
 8000652:	3d01      	subne	r5, #1
 8000654:	e74e      	b.n	80004f4 <__adddf3+0x8c>
 8000656:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800065a:	bf18      	it	ne
 800065c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000660:	d029      	beq.n	80006b6 <__adddf3+0x24e>
 8000662:	ea94 0f05 	teq	r4, r5
 8000666:	bf08      	it	eq
 8000668:	ea90 0f02 	teqeq	r0, r2
 800066c:	d005      	beq.n	800067a <__adddf3+0x212>
 800066e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000672:	bf04      	itt	eq
 8000674:	4619      	moveq	r1, r3
 8000676:	4610      	moveq	r0, r2
 8000678:	bd30      	pop	{r4, r5, pc}
 800067a:	ea91 0f03 	teq	r1, r3
 800067e:	bf1e      	ittt	ne
 8000680:	2100      	movne	r1, #0
 8000682:	2000      	movne	r0, #0
 8000684:	bd30      	popne	{r4, r5, pc}
 8000686:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800068a:	d105      	bne.n	8000698 <__adddf3+0x230>
 800068c:	0040      	lsls	r0, r0, #1
 800068e:	4149      	adcs	r1, r1
 8000690:	bf28      	it	cs
 8000692:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd30      	pop	{r4, r5, pc}
 8000698:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800069c:	bf3c      	itt	cc
 800069e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006a2:	bd30      	popcc	{r4, r5, pc}
 80006a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006ac:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006b0:	f04f 0000 	mov.w	r0, #0
 80006b4:	bd30      	pop	{r4, r5, pc}
 80006b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ba:	bf1a      	itte	ne
 80006bc:	4619      	movne	r1, r3
 80006be:	4610      	movne	r0, r2
 80006c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006c4:	bf1c      	itt	ne
 80006c6:	460b      	movne	r3, r1
 80006c8:	4602      	movne	r2, r0
 80006ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ce:	bf06      	itte	eq
 80006d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006d4:	ea91 0f03 	teqeq	r1, r3
 80006d8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	bf00      	nop

080006e0 <__aeabi_ui2d>:
 80006e0:	f090 0f00 	teq	r0, #0
 80006e4:	bf04      	itt	eq
 80006e6:	2100      	moveq	r1, #0
 80006e8:	4770      	bxeq	lr
 80006ea:	b530      	push	{r4, r5, lr}
 80006ec:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006f4:	f04f 0500 	mov.w	r5, #0
 80006f8:	f04f 0100 	mov.w	r1, #0
 80006fc:	e750      	b.n	80005a0 <__adddf3+0x138>
 80006fe:	bf00      	nop

08000700 <__aeabi_i2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000714:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000718:	bf48      	it	mi
 800071a:	4240      	negmi	r0, r0
 800071c:	f04f 0100 	mov.w	r1, #0
 8000720:	e73e      	b.n	80005a0 <__adddf3+0x138>
 8000722:	bf00      	nop

08000724 <__aeabi_f2d>:
 8000724:	0042      	lsls	r2, r0, #1
 8000726:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800072a:	ea4f 0131 	mov.w	r1, r1, rrx
 800072e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000732:	bf1f      	itttt	ne
 8000734:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000738:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800073c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000740:	4770      	bxne	lr
 8000742:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000746:	bf08      	it	eq
 8000748:	4770      	bxeq	lr
 800074a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800074e:	bf04      	itt	eq
 8000750:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000754:	4770      	bxeq	lr
 8000756:	b530      	push	{r4, r5, lr}
 8000758:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	e71c      	b.n	80005a0 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_ul2d>:
 8000768:	ea50 0201 	orrs.w	r2, r0, r1
 800076c:	bf08      	it	eq
 800076e:	4770      	bxeq	lr
 8000770:	b530      	push	{r4, r5, lr}
 8000772:	f04f 0500 	mov.w	r5, #0
 8000776:	e00a      	b.n	800078e <__aeabi_l2d+0x16>

08000778 <__aeabi_l2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000786:	d502      	bpl.n	800078e <__aeabi_l2d+0x16>
 8000788:	4240      	negs	r0, r0
 800078a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800078e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000792:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000796:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800079a:	f43f aed8 	beq.w	800054e <__adddf3+0xe6>
 800079e:	f04f 0203 	mov.w	r2, #3
 80007a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007a6:	bf18      	it	ne
 80007a8:	3203      	addne	r2, #3
 80007aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ae:	bf18      	it	ne
 80007b0:	3203      	addne	r2, #3
 80007b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007b6:	f1c2 0320 	rsb	r3, r2, #32
 80007ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80007be:	fa20 f002 	lsr.w	r0, r0, r2
 80007c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007c6:	ea40 000e 	orr.w	r0, r0, lr
 80007ca:	fa21 f102 	lsr.w	r1, r1, r2
 80007ce:	4414      	add	r4, r2
 80007d0:	e6bd      	b.n	800054e <__adddf3+0xe6>
 80007d2:	bf00      	nop

080007d4 <__aeabi_d2f>:
 80007d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007dc:	bf24      	itt	cs
 80007de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007e6:	d90d      	bls.n	8000804 <__aeabi_d2f+0x30>
 80007e8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007f4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007fc:	bf08      	it	eq
 80007fe:	f020 0001 	biceq.w	r0, r0, #1
 8000802:	4770      	bx	lr
 8000804:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000808:	d121      	bne.n	800084e <__aeabi_d2f+0x7a>
 800080a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800080e:	bfbc      	itt	lt
 8000810:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000814:	4770      	bxlt	lr
 8000816:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800081a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800081e:	f1c2 0218 	rsb	r2, r2, #24
 8000822:	f1c2 0c20 	rsb	ip, r2, #32
 8000826:	fa10 f30c 	lsls.w	r3, r0, ip
 800082a:	fa20 f002 	lsr.w	r0, r0, r2
 800082e:	bf18      	it	ne
 8000830:	f040 0001 	orrne.w	r0, r0, #1
 8000834:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000838:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800083c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000840:	ea40 000c 	orr.w	r0, r0, ip
 8000844:	fa23 f302 	lsr.w	r3, r3, r2
 8000848:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800084c:	e7cc      	b.n	80007e8 <__aeabi_d2f+0x14>
 800084e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000852:	d107      	bne.n	8000864 <__aeabi_d2f+0x90>
 8000854:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000858:	bf1e      	ittt	ne
 800085a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 800085e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000862:	4770      	bxne	lr
 8000864:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000868:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800086c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop

08000874 <__aeabi_uldivmod>:
 8000874:	b953      	cbnz	r3, 800088c <__aeabi_uldivmod+0x18>
 8000876:	b94a      	cbnz	r2, 800088c <__aeabi_uldivmod+0x18>
 8000878:	2900      	cmp	r1, #0
 800087a:	bf08      	it	eq
 800087c:	2800      	cmpeq	r0, #0
 800087e:	bf1c      	itt	ne
 8000880:	f04f 31ff 	movne.w	r1, #4294967295
 8000884:	f04f 30ff 	movne.w	r0, #4294967295
 8000888:	f000 b96a 	b.w	8000b60 <__aeabi_idiv0>
 800088c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000890:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000894:	f000 f806 	bl	80008a4 <__udivmoddi4>
 8000898:	f8dd e004 	ldr.w	lr, [sp, #4]
 800089c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a0:	b004      	add	sp, #16
 80008a2:	4770      	bx	lr

080008a4 <__udivmoddi4>:
 80008a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008a8:	9d08      	ldr	r5, [sp, #32]
 80008aa:	460c      	mov	r4, r1
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d14e      	bne.n	800094e <__udivmoddi4+0xaa>
 80008b0:	4694      	mov	ip, r2
 80008b2:	458c      	cmp	ip, r1
 80008b4:	4686      	mov	lr, r0
 80008b6:	fab2 f282 	clz	r2, r2
 80008ba:	d962      	bls.n	8000982 <__udivmoddi4+0xde>
 80008bc:	b14a      	cbz	r2, 80008d2 <__udivmoddi4+0x2e>
 80008be:	f1c2 0320 	rsb	r3, r2, #32
 80008c2:	4091      	lsls	r1, r2
 80008c4:	fa20 f303 	lsr.w	r3, r0, r3
 80008c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80008cc:	4319      	orrs	r1, r3
 80008ce:	fa00 fe02 	lsl.w	lr, r0, r2
 80008d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008d6:	fa1f f68c 	uxth.w	r6, ip
 80008da:	fbb1 f4f7 	udiv	r4, r1, r7
 80008de:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008e2:	fb07 1114 	mls	r1, r7, r4, r1
 80008e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008ea:	fb04 f106 	mul.w	r1, r4, r6
 80008ee:	4299      	cmp	r1, r3
 80008f0:	d90a      	bls.n	8000908 <__udivmoddi4+0x64>
 80008f2:	eb1c 0303 	adds.w	r3, ip, r3
 80008f6:	f104 30ff 	add.w	r0, r4, #4294967295
 80008fa:	f080 8112 	bcs.w	8000b22 <__udivmoddi4+0x27e>
 80008fe:	4299      	cmp	r1, r3
 8000900:	f240 810f 	bls.w	8000b22 <__udivmoddi4+0x27e>
 8000904:	3c02      	subs	r4, #2
 8000906:	4463      	add	r3, ip
 8000908:	1a59      	subs	r1, r3, r1
 800090a:	fa1f f38e 	uxth.w	r3, lr
 800090e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000912:	fb07 1110 	mls	r1, r7, r0, r1
 8000916:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800091a:	fb00 f606 	mul.w	r6, r0, r6
 800091e:	429e      	cmp	r6, r3
 8000920:	d90a      	bls.n	8000938 <__udivmoddi4+0x94>
 8000922:	eb1c 0303 	adds.w	r3, ip, r3
 8000926:	f100 31ff 	add.w	r1, r0, #4294967295
 800092a:	f080 80fc 	bcs.w	8000b26 <__udivmoddi4+0x282>
 800092e:	429e      	cmp	r6, r3
 8000930:	f240 80f9 	bls.w	8000b26 <__udivmoddi4+0x282>
 8000934:	4463      	add	r3, ip
 8000936:	3802      	subs	r0, #2
 8000938:	1b9b      	subs	r3, r3, r6
 800093a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800093e:	2100      	movs	r1, #0
 8000940:	b11d      	cbz	r5, 800094a <__udivmoddi4+0xa6>
 8000942:	40d3      	lsrs	r3, r2
 8000944:	2200      	movs	r2, #0
 8000946:	e9c5 3200 	strd	r3, r2, [r5]
 800094a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800094e:	428b      	cmp	r3, r1
 8000950:	d905      	bls.n	800095e <__udivmoddi4+0xba>
 8000952:	b10d      	cbz	r5, 8000958 <__udivmoddi4+0xb4>
 8000954:	e9c5 0100 	strd	r0, r1, [r5]
 8000958:	2100      	movs	r1, #0
 800095a:	4608      	mov	r0, r1
 800095c:	e7f5      	b.n	800094a <__udivmoddi4+0xa6>
 800095e:	fab3 f183 	clz	r1, r3
 8000962:	2900      	cmp	r1, #0
 8000964:	d146      	bne.n	80009f4 <__udivmoddi4+0x150>
 8000966:	42a3      	cmp	r3, r4
 8000968:	d302      	bcc.n	8000970 <__udivmoddi4+0xcc>
 800096a:	4290      	cmp	r0, r2
 800096c:	f0c0 80f0 	bcc.w	8000b50 <__udivmoddi4+0x2ac>
 8000970:	1a86      	subs	r6, r0, r2
 8000972:	eb64 0303 	sbc.w	r3, r4, r3
 8000976:	2001      	movs	r0, #1
 8000978:	2d00      	cmp	r5, #0
 800097a:	d0e6      	beq.n	800094a <__udivmoddi4+0xa6>
 800097c:	e9c5 6300 	strd	r6, r3, [r5]
 8000980:	e7e3      	b.n	800094a <__udivmoddi4+0xa6>
 8000982:	2a00      	cmp	r2, #0
 8000984:	f040 8090 	bne.w	8000aa8 <__udivmoddi4+0x204>
 8000988:	eba1 040c 	sub.w	r4, r1, ip
 800098c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000990:	fa1f f78c 	uxth.w	r7, ip
 8000994:	2101      	movs	r1, #1
 8000996:	fbb4 f6f8 	udiv	r6, r4, r8
 800099a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800099e:	fb08 4416 	mls	r4, r8, r6, r4
 80009a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009a6:	fb07 f006 	mul.w	r0, r7, r6
 80009aa:	4298      	cmp	r0, r3
 80009ac:	d908      	bls.n	80009c0 <__udivmoddi4+0x11c>
 80009ae:	eb1c 0303 	adds.w	r3, ip, r3
 80009b2:	f106 34ff 	add.w	r4, r6, #4294967295
 80009b6:	d202      	bcs.n	80009be <__udivmoddi4+0x11a>
 80009b8:	4298      	cmp	r0, r3
 80009ba:	f200 80cd 	bhi.w	8000b58 <__udivmoddi4+0x2b4>
 80009be:	4626      	mov	r6, r4
 80009c0:	1a1c      	subs	r4, r3, r0
 80009c2:	fa1f f38e 	uxth.w	r3, lr
 80009c6:	fbb4 f0f8 	udiv	r0, r4, r8
 80009ca:	fb08 4410 	mls	r4, r8, r0, r4
 80009ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009d2:	fb00 f707 	mul.w	r7, r0, r7
 80009d6:	429f      	cmp	r7, r3
 80009d8:	d908      	bls.n	80009ec <__udivmoddi4+0x148>
 80009da:	eb1c 0303 	adds.w	r3, ip, r3
 80009de:	f100 34ff 	add.w	r4, r0, #4294967295
 80009e2:	d202      	bcs.n	80009ea <__udivmoddi4+0x146>
 80009e4:	429f      	cmp	r7, r3
 80009e6:	f200 80b0 	bhi.w	8000b4a <__udivmoddi4+0x2a6>
 80009ea:	4620      	mov	r0, r4
 80009ec:	1bdb      	subs	r3, r3, r7
 80009ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009f2:	e7a5      	b.n	8000940 <__udivmoddi4+0x9c>
 80009f4:	f1c1 0620 	rsb	r6, r1, #32
 80009f8:	408b      	lsls	r3, r1
 80009fa:	fa22 f706 	lsr.w	r7, r2, r6
 80009fe:	431f      	orrs	r7, r3
 8000a00:	fa20 fc06 	lsr.w	ip, r0, r6
 8000a04:	fa04 f301 	lsl.w	r3, r4, r1
 8000a08:	ea43 030c 	orr.w	r3, r3, ip
 8000a0c:	40f4      	lsrs	r4, r6
 8000a0e:	fa00 f801 	lsl.w	r8, r0, r1
 8000a12:	0c38      	lsrs	r0, r7, #16
 8000a14:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000a18:	fbb4 fef0 	udiv	lr, r4, r0
 8000a1c:	fa1f fc87 	uxth.w	ip, r7
 8000a20:	fb00 441e 	mls	r4, r0, lr, r4
 8000a24:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a28:	fb0e f90c 	mul.w	r9, lr, ip
 8000a2c:	45a1      	cmp	r9, r4
 8000a2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000a32:	d90a      	bls.n	8000a4a <__udivmoddi4+0x1a6>
 8000a34:	193c      	adds	r4, r7, r4
 8000a36:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000a3a:	f080 8084 	bcs.w	8000b46 <__udivmoddi4+0x2a2>
 8000a3e:	45a1      	cmp	r9, r4
 8000a40:	f240 8081 	bls.w	8000b46 <__udivmoddi4+0x2a2>
 8000a44:	f1ae 0e02 	sub.w	lr, lr, #2
 8000a48:	443c      	add	r4, r7
 8000a4a:	eba4 0409 	sub.w	r4, r4, r9
 8000a4e:	fa1f f983 	uxth.w	r9, r3
 8000a52:	fbb4 f3f0 	udiv	r3, r4, r0
 8000a56:	fb00 4413 	mls	r4, r0, r3, r4
 8000a5a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a5e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a62:	45a4      	cmp	ip, r4
 8000a64:	d907      	bls.n	8000a76 <__udivmoddi4+0x1d2>
 8000a66:	193c      	adds	r4, r7, r4
 8000a68:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a6c:	d267      	bcs.n	8000b3e <__udivmoddi4+0x29a>
 8000a6e:	45a4      	cmp	ip, r4
 8000a70:	d965      	bls.n	8000b3e <__udivmoddi4+0x29a>
 8000a72:	3b02      	subs	r3, #2
 8000a74:	443c      	add	r4, r7
 8000a76:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000a7a:	fba0 9302 	umull	r9, r3, r0, r2
 8000a7e:	eba4 040c 	sub.w	r4, r4, ip
 8000a82:	429c      	cmp	r4, r3
 8000a84:	46ce      	mov	lr, r9
 8000a86:	469c      	mov	ip, r3
 8000a88:	d351      	bcc.n	8000b2e <__udivmoddi4+0x28a>
 8000a8a:	d04e      	beq.n	8000b2a <__udivmoddi4+0x286>
 8000a8c:	b155      	cbz	r5, 8000aa4 <__udivmoddi4+0x200>
 8000a8e:	ebb8 030e 	subs.w	r3, r8, lr
 8000a92:	eb64 040c 	sbc.w	r4, r4, ip
 8000a96:	fa04 f606 	lsl.w	r6, r4, r6
 8000a9a:	40cb      	lsrs	r3, r1
 8000a9c:	431e      	orrs	r6, r3
 8000a9e:	40cc      	lsrs	r4, r1
 8000aa0:	e9c5 6400 	strd	r6, r4, [r5]
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	e750      	b.n	800094a <__udivmoddi4+0xa6>
 8000aa8:	f1c2 0320 	rsb	r3, r2, #32
 8000aac:	fa20 f103 	lsr.w	r1, r0, r3
 8000ab0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ab4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	430c      	orrs	r4, r1
 8000abc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ac0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ac4:	fa1f f78c 	uxth.w	r7, ip
 8000ac8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000acc:	fb08 3110 	mls	r1, r8, r0, r3
 8000ad0:	0c23      	lsrs	r3, r4, #16
 8000ad2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ad6:	fb00 f107 	mul.w	r1, r0, r7
 8000ada:	4299      	cmp	r1, r3
 8000adc:	d908      	bls.n	8000af0 <__udivmoddi4+0x24c>
 8000ade:	eb1c 0303 	adds.w	r3, ip, r3
 8000ae2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000ae6:	d22c      	bcs.n	8000b42 <__udivmoddi4+0x29e>
 8000ae8:	4299      	cmp	r1, r3
 8000aea:	d92a      	bls.n	8000b42 <__udivmoddi4+0x29e>
 8000aec:	3802      	subs	r0, #2
 8000aee:	4463      	add	r3, ip
 8000af0:	1a5b      	subs	r3, r3, r1
 8000af2:	b2a4      	uxth	r4, r4
 8000af4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000af8:	fb08 3311 	mls	r3, r8, r1, r3
 8000afc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b00:	fb01 f307 	mul.w	r3, r1, r7
 8000b04:	42a3      	cmp	r3, r4
 8000b06:	d908      	bls.n	8000b1a <__udivmoddi4+0x276>
 8000b08:	eb1c 0404 	adds.w	r4, ip, r4
 8000b0c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000b10:	d213      	bcs.n	8000b3a <__udivmoddi4+0x296>
 8000b12:	42a3      	cmp	r3, r4
 8000b14:	d911      	bls.n	8000b3a <__udivmoddi4+0x296>
 8000b16:	3902      	subs	r1, #2
 8000b18:	4464      	add	r4, ip
 8000b1a:	1ae4      	subs	r4, r4, r3
 8000b1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b20:	e739      	b.n	8000996 <__udivmoddi4+0xf2>
 8000b22:	4604      	mov	r4, r0
 8000b24:	e6f0      	b.n	8000908 <__udivmoddi4+0x64>
 8000b26:	4608      	mov	r0, r1
 8000b28:	e706      	b.n	8000938 <__udivmoddi4+0x94>
 8000b2a:	45c8      	cmp	r8, r9
 8000b2c:	d2ae      	bcs.n	8000a8c <__udivmoddi4+0x1e8>
 8000b2e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000b32:	eb63 0c07 	sbc.w	ip, r3, r7
 8000b36:	3801      	subs	r0, #1
 8000b38:	e7a8      	b.n	8000a8c <__udivmoddi4+0x1e8>
 8000b3a:	4631      	mov	r1, r6
 8000b3c:	e7ed      	b.n	8000b1a <__udivmoddi4+0x276>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	e799      	b.n	8000a76 <__udivmoddi4+0x1d2>
 8000b42:	4630      	mov	r0, r6
 8000b44:	e7d4      	b.n	8000af0 <__udivmoddi4+0x24c>
 8000b46:	46d6      	mov	lr, sl
 8000b48:	e77f      	b.n	8000a4a <__udivmoddi4+0x1a6>
 8000b4a:	4463      	add	r3, ip
 8000b4c:	3802      	subs	r0, #2
 8000b4e:	e74d      	b.n	80009ec <__udivmoddi4+0x148>
 8000b50:	4606      	mov	r6, r0
 8000b52:	4623      	mov	r3, r4
 8000b54:	4608      	mov	r0, r1
 8000b56:	e70f      	b.n	8000978 <__udivmoddi4+0xd4>
 8000b58:	3e02      	subs	r6, #2
 8000b5a:	4463      	add	r3, ip
 8000b5c:	e730      	b.n	80009c0 <__udivmoddi4+0x11c>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_idiv0>:
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b6a:	463b      	mov	r3, r7
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000b76:	4b30      	ldr	r3, [pc, #192]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000b78:	4a30      	ldr	r2, [pc, #192]	@ (8000c3c <MX_ADC1_Init+0xd8>)
 8000b7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b7c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000b7e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b82:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b84:	4b2c      	ldr	r3, [pc, #176]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000b8a:	4b2b      	ldr	r3, [pc, #172]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b90:	4b29      	ldr	r3, [pc, #164]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b96:	4b28      	ldr	r3, [pc, #160]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b9e:	4b26      	ldr	r3, [pc, #152]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000ba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ba4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8000ba6:	4b24      	ldr	r3, [pc, #144]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000ba8:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8000bac:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bae:	4b22      	ldr	r3, [pc, #136]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000bb4:	4b20      	ldr	r3, [pc, #128]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000bb6:	2203      	movs	r2, #3
 8000bb8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000bba:	4b1f      	ldr	r3, [pc, #124]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bc8:	481b      	ldr	r0, [pc, #108]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000bca:	f001 fdff 	bl	80027cc <HAL_ADC_Init>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8000bd4:	f000 ff74 	bl	8001ac0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000be0:	2301      	movs	r3, #1
 8000be2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000be4:	463b      	mov	r3, r7
 8000be6:	4619      	mov	r1, r3
 8000be8:	4813      	ldr	r0, [pc, #76]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000bea:	f002 f871 	bl	8002cd0 <HAL_ADC_ConfigChannel>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000bf4:	f000 ff64 	bl	8001ac0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c00:	463b      	mov	r3, r7
 8000c02:	4619      	mov	r1, r3
 8000c04:	480c      	ldr	r0, [pc, #48]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000c06:	f002 f863 	bl	8002cd0 <HAL_ADC_ConfigChannel>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000c10:	f000 ff56 	bl	8001ac0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c14:	2302      	movs	r3, #2
 8000c16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000c18:	2303      	movs	r3, #3
 8000c1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c1c:	463b      	mov	r3, r7
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <MX_ADC1_Init+0xd4>)
 8000c22:	f002 f855 	bl	8002cd0 <HAL_ADC_ConfigChannel>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8000c2c:	f000 ff48 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000028 	.word	0x20000028
 8000c3c:	40012000 	.word	0x40012000

08000c40 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	@ 0x28
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a33      	ldr	r2, [pc, #204]	@ (8000d2c <HAL_ADC_MspInit+0xec>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d15f      	bne.n	8000d22 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	613b      	str	r3, [r7, #16]
 8000c66:	4b32      	ldr	r3, [pc, #200]	@ (8000d30 <HAL_ADC_MspInit+0xf0>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c6a:	4a31      	ldr	r2, [pc, #196]	@ (8000d30 <HAL_ADC_MspInit+0xf0>)
 8000c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c70:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c72:	4b2f      	ldr	r3, [pc, #188]	@ (8000d30 <HAL_ADC_MspInit+0xf0>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	4b2b      	ldr	r3, [pc, #172]	@ (8000d30 <HAL_ADC_MspInit+0xf0>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	4a2a      	ldr	r2, [pc, #168]	@ (8000d30 <HAL_ADC_MspInit+0xf0>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8e:	4b28      	ldr	r3, [pc, #160]	@ (8000d30 <HAL_ADC_MspInit+0xf0>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000c9a:	2307      	movs	r3, #7
 8000c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca6:	f107 0314 	add.w	r3, r7, #20
 8000caa:	4619      	mov	r1, r3
 8000cac:	4821      	ldr	r0, [pc, #132]	@ (8000d34 <HAL_ADC_MspInit+0xf4>)
 8000cae:	f002 ff4b 	bl	8003b48 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000cb2:	4b21      	ldr	r3, [pc, #132]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cb4:	4a21      	ldr	r2, [pc, #132]	@ (8000d3c <HAL_ADC_MspInit+0xfc>)
 8000cb6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cca:	4b1b      	ldr	r3, [pc, #108]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000ccc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000cd0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000cd2:	4b19      	ldr	r3, [pc, #100]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cd4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000cd8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000cda:	4b17      	ldr	r3, [pc, #92]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cdc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ce0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000ce4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ce8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000cea:	4b13      	ldr	r3, [pc, #76]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000cf0:	4b11      	ldr	r3, [pc, #68]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cf6:	4810      	ldr	r0, [pc, #64]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000cf8:	f002 fbb6 	bl	8003468 <HAL_DMA_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000d02:	f000 fedd 	bl	8001ac0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a0b      	ldr	r2, [pc, #44]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000d0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d38 <HAL_ADC_MspInit+0xf8>)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2100      	movs	r1, #0
 8000d16:	2012      	movs	r0, #18
 8000d18:	f002 fb6f 	bl	80033fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000d1c:	2012      	movs	r0, #18
 8000d1e:	f002 fb88 	bl	8003432 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d22:	bf00      	nop
 8000d24:	3728      	adds	r7, #40	@ 0x28
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40012000 	.word	0x40012000
 8000d30:	40023800 	.word	0x40023800
 8000d34:	40020000 	.word	0x40020000
 8000d38:	20000070 	.word	0x20000070
 8000d3c:	40026410 	.word	0x40026410

08000d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d44:	4b04      	ldr	r3, [pc, #16]	@ (8000d58 <__NVIC_GetPriorityGrouping+0x18>)
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	0a1b      	lsrs	r3, r3, #8
 8000d4a:	f003 0307 	and.w	r3, r3, #7
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	db0b      	blt.n	8000d86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	f003 021f 	and.w	r2, r3, #31
 8000d74:	4907      	ldr	r1, [pc, #28]	@ (8000d94 <__NVIC_EnableIRQ+0x38>)
 8000d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7a:	095b      	lsrs	r3, r3, #5
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d86:	bf00      	nop
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	e000e100 	.word	0xe000e100

08000d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	6039      	str	r1, [r7, #0]
 8000da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	db0a      	blt.n	8000dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	b2da      	uxtb	r2, r3
 8000db0:	490c      	ldr	r1, [pc, #48]	@ (8000de4 <__NVIC_SetPriority+0x4c>)
 8000db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db6:	0112      	lsls	r2, r2, #4
 8000db8:	b2d2      	uxtb	r2, r2
 8000dba:	440b      	add	r3, r1
 8000dbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dc0:	e00a      	b.n	8000dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	4908      	ldr	r1, [pc, #32]	@ (8000de8 <__NVIC_SetPriority+0x50>)
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	f003 030f 	and.w	r3, r3, #15
 8000dce:	3b04      	subs	r3, #4
 8000dd0:	0112      	lsls	r2, r2, #4
 8000dd2:	b2d2      	uxtb	r2, r2
 8000dd4:	440b      	add	r3, r1
 8000dd6:	761a      	strb	r2, [r3, #24]
}
 8000dd8:	bf00      	nop
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	e000e100 	.word	0xe000e100
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b089      	sub	sp, #36	@ 0x24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e00:	69fb      	ldr	r3, [r7, #28]
 8000e02:	f1c3 0307 	rsb	r3, r3, #7
 8000e06:	2b04      	cmp	r3, #4
 8000e08:	bf28      	it	cs
 8000e0a:	2304      	movcs	r3, #4
 8000e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	3304      	adds	r3, #4
 8000e12:	2b06      	cmp	r3, #6
 8000e14:	d902      	bls.n	8000e1c <NVIC_EncodePriority+0x30>
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	3b03      	subs	r3, #3
 8000e1a:	e000      	b.n	8000e1e <NVIC_EncodePriority+0x32>
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e20:	f04f 32ff 	mov.w	r2, #4294967295
 8000e24:	69bb      	ldr	r3, [r7, #24]
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43da      	mvns	r2, r3
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	401a      	ands	r2, r3
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e34:	f04f 31ff 	mov.w	r1, #4294967295
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e3e:	43d9      	mvns	r1, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e44:	4313      	orrs	r3, r2
         );
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3724      	adds	r7, #36	@ 0x24
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
	...

08000e54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	4b2b      	ldr	r3, [pc, #172]	@ (8000f0c <MX_DMA_Init+0xb8>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	4a2a      	ldr	r2, [pc, #168]	@ (8000f0c <MX_DMA_Init+0xb8>)
 8000e64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6a:	4b28      	ldr	r3, [pc, #160]	@ (8000f0c <MX_DMA_Init+0xb8>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e72:	607b      	str	r3, [r7, #4]
 8000e74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	603b      	str	r3, [r7, #0]
 8000e7a:	4b24      	ldr	r3, [pc, #144]	@ (8000f0c <MX_DMA_Init+0xb8>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a23      	ldr	r2, [pc, #140]	@ (8000f0c <MX_DMA_Init+0xb8>)
 8000e80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b21      	ldr	r3, [pc, #132]	@ (8000f0c <MX_DMA_Init+0xb8>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000e92:	f7ff ff55 	bl	8000d40 <__NVIC_GetPriorityGrouping>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ffa5 	bl	8000dec <NVIC_EncodePriority>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	200e      	movs	r0, #14
 8000ea8:	f7ff ff76 	bl	8000d98 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000eac:	200e      	movs	r0, #14
 8000eae:	f7ff ff55 	bl	8000d5c <__NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	2038      	movs	r0, #56	@ 0x38
 8000eb8:	f002 fa9f 	bl	80033fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000ebc:	2038      	movs	r0, #56	@ 0x38
 8000ebe:	f002 fab8 	bl	8003432 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ec2:	f7ff ff3d 	bl	8000d40 <__NVIC_GetPriorityGrouping>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff ff8d 	bl	8000dec <NVIC_EncodePriority>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	203a      	movs	r0, #58	@ 0x3a
 8000ed8:	f7ff ff5e 	bl	8000d98 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000edc:	203a      	movs	r0, #58	@ 0x3a
 8000ede:	f7ff ff3d 	bl	8000d5c <__NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA2_Stream7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ee2:	f7ff ff2d 	bl	8000d40 <__NVIC_GetPriorityGrouping>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2100      	movs	r1, #0
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ff7d 	bl	8000dec <NVIC_EncodePriority>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	2046      	movs	r0, #70	@ 0x46
 8000ef8:	f7ff ff4e 	bl	8000d98 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000efc:	2046      	movs	r0, #70	@ 0x46
 8000efe:	f7ff ff2d 	bl	8000d5c <__NVIC_EnableIRQ>

}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800

08000f10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	@ 0x28
 8000f14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f16:	f107 0314 	add.w	r3, r7, #20
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	609a      	str	r2, [r3, #8]
 8000f22:	60da      	str	r2, [r3, #12]
 8000f24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	613b      	str	r3, [r7, #16]
 8000f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a2c      	ldr	r2, [pc, #176]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b2a      	ldr	r3, [pc, #168]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f3e:	613b      	str	r3, [r7, #16]
 8000f40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	4b26      	ldr	r3, [pc, #152]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	4a25      	ldr	r2, [pc, #148]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f4c:	f043 0301 	orr.w	r3, r3, #1
 8000f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f52:	4b23      	ldr	r3, [pc, #140]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	f003 0301 	and.w	r3, r3, #1
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a1e      	ldr	r2, [pc, #120]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f68:	f043 0304 	orr.w	r3, r3, #4
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0304 	and.w	r3, r3, #4
 8000f76:	60bb      	str	r3, [r7, #8]
 8000f78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	607b      	str	r3, [r7, #4]
 8000f7e:	4b18      	ldr	r3, [pc, #96]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	4a17      	ldr	r2, [pc, #92]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f84:	f043 0308 	orr.w	r3, r3, #8
 8000f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8a:	4b15      	ldr	r3, [pc, #84]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	f003 0308 	and.w	r3, r3, #8
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f96:	2300      	movs	r3, #0
 8000f98:	603b      	str	r3, [r7, #0]
 8000f9a:	4b11      	ldr	r3, [pc, #68]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	4a10      	ldr	r2, [pc, #64]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000fa0:	f043 0302 	orr.w	r3, r3, #2
 8000fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe0 <MX_GPIO_Init+0xd0>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	603b      	str	r3, [r7, #0]
 8000fb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2104      	movs	r1, #4
 8000fb6:	480b      	ldr	r0, [pc, #44]	@ (8000fe4 <MX_GPIO_Init+0xd4>)
 8000fb8:	f002 ff5a 	bl	8003e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fbc:	2304      	movs	r3, #4
 8000fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4804      	ldr	r0, [pc, #16]	@ (8000fe4 <MX_GPIO_Init+0xd4>)
 8000fd4:	f002 fdb8 	bl	8003b48 <HAL_GPIO_Init>

}
 8000fd8:	bf00      	nop
 8000fda:	3728      	adds	r7, #40	@ 0x28
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40020c00 	.word	0x40020c00

08000fe8 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ff8:	2b80      	cmp	r3, #128	@ 0x80
 8000ffa:	bf0c      	ite	eq
 8000ffc:	2301      	moveq	r3, #1
 8000ffe:	2300      	movne	r3, #0
 8001000:	b2db      	uxtb	r3, r3
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 800100e:	b480      	push	{r7}
 8001010:	b089      	sub	sp, #36	@ 0x24
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	330c      	adds	r3, #12
 800101a:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	e853 3f00 	ldrex	r3, [r3]
 8001022:	60bb      	str	r3, [r7, #8]
   return(result);
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	f043 0310 	orr.w	r3, r3, #16
 800102a:	61fb      	str	r3, [r7, #28]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	330c      	adds	r3, #12
 8001030:	69fa      	ldr	r2, [r7, #28]
 8001032:	61ba      	str	r2, [r7, #24]
 8001034:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001036:	6979      	ldr	r1, [r7, #20]
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	e841 2300 	strex	r3, r2, [r1]
 800103e:	613b      	str	r3, [r7, #16]
   return(result);
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d1e7      	bne.n	8001016 <LL_USART_EnableIT_IDLE+0x8>
}
 8001046:	bf00      	nop
 8001048:	bf00      	nop
 800104a:	3724      	adds	r7, #36	@ 0x24
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8001054:	b480      	push	{r7}
 8001056:	b089      	sub	sp, #36	@ 0x24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3314      	adds	r3, #20
 8001060:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	e853 3f00 	ldrex	r3, [r3]
 8001068:	60bb      	str	r3, [r7, #8]
   return(result);
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001070:	61fb      	str	r3, [r7, #28]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	3314      	adds	r3, #20
 8001076:	69fa      	ldr	r2, [r7, #28]
 8001078:	61ba      	str	r2, [r7, #24]
 800107a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800107c:	6979      	ldr	r1, [r7, #20]
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	e841 2300 	strex	r3, r2, [r1]
 8001084:	613b      	str	r3, [r7, #16]
   return(result);
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d1e7      	bne.n	800105c <LL_USART_EnableDMAReq_RX+0x8>
}
 800108c:	bf00      	nop
 800108e:	bf00      	nop
 8001090:	3724      	adds	r7, #36	@ 0x24
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800109a:	b480      	push	{r7}
 800109c:	b083      	sub	sp, #12
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	460b      	mov	r3, r1
 80010a4:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80010a6:	78fa      	ldrb	r2, [r7, #3]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	605a      	str	r2, [r3, #4]
}
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80010c2:	4a0c      	ldr	r2, [pc, #48]	@ (80010f4 <LL_DMA_EnableStream+0x3c>)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	4413      	add	r3, r2
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	461a      	mov	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4413      	add	r3, r2
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4908      	ldr	r1, [pc, #32]	@ (80010f4 <LL_DMA_EnableStream+0x3c>)
 80010d4:	683a      	ldr	r2, [r7, #0]
 80010d6:	440a      	add	r2, r1
 80010d8:	7812      	ldrb	r2, [r2, #0]
 80010da:	4611      	mov	r1, r2
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	440a      	add	r2, r1
 80010e0:	f043 0301 	orr.w	r3, r3, #1
 80010e4:	6013      	str	r3, [r2, #0]
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	08006284 	.word	0x08006284

080010f8 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8001104:	4a0d      	ldr	r2, [pc, #52]	@ (800113c <LL_DMA_SetDataLength+0x44>)
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	461a      	mov	r2, r3
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	4413      	add	r3, r2
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	0c1b      	lsrs	r3, r3, #16
 8001116:	041b      	lsls	r3, r3, #16
 8001118:	4908      	ldr	r1, [pc, #32]	@ (800113c <LL_DMA_SetDataLength+0x44>)
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	440a      	add	r2, r1
 800111e:	7812      	ldrb	r2, [r2, #0]
 8001120:	4611      	mov	r1, r2
 8001122:	68fa      	ldr	r2, [r7, #12]
 8001124:	440a      	add	r2, r1
 8001126:	4611      	mov	r1, r2
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	4313      	orrs	r3, r2
 800112c:	604b      	str	r3, [r1, #4]
}
 800112e:	bf00      	nop
 8001130:	3714      	adds	r7, #20
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	08006284 	.word	0x08006284

08001140 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8001140:	b480      	push	{r7}
 8001142:	b085      	sub	sp, #20
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 800114c:	4a07      	ldr	r2, [pc, #28]	@ (800116c <LL_DMA_SetMemoryAddress+0x2c>)
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	4413      	add	r3, r2
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	461a      	mov	r2, r3
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	4413      	add	r3, r2
 800115a:	461a      	mov	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	08006284 	.word	0x08006284

08001170 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 800117c:	4a07      	ldr	r2, [pc, #28]	@ (800119c <LL_DMA_SetPeriphAddress+0x2c>)
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	4413      	add	r3, r2
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	461a      	mov	r2, r3
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	4413      	add	r3, r2
 800118a:	461a      	mov	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6093      	str	r3, [r2, #8]
}
 8001190:	bf00      	nop
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	08006284 	.word	0x08006284

080011a0 <writePacket>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void writePacket(uint8_t packet[], int length) {
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < length; i++) {
 80011aa:	2300      	movs	r3, #0
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	e011      	b.n	80011d4 <writePacket+0x34>
        while (!LL_USART_IsActiveFlag_TXE(USART1));
 80011b0:	bf00      	nop
 80011b2:	480d      	ldr	r0, [pc, #52]	@ (80011e8 <writePacket+0x48>)
 80011b4:	f7ff ff18 	bl	8000fe8 <LL_USART_IsActiveFlag_TXE>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d0f9      	beq.n	80011b2 <writePacket+0x12>
        LL_USART_TransmitData8(USART1, packet[i]);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	4413      	add	r3, r2
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	4619      	mov	r1, r3
 80011c8:	4807      	ldr	r0, [pc, #28]	@ (80011e8 <writePacket+0x48>)
 80011ca:	f7ff ff66 	bl	800109a <LL_USART_TransmitData8>
    for (int i = 0; i < length; i++) {
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	3301      	adds	r3, #1
 80011d2:	60fb      	str	r3, [r7, #12]
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	429a      	cmp	r2, r3
 80011da:	dbe9      	blt.n	80011b0 <writePacket+0x10>
    }
}
 80011dc:	bf00      	nop
 80011de:	bf00      	nop
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40011000 	.word	0x40011000

080011ec <writePacket3>:
void writePacket3(uint8_t packet[], int length) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < length; i++) {
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
 80011fa:	e011      	b.n	8001220 <writePacket3+0x34>
        while (!LL_USART_IsActiveFlag_TXE(USART3));
 80011fc:	bf00      	nop
 80011fe:	480d      	ldr	r0, [pc, #52]	@ (8001234 <writePacket3+0x48>)
 8001200:	f7ff fef2 	bl	8000fe8 <LL_USART_IsActiveFlag_TXE>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d0f9      	beq.n	80011fe <writePacket3+0x12>
        LL_USART_TransmitData8(USART3, packet[i]);
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	4413      	add	r3, r2
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	4619      	mov	r1, r3
 8001214:	4807      	ldr	r0, [pc, #28]	@ (8001234 <writePacket3+0x48>)
 8001216:	f7ff ff40 	bl	800109a <LL_USART_TransmitData8>
    for (int i = 0; i < length; i++) {
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	3301      	adds	r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fa      	ldr	r2, [r7, #12]
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	429a      	cmp	r2, r3
 8001226:	dbe9      	blt.n	80011fc <writePacket3+0x10>
    }
}
 8001228:	bf00      	nop
 800122a:	bf00      	nop
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40004800 	.word	0x40004800

08001238 <sendPsd>:

void sendPsd() {
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af00      	add	r7, sp, #0
    uint8_t packet[14]; // ??(1) + ???(12) + ??(1)
    int index = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	617b      	str	r3, [r7, #20]

    packet[index++] = 0x08;
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	1c5a      	adds	r2, r3, #1
 8001246:	617a      	str	r2, [r7, #20]
 8001248:	3318      	adds	r3, #24
 800124a:	443b      	add	r3, r7
 800124c:	2208      	movs	r2, #8
 800124e:	f803 2c18 	strb.w	r2, [r3, #-24]

    for(int i=0; i<3; i++) {
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
 8001256:	e035      	b.n	80012c4 <sendPsd+0x8c>
		packet[index++] = (filtered_buffer[i] >> 24) & 0xFF;
 8001258:	4a24      	ldr	r2, [pc, #144]	@ (80012ec <sendPsd+0xb4>)
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001260:	0e19      	lsrs	r1, r3, #24
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	617a      	str	r2, [r7, #20]
 8001268:	b2ca      	uxtb	r2, r1
 800126a:	3318      	adds	r3, #24
 800126c:	443b      	add	r3, r7
 800126e:	f803 2c18 	strb.w	r2, [r3, #-24]
		packet[index++] = (filtered_buffer[i] >> 16) & 0xFF;
 8001272:	4a1e      	ldr	r2, [pc, #120]	@ (80012ec <sendPsd+0xb4>)
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127a:	0c19      	lsrs	r1, r3, #16
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	1c5a      	adds	r2, r3, #1
 8001280:	617a      	str	r2, [r7, #20]
 8001282:	b2ca      	uxtb	r2, r1
 8001284:	3318      	adds	r3, #24
 8001286:	443b      	add	r3, r7
 8001288:	f803 2c18 	strb.w	r2, [r3, #-24]
		packet[index++] = (filtered_buffer[i] >> 8) & 0xFF;
 800128c:	4a17      	ldr	r2, [pc, #92]	@ (80012ec <sendPsd+0xb4>)
 800128e:	693b      	ldr	r3, [r7, #16]
 8001290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001294:	0a19      	lsrs	r1, r3, #8
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	1c5a      	adds	r2, r3, #1
 800129a:	617a      	str	r2, [r7, #20]
 800129c:	b2ca      	uxtb	r2, r1
 800129e:	3318      	adds	r3, #24
 80012a0:	443b      	add	r3, r7
 80012a2:	f803 2c18 	strb.w	r2, [r3, #-24]
		packet[index++] = filtered_buffer[i] & 0xFF;
 80012a6:	4a11      	ldr	r2, [pc, #68]	@ (80012ec <sendPsd+0xb4>)
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	1c5a      	adds	r2, r3, #1
 80012b2:	617a      	str	r2, [r7, #20]
 80012b4:	b2ca      	uxtb	r2, r1
 80012b6:	3318      	adds	r3, #24
 80012b8:	443b      	add	r3, r7
 80012ba:	f803 2c18 	strb.w	r2, [r3, #-24]
    for(int i=0; i<3; i++) {
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	3301      	adds	r3, #1
 80012c2:	613b      	str	r3, [r7, #16]
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	ddc6      	ble.n	8001258 <sendPsd+0x20>
    }
    packet[index++] = 0x20;
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	1c5a      	adds	r2, r3, #1
 80012ce:	617a      	str	r2, [r7, #20]
 80012d0:	3318      	adds	r3, #24
 80012d2:	443b      	add	r3, r7
 80012d4:	2220      	movs	r2, #32
 80012d6:	f803 2c18 	strb.w	r2, [r3, #-24]

    writePacket(packet, index);
 80012da:	463b      	mov	r3, r7
 80012dc:	6979      	ldr	r1, [r7, #20]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff ff5e 	bl	80011a0 <writePacket>
}
 80012e4:	bf00      	nop
 80012e6:	3718      	adds	r7, #24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	2000012c 	.word	0x2000012c

080012f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f4:	f001 f9f8 	bl	80026e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f8:	f000 f884 	bl	8001404 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fc:	f7ff fe08 	bl	8000f10 <MX_GPIO_Init>
  MX_DMA_Init();
 8001300:	f7ff fda8 	bl	8000e54 <MX_DMA_Init>
  MX_ADC1_Init();
 8001304:	f7ff fc2e 	bl	8000b64 <MX_ADC1_Init>
  MX_TIM8_Init();
 8001308:	f000 fdc0 	bl	8001e8c <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800130c:	f001 f86e 	bl	80023ec <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001310:	f001 f92c 	bl	800256c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim8);
 8001314:	482f      	ldr	r0, [pc, #188]	@ (80013d4 <main+0xe4>)
 8001316:	f003 fc17 	bl	8004b48 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, adc1_buffer, 3);
 800131a:	2203      	movs	r2, #3
 800131c:	492e      	ldr	r1, [pc, #184]	@ (80013d8 <main+0xe8>)
 800131e:	482f      	ldr	r0, [pc, #188]	@ (80013dc <main+0xec>)
 8001320:	f001 fba8 	bl	8002a74 <HAL_ADC_Start_DMA>

  LL_DMA_SetMemoryAddress(DMA2, LL_DMA_STREAM_2, (uint32_t)PCrxBuffer);
 8001324:	4b2e      	ldr	r3, [pc, #184]	@ (80013e0 <main+0xf0>)
 8001326:	461a      	mov	r2, r3
 8001328:	2102      	movs	r1, #2
 800132a:	482e      	ldr	r0, [pc, #184]	@ (80013e4 <main+0xf4>)
 800132c:	f7ff ff08 	bl	8001140 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetPeriphAddress(DMA2, LL_DMA_STREAM_2, (uint32_t)&USART1->DR);
 8001330:	4a2d      	ldr	r2, [pc, #180]	@ (80013e8 <main+0xf8>)
 8001332:	2102      	movs	r1, #2
 8001334:	482b      	ldr	r0, [pc, #172]	@ (80013e4 <main+0xf4>)
 8001336:	f7ff ff1b 	bl	8001170 <LL_DMA_SetPeriphAddress>
  LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_2, RX_BUFFER_SIZE);
 800133a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800133e:	2102      	movs	r1, #2
 8001340:	4828      	ldr	r0, [pc, #160]	@ (80013e4 <main+0xf4>)
 8001342:	f7ff fed9 	bl	80010f8 <LL_DMA_SetDataLength>
  LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_2);
 8001346:	2102      	movs	r1, #2
 8001348:	4826      	ldr	r0, [pc, #152]	@ (80013e4 <main+0xf4>)
 800134a:	f7ff feb5 	bl	80010b8 <LL_DMA_EnableStream>
  LL_USART_EnableDMAReq_RX(USART1);
 800134e:	4827      	ldr	r0, [pc, #156]	@ (80013ec <main+0xfc>)
 8001350:	f7ff fe80 	bl	8001054 <LL_USART_EnableDMAReq_RX>
  LL_USART_EnableIT_IDLE(USART1);
 8001354:	4825      	ldr	r0, [pc, #148]	@ (80013ec <main+0xfc>)
 8001356:	f7ff fe5a 	bl	800100e <LL_USART_EnableIT_IDLE>

  operatingMode(0);
 800135a:	2000      	movs	r0, #0
 800135c:	f000 fa34 	bl	80017c8 <operatingMode>
  enableTorque(0);
 8001360:	2000      	movs	r0, #0
 8001362:	f000 f9a9 	bl	80016b8 <enableTorque>
  operatingMode(1);
 8001366:	2001      	movs	r0, #1
 8001368:	f000 fa2e 	bl	80017c8 <operatingMode>
  enableTorque(1);
 800136c:	2001      	movs	r0, #1
 800136e:	f000 f9a3 	bl	80016b8 <enableTorque>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(send_psd_flag) {
 8001372:	4b1f      	ldr	r3, [pc, #124]	@ (80013f0 <main+0x100>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d004      	beq.n	8001384 <main+0x94>
		  sendPsd();
 800137a:	f7ff ff5d 	bl	8001238 <sendPsd>
		  send_psd_flag = 0;
 800137e:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <main+0x100>)
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]
	  }
	  convertlineangVelToSpeed(linear_vel, angular_vel);
 8001384:	4b1b      	ldr	r3, [pc, #108]	@ (80013f4 <main+0x104>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a1b      	ldr	r2, [pc, #108]	@ (80013f8 <main+0x108>)
 800138a:	6812      	ldr	r2, [r2, #0]
 800138c:	4611      	mov	r1, r2
 800138e:	4618      	mov	r0, r3
 8001390:	f000 fb4a 	bl	8001a28 <convertlineangVelToSpeed>
	  sendGoalVelocity(0, -(velocity_0 * 10));
 8001394:	4b19      	ldr	r3, [pc, #100]	@ (80013fc <main+0x10c>)
 8001396:	edd3 7a00 	vldr	s15, [r3]
 800139a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800139e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a2:	eef1 7a67 	vneg.f32	s15, s15
 80013a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013aa:	ee17 1a90 	vmov	r1, s15
 80013ae:	2000      	movs	r0, #0
 80013b0:	f000 fa92 	bl	80018d8 <sendGoalVelocity>
	  sendGoalVelocity(1, (velocity_1 * 10));
 80013b4:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <main+0x110>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80013be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013c6:	ee17 1a90 	vmov	r1, s15
 80013ca:	2001      	movs	r0, #1
 80013cc:	f000 fa84 	bl	80018d8 <sendGoalVelocity>
	  if(send_psd_flag) {
 80013d0:	e7cf      	b.n	8001372 <main+0x82>
 80013d2:	bf00      	nop
 80013d4:	2000024c 	.word	0x2000024c
 80013d8:	200000d0 	.word	0x200000d0
 80013dc:	20000028 	.word	0x20000028
 80013e0:	2000013c 	.word	0x2000013c
 80013e4:	40026400 	.word	0x40026400
 80013e8:	40011004 	.word	0x40011004
 80013ec:	40011000 	.word	0x40011000
 80013f0:	20000138 	.word	0x20000138
 80013f4:	20000244 	.word	0x20000244
 80013f8:	20000248 	.word	0x20000248
 80013fc:	2000023c 	.word	0x2000023c
 8001400:	20000240 	.word	0x20000240

08001404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b094      	sub	sp, #80	@ 0x50
 8001408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140a:	f107 031c 	add.w	r3, r7, #28
 800140e:	2234      	movs	r2, #52	@ 0x34
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f004 fdf0 	bl	8005ff8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001418:	f107 0308 	add.w	r3, r7, #8
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
 8001424:	60da      	str	r2, [r3, #12]
 8001426:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001428:	2300      	movs	r3, #0
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	4b2c      	ldr	r3, [pc, #176]	@ (80014e0 <SystemClock_Config+0xdc>)
 800142e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001430:	4a2b      	ldr	r2, [pc, #172]	@ (80014e0 <SystemClock_Config+0xdc>)
 8001432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001436:	6413      	str	r3, [r2, #64]	@ 0x40
 8001438:	4b29      	ldr	r3, [pc, #164]	@ (80014e0 <SystemClock_Config+0xdc>)
 800143a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001440:	607b      	str	r3, [r7, #4]
 8001442:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001444:	2300      	movs	r3, #0
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	4b26      	ldr	r3, [pc, #152]	@ (80014e4 <SystemClock_Config+0xe0>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a25      	ldr	r2, [pc, #148]	@ (80014e4 <SystemClock_Config+0xe0>)
 800144e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001452:	6013      	str	r3, [r2, #0]
 8001454:	4b23      	ldr	r3, [pc, #140]	@ (80014e4 <SystemClock_Config+0xe0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800145c:	603b      	str	r3, [r7, #0]
 800145e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001460:	2301      	movs	r3, #1
 8001462:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001464:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001468:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800146a:	2302      	movs	r3, #2
 800146c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800146e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001472:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001474:	2308      	movs	r3, #8
 8001476:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001478:	23b4      	movs	r3, #180	@ 0xb4
 800147a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800147c:	2302      	movs	r3, #2
 800147e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001480:	2302      	movs	r3, #2
 8001482:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001484:	2302      	movs	r3, #2
 8001486:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001488:	f107 031c 	add.w	r3, r7, #28
 800148c:	4618      	mov	r0, r3
 800148e:	f003 f86d 	bl	800456c <HAL_RCC_OscConfig>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001498:	f000 fb12 	bl	8001ac0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800149c:	f002 fd02 	bl	8003ea4 <HAL_PWREx_EnableOverDrive>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80014a6:	f000 fb0b 	bl	8001ac0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014aa:	230f      	movs	r3, #15
 80014ac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ae:	2302      	movs	r3, #2
 80014b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b2:	2300      	movs	r3, #0
 80014b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014b6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80014ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014c0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014c2:	f107 0308 	add.w	r3, r7, #8
 80014c6:	2105      	movs	r1, #5
 80014c8:	4618      	mov	r0, r3
 80014ca:	f002 fd3b 	bl	8003f44 <HAL_RCC_ClockConfig>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80014d4:	f000 faf4 	bl	8001ac0 <Error_Handler>
  }
}
 80014d8:	bf00      	nop
 80014da:	3750      	adds	r7, #80	@ 0x50
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40007000 	.word	0x40007000

080014e8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80014e8:	b490      	push	{r4, r7}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == hadc1.Instance) {
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4b31      	ldr	r3, [pc, #196]	@ (80015bc <HAL_ADC_ConvCpltCallback+0xd4>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d156      	bne.n	80015aa <HAL_ADC_ConvCpltCallback+0xc2>
		for(int i = 0; i < 3; i++) {
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]
 8001500:	e012      	b.n	8001528 <HAL_ADC_ConvCpltCallback+0x40>
			adc1_buffer_for6[i][adc_filter_index] = adc1_buffer[i];
 8001502:	4b2f      	ldr	r3, [pc, #188]	@ (80015c0 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	461c      	mov	r4, r3
 8001508:	4a2e      	ldr	r2, [pc, #184]	@ (80015c4 <HAL_ADC_ConvCpltCallback+0xdc>)
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001510:	482d      	ldr	r0, [pc, #180]	@ (80015c8 <HAL_ADC_ConvCpltCallback+0xe0>)
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	4613      	mov	r3, r2
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	4413      	add	r3, r2
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	4423      	add	r3, r4
 800151e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
		for(int i = 0; i < 3; i++) {
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3301      	adds	r3, #1
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	2b02      	cmp	r3, #2
 800152c:	dde9      	ble.n	8001502 <HAL_ADC_ConvCpltCallback+0x1a>
		}
		adc_filter_index = (adc_filter_index + 1) % 6;
 800152e:	4b24      	ldr	r3, [pc, #144]	@ (80015c0 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	1c5a      	adds	r2, r3, #1
 8001534:	4b25      	ldr	r3, [pc, #148]	@ (80015cc <HAL_ADC_ConvCpltCallback+0xe4>)
 8001536:	fb83 3102 	smull	r3, r1, r3, r2
 800153a:	17d3      	asrs	r3, r2, #31
 800153c:	1ac9      	subs	r1, r1, r3
 800153e:	460b      	mov	r3, r1
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	440b      	add	r3, r1
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	1ad1      	subs	r1, r2, r3
 8001548:	b2ca      	uxtb	r2, r1
 800154a:	4b1d      	ldr	r3, [pc, #116]	@ (80015c0 <HAL_ADC_ConvCpltCallback+0xd8>)
 800154c:	701a      	strb	r2, [r3, #0]

		for(int i=0; i<3; i++) {
 800154e:	2300      	movs	r3, #0
 8001550:	613b      	str	r3, [r7, #16]
 8001552:	e027      	b.n	80015a4 <HAL_ADC_ConvCpltCallback+0xbc>
			adc_filter_sum = 0;
 8001554:	4b1e      	ldr	r3, [pc, #120]	@ (80015d0 <HAL_ADC_ConvCpltCallback+0xe8>)
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
			for(int j=0; j<6; j++) {
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	e011      	b.n	8001584 <HAL_ADC_ConvCpltCallback+0x9c>
				adc_filter_sum += adc1_buffer_for6[i][j];
 8001560:	4919      	ldr	r1, [pc, #100]	@ (80015c8 <HAL_ADC_ConvCpltCallback+0xe0>)
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	4613      	mov	r3, r2
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	4413      	add	r3, r2
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	4413      	add	r3, r2
 8001570:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8001574:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <HAL_ADC_ConvCpltCallback+0xe8>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4413      	add	r3, r2
 800157a:	4a15      	ldr	r2, [pc, #84]	@ (80015d0 <HAL_ADC_ConvCpltCallback+0xe8>)
 800157c:	6013      	str	r3, [r2, #0]
			for(int j=0; j<6; j++) {
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	3301      	adds	r3, #1
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2b05      	cmp	r3, #5
 8001588:	ddea      	ble.n	8001560 <HAL_ADC_ConvCpltCallback+0x78>
			}
			filtered_buffer[i] = adc_filter_sum / 6;
 800158a:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <HAL_ADC_ConvCpltCallback+0xe8>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a11      	ldr	r2, [pc, #68]	@ (80015d4 <HAL_ADC_ConvCpltCallback+0xec>)
 8001590:	fba2 2303 	umull	r2, r3, r2, r3
 8001594:	089a      	lsrs	r2, r3, #2
 8001596:	4910      	ldr	r1, [pc, #64]	@ (80015d8 <HAL_ADC_ConvCpltCallback+0xf0>)
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=0; i<3; i++) {
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	3301      	adds	r3, #1
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	ddd4      	ble.n	8001554 <HAL_ADC_ConvCpltCallback+0x6c>
		}
	}
	send_psd_flag = 1;
 80015aa:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <HAL_ADC_ConvCpltCallback+0xf4>)
 80015ac:	2201      	movs	r2, #1
 80015ae:	701a      	strb	r2, [r3, #0]
}
 80015b0:	bf00      	nop
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bc90      	pop	{r4, r7}
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	20000028 	.word	0x20000028
 80015c0:	20000124 	.word	0x20000124
 80015c4:	200000d0 	.word	0x200000d0
 80015c8:	200000dc 	.word	0x200000dc
 80015cc:	2aaaaaab 	.word	0x2aaaaaab
 80015d0:	20000128 	.word	0x20000128
 80015d4:	aaaaaaab 	.word	0xaaaaaaab
 80015d8:	2000012c 	.word	0x2000012c
 80015dc:	20000138 	.word	0x20000138

080015e0 <update_crc>:
unsigned short update_crc(unsigned short crc_accum, unsigned char *data_blk_ptr, unsigned short data_blk_size)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80015ec:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80015f0:	6019      	str	r1, [r3, #0]
 80015f2:	4611      	mov	r1, r2
 80015f4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80015f8:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 80015fc:	4602      	mov	r2, r0
 80015fe:	801a      	strh	r2, [r3, #0]
 8001600:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001604:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001608:	460a      	mov	r2, r1
 800160a:	801a      	strh	r2, [r3, #0]
  unsigned short i, j;
  unsigned short crc_table[256] = {
 800160c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001610:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001614:	4a27      	ldr	r2, [pc, #156]	@ (80016b4 <update_crc+0xd4>)
 8001616:	4618      	mov	r0, r3
 8001618:	4611      	mov	r1, r2
 800161a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800161e:	461a      	mov	r2, r3
 8001620:	f004 fd16 	bl	8006050 <memcpy>
      0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261,
      0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E, 0x0234, 0x8231,
      0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202
  };

  for(j = 0; j < data_blk_size; j++)
 8001624:	2300      	movs	r3, #0
 8001626:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
 800162a:	e030      	b.n	800168e <update_crc+0xae>
  {
      i = ((unsigned short)(crc_accum >> 8) ^ data_blk_ptr[j]) & 0xFF;
 800162c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001630:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8001634:	881b      	ldrh	r3, [r3, #0]
 8001636:	0a1b      	lsrs	r3, r3, #8
 8001638:	b29b      	uxth	r3, r3
 800163a:	f8b7 220e 	ldrh.w	r2, [r7, #526]	@ 0x20e
 800163e:	f507 7104 	add.w	r1, r7, #528	@ 0x210
 8001642:	f5a1 7104 	sub.w	r1, r1, #528	@ 0x210
 8001646:	6809      	ldr	r1, [r1, #0]
 8001648:	440a      	add	r2, r1
 800164a:	7812      	ldrb	r2, [r2, #0]
 800164c:	4053      	eors	r3, r2
 800164e:	b29b      	uxth	r3, r3
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f8a7 320c 	strh.w	r3, [r7, #524]	@ 0x20c
      crc_accum = (crc_accum << 8) ^ crc_table[i];
 8001656:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800165a:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	b21a      	sxth	r2, r3
 8001664:	f8b7 120c 	ldrh.w	r1, [r7, #524]	@ 0x20c
 8001668:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800166c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001670:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001674:	b21b      	sxth	r3, r3
 8001676:	4053      	eors	r3, r2
 8001678:	b21a      	sxth	r2, r3
 800167a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800167e:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8001682:	801a      	strh	r2, [r3, #0]
  for(j = 0; j < data_blk_size; j++)
 8001684:	f8b7 320e 	ldrh.w	r3, [r7, #526]	@ 0x20e
 8001688:	3301      	adds	r3, #1
 800168a:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
 800168e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001692:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8001696:	f8b7 220e 	ldrh.w	r2, [r7, #526]	@ 0x20e
 800169a:	881b      	ldrh	r3, [r3, #0]
 800169c:	429a      	cmp	r2, r3
 800169e:	d3c5      	bcc.n	800162c <update_crc+0x4c>
  }

  return crc_accum;
 80016a0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80016a4:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 80016a8:	881b      	ldrh	r3, [r3, #0]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	08006084 	.word	0x08006084

080016b8 <enableTorque>:
void enableTorque(uint8_t motor_id) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b088      	sub	sp, #32
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
  uint8_t packet[14];
  size_t index = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61fb      	str	r3, [r7, #28]

  packet[index++] = 0xFF;
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	1c5a      	adds	r2, r3, #1
 80016ca:	61fa      	str	r2, [r7, #28]
 80016cc:	3320      	adds	r3, #32
 80016ce:	443b      	add	r3, r7
 80016d0:	22ff      	movs	r2, #255	@ 0xff
 80016d2:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0xFF;
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	1c5a      	adds	r2, r3, #1
 80016da:	61fa      	str	r2, [r7, #28]
 80016dc:	3320      	adds	r3, #32
 80016de:	443b      	add	r3, r7
 80016e0:	22ff      	movs	r2, #255	@ 0xff
 80016e2:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0xFD;
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	1c5a      	adds	r2, r3, #1
 80016ea:	61fa      	str	r2, [r7, #28]
 80016ec:	3320      	adds	r3, #32
 80016ee:	443b      	add	r3, r7
 80016f0:	22fd      	movs	r2, #253	@ 0xfd
 80016f2:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0x00;
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	1c5a      	adds	r2, r3, #1
 80016fa:	61fa      	str	r2, [r7, #28]
 80016fc:	3320      	adds	r3, #32
 80016fe:	443b      	add	r3, r7
 8001700:	2200      	movs	r2, #0
 8001702:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = motor_id; // ID
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	61fa      	str	r2, [r7, #28]
 800170c:	3320      	adds	r3, #32
 800170e:	443b      	add	r3, r7
 8001710:	79fa      	ldrb	r2, [r7, #7]
 8001712:	f803 2c14 	strb.w	r2, [r3, #-20]

  packet[index++] = 0x06;
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	1c5a      	adds	r2, r3, #1
 800171a:	61fa      	str	r2, [r7, #28]
 800171c:	3320      	adds	r3, #32
 800171e:	443b      	add	r3, r7
 8001720:	2206      	movs	r2, #6
 8001722:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0x00;
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	1c5a      	adds	r2, r3, #1
 800172a:	61fa      	str	r2, [r7, #28]
 800172c:	3320      	adds	r3, #32
 800172e:	443b      	add	r3, r7
 8001730:	2200      	movs	r2, #0
 8001732:	f803 2c14 	strb.w	r2, [r3, #-20]

  packet[index++] = 0x03; // Write
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	1c5a      	adds	r2, r3, #1
 800173a:	61fa      	str	r2, [r7, #28]
 800173c:	3320      	adds	r3, #32
 800173e:	443b      	add	r3, r7
 8001740:	2203      	movs	r2, #3
 8001742:	f803 2c14 	strb.w	r2, [r3, #-20]

  packet[index++] = 0x40;
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	61fa      	str	r2, [r7, #28]
 800174c:	3320      	adds	r3, #32
 800174e:	443b      	add	r3, r7
 8001750:	2240      	movs	r2, #64	@ 0x40
 8001752:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0x00;
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	1c5a      	adds	r2, r3, #1
 800175a:	61fa      	str	r2, [r7, #28]
 800175c:	3320      	adds	r3, #32
 800175e:	443b      	add	r3, r7
 8001760:	2200      	movs	r2, #0
 8001762:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0x01; // Torque ???
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	1c5a      	adds	r2, r3, #1
 800176a:	61fa      	str	r2, [r7, #28]
 800176c:	3320      	adds	r3, #32
 800176e:	443b      	add	r3, r7
 8001770:	2201      	movs	r2, #1
 8001772:	f803 2c14 	strb.w	r2, [r3, #-20]

  unsigned short crc = update_crc(0, packet, index);
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	b29a      	uxth	r2, r3
 800177a:	f107 030c 	add.w	r3, r7, #12
 800177e:	4619      	mov	r1, r3
 8001780:	2000      	movs	r0, #0
 8001782:	f7ff ff2d 	bl	80015e0 <update_crc>
 8001786:	4603      	mov	r3, r0
 8001788:	837b      	strh	r3, [r7, #26]
  packet[index++] = crc & 0xFF;
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	1c5a      	adds	r2, r3, #1
 800178e:	61fa      	str	r2, [r7, #28]
 8001790:	8b7a      	ldrh	r2, [r7, #26]
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	3320      	adds	r3, #32
 8001796:	443b      	add	r3, r7
 8001798:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = (crc >> 8) & 0xFF;
 800179c:	8b7b      	ldrh	r3, [r7, #26]
 800179e:	0a1b      	lsrs	r3, r3, #8
 80017a0:	b299      	uxth	r1, r3
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	1c5a      	adds	r2, r3, #1
 80017a6:	61fa      	str	r2, [r7, #28]
 80017a8:	b2ca      	uxtb	r2, r1
 80017aa:	3320      	adds	r3, #32
 80017ac:	443b      	add	r3, r7
 80017ae:	f803 2c14 	strb.w	r2, [r3, #-20]

  writePacket3(packet, index);
 80017b2:	69fa      	ldr	r2, [r7, #28]
 80017b4:	f107 030c 	add.w	r3, r7, #12
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fd16 	bl	80011ec <writePacket3>
}
 80017c0:	bf00      	nop
 80017c2:	3720      	adds	r7, #32
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <operatingMode>:

void operatingMode(uint8_t motor_id) {
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b088      	sub	sp, #32
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	4603      	mov	r3, r0
 80017d0:	71fb      	strb	r3, [r7, #7]
  uint8_t packet[14];
  size_t index = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]

  packet[index++] = 0xFF;
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	1c5a      	adds	r2, r3, #1
 80017da:	61fa      	str	r2, [r7, #28]
 80017dc:	3320      	adds	r3, #32
 80017de:	443b      	add	r3, r7
 80017e0:	22ff      	movs	r2, #255	@ 0xff
 80017e2:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0xFF;
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	1c5a      	adds	r2, r3, #1
 80017ea:	61fa      	str	r2, [r7, #28]
 80017ec:	3320      	adds	r3, #32
 80017ee:	443b      	add	r3, r7
 80017f0:	22ff      	movs	r2, #255	@ 0xff
 80017f2:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0xFD;
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	1c5a      	adds	r2, r3, #1
 80017fa:	61fa      	str	r2, [r7, #28]
 80017fc:	3320      	adds	r3, #32
 80017fe:	443b      	add	r3, r7
 8001800:	22fd      	movs	r2, #253	@ 0xfd
 8001802:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0x00;
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	1c5a      	adds	r2, r3, #1
 800180a:	61fa      	str	r2, [r7, #28]
 800180c:	3320      	adds	r3, #32
 800180e:	443b      	add	r3, r7
 8001810:	2200      	movs	r2, #0
 8001812:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = motor_id; // ID
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	1c5a      	adds	r2, r3, #1
 800181a:	61fa      	str	r2, [r7, #28]
 800181c:	3320      	adds	r3, #32
 800181e:	443b      	add	r3, r7
 8001820:	79fa      	ldrb	r2, [r7, #7]
 8001822:	f803 2c14 	strb.w	r2, [r3, #-20]

  packet[index++] = 0x06;
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	1c5a      	adds	r2, r3, #1
 800182a:	61fa      	str	r2, [r7, #28]
 800182c:	3320      	adds	r3, #32
 800182e:	443b      	add	r3, r7
 8001830:	2206      	movs	r2, #6
 8001832:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0x00;
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	61fa      	str	r2, [r7, #28]
 800183c:	3320      	adds	r3, #32
 800183e:	443b      	add	r3, r7
 8001840:	2200      	movs	r2, #0
 8001842:	f803 2c14 	strb.w	r2, [r3, #-20]

  packet[index++] = 0x03; // Write
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	61fa      	str	r2, [r7, #28]
 800184c:	3320      	adds	r3, #32
 800184e:	443b      	add	r3, r7
 8001850:	2203      	movs	r2, #3
 8001852:	f803 2c14 	strb.w	r2, [r3, #-20]

  packet[index++] = 0x0B;
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	1c5a      	adds	r2, r3, #1
 800185a:	61fa      	str	r2, [r7, #28]
 800185c:	3320      	adds	r3, #32
 800185e:	443b      	add	r3, r7
 8001860:	220b      	movs	r2, #11
 8001862:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0x00;
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	1c5a      	adds	r2, r3, #1
 800186a:	61fa      	str	r2, [r7, #28]
 800186c:	3320      	adds	r3, #32
 800186e:	443b      	add	r3, r7
 8001870:	2200      	movs	r2, #0
 8001872:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = 0x01;
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	1c5a      	adds	r2, r3, #1
 800187a:	61fa      	str	r2, [r7, #28]
 800187c:	3320      	adds	r3, #32
 800187e:	443b      	add	r3, r7
 8001880:	2201      	movs	r2, #1
 8001882:	f803 2c14 	strb.w	r2, [r3, #-20]

  unsigned short crc = update_crc(0, packet, index);
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	b29a      	uxth	r2, r3
 800188a:	f107 030c 	add.w	r3, r7, #12
 800188e:	4619      	mov	r1, r3
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff fea5 	bl	80015e0 <update_crc>
 8001896:	4603      	mov	r3, r0
 8001898:	837b      	strh	r3, [r7, #26]
  packet[index++] = crc & 0xFF;
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	1c5a      	adds	r2, r3, #1
 800189e:	61fa      	str	r2, [r7, #28]
 80018a0:	8b7a      	ldrh	r2, [r7, #26]
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	3320      	adds	r3, #32
 80018a6:	443b      	add	r3, r7
 80018a8:	f803 2c14 	strb.w	r2, [r3, #-20]
  packet[index++] = (crc >> 8) & 0xFF;
 80018ac:	8b7b      	ldrh	r3, [r7, #26]
 80018ae:	0a1b      	lsrs	r3, r3, #8
 80018b0:	b299      	uxth	r1, r3
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	1c5a      	adds	r2, r3, #1
 80018b6:	61fa      	str	r2, [r7, #28]
 80018b8:	b2ca      	uxtb	r2, r1
 80018ba:	3320      	adds	r3, #32
 80018bc:	443b      	add	r3, r7
 80018be:	f803 2c14 	strb.w	r2, [r3, #-20]

  writePacket3(packet, index);
 80018c2:	69fa      	ldr	r2, [r7, #28]
 80018c4:	f107 030c 	add.w	r3, r7, #12
 80018c8:	4611      	mov	r1, r2
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff fc8e 	bl	80011ec <writePacket3>
}
 80018d0:	bf00      	nop
 80018d2:	3720      	adds	r7, #32
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <sendGoalVelocity>:

void sendGoalVelocity(uint8_t motor_id, int32_t velocity) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	6039      	str	r1, [r7, #0]
 80018e2:	71fb      	strb	r3, [r7, #7]
  uint8_t packet[16];
  size_t index = 0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61fb      	str	r3, [r7, #28]

  packet[index++] = 0xFF;
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	1c5a      	adds	r2, r3, #1
 80018ec:	61fa      	str	r2, [r7, #28]
 80018ee:	3320      	adds	r3, #32
 80018f0:	443b      	add	r3, r7
 80018f2:	22ff      	movs	r2, #255	@ 0xff
 80018f4:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = 0xFF;
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	1c5a      	adds	r2, r3, #1
 80018fc:	61fa      	str	r2, [r7, #28]
 80018fe:	3320      	adds	r3, #32
 8001900:	443b      	add	r3, r7
 8001902:	22ff      	movs	r2, #255	@ 0xff
 8001904:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = 0xFD;
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	1c5a      	adds	r2, r3, #1
 800190c:	61fa      	str	r2, [r7, #28]
 800190e:	3320      	adds	r3, #32
 8001910:	443b      	add	r3, r7
 8001912:	22fd      	movs	r2, #253	@ 0xfd
 8001914:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = 0x00;
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	61fa      	str	r2, [r7, #28]
 800191e:	3320      	adds	r3, #32
 8001920:	443b      	add	r3, r7
 8001922:	2200      	movs	r2, #0
 8001924:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = motor_id; // ID
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	1c5a      	adds	r2, r3, #1
 800192c:	61fa      	str	r2, [r7, #28]
 800192e:	3320      	adds	r3, #32
 8001930:	443b      	add	r3, r7
 8001932:	79fa      	ldrb	r2, [r7, #7]
 8001934:	f803 2c18 	strb.w	r2, [r3, #-24]

  packet[index++] = 0x09;
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	1c5a      	adds	r2, r3, #1
 800193c:	61fa      	str	r2, [r7, #28]
 800193e:	3320      	adds	r3, #32
 8001940:	443b      	add	r3, r7
 8001942:	2209      	movs	r2, #9
 8001944:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = 0x00;
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	1c5a      	adds	r2, r3, #1
 800194c:	61fa      	str	r2, [r7, #28]
 800194e:	3320      	adds	r3, #32
 8001950:	443b      	add	r3, r7
 8001952:	2200      	movs	r2, #0
 8001954:	f803 2c18 	strb.w	r2, [r3, #-24]

  packet[index++] = 0x03; // Write
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	1c5a      	adds	r2, r3, #1
 800195c:	61fa      	str	r2, [r7, #28]
 800195e:	3320      	adds	r3, #32
 8001960:	443b      	add	r3, r7
 8001962:	2203      	movs	r2, #3
 8001964:	f803 2c18 	strb.w	r2, [r3, #-24]

  packet[index++] = 0x68;
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	1c5a      	adds	r2, r3, #1
 800196c:	61fa      	str	r2, [r7, #28]
 800196e:	3320      	adds	r3, #32
 8001970:	443b      	add	r3, r7
 8001972:	2268      	movs	r2, #104	@ 0x68
 8001974:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = 0x00;
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	61fa      	str	r2, [r7, #28]
 800197e:	3320      	adds	r3, #32
 8001980:	443b      	add	r3, r7
 8001982:	2200      	movs	r2, #0
 8001984:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = (velocity & 0xFF);
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	1c5a      	adds	r2, r3, #1
 800198c:	61fa      	str	r2, [r7, #28]
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	3320      	adds	r3, #32
 8001994:	443b      	add	r3, r7
 8001996:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = (velocity >> 8) & 0xFF;
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	1219      	asrs	r1, r3, #8
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	1c5a      	adds	r2, r3, #1
 80019a2:	61fa      	str	r2, [r7, #28]
 80019a4:	b2ca      	uxtb	r2, r1
 80019a6:	3320      	adds	r3, #32
 80019a8:	443b      	add	r3, r7
 80019aa:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = (velocity >> 16) & 0xFF;
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	1419      	asrs	r1, r3, #16
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	1c5a      	adds	r2, r3, #1
 80019b6:	61fa      	str	r2, [r7, #28]
 80019b8:	b2ca      	uxtb	r2, r1
 80019ba:	3320      	adds	r3, #32
 80019bc:	443b      	add	r3, r7
 80019be:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = (velocity >> 24) & 0xFF;
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	0e19      	lsrs	r1, r3, #24
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	1c5a      	adds	r2, r3, #1
 80019ca:	61fa      	str	r2, [r7, #28]
 80019cc:	b2ca      	uxtb	r2, r1
 80019ce:	3320      	adds	r3, #32
 80019d0:	443b      	add	r3, r7
 80019d2:	f803 2c18 	strb.w	r2, [r3, #-24]

  unsigned short crc = update_crc(0, packet, index);
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	b29a      	uxth	r2, r3
 80019da:	f107 0308 	add.w	r3, r7, #8
 80019de:	4619      	mov	r1, r3
 80019e0:	2000      	movs	r0, #0
 80019e2:	f7ff fdfd 	bl	80015e0 <update_crc>
 80019e6:	4603      	mov	r3, r0
 80019e8:	837b      	strh	r3, [r7, #26]
  packet[index++] = crc & 0xFF;
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	1c5a      	adds	r2, r3, #1
 80019ee:	61fa      	str	r2, [r7, #28]
 80019f0:	8b7a      	ldrh	r2, [r7, #26]
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	3320      	adds	r3, #32
 80019f6:	443b      	add	r3, r7
 80019f8:	f803 2c18 	strb.w	r2, [r3, #-24]
  packet[index++] = (crc >> 8) & 0xFF;
 80019fc:	8b7b      	ldrh	r3, [r7, #26]
 80019fe:	0a1b      	lsrs	r3, r3, #8
 8001a00:	b299      	uxth	r1, r3
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	61fa      	str	r2, [r7, #28]
 8001a08:	b2ca      	uxtb	r2, r1
 8001a0a:	3320      	adds	r3, #32
 8001a0c:	443b      	add	r3, r7
 8001a0e:	f803 2c18 	strb.w	r2, [r3, #-24]

  writePacket3(packet, index);
 8001a12:	69fa      	ldr	r2, [r7, #28]
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	4611      	mov	r1, r2
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fbe6 	bl	80011ec <writePacket3>
}
 8001a20:	bf00      	nop
 8001a22:	3720      	adds	r7, #32
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <convertlineangVelToSpeed>:

void convertlineangVelToSpeed(int32_t linear_vel, int32_t angular_vel) {
 8001a28:	b5b0      	push	{r4, r5, r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
	velocity_0 = linear_vel + (angular_vel * 0.9);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7fe fe64 	bl	8000700 <__aeabi_i2d>
 8001a38:	4604      	mov	r4, r0
 8001a3a:	460d      	mov	r5, r1
 8001a3c:	6838      	ldr	r0, [r7, #0]
 8001a3e:	f7fe fe5f 	bl	8000700 <__aeabi_i2d>
 8001a42:	a31b      	add	r3, pc, #108	@ (adr r3, 8001ab0 <convertlineangVelToSpeed+0x88>)
 8001a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a48:	f7fe fbde 	bl	8000208 <__aeabi_dmul>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4620      	mov	r0, r4
 8001a52:	4629      	mov	r1, r5
 8001a54:	f7fe fd08 	bl	8000468 <__adddf3>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	f7fe feb8 	bl	80007d4 <__aeabi_d2f>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4a14      	ldr	r2, [pc, #80]	@ (8001ab8 <convertlineangVelToSpeed+0x90>)
 8001a68:	6013      	str	r3, [r2, #0]
	velocity_1 = linear_vel - (angular_vel * 0.9);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7fe fe48 	bl	8000700 <__aeabi_i2d>
 8001a70:	4604      	mov	r4, r0
 8001a72:	460d      	mov	r5, r1
 8001a74:	6838      	ldr	r0, [r7, #0]
 8001a76:	f7fe fe43 	bl	8000700 <__aeabi_i2d>
 8001a7a:	a30d      	add	r3, pc, #52	@ (adr r3, 8001ab0 <convertlineangVelToSpeed+0x88>)
 8001a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a80:	f7fe fbc2 	bl	8000208 <__aeabi_dmul>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4620      	mov	r0, r4
 8001a8a:	4629      	mov	r1, r5
 8001a8c:	f7fe fcea 	bl	8000464 <__aeabi_dsub>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4610      	mov	r0, r2
 8001a96:	4619      	mov	r1, r3
 8001a98:	f7fe fe9c 	bl	80007d4 <__aeabi_d2f>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4a07      	ldr	r2, [pc, #28]	@ (8001abc <convertlineangVelToSpeed+0x94>)
 8001aa0:	6013      	str	r3, [r2, #0]
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	f3af 8000 	nop.w
 8001ab0:	cccccccd 	.word	0xcccccccd
 8001ab4:	3feccccc 	.word	0x3feccccc
 8001ab8:	2000023c 	.word	0x2000023c
 8001abc:	20000240 	.word	0x20000240

08001ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ac4:	b672      	cpsid	i
}
 8001ac6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac8:	bf00      	nop
 8001aca:	e7fd      	b.n	8001ac8 <Error_Handler+0x8>

08001acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	4b10      	ldr	r3, [pc, #64]	@ (8001b18 <HAL_MspInit+0x4c>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ada:	4a0f      	ldr	r2, [pc, #60]	@ (8001b18 <HAL_MspInit+0x4c>)
 8001adc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b18 <HAL_MspInit+0x4c>)
 8001ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	603b      	str	r3, [r7, #0]
 8001af2:	4b09      	ldr	r3, [pc, #36]	@ (8001b18 <HAL_MspInit+0x4c>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af6:	4a08      	ldr	r2, [pc, #32]	@ (8001b18 <HAL_MspInit+0x4c>)
 8001af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001afc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001afe:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <HAL_MspInit+0x4c>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	603b      	str	r3, [r7, #0]
 8001b08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	40023800 	.word	0x40023800

08001b1c <LL_USART_IsActiveFlag_ORE>:
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0308 	and.w	r3, r3, #8
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	bf0c      	ite	eq
 8001b30:	2301      	moveq	r3, #1
 8001b32:	2300      	movne	r3, #0
 8001b34:	b2db      	uxtb	r3, r3
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <LL_USART_IsActiveFlag_IDLE>:
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0310 	and.w	r3, r3, #16
 8001b52:	2b10      	cmp	r3, #16
 8001b54:	bf0c      	ite	eq
 8001b56:	2301      	moveq	r3, #1
 8001b58:	2300      	movne	r3, #0
 8001b5a:	b2db      	uxtb	r3, r3
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <LL_USART_ClearFlag_ORE>:
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001b76:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
}
 8001b80:	bf00      	nop
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <LL_USART_ClearFlag_IDLE>:
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
}
 8001ba4:	bf00      	nop
 8001ba6:	3714      	adds	r7, #20
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	619a      	str	r2, [r3, #24]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <LL_DMA_EnableStream>:
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8001bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8001c08 <LL_DMA_EnableStream+0x3c>)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	4413      	add	r3, r2
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	461a      	mov	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	4413      	add	r3, r2
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4908      	ldr	r1, [pc, #32]	@ (8001c08 <LL_DMA_EnableStream+0x3c>)
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	440a      	add	r2, r1
 8001bec:	7812      	ldrb	r2, [r2, #0]
 8001bee:	4611      	mov	r1, r2
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	440a      	add	r2, r1
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6013      	str	r3, [r2, #0]
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	0800628c 	.word	0x0800628c

08001c0c <LL_DMA_DisableStream>:
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8001c16:	4a0c      	ldr	r2, [pc, #48]	@ (8001c48 <LL_DMA_DisableStream+0x3c>)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	461a      	mov	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	4413      	add	r3, r2
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4908      	ldr	r1, [pc, #32]	@ (8001c48 <LL_DMA_DisableStream+0x3c>)
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	440a      	add	r2, r1
 8001c2c:	7812      	ldrb	r2, [r2, #0]
 8001c2e:	4611      	mov	r1, r2
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	440a      	add	r2, r1
 8001c34:	f023 0301 	bic.w	r3, r3, #1
 8001c38:	6013      	str	r3, [r2, #0]
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	0800628c 	.word	0x0800628c

08001c4c <LL_DMA_SetDataLength>:
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8001c58:	4a0d      	ldr	r2, [pc, #52]	@ (8001c90 <LL_DMA_SetDataLength+0x44>)
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4413      	add	r3, r2
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	0c1b      	lsrs	r3, r3, #16
 8001c6a:	041b      	lsls	r3, r3, #16
 8001c6c:	4908      	ldr	r1, [pc, #32]	@ (8001c90 <LL_DMA_SetDataLength+0x44>)
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	440a      	add	r2, r1
 8001c72:	7812      	ldrb	r2, [r2, #0]
 8001c74:	4611      	mov	r1, r2
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	440a      	add	r2, r1
 8001c7a:	4611      	mov	r1, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	604b      	str	r3, [r1, #4]
}
 8001c82:	bf00      	nop
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	0800628c 	.word	0x0800628c

08001c94 <LL_DMA_GetDataLength>:
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT));
 8001c9e:	4a07      	ldr	r2, [pc, #28]	@ (8001cbc <LL_DMA_GetDataLength+0x28>)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4413      	add	r3, r2
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	b29b      	uxth	r3, r3
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	0800628c 	.word	0x0800628c

08001cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cc4:	bf00      	nop
 8001cc6:	e7fd      	b.n	8001cc4 <NMI_Handler+0x4>

08001cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ccc:	bf00      	nop
 8001cce:	e7fd      	b.n	8001ccc <HardFault_Handler+0x4>

08001cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd4:	bf00      	nop
 8001cd6:	e7fd      	b.n	8001cd4 <MemManage_Handler+0x4>

08001cd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cdc:	bf00      	nop
 8001cde:	e7fd      	b.n	8001cdc <BusFault_Handler+0x4>

08001ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce4:	bf00      	nop
 8001ce6:	e7fd      	b.n	8001ce4 <UsageFault_Handler+0x4>

08001ce8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr

08001d12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d16:	f000 fd39 	bl	800278c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Stream3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d30:	4802      	ldr	r0, [pc, #8]	@ (8001d3c <ADC_IRQHandler+0x10>)
 8001d32:	f000 fd8e 	bl	8002852 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000028 	.word	0x20000028

08001d40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(LL_USART_IsActiveFlag_IDLE(USART1)) {
 8001d46:	482d      	ldr	r0, [pc, #180]	@ (8001dfc <USART1_IRQHandler+0xbc>)
 8001d48:	f7ff fefb 	bl	8001b42 <LL_USART_IsActiveFlag_IDLE>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d047      	beq.n	8001de2 <USART1_IRQHandler+0xa2>
		int len = RX_BUFFER_SIZE - LL_DMA_GetDataLength(DMA2, LL_DMA_STREAM_2);
 8001d52:	2102      	movs	r1, #2
 8001d54:	482a      	ldr	r0, [pc, #168]	@ (8001e00 <USART1_IRQHandler+0xc0>)
 8001d56:	f7ff ff9d 	bl	8001c94 <LL_DMA_GetDataLength>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001d60:	607b      	str	r3, [r7, #4]

		LL_GPIO_SetOutputPin(GPIOD, LL_GPIO_PIN_2);
 8001d62:	2104      	movs	r1, #4
 8001d64:	4827      	ldr	r0, [pc, #156]	@ (8001e04 <USART1_IRQHandler+0xc4>)
 8001d66:	f7ff ff23 	bl	8001bb0 <LL_GPIO_SetOutputPin>

		if(len >= 10) {
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b09      	cmp	r3, #9
 8001d6e:	dd27      	ble.n	8001dc0 <USART1_IRQHandler+0x80>
			if(PCrxBuffer[0] == 0x19 && PCrxBuffer[9] == 0x03) {
 8001d70:	4b25      	ldr	r3, [pc, #148]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b19      	cmp	r3, #25
 8001d76:	d123      	bne.n	8001dc0 <USART1_IRQHandler+0x80>
 8001d78:	4b23      	ldr	r3, [pc, #140]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001d7a:	7a5b      	ldrb	r3, [r3, #9]
 8001d7c:	2b03      	cmp	r3, #3
 8001d7e:	d11f      	bne.n	8001dc0 <USART1_IRQHandler+0x80>
				linear_vel = (PCrxBuffer[1] << 24) | (PCrxBuffer[2] << 16) | (PCrxBuffer[3] << 8) | PCrxBuffer[4];
 8001d80:	4b21      	ldr	r3, [pc, #132]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001d82:	785b      	ldrb	r3, [r3, #1]
 8001d84:	061a      	lsls	r2, r3, #24
 8001d86:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001d88:	789b      	ldrb	r3, [r3, #2]
 8001d8a:	041b      	lsls	r3, r3, #16
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001d90:	78db      	ldrb	r3, [r3, #3]
 8001d92:	021b      	lsls	r3, r3, #8
 8001d94:	4313      	orrs	r3, r2
 8001d96:	4a1c      	ldr	r2, [pc, #112]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001d98:	7912      	ldrb	r2, [r2, #4]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	4a1b      	ldr	r2, [pc, #108]	@ (8001e0c <USART1_IRQHandler+0xcc>)
 8001d9e:	6013      	str	r3, [r2, #0]
				angular_vel = (PCrxBuffer[5] << 24) | (PCrxBuffer[6] << 16) | (PCrxBuffer[7] << 8) | PCrxBuffer[8];
 8001da0:	4b19      	ldr	r3, [pc, #100]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001da2:	795b      	ldrb	r3, [r3, #5]
 8001da4:	061a      	lsls	r2, r3, #24
 8001da6:	4b18      	ldr	r3, [pc, #96]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001da8:	799b      	ldrb	r3, [r3, #6]
 8001daa:	041b      	lsls	r3, r3, #16
 8001dac:	431a      	orrs	r2, r3
 8001dae:	4b16      	ldr	r3, [pc, #88]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001db0:	79db      	ldrb	r3, [r3, #7]
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	4313      	orrs	r3, r2
 8001db6:	4a14      	ldr	r2, [pc, #80]	@ (8001e08 <USART1_IRQHandler+0xc8>)
 8001db8:	7a12      	ldrb	r2, [r2, #8]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	4a14      	ldr	r2, [pc, #80]	@ (8001e10 <USART1_IRQHandler+0xd0>)
 8001dbe:	6013      	str	r3, [r2, #0]
			}
		}
		LL_USART_ClearFlag_IDLE(USART1);
 8001dc0:	480e      	ldr	r0, [pc, #56]	@ (8001dfc <USART1_IRQHandler+0xbc>)
 8001dc2:	f7ff fee3 	bl	8001b8c <LL_USART_ClearFlag_IDLE>
		LL_DMA_DisableStream(DMA2, LL_DMA_STREAM_2);
 8001dc6:	2102      	movs	r1, #2
 8001dc8:	480d      	ldr	r0, [pc, #52]	@ (8001e00 <USART1_IRQHandler+0xc0>)
 8001dca:	f7ff ff1f 	bl	8001c0c <LL_DMA_DisableStream>
		LL_DMA_SetDataLength(DMA2, LL_DMA_STREAM_2, RX_BUFFER_SIZE);
 8001dce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001dd2:	2102      	movs	r1, #2
 8001dd4:	480a      	ldr	r0, [pc, #40]	@ (8001e00 <USART1_IRQHandler+0xc0>)
 8001dd6:	f7ff ff39 	bl	8001c4c <LL_DMA_SetDataLength>
		LL_DMA_EnableStream(DMA2, LL_DMA_STREAM_2);
 8001dda:	2102      	movs	r1, #2
 8001ddc:	4808      	ldr	r0, [pc, #32]	@ (8001e00 <USART1_IRQHandler+0xc0>)
 8001dde:	f7ff fef5 	bl	8001bcc <LL_DMA_EnableStream>
	}

	if(LL_USART_IsActiveFlag_ORE(USART1))
 8001de2:	4806      	ldr	r0, [pc, #24]	@ (8001dfc <USART1_IRQHandler+0xbc>)
 8001de4:	f7ff fe9a 	bl	8001b1c <LL_USART_IsActiveFlag_ORE>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d002      	beq.n	8001df4 <USART1_IRQHandler+0xb4>
		LL_USART_ClearFlag_ORE(USART1);
 8001dee:	4803      	ldr	r0, [pc, #12]	@ (8001dfc <USART1_IRQHandler+0xbc>)
 8001df0:	f7ff feba 	bl	8001b68 <LL_USART_ClearFlag_ORE>
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40011000 	.word	0x40011000
 8001e00:	40026400 	.word	0x40026400
 8001e04:	40020c00 	.word	0x40020c00
 8001e08:	2000013c 	.word	0x2000013c
 8001e0c:	20000244 	.word	0x20000244
 8001e10:	20000248 	.word	0x20000248

08001e14 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0

  /* USER CODE END USART3_IRQn 0 */
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
	...

08001e24 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001e28:	4802      	ldr	r0, [pc, #8]	@ (8001e34 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8001e2a:	f002 fefd 	bl	8004c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	2000024c 	.word	0x2000024c

08001e38 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e3c:	4802      	ldr	r0, [pc, #8]	@ (8001e48 <DMA2_Stream0_IRQHandler+0x10>)
 8001e3e:	f001 fc19 	bl	8003674 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000070 	.word	0x20000070

08001e4c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2_Stream2_IRQn 0 */

  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2_Stream7_IRQn 0 */

  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e6c:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <SystemInit+0x20>)
 8001e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e72:	4a05      	ldr	r2, [pc, #20]	@ (8001e88 <SystemInit+0x20>)
 8001e74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e92:	f107 0308 	add.w	r3, r7, #8
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]
 8001e9c:	609a      	str	r2, [r3, #8]
 8001e9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea0:	463b      	mov	r3, r7
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001eaa:	4a1f      	ldr	r2, [pc, #124]	@ (8001f28 <MX_TIM8_Init+0x9c>)
 8001eac:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8001eae:	4b1d      	ldr	r3, [pc, #116]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001eb0:	22b3      	movs	r2, #179	@ 0xb3
 8001eb2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 10000-1;
 8001eba:	4b1a      	ldr	r3, [pc, #104]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001ebc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001ec0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec2:	4b18      	ldr	r3, [pc, #96]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001ec8:	4b16      	ldr	r3, [pc, #88]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ece:	4b15      	ldr	r3, [pc, #84]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001ed4:	4813      	ldr	r0, [pc, #76]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001ed6:	f002 fde7 	bl	8004aa8 <HAL_TIM_Base_Init>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001ee0:	f7ff fdee 	bl	8001ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ee4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ee8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001eea:	f107 0308 	add.w	r3, r7, #8
 8001eee:	4619      	mov	r1, r3
 8001ef0:	480c      	ldr	r0, [pc, #48]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001ef2:	f002 ff89 	bl	8004e08 <HAL_TIM_ConfigClockSource>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8001efc:	f7ff fde0 	bl	8001ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f00:	2320      	movs	r3, #32
 8001f02:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f04:	2300      	movs	r3, #0
 8001f06:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001f08:	463b      	mov	r3, r7
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4805      	ldr	r0, [pc, #20]	@ (8001f24 <MX_TIM8_Init+0x98>)
 8001f0e:	f003 f9bb 	bl	8005288 <HAL_TIMEx_MasterConfigSynchronization>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8001f18:	f7ff fdd2 	bl	8001ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001f1c:	bf00      	nop
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	2000024c 	.word	0x2000024c
 8001f28:	40010400 	.word	0x40010400

08001f2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0e      	ldr	r2, [pc, #56]	@ (8001f74 <HAL_TIM_Base_MspInit+0x48>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d115      	bne.n	8001f6a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]
 8001f42:	4b0d      	ldr	r3, [pc, #52]	@ (8001f78 <HAL_TIM_Base_MspInit+0x4c>)
 8001f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f46:	4a0c      	ldr	r2, [pc, #48]	@ (8001f78 <HAL_TIM_Base_MspInit+0x4c>)
 8001f48:	f043 0302 	orr.w	r3, r3, #2
 8001f4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f78 <HAL_TIM_Base_MspInit+0x4c>)
 8001f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	60fb      	str	r3, [r7, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	202c      	movs	r0, #44	@ 0x2c
 8001f60:	f001 fa4b 	bl	80033fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001f64:	202c      	movs	r0, #44	@ 0x2c
 8001f66:	f001 fa64 	bl	8003432 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001f6a:	bf00      	nop
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40010400 	.word	0x40010400
 8001f78:	40023800 	.word	0x40023800

08001f7c <__NVIC_GetPriorityGrouping>:
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f80:	4b04      	ldr	r3, [pc, #16]	@ (8001f94 <__NVIC_GetPriorityGrouping+0x18>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	0a1b      	lsrs	r3, r3, #8
 8001f86:	f003 0307 	and.w	r3, r3, #7
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	e000ed00 	.word	0xe000ed00

08001f98 <__NVIC_EnableIRQ>:
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	db0b      	blt.n	8001fc2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	f003 021f 	and.w	r2, r3, #31
 8001fb0:	4907      	ldr	r1, [pc, #28]	@ (8001fd0 <__NVIC_EnableIRQ+0x38>)
 8001fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb6:	095b      	lsrs	r3, r3, #5
 8001fb8:	2001      	movs	r0, #1
 8001fba:	fa00 f202 	lsl.w	r2, r0, r2
 8001fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	e000e100 	.word	0xe000e100

08001fd4 <__NVIC_SetPriority>:
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	6039      	str	r1, [r7, #0]
 8001fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	db0a      	blt.n	8001ffe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	490c      	ldr	r1, [pc, #48]	@ (8002020 <__NVIC_SetPriority+0x4c>)
 8001fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff2:	0112      	lsls	r2, r2, #4
 8001ff4:	b2d2      	uxtb	r2, r2
 8001ff6:	440b      	add	r3, r1
 8001ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001ffc:	e00a      	b.n	8002014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	b2da      	uxtb	r2, r3
 8002002:	4908      	ldr	r1, [pc, #32]	@ (8002024 <__NVIC_SetPriority+0x50>)
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	f003 030f 	and.w	r3, r3, #15
 800200a:	3b04      	subs	r3, #4
 800200c:	0112      	lsls	r2, r2, #4
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	440b      	add	r3, r1
 8002012:	761a      	strb	r2, [r3, #24]
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	e000e100 	.word	0xe000e100
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <NVIC_EncodePriority>:
{
 8002028:	b480      	push	{r7}
 800202a:	b089      	sub	sp, #36	@ 0x24
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f003 0307 	and.w	r3, r3, #7
 800203a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	f1c3 0307 	rsb	r3, r3, #7
 8002042:	2b04      	cmp	r3, #4
 8002044:	bf28      	it	cs
 8002046:	2304      	movcs	r3, #4
 8002048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3304      	adds	r3, #4
 800204e:	2b06      	cmp	r3, #6
 8002050:	d902      	bls.n	8002058 <NVIC_EncodePriority+0x30>
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	3b03      	subs	r3, #3
 8002056:	e000      	b.n	800205a <NVIC_EncodePriority+0x32>
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800205c:	f04f 32ff 	mov.w	r2, #4294967295
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43da      	mvns	r2, r3
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	401a      	ands	r2, r3
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002070:	f04f 31ff 	mov.w	r1, #4294967295
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	fa01 f303 	lsl.w	r3, r1, r3
 800207a:	43d9      	mvns	r1, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002080:	4313      	orrs	r3, r2
}
 8002082:	4618      	mov	r0, r3
 8002084:	3724      	adds	r7, #36	@ 0x24
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <LL_USART_Enable>:
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	60da      	str	r2, [r3, #12]
}
 80020a2:	bf00      	nop
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <LL_USART_ConfigAsyncMode>:
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
 80020ba:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	615a      	str	r2, [r3, #20]
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
	...

080020dc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80020e4:	4b08      	ldr	r3, [pc, #32]	@ (8002108 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020e8:	4907      	ldr	r1, [pc, #28]	@ (8002108 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80020f0:	4b05      	ldr	r3, [pc, #20]	@ (8002108 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4013      	ands	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020fa:	68fb      	ldr	r3, [r7, #12]
}
 80020fc:	bf00      	nop
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	40023800 	.word	0x40023800

0800210c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8002114:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002116:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002118:	4907      	ldr	r1, [pc, #28]	@ (8002138 <LL_APB1_GRP1_EnableClock+0x2c>)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4313      	orrs	r3, r2
 800211e:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002120:	4b05      	ldr	r3, [pc, #20]	@ (8002138 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002122:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4013      	ands	r3, r2
 8002128:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800212a:	68fb      	ldr	r3, [r7, #12]
}
 800212c:	bf00      	nop
 800212e:	3714      	adds	r7, #20
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr
 8002138:	40023800 	.word	0x40023800

0800213c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002144:	4b08      	ldr	r3, [pc, #32]	@ (8002168 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002146:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002148:	4907      	ldr	r1, [pc, #28]	@ (8002168 <LL_APB2_GRP1_EnableClock+0x2c>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4313      	orrs	r3, r2
 800214e:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002152:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4013      	ands	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800215a:	68fb      	ldr	r3, [r7, #12]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	40023800 	.word	0x40023800

0800216c <LL_DMA_SetDataTransferDirection>:
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8002178:	4a0d      	ldr	r2, [pc, #52]	@ (80021b0 <LL_DMA_SetDataTransferDirection+0x44>)
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	4413      	add	r3, r2
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	461a      	mov	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	4413      	add	r3, r2
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800218c:	4908      	ldr	r1, [pc, #32]	@ (80021b0 <LL_DMA_SetDataTransferDirection+0x44>)
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	440b      	add	r3, r1
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	4619      	mov	r1, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	440b      	add	r3, r1
 800219a:	4619      	mov	r1, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4313      	orrs	r3, r2
 80021a0:	600b      	str	r3, [r1, #0]
}
 80021a2:	bf00      	nop
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	080062ac 	.word	0x080062ac

080021b4 <LL_DMA_SetMode>:
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 80021c0:	4a0d      	ldr	r2, [pc, #52]	@ (80021f8 <LL_DMA_SetMode+0x44>)
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	4413      	add	r3, r2
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	461a      	mov	r2, r3
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	4413      	add	r3, r2
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 80021d4:	4908      	ldr	r1, [pc, #32]	@ (80021f8 <LL_DMA_SetMode+0x44>)
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	440b      	add	r3, r1
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4619      	mov	r1, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	440b      	add	r3, r1
 80021e2:	4619      	mov	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	600b      	str	r3, [r1, #0]
}
 80021ea:	bf00      	nop
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	080062ac 	.word	0x080062ac

080021fc <LL_DMA_SetPeriphIncMode>:
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8002208:	4a0d      	ldr	r2, [pc, #52]	@ (8002240 <LL_DMA_SetPeriphIncMode+0x44>)
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	4413      	add	r3, r2
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	461a      	mov	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	4413      	add	r3, r2
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800221c:	4908      	ldr	r1, [pc, #32]	@ (8002240 <LL_DMA_SetPeriphIncMode+0x44>)
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	440b      	add	r3, r1
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	4619      	mov	r1, r3
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	440b      	add	r3, r1
 800222a:	4619      	mov	r1, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4313      	orrs	r3, r2
 8002230:	600b      	str	r3, [r1, #0]
}
 8002232:	bf00      	nop
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	080062ac 	.word	0x080062ac

08002244 <LL_DMA_SetMemoryIncMode>:
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8002250:	4a0d      	ldr	r2, [pc, #52]	@ (8002288 <LL_DMA_SetMemoryIncMode+0x44>)
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	4413      	add	r3, r2
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	461a      	mov	r2, r3
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	4413      	add	r3, r2
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002264:	4908      	ldr	r1, [pc, #32]	@ (8002288 <LL_DMA_SetMemoryIncMode+0x44>)
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	440b      	add	r3, r1
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4619      	mov	r1, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	440b      	add	r3, r1
 8002272:	4619      	mov	r1, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4313      	orrs	r3, r2
 8002278:	600b      	str	r3, [r1, #0]
}
 800227a:	bf00      	nop
 800227c:	3714      	adds	r7, #20
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	080062ac 	.word	0x080062ac

0800228c <LL_DMA_SetPeriphSize>:
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	60b9      	str	r1, [r7, #8]
 8002296:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8002298:	4a0d      	ldr	r2, [pc, #52]	@ (80022d0 <LL_DMA_SetPeriphSize+0x44>)
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	4413      	add	r3, r2
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	461a      	mov	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4413      	add	r3, r2
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80022ac:	4908      	ldr	r1, [pc, #32]	@ (80022d0 <LL_DMA_SetPeriphSize+0x44>)
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	440b      	add	r3, r1
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	4619      	mov	r1, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	440b      	add	r3, r1
 80022ba:	4619      	mov	r1, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4313      	orrs	r3, r2
 80022c0:	600b      	str	r3, [r1, #0]
}
 80022c2:	bf00      	nop
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	080062ac 	.word	0x080062ac

080022d4 <LL_DMA_SetMemorySize>:
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 80022e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002318 <LL_DMA_SetMemorySize+0x44>)
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	4413      	add	r3, r2
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	461a      	mov	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	4413      	add	r3, r2
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 80022f4:	4908      	ldr	r1, [pc, #32]	@ (8002318 <LL_DMA_SetMemorySize+0x44>)
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	440b      	add	r3, r1
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	4619      	mov	r1, r3
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	440b      	add	r3, r1
 8002302:	4619      	mov	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4313      	orrs	r3, r2
 8002308:	600b      	str	r3, [r1, #0]
}
 800230a:	bf00      	nop
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	080062ac 	.word	0x080062ac

0800231c <LL_DMA_SetStreamPriorityLevel>:
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8002328:	4a0d      	ldr	r2, [pc, #52]	@ (8002360 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	4413      	add	r3, r2
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	461a      	mov	r2, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4413      	add	r3, r2
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800233c:	4908      	ldr	r1, [pc, #32]	@ (8002360 <LL_DMA_SetStreamPriorityLevel+0x44>)
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	440b      	add	r3, r1
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	4619      	mov	r1, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	440b      	add	r3, r1
 800234a:	4619      	mov	r1, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4313      	orrs	r3, r2
 8002350:	600b      	str	r3, [r1, #0]
}
 8002352:	bf00      	nop
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	080062ac 	.word	0x080062ac

08002364 <LL_DMA_SetChannelSelection>:
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8002370:	4a0d      	ldr	r2, [pc, #52]	@ (80023a8 <LL_DMA_SetChannelSelection+0x44>)
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	4413      	add	r3, r2
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4413      	add	r3, r2
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8002384:	4908      	ldr	r1, [pc, #32]	@ (80023a8 <LL_DMA_SetChannelSelection+0x44>)
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	440b      	add	r3, r1
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	4619      	mov	r1, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	440b      	add	r3, r1
 8002392:	4619      	mov	r1, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4313      	orrs	r3, r2
 8002398:	600b      	str	r3, [r1, #0]
}
 800239a:	bf00      	nop
 800239c:	3714      	adds	r7, #20
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	080062ac 	.word	0x080062ac

080023ac <LL_DMA_DisableFifoMode>:
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 80023b6:	4a0c      	ldr	r2, [pc, #48]	@ (80023e8 <LL_DMA_DisableFifoMode+0x3c>)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	4413      	add	r3, r2
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	461a      	mov	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4413      	add	r3, r2
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	4908      	ldr	r1, [pc, #32]	@ (80023e8 <LL_DMA_DisableFifoMode+0x3c>)
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	440a      	add	r2, r1
 80023cc:	7812      	ldrb	r2, [r2, #0]
 80023ce:	4611      	mov	r1, r2
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	440a      	add	r2, r1
 80023d4:	f023 0304 	bic.w	r3, r3, #4
 80023d8:	6153      	str	r3, [r2, #20]
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	080062ac 	.word	0x080062ac

080023ec <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08e      	sub	sp, #56	@ 0x38
 80023f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80023f2:	f107 031c 	add.w	r3, r7, #28
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
 80023fc:	609a      	str	r2, [r3, #8]
 80023fe:	60da      	str	r2, [r3, #12]
 8002400:	611a      	str	r2, [r3, #16]
 8002402:	615a      	str	r2, [r3, #20]
 8002404:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002406:	1d3b      	adds	r3, r7, #4
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	60da      	str	r2, [r3, #12]
 8002412:	611a      	str	r2, [r3, #16]
 8002414:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002416:	2010      	movs	r0, #16
 8002418:	f7ff fe90 	bl	800213c <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800241c:	2002      	movs	r0, #2
 800241e:	f7ff fe5d 	bl	80020dc <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002422:	23c0      	movs	r3, #192	@ 0xc0
 8002424:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002426:	2302      	movs	r3, #2
 8002428:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800242a:	2303      	movs	r3, #3
 800242c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800242e:	2300      	movs	r3, #0
 8002430:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002436:	2307      	movs	r3, #7
 8002438:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800243a:	1d3b      	adds	r3, r7, #4
 800243c:	4619      	mov	r1, r3
 800243e:	4848      	ldr	r0, [pc, #288]	@ (8002560 <MX_USART1_UART_Init+0x174>)
 8002440:	f003 f8fd 	bl	800563e <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_2, LL_DMA_CHANNEL_4);
 8002444:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002448:	2102      	movs	r1, #2
 800244a:	4846      	ldr	r0, [pc, #280]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 800244c:	f7ff ff8a 	bl	8002364 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_2, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002450:	2200      	movs	r2, #0
 8002452:	2102      	movs	r1, #2
 8002454:	4843      	ldr	r0, [pc, #268]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 8002456:	f7ff fe89 	bl	800216c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_2, LL_DMA_PRIORITY_LOW);
 800245a:	2200      	movs	r2, #0
 800245c:	2102      	movs	r1, #2
 800245e:	4841      	ldr	r0, [pc, #260]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 8002460:	f7ff ff5c 	bl	800231c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_2, LL_DMA_MODE_CIRCULAR);
 8002464:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002468:	2102      	movs	r1, #2
 800246a:	483e      	ldr	r0, [pc, #248]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 800246c:	f7ff fea2 	bl	80021b4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_2, LL_DMA_PERIPH_NOINCREMENT);
 8002470:	2200      	movs	r2, #0
 8002472:	2102      	movs	r1, #2
 8002474:	483b      	ldr	r0, [pc, #236]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 8002476:	f7ff fec1 	bl	80021fc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_2, LL_DMA_MEMORY_INCREMENT);
 800247a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800247e:	2102      	movs	r1, #2
 8002480:	4838      	ldr	r0, [pc, #224]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 8002482:	f7ff fedf 	bl	8002244 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_2, LL_DMA_PDATAALIGN_BYTE);
 8002486:	2200      	movs	r2, #0
 8002488:	2102      	movs	r1, #2
 800248a:	4836      	ldr	r0, [pc, #216]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 800248c:	f7ff fefe 	bl	800228c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_2, LL_DMA_MDATAALIGN_BYTE);
 8002490:	2200      	movs	r2, #0
 8002492:	2102      	movs	r1, #2
 8002494:	4833      	ldr	r0, [pc, #204]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 8002496:	f7ff ff1d 	bl	80022d4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_2);
 800249a:	2102      	movs	r1, #2
 800249c:	4831      	ldr	r0, [pc, #196]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 800249e:	f7ff ff85 	bl	80023ac <LL_DMA_DisableFifoMode>

  /* USART1_TX Init */
  LL_DMA_SetChannelSelection(DMA2, LL_DMA_STREAM_7, LL_DMA_CHANNEL_4);
 80024a2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024a6:	2107      	movs	r1, #7
 80024a8:	482e      	ldr	r0, [pc, #184]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024aa:	f7ff ff5b 	bl	8002364 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA2, LL_DMA_STREAM_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80024ae:	2240      	movs	r2, #64	@ 0x40
 80024b0:	2107      	movs	r1, #7
 80024b2:	482c      	ldr	r0, [pc, #176]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024b4:	f7ff fe5a 	bl	800216c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA2, LL_DMA_STREAM_7, LL_DMA_PRIORITY_LOW);
 80024b8:	2200      	movs	r2, #0
 80024ba:	2107      	movs	r1, #7
 80024bc:	4829      	ldr	r0, [pc, #164]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024be:	f7ff ff2d 	bl	800231c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA2, LL_DMA_STREAM_7, LL_DMA_MODE_CIRCULAR);
 80024c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024c6:	2107      	movs	r1, #7
 80024c8:	4826      	ldr	r0, [pc, #152]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024ca:	f7ff fe73 	bl	80021b4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA2, LL_DMA_STREAM_7, LL_DMA_PERIPH_NOINCREMENT);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2107      	movs	r1, #7
 80024d2:	4824      	ldr	r0, [pc, #144]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024d4:	f7ff fe92 	bl	80021fc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA2, LL_DMA_STREAM_7, LL_DMA_MEMORY_INCREMENT);
 80024d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024dc:	2107      	movs	r1, #7
 80024de:	4821      	ldr	r0, [pc, #132]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024e0:	f7ff feb0 	bl	8002244 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA2, LL_DMA_STREAM_7, LL_DMA_PDATAALIGN_BYTE);
 80024e4:	2200      	movs	r2, #0
 80024e6:	2107      	movs	r1, #7
 80024e8:	481e      	ldr	r0, [pc, #120]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024ea:	f7ff fecf 	bl	800228c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA2, LL_DMA_STREAM_7, LL_DMA_MDATAALIGN_BYTE);
 80024ee:	2200      	movs	r2, #0
 80024f0:	2107      	movs	r1, #7
 80024f2:	481c      	ldr	r0, [pc, #112]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024f4:	f7ff feee 	bl	80022d4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA2, LL_DMA_STREAM_7);
 80024f8:	2107      	movs	r1, #7
 80024fa:	481a      	ldr	r0, [pc, #104]	@ (8002564 <MX_USART1_UART_Init+0x178>)
 80024fc:	f7ff ff56 	bl	80023ac <LL_DMA_DisableFifoMode>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002500:	f7ff fd3c 	bl	8001f7c <__NVIC_GetPriorityGrouping>
 8002504:	4603      	mov	r3, r0
 8002506:	2200      	movs	r2, #0
 8002508:	2100      	movs	r1, #0
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff fd8c 	bl	8002028 <NVIC_EncodePriority>
 8002510:	4603      	mov	r3, r0
 8002512:	4619      	mov	r1, r3
 8002514:	2025      	movs	r0, #37	@ 0x25
 8002516:	f7ff fd5d 	bl	8001fd4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 800251a:	2025      	movs	r0, #37	@ 0x25
 800251c:	f7ff fd3c 	bl	8001f98 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002520:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002524:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002526:	2300      	movs	r3, #0
 8002528:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800252a:	2300      	movs	r3, #0
 800252c:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800252e:	2300      	movs	r3, #0
 8002530:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002532:	230c      	movs	r3, #12
 8002534:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002536:	2300      	movs	r3, #0
 8002538:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800253a:	2300      	movs	r3, #0
 800253c:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 800253e:	f107 031c 	add.w	r3, r7, #28
 8002542:	4619      	mov	r1, r3
 8002544:	4808      	ldr	r0, [pc, #32]	@ (8002568 <MX_USART1_UART_Init+0x17c>)
 8002546:	f003 fcd7 	bl	8005ef8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 800254a:	4807      	ldr	r0, [pc, #28]	@ (8002568 <MX_USART1_UART_Init+0x17c>)
 800254c:	f7ff fdaf 	bl	80020ae <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002550:	4805      	ldr	r0, [pc, #20]	@ (8002568 <MX_USART1_UART_Init+0x17c>)
 8002552:	f7ff fd9c 	bl	800208e <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002556:	bf00      	nop
 8002558:	3738      	adds	r7, #56	@ 0x38
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40020400 	.word	0x40020400
 8002564:	40026400 	.word	0x40026400
 8002568:	40011000 	.word	0x40011000

0800256c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b08e      	sub	sp, #56	@ 0x38
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002572:	f107 031c 	add.w	r3, r7, #28
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	605a      	str	r2, [r3, #4]
 800257c:	609a      	str	r2, [r3, #8]
 800257e:	60da      	str	r2, [r3, #12]
 8002580:	611a      	str	r2, [r3, #16]
 8002582:	615a      	str	r2, [r3, #20]
 8002584:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002586:	1d3b      	adds	r3, r7, #4
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	60da      	str	r2, [r3, #12]
 8002592:	611a      	str	r2, [r3, #16]
 8002594:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8002596:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800259a:	f7ff fdb7 	bl	800210c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800259e:	2004      	movs	r0, #4
 80025a0:	f7ff fd9c 	bl	80020dc <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PC5   ------> USART3_RX
  PC10   ------> USART3_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_10;
 80025a4:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 80025a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80025aa:	2302      	movs	r3, #2
 80025ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80025ae:	2303      	movs	r3, #3
 80025b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80025ba:	2307      	movs	r3, #7
 80025bc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025be:	1d3b      	adds	r3, r7, #4
 80025c0:	4619      	mov	r1, r3
 80025c2:	4830      	ldr	r0, [pc, #192]	@ (8002684 <MX_USART3_UART_Init+0x118>)
 80025c4:	f003 f83b 	bl	800563e <LL_GPIO_Init>

  /* USART3 DMA Init */

  /* USART3_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_3, LL_DMA_CHANNEL_4);
 80025c8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80025cc:	2103      	movs	r1, #3
 80025ce:	482e      	ldr	r0, [pc, #184]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 80025d0:	f7ff fec8 	bl	8002364 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_3, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80025d4:	2240      	movs	r2, #64	@ 0x40
 80025d6:	2103      	movs	r1, #3
 80025d8:	482b      	ldr	r0, [pc, #172]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 80025da:	f7ff fdc7 	bl	800216c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_3, LL_DMA_PRIORITY_LOW);
 80025de:	2200      	movs	r2, #0
 80025e0:	2103      	movs	r1, #3
 80025e2:	4829      	ldr	r0, [pc, #164]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 80025e4:	f7ff fe9a 	bl	800231c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_3, LL_DMA_MODE_CIRCULAR);
 80025e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80025ec:	2103      	movs	r1, #3
 80025ee:	4826      	ldr	r0, [pc, #152]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 80025f0:	f7ff fde0 	bl	80021b4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_3, LL_DMA_PERIPH_NOINCREMENT);
 80025f4:	2200      	movs	r2, #0
 80025f6:	2103      	movs	r1, #3
 80025f8:	4823      	ldr	r0, [pc, #140]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 80025fa:	f7ff fdff 	bl	80021fc <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_3, LL_DMA_MEMORY_INCREMENT);
 80025fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002602:	2103      	movs	r1, #3
 8002604:	4820      	ldr	r0, [pc, #128]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 8002606:	f7ff fe1d 	bl	8002244 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_3, LL_DMA_PDATAALIGN_BYTE);
 800260a:	2200      	movs	r2, #0
 800260c:	2103      	movs	r1, #3
 800260e:	481e      	ldr	r0, [pc, #120]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 8002610:	f7ff fe3c 	bl	800228c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_3, LL_DMA_MDATAALIGN_BYTE);
 8002614:	2200      	movs	r2, #0
 8002616:	2103      	movs	r1, #3
 8002618:	481b      	ldr	r0, [pc, #108]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 800261a:	f7ff fe5b 	bl	80022d4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_3);
 800261e:	2103      	movs	r1, #3
 8002620:	4819      	ldr	r0, [pc, #100]	@ (8002688 <MX_USART3_UART_Init+0x11c>)
 8002622:	f7ff fec3 	bl	80023ac <LL_DMA_DisableFifoMode>

  /* USART3 interrupt Init */
  NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002626:	f7ff fca9 	bl	8001f7c <__NVIC_GetPriorityGrouping>
 800262a:	4603      	mov	r3, r0
 800262c:	2200      	movs	r2, #0
 800262e:	2100      	movs	r1, #0
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff fcf9 	bl	8002028 <NVIC_EncodePriority>
 8002636:	4603      	mov	r3, r0
 8002638:	4619      	mov	r1, r3
 800263a:	2027      	movs	r0, #39	@ 0x27
 800263c:	f7ff fcca 	bl	8001fd4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART3_IRQn);
 8002640:	2027      	movs	r0, #39	@ 0x27
 8002642:	f7ff fca9 	bl	8001f98 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 1000000;
 8002646:	4b11      	ldr	r3, [pc, #68]	@ (800268c <MX_USART3_UART_Init+0x120>)
 8002648:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800264a:	2300      	movs	r3, #0
 800264c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800264e:	2300      	movs	r3, #0
 8002650:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002652:	2300      	movs	r3, #0
 8002654:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002656:	230c      	movs	r3, #12
 8002658:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800265a:	2300      	movs	r3, #0
 800265c:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800265e:	2300      	movs	r3, #0
 8002660:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8002662:	f107 031c 	add.w	r3, r7, #28
 8002666:	4619      	mov	r1, r3
 8002668:	4809      	ldr	r0, [pc, #36]	@ (8002690 <MX_USART3_UART_Init+0x124>)
 800266a:	f003 fc45 	bl	8005ef8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 800266e:	4808      	ldr	r0, [pc, #32]	@ (8002690 <MX_USART3_UART_Init+0x124>)
 8002670:	f7ff fd1d 	bl	80020ae <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8002674:	4806      	ldr	r0, [pc, #24]	@ (8002690 <MX_USART3_UART_Init+0x124>)
 8002676:	f7ff fd0a 	bl	800208e <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800267a:	bf00      	nop
 800267c:	3738      	adds	r7, #56	@ 0x38
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40020800 	.word	0x40020800
 8002688:	40026000 	.word	0x40026000
 800268c:	000f4240 	.word	0x000f4240
 8002690:	40004800 	.word	0x40004800

08002694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002698:	f7ff fbe6 	bl	8001e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800269c:	480c      	ldr	r0, [pc, #48]	@ (80026d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800269e:	490d      	ldr	r1, [pc, #52]	@ (80026d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026a0:	4a0d      	ldr	r2, [pc, #52]	@ (80026d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b2:	4a0a      	ldr	r2, [pc, #40]	@ (80026dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026b4:	4c0a      	ldr	r4, [pc, #40]	@ (80026e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80026c2:	f003 fca1 	bl	8006008 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026c6:	f7fe fe13 	bl	80012f0 <main>
  bx  lr    
 80026ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80026d8:	080062cc 	.word	0x080062cc
  ldr r2, =_sbss
 80026dc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80026e0:	20000298 	.word	0x20000298

080026e4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026e4:	e7fe      	b.n	80026e4 <CAN1_RX0_IRQHandler>
	...

080026e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002728 <HAL_Init+0x40>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002728 <HAL_Init+0x40>)
 80026f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002728 <HAL_Init+0x40>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002728 <HAL_Init+0x40>)
 80026fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002702:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002704:	4b08      	ldr	r3, [pc, #32]	@ (8002728 <HAL_Init+0x40>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a07      	ldr	r2, [pc, #28]	@ (8002728 <HAL_Init+0x40>)
 800270a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800270e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002710:	2003      	movs	r0, #3
 8002712:	f000 fe67 	bl	80033e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002716:	200f      	movs	r0, #15
 8002718:	f000 f808 	bl	800272c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800271c:	f7ff f9d6 	bl	8001acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	40023c00 	.word	0x40023c00

0800272c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002734:	4b12      	ldr	r3, [pc, #72]	@ (8002780 <HAL_InitTick+0x54>)
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	4b12      	ldr	r3, [pc, #72]	@ (8002784 <HAL_InitTick+0x58>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	4619      	mov	r1, r3
 800273e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002742:	fbb3 f3f1 	udiv	r3, r3, r1
 8002746:	fbb2 f3f3 	udiv	r3, r2, r3
 800274a:	4618      	mov	r0, r3
 800274c:	f000 fe7f 	bl	800344e <HAL_SYSTICK_Config>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e00e      	b.n	8002778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2b0f      	cmp	r3, #15
 800275e:	d80a      	bhi.n	8002776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002760:	2200      	movs	r2, #0
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	f04f 30ff 	mov.w	r0, #4294967295
 8002768:	f000 fe47 	bl	80033fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800276c:	4a06      	ldr	r2, [pc, #24]	@ (8002788 <HAL_InitTick+0x5c>)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	e000      	b.n	8002778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
}
 8002778:	4618      	mov	r0, r3
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20000000 	.word	0x20000000
 8002784:	20000008 	.word	0x20000008
 8002788:	20000004 	.word	0x20000004

0800278c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002790:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <HAL_IncTick+0x20>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	461a      	mov	r2, r3
 8002796:	4b06      	ldr	r3, [pc, #24]	@ (80027b0 <HAL_IncTick+0x24>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4413      	add	r3, r2
 800279c:	4a04      	ldr	r2, [pc, #16]	@ (80027b0 <HAL_IncTick+0x24>)
 800279e:	6013      	str	r3, [r2, #0]
}
 80027a0:	bf00      	nop
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	20000008 	.word	0x20000008
 80027b0:	20000294 	.word	0x20000294

080027b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0
  return uwTick;
 80027b8:	4b03      	ldr	r3, [pc, #12]	@ (80027c8 <HAL_GetTick+0x14>)
 80027ba:	681b      	ldr	r3, [r3, #0]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20000294 	.word	0x20000294

080027cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027d4:	2300      	movs	r3, #0
 80027d6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e033      	b.n	800284a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d109      	bne.n	80027fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7fe fa28 	bl	8000c40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002802:	f003 0310 	and.w	r3, r3, #16
 8002806:	2b00      	cmp	r3, #0
 8002808:	d118      	bne.n	800283c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002812:	f023 0302 	bic.w	r3, r3, #2
 8002816:	f043 0202 	orr.w	r2, r3, #2
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 fb88 	bl	8002f34 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	f023 0303 	bic.w	r3, r3, #3
 8002832:	f043 0201 	orr.w	r2, r3, #1
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	641a      	str	r2, [r3, #64]	@ 0x40
 800283a:	e001      	b.n	8002840 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b086      	sub	sp, #24
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
 800285e:	2300      	movs	r3, #0
 8002860:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	f003 0320 	and.w	r3, r3, #32
 8002880:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d049      	beq.n	800291c <HAL_ADC_IRQHandler+0xca>
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d046      	beq.n	800291c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	f003 0310 	and.w	r3, r3, #16
 8002896:	2b00      	cmp	r3, #0
 8002898:	d105      	bne.n	80028a6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d12b      	bne.n	800290c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d127      	bne.n	800290c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d006      	beq.n	80028d8 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d119      	bne.n	800290c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f022 0220 	bic.w	r2, r2, #32
 80028e6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d105      	bne.n	800290c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002904:	f043 0201 	orr.w	r2, r3, #1
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7fe fdeb 	bl	80014e8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f06f 0212 	mvn.w	r2, #18
 800291a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f003 0304 	and.w	r3, r3, #4
 8002922:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800292a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d057      	beq.n	80029e2 <HAL_ADC_IRQHandler+0x190>
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d054      	beq.n	80029e2 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	2b00      	cmp	r3, #0
 8002942:	d105      	bne.n	8002950 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002948:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d139      	bne.n	80029d2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002964:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002968:	2b00      	cmp	r3, #0
 800296a:	d006      	beq.n	800297a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002976:	2b00      	cmp	r3, #0
 8002978:	d12b      	bne.n	80029d2 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002984:	2b00      	cmp	r3, #0
 8002986:	d124      	bne.n	80029d2 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002992:	2b00      	cmp	r3, #0
 8002994:	d11d      	bne.n	80029d2 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800299a:	2b00      	cmp	r3, #0
 800299c:	d119      	bne.n	80029d2 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029ac:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d105      	bne.n	80029d2 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ca:	f043 0201 	orr.w	r2, r3, #1
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 fc2c 	bl	8003230 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f06f 020c 	mvn.w	r2, #12
 80029e0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f003 0301 	and.w	r3, r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029f0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d017      	beq.n	8002a28 <HAL_ADC_IRQHandler+0x1d6>
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d014      	beq.n	8002a28 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0301 	and.w	r3, r3, #1
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d10d      	bne.n	8002a28 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a10:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 f945 	bl	8002ca8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f06f 0201 	mvn.w	r2, #1
 8002a26:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f003 0320 	and.w	r3, r3, #32
 8002a2e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a36:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d015      	beq.n	8002a6a <HAL_ADC_IRQHandler+0x218>
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d012      	beq.n	8002a6a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a48:	f043 0202 	orr.w	r2, r3, #2
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0220 	mvn.w	r2, #32
 8002a58:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 f92e 	bl	8002cbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f06f 0220 	mvn.w	r2, #32
 8002a68:	601a      	str	r2, [r3, #0]
  }
}
 8002a6a:	bf00      	nop
 8002a6c:	3718      	adds	r7, #24
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b086      	sub	sp, #24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d101      	bne.n	8002a92 <HAL_ADC_Start_DMA+0x1e>
 8002a8e:	2302      	movs	r3, #2
 8002a90:	e0e9      	b.n	8002c66 <HAL_ADC_Start_DMA+0x1f2>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d018      	beq.n	8002ada <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f042 0201 	orr.w	r2, r2, #1
 8002ab6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ab8:	4b6d      	ldr	r3, [pc, #436]	@ (8002c70 <HAL_ADC_Start_DMA+0x1fc>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a6d      	ldr	r2, [pc, #436]	@ (8002c74 <HAL_ADC_Start_DMA+0x200>)
 8002abe:	fba2 2303 	umull	r2, r3, r2, r3
 8002ac2:	0c9a      	lsrs	r2, r3, #18
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002acc:	e002      	b.n	8002ad4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f9      	bne.n	8002ace <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ae4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ae8:	d107      	bne.n	8002afa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002af8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f003 0301 	and.w	r3, r3, #1
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	f040 80a1 	bne.w	8002c4c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b12:	f023 0301 	bic.w	r3, r3, #1
 8002b16:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d007      	beq.n	8002b3c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b30:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b34:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b48:	d106      	bne.n	8002b58 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4e:	f023 0206 	bic.w	r2, r3, #6
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	645a      	str	r2, [r3, #68]	@ 0x44
 8002b56:	e002      	b.n	8002b5e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b66:	4b44      	ldr	r3, [pc, #272]	@ (8002c78 <HAL_ADC_Start_DMA+0x204>)
 8002b68:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b6e:	4a43      	ldr	r2, [pc, #268]	@ (8002c7c <HAL_ADC_Start_DMA+0x208>)
 8002b70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b76:	4a42      	ldr	r2, [pc, #264]	@ (8002c80 <HAL_ADC_Start_DMA+0x20c>)
 8002b78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b7e:	4a41      	ldr	r2, [pc, #260]	@ (8002c84 <HAL_ADC_Start_DMA+0x210>)
 8002b80:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002b8a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002b9a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	689a      	ldr	r2, [r3, #8]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002baa:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	334c      	adds	r3, #76	@ 0x4c
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	68ba      	ldr	r2, [r7, #8]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f000 fd02 	bl	80035c4 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f003 031f 	and.w	r3, r3, #31
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d12a      	bne.n	8002c22 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8002c88 <HAL_ADC_Start_DMA+0x214>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d015      	beq.n	8002c02 <HAL_ADC_Start_DMA+0x18e>
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a2c      	ldr	r2, [pc, #176]	@ (8002c8c <HAL_ADC_Start_DMA+0x218>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d105      	bne.n	8002bec <HAL_ADC_Start_DMA+0x178>
 8002be0:	4b25      	ldr	r3, [pc, #148]	@ (8002c78 <HAL_ADC_Start_DMA+0x204>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 031f 	and.w	r3, r3, #31
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a27      	ldr	r2, [pc, #156]	@ (8002c90 <HAL_ADC_Start_DMA+0x21c>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d136      	bne.n	8002c64 <HAL_ADC_Start_DMA+0x1f0>
 8002bf6:	4b20      	ldr	r3, [pc, #128]	@ (8002c78 <HAL_ADC_Start_DMA+0x204>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 0310 	and.w	r3, r3, #16
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d130      	bne.n	8002c64 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d129      	bne.n	8002c64 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689a      	ldr	r2, [r3, #8]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c1e:	609a      	str	r2, [r3, #8]
 8002c20:	e020      	b.n	8002c64 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a18      	ldr	r2, [pc, #96]	@ (8002c88 <HAL_ADC_Start_DMA+0x214>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d11b      	bne.n	8002c64 <HAL_ADC_Start_DMA+0x1f0>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d114      	bne.n	8002c64 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c48:	609a      	str	r2, [r3, #8]
 8002c4a:	e00b      	b.n	8002c64 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c50:	f043 0210 	orr.w	r2, r3, #16
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5c:	f043 0201 	orr.w	r2, r3, #1
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	20000000 	.word	0x20000000
 8002c74:	431bde83 	.word	0x431bde83
 8002c78:	40012300 	.word	0x40012300
 8002c7c:	0800312d 	.word	0x0800312d
 8002c80:	080031e7 	.word	0x080031e7
 8002c84:	08003203 	.word	0x08003203
 8002c88:	40012000 	.word	0x40012000
 8002c8c:	40012100 	.word	0x40012100
 8002c90:	40012200 	.word	0x40012200

08002c94 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x1c>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e113      	b.n	8002f14 <HAL_ADC_ConfigChannel+0x244>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2b09      	cmp	r3, #9
 8002cfa:	d925      	bls.n	8002d48 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68d9      	ldr	r1, [r3, #12]
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	4413      	add	r3, r2
 8002d10:	3b1e      	subs	r3, #30
 8002d12:	2207      	movs	r2, #7
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43da      	mvns	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	400a      	ands	r2, r1
 8002d20:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68d9      	ldr	r1, [r3, #12]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	4618      	mov	r0, r3
 8002d34:	4603      	mov	r3, r0
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	4403      	add	r3, r0
 8002d3a:	3b1e      	subs	r3, #30
 8002d3c:	409a      	lsls	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	e022      	b.n	8002d8e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6919      	ldr	r1, [r3, #16]
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	461a      	mov	r2, r3
 8002d56:	4613      	mov	r3, r2
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	4413      	add	r3, r2
 8002d5c:	2207      	movs	r2, #7
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43da      	mvns	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	400a      	ands	r2, r1
 8002d6a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6919      	ldr	r1, [r3, #16]
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	689a      	ldr	r2, [r3, #8]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	4603      	mov	r3, r0
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	4403      	add	r3, r0
 8002d84:	409a      	lsls	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b06      	cmp	r3, #6
 8002d94:	d824      	bhi.n	8002de0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	4613      	mov	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4413      	add	r3, r2
 8002da6:	3b05      	subs	r3, #5
 8002da8:	221f      	movs	r2, #31
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43da      	mvns	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	400a      	ands	r2, r1
 8002db6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	3b05      	subs	r3, #5
 8002dd2:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dde:	e04c      	b.n	8002e7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	2b0c      	cmp	r3, #12
 8002de6:	d824      	bhi.n	8002e32 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	4613      	mov	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4413      	add	r3, r2
 8002df8:	3b23      	subs	r3, #35	@ 0x23
 8002dfa:	221f      	movs	r2, #31
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	43da      	mvns	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	400a      	ands	r2, r1
 8002e08:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	4618      	mov	r0, r3
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	3b23      	subs	r3, #35	@ 0x23
 8002e24:	fa00 f203 	lsl.w	r2, r0, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e30:	e023      	b.n	8002e7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	4413      	add	r3, r2
 8002e42:	3b41      	subs	r3, #65	@ 0x41
 8002e44:	221f      	movs	r2, #31
 8002e46:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4a:	43da      	mvns	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	400a      	ands	r2, r1
 8002e52:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	4618      	mov	r0, r3
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	4613      	mov	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	4413      	add	r3, r2
 8002e6c:	3b41      	subs	r3, #65	@ 0x41
 8002e6e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e7a:	4b29      	ldr	r3, [pc, #164]	@ (8002f20 <HAL_ADC_ConfigChannel+0x250>)
 8002e7c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a28      	ldr	r2, [pc, #160]	@ (8002f24 <HAL_ADC_ConfigChannel+0x254>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d10f      	bne.n	8002ea8 <HAL_ADC_ConfigChannel+0x1d8>
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2b12      	cmp	r3, #18
 8002e8e:	d10b      	bne.n	8002ea8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a1d      	ldr	r2, [pc, #116]	@ (8002f24 <HAL_ADC_ConfigChannel+0x254>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d12b      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x23a>
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a1c      	ldr	r2, [pc, #112]	@ (8002f28 <HAL_ADC_ConfigChannel+0x258>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d003      	beq.n	8002ec4 <HAL_ADC_ConfigChannel+0x1f4>
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b11      	cmp	r3, #17
 8002ec2:	d122      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a11      	ldr	r2, [pc, #68]	@ (8002f28 <HAL_ADC_ConfigChannel+0x258>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d111      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ee6:	4b11      	ldr	r3, [pc, #68]	@ (8002f2c <HAL_ADC_ConfigChannel+0x25c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a11      	ldr	r2, [pc, #68]	@ (8002f30 <HAL_ADC_ConfigChannel+0x260>)
 8002eec:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef0:	0c9a      	lsrs	r2, r3, #18
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002efc:	e002      	b.n	8002f04 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	3b01      	subs	r3, #1
 8002f02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1f9      	bne.n	8002efe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3714      	adds	r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	40012300 	.word	0x40012300
 8002f24:	40012000 	.word	0x40012000
 8002f28:	10000012 	.word	0x10000012
 8002f2c:	20000000 	.word	0x20000000
 8002f30:	431bde83 	.word	0x431bde83

08002f34 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f3c:	4b79      	ldr	r3, [pc, #484]	@ (8003124 <ADC_Init+0x1f0>)
 8002f3e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	431a      	orrs	r2, r3
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f68:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6859      	ldr	r1, [r3, #4]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	021a      	lsls	r2, r3, #8
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6859      	ldr	r1, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689a      	ldr	r2, [r3, #8]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6899      	ldr	r1, [r3, #8]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68da      	ldr	r2, [r3, #12]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc6:	4a58      	ldr	r2, [pc, #352]	@ (8003128 <ADC_Init+0x1f4>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d022      	beq.n	8003012 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fda:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6899      	ldr	r1, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	430a      	orrs	r2, r1
 8002fec:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	689a      	ldr	r2, [r3, #8]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ffc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6899      	ldr	r1, [r3, #8]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	430a      	orrs	r2, r1
 800300e:	609a      	str	r2, [r3, #8]
 8003010:	e00f      	b.n	8003032 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003020:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	689a      	ldr	r2, [r3, #8]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003030:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 0202 	bic.w	r2, r2, #2
 8003040:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6899      	ldr	r1, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	7e1b      	ldrb	r3, [r3, #24]
 800304c:	005a      	lsls	r2, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	430a      	orrs	r2, r1
 8003054:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 3020 	ldrb.w	r3, [r3, #32]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d01b      	beq.n	8003098 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800306e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685a      	ldr	r2, [r3, #4]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800307e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6859      	ldr	r1, [r3, #4]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308a:	3b01      	subs	r3, #1
 800308c:	035a      	lsls	r2, r3, #13
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	e007      	b.n	80030a8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030a6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80030b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69db      	ldr	r3, [r3, #28]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	051a      	lsls	r2, r3, #20
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	6899      	ldr	r1, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030ea:	025a      	lsls	r2, r3, #9
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003102:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6899      	ldr	r1, [r3, #8]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	029a      	lsls	r2, r3, #10
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	430a      	orrs	r2, r1
 8003116:	609a      	str	r2, [r3, #8]
}
 8003118:	bf00      	nop
 800311a:	3714      	adds	r7, #20
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	40012300 	.word	0x40012300
 8003128:	0f000001 	.word	0x0f000001

0800312c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003138:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003142:	2b00      	cmp	r3, #0
 8003144:	d13c      	bne.n	80031c0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d12b      	bne.n	80031b8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003164:	2b00      	cmp	r3, #0
 8003166:	d127      	bne.n	80031b8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800316e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003172:	2b00      	cmp	r3, #0
 8003174:	d006      	beq.n	8003184 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003180:	2b00      	cmp	r3, #0
 8003182:	d119      	bne.n	80031b8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0220 	bic.w	r2, r2, #32
 8003192:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003198:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d105      	bne.n	80031b8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b0:	f043 0201 	orr.w	r2, r3, #1
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f7fe f995 	bl	80014e8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80031be:	e00e      	b.n	80031de <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c4:	f003 0310 	and.w	r3, r3, #16
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	f7ff fd75 	bl	8002cbc <HAL_ADC_ErrorCallback>
}
 80031d2:	e004      	b.n	80031de <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	4798      	blx	r3
}
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b084      	sub	sp, #16
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f7ff fd4d 	bl	8002c94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031fa:	bf00      	nop
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}

08003202 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003202:	b580      	push	{r7, lr}
 8003204:	b084      	sub	sp, #16
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320e:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2240      	movs	r2, #64	@ 0x40
 8003214:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321a:	f043 0204 	orr.w	r2, r3, #4
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f7ff fd4a 	bl	8002cbc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003228:	bf00      	nop
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <__NVIC_SetPriorityGrouping>:
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f003 0307 	and.w	r3, r3, #7
 8003252:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003254:	4b0c      	ldr	r3, [pc, #48]	@ (8003288 <__NVIC_SetPriorityGrouping+0x44>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800325a:	68ba      	ldr	r2, [r7, #8]
 800325c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003260:	4013      	ands	r3, r2
 8003262:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800326c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003270:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003276:	4a04      	ldr	r2, [pc, #16]	@ (8003288 <__NVIC_SetPriorityGrouping+0x44>)
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	60d3      	str	r3, [r2, #12]
}
 800327c:	bf00      	nop
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr
 8003288:	e000ed00 	.word	0xe000ed00

0800328c <__NVIC_GetPriorityGrouping>:
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003290:	4b04      	ldr	r3, [pc, #16]	@ (80032a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	0a1b      	lsrs	r3, r3, #8
 8003296:	f003 0307 	and.w	r3, r3, #7
}
 800329a:	4618      	mov	r0, r3
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	e000ed00 	.word	0xe000ed00

080032a8 <__NVIC_EnableIRQ>:
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	db0b      	blt.n	80032d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	f003 021f 	and.w	r2, r3, #31
 80032c0:	4907      	ldr	r1, [pc, #28]	@ (80032e0 <__NVIC_EnableIRQ+0x38>)
 80032c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c6:	095b      	lsrs	r3, r3, #5
 80032c8:	2001      	movs	r0, #1
 80032ca:	fa00 f202 	lsl.w	r2, r0, r2
 80032ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	e000e100 	.word	0xe000e100

080032e4 <__NVIC_SetPriority>:
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	6039      	str	r1, [r7, #0]
 80032ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	db0a      	blt.n	800330e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	490c      	ldr	r1, [pc, #48]	@ (8003330 <__NVIC_SetPriority+0x4c>)
 80032fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003302:	0112      	lsls	r2, r2, #4
 8003304:	b2d2      	uxtb	r2, r2
 8003306:	440b      	add	r3, r1
 8003308:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800330c:	e00a      	b.n	8003324 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	b2da      	uxtb	r2, r3
 8003312:	4908      	ldr	r1, [pc, #32]	@ (8003334 <__NVIC_SetPriority+0x50>)
 8003314:	79fb      	ldrb	r3, [r7, #7]
 8003316:	f003 030f 	and.w	r3, r3, #15
 800331a:	3b04      	subs	r3, #4
 800331c:	0112      	lsls	r2, r2, #4
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	440b      	add	r3, r1
 8003322:	761a      	strb	r2, [r3, #24]
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	e000e100 	.word	0xe000e100
 8003334:	e000ed00 	.word	0xe000ed00

08003338 <NVIC_EncodePriority>:
{
 8003338:	b480      	push	{r7}
 800333a:	b089      	sub	sp, #36	@ 0x24
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f003 0307 	and.w	r3, r3, #7
 800334a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	f1c3 0307 	rsb	r3, r3, #7
 8003352:	2b04      	cmp	r3, #4
 8003354:	bf28      	it	cs
 8003356:	2304      	movcs	r3, #4
 8003358:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	3304      	adds	r3, #4
 800335e:	2b06      	cmp	r3, #6
 8003360:	d902      	bls.n	8003368 <NVIC_EncodePriority+0x30>
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	3b03      	subs	r3, #3
 8003366:	e000      	b.n	800336a <NVIC_EncodePriority+0x32>
 8003368:	2300      	movs	r3, #0
 800336a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800336c:	f04f 32ff 	mov.w	r2, #4294967295
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	43da      	mvns	r2, r3
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	401a      	ands	r2, r3
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003380:	f04f 31ff 	mov.w	r1, #4294967295
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	fa01 f303 	lsl.w	r3, r1, r3
 800338a:	43d9      	mvns	r1, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003390:	4313      	orrs	r3, r2
}
 8003392:	4618      	mov	r0, r3
 8003394:	3724      	adds	r7, #36	@ 0x24
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
	...

080033a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3b01      	subs	r3, #1
 80033ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033b0:	d301      	bcc.n	80033b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033b2:	2301      	movs	r3, #1
 80033b4:	e00f      	b.n	80033d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033b6:	4a0a      	ldr	r2, [pc, #40]	@ (80033e0 <SysTick_Config+0x40>)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	3b01      	subs	r3, #1
 80033bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033be:	210f      	movs	r1, #15
 80033c0:	f04f 30ff 	mov.w	r0, #4294967295
 80033c4:	f7ff ff8e 	bl	80032e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033c8:	4b05      	ldr	r3, [pc, #20]	@ (80033e0 <SysTick_Config+0x40>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033ce:	4b04      	ldr	r3, [pc, #16]	@ (80033e0 <SysTick_Config+0x40>)
 80033d0:	2207      	movs	r2, #7
 80033d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3708      	adds	r7, #8
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	e000e010 	.word	0xe000e010

080033e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f7ff ff29 	bl	8003244 <__NVIC_SetPriorityGrouping>
}
 80033f2:	bf00      	nop
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b086      	sub	sp, #24
 80033fe:	af00      	add	r7, sp, #0
 8003400:	4603      	mov	r3, r0
 8003402:	60b9      	str	r1, [r7, #8]
 8003404:	607a      	str	r2, [r7, #4]
 8003406:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003408:	2300      	movs	r3, #0
 800340a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800340c:	f7ff ff3e 	bl	800328c <__NVIC_GetPriorityGrouping>
 8003410:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	68b9      	ldr	r1, [r7, #8]
 8003416:	6978      	ldr	r0, [r7, #20]
 8003418:	f7ff ff8e 	bl	8003338 <NVIC_EncodePriority>
 800341c:	4602      	mov	r2, r0
 800341e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003422:	4611      	mov	r1, r2
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff ff5d 	bl	80032e4 <__NVIC_SetPriority>
}
 800342a:	bf00      	nop
 800342c:	3718      	adds	r7, #24
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b082      	sub	sp, #8
 8003436:	af00      	add	r7, sp, #0
 8003438:	4603      	mov	r3, r0
 800343a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800343c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff ff31 	bl	80032a8 <__NVIC_EnableIRQ>
}
 8003446:	bf00      	nop
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800344e:	b580      	push	{r7, lr}
 8003450:	b082      	sub	sp, #8
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f7ff ffa2 	bl	80033a0 <SysTick_Config>
 800345c:	4603      	mov	r3, r0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3708      	adds	r7, #8
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
	...

08003468 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003474:	f7ff f99e 	bl	80027b4 <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e099      	b.n	80035b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 0201 	bic.w	r2, r2, #1
 80034a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034a4:	e00f      	b.n	80034c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034a6:	f7ff f985 	bl	80027b4 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b05      	cmp	r3, #5
 80034b2:	d908      	bls.n	80034c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2220      	movs	r2, #32
 80034b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2203      	movs	r2, #3
 80034be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e078      	b.n	80035b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d1e8      	bne.n	80034a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034dc:	697a      	ldr	r2, [r7, #20]
 80034de:	4b38      	ldr	r3, [pc, #224]	@ (80035c0 <HAL_DMA_Init+0x158>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	699b      	ldr	r3, [r3, #24]
 8003504:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800350a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	4313      	orrs	r3, r2
 8003516:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351c:	2b04      	cmp	r3, #4
 800351e:	d107      	bne.n	8003530 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003528:	4313      	orrs	r3, r2
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	4313      	orrs	r3, r2
 800352e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	697a      	ldr	r2, [r7, #20]
 8003536:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f023 0307 	bic.w	r3, r3, #7
 8003546:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	4313      	orrs	r3, r2
 8003550:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003556:	2b04      	cmp	r3, #4
 8003558:	d117      	bne.n	800358a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355e:	697a      	ldr	r2, [r7, #20]
 8003560:	4313      	orrs	r3, r2
 8003562:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00e      	beq.n	800358a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f000 fa6f 	bl	8003a50 <DMA_CheckFifoParam>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d008      	beq.n	800358a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2240      	movs	r2, #64	@ 0x40
 800357c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003586:	2301      	movs	r3, #1
 8003588:	e016      	b.n	80035b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 fa26 	bl	80039e4 <DMA_CalcBaseAndBitshift>
 8003598:	4603      	mov	r3, r0
 800359a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a0:	223f      	movs	r2, #63	@ 0x3f
 80035a2:	409a      	lsls	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	f010803f 	.word	0xf010803f

080035c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
 80035d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035d2:	2300      	movs	r3, #0
 80035d4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035da:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d101      	bne.n	80035ea <HAL_DMA_Start_IT+0x26>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e040      	b.n	800366c <HAL_DMA_Start_IT+0xa8>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d12f      	bne.n	800365e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2202      	movs	r2, #2
 8003602:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	68b9      	ldr	r1, [r7, #8]
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 f9b8 	bl	8003988 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800361c:	223f      	movs	r2, #63	@ 0x3f
 800361e:	409a      	lsls	r2, r3
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f042 0216 	orr.w	r2, r2, #22
 8003632:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	2b00      	cmp	r3, #0
 800363a:	d007      	beq.n	800364c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f042 0208 	orr.w	r2, r2, #8
 800364a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f042 0201 	orr.w	r2, r2, #1
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	e005      	b.n	800366a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003666:	2302      	movs	r3, #2
 8003668:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800366a:	7dfb      	ldrb	r3, [r7, #23]
}
 800366c:	4618      	mov	r0, r3
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800367c:	2300      	movs	r3, #0
 800367e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003680:	4b8e      	ldr	r3, [pc, #568]	@ (80038bc <HAL_DMA_IRQHandler+0x248>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a8e      	ldr	r2, [pc, #568]	@ (80038c0 <HAL_DMA_IRQHandler+0x24c>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	0a9b      	lsrs	r3, r3, #10
 800368c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003692:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800369e:	2208      	movs	r2, #8
 80036a0:	409a      	lsls	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d01a      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0304 	and.w	r3, r3, #4
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d013      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0204 	bic.w	r2, r2, #4
 80036c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036cc:	2208      	movs	r2, #8
 80036ce:	409a      	lsls	r2, r3
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d8:	f043 0201 	orr.w	r2, r3, #1
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e4:	2201      	movs	r2, #1
 80036e6:	409a      	lsls	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4013      	ands	r3, r2
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d012      	beq.n	8003716 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00b      	beq.n	8003716 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003702:	2201      	movs	r2, #1
 8003704:	409a      	lsls	r2, r3
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800370e:	f043 0202 	orr.w	r2, r3, #2
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371a:	2204      	movs	r2, #4
 800371c:	409a      	lsls	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	4013      	ands	r3, r2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d012      	beq.n	800374c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00b      	beq.n	800374c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003738:	2204      	movs	r2, #4
 800373a:	409a      	lsls	r2, r3
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003744:	f043 0204 	orr.w	r2, r3, #4
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	2210      	movs	r2, #16
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4013      	ands	r3, r2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d043      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 0308 	and.w	r3, r3, #8
 8003766:	2b00      	cmp	r3, #0
 8003768:	d03c      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376e:	2210      	movs	r2, #16
 8003770:	409a      	lsls	r2, r3
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d018      	beq.n	80037b6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d108      	bne.n	80037a4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003796:	2b00      	cmp	r3, #0
 8003798:	d024      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	4798      	blx	r3
 80037a2:	e01f      	b.n	80037e4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d01b      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	4798      	blx	r3
 80037b4:	e016      	b.n	80037e4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d107      	bne.n	80037d4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0208 	bic.w	r2, r2, #8
 80037d2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e8:	2220      	movs	r2, #32
 80037ea:	409a      	lsls	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4013      	ands	r3, r2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 808f 	beq.w	8003914 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0310 	and.w	r3, r3, #16
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 8087 	beq.w	8003914 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800380a:	2220      	movs	r2, #32
 800380c:	409a      	lsls	r2, r3
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b05      	cmp	r3, #5
 800381c:	d136      	bne.n	800388c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 0216 	bic.w	r2, r2, #22
 800382c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695a      	ldr	r2, [r3, #20]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800383c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	2b00      	cmp	r3, #0
 8003844:	d103      	bne.n	800384e <HAL_DMA_IRQHandler+0x1da>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f022 0208 	bic.w	r2, r2, #8
 800385c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003862:	223f      	movs	r2, #63	@ 0x3f
 8003864:	409a      	lsls	r2, r3
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2201      	movs	r2, #1
 800386e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800387e:	2b00      	cmp	r3, #0
 8003880:	d07e      	beq.n	8003980 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	4798      	blx	r3
        }
        return;
 800388a:	e079      	b.n	8003980 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d01d      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10d      	bne.n	80038c4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d031      	beq.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	4798      	blx	r3
 80038b8:	e02c      	b.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
 80038ba:	bf00      	nop
 80038bc:	20000000 	.word	0x20000000
 80038c0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d023      	beq.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	4798      	blx	r3
 80038d4:	e01e      	b.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d10f      	bne.n	8003904 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 0210 	bic.w	r2, r2, #16
 80038f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003918:	2b00      	cmp	r3, #0
 800391a:	d032      	beq.n	8003982 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b00      	cmp	r3, #0
 8003926:	d022      	beq.n	800396e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2205      	movs	r2, #5
 800392c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0201 	bic.w	r2, r2, #1
 800393e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	3301      	adds	r3, #1
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	429a      	cmp	r2, r3
 800394a:	d307      	bcc.n	800395c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1f2      	bne.n	8003940 <HAL_DMA_IRQHandler+0x2cc>
 800395a:	e000      	b.n	800395e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800395c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	4798      	blx	r3
 800397e:	e000      	b.n	8003982 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003980:	bf00      	nop
    }
  }
}
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	2b40      	cmp	r3, #64	@ 0x40
 80039b4:	d108      	bne.n	80039c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68ba      	ldr	r2, [r7, #8]
 80039c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039c6:	e007      	b.n	80039d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	60da      	str	r2, [r3, #12]
}
 80039d8:	bf00      	nop
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	3b10      	subs	r3, #16
 80039f4:	4a14      	ldr	r2, [pc, #80]	@ (8003a48 <DMA_CalcBaseAndBitshift+0x64>)
 80039f6:	fba2 2303 	umull	r2, r3, r2, r3
 80039fa:	091b      	lsrs	r3, r3, #4
 80039fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039fe:	4a13      	ldr	r2, [pc, #76]	@ (8003a4c <DMA_CalcBaseAndBitshift+0x68>)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	4413      	add	r3, r2
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	461a      	mov	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2b03      	cmp	r3, #3
 8003a10:	d909      	bls.n	8003a26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a1a:	f023 0303 	bic.w	r3, r3, #3
 8003a1e:	1d1a      	adds	r2, r3, #4
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a24:	e007      	b.n	8003a36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a2e:	f023 0303 	bic.w	r3, r3, #3
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	aaaaaaab 	.word	0xaaaaaaab
 8003a4c:	080062b4 	.word	0x080062b4

08003a50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d11f      	bne.n	8003aaa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	2b03      	cmp	r3, #3
 8003a6e:	d856      	bhi.n	8003b1e <DMA_CheckFifoParam+0xce>
 8003a70:	a201      	add	r2, pc, #4	@ (adr r2, 8003a78 <DMA_CheckFifoParam+0x28>)
 8003a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a76:	bf00      	nop
 8003a78:	08003a89 	.word	0x08003a89
 8003a7c:	08003a9b 	.word	0x08003a9b
 8003a80:	08003a89 	.word	0x08003a89
 8003a84:	08003b1f 	.word	0x08003b1f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d046      	beq.n	8003b22 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a98:	e043      	b.n	8003b22 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a9e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003aa2:	d140      	bne.n	8003b26 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa8:	e03d      	b.n	8003b26 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ab2:	d121      	bne.n	8003af8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b03      	cmp	r3, #3
 8003ab8:	d837      	bhi.n	8003b2a <DMA_CheckFifoParam+0xda>
 8003aba:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac0 <DMA_CheckFifoParam+0x70>)
 8003abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac0:	08003ad1 	.word	0x08003ad1
 8003ac4:	08003ad7 	.word	0x08003ad7
 8003ac8:	08003ad1 	.word	0x08003ad1
 8003acc:	08003ae9 	.word	0x08003ae9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ad4:	e030      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ada:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d025      	beq.n	8003b2e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ae6:	e022      	b.n	8003b2e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003af0:	d11f      	bne.n	8003b32 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003af6:	e01c      	b.n	8003b32 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d903      	bls.n	8003b06 <DMA_CheckFifoParam+0xb6>
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2b03      	cmp	r3, #3
 8003b02:	d003      	beq.n	8003b0c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b04:	e018      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	73fb      	strb	r3, [r7, #15]
      break;
 8003b0a:	e015      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00e      	beq.n	8003b36 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b1c:	e00b      	b.n	8003b36 <DMA_CheckFifoParam+0xe6>
      break;
 8003b1e:	bf00      	nop
 8003b20:	e00a      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b22:	bf00      	nop
 8003b24:	e008      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b26:	bf00      	nop
 8003b28:	e006      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2a:	bf00      	nop
 8003b2c:	e004      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2e:	bf00      	nop
 8003b30:	e002      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b32:	bf00      	nop
 8003b34:	e000      	b.n	8003b38 <DMA_CheckFifoParam+0xe8>
      break;
 8003b36:	bf00      	nop
    }
  } 
  
  return status; 
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop

08003b48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b089      	sub	sp, #36	@ 0x24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b52:	2300      	movs	r3, #0
 8003b54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b56:	2300      	movs	r3, #0
 8003b58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b5e:	2300      	movs	r3, #0
 8003b60:	61fb      	str	r3, [r7, #28]
 8003b62:	e165      	b.n	8003e30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b64:	2201      	movs	r2, #1
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4013      	ands	r3, r2
 8003b76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	f040 8154 	bne.w	8003e2a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d005      	beq.n	8003b9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d130      	bne.n	8003bfc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8003baa:	43db      	mvns	r3, r3
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	68da      	ldr	r2, [r3, #12]
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbe:	69ba      	ldr	r2, [r7, #24]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	091b      	lsrs	r3, r3, #4
 8003be6:	f003 0201 	and.w	r2, r3, #1
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f003 0303 	and.w	r3, r3, #3
 8003c04:	2b03      	cmp	r3, #3
 8003c06:	d017      	beq.n	8003c38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	2203      	movs	r2, #3
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	005b      	lsls	r3, r3, #1
 8003c28:	fa02 f303 	lsl.w	r3, r2, r3
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d123      	bne.n	8003c8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	08da      	lsrs	r2, r3, #3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	3208      	adds	r2, #8
 8003c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	f003 0307 	and.w	r3, r3, #7
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	220f      	movs	r2, #15
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	691a      	ldr	r2, [r3, #16]
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	f003 0307 	and.w	r3, r3, #7
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	fa02 f303 	lsl.w	r3, r2, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	08da      	lsrs	r2, r3, #3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	3208      	adds	r2, #8
 8003c86:	69b9      	ldr	r1, [r7, #24]
 8003c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	2203      	movs	r2, #3
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 0203 	and.w	r2, r3, #3
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f000 80ae 	beq.w	8003e2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8003e48 <HAL_GPIO_Init+0x300>)
 8003cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd6:	4a5c      	ldr	r2, [pc, #368]	@ (8003e48 <HAL_GPIO_Init+0x300>)
 8003cd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cde:	4b5a      	ldr	r3, [pc, #360]	@ (8003e48 <HAL_GPIO_Init+0x300>)
 8003ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cea:	4a58      	ldr	r2, [pc, #352]	@ (8003e4c <HAL_GPIO_Init+0x304>)
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	089b      	lsrs	r3, r3, #2
 8003cf0:	3302      	adds	r3, #2
 8003cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f003 0303 	and.w	r3, r3, #3
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	220f      	movs	r2, #15
 8003d02:	fa02 f303 	lsl.w	r3, r2, r3
 8003d06:	43db      	mvns	r3, r3
 8003d08:	69ba      	ldr	r2, [r7, #24]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a4f      	ldr	r2, [pc, #316]	@ (8003e50 <HAL_GPIO_Init+0x308>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d025      	beq.n	8003d62 <HAL_GPIO_Init+0x21a>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a4e      	ldr	r2, [pc, #312]	@ (8003e54 <HAL_GPIO_Init+0x30c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d01f      	beq.n	8003d5e <HAL_GPIO_Init+0x216>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a4d      	ldr	r2, [pc, #308]	@ (8003e58 <HAL_GPIO_Init+0x310>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d019      	beq.n	8003d5a <HAL_GPIO_Init+0x212>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a4c      	ldr	r2, [pc, #304]	@ (8003e5c <HAL_GPIO_Init+0x314>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d013      	beq.n	8003d56 <HAL_GPIO_Init+0x20e>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a4b      	ldr	r2, [pc, #300]	@ (8003e60 <HAL_GPIO_Init+0x318>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d00d      	beq.n	8003d52 <HAL_GPIO_Init+0x20a>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a4a      	ldr	r2, [pc, #296]	@ (8003e64 <HAL_GPIO_Init+0x31c>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d007      	beq.n	8003d4e <HAL_GPIO_Init+0x206>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a49      	ldr	r2, [pc, #292]	@ (8003e68 <HAL_GPIO_Init+0x320>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d101      	bne.n	8003d4a <HAL_GPIO_Init+0x202>
 8003d46:	2306      	movs	r3, #6
 8003d48:	e00c      	b.n	8003d64 <HAL_GPIO_Init+0x21c>
 8003d4a:	2307      	movs	r3, #7
 8003d4c:	e00a      	b.n	8003d64 <HAL_GPIO_Init+0x21c>
 8003d4e:	2305      	movs	r3, #5
 8003d50:	e008      	b.n	8003d64 <HAL_GPIO_Init+0x21c>
 8003d52:	2304      	movs	r3, #4
 8003d54:	e006      	b.n	8003d64 <HAL_GPIO_Init+0x21c>
 8003d56:	2303      	movs	r3, #3
 8003d58:	e004      	b.n	8003d64 <HAL_GPIO_Init+0x21c>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e002      	b.n	8003d64 <HAL_GPIO_Init+0x21c>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e000      	b.n	8003d64 <HAL_GPIO_Init+0x21c>
 8003d62:	2300      	movs	r3, #0
 8003d64:	69fa      	ldr	r2, [r7, #28]
 8003d66:	f002 0203 	and.w	r2, r2, #3
 8003d6a:	0092      	lsls	r2, r2, #2
 8003d6c:	4093      	lsls	r3, r2
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d74:	4935      	ldr	r1, [pc, #212]	@ (8003e4c <HAL_GPIO_Init+0x304>)
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	089b      	lsrs	r3, r3, #2
 8003d7a:	3302      	adds	r3, #2
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d82:	4b3a      	ldr	r3, [pc, #232]	@ (8003e6c <HAL_GPIO_Init+0x324>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	43db      	mvns	r3, r3
 8003d8c:	69ba      	ldr	r2, [r7, #24]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003d9e:	69ba      	ldr	r2, [r7, #24]
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003da6:	4a31      	ldr	r2, [pc, #196]	@ (8003e6c <HAL_GPIO_Init+0x324>)
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003dac:	4b2f      	ldr	r3, [pc, #188]	@ (8003e6c <HAL_GPIO_Init+0x324>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	43db      	mvns	r3, r3
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	4013      	ands	r3, r2
 8003dba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dd0:	4a26      	ldr	r2, [pc, #152]	@ (8003e6c <HAL_GPIO_Init+0x324>)
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dd6:	4b25      	ldr	r3, [pc, #148]	@ (8003e6c <HAL_GPIO_Init+0x324>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	43db      	mvns	r3, r3
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	4013      	ands	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8003e6c <HAL_GPIO_Init+0x324>)
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e00:	4b1a      	ldr	r3, [pc, #104]	@ (8003e6c <HAL_GPIO_Init+0x324>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e24:	4a11      	ldr	r2, [pc, #68]	@ (8003e6c <HAL_GPIO_Init+0x324>)
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	61fb      	str	r3, [r7, #28]
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	2b0f      	cmp	r3, #15
 8003e34:	f67f ae96 	bls.w	8003b64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e38:	bf00      	nop
 8003e3a:	bf00      	nop
 8003e3c:	3724      	adds	r7, #36	@ 0x24
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	40023800 	.word	0x40023800
 8003e4c:	40013800 	.word	0x40013800
 8003e50:	40020000 	.word	0x40020000
 8003e54:	40020400 	.word	0x40020400
 8003e58:	40020800 	.word	0x40020800
 8003e5c:	40020c00 	.word	0x40020c00
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40021400 	.word	0x40021400
 8003e68:	40021800 	.word	0x40021800
 8003e6c:	40013c00 	.word	0x40013c00

08003e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	460b      	mov	r3, r1
 8003e7a:	807b      	strh	r3, [r7, #2]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e80:	787b      	ldrb	r3, [r7, #1]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e86:	887a      	ldrh	r2, [r7, #2]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e8c:	e003      	b.n	8003e96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e8e:	887b      	ldrh	r3, [r7, #2]
 8003e90:	041a      	lsls	r2, r3, #16
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	619a      	str	r2, [r3, #24]
}
 8003e96:	bf00      	nop
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
	...

08003ea4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	603b      	str	r3, [r7, #0]
 8003eb2:	4b20      	ldr	r3, [pc, #128]	@ (8003f34 <HAL_PWREx_EnableOverDrive+0x90>)
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb6:	4a1f      	ldr	r2, [pc, #124]	@ (8003f34 <HAL_PWREx_EnableOverDrive+0x90>)
 8003eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8003f34 <HAL_PWREx_EnableOverDrive+0x90>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003eca:	4b1b      	ldr	r3, [pc, #108]	@ (8003f38 <HAL_PWREx_EnableOverDrive+0x94>)
 8003ecc:	2201      	movs	r2, #1
 8003ece:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ed0:	f7fe fc70 	bl	80027b4 <HAL_GetTick>
 8003ed4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ed6:	e009      	b.n	8003eec <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003ed8:	f7fe fc6c 	bl	80027b4 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ee6:	d901      	bls.n	8003eec <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e01f      	b.n	8003f2c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003eec:	4b13      	ldr	r3, [pc, #76]	@ (8003f3c <HAL_PWREx_EnableOverDrive+0x98>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ef8:	d1ee      	bne.n	8003ed8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003efa:	4b11      	ldr	r3, [pc, #68]	@ (8003f40 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003efc:	2201      	movs	r2, #1
 8003efe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f00:	f7fe fc58 	bl	80027b4 <HAL_GetTick>
 8003f04:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003f06:	e009      	b.n	8003f1c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003f08:	f7fe fc54 	bl	80027b4 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f16:	d901      	bls.n	8003f1c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	e007      	b.n	8003f2c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003f1c:	4b07      	ldr	r3, [pc, #28]	@ (8003f3c <HAL_PWREx_EnableOverDrive+0x98>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f28:	d1ee      	bne.n	8003f08 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3708      	adds	r7, #8
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40023800 	.word	0x40023800
 8003f38:	420e0040 	.word	0x420e0040
 8003f3c:	40007000 	.word	0x40007000
 8003f40:	420e0044 	.word	0x420e0044

08003f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e0cc      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f58:	4b68      	ldr	r3, [pc, #416]	@ (80040fc <HAL_RCC_ClockConfig+0x1b8>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 030f 	and.w	r3, r3, #15
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d90c      	bls.n	8003f80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f66:	4b65      	ldr	r3, [pc, #404]	@ (80040fc <HAL_RCC_ClockConfig+0x1b8>)
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f6e:	4b63      	ldr	r3, [pc, #396]	@ (80040fc <HAL_RCC_ClockConfig+0x1b8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 030f 	and.w	r3, r3, #15
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d001      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e0b8      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d020      	beq.n	8003fce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d005      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f98:	4b59      	ldr	r3, [pc, #356]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	4a58      	ldr	r2, [pc, #352]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003fa2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d005      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fb0:	4b53      	ldr	r3, [pc, #332]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	4a52      	ldr	r2, [pc, #328]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003fba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fbc:	4b50      	ldr	r3, [pc, #320]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	494d      	ldr	r1, [pc, #308]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d044      	beq.n	8004064 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d107      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fe2:	4b47      	ldr	r3, [pc, #284]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d119      	bne.n	8004022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e07f      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d003      	beq.n	8004002 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ffe:	2b03      	cmp	r3, #3
 8004000:	d107      	bne.n	8004012 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004002:	4b3f      	ldr	r3, [pc, #252]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d109      	bne.n	8004022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e06f      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004012:	4b3b      	ldr	r3, [pc, #236]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e067      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004022:	4b37      	ldr	r3, [pc, #220]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f023 0203 	bic.w	r2, r3, #3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	4934      	ldr	r1, [pc, #208]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8004030:	4313      	orrs	r3, r2
 8004032:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004034:	f7fe fbbe 	bl	80027b4 <HAL_GetTick>
 8004038:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800403a:	e00a      	b.n	8004052 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800403c:	f7fe fbba 	bl	80027b4 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800404a:	4293      	cmp	r3, r2
 800404c:	d901      	bls.n	8004052 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e04f      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004052:	4b2b      	ldr	r3, [pc, #172]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 020c 	and.w	r2, r3, #12
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	429a      	cmp	r2, r3
 8004062:	d1eb      	bne.n	800403c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004064:	4b25      	ldr	r3, [pc, #148]	@ (80040fc <HAL_RCC_ClockConfig+0x1b8>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 030f 	and.w	r3, r3, #15
 800406c:	683a      	ldr	r2, [r7, #0]
 800406e:	429a      	cmp	r2, r3
 8004070:	d20c      	bcs.n	800408c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004072:	4b22      	ldr	r3, [pc, #136]	@ (80040fc <HAL_RCC_ClockConfig+0x1b8>)
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	b2d2      	uxtb	r2, r2
 8004078:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800407a:	4b20      	ldr	r3, [pc, #128]	@ (80040fc <HAL_RCC_ClockConfig+0x1b8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 030f 	and.w	r3, r3, #15
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	429a      	cmp	r2, r3
 8004086:	d001      	beq.n	800408c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e032      	b.n	80040f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0304 	and.w	r3, r3, #4
 8004094:	2b00      	cmp	r3, #0
 8004096:	d008      	beq.n	80040aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004098:	4b19      	ldr	r3, [pc, #100]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	4916      	ldr	r1, [pc, #88]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d009      	beq.n	80040ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040b6:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	00db      	lsls	r3, r3, #3
 80040c4:	490e      	ldr	r1, [pc, #56]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040ca:	f000 f821 	bl	8004110 <HAL_RCC_GetSysClockFreq>
 80040ce:	4602      	mov	r2, r0
 80040d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004100 <HAL_RCC_ClockConfig+0x1bc>)
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	490a      	ldr	r1, [pc, #40]	@ (8004104 <HAL_RCC_ClockConfig+0x1c0>)
 80040dc:	5ccb      	ldrb	r3, [r1, r3]
 80040de:	fa22 f303 	lsr.w	r3, r2, r3
 80040e2:	4a09      	ldr	r2, [pc, #36]	@ (8004108 <HAL_RCC_ClockConfig+0x1c4>)
 80040e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80040e6:	4b09      	ldr	r3, [pc, #36]	@ (800410c <HAL_RCC_ClockConfig+0x1c8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fe fb1e 	bl	800272c <HAL_InitTick>

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	40023c00 	.word	0x40023c00
 8004100:	40023800 	.word	0x40023800
 8004104:	08006294 	.word	0x08006294
 8004108:	20000000 	.word	0x20000000
 800410c:	20000004 	.word	0x20000004

08004110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004114:	b0ae      	sub	sp, #184	@ 0xb8
 8004116:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004118:	2300      	movs	r3, #0
 800411a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800411e:	2300      	movs	r3, #0
 8004120:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004124:	2300      	movs	r3, #0
 8004126:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800412a:	2300      	movs	r3, #0
 800412c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004136:	4bcb      	ldr	r3, [pc, #812]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 030c 	and.w	r3, r3, #12
 800413e:	2b0c      	cmp	r3, #12
 8004140:	f200 8204 	bhi.w	800454c <HAL_RCC_GetSysClockFreq+0x43c>
 8004144:	a201      	add	r2, pc, #4	@ (adr r2, 800414c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414a:	bf00      	nop
 800414c:	08004181 	.word	0x08004181
 8004150:	0800454d 	.word	0x0800454d
 8004154:	0800454d 	.word	0x0800454d
 8004158:	0800454d 	.word	0x0800454d
 800415c:	08004189 	.word	0x08004189
 8004160:	0800454d 	.word	0x0800454d
 8004164:	0800454d 	.word	0x0800454d
 8004168:	0800454d 	.word	0x0800454d
 800416c:	08004191 	.word	0x08004191
 8004170:	0800454d 	.word	0x0800454d
 8004174:	0800454d 	.word	0x0800454d
 8004178:	0800454d 	.word	0x0800454d
 800417c:	08004381 	.word	0x08004381
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004180:	4bb9      	ldr	r3, [pc, #740]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x358>)
 8004182:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004186:	e1e5      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004188:	4bb7      	ldr	r3, [pc, #732]	@ (8004468 <HAL_RCC_GetSysClockFreq+0x358>)
 800418a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800418e:	e1e1      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004190:	4bb4      	ldr	r3, [pc, #720]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004198:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800419c:	4bb1      	ldr	r3, [pc, #708]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d071      	beq.n	800428c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a8:	4bae      	ldr	r3, [pc, #696]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	099b      	lsrs	r3, r3, #6
 80041ae:	2200      	movs	r2, #0
 80041b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80041b4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80041b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80041c4:	2300      	movs	r3, #0
 80041c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80041ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80041ce:	4622      	mov	r2, r4
 80041d0:	462b      	mov	r3, r5
 80041d2:	f04f 0000 	mov.w	r0, #0
 80041d6:	f04f 0100 	mov.w	r1, #0
 80041da:	0159      	lsls	r1, r3, #5
 80041dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041e0:	0150      	lsls	r0, r2, #5
 80041e2:	4602      	mov	r2, r0
 80041e4:	460b      	mov	r3, r1
 80041e6:	4621      	mov	r1, r4
 80041e8:	1a51      	subs	r1, r2, r1
 80041ea:	6439      	str	r1, [r7, #64]	@ 0x40
 80041ec:	4629      	mov	r1, r5
 80041ee:	eb63 0301 	sbc.w	r3, r3, r1
 80041f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004200:	4649      	mov	r1, r9
 8004202:	018b      	lsls	r3, r1, #6
 8004204:	4641      	mov	r1, r8
 8004206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800420a:	4641      	mov	r1, r8
 800420c:	018a      	lsls	r2, r1, #6
 800420e:	4641      	mov	r1, r8
 8004210:	1a51      	subs	r1, r2, r1
 8004212:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004214:	4649      	mov	r1, r9
 8004216:	eb63 0301 	sbc.w	r3, r3, r1
 800421a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800421c:	f04f 0200 	mov.w	r2, #0
 8004220:	f04f 0300 	mov.w	r3, #0
 8004224:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004228:	4649      	mov	r1, r9
 800422a:	00cb      	lsls	r3, r1, #3
 800422c:	4641      	mov	r1, r8
 800422e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004232:	4641      	mov	r1, r8
 8004234:	00ca      	lsls	r2, r1, #3
 8004236:	4610      	mov	r0, r2
 8004238:	4619      	mov	r1, r3
 800423a:	4603      	mov	r3, r0
 800423c:	4622      	mov	r2, r4
 800423e:	189b      	adds	r3, r3, r2
 8004240:	633b      	str	r3, [r7, #48]	@ 0x30
 8004242:	462b      	mov	r3, r5
 8004244:	460a      	mov	r2, r1
 8004246:	eb42 0303 	adc.w	r3, r2, r3
 800424a:	637b      	str	r3, [r7, #52]	@ 0x34
 800424c:	f04f 0200 	mov.w	r2, #0
 8004250:	f04f 0300 	mov.w	r3, #0
 8004254:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004258:	4629      	mov	r1, r5
 800425a:	028b      	lsls	r3, r1, #10
 800425c:	4621      	mov	r1, r4
 800425e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004262:	4621      	mov	r1, r4
 8004264:	028a      	lsls	r2, r1, #10
 8004266:	4610      	mov	r0, r2
 8004268:	4619      	mov	r1, r3
 800426a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800426e:	2200      	movs	r2, #0
 8004270:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004274:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004278:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800427c:	f7fc fafa 	bl	8000874 <__aeabi_uldivmod>
 8004280:	4602      	mov	r2, r0
 8004282:	460b      	mov	r3, r1
 8004284:	4613      	mov	r3, r2
 8004286:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800428a:	e067      	b.n	800435c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800428c:	4b75      	ldr	r3, [pc, #468]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	099b      	lsrs	r3, r3, #6
 8004292:	2200      	movs	r2, #0
 8004294:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004298:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800429c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80042a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80042a6:	2300      	movs	r3, #0
 80042a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80042aa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80042ae:	4622      	mov	r2, r4
 80042b0:	462b      	mov	r3, r5
 80042b2:	f04f 0000 	mov.w	r0, #0
 80042b6:	f04f 0100 	mov.w	r1, #0
 80042ba:	0159      	lsls	r1, r3, #5
 80042bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042c0:	0150      	lsls	r0, r2, #5
 80042c2:	4602      	mov	r2, r0
 80042c4:	460b      	mov	r3, r1
 80042c6:	4621      	mov	r1, r4
 80042c8:	1a51      	subs	r1, r2, r1
 80042ca:	62b9      	str	r1, [r7, #40]	@ 0x28
 80042cc:	4629      	mov	r1, r5
 80042ce:	eb63 0301 	sbc.w	r3, r3, r1
 80042d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80042e0:	4649      	mov	r1, r9
 80042e2:	018b      	lsls	r3, r1, #6
 80042e4:	4641      	mov	r1, r8
 80042e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042ea:	4641      	mov	r1, r8
 80042ec:	018a      	lsls	r2, r1, #6
 80042ee:	4641      	mov	r1, r8
 80042f0:	ebb2 0a01 	subs.w	sl, r2, r1
 80042f4:	4649      	mov	r1, r9
 80042f6:	eb63 0b01 	sbc.w	fp, r3, r1
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	f04f 0300 	mov.w	r3, #0
 8004302:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004306:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800430a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800430e:	4692      	mov	sl, r2
 8004310:	469b      	mov	fp, r3
 8004312:	4623      	mov	r3, r4
 8004314:	eb1a 0303 	adds.w	r3, sl, r3
 8004318:	623b      	str	r3, [r7, #32]
 800431a:	462b      	mov	r3, r5
 800431c:	eb4b 0303 	adc.w	r3, fp, r3
 8004320:	627b      	str	r3, [r7, #36]	@ 0x24
 8004322:	f04f 0200 	mov.w	r2, #0
 8004326:	f04f 0300 	mov.w	r3, #0
 800432a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800432e:	4629      	mov	r1, r5
 8004330:	028b      	lsls	r3, r1, #10
 8004332:	4621      	mov	r1, r4
 8004334:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004338:	4621      	mov	r1, r4
 800433a:	028a      	lsls	r2, r1, #10
 800433c:	4610      	mov	r0, r2
 800433e:	4619      	mov	r1, r3
 8004340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004344:	2200      	movs	r2, #0
 8004346:	673b      	str	r3, [r7, #112]	@ 0x70
 8004348:	677a      	str	r2, [r7, #116]	@ 0x74
 800434a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800434e:	f7fc fa91 	bl	8000874 <__aeabi_uldivmod>
 8004352:	4602      	mov	r2, r0
 8004354:	460b      	mov	r3, r1
 8004356:	4613      	mov	r3, r2
 8004358:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800435c:	4b41      	ldr	r3, [pc, #260]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	0c1b      	lsrs	r3, r3, #16
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	3301      	adds	r3, #1
 8004368:	005b      	lsls	r3, r3, #1
 800436a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800436e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004372:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004376:	fbb2 f3f3 	udiv	r3, r2, r3
 800437a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800437e:	e0e9      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004380:	4b38      	ldr	r3, [pc, #224]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800438c:	4b35      	ldr	r3, [pc, #212]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d069      	beq.n	800446c <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004398:	4b32      	ldr	r3, [pc, #200]	@ (8004464 <HAL_RCC_GetSysClockFreq+0x354>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	099b      	lsrs	r3, r3, #6
 800439e:	2200      	movs	r2, #0
 80043a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80043a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80043ac:	2300      	movs	r3, #0
 80043ae:	667b      	str	r3, [r7, #100]	@ 0x64
 80043b0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80043b4:	4622      	mov	r2, r4
 80043b6:	462b      	mov	r3, r5
 80043b8:	f04f 0000 	mov.w	r0, #0
 80043bc:	f04f 0100 	mov.w	r1, #0
 80043c0:	0159      	lsls	r1, r3, #5
 80043c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043c6:	0150      	lsls	r0, r2, #5
 80043c8:	4602      	mov	r2, r0
 80043ca:	460b      	mov	r3, r1
 80043cc:	4621      	mov	r1, r4
 80043ce:	1a51      	subs	r1, r2, r1
 80043d0:	61b9      	str	r1, [r7, #24]
 80043d2:	4629      	mov	r1, r5
 80043d4:	eb63 0301 	sbc.w	r3, r3, r1
 80043d8:	61fb      	str	r3, [r7, #28]
 80043da:	f04f 0200 	mov.w	r2, #0
 80043de:	f04f 0300 	mov.w	r3, #0
 80043e2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80043e6:	4659      	mov	r1, fp
 80043e8:	018b      	lsls	r3, r1, #6
 80043ea:	4651      	mov	r1, sl
 80043ec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043f0:	4651      	mov	r1, sl
 80043f2:	018a      	lsls	r2, r1, #6
 80043f4:	4651      	mov	r1, sl
 80043f6:	ebb2 0801 	subs.w	r8, r2, r1
 80043fa:	4659      	mov	r1, fp
 80043fc:	eb63 0901 	sbc.w	r9, r3, r1
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	f04f 0300 	mov.w	r3, #0
 8004408:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800440c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004410:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004414:	4690      	mov	r8, r2
 8004416:	4699      	mov	r9, r3
 8004418:	4623      	mov	r3, r4
 800441a:	eb18 0303 	adds.w	r3, r8, r3
 800441e:	613b      	str	r3, [r7, #16]
 8004420:	462b      	mov	r3, r5
 8004422:	eb49 0303 	adc.w	r3, r9, r3
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	f04f 0200 	mov.w	r2, #0
 800442c:	f04f 0300 	mov.w	r3, #0
 8004430:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004434:	4629      	mov	r1, r5
 8004436:	028b      	lsls	r3, r1, #10
 8004438:	4621      	mov	r1, r4
 800443a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800443e:	4621      	mov	r1, r4
 8004440:	028a      	lsls	r2, r1, #10
 8004442:	4610      	mov	r0, r2
 8004444:	4619      	mov	r1, r3
 8004446:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800444a:	2200      	movs	r2, #0
 800444c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800444e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004450:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004454:	f7fc fa0e 	bl	8000874 <__aeabi_uldivmod>
 8004458:	4602      	mov	r2, r0
 800445a:	460b      	mov	r3, r1
 800445c:	4613      	mov	r3, r2
 800445e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004462:	e063      	b.n	800452c <HAL_RCC_GetSysClockFreq+0x41c>
 8004464:	40023800 	.word	0x40023800
 8004468:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800446c:	4b3d      	ldr	r3, [pc, #244]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x454>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	099b      	lsrs	r3, r3, #6
 8004472:	2200      	movs	r2, #0
 8004474:	4618      	mov	r0, r3
 8004476:	4611      	mov	r1, r2
 8004478:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800447c:	653b      	str	r3, [r7, #80]	@ 0x50
 800447e:	2300      	movs	r3, #0
 8004480:	657b      	str	r3, [r7, #84]	@ 0x54
 8004482:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004486:	4642      	mov	r2, r8
 8004488:	464b      	mov	r3, r9
 800448a:	f04f 0000 	mov.w	r0, #0
 800448e:	f04f 0100 	mov.w	r1, #0
 8004492:	0159      	lsls	r1, r3, #5
 8004494:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004498:	0150      	lsls	r0, r2, #5
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	4641      	mov	r1, r8
 80044a0:	1a51      	subs	r1, r2, r1
 80044a2:	60b9      	str	r1, [r7, #8]
 80044a4:	4649      	mov	r1, r9
 80044a6:	eb63 0301 	sbc.w	r3, r3, r1
 80044aa:	60fb      	str	r3, [r7, #12]
 80044ac:	f04f 0200 	mov.w	r2, #0
 80044b0:	f04f 0300 	mov.w	r3, #0
 80044b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80044b8:	4659      	mov	r1, fp
 80044ba:	018b      	lsls	r3, r1, #6
 80044bc:	4651      	mov	r1, sl
 80044be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044c2:	4651      	mov	r1, sl
 80044c4:	018a      	lsls	r2, r1, #6
 80044c6:	4651      	mov	r1, sl
 80044c8:	1a54      	subs	r4, r2, r1
 80044ca:	4659      	mov	r1, fp
 80044cc:	eb63 0501 	sbc.w	r5, r3, r1
 80044d0:	f04f 0200 	mov.w	r2, #0
 80044d4:	f04f 0300 	mov.w	r3, #0
 80044d8:	00eb      	lsls	r3, r5, #3
 80044da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044de:	00e2      	lsls	r2, r4, #3
 80044e0:	4614      	mov	r4, r2
 80044e2:	461d      	mov	r5, r3
 80044e4:	4643      	mov	r3, r8
 80044e6:	18e3      	adds	r3, r4, r3
 80044e8:	603b      	str	r3, [r7, #0]
 80044ea:	464b      	mov	r3, r9
 80044ec:	eb45 0303 	adc.w	r3, r5, r3
 80044f0:	607b      	str	r3, [r7, #4]
 80044f2:	f04f 0200 	mov.w	r2, #0
 80044f6:	f04f 0300 	mov.w	r3, #0
 80044fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044fe:	4629      	mov	r1, r5
 8004500:	028b      	lsls	r3, r1, #10
 8004502:	4621      	mov	r1, r4
 8004504:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004508:	4621      	mov	r1, r4
 800450a:	028a      	lsls	r2, r1, #10
 800450c:	4610      	mov	r0, r2
 800450e:	4619      	mov	r1, r3
 8004510:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004514:	2200      	movs	r2, #0
 8004516:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004518:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800451a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800451e:	f7fc f9a9 	bl	8000874 <__aeabi_uldivmod>
 8004522:	4602      	mov	r2, r0
 8004524:	460b      	mov	r3, r1
 8004526:	4613      	mov	r3, r2
 8004528:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800452c:	4b0d      	ldr	r3, [pc, #52]	@ (8004564 <HAL_RCC_GetSysClockFreq+0x454>)
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	0f1b      	lsrs	r3, r3, #28
 8004532:	f003 0307 	and.w	r3, r3, #7
 8004536:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800453a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800453e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004542:	fbb2 f3f3 	udiv	r3, r2, r3
 8004546:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800454a:	e003      	b.n	8004554 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800454c:	4b06      	ldr	r3, [pc, #24]	@ (8004568 <HAL_RCC_GetSysClockFreq+0x458>)
 800454e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004552:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004554:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004558:	4618      	mov	r0, r3
 800455a:	37b8      	adds	r7, #184	@ 0xb8
 800455c:	46bd      	mov	sp, r7
 800455e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004562:	bf00      	nop
 8004564:	40023800 	.word	0x40023800
 8004568:	00f42400 	.word	0x00f42400

0800456c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e28d      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b00      	cmp	r3, #0
 8004588:	f000 8083 	beq.w	8004692 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800458c:	4b94      	ldr	r3, [pc, #592]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f003 030c 	and.w	r3, r3, #12
 8004594:	2b04      	cmp	r3, #4
 8004596:	d019      	beq.n	80045cc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004598:	4b91      	ldr	r3, [pc, #580]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f003 030c 	and.w	r3, r3, #12
        || \
 80045a0:	2b08      	cmp	r3, #8
 80045a2:	d106      	bne.n	80045b2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80045a4:	4b8e      	ldr	r3, [pc, #568]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045b0:	d00c      	beq.n	80045cc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045b2:	4b8b      	ldr	r3, [pc, #556]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80045ba:	2b0c      	cmp	r3, #12
 80045bc:	d112      	bne.n	80045e4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045be:	4b88      	ldr	r3, [pc, #544]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045ca:	d10b      	bne.n	80045e4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045cc:	4b84      	ldr	r3, [pc, #528]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d05b      	beq.n	8004690 <HAL_RCC_OscConfig+0x124>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d157      	bne.n	8004690 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e25a      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045ec:	d106      	bne.n	80045fc <HAL_RCC_OscConfig+0x90>
 80045ee:	4b7c      	ldr	r3, [pc, #496]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a7b      	ldr	r2, [pc, #492]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80045f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045f8:	6013      	str	r3, [r2, #0]
 80045fa:	e01d      	b.n	8004638 <HAL_RCC_OscConfig+0xcc>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004604:	d10c      	bne.n	8004620 <HAL_RCC_OscConfig+0xb4>
 8004606:	4b76      	ldr	r3, [pc, #472]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a75      	ldr	r2, [pc, #468]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 800460c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004610:	6013      	str	r3, [r2, #0]
 8004612:	4b73      	ldr	r3, [pc, #460]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a72      	ldr	r2, [pc, #456]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004618:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	e00b      	b.n	8004638 <HAL_RCC_OscConfig+0xcc>
 8004620:	4b6f      	ldr	r3, [pc, #444]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a6e      	ldr	r2, [pc, #440]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004626:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800462a:	6013      	str	r3, [r2, #0]
 800462c:	4b6c      	ldr	r3, [pc, #432]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a6b      	ldr	r2, [pc, #428]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004632:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004636:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d013      	beq.n	8004668 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004640:	f7fe f8b8 	bl	80027b4 <HAL_GetTick>
 8004644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004646:	e008      	b.n	800465a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004648:	f7fe f8b4 	bl	80027b4 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b64      	cmp	r3, #100	@ 0x64
 8004654:	d901      	bls.n	800465a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e21f      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800465a:	4b61      	ldr	r3, [pc, #388]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d0f0      	beq.n	8004648 <HAL_RCC_OscConfig+0xdc>
 8004666:	e014      	b.n	8004692 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004668:	f7fe f8a4 	bl	80027b4 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004670:	f7fe f8a0 	bl	80027b4 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b64      	cmp	r3, #100	@ 0x64
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e20b      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004682:	4b57      	ldr	r3, [pc, #348]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1f0      	bne.n	8004670 <HAL_RCC_OscConfig+0x104>
 800468e:	e000      	b.n	8004692 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004690:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d06f      	beq.n	800477e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800469e:	4b50      	ldr	r3, [pc, #320]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 030c 	and.w	r3, r3, #12
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d017      	beq.n	80046da <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80046aa:	4b4d      	ldr	r3, [pc, #308]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 030c 	and.w	r3, r3, #12
        || \
 80046b2:	2b08      	cmp	r3, #8
 80046b4:	d105      	bne.n	80046c2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80046b6:	4b4a      	ldr	r3, [pc, #296]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00b      	beq.n	80046da <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046c2:	4b47      	ldr	r3, [pc, #284]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80046ca:	2b0c      	cmp	r3, #12
 80046cc:	d11c      	bne.n	8004708 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046ce:	4b44      	ldr	r3, [pc, #272]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d116      	bne.n	8004708 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046da:	4b41      	ldr	r3, [pc, #260]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d005      	beq.n	80046f2 <HAL_RCC_OscConfig+0x186>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d001      	beq.n	80046f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e1d3      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f2:	4b3b      	ldr	r3, [pc, #236]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	00db      	lsls	r3, r3, #3
 8004700:	4937      	ldr	r1, [pc, #220]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004702:	4313      	orrs	r3, r2
 8004704:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004706:	e03a      	b.n	800477e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d020      	beq.n	8004752 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004710:	4b34      	ldr	r3, [pc, #208]	@ (80047e4 <HAL_RCC_OscConfig+0x278>)
 8004712:	2201      	movs	r2, #1
 8004714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004716:	f7fe f84d 	bl	80027b4 <HAL_GetTick>
 800471a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800471c:	e008      	b.n	8004730 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800471e:	f7fe f849 	bl	80027b4 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d901      	bls.n	8004730 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e1b4      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004730:	4b2b      	ldr	r3, [pc, #172]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0f0      	beq.n	800471e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800473c:	4b28      	ldr	r3, [pc, #160]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	00db      	lsls	r3, r3, #3
 800474a:	4925      	ldr	r1, [pc, #148]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 800474c:	4313      	orrs	r3, r2
 800474e:	600b      	str	r3, [r1, #0]
 8004750:	e015      	b.n	800477e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004752:	4b24      	ldr	r3, [pc, #144]	@ (80047e4 <HAL_RCC_OscConfig+0x278>)
 8004754:	2200      	movs	r2, #0
 8004756:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004758:	f7fe f82c 	bl	80027b4 <HAL_GetTick>
 800475c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800475e:	e008      	b.n	8004772 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004760:	f7fe f828 	bl	80027b4 <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	1ad3      	subs	r3, r2, r3
 800476a:	2b02      	cmp	r3, #2
 800476c:	d901      	bls.n	8004772 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e193      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004772:	4b1b      	ldr	r3, [pc, #108]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1f0      	bne.n	8004760 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d036      	beq.n	80047f8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d016      	beq.n	80047c0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004792:	4b15      	ldr	r3, [pc, #84]	@ (80047e8 <HAL_RCC_OscConfig+0x27c>)
 8004794:	2201      	movs	r2, #1
 8004796:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004798:	f7fe f80c 	bl	80027b4 <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800479e:	e008      	b.n	80047b2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047a0:	f7fe f808 	bl	80027b4 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e173      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047b2:	4b0b      	ldr	r3, [pc, #44]	@ (80047e0 <HAL_RCC_OscConfig+0x274>)
 80047b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047b6:	f003 0302 	and.w	r3, r3, #2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d0f0      	beq.n	80047a0 <HAL_RCC_OscConfig+0x234>
 80047be:	e01b      	b.n	80047f8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047c0:	4b09      	ldr	r3, [pc, #36]	@ (80047e8 <HAL_RCC_OscConfig+0x27c>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c6:	f7fd fff5 	bl	80027b4 <HAL_GetTick>
 80047ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047cc:	e00e      	b.n	80047ec <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047ce:	f7fd fff1 	bl	80027b4 <HAL_GetTick>
 80047d2:	4602      	mov	r2, r0
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	2b02      	cmp	r3, #2
 80047da:	d907      	bls.n	80047ec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80047dc:	2303      	movs	r3, #3
 80047de:	e15c      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
 80047e0:	40023800 	.word	0x40023800
 80047e4:	42470000 	.word	0x42470000
 80047e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047ec:	4b8a      	ldr	r3, [pc, #552]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80047ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1ea      	bne.n	80047ce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0304 	and.w	r3, r3, #4
 8004800:	2b00      	cmp	r3, #0
 8004802:	f000 8097 	beq.w	8004934 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004806:	2300      	movs	r3, #0
 8004808:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800480a:	4b83      	ldr	r3, [pc, #524]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 800480c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10f      	bne.n	8004836 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004816:	2300      	movs	r3, #0
 8004818:	60bb      	str	r3, [r7, #8]
 800481a:	4b7f      	ldr	r3, [pc, #508]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 800481c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481e:	4a7e      	ldr	r2, [pc, #504]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004824:	6413      	str	r3, [r2, #64]	@ 0x40
 8004826:	4b7c      	ldr	r3, [pc, #496]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800482e:	60bb      	str	r3, [r7, #8]
 8004830:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004832:	2301      	movs	r3, #1
 8004834:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004836:	4b79      	ldr	r3, [pc, #484]	@ (8004a1c <HAL_RCC_OscConfig+0x4b0>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800483e:	2b00      	cmp	r3, #0
 8004840:	d118      	bne.n	8004874 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004842:	4b76      	ldr	r3, [pc, #472]	@ (8004a1c <HAL_RCC_OscConfig+0x4b0>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a75      	ldr	r2, [pc, #468]	@ (8004a1c <HAL_RCC_OscConfig+0x4b0>)
 8004848:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800484c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800484e:	f7fd ffb1 	bl	80027b4 <HAL_GetTick>
 8004852:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004854:	e008      	b.n	8004868 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004856:	f7fd ffad 	bl	80027b4 <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	2b02      	cmp	r3, #2
 8004862:	d901      	bls.n	8004868 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	e118      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004868:	4b6c      	ldr	r3, [pc, #432]	@ (8004a1c <HAL_RCC_OscConfig+0x4b0>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004870:	2b00      	cmp	r3, #0
 8004872:	d0f0      	beq.n	8004856 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d106      	bne.n	800488a <HAL_RCC_OscConfig+0x31e>
 800487c:	4b66      	ldr	r3, [pc, #408]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 800487e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004880:	4a65      	ldr	r2, [pc, #404]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004882:	f043 0301 	orr.w	r3, r3, #1
 8004886:	6713      	str	r3, [r2, #112]	@ 0x70
 8004888:	e01c      	b.n	80048c4 <HAL_RCC_OscConfig+0x358>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2b05      	cmp	r3, #5
 8004890:	d10c      	bne.n	80048ac <HAL_RCC_OscConfig+0x340>
 8004892:	4b61      	ldr	r3, [pc, #388]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004896:	4a60      	ldr	r2, [pc, #384]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004898:	f043 0304 	orr.w	r3, r3, #4
 800489c:	6713      	str	r3, [r2, #112]	@ 0x70
 800489e:	4b5e      	ldr	r3, [pc, #376]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80048a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a2:	4a5d      	ldr	r2, [pc, #372]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80048a4:	f043 0301 	orr.w	r3, r3, #1
 80048a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80048aa:	e00b      	b.n	80048c4 <HAL_RCC_OscConfig+0x358>
 80048ac:	4b5a      	ldr	r3, [pc, #360]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80048ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b0:	4a59      	ldr	r2, [pc, #356]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80048b2:	f023 0301 	bic.w	r3, r3, #1
 80048b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80048b8:	4b57      	ldr	r3, [pc, #348]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80048ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048bc:	4a56      	ldr	r2, [pc, #344]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80048be:	f023 0304 	bic.w	r3, r3, #4
 80048c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d015      	beq.n	80048f8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048cc:	f7fd ff72 	bl	80027b4 <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048d2:	e00a      	b.n	80048ea <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048d4:	f7fd ff6e 	bl	80027b4 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e0d7      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ea:	4b4b      	ldr	r3, [pc, #300]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80048ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0ee      	beq.n	80048d4 <HAL_RCC_OscConfig+0x368>
 80048f6:	e014      	b.n	8004922 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048f8:	f7fd ff5c 	bl	80027b4 <HAL_GetTick>
 80048fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048fe:	e00a      	b.n	8004916 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004900:	f7fd ff58 	bl	80027b4 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800490e:	4293      	cmp	r3, r2
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e0c1      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004916:	4b40      	ldr	r3, [pc, #256]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800491a:	f003 0302 	and.w	r3, r3, #2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d1ee      	bne.n	8004900 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004922:	7dfb      	ldrb	r3, [r7, #23]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d105      	bne.n	8004934 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004928:	4b3b      	ldr	r3, [pc, #236]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 800492a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800492c:	4a3a      	ldr	r2, [pc, #232]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 800492e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004932:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	699b      	ldr	r3, [r3, #24]
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 80ad 	beq.w	8004a98 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800493e:	4b36      	ldr	r3, [pc, #216]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 030c 	and.w	r3, r3, #12
 8004946:	2b08      	cmp	r3, #8
 8004948:	d060      	beq.n	8004a0c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	2b02      	cmp	r3, #2
 8004950:	d145      	bne.n	80049de <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004952:	4b33      	ldr	r3, [pc, #204]	@ (8004a20 <HAL_RCC_OscConfig+0x4b4>)
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004958:	f7fd ff2c 	bl	80027b4 <HAL_GetTick>
 800495c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800495e:	e008      	b.n	8004972 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004960:	f7fd ff28 	bl	80027b4 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	2b02      	cmp	r3, #2
 800496c:	d901      	bls.n	8004972 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e093      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004972:	4b29      	ldr	r3, [pc, #164]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1f0      	bne.n	8004960 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	69da      	ldr	r2, [r3, #28]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	431a      	orrs	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	019b      	lsls	r3, r3, #6
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004994:	085b      	lsrs	r3, r3, #1
 8004996:	3b01      	subs	r3, #1
 8004998:	041b      	lsls	r3, r3, #16
 800499a:	431a      	orrs	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a0:	061b      	lsls	r3, r3, #24
 80049a2:	431a      	orrs	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a8:	071b      	lsls	r3, r3, #28
 80049aa:	491b      	ldr	r1, [pc, #108]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80049ac:	4313      	orrs	r3, r2
 80049ae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004a20 <HAL_RCC_OscConfig+0x4b4>)
 80049b2:	2201      	movs	r2, #1
 80049b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b6:	f7fd fefd 	bl	80027b4 <HAL_GetTick>
 80049ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049bc:	e008      	b.n	80049d0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049be:	f7fd fef9 	bl	80027b4 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d901      	bls.n	80049d0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e064      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d0:	4b11      	ldr	r3, [pc, #68]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d0f0      	beq.n	80049be <HAL_RCC_OscConfig+0x452>
 80049dc:	e05c      	b.n	8004a98 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049de:	4b10      	ldr	r3, [pc, #64]	@ (8004a20 <HAL_RCC_OscConfig+0x4b4>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e4:	f7fd fee6 	bl	80027b4 <HAL_GetTick>
 80049e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ea:	e008      	b.n	80049fe <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049ec:	f7fd fee2 	bl	80027b4 <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e04d      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049fe:	4b06      	ldr	r3, [pc, #24]	@ (8004a18 <HAL_RCC_OscConfig+0x4ac>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1f0      	bne.n	80049ec <HAL_RCC_OscConfig+0x480>
 8004a0a:	e045      	b.n	8004a98 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	699b      	ldr	r3, [r3, #24]
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d107      	bne.n	8004a24 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e040      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
 8004a18:	40023800 	.word	0x40023800
 8004a1c:	40007000 	.word	0x40007000
 8004a20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a24:	4b1f      	ldr	r3, [pc, #124]	@ (8004aa4 <HAL_RCC_OscConfig+0x538>)
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d030      	beq.n	8004a94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d129      	bne.n	8004a94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d122      	bne.n	8004a94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a54:	4013      	ands	r3, r2
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d119      	bne.n	8004a94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a6a:	085b      	lsrs	r3, r3, #1
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d10f      	bne.n	8004a94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d107      	bne.n	8004a94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d001      	beq.n	8004a98 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e000      	b.n	8004a9a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3718      	adds	r7, #24
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	40023800 	.word	0x40023800

08004aa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b082      	sub	sp, #8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e041      	b.n	8004b3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d106      	bne.n	8004ad4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7fd fa2c 	bl	8001f2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	f000 fa88 	bl	8004ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
	...

08004b48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d001      	beq.n	8004b60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e04e      	b.n	8004bfe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0201 	orr.w	r2, r2, #1
 8004b76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a23      	ldr	r2, [pc, #140]	@ (8004c0c <HAL_TIM_Base_Start_IT+0xc4>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d022      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0x80>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b8a:	d01d      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0x80>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a1f      	ldr	r2, [pc, #124]	@ (8004c10 <HAL_TIM_Base_Start_IT+0xc8>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d018      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0x80>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8004c14 <HAL_TIM_Base_Start_IT+0xcc>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d013      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0x80>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c18 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d00e      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0x80>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a1b      	ldr	r2, [pc, #108]	@ (8004c1c <HAL_TIM_Base_Start_IT+0xd4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d009      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0x80>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a19      	ldr	r2, [pc, #100]	@ (8004c20 <HAL_TIM_Base_Start_IT+0xd8>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d004      	beq.n	8004bc8 <HAL_TIM_Base_Start_IT+0x80>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a18      	ldr	r2, [pc, #96]	@ (8004c24 <HAL_TIM_Base_Start_IT+0xdc>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d111      	bne.n	8004bec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2b06      	cmp	r3, #6
 8004bd8:	d010      	beq.n	8004bfc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f042 0201 	orr.w	r2, r2, #1
 8004be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bea:	e007      	b.n	8004bfc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f042 0201 	orr.w	r2, r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3714      	adds	r7, #20
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	40010000 	.word	0x40010000
 8004c10:	40000400 	.word	0x40000400
 8004c14:	40000800 	.word	0x40000800
 8004c18:	40000c00 	.word	0x40000c00
 8004c1c:	40010400 	.word	0x40010400
 8004c20:	40014000 	.word	0x40014000
 8004c24:	40001800 	.word	0x40001800

08004c28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d020      	beq.n	8004c8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d01b      	beq.n	8004c8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0202 	mvn.w	r2, #2
 8004c5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f9a3 	bl	8004fbe <HAL_TIM_IC_CaptureCallback>
 8004c78:	e005      	b.n	8004c86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 f995 	bl	8004faa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f9a6 	bl	8004fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f003 0304 	and.w	r3, r3, #4
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d020      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f003 0304 	and.w	r3, r3, #4
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d01b      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f06f 0204 	mvn.w	r2, #4
 8004ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2202      	movs	r2, #2
 8004cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f97d 	bl	8004fbe <HAL_TIM_IC_CaptureCallback>
 8004cc4:	e005      	b.n	8004cd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f96f 	bl	8004faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 f980 	bl	8004fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	f003 0308 	and.w	r3, r3, #8
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d020      	beq.n	8004d24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f003 0308 	and.w	r3, r3, #8
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d01b      	beq.n	8004d24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f06f 0208 	mvn.w	r2, #8
 8004cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2204      	movs	r2, #4
 8004cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d003      	beq.n	8004d12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f957 	bl	8004fbe <HAL_TIM_IC_CaptureCallback>
 8004d10:	e005      	b.n	8004d1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f949 	bl	8004faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 f95a 	bl	8004fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f003 0310 	and.w	r3, r3, #16
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d020      	beq.n	8004d70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f003 0310 	and.w	r3, r3, #16
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d01b      	beq.n	8004d70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f06f 0210 	mvn.w	r2, #16
 8004d40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2208      	movs	r2, #8
 8004d46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	69db      	ldr	r3, [r3, #28]
 8004d4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d003      	beq.n	8004d5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 f931 	bl	8004fbe <HAL_TIM_IC_CaptureCallback>
 8004d5c:	e005      	b.n	8004d6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f923 	bl	8004faa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f000 f934 	bl	8004fd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00c      	beq.n	8004d94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d007      	beq.n	8004d94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f06f 0201 	mvn.w	r2, #1
 8004d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 f901 	bl	8004f96 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00c      	beq.n	8004db8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d007      	beq.n	8004db8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004db0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 faee 	bl	8005394 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00c      	beq.n	8004ddc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d007      	beq.n	8004ddc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f905 	bl	8004fe6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	f003 0320 	and.w	r3, r3, #32
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00c      	beq.n	8004e00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f003 0320 	and.w	r3, r3, #32
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d007      	beq.n	8004e00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f06f 0220 	mvn.w	r2, #32
 8004df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 fac0 	bl	8005380 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e00:	bf00      	nop
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e12:	2300      	movs	r3, #0
 8004e14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d101      	bne.n	8004e24 <HAL_TIM_ConfigClockSource+0x1c>
 8004e20:	2302      	movs	r3, #2
 8004e22:	e0b4      	b.n	8004f8e <HAL_TIM_ConfigClockSource+0x186>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2202      	movs	r2, #2
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e5c:	d03e      	beq.n	8004edc <HAL_TIM_ConfigClockSource+0xd4>
 8004e5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e62:	f200 8087 	bhi.w	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
 8004e66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e6a:	f000 8086 	beq.w	8004f7a <HAL_TIM_ConfigClockSource+0x172>
 8004e6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e72:	d87f      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
 8004e74:	2b70      	cmp	r3, #112	@ 0x70
 8004e76:	d01a      	beq.n	8004eae <HAL_TIM_ConfigClockSource+0xa6>
 8004e78:	2b70      	cmp	r3, #112	@ 0x70
 8004e7a:	d87b      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
 8004e7c:	2b60      	cmp	r3, #96	@ 0x60
 8004e7e:	d050      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x11a>
 8004e80:	2b60      	cmp	r3, #96	@ 0x60
 8004e82:	d877      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
 8004e84:	2b50      	cmp	r3, #80	@ 0x50
 8004e86:	d03c      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0xfa>
 8004e88:	2b50      	cmp	r3, #80	@ 0x50
 8004e8a:	d873      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
 8004e8c:	2b40      	cmp	r3, #64	@ 0x40
 8004e8e:	d058      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x13a>
 8004e90:	2b40      	cmp	r3, #64	@ 0x40
 8004e92:	d86f      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
 8004e94:	2b30      	cmp	r3, #48	@ 0x30
 8004e96:	d064      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x15a>
 8004e98:	2b30      	cmp	r3, #48	@ 0x30
 8004e9a:	d86b      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
 8004e9c:	2b20      	cmp	r3, #32
 8004e9e:	d060      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x15a>
 8004ea0:	2b20      	cmp	r3, #32
 8004ea2:	d867      	bhi.n	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d05c      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x15a>
 8004ea8:	2b10      	cmp	r3, #16
 8004eaa:	d05a      	beq.n	8004f62 <HAL_TIM_ConfigClockSource+0x15a>
 8004eac:	e062      	b.n	8004f74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ebe:	f000 f9c3 	bl	8005248 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ed0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	609a      	str	r2, [r3, #8]
      break;
 8004eda:	e04f      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004eec:	f000 f9ac 	bl	8005248 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689a      	ldr	r2, [r3, #8]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004efe:	609a      	str	r2, [r3, #8]
      break;
 8004f00:	e03c      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f000 f920 	bl	8005154 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2150      	movs	r1, #80	@ 0x50
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 f979 	bl	8005212 <TIM_ITRx_SetConfig>
      break;
 8004f20:	e02c      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f2e:	461a      	mov	r2, r3
 8004f30:	f000 f93f 	bl	80051b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2160      	movs	r1, #96	@ 0x60
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 f969 	bl	8005212 <TIM_ITRx_SetConfig>
      break;
 8004f40:	e01c      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4e:	461a      	mov	r2, r3
 8004f50:	f000 f900 	bl	8005154 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2140      	movs	r1, #64	@ 0x40
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 f959 	bl	8005212 <TIM_ITRx_SetConfig>
      break;
 8004f60:	e00c      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	4610      	mov	r0, r2
 8004f6e:	f000 f950 	bl	8005212 <TIM_ITRx_SetConfig>
      break;
 8004f72:	e003      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	73fb      	strb	r3, [r7, #15]
      break;
 8004f78:	e000      	b.n	8004f7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f96:	b480      	push	{r7}
 8004f98:	b083      	sub	sp, #12
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f9e:	bf00      	nop
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b083      	sub	sp, #12
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fb2:	bf00      	nop
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr

08004fbe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fbe:	b480      	push	{r7}
 8004fc0:	b083      	sub	sp, #12
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fc6:	bf00      	nop
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b083      	sub	sp, #12
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fda:	bf00      	nop
 8004fdc:	370c      	adds	r7, #12
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fe6:	b480      	push	{r7}
 8004fe8:	b083      	sub	sp, #12
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fee:	bf00      	nop
 8004ff0:	370c      	adds	r7, #12
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
	...

08004ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a46      	ldr	r2, [pc, #280]	@ (8005128 <TIM_Base_SetConfig+0x12c>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d013      	beq.n	800503c <TIM_Base_SetConfig+0x40>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800501a:	d00f      	beq.n	800503c <TIM_Base_SetConfig+0x40>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	4a43      	ldr	r2, [pc, #268]	@ (800512c <TIM_Base_SetConfig+0x130>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d00b      	beq.n	800503c <TIM_Base_SetConfig+0x40>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a42      	ldr	r2, [pc, #264]	@ (8005130 <TIM_Base_SetConfig+0x134>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d007      	beq.n	800503c <TIM_Base_SetConfig+0x40>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a41      	ldr	r2, [pc, #260]	@ (8005134 <TIM_Base_SetConfig+0x138>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d003      	beq.n	800503c <TIM_Base_SetConfig+0x40>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a40      	ldr	r2, [pc, #256]	@ (8005138 <TIM_Base_SetConfig+0x13c>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d108      	bne.n	800504e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005042:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a35      	ldr	r2, [pc, #212]	@ (8005128 <TIM_Base_SetConfig+0x12c>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d02b      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800505c:	d027      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a32      	ldr	r2, [pc, #200]	@ (800512c <TIM_Base_SetConfig+0x130>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d023      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a31      	ldr	r2, [pc, #196]	@ (8005130 <TIM_Base_SetConfig+0x134>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d01f      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a30      	ldr	r2, [pc, #192]	@ (8005134 <TIM_Base_SetConfig+0x138>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d01b      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a2f      	ldr	r2, [pc, #188]	@ (8005138 <TIM_Base_SetConfig+0x13c>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d017      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a2e      	ldr	r2, [pc, #184]	@ (800513c <TIM_Base_SetConfig+0x140>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d013      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a2d      	ldr	r2, [pc, #180]	@ (8005140 <TIM_Base_SetConfig+0x144>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d00f      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a2c      	ldr	r2, [pc, #176]	@ (8005144 <TIM_Base_SetConfig+0x148>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d00b      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a2b      	ldr	r2, [pc, #172]	@ (8005148 <TIM_Base_SetConfig+0x14c>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d007      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a2a      	ldr	r2, [pc, #168]	@ (800514c <TIM_Base_SetConfig+0x150>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d003      	beq.n	80050ae <TIM_Base_SetConfig+0xb2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a29      	ldr	r2, [pc, #164]	@ (8005150 <TIM_Base_SetConfig+0x154>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d108      	bne.n	80050c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	689a      	ldr	r2, [r3, #8]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a10      	ldr	r2, [pc, #64]	@ (8005128 <TIM_Base_SetConfig+0x12c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d003      	beq.n	80050f4 <TIM_Base_SetConfig+0xf8>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a12      	ldr	r2, [pc, #72]	@ (8005138 <TIM_Base_SetConfig+0x13c>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d103      	bne.n	80050fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	691a      	ldr	r2, [r3, #16]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	2b01      	cmp	r3, #1
 800510c:	d105      	bne.n	800511a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	f023 0201 	bic.w	r2, r3, #1
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	611a      	str	r2, [r3, #16]
  }
}
 800511a:	bf00      	nop
 800511c:	3714      	adds	r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop
 8005128:	40010000 	.word	0x40010000
 800512c:	40000400 	.word	0x40000400
 8005130:	40000800 	.word	0x40000800
 8005134:	40000c00 	.word	0x40000c00
 8005138:	40010400 	.word	0x40010400
 800513c:	40014000 	.word	0x40014000
 8005140:	40014400 	.word	0x40014400
 8005144:	40014800 	.word	0x40014800
 8005148:	40001800 	.word	0x40001800
 800514c:	40001c00 	.word	0x40001c00
 8005150:	40002000 	.word	0x40002000

08005154 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005154:	b480      	push	{r7}
 8005156:	b087      	sub	sp, #28
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6a1b      	ldr	r3, [r3, #32]
 8005164:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6a1b      	ldr	r3, [r3, #32]
 800516a:	f023 0201 	bic.w	r2, r3, #1
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800517e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	011b      	lsls	r3, r3, #4
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	4313      	orrs	r3, r2
 8005188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	f023 030a 	bic.w	r3, r3, #10
 8005190:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	4313      	orrs	r3, r2
 8005198:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	621a      	str	r2, [r3, #32]
}
 80051a6:	bf00      	nop
 80051a8:	371c      	adds	r7, #28
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr

080051b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051b2:	b480      	push	{r7}
 80051b4:	b087      	sub	sp, #28
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	60f8      	str	r0, [r7, #12]
 80051ba:	60b9      	str	r1, [r7, #8]
 80051bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	f023 0210 	bic.w	r2, r3, #16
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	031b      	lsls	r3, r3, #12
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80051ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	011b      	lsls	r3, r3, #4
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	693a      	ldr	r2, [r7, #16]
 80051fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	697a      	ldr	r2, [r7, #20]
 8005204:	621a      	str	r2, [r3, #32]
}
 8005206:	bf00      	nop
 8005208:	371c      	adds	r7, #28
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr

08005212 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005212:	b480      	push	{r7}
 8005214:	b085      	sub	sp, #20
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
 800521a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005228:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800522a:	683a      	ldr	r2, [r7, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	f043 0307 	orr.w	r3, r3, #7
 8005234:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	609a      	str	r2, [r3, #8]
}
 800523c:	bf00      	nop
 800523e:	3714      	adds	r7, #20
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005248:	b480      	push	{r7}
 800524a:	b087      	sub	sp, #28
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
 8005254:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005262:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	021a      	lsls	r2, r3, #8
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	431a      	orrs	r2, r3
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	4313      	orrs	r3, r2
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	4313      	orrs	r3, r2
 8005274:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	697a      	ldr	r2, [r7, #20]
 800527a:	609a      	str	r2, [r3, #8]
}
 800527c:	bf00      	nop
 800527e:	371c      	adds	r7, #28
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800529c:	2302      	movs	r3, #2
 800529e:	e05a      	b.n	8005356 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68fa      	ldr	r2, [r7, #12]
 80052d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a21      	ldr	r2, [pc, #132]	@ (8005364 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d022      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ec:	d01d      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	4a1d      	ldr	r2, [pc, #116]	@ (8005368 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d018      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a1b      	ldr	r2, [pc, #108]	@ (800536c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d013      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a1a      	ldr	r2, [pc, #104]	@ (8005370 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d00e      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a18      	ldr	r2, [pc, #96]	@ (8005374 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d009      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a17      	ldr	r2, [pc, #92]	@ (8005378 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d004      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a15      	ldr	r2, [pc, #84]	@ (800537c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d10c      	bne.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005330:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	4313      	orrs	r3, r2
 800533a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68ba      	ldr	r2, [r7, #8]
 8005342:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	40010000 	.word	0x40010000
 8005368:	40000400 	.word	0x40000400
 800536c:	40000800 	.word	0x40000800
 8005370:	40000c00 	.word	0x40000c00
 8005374:	40010400 	.word	0x40010400
 8005378:	40014000 	.word	0x40014000
 800537c:	40001800 	.word	0x40001800

08005380 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800539c:	bf00      	nop
 800539e:	370c      	adds	r7, #12
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <LL_GPIO_SetPinMode>:
{
 80053a8:	b480      	push	{r7}
 80053aa:	b08b      	sub	sp, #44	@ 0x2c
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	fa93 f3a3 	rbit	r3, r3
 80053c2:	613b      	str	r3, [r7, #16]
  return result;
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80053c8:	69bb      	ldr	r3, [r7, #24]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d101      	bne.n	80053d2 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80053ce:	2320      	movs	r3, #32
 80053d0:	e003      	b.n	80053da <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80053d2:	69bb      	ldr	r3, [r7, #24]
 80053d4:	fab3 f383 	clz	r3, r3
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	2103      	movs	r1, #3
 80053de:	fa01 f303 	lsl.w	r3, r1, r3
 80053e2:	43db      	mvns	r3, r3
 80053e4:	401a      	ands	r2, r3
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ea:	6a3b      	ldr	r3, [r7, #32]
 80053ec:	fa93 f3a3 	rbit	r3, r3
 80053f0:	61fb      	str	r3, [r7, #28]
  return result;
 80053f2:	69fb      	ldr	r3, [r7, #28]
 80053f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80053f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d101      	bne.n	8005400 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80053fc:	2320      	movs	r3, #32
 80053fe:	e003      	b.n	8005408 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8005400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005402:	fab3 f383 	clz	r3, r3
 8005406:	b2db      	uxtb	r3, r3
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	6879      	ldr	r1, [r7, #4]
 800540c:	fa01 f303 	lsl.w	r3, r1, r3
 8005410:	431a      	orrs	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	601a      	str	r2, [r3, #0]
}
 8005416:	bf00      	nop
 8005418:	372c      	adds	r7, #44	@ 0x2c
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr

08005422 <LL_GPIO_SetPinOutputType>:
{
 8005422:	b480      	push	{r7}
 8005424:	b085      	sub	sp, #20
 8005426:	af00      	add	r7, sp, #0
 8005428:	60f8      	str	r0, [r7, #12]
 800542a:	60b9      	str	r1, [r7, #8]
 800542c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	685a      	ldr	r2, [r3, #4]
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	43db      	mvns	r3, r3
 8005436:	401a      	ands	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	6879      	ldr	r1, [r7, #4]
 800543c:	fb01 f303 	mul.w	r3, r1, r3
 8005440:	431a      	orrs	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	605a      	str	r2, [r3, #4]
}
 8005446:	bf00      	nop
 8005448:	3714      	adds	r7, #20
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr

08005452 <LL_GPIO_SetPinSpeed>:
{
 8005452:	b480      	push	{r7}
 8005454:	b08b      	sub	sp, #44	@ 0x2c
 8005456:	af00      	add	r7, sp, #0
 8005458:	60f8      	str	r0, [r7, #12]
 800545a:	60b9      	str	r1, [r7, #8]
 800545c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	689a      	ldr	r2, [r3, #8]
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	fa93 f3a3 	rbit	r3, r3
 800546c:	613b      	str	r3, [r7, #16]
  return result;
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8005478:	2320      	movs	r3, #32
 800547a:	e003      	b.n	8005484 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	fab3 f383 	clz	r3, r3
 8005482:	b2db      	uxtb	r3, r3
 8005484:	005b      	lsls	r3, r3, #1
 8005486:	2103      	movs	r1, #3
 8005488:	fa01 f303 	lsl.w	r3, r1, r3
 800548c:	43db      	mvns	r3, r3
 800548e:	401a      	ands	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	fa93 f3a3 	rbit	r3, r3
 800549a:	61fb      	str	r3, [r7, #28]
  return result;
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80054a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80054a6:	2320      	movs	r3, #32
 80054a8:	e003      	b.n	80054b2 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	fab3 f383 	clz	r3, r3
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	6879      	ldr	r1, [r7, #4]
 80054b6:	fa01 f303 	lsl.w	r3, r1, r3
 80054ba:	431a      	orrs	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	609a      	str	r2, [r3, #8]
}
 80054c0:	bf00      	nop
 80054c2:	372c      	adds	r7, #44	@ 0x2c
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <LL_GPIO_SetPinPull>:
{
 80054cc:	b480      	push	{r7}
 80054ce:	b08b      	sub	sp, #44	@ 0x2c
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	68da      	ldr	r2, [r3, #12]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	fa93 f3a3 	rbit	r3, r3
 80054e6:	613b      	str	r3, [r7, #16]
  return result;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80054f2:	2320      	movs	r3, #32
 80054f4:	e003      	b.n	80054fe <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	fab3 f383 	clz	r3, r3
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	005b      	lsls	r3, r3, #1
 8005500:	2103      	movs	r1, #3
 8005502:	fa01 f303 	lsl.w	r3, r1, r3
 8005506:	43db      	mvns	r3, r3
 8005508:	401a      	ands	r2, r3
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	fa93 f3a3 	rbit	r3, r3
 8005514:	61fb      	str	r3, [r7, #28]
  return result;
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800551a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551c:	2b00      	cmp	r3, #0
 800551e:	d101      	bne.n	8005524 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005520:	2320      	movs	r3, #32
 8005522:	e003      	b.n	800552c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005526:	fab3 f383 	clz	r3, r3
 800552a:	b2db      	uxtb	r3, r3
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	fa01 f303 	lsl.w	r3, r1, r3
 8005534:	431a      	orrs	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	60da      	str	r2, [r3, #12]
}
 800553a:	bf00      	nop
 800553c:	372c      	adds	r7, #44	@ 0x2c
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr

08005546 <LL_GPIO_SetAFPin_0_7>:
{
 8005546:	b480      	push	{r7}
 8005548:	b08b      	sub	sp, #44	@ 0x2c
 800554a:	af00      	add	r7, sp, #0
 800554c:	60f8      	str	r0, [r7, #12]
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6a1a      	ldr	r2, [r3, #32]
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	fa93 f3a3 	rbit	r3, r3
 8005560:	613b      	str	r3, [r7, #16]
  return result;
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800556c:	2320      	movs	r3, #32
 800556e:	e003      	b.n	8005578 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	fab3 f383 	clz	r3, r3
 8005576:	b2db      	uxtb	r3, r3
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	210f      	movs	r1, #15
 800557c:	fa01 f303 	lsl.w	r3, r1, r3
 8005580:	43db      	mvns	r3, r3
 8005582:	401a      	ands	r2, r3
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005588:	6a3b      	ldr	r3, [r7, #32]
 800558a:	fa93 f3a3 	rbit	r3, r3
 800558e:	61fb      	str	r3, [r7, #28]
  return result;
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800559a:	2320      	movs	r3, #32
 800559c:	e003      	b.n	80055a6 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a0:	fab3 f383 	clz	r3, r3
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	009b      	lsls	r3, r3, #2
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	fa01 f303 	lsl.w	r3, r1, r3
 80055ae:	431a      	orrs	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	621a      	str	r2, [r3, #32]
}
 80055b4:	bf00      	nop
 80055b6:	372c      	adds	r7, #44	@ 0x2c
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <LL_GPIO_SetAFPin_8_15>:
{
 80055c0:	b480      	push	{r7}
 80055c2:	b08b      	sub	sp, #44	@ 0x2c
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	0a1b      	lsrs	r3, r3, #8
 80055d4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	fa93 f3a3 	rbit	r3, r3
 80055dc:	613b      	str	r3, [r7, #16]
  return result;
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d101      	bne.n	80055ec <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80055e8:	2320      	movs	r3, #32
 80055ea:	e003      	b.n	80055f4 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	fab3 f383 	clz	r3, r3
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	210f      	movs	r1, #15
 80055f8:	fa01 f303 	lsl.w	r3, r1, r3
 80055fc:	43db      	mvns	r3, r3
 80055fe:	401a      	ands	r2, r3
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	0a1b      	lsrs	r3, r3, #8
 8005604:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	fa93 f3a3 	rbit	r3, r3
 800560c:	61fb      	str	r3, [r7, #28]
  return result;
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	2b00      	cmp	r3, #0
 8005616:	d101      	bne.n	800561c <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8005618:	2320      	movs	r3, #32
 800561a:	e003      	b.n	8005624 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	fab3 f383 	clz	r3, r3
 8005622:	b2db      	uxtb	r3, r3
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	6879      	ldr	r1, [r7, #4]
 8005628:	fa01 f303 	lsl.w	r3, r1, r3
 800562c:	431a      	orrs	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8005632:	bf00      	nop
 8005634:	372c      	adds	r7, #44	@ 0x2c
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr

0800563e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b08a      	sub	sp, #40	@ 0x28
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
 8005646:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8005648:	2300      	movs	r3, #0
 800564a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 800564c:	2300      	movs	r3, #0
 800564e:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	fa93 f3a3 	rbit	r3, r3
 800565c:	617b      	str	r3, [r7, #20]
  return result;
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d101      	bne.n	800566c <LL_GPIO_Init+0x2e>
    return 32U;
 8005668:	2320      	movs	r3, #32
 800566a:	e003      	b.n	8005674 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	fab3 f383 	clz	r3, r3
 8005672:	b2db      	uxtb	r3, r3
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005676:	e057      	b.n	8005728 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	2101      	movs	r1, #1
 800567e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005680:	fa01 f303 	lsl.w	r3, r1, r3
 8005684:	4013      	ands	r3, r2
 8005686:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8005688:	6a3b      	ldr	r3, [r7, #32]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d049      	beq.n	8005722 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	2b01      	cmp	r3, #1
 8005694:	d003      	beq.n	800569e <LL_GPIO_Init+0x60>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	2b02      	cmp	r3, #2
 800569c:	d10d      	bne.n	80056ba <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	461a      	mov	r2, r3
 80056a4:	6a39      	ldr	r1, [r7, #32]
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f7ff fed3 	bl	8005452 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	461a      	mov	r2, r3
 80056b2:	6a39      	ldr	r1, [r7, #32]
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f7ff feb4 	bl	8005422 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	461a      	mov	r2, r3
 80056c0:	6a39      	ldr	r1, [r7, #32]
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7ff ff02 	bl	80054cc <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d121      	bne.n	8005714 <LL_GPIO_Init+0xd6>
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	fa93 f3a3 	rbit	r3, r3
 80056da:	60bb      	str	r3, [r7, #8]
  return result;
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <LL_GPIO_Init+0xac>
    return 32U;
 80056e6:	2320      	movs	r3, #32
 80056e8:	e003      	b.n	80056f2 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	fab3 f383 	clz	r3, r3
 80056f0:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80056f2:	2b07      	cmp	r3, #7
 80056f4:	d807      	bhi.n	8005706 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	461a      	mov	r2, r3
 80056fc:	6a39      	ldr	r1, [r7, #32]
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7ff ff21 	bl	8005546 <LL_GPIO_SetAFPin_0_7>
 8005704:	e006      	b.n	8005714 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	461a      	mov	r2, r3
 800570c:	6a39      	ldr	r1, [r7, #32]
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f7ff ff56 	bl	80055c0 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	461a      	mov	r2, r3
 800571a:	6a39      	ldr	r1, [r7, #32]
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f7ff fe43 	bl	80053a8 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	3301      	adds	r3, #1
 8005726:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572e:	fa22 f303 	lsr.w	r3, r2, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1a0      	bne.n	8005678 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3728      	adds	r7, #40	@ 0x28
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005744:	4b04      	ldr	r3, [pc, #16]	@ (8005758 <LL_RCC_GetSysClkSource+0x18>)
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f003 030c 	and.w	r3, r3, #12
}
 800574c:	4618      	mov	r0, r3
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr
 8005756:	bf00      	nop
 8005758:	40023800 	.word	0x40023800

0800575c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005760:	4b04      	ldr	r3, [pc, #16]	@ (8005774 <LL_RCC_GetAHBPrescaler+0x18>)
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005768:	4618      	mov	r0, r3
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	40023800 	.word	0x40023800

08005778 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005778:	b480      	push	{r7}
 800577a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800577c:	4b04      	ldr	r3, [pc, #16]	@ (8005790 <LL_RCC_GetAPB1Prescaler+0x18>)
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8005784:	4618      	mov	r0, r3
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr
 800578e:	bf00      	nop
 8005790:	40023800 	.word	0x40023800

08005794 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8005794:	b480      	push	{r7}
 8005796:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005798:	4b04      	ldr	r3, [pc, #16]	@ (80057ac <LL_RCC_GetAPB2Prescaler+0x18>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	40023800 	.word	0x40023800

080057b0 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80057b4:	4b04      	ldr	r3, [pc, #16]	@ (80057c8 <LL_RCC_PLL_GetMainSource+0x18>)
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 80057bc:	4618      	mov	r0, r3
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	40023800 	.word	0x40023800

080057cc <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80057cc:	b480      	push	{r7}
 80057ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80057d0:	4b04      	ldr	r3, [pc, #16]	@ (80057e4 <LL_RCC_PLL_GetN+0x18>)
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	099b      	lsrs	r3, r3, #6
 80057d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80057da:	4618      	mov	r0, r3
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr
 80057e4:	40023800 	.word	0x40023800

080057e8 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80057e8:	b480      	push	{r7}
 80057ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80057ec:	4b04      	ldr	r3, [pc, #16]	@ (8005800 <LL_RCC_PLL_GetP+0x18>)
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop
 8005800:	40023800 	.word	0x40023800

08005804 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005804:	b480      	push	{r7}
 8005806:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005808:	4b04      	ldr	r3, [pc, #16]	@ (800581c <LL_RCC_PLL_GetR+0x18>)
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 8005810:	4618      	mov	r0, r3
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	40023800 	.word	0x40023800

08005820 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005820:	b480      	push	{r7}
 8005822:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005824:	4b04      	ldr	r3, [pc, #16]	@ (8005838 <LL_RCC_PLL_GetDivider+0x18>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800582c:	4618      	mov	r0, r3
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	40023800 	.word	0x40023800

0800583c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8005844:	f000 f820 	bl	8005888 <RCC_GetSystemClockFreq>
 8005848:	4602      	mov	r2, r0
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4618      	mov	r0, r3
 8005854:	f000 f85a 	bl	800590c <RCC_GetHCLKClockFreq>
 8005858:	4602      	mov	r2, r0
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	4618      	mov	r0, r3
 8005864:	f000 f868 	bl	8005938 <RCC_GetPCLK1ClockFreq>
 8005868:	4602      	mov	r2, r0
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	4618      	mov	r0, r3
 8005874:	f000 f874 	bl	8005960 <RCC_GetPCLK2ClockFreq>
 8005878:	4602      	mov	r2, r0
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	60da      	str	r2, [r3, #12]
}
 800587e:	bf00      	nop
 8005880:	3708      	adds	r7, #8
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
	...

08005888 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800588e:	2300      	movs	r3, #0
 8005890:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8005892:	f7ff ff55 	bl	8005740 <LL_RCC_GetSysClkSource>
 8005896:	4603      	mov	r3, r0
 8005898:	2b0c      	cmp	r3, #12
 800589a:	d82d      	bhi.n	80058f8 <RCC_GetSystemClockFreq+0x70>
 800589c:	a201      	add	r2, pc, #4	@ (adr r2, 80058a4 <RCC_GetSystemClockFreq+0x1c>)
 800589e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a2:	bf00      	nop
 80058a4:	080058d9 	.word	0x080058d9
 80058a8:	080058f9 	.word	0x080058f9
 80058ac:	080058f9 	.word	0x080058f9
 80058b0:	080058f9 	.word	0x080058f9
 80058b4:	080058df 	.word	0x080058df
 80058b8:	080058f9 	.word	0x080058f9
 80058bc:	080058f9 	.word	0x080058f9
 80058c0:	080058f9 	.word	0x080058f9
 80058c4:	080058e5 	.word	0x080058e5
 80058c8:	080058f9 	.word	0x080058f9
 80058cc:	080058f9 	.word	0x080058f9
 80058d0:	080058f9 	.word	0x080058f9
 80058d4:	080058ef 	.word	0x080058ef
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80058d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005908 <RCC_GetSystemClockFreq+0x80>)
 80058da:	607b      	str	r3, [r7, #4]
      break;
 80058dc:	e00f      	b.n	80058fe <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80058de:	4b0a      	ldr	r3, [pc, #40]	@ (8005908 <RCC_GetSystemClockFreq+0x80>)
 80058e0:	607b      	str	r3, [r7, #4]
      break;
 80058e2:	e00c      	b.n	80058fe <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80058e4:	2008      	movs	r0, #8
 80058e6:	f000 f84f 	bl	8005988 <RCC_PLL_GetFreqDomain_SYS>
 80058ea:	6078      	str	r0, [r7, #4]
      break;
 80058ec:	e007      	b.n	80058fe <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 80058ee:	200c      	movs	r0, #12
 80058f0:	f000 f84a 	bl	8005988 <RCC_PLL_GetFreqDomain_SYS>
 80058f4:	6078      	str	r0, [r7, #4]
      break;
 80058f6:	e002      	b.n	80058fe <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80058f8:	4b03      	ldr	r3, [pc, #12]	@ (8005908 <RCC_GetSystemClockFreq+0x80>)
 80058fa:	607b      	str	r3, [r7, #4]
      break;
 80058fc:	bf00      	nop
  }

  return frequency;
 80058fe:	687b      	ldr	r3, [r7, #4]
}
 8005900:	4618      	mov	r0, r3
 8005902:	3708      	adds	r7, #8
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}
 8005908:	00f42400 	.word	0x00f42400

0800590c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005914:	f7ff ff22 	bl	800575c <LL_RCC_GetAHBPrescaler>
 8005918:	4603      	mov	r3, r0
 800591a:	091b      	lsrs	r3, r3, #4
 800591c:	f003 030f 	and.w	r3, r3, #15
 8005920:	4a04      	ldr	r2, [pc, #16]	@ (8005934 <RCC_GetHCLKClockFreq+0x28>)
 8005922:	5cd3      	ldrb	r3, [r2, r3]
 8005924:	461a      	mov	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	40d3      	lsrs	r3, r2
}
 800592a:	4618      	mov	r0, r3
 800592c:	3708      	adds	r7, #8
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	08006294 	.word	0x08006294

08005938 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005940:	f7ff ff1a 	bl	8005778 <LL_RCC_GetAPB1Prescaler>
 8005944:	4603      	mov	r3, r0
 8005946:	0a9b      	lsrs	r3, r3, #10
 8005948:	4a04      	ldr	r2, [pc, #16]	@ (800595c <RCC_GetPCLK1ClockFreq+0x24>)
 800594a:	5cd3      	ldrb	r3, [r2, r3]
 800594c:	461a      	mov	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	40d3      	lsrs	r3, r2
}
 8005952:	4618      	mov	r0, r3
 8005954:	3708      	adds	r7, #8
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	080062a4 	.word	0x080062a4

08005960 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8005968:	f7ff ff14 	bl	8005794 <LL_RCC_GetAPB2Prescaler>
 800596c:	4603      	mov	r3, r0
 800596e:	0b5b      	lsrs	r3, r3, #13
 8005970:	4a04      	ldr	r2, [pc, #16]	@ (8005984 <RCC_GetPCLK2ClockFreq+0x24>)
 8005972:	5cd3      	ldrb	r3, [r2, r3]
 8005974:	461a      	mov	r2, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	40d3      	lsrs	r3, r2
}
 800597a:	4618      	mov	r0, r3
 800597c:	3708      	adds	r7, #8
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	080062a4 	.word	0x080062a4

08005988 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8005988:	b590      	push	{r4, r7, lr}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8005990:	2300      	movs	r3, #0
 8005992:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8005994:	2300      	movs	r3, #0
 8005996:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8005998:	2300      	movs	r3, #0
 800599a:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800599c:	f7ff ff08 	bl	80057b0 <LL_RCC_PLL_GetMainSource>
 80059a0:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d004      	beq.n	80059b2 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059ae:	d003      	beq.n	80059b8 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80059b0:	e005      	b.n	80059be <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80059b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005a24 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 80059b4:	617b      	str	r3, [r7, #20]
      break;
 80059b6:	e005      	b.n	80059c4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80059b8:	4b1a      	ldr	r3, [pc, #104]	@ (8005a24 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 80059ba:	617b      	str	r3, [r7, #20]
      break;
 80059bc:	e002      	b.n	80059c4 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80059be:	4b19      	ldr	r3, [pc, #100]	@ (8005a24 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 80059c0:	617b      	str	r3, [r7, #20]
      break;
 80059c2:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b08      	cmp	r3, #8
 80059c8:	d114      	bne.n	80059f4 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80059ca:	f7ff ff29 	bl	8005820 <LL_RCC_PLL_GetDivider>
 80059ce:	4602      	mov	r2, r0
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	fbb3 f4f2 	udiv	r4, r3, r2
 80059d6:	f7ff fef9 	bl	80057cc <LL_RCC_PLL_GetN>
 80059da:	4603      	mov	r3, r0
 80059dc:	fb03 f404 	mul.w	r4, r3, r4
 80059e0:	f7ff ff02 	bl	80057e8 <LL_RCC_PLL_GetP>
 80059e4:	4603      	mov	r3, r0
 80059e6:	0c1b      	lsrs	r3, r3, #16
 80059e8:	3301      	adds	r3, #1
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	fbb4 f3f3 	udiv	r3, r4, r3
 80059f0:	613b      	str	r3, [r7, #16]
 80059f2:	e011      	b.n	8005a18 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80059f4:	f7ff ff14 	bl	8005820 <LL_RCC_PLL_GetDivider>
 80059f8:	4602      	mov	r2, r0
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	fbb3 f4f2 	udiv	r4, r3, r2
 8005a00:	f7ff fee4 	bl	80057cc <LL_RCC_PLL_GetN>
 8005a04:	4603      	mov	r3, r0
 8005a06:	fb03 f404 	mul.w	r4, r3, r4
 8005a0a:	f7ff fefb 	bl	8005804 <LL_RCC_PLL_GetR>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	0f1b      	lsrs	r3, r3, #28
 8005a12:	fbb4 f3f3 	udiv	r3, r4, r3
 8005a16:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8005a18:	693b      	ldr	r3, [r7, #16]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	371c      	adds	r7, #28
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd90      	pop	{r4, r7, pc}
 8005a22:	bf00      	nop
 8005a24:	00f42400 	.word	0x00f42400

08005a28 <LL_USART_IsEnabled>:
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a3c:	bf0c      	ite	eq
 8005a3e:	2301      	moveq	r3, #1
 8005a40:	2300      	movne	r3, #0
 8005a42:	b2db      	uxtb	r3, r3
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <LL_USART_SetStopBitsLength>:
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	431a      	orrs	r2, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	611a      	str	r2, [r3, #16]
}
 8005a6a:	bf00      	nop
 8005a6c:	370c      	adds	r7, #12
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <LL_USART_SetHWFlowCtrl>:
{
 8005a76:	b480      	push	{r7}
 8005a78:	b083      	sub	sp, #12
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
 8005a7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	431a      	orrs	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	615a      	str	r2, [r3, #20]
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <LL_USART_SetBaudRate>:
{
 8005a9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005aa0:	b0c0      	sub	sp, #256	@ 0x100
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005aa8:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8005aac:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8005ab0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8005ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005abc:	f040 810c 	bne.w	8005cd8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8005ac0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005aca:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ace:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005ad2:	4622      	mov	r2, r4
 8005ad4:	462b      	mov	r3, r5
 8005ad6:	1891      	adds	r1, r2, r2
 8005ad8:	6639      	str	r1, [r7, #96]	@ 0x60
 8005ada:	415b      	adcs	r3, r3
 8005adc:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ade:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	eb12 0801 	adds.w	r8, r2, r1
 8005ae8:	4629      	mov	r1, r5
 8005aea:	eb43 0901 	adc.w	r9, r3, r1
 8005aee:	f04f 0200 	mov.w	r2, #0
 8005af2:	f04f 0300 	mov.w	r3, #0
 8005af6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005afa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005afe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b02:	4690      	mov	r8, r2
 8005b04:	4699      	mov	r9, r3
 8005b06:	4623      	mov	r3, r4
 8005b08:	eb18 0303 	adds.w	r3, r8, r3
 8005b0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b10:	462b      	mov	r3, r5
 8005b12:	eb49 0303 	adc.w	r3, r9, r3
 8005b16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b1a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005b1e:	2200      	movs	r2, #0
 8005b20:	469a      	mov	sl, r3
 8005b22:	4693      	mov	fp, r2
 8005b24:	eb1a 030a 	adds.w	r3, sl, sl
 8005b28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b2a:	eb4b 030b 	adc.w	r3, fp, fp
 8005b2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b30:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b38:	f7fa fe9c 	bl	8000874 <__aeabi_uldivmod>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	4b64      	ldr	r3, [pc, #400]	@ (8005cd4 <LL_USART_SetBaudRate+0x238>)
 8005b42:	fba3 2302 	umull	r2, r3, r3, r2
 8005b46:	095b      	lsrs	r3, r3, #5
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	b29c      	uxth	r4, r3
 8005b4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005b52:	2200      	movs	r2, #0
 8005b54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b58:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b5c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8005b60:	4642      	mov	r2, r8
 8005b62:	464b      	mov	r3, r9
 8005b64:	1891      	adds	r1, r2, r2
 8005b66:	6539      	str	r1, [r7, #80]	@ 0x50
 8005b68:	415b      	adcs	r3, r3
 8005b6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b70:	4641      	mov	r1, r8
 8005b72:	1851      	adds	r1, r2, r1
 8005b74:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b76:	4649      	mov	r1, r9
 8005b78:	414b      	adcs	r3, r1
 8005b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b7c:	f04f 0200 	mov.w	r2, #0
 8005b80:	f04f 0300 	mov.w	r3, #0
 8005b84:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8005b88:	4659      	mov	r1, fp
 8005b8a:	00cb      	lsls	r3, r1, #3
 8005b8c:	4651      	mov	r1, sl
 8005b8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b92:	4651      	mov	r1, sl
 8005b94:	00ca      	lsls	r2, r1, #3
 8005b96:	4610      	mov	r0, r2
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	4642      	mov	r2, r8
 8005b9e:	189b      	adds	r3, r3, r2
 8005ba0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ba4:	464b      	mov	r3, r9
 8005ba6:	460a      	mov	r2, r1
 8005ba8:	eb42 0303 	adc.w	r3, r2, r3
 8005bac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005bb0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bba:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8005bbe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	18db      	adds	r3, r3, r3
 8005bc6:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bc8:	4613      	mov	r3, r2
 8005bca:	eb42 0303 	adc.w	r3, r2, r3
 8005bce:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bd0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005bd4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8005bd8:	f7fa fe4c 	bl	8000874 <__aeabi_uldivmod>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	460b      	mov	r3, r1
 8005be0:	4611      	mov	r1, r2
 8005be2:	4b3c      	ldr	r3, [pc, #240]	@ (8005cd4 <LL_USART_SetBaudRate+0x238>)
 8005be4:	fba3 2301 	umull	r2, r3, r3, r1
 8005be8:	095b      	lsrs	r3, r3, #5
 8005bea:	2264      	movs	r2, #100	@ 0x64
 8005bec:	fb02 f303 	mul.w	r3, r2, r3
 8005bf0:	1acb      	subs	r3, r1, r3
 8005bf2:	00db      	lsls	r3, r3, #3
 8005bf4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005bf8:	4b36      	ldr	r3, [pc, #216]	@ (8005cd4 <LL_USART_SetBaudRate+0x238>)
 8005bfa:	fba3 2302 	umull	r2, r3, r3, r2
 8005bfe:	095b      	lsrs	r3, r3, #5
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	005b      	lsls	r3, r3, #1
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	4423      	add	r3, r4
 8005c0e:	b29c      	uxth	r4, r3
 8005c10:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005c14:	2200      	movs	r2, #0
 8005c16:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c1a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c1e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8005c22:	4642      	mov	r2, r8
 8005c24:	464b      	mov	r3, r9
 8005c26:	1891      	adds	r1, r2, r2
 8005c28:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c2a:	415b      	adcs	r3, r3
 8005c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c2e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c32:	4641      	mov	r1, r8
 8005c34:	1851      	adds	r1, r2, r1
 8005c36:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c38:	4649      	mov	r1, r9
 8005c3a:	414b      	adcs	r3, r1
 8005c3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c3e:	f04f 0200 	mov.w	r2, #0
 8005c42:	f04f 0300 	mov.w	r3, #0
 8005c46:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c4a:	4659      	mov	r1, fp
 8005c4c:	00cb      	lsls	r3, r1, #3
 8005c4e:	4651      	mov	r1, sl
 8005c50:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c54:	4651      	mov	r1, sl
 8005c56:	00ca      	lsls	r2, r1, #3
 8005c58:	4610      	mov	r0, r2
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	4642      	mov	r2, r8
 8005c60:	189b      	adds	r3, r3, r2
 8005c62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c66:	464b      	mov	r3, r9
 8005c68:	460a      	mov	r2, r1
 8005c6a:	eb42 0303 	adc.w	r3, r2, r3
 8005c6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005c72:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005c76:	2200      	movs	r2, #0
 8005c78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c7c:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8005c80:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005c84:	460b      	mov	r3, r1
 8005c86:	18db      	adds	r3, r3, r3
 8005c88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	eb42 0303 	adc.w	r3, r2, r3
 8005c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c96:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8005c9a:	f7fa fdeb 	bl	8000874 <__aeabi_uldivmod>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8005cd4 <LL_USART_SetBaudRate+0x238>)
 8005ca4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ca8:	095b      	lsrs	r3, r3, #5
 8005caa:	2164      	movs	r1, #100	@ 0x64
 8005cac:	fb01 f303 	mul.w	r3, r1, r3
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	00db      	lsls	r3, r3, #3
 8005cb4:	3332      	adds	r3, #50	@ 0x32
 8005cb6:	4a07      	ldr	r2, [pc, #28]	@ (8005cd4 <LL_USART_SetBaudRate+0x238>)
 8005cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cbc:	095b      	lsrs	r3, r3, #5
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f003 0307 	and.w	r3, r3, #7
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	4423      	add	r3, r4
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	461a      	mov	r2, r3
 8005ccc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cd0:	609a      	str	r2, [r3, #8]
}
 8005cd2:	e108      	b.n	8005ee6 <LL_USART_SetBaudRate+0x44a>
 8005cd4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8005cd8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ce2:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ce6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8005cea:	4642      	mov	r2, r8
 8005cec:	464b      	mov	r3, r9
 8005cee:	1891      	adds	r1, r2, r2
 8005cf0:	6239      	str	r1, [r7, #32]
 8005cf2:	415b      	adcs	r3, r3
 8005cf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cf6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005cfa:	4641      	mov	r1, r8
 8005cfc:	1854      	adds	r4, r2, r1
 8005cfe:	4649      	mov	r1, r9
 8005d00:	eb43 0501 	adc.w	r5, r3, r1
 8005d04:	f04f 0200 	mov.w	r2, #0
 8005d08:	f04f 0300 	mov.w	r3, #0
 8005d0c:	00eb      	lsls	r3, r5, #3
 8005d0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d12:	00e2      	lsls	r2, r4, #3
 8005d14:	4614      	mov	r4, r2
 8005d16:	461d      	mov	r5, r3
 8005d18:	4643      	mov	r3, r8
 8005d1a:	18e3      	adds	r3, r4, r3
 8005d1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d20:	464b      	mov	r3, r9
 8005d22:	eb45 0303 	adc.w	r3, r5, r3
 8005d26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005d2a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d34:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	f04f 0300 	mov.w	r3, #0
 8005d40:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8005d44:	4629      	mov	r1, r5
 8005d46:	008b      	lsls	r3, r1, #2
 8005d48:	4621      	mov	r1, r4
 8005d4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d4e:	4621      	mov	r1, r4
 8005d50:	008a      	lsls	r2, r1, #2
 8005d52:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8005d56:	f7fa fd8d 	bl	8000874 <__aeabi_uldivmod>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	4b65      	ldr	r3, [pc, #404]	@ (8005ef4 <LL_USART_SetBaudRate+0x458>)
 8005d60:	fba3 2302 	umull	r2, r3, r3, r2
 8005d64:	095b      	lsrs	r3, r3, #5
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	011b      	lsls	r3, r3, #4
 8005d6a:	b29c      	uxth	r4, r3
 8005d6c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005d70:	2200      	movs	r2, #0
 8005d72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d7a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8005d7e:	4642      	mov	r2, r8
 8005d80:	464b      	mov	r3, r9
 8005d82:	1891      	adds	r1, r2, r2
 8005d84:	61b9      	str	r1, [r7, #24]
 8005d86:	415b      	adcs	r3, r3
 8005d88:	61fb      	str	r3, [r7, #28]
 8005d8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d8e:	4641      	mov	r1, r8
 8005d90:	1851      	adds	r1, r2, r1
 8005d92:	6139      	str	r1, [r7, #16]
 8005d94:	4649      	mov	r1, r9
 8005d96:	414b      	adcs	r3, r1
 8005d98:	617b      	str	r3, [r7, #20]
 8005d9a:	f04f 0200 	mov.w	r2, #0
 8005d9e:	f04f 0300 	mov.w	r3, #0
 8005da2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005da6:	4659      	mov	r1, fp
 8005da8:	00cb      	lsls	r3, r1, #3
 8005daa:	4651      	mov	r1, sl
 8005dac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005db0:	4651      	mov	r1, sl
 8005db2:	00ca      	lsls	r2, r1, #3
 8005db4:	4610      	mov	r0, r2
 8005db6:	4619      	mov	r1, r3
 8005db8:	4603      	mov	r3, r0
 8005dba:	4642      	mov	r2, r8
 8005dbc:	189b      	adds	r3, r3, r2
 8005dbe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005dc2:	464b      	mov	r3, r9
 8005dc4:	460a      	mov	r2, r1
 8005dc6:	eb42 0303 	adc.w	r3, r2, r3
 8005dca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005dce:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005dd8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005ddc:	f04f 0200 	mov.w	r2, #0
 8005de0:	f04f 0300 	mov.w	r3, #0
 8005de4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8005de8:	4649      	mov	r1, r9
 8005dea:	008b      	lsls	r3, r1, #2
 8005dec:	4641      	mov	r1, r8
 8005dee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005df2:	4641      	mov	r1, r8
 8005df4:	008a      	lsls	r2, r1, #2
 8005df6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8005dfa:	f7fa fd3b 	bl	8000874 <__aeabi_uldivmod>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4611      	mov	r1, r2
 8005e04:	4b3b      	ldr	r3, [pc, #236]	@ (8005ef4 <LL_USART_SetBaudRate+0x458>)
 8005e06:	fba3 2301 	umull	r2, r3, r3, r1
 8005e0a:	095b      	lsrs	r3, r3, #5
 8005e0c:	2264      	movs	r2, #100	@ 0x64
 8005e0e:	fb02 f303 	mul.w	r3, r2, r3
 8005e12:	1acb      	subs	r3, r1, r3
 8005e14:	011b      	lsls	r3, r3, #4
 8005e16:	3332      	adds	r3, #50	@ 0x32
 8005e18:	4a36      	ldr	r2, [pc, #216]	@ (8005ef4 <LL_USART_SetBaudRate+0x458>)
 8005e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e1e:	095b      	lsrs	r3, r3, #5
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	4423      	add	r3, r4
 8005e2a:	b29c      	uxth	r4, r3
 8005e2c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e30:	2200      	movs	r2, #0
 8005e32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e34:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e36:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e3a:	4642      	mov	r2, r8
 8005e3c:	464b      	mov	r3, r9
 8005e3e:	1891      	adds	r1, r2, r2
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	415b      	adcs	r3, r3
 8005e44:	60fb      	str	r3, [r7, #12]
 8005e46:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e4a:	4641      	mov	r1, r8
 8005e4c:	1851      	adds	r1, r2, r1
 8005e4e:	6039      	str	r1, [r7, #0]
 8005e50:	4649      	mov	r1, r9
 8005e52:	414b      	adcs	r3, r1
 8005e54:	607b      	str	r3, [r7, #4]
 8005e56:	f04f 0200 	mov.w	r2, #0
 8005e5a:	f04f 0300 	mov.w	r3, #0
 8005e5e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e62:	4659      	mov	r1, fp
 8005e64:	00cb      	lsls	r3, r1, #3
 8005e66:	4651      	mov	r1, sl
 8005e68:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e6c:	4651      	mov	r1, sl
 8005e6e:	00ca      	lsls	r2, r1, #3
 8005e70:	4610      	mov	r0, r2
 8005e72:	4619      	mov	r1, r3
 8005e74:	4603      	mov	r3, r0
 8005e76:	4642      	mov	r2, r8
 8005e78:	189b      	adds	r3, r3, r2
 8005e7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e7c:	464b      	mov	r3, r9
 8005e7e:	460a      	mov	r2, r1
 8005e80:	eb42 0303 	adc.w	r3, r2, r3
 8005e84:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e86:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005e90:	f04f 0200 	mov.w	r2, #0
 8005e94:	f04f 0300 	mov.w	r3, #0
 8005e98:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8005e9c:	4649      	mov	r1, r9
 8005e9e:	008b      	lsls	r3, r1, #2
 8005ea0:	4641      	mov	r1, r8
 8005ea2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ea6:	4641      	mov	r1, r8
 8005ea8:	008a      	lsls	r2, r1, #2
 8005eaa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8005eae:	f7fa fce1 	bl	8000874 <__aeabi_uldivmod>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8005ef4 <LL_USART_SetBaudRate+0x458>)
 8005eb8:	fba3 1302 	umull	r1, r3, r3, r2
 8005ebc:	095b      	lsrs	r3, r3, #5
 8005ebe:	2164      	movs	r1, #100	@ 0x64
 8005ec0:	fb01 f303 	mul.w	r3, r1, r3
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	011b      	lsls	r3, r3, #4
 8005ec8:	3332      	adds	r3, #50	@ 0x32
 8005eca:	4a0a      	ldr	r2, [pc, #40]	@ (8005ef4 <LL_USART_SetBaudRate+0x458>)
 8005ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed0:	095b      	lsrs	r3, r3, #5
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	f003 030f 	and.w	r3, r3, #15
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	4423      	add	r3, r4
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	461a      	mov	r2, r3
 8005ee0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ee4:	609a      	str	r2, [r3, #8]
}
 8005ee6:	bf00      	nop
 8005ee8:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005eec:	46bd      	mov	sp, r7
 8005eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ef2:	bf00      	nop
 8005ef4:	51eb851f 	.word	0x51eb851f

08005ef8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b088      	sub	sp, #32
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005f06:	2300      	movs	r3, #0
 8005f08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7ff fd8c 	bl	8005a28 <LL_USART_IsEnabled>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d15e      	bne.n	8005fd4 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8005f1e:	f023 030c 	bic.w	r3, r3, #12
 8005f22:	683a      	ldr	r2, [r7, #0]
 8005f24:	6851      	ldr	r1, [r2, #4]
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	68d2      	ldr	r2, [r2, #12]
 8005f2a:	4311      	orrs	r1, r2
 8005f2c:	683a      	ldr	r2, [r7, #0]
 8005f2e:	6912      	ldr	r2, [r2, #16]
 8005f30:	4311      	orrs	r1, r2
 8005f32:	683a      	ldr	r2, [r7, #0]
 8005f34:	6992      	ldr	r2, [r2, #24]
 8005f36:	430a      	orrs	r2, r1
 8005f38:	431a      	orrs	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	4619      	mov	r1, r3
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f7ff fd83 	bl	8005a50 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	4619      	mov	r1, r3
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f7ff fd90 	bl	8005a76 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8005f56:	f107 0308 	add.w	r3, r7, #8
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7ff fc6e 	bl	800583c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4a1f      	ldr	r2, [pc, #124]	@ (8005fe0 <LL_USART_Init+0xe8>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d102      	bne.n	8005f6e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	61bb      	str	r3, [r7, #24]
 8005f6c:	e021      	b.n	8005fb2 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a1c      	ldr	r2, [pc, #112]	@ (8005fe4 <LL_USART_Init+0xec>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d102      	bne.n	8005f7c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	61bb      	str	r3, [r7, #24]
 8005f7a:	e01a      	b.n	8005fb2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a1a      	ldr	r2, [pc, #104]	@ (8005fe8 <LL_USART_Init+0xf0>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d102      	bne.n	8005f8a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	61bb      	str	r3, [r7, #24]
 8005f88:	e013      	b.n	8005fb2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a17      	ldr	r2, [pc, #92]	@ (8005fec <LL_USART_Init+0xf4>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d102      	bne.n	8005f98 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	61bb      	str	r3, [r7, #24]
 8005f96:	e00c      	b.n	8005fb2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a15      	ldr	r2, [pc, #84]	@ (8005ff0 <LL_USART_Init+0xf8>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d102      	bne.n	8005fa6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	61bb      	str	r3, [r7, #24]
 8005fa4:	e005      	b.n	8005fb2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a12      	ldr	r2, [pc, #72]	@ (8005ff4 <LL_USART_Init+0xfc>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d101      	bne.n	8005fb2 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00d      	beq.n	8005fd4 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d009      	beq.n	8005fd4 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8005fcc:	69b9      	ldr	r1, [r7, #24]
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7ff fd64 	bl	8005a9c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005fd4:	7ffb      	ldrb	r3, [r7, #31]
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3720      	adds	r7, #32
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	40011000 	.word	0x40011000
 8005fe4:	40004400 	.word	0x40004400
 8005fe8:	40004800 	.word	0x40004800
 8005fec:	40011400 	.word	0x40011400
 8005ff0:	40004c00 	.word	0x40004c00
 8005ff4:	40005000 	.word	0x40005000

08005ff8 <memset>:
 8005ff8:	4402      	add	r2, r0
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d100      	bne.n	8006002 <memset+0xa>
 8006000:	4770      	bx	lr
 8006002:	f803 1b01 	strb.w	r1, [r3], #1
 8006006:	e7f9      	b.n	8005ffc <memset+0x4>

08006008 <__libc_init_array>:
 8006008:	b570      	push	{r4, r5, r6, lr}
 800600a:	4d0d      	ldr	r5, [pc, #52]	@ (8006040 <__libc_init_array+0x38>)
 800600c:	4c0d      	ldr	r4, [pc, #52]	@ (8006044 <__libc_init_array+0x3c>)
 800600e:	1b64      	subs	r4, r4, r5
 8006010:	10a4      	asrs	r4, r4, #2
 8006012:	2600      	movs	r6, #0
 8006014:	42a6      	cmp	r6, r4
 8006016:	d109      	bne.n	800602c <__libc_init_array+0x24>
 8006018:	4d0b      	ldr	r5, [pc, #44]	@ (8006048 <__libc_init_array+0x40>)
 800601a:	4c0c      	ldr	r4, [pc, #48]	@ (800604c <__libc_init_array+0x44>)
 800601c:	f000 f826 	bl	800606c <_init>
 8006020:	1b64      	subs	r4, r4, r5
 8006022:	10a4      	asrs	r4, r4, #2
 8006024:	2600      	movs	r6, #0
 8006026:	42a6      	cmp	r6, r4
 8006028:	d105      	bne.n	8006036 <__libc_init_array+0x2e>
 800602a:	bd70      	pop	{r4, r5, r6, pc}
 800602c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006030:	4798      	blx	r3
 8006032:	3601      	adds	r6, #1
 8006034:	e7ee      	b.n	8006014 <__libc_init_array+0xc>
 8006036:	f855 3b04 	ldr.w	r3, [r5], #4
 800603a:	4798      	blx	r3
 800603c:	3601      	adds	r6, #1
 800603e:	e7f2      	b.n	8006026 <__libc_init_array+0x1e>
 8006040:	080062c4 	.word	0x080062c4
 8006044:	080062c4 	.word	0x080062c4
 8006048:	080062c4 	.word	0x080062c4
 800604c:	080062c8 	.word	0x080062c8

08006050 <memcpy>:
 8006050:	440a      	add	r2, r1
 8006052:	4291      	cmp	r1, r2
 8006054:	f100 33ff 	add.w	r3, r0, #4294967295
 8006058:	d100      	bne.n	800605c <memcpy+0xc>
 800605a:	4770      	bx	lr
 800605c:	b510      	push	{r4, lr}
 800605e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006062:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006066:	4291      	cmp	r1, r2
 8006068:	d1f9      	bne.n	800605e <memcpy+0xe>
 800606a:	bd10      	pop	{r4, pc}

0800606c <_init>:
 800606c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800606e:	bf00      	nop
 8006070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006072:	bc08      	pop	{r3}
 8006074:	469e      	mov	lr, r3
 8006076:	4770      	bx	lr

08006078 <_fini>:
 8006078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800607a:	bf00      	nop
 800607c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800607e:	bc08      	pop	{r3}
 8006080:	469e      	mov	lr, r3
 8006082:	4770      	bx	lr
