<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\TangMega-138K-example\Pro_board\audio\audio_music\src\audio_driver.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\fifo_top\sd_ctrl_dcfifo.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\sd_card\sd_ctrl_read.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\sd_card\sd_ctrl_read_top.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\sd_card\sd_ctrl_top.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\sd_card\sd_init.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\sd_card\sd_read.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\sd_card\sd_write.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\sine_wave.v<br>
F:\TangMega-138K-example\Pro_board\audio\audio_music\src\top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 12 17:31:12 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.504s, Peak memory usage = 99.543MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.036s, Peak memory usage = 99.543MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.024s, Peak memory usage = 99.543MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 99.543MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 99.543MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 99.543MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 99.543MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 99.543MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 99.543MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 99.543MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 99.543MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 112.582MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.118s, Peak memory usage = 112.582MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 112.582MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 112.582MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>353</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>343</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>422</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>65</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>146</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>211</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>480(431 LUT, 31 ALU, 3 RAM16) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>353 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>353 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n4_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n4_s2/O </td>
</tr>
<tr>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_s2/O </td>
</tr>
<tr>
<td>HP_BCK_d_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_1p5m_reg_1_s0/Q </td>
</tr>
<tr>
<td>clk_6m_reg[2]_5</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_6m_reg_2_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>232.1(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n4_6</td>
<td>100.0(MHz)</td>
<td>1643.7(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_6</td>
<td>100.0(MHz)</td>
<td>254.3(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>HP_BCK_d_2</td>
<td>100.0(MHz)</td>
<td>123.8(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_6m_reg[2]_5</td>
<td>100.0(MHz)</td>
<td>773.0(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d_2[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d_2[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HP_BCK_d_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>5.556</td>
<td>5.376</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DO[0]</td>
</tr>
<tr>
<td>5.736</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq2_wptr_0_s4/I0</td>
</tr>
<tr>
<td>6.241</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq2_wptr_0_s4/F</td>
</tr>
<tr>
<td>6.421</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n133_s0/I1</td>
</tr>
<tr>
<td>6.961</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n133_s0/COUT</td>
</tr>
<tr>
<td>6.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n134_s0/CIN</td>
</tr>
<tr>
<td>7.009</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n134_s0/COUT</td>
</tr>
<tr>
<td>7.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n135_s0/CIN</td>
</tr>
<tr>
<td>7.057</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n135_s0/COUT</td>
</tr>
<tr>
<td>7.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n136_s0/CIN</td>
</tr>
<tr>
<td>7.105</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n136_s0/COUT</td>
</tr>
<tr>
<td>7.105</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n137_s0/CIN</td>
</tr>
<tr>
<td>7.153</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n137_s0/COUT</td>
</tr>
<tr>
<td>7.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n138_s0/CIN</td>
</tr>
<tr>
<td>7.201</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>7.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>7.249</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>7.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>7.297</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>7.297</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n141_s0/CIN</td>
</tr>
<tr>
<td>7.345</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n141_s0/COUT</td>
</tr>
<tr>
<td>7.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n142_s0/CIN</td>
</tr>
<tr>
<td>7.393</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n142_s0/COUT</td>
</tr>
<tr>
<td>7.573</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>8.016</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>8.196</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HP_BCK_d_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>57</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.119</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.920, 23.952%; route: 0.720, 8.982%; tC2Q: 5.376, 67.066%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>n21_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1p5m_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d_2[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_6m_reg[2]_5[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HP_BCK_d_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>57</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.168</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n21_s3/I1</td>
</tr>
<tr>
<td>5.664</td>
<td>0.496</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n21_s3/F</td>
</tr>
<tr>
<td>5.844</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>clk_1p5m_reg_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_6m_reg[2]_5</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>clk_6m_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>clk_1p5m_reg_1_s0/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>clk_1p5m_reg_1_s0</td>
</tr>
<tr>
<td>10.084</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>clk_1p5m_reg_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.496, 58.748%; route: 0.180, 21.337%; tC2Q: 0.168, 19.915%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>n10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_6m_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_6m_reg[2]_5[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_6m_reg[2]_5</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>clk_6m_reg_2_s0/Q</td>
</tr>
<tr>
<td>5.168</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n10_s0/I2</td>
</tr>
<tr>
<td>5.611</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n10_s0/F</td>
</tr>
<tr>
<td>5.791</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>clk_6m_reg_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>clk_6m_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>clk_6m_reg_2_s0</td>
</tr>
<tr>
<td>10.766</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>clk_6m_reg_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.443, 55.994%; route: 0.180, 22.762%; tC2Q: 0.168, 21.244%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Wnum_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.230</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rcount_w_7_s0/I0</td>
</tr>
<tr>
<td>1.915</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rcount_w_7_s0/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rcount_w_4_s0/I3</td>
</tr>
<tr>
<td>2.347</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rcount_w_4_s0/F</td>
</tr>
<tr>
<td>2.527</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rcount_w_2_s0/I2</td>
</tr>
<tr>
<td>2.970</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rcount_w_2_s0/F</td>
</tr>
<tr>
<td>3.150</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rcount_w_0_s0/I2</td>
</tr>
<tr>
<td>3.593</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rcount_w_0_s0/F</td>
</tr>
<tr>
<td>3.773</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_0_s/I1</td>
</tr>
<tr>
<td>4.313</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_0_s/COUT</td>
</tr>
<tr>
<td>4.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_1_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_1_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_2_s/CIN</td>
</tr>
<tr>
<td>4.409</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_2_s/COUT</td>
</tr>
<tr>
<td>4.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_3_s/CIN</td>
</tr>
<tr>
<td>4.457</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>4.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_4_s/CIN</td>
</tr>
<tr>
<td>4.504</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_4_s/COUT</td>
</tr>
<tr>
<td>4.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_5_s/CIN</td>
</tr>
<tr>
<td>4.552</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_5_s/COUT</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_6_s/CIN</td>
</tr>
<tr>
<td>4.600</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_6_s/COUT</td>
</tr>
<tr>
<td>4.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_7_s/CIN</td>
</tr>
<tr>
<td>4.648</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_7_s/COUT</td>
</tr>
<tr>
<td>4.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_8_s/CIN</td>
</tr>
<tr>
<td>4.696</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_8_s/COUT</td>
</tr>
<tr>
<td>4.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_9_s/CIN</td>
</tr>
<tr>
<td>4.930</td>
<td>0.234</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/wcnt_sub_9_s/SUM</td>
</tr>
<tr>
<td>5.110</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Wnum_9_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>156</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Wnum_9_s0/CLK</td>
</tr>
<tr>
<td>10.801</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Wnum_9_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.801, 65.932%; route: 1.080, 25.424%; tC2Q: 0.367, 8.644%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/sd_mosi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_6[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>146</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_s2/O</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_21_s0/CLK</td>
</tr>
<tr>
<td>0.547</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_21_s0/Q</td>
</tr>
<tr>
<td>0.727</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n380_s114/I0</td>
</tr>
<tr>
<td>1.232</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n380_s114/F</td>
</tr>
<tr>
<td>1.412</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n380_s101/I1</td>
</tr>
<tr>
<td>1.543</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n380_s101/O</td>
</tr>
<tr>
<td>1.723</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n380_s98/I0</td>
</tr>
<tr>
<td>1.806</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n380_s98/O</td>
</tr>
<tr>
<td>1.986</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n380_s96/I1</td>
</tr>
<tr>
<td>2.069</td>
<td>0.083</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n380_s96/O</td>
</tr>
<tr>
<td>2.249</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n435_s11/I0</td>
</tr>
<tr>
<td>2.754</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n435_s11/F</td>
</tr>
<tr>
<td>2.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n435_s8/I3</td>
</tr>
<tr>
<td>3.186</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n435_s8/F</td>
</tr>
<tr>
<td>3.366</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n435_s7/I0</td>
</tr>
<tr>
<td>3.871</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/n435_s7/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/sd_mosi_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>146</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n9_s2/O</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/sd_mosi_s1/CLK</td>
</tr>
<tr>
<td>10.119</td>
<td>-0.061</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sd_ctrl_top/u_sd_read/sd_mosi_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.064, 53.317%; route: 1.440, 37.198%; tC2Q: 0.367, 9.485%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
