quirks	,	V_56
sdhci_esdhc_remove	,	F_46
dev_get_drvdata	,	F_31
dma_bits	,	V_18
dma_addr_t	,	T_4
shift	,	V_15
sdhci_priv	,	F_20
pre_div	,	V_42
dmanow	,	V_30
esdhc_of_enable_dma	,	F_17
sdhci_be32bs_writew	,	F_10
dev	,	V_66
ESDHC_CLOCK_HCKEN	,	V_48
esdhc_pltfm_set_bus_width	,	F_29
tmp	,	V_8
SDHCI_INT_BLK_GAP	,	V_22
of_device_is_compatible	,	F_41
pltfm_host	,	V_41
quirks2	,	V_24
SDHCI_QUIRK2_HOST_NO_CMD23	,	V_55
sdhci_host	,	V_1
sdhci_pltfm_unregister	,	F_47
val	,	V_20
SDHCI_QUIRK_NO_BUSY_IRQ	,	V_57
unlikely	,	F_4
sdhci_be32bs_writel	,	F_7
sdhci_esdhc_pdata	,	V_72
sdhci_pltfm_host	,	V_40
esdhc_writel	,	F_6
"fsl,p2020-esdhc"	,	L_3
esdhc_writeb	,	F_11
sdhci_be32bs_readl	,	F_32
in_be32	,	F_2
ESDHC_CTRL_BUSWIDTH_MASK	,	V_64
esdhc_proctl	,	V_67
esdhc_of_suspend	,	F_30
sdhci_resume_host	,	F_35
of_node	,	V_73
sdhci_be32bs_writeb	,	F_13
ESDHC_DMA_SNOOP	,	V_39
device	,	V_65
mmc_dev	,	F_26
ESDHC_PREDIV_SHIFT	,	V_53
"fsl,p1010-esdhc"	,	L_1
sdhci_suspend_host	,	F_33
ctrl	,	V_59
device_node	,	V_70
sdhci_esdhc_probe	,	F_36
esdhci_of_adma_workaround	,	F_14
sg	,	V_34
ESDHC_DMA_SYSCTL	,	V_38
u16	,	T_2
ioaddr	,	V_5
sdhci_get_of_property	,	F_40
sdhci_pltfm_free	,	F_45
SDHCI_VENDOR_VER_SHIFT	,	V_11
u8	,	T_3
ESDHC_CTRL_4BITBUS	,	V_63
dmastart	,	V_29
ESDHC_HOST_CONTROL_RES	,	V_26
esdhc_of_get_min_clock	,	F_21
ESDHC_DIVIDER_SHIFT	,	V_52
SDHCI_HOST_CONTROL	,	V_17
SDHCI_BLOCK_SIZE	,	V_23
SDHCI_CTRL_DMA_MASK	,	V_19
esdhc_of_set_clock	,	F_22
width	,	V_58
platform_device	,	V_68
data	,	V_33
mdelay	,	F_27
dev_dbg	,	F_25
SDHCI_SLOT_INT_STATUS	,	V_9
pdev	,	V_69
max_clk	,	V_51
u32	,	T_1
reg	,	V_3
host	,	V_2
actual_clock	,	V_45
clrsetbits_be32	,	F_12
ret	,	V_4
ESDHC_CLOCK_PEREN	,	V_49
esdhc_of_resume	,	F_34
applicable	,	V_28
PTR_ERR	,	F_39
vvn	,	V_54
SDHCI_INT_DATA_END	,	V_31
esdhc_readb	,	F_5
sg_dma_address	,	F_15
SDHCI_HOST_VERSION	,	V_16
SDHCI_MAKE_BLKSZ	,	F_9
SDHCI_DEFAULT_BOUNDARY_SIZE	,	V_36
SDHCI_INT_ENABLE	,	V_21
SDHCI_QUIRK2_BROKEN_HOST_CONTROL	,	V_25
esdhc_readl	,	F_1
mmc	,	V_44
np	,	V_71
bytes_xfered	,	V_35
VENDOR_V_22	,	V_12
VENDOR_V_23	,	V_32
SDHCI_CAPABILITIES	,	V_6
ESDHC_CLOCK_IPGEN	,	V_47
sdhci_writel	,	F_16
ocr_mask	,	V_74
ESDHC_SYSTEM_CONTROL	,	V_46
of_find_compatible_node	,	F_23
esdhc_of_get_max_clock	,	F_19
MMC_BUS_WIDTH_4	,	V_62
esdhc_readw	,	F_3
esdhc_writew	,	F_8
MMC_BUS_WIDTH_8	,	V_60
sdhci_pltfm_init	,	F_37
esdhc_of_platform_init	,	F_28
intmask	,	V_27
temp	,	V_43
mmc_of_parse	,	F_42
SDHCI_CAN_DO_ADMA2	,	V_13
setbits32	,	F_18
SDHCI_CAN_DO_ADMA1	,	V_7
sdhci_add_host	,	F_44
SDHCI_VENDOR_VER_MASK	,	V_10
SDHCI_DMA_ADDRESS	,	V_37
ESDHC_CTRL_8BITBUS	,	V_61
sdhci_readl	,	F_24
"desired SD clock: %d, actual: %d\n"	,	L_2
ESDHC_CLOCK_MASK	,	V_50
base	,	V_14
IS_ERR	,	F_38
mmc_of_parse_voltage	,	F_43
