<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3658" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3658{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3658{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3658{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3658{left:69px;bottom:1088px;letter-spacing:-0.15px;}
#t5_3658{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3658{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3658{left:435px;bottom:1031px;letter-spacing:-0.13px;}
#t8_3658{left:122px;bottom:1010px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#t9_3658{left:122px;bottom:993px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ta_3658{left:122px;bottom:972px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#tb_3658{left:122px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_3658{left:122px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_3658{left:69px;bottom:888px;letter-spacing:-0.09px;}
#te_3658{left:154px;bottom:888px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tf_3658{left:69px;bottom:864px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_3658{left:69px;bottom:847px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#th_3658{left:69px;bottom:830px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ti_3658{left:69px;bottom:479px;letter-spacing:-0.09px;}
#tj_3658{left:155px;bottom:479px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tk_3658{left:69px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_3658{left:69px;bottom:438px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_3658{left:69px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tn_3658{left:69px;bottom:405px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_3658{left:69px;bottom:378px;}
#tp_3658{left:95px;bottom:382px;letter-spacing:-0.14px;word-spacing:-1px;}
#tq_3658{left:95px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3658{left:69px;bottom:339px;}
#ts_3658{left:95px;bottom:342px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tt_3658{left:95px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_3658{left:95px;bottom:309px;letter-spacing:-0.25px;word-spacing:-0.31px;}
#tv_3658{left:95px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tw_3658{left:95px;bottom:258px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3658{left:95px;bottom:241px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_3658{left:69px;bottom:215px;}
#tz_3658{left:95px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_3658{left:69px;bottom:192px;}
#t11_3658{left:95px;bottom:195px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t12_3658{left:95px;bottom:179px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t13_3658{left:95px;bottom:162px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t14_3658{left:95px;bottom:145px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_3658{left:264px;bottom:810px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t16_3658{left:350px;bottom:810px;letter-spacing:0.13px;word-spacing:-0.05px;}
#t17_3658{left:75px;bottom:790px;letter-spacing:-0.16px;}
#t18_3658{left:129px;bottom:790px;letter-spacing:-0.16px;}
#t19_3658{left:181px;bottom:790px;letter-spacing:-0.15px;}
#t1a_3658{left:280px;bottom:790px;letter-spacing:-0.15px;}
#t1b_3658{left:392px;bottom:790px;letter-spacing:-0.18px;}
#t1c_3658{left:464px;bottom:790px;letter-spacing:-0.13px;}
#t1d_3658{left:75px;bottom:768px;}
#t1e_3658{left:129px;bottom:768px;}
#t1f_3658{left:181px;bottom:768px;}
#t1g_3658{left:280px;bottom:768px;}
#t1h_3658{left:392px;bottom:768px;}
#t1i_3658{left:464px;bottom:768px;letter-spacing:-0.12px;}
#t1j_3658{left:75px;bottom:745px;}
#t1k_3658{left:129px;bottom:745px;}
#t1l_3658{left:181px;bottom:745px;}
#t1m_3658{left:280px;bottom:745px;}
#t1n_3658{left:392px;bottom:745px;}
#t1o_3658{left:464px;bottom:745px;letter-spacing:-0.12px;}
#t1p_3658{left:75px;bottom:722px;}
#t1q_3658{left:129px;bottom:722px;}
#t1r_3658{left:181px;bottom:722px;}
#t1s_3658{left:280px;bottom:722px;}
#t1t_3658{left:392px;bottom:722px;}
#t1u_3658{left:464px;bottom:722px;letter-spacing:-0.11px;}
#t1v_3658{left:75px;bottom:699px;}
#t1w_3658{left:129px;bottom:699px;}
#t1x_3658{left:181px;bottom:699px;}
#t1y_3658{left:280px;bottom:699px;}
#t1z_3658{left:392px;bottom:699px;}
#t20_3658{left:464px;bottom:699px;letter-spacing:-0.12px;}
#t21_3658{left:75px;bottom:676px;}
#t22_3658{left:129px;bottom:676px;}
#t23_3658{left:181px;bottom:676px;}
#t24_3658{left:280px;bottom:676px;}
#t25_3658{left:392px;bottom:676px;}
#t26_3658{left:464px;bottom:676px;letter-spacing:-0.12px;}
#t27_3658{left:75px;bottom:653px;}
#t28_3658{left:129px;bottom:653px;}
#t29_3658{left:181px;bottom:653px;}
#t2a_3658{left:280px;bottom:653px;}
#t2b_3658{left:392px;bottom:653px;}
#t2c_3658{left:464px;bottom:653px;letter-spacing:-0.12px;}
#t2d_3658{left:75px;bottom:630px;}
#t2e_3658{left:129px;bottom:630px;}
#t2f_3658{left:181px;bottom:630px;}
#t2g_3658{left:280px;bottom:630px;}
#t2h_3658{left:392px;bottom:630px;}
#t2i_3658{left:464px;bottom:630px;letter-spacing:-0.11px;}
#t2j_3658{left:464px;bottom:613px;letter-spacing:-0.1px;}
#t2k_3658{left:75px;bottom:590px;}
#t2l_3658{left:129px;bottom:590px;}
#t2m_3658{left:181px;bottom:590px;}
#t2n_3658{left:280px;bottom:590px;}
#t2o_3658{left:392px;bottom:590px;}
#t2p_3658{left:464px;bottom:590px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t2q_3658{left:464px;bottom:574px;letter-spacing:-0.11px;}
#t2r_3658{left:75px;bottom:551px;}
#t2s_3658{left:129px;bottom:551px;}
#t2t_3658{left:181px;bottom:551px;}
#t2u_3658{left:280px;bottom:551px;}
#t2v_3658{left:392px;bottom:551px;}
#t2w_3658{left:464px;bottom:551px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t2x_3658{left:464px;bottom:534px;letter-spacing:-0.11px;}

.s1_3658{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3658{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3658{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3658{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3658{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3658{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3658{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3658{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3658" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3658Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3658" style="-webkit-user-select: none;"><object width="935" height="1210" data="3658/3658.svg" type="image/svg+xml" id="pdf3658" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3658" class="t s1_3658">18-26 </span><span id="t2_3658" class="t s1_3658">Vol. 3B </span>
<span id="t3_3658" class="t s2_3658">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3658" class="t s3_3658">3. </span><span id="t5_3658" class="t s3_3658">Clear the BTINT flag in the corresponding IA32_DEBUGCTL (or MSR_DEBUGCTLA MSR; or MSR_DEBUGCTLB) </span>
<span id="t6_3658" class="t s3_3658">if a circular BTS buffer is desired. </span>
<span id="t7_3658" class="t s4_3658">NOTES </span>
<span id="t8_3658" class="t s3_3658">If the buffer size is set to less than the minimum allowable value (i.e., BTS absolute maximum &lt; 1 </span>
<span id="t9_3658" class="t s3_3658">+ size of BTS record), the results of BTS is undefined. </span>
<span id="ta_3658" class="t s3_3658">In order to prevent generating an interrupt, when working with circular BTS buffer, SW need to set </span>
<span id="tb_3658" class="t s3_3658">BTS interrupt threshold to a value greater than BTS absolute maximum (fields of the DS buffer </span>
<span id="tc_3658" class="t s3_3658">management area). It's not enough to clear the BTINT flag itself only. </span>
<span id="td_3658" class="t s4_3658">18.4.9.4 </span><span id="te_3658" class="t s4_3658">Setting Up CPL-Qualified BTS </span>
<span id="tf_3658" class="t s3_3658">If the processor supports CPL-qualified last branch recording mechanism, the generation of branch records and </span>
<span id="tg_3658" class="t s3_3658">storing of them in the BTS buffer are determined by: TR, BTS, BTS_OFF_OS, BTS_OFF_USR, and BTINT. The </span>
<span id="th_3658" class="t s3_3658">encoding of these five bits are shown in Table 18-6. </span>
<span id="ti_3658" class="t s4_3658">18.4.9.5 </span><span id="tj_3658" class="t s4_3658">Writing the DS Interrupt Service Routine </span>
<span id="tk_3658" class="t s3_3658">The BTS, non-precise event-based sampling, and PEBS facilities share the same interrupt vector and interrupt </span>
<span id="tl_3658" class="t s3_3658">service routine (called the debug store interrupt service routine or DS ISR). To handle BTS, non-precise event- </span>
<span id="tm_3658" class="t s3_3658">based sampling, and PEBS interrupts: separate handler routines must be included in the DS ISR. Use the following </span>
<span id="tn_3658" class="t s3_3658">guidelines when writing a DS ISR to handle BTS, non-precise event-based sampling, and/or PEBS interrupts. </span>
<span id="to_3658" class="t s5_3658">• </span><span id="tp_3658" class="t s3_3658">The DS interrupt service routine (ISR) must be part of a kernel driver and operate at a current privilege level of </span>
<span id="tq_3658" class="t s3_3658">0 to secure the buffer storage area. </span>
<span id="tr_3658" class="t s5_3658">• </span><span id="ts_3658" class="t s3_3658">Because the BTS, non-precise event-based sampling, and PEBS facilities share the same interrupt vector, the </span>
<span id="tt_3658" class="t s3_3658">DS ISR must check for all the possible causes of interrupts from these facilities and pass control on to the </span>
<span id="tu_3658" class="t s3_3658">appropriate handler. </span>
<span id="tv_3658" class="t s3_3658">BTS and PEBS buffer overflow would be the sources of the interrupt if the buffer index matches/exceeds the </span>
<span id="tw_3658" class="t s3_3658">interrupt threshold specified. Detection of non-precise event-based sampling as the source of the interrupt is </span>
<span id="tx_3658" class="t s3_3658">accomplished by checking for counter overflow. </span>
<span id="ty_3658" class="t s5_3658">• </span><span id="tz_3658" class="t s3_3658">There must be separate save areas, buffers, and state for each processor in an MP system. </span>
<span id="t10_3658" class="t s5_3658">• </span><span id="t11_3658" class="t s3_3658">Upon entering the ISR, branch trace messages and PEBS should be disabled to prevent race conditions during </span>
<span id="t12_3658" class="t s3_3658">access to the DS save area. This is done by clearing TR flag in the IA32_DEBUGCTL (or MSR_DEBUGCTLA MSR) </span>
<span id="t13_3658" class="t s3_3658">and by clearing the precise event enable flag in the MSR_PEBS_ENABLE MSR. These settings should be </span>
<span id="t14_3658" class="t s3_3658">restored to their original values when exiting the ISR. </span>
<span id="t15_3658" class="t s6_3658">Table 18-6. </span><span id="t16_3658" class="t s6_3658">CPL-Qualified Branch Trace Store Encodings </span>
<span id="t17_3658" class="t s7_3658">TR </span><span id="t18_3658" class="t s7_3658">BTS </span><span id="t19_3658" class="t s7_3658">BTS_OFF_OS </span><span id="t1a_3658" class="t s7_3658">BTS_OFF_USR </span><span id="t1b_3658" class="t s7_3658">BTINT </span><span id="t1c_3658" class="t s7_3658">Description </span>
<span id="t1d_3658" class="t s8_3658">0 </span><span id="t1e_3658" class="t s8_3658">X </span><span id="t1f_3658" class="t s8_3658">X </span><span id="t1g_3658" class="t s8_3658">X </span><span id="t1h_3658" class="t s8_3658">X </span><span id="t1i_3658" class="t s8_3658">Branch trace messages (BTMs) off </span>
<span id="t1j_3658" class="t s8_3658">1 </span><span id="t1k_3658" class="t s8_3658">0 </span><span id="t1l_3658" class="t s8_3658">X </span><span id="t1m_3658" class="t s8_3658">X </span><span id="t1n_3658" class="t s8_3658">X </span><span id="t1o_3658" class="t s8_3658">Generates BTMs but do not store BTMs </span>
<span id="t1p_3658" class="t s8_3658">1 </span><span id="t1q_3658" class="t s8_3658">1 </span><span id="t1r_3658" class="t s8_3658">0 </span><span id="t1s_3658" class="t s8_3658">0 </span><span id="t1t_3658" class="t s8_3658">0 </span><span id="t1u_3658" class="t s8_3658">Store all BTMs in the BTS buffer, used here as a circular buffer </span>
<span id="t1v_3658" class="t s8_3658">1 </span><span id="t1w_3658" class="t s8_3658">1 </span><span id="t1x_3658" class="t s8_3658">1 </span><span id="t1y_3658" class="t s8_3658">0 </span><span id="t1z_3658" class="t s8_3658">0 </span><span id="t20_3658" class="t s8_3658">Store BTMs with CPL &gt; 0 in the BTS buffer </span>
<span id="t21_3658" class="t s8_3658">1 </span><span id="t22_3658" class="t s8_3658">1 </span><span id="t23_3658" class="t s8_3658">0 </span><span id="t24_3658" class="t s8_3658">1 </span><span id="t25_3658" class="t s8_3658">0 </span><span id="t26_3658" class="t s8_3658">Store BTMs with CPL = 0 in the BTS buffer </span>
<span id="t27_3658" class="t s8_3658">1 </span><span id="t28_3658" class="t s8_3658">1 </span><span id="t29_3658" class="t s8_3658">1 </span><span id="t2a_3658" class="t s8_3658">1 </span><span id="t2b_3658" class="t s8_3658">X </span><span id="t2c_3658" class="t s8_3658">Generate BTMs but do not store BTMs </span>
<span id="t2d_3658" class="t s8_3658">1 </span><span id="t2e_3658" class="t s8_3658">1 </span><span id="t2f_3658" class="t s8_3658">0 </span><span id="t2g_3658" class="t s8_3658">0 </span><span id="t2h_3658" class="t s8_3658">1 </span><span id="t2i_3658" class="t s8_3658">Store all BTMs in the BTS buffer; generate an interrupt when the </span>
<span id="t2j_3658" class="t s8_3658">buffer is nearly full </span>
<span id="t2k_3658" class="t s8_3658">1 </span><span id="t2l_3658" class="t s8_3658">1 </span><span id="t2m_3658" class="t s8_3658">1 </span><span id="t2n_3658" class="t s8_3658">0 </span><span id="t2o_3658" class="t s8_3658">1 </span><span id="t2p_3658" class="t s8_3658">Store BTMs with CPL &gt; 0 in the BTS buffer; generate an interrupt </span>
<span id="t2q_3658" class="t s8_3658">when the buffer is nearly full </span>
<span id="t2r_3658" class="t s8_3658">1 </span><span id="t2s_3658" class="t s8_3658">1 </span><span id="t2t_3658" class="t s8_3658">0 </span><span id="t2u_3658" class="t s8_3658">1 </span><span id="t2v_3658" class="t s8_3658">1 </span><span id="t2w_3658" class="t s8_3658">Store BTMs with CPL = 0 in the BTS buffer; generate an interrupt </span>
<span id="t2x_3658" class="t s8_3658">when the buffer is nearly full </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
