<stg><name>KeyExpansion</name>


<trans_list>

<trans id="1748" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %Key_0_addr = getelementptr [4 x i8]* %Key_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:11  %Key_0_load = load i8* %Key_0_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %Key_1_addr = getelementptr [4 x i8]* %Key_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_1_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:15  %Key_1_load = load i8* %Key_1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %Key_2_addr = getelementptr [4 x i8]* %Key_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_2_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:19  %Key_2_load = load i8* %Key_2_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %Key_3_addr = getelementptr [4 x i8]* %Key_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Key_3_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:23  %Key_3_load = load i8* %Key_3_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:58  %Key_0_addr_3 = getelementptr [4 x i8]* %Key_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Key_0_addr_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:59  %Key_0_load_3 = load i8* %Key_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %Key_1_addr_3 = getelementptr [4 x i8]* %Key_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Key_1_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:63  %Key_1_load_3 = load i8* %Key_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:66  %Key_2_addr_3 = getelementptr [4 x i8]* %Key_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Key_2_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:67  %Key_2_load_3 = load i8* %Key_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:70  %Key_3_addr_3 = getelementptr [4 x i8]* %Key_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Key_3_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:71  %Key_3_load_3 = load i8* %Key_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:11  %Key_0_load = load i8* %Key_0_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:15  %Key_1_load = load i8* %Key_1_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:19  %Key_2_load = load i8* %Key_2_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:23  %Key_3_load = load i8* %Key_3_addr, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %Key_0_addr_1 = getelementptr [4 x i8]* %Key_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_0_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:27  %Key_0_load_1 = load i8* %Key_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %Key_1_addr_1 = getelementptr [4 x i8]* %Key_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_1_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:31  %Key_1_load_1 = load i8* %Key_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %Key_2_addr_1 = getelementptr [4 x i8]* %Key_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_2_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:35  %Key_2_load_1 = load i8* %Key_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %Key_3_addr_1 = getelementptr [4 x i8]* %Key_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Key_3_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:39  %Key_3_load_1 = load i8* %Key_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %Key_0_addr_2 = getelementptr [4 x i8]* %Key_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Key_0_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:43  %Key_0_load_2 = load i8* %Key_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %Key_1_addr_2 = getelementptr [4 x i8]* %Key_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Key_1_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:47  %Key_1_load_2 = load i8* %Key_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %Key_2_addr_2 = getelementptr [4 x i8]* %Key_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Key_2_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:51  %Key_2_load_2 = load i8* %Key_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:54  %Key_3_addr_2 = getelementptr [4 x i8]* %Key_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Key_3_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:55  %Key_3_load_2 = load i8* %Key_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:59  %Key_0_load_3 = load i8* %Key_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:63  %Key_1_load_3 = load i8* %Key_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:67  %Key_2_load_3 = load i8* %Key_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:71  %Key_3_load_3 = load i8* %Key_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:74  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %Key_1_load_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:75  %zext_ln202 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln202"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:76  %sbox_addr = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:77  %sbox_load = load i32* %sbox_addr, align 4

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:78  %empty = trunc i8 %Key_1_load_3 to i2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:98  %lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %Key_2_load_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:102  %empty_11 = trunc i8 %Key_2_load_3 to i2

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:122  %lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %Key_3_load_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:126  %empty_13 = trunc i8 %Key_3_load_3 to i2

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:146  %lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %Key_0_load_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:147  %zext_ln205 = zext i6 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:148  %sbox_addr_3 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:149  %sbox_load_3 = load i32* %sbox_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:150  %empty_15 = trunc i8 %Key_0_load_3 to i2

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:201  %trunc_ln225 = trunc i8 %Key_1_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:206  %trunc_ln226 = trunc i8 %Key_2_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln226"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:211  %trunc_ln227 = trunc i8 %Key_3_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %RoundKey_0_addr = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:13  store i8 %Key_0_load, i8* %RoundKey_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %RoundKey_1_addr = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:17  store i8 %Key_1_load, i8* %RoundKey_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %RoundKey_2_addr = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:21  store i8 %Key_2_load, i8* %RoundKey_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %RoundKey_3_addr = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:25  store i8 %Key_3_load, i8* %RoundKey_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:27  %Key_0_load_1 = load i8* %Key_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %RoundKey_0_addr_1 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:29  store i8 %Key_0_load_1, i8* %RoundKey_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:31  %Key_1_load_1 = load i8* %Key_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %RoundKey_1_addr_1 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:33  store i8 %Key_1_load_1, i8* %RoundKey_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:35  %Key_2_load_1 = load i8* %Key_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %RoundKey_2_addr_1 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:37  store i8 %Key_2_load_1, i8* %RoundKey_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:39  %Key_3_load_1 = load i8* %Key_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %RoundKey_3_addr_1 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:41  store i8 %Key_3_load_1, i8* %RoundKey_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:43  %Key_0_load_2 = load i8* %Key_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_0_load_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:47  %Key_1_load_2 = load i8* %Key_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_1_load_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:51  %Key_2_load_2 = load i8* %Key_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_2_load_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:55  %Key_3_load_2 = load i8* %Key_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="Key_3_load_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:77  %sbox_load = load i32* %sbox_addr, align 4

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:79  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:80  %empty_10 = or i5 %tmp_s, 7

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:81  %icmp_ln202 = icmp ugt i5 %tmp_s, %empty_10

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:82  %zext_ln202_10 = zext i5 %tmp_s to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_10"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:83  %zext_ln202_11 = zext i5 %empty_10 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_11"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:84  %tmp = call i32 @llvm.part.select.i32(i32 %sbox_load, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:85  %sub_ln202 = sub i6 %zext_ln202_10, %zext_ln202_11

]]></Node>
<StgValue><ssdm name="sub_ln202"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:86  %xor_ln202_5 = xor i6 %zext_ln202_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_5"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:87  %sub_ln202_1 = sub i6 %zext_ln202_11, %zext_ln202_10

]]></Node>
<StgValue><ssdm name="sub_ln202_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:88  %select_ln202 = select i1 %icmp_ln202, i6 %sub_ln202, i6 %sub_ln202_1

]]></Node>
<StgValue><ssdm name="select_ln202"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:89  %select_ln202_1 = select i1 %icmp_ln202, i32 %tmp, i32 %sbox_load

]]></Node>
<StgValue><ssdm name="select_ln202_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:90  %select_ln202_2 = select i1 %icmp_ln202, i6 %xor_ln202_5, i6 %zext_ln202_10

]]></Node>
<StgValue><ssdm name="select_ln202_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:91  %sub_ln202_2 = sub i6 31, %select_ln202

]]></Node>
<StgValue><ssdm name="sub_ln202_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:92  %zext_ln202_12 = zext i6 %select_ln202_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_12"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:93  %zext_ln202_13 = zext i6 %sub_ln202_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_13"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:94  %lshr_ln202 = lshr i32 %select_ln202_1, %zext_ln202_12

]]></Node>
<StgValue><ssdm name="lshr_ln202"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:95  %lshr_ln202_10 = lshr i32 -1, %zext_ln202_13

]]></Node>
<StgValue><ssdm name="lshr_ln202_10"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:96  %and_ln202 = and i32 %lshr_ln202, %lshr_ln202_10

]]></Node>
<StgValue><ssdm name="and_ln202"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:97  %trunc_ln202 = trunc i32 %and_ln202 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:99  %zext_ln203 = zext i6 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:100  %sbox_addr_1 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:101  %sbox_load_1 = load i32* %sbox_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:123  %zext_ln204 = zext i6 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:124  %sbox_addr_2 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:125  %sbox_load_2 = load i32* %sbox_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:149  %sbox_load_3 = load i32* %sbox_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:151  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_15, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:152  %empty_16 = or i5 %tmp_5, 7

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:153  %icmp_ln205 = icmp ugt i5 %tmp_5, %empty_16

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:154  %zext_ln205_10 = zext i5 %tmp_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_10"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:155  %zext_ln205_11 = zext i5 %empty_16 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_11"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:156  %tmp_6 = call i32 @llvm.part.select.i32(i32 %sbox_load_3, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:157  %sub_ln205 = sub i6 %zext_ln205_10, %zext_ln205_11

]]></Node>
<StgValue><ssdm name="sub_ln205"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:158  %xor_ln205_6 = xor i6 %zext_ln205_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_6"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:159  %sub_ln205_1 = sub i6 %zext_ln205_11, %zext_ln205_10

]]></Node>
<StgValue><ssdm name="sub_ln205_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:160  %select_ln205 = select i1 %icmp_ln205, i6 %sub_ln205, i6 %sub_ln205_1

]]></Node>
<StgValue><ssdm name="select_ln205"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:161  %select_ln205_1 = select i1 %icmp_ln205, i32 %tmp_6, i32 %sbox_load_3

]]></Node>
<StgValue><ssdm name="select_ln205_1"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:162  %select_ln205_2 = select i1 %icmp_ln205, i6 %xor_ln205_6, i6 %zext_ln205_10

]]></Node>
<StgValue><ssdm name="select_ln205_2"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:163  %sub_ln205_2 = sub i6 31, %select_ln205

]]></Node>
<StgValue><ssdm name="sub_ln205_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:164  %zext_ln205_12 = zext i6 %select_ln205_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_12"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:165  %zext_ln205_13 = zext i6 %sub_ln205_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_13"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:166  %lshr_ln205 = lshr i32 %select_ln205_1, %zext_ln205_12

]]></Node>
<StgValue><ssdm name="lshr_ln205"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:167  %lshr_ln205_10 = lshr i32 -1, %zext_ln205_13

]]></Node>
<StgValue><ssdm name="lshr_ln205_10"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:168  %and_ln205 = and i32 %lshr_ln205, %lshr_ln205_10

]]></Node>
<StgValue><ssdm name="and_ln205"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:169  %trunc_ln205 = trunc i32 %and_ln205 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:170  %xor_ln224_40 = xor i8 %trunc_ln202, 1

]]></Node>
<StgValue><ssdm name="xor_ln224_40"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:171  %xor_ln224 = xor i8 %xor_ln224_40, %Key_0_load

]]></Node>
<StgValue><ssdm name="xor_ln224"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:180  %xor_ln227 = xor i8 %Key_3_load, %trunc_ln205

]]></Node>
<StgValue><ssdm name="xor_ln227"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:195  %trunc_ln224 = trunc i8 %Key_0_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:196  %trunc_ln224_1 = trunc i32 %and_ln202 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln224_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:197  %xor_ln224_41 = xor i2 %trunc_ln224, 1

]]></Node>
<StgValue><ssdm name="xor_ln224_41"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:212  %trunc_ln227_1 = trunc i32 %and_ln205 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:230  %trunc_ln202_2 = trunc i8 %Key_1_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln202_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:259  %trunc_ln203_2 = trunc i8 %Key_2_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:287  %trunc_ln204_1 = trunc i8 %Key_3_load_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln204_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:288  %trunc_ln204_2 = trunc i8 %Key_3_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln204_2"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:289  %xor_ln204 = xor i2 %trunc_ln227_1, %trunc_ln227

]]></Node>
<StgValue><ssdm name="xor_ln204"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:290  %xor_ln204_1 = xor i2 %trunc_ln204_2, %trunc_ln204_1

]]></Node>
<StgValue><ssdm name="xor_ln204_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:294  %empty_21 = xor i2 %xor_ln204_1, %xor_ln204

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:316  %trunc_ln205_1 = trunc i8 %Key_0_load_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln205_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:317  %trunc_ln205_2 = trunc i8 %Key_0_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln205_2"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:318  %xor_ln205 = xor i2 %xor_ln224_41, %trunc_ln224_1

]]></Node>
<StgValue><ssdm name="xor_ln205"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:319  %xor_ln205_1 = xor i2 %trunc_ln205_2, %trunc_ln205_1

]]></Node>
<StgValue><ssdm name="xor_ln205_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:323  %empty_23 = xor i2 %xor_ln205_1, %xor_ln205

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %RoundKey_0_addr_2 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_2"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:45  store i8 %Key_0_load_2, i8* %RoundKey_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:48  %RoundKey_1_addr_2 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:49  store i8 %Key_1_load_2, i8* %RoundKey_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:52  %RoundKey_2_addr_2 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:53  store i8 %Key_2_load_2, i8* %RoundKey_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:56  %RoundKey_3_addr_2 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_2"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:57  store i8 %Key_3_load_2, i8* %RoundKey_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:60  %RoundKey_0_addr_3 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:61  store i8 %Key_0_load_3, i8* %RoundKey_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:64  %RoundKey_1_addr_3 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:65  store i8 %Key_1_load_3, i8* %RoundKey_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:68  %RoundKey_2_addr_3 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:69  store i8 %Key_2_load_3, i8* %RoundKey_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:72  %RoundKey_3_addr_3 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:73  store i8 %Key_3_load_3, i8* %RoundKey_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:101  %sbox_load_1 = load i32* %sbox_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:103  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_11, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:104  %empty_12 = or i5 %tmp_1, 7

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:105  %icmp_ln203 = icmp ugt i5 %tmp_1, %empty_12

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:106  %zext_ln203_10 = zext i5 %tmp_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:107  %zext_ln203_11 = zext i5 %empty_12 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:108  %tmp_2 = call i32 @llvm.part.select.i32(i32 %sbox_load_1, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:109  %sub_ln203 = sub i6 %zext_ln203_10, %zext_ln203_11

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:110  %xor_ln203_5 = xor i6 %zext_ln203_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_5"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:111  %sub_ln203_1 = sub i6 %zext_ln203_11, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:112  %select_ln203 = select i1 %icmp_ln203, i6 %sub_ln203, i6 %sub_ln203_1

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:113  %select_ln203_1 = select i1 %icmp_ln203, i32 %tmp_2, i32 %sbox_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:114  %select_ln203_2 = select i1 %icmp_ln203, i6 %xor_ln203_5, i6 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:115  %sub_ln203_2 = sub i6 31, %select_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:116  %zext_ln203_12 = zext i6 %select_ln203_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:117  %zext_ln203_13 = zext i6 %sub_ln203_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:118  %lshr_ln203 = lshr i32 %select_ln203_1, %zext_ln203_12

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:119  %lshr_ln203_10 = lshr i32 -1, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="lshr_ln203_10"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:120  %and_ln203 = and i32 %lshr_ln203, %lshr_ln203_10

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:121  %trunc_ln203 = trunc i32 %and_ln203 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:125  %sbox_load_2 = load i32* %sbox_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:127  %tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_13, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:128  %empty_14 = or i5 %tmp_3, 7

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:129  %icmp_ln204 = icmp ugt i5 %tmp_3, %empty_14

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:130  %zext_ln204_10 = zext i5 %tmp_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_10"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:131  %zext_ln204_11 = zext i5 %empty_14 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_11"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:132  %tmp_4 = call i32 @llvm.part.select.i32(i32 %sbox_load_2, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:133  %sub_ln204 = sub i6 %zext_ln204_10, %zext_ln204_11

]]></Node>
<StgValue><ssdm name="sub_ln204"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:134  %xor_ln204_5 = xor i6 %zext_ln204_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_5"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:135  %sub_ln204_1 = sub i6 %zext_ln204_11, %zext_ln204_10

]]></Node>
<StgValue><ssdm name="sub_ln204_1"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:136  %select_ln204 = select i1 %icmp_ln204, i6 %sub_ln204, i6 %sub_ln204_1

]]></Node>
<StgValue><ssdm name="select_ln204"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:137  %select_ln204_1 = select i1 %icmp_ln204, i32 %tmp_4, i32 %sbox_load_2

]]></Node>
<StgValue><ssdm name="select_ln204_1"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:138  %select_ln204_2 = select i1 %icmp_ln204, i6 %xor_ln204_5, i6 %zext_ln204_10

]]></Node>
<StgValue><ssdm name="select_ln204_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:139  %sub_ln204_2 = sub i6 31, %select_ln204

]]></Node>
<StgValue><ssdm name="sub_ln204_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:140  %zext_ln204_12 = zext i6 %select_ln204_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_12"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:141  %zext_ln204_13 = zext i6 %sub_ln204_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_13"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:142  %lshr_ln204 = lshr i32 %select_ln204_1, %zext_ln204_12

]]></Node>
<StgValue><ssdm name="lshr_ln204"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:143  %lshr_ln204_10 = lshr i32 -1, %zext_ln204_13

]]></Node>
<StgValue><ssdm name="lshr_ln204_10"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:144  %and_ln204 = and i32 %lshr_ln204, %lshr_ln204_10

]]></Node>
<StgValue><ssdm name="and_ln204"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:145  %trunc_ln204 = trunc i32 %and_ln204 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:174  %xor_ln225 = xor i8 %Key_1_load, %trunc_ln203

]]></Node>
<StgValue><ssdm name="xor_ln225"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:177  %xor_ln226 = xor i8 %Key_2_load, %trunc_ln204

]]></Node>
<StgValue><ssdm name="xor_ln226"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:183  %xor_ln224_1 = xor i8 %Key_0_load_1, %xor_ln224

]]></Node>
<StgValue><ssdm name="xor_ln224_1"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:192  %xor_ln227_1 = xor i8 %Key_3_load_1, %xor_ln227

]]></Node>
<StgValue><ssdm name="xor_ln227_1"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:198  %xor_ln224_2 = xor i8 %Key_0_load_2, %xor_ln224_1

]]></Node>
<StgValue><ssdm name="xor_ln224_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:202  %trunc_ln225_1 = trunc i32 %and_ln203 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:207  %trunc_ln226_1 = trunc i32 %and_ln204 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln226_1"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:213  %xor_ln227_2 = xor i8 %Key_3_load_2, %xor_ln227_1

]]></Node>
<StgValue><ssdm name="xor_ln227_2"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:216  %xor_ln224_3 = xor i8 %Key_0_load_3, %xor_ln224_2

]]></Node>
<StgValue><ssdm name="xor_ln224_3"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:225  %xor_ln227_3 = xor i8 %Key_3_load_3, %xor_ln227_2

]]></Node>
<StgValue><ssdm name="xor_ln227_3"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:231  %xor_ln202 = xor i2 %trunc_ln225_1, %trunc_ln225

]]></Node>
<StgValue><ssdm name="xor_ln202"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:260  %xor_ln203 = xor i2 %trunc_ln226_1, %trunc_ln226

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:286  %lshr_ln204_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_1"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:291  %zext_ln204_1 = zext i6 %lshr_ln204_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_1"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:292  %sbox_addr_6 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_1

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:293  %sbox_load_6 = load i32* %sbox_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:315  %lshr_ln205_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_1"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:320  %zext_ln205_1 = zext i6 %lshr_ln205_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_1"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:321  %sbox_addr_7 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_1

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:322  %sbox_load_7 = load i32* %sbox_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:172  %RoundKey_0_addr_4 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:173  store i8 %xor_ln224, i8* %RoundKey_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:175  %RoundKey_1_addr_4 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_4"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:176  store i8 %xor_ln225, i8* %RoundKey_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:178  %RoundKey_2_addr_4 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_4"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:179  store i8 %xor_ln226, i8* %RoundKey_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:181  %RoundKey_3_addr_4 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_4"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:182  store i8 %xor_ln227, i8* %RoundKey_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:184  %RoundKey_0_addr_5 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_5"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:185  store i8 %xor_ln224_1, i8* %RoundKey_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:186  %xor_ln225_1 = xor i8 %Key_1_load_1, %xor_ln225

]]></Node>
<StgValue><ssdm name="xor_ln225_1"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:187  %RoundKey_1_addr_5 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_5"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:188  store i8 %xor_ln225_1, i8* %RoundKey_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:189  %xor_ln226_1 = xor i8 %Key_2_load_1, %xor_ln226

]]></Node>
<StgValue><ssdm name="xor_ln226_1"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:190  %RoundKey_2_addr_5 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_5"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:191  store i8 %xor_ln226_1, i8* %RoundKey_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:193  %RoundKey_3_addr_5 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_5"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:194  store i8 %xor_ln227_1, i8* %RoundKey_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:203  %xor_ln225_2 = xor i8 %Key_1_load_2, %xor_ln225_1

]]></Node>
<StgValue><ssdm name="xor_ln225_2"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:208  %xor_ln226_2 = xor i8 %Key_2_load_2, %xor_ln226_1

]]></Node>
<StgValue><ssdm name="xor_ln226_2"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:219  %xor_ln225_3 = xor i8 %Key_1_load_3, %xor_ln225_2

]]></Node>
<StgValue><ssdm name="xor_ln225_3"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:222  %xor_ln226_3 = xor i8 %Key_2_load_3, %xor_ln226_2

]]></Node>
<StgValue><ssdm name="xor_ln226_3"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:228  %lshr_ln202_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_1"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:229  %trunc_ln202_1 = trunc i8 %Key_1_load_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln202_1"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:232  %xor_ln202_1 = xor i2 %trunc_ln202_2, %trunc_ln202_1

]]></Node>
<StgValue><ssdm name="xor_ln202_1"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:233  %zext_ln202_1 = zext i6 %lshr_ln202_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_1"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:234  %sbox_addr_4 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_1

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:235  %sbox_load_4 = load i32* %sbox_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:236  %empty_17 = xor i2 %xor_ln202_1, %xor_ln202

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:257  %lshr_ln203_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="8">
<![CDATA[
.preheader.preheader:258  %trunc_ln203_1 = trunc i8 %Key_2_load_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:261  %xor_ln203_1 = xor i2 %trunc_ln203_2, %trunc_ln203_1

]]></Node>
<StgValue><ssdm name="xor_ln203_1"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:262  %zext_ln203_1 = zext i6 %lshr_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:263  %sbox_addr_5 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:264  %sbox_load_5 = load i32* %sbox_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:265  %empty_19 = xor i2 %xor_ln203_1, %xor_ln203

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:293  %sbox_load_6 = load i32* %sbox_addr_6, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:295  %trunc_ln204_11034244 = xor i2 %empty_21, %empty_13

]]></Node>
<StgValue><ssdm name="trunc_ln204_11034244"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:296  %tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_11034244, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:297  %empty_22 = or i5 %tmp_11, 7

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:298  %icmp_ln204_1 = icmp ugt i5 %tmp_11, %empty_22

]]></Node>
<StgValue><ssdm name="icmp_ln204_1"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:299  %zext_ln204_14 = zext i5 %tmp_11 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_14"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:300  %zext_ln204_15 = zext i5 %empty_22 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_15"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:301  %tmp_12 = call i32 @llvm.part.select.i32(i32 %sbox_load_6, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:302  %sub_ln204_3 = sub i6 %zext_ln204_14, %zext_ln204_15

]]></Node>
<StgValue><ssdm name="sub_ln204_3"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:303  %xor_ln204_6 = xor i6 %zext_ln204_14, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_6"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:304  %sub_ln204_4 = sub i6 %zext_ln204_15, %zext_ln204_14

]]></Node>
<StgValue><ssdm name="sub_ln204_4"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:305  %select_ln204_3 = select i1 %icmp_ln204_1, i6 %sub_ln204_3, i6 %sub_ln204_4

]]></Node>
<StgValue><ssdm name="select_ln204_3"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:306  %select_ln204_4 = select i1 %icmp_ln204_1, i32 %tmp_12, i32 %sbox_load_6

]]></Node>
<StgValue><ssdm name="select_ln204_4"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:307  %select_ln204_5 = select i1 %icmp_ln204_1, i6 %xor_ln204_6, i6 %zext_ln204_14

]]></Node>
<StgValue><ssdm name="select_ln204_5"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:308  %sub_ln204_5 = sub i6 31, %select_ln204_3

]]></Node>
<StgValue><ssdm name="sub_ln204_5"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:309  %zext_ln204_16 = zext i6 %select_ln204_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_16"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:310  %zext_ln204_17 = zext i6 %sub_ln204_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_17"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:311  %lshr_ln204_11 = lshr i32 %select_ln204_4, %zext_ln204_16

]]></Node>
<StgValue><ssdm name="lshr_ln204_11"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:312  %lshr_ln204_12 = lshr i32 -1, %zext_ln204_17

]]></Node>
<StgValue><ssdm name="lshr_ln204_12"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:313  %and_ln204_1 = and i32 %lshr_ln204_11, %lshr_ln204_12

]]></Node>
<StgValue><ssdm name="and_ln204_1"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:314  %trunc_ln204_3 = trunc i32 %and_ln204_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_3"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:322  %sbox_load_7 = load i32* %sbox_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:324  %trunc_ln205_11032242 = xor i2 %empty_23, %empty_15

]]></Node>
<StgValue><ssdm name="trunc_ln205_11032242"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:325  %tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_11032242, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:326  %empty_24 = or i5 %tmp_13, 7

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:327  %icmp_ln205_1 = icmp ugt i5 %tmp_13, %empty_24

]]></Node>
<StgValue><ssdm name="icmp_ln205_1"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:328  %zext_ln205_14 = zext i5 %tmp_13 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_14"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:329  %zext_ln205_15 = zext i5 %empty_24 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_15"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:330  %tmp_14 = call i32 @llvm.part.select.i32(i32 %sbox_load_7, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:331  %sub_ln205_3 = sub i6 %zext_ln205_14, %zext_ln205_15

]]></Node>
<StgValue><ssdm name="sub_ln205_3"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:332  %xor_ln205_7 = xor i6 %zext_ln205_14, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_7"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:333  %sub_ln205_4 = sub i6 %zext_ln205_15, %zext_ln205_14

]]></Node>
<StgValue><ssdm name="sub_ln205_4"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:334  %select_ln205_3 = select i1 %icmp_ln205_1, i6 %sub_ln205_3, i6 %sub_ln205_4

]]></Node>
<StgValue><ssdm name="select_ln205_3"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:335  %select_ln205_4 = select i1 %icmp_ln205_1, i32 %tmp_14, i32 %sbox_load_7

]]></Node>
<StgValue><ssdm name="select_ln205_4"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:336  %select_ln205_5 = select i1 %icmp_ln205_1, i6 %xor_ln205_7, i6 %zext_ln205_14

]]></Node>
<StgValue><ssdm name="select_ln205_5"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:337  %sub_ln205_5 = sub i6 31, %select_ln205_3

]]></Node>
<StgValue><ssdm name="sub_ln205_5"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:338  %zext_ln205_16 = zext i6 %select_ln205_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_16"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:339  %zext_ln205_17 = zext i6 %sub_ln205_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_17"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:340  %lshr_ln205_11 = lshr i32 %select_ln205_4, %zext_ln205_16

]]></Node>
<StgValue><ssdm name="lshr_ln205_11"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:341  %lshr_ln205_12 = lshr i32 -1, %zext_ln205_17

]]></Node>
<StgValue><ssdm name="lshr_ln205_12"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:342  %and_ln205_1 = and i32 %lshr_ln205_11, %lshr_ln205_12

]]></Node>
<StgValue><ssdm name="and_ln205_1"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:343  %trunc_ln205_3 = trunc i32 %and_ln205_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_3"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:351  %xor_ln226_4 = xor i8 %trunc_ln204_3, %xor_ln226

]]></Node>
<StgValue><ssdm name="xor_ln226_4"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:354  %xor_ln227_4 = xor i8 %trunc_ln205_3, %xor_ln227

]]></Node>
<StgValue><ssdm name="xor_ln227_4"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:363  %xor_ln226_5 = xor i8 %Key_2_load_1, %trunc_ln204_3

]]></Node>
<StgValue><ssdm name="xor_ln226_5"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:366  %xor_ln227_5 = xor i8 %Key_3_load_1, %trunc_ln205_3

]]></Node>
<StgValue><ssdm name="xor_ln227_5"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:421  %trunc_ln203_4 = trunc i32 %and_ln204_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203_4"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:447  %trunc_ln204_4 = trunc i32 %and_ln205_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln204_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:199  %RoundKey_0_addr_6 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_6"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:200  store i8 %xor_ln224_2, i8* %RoundKey_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:204  %RoundKey_1_addr_6 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_6"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:205  store i8 %xor_ln225_2, i8* %RoundKey_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:209  %RoundKey_2_addr_6 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_6"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:210  store i8 %xor_ln226_2, i8* %RoundKey_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:214  %RoundKey_3_addr_6 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_6"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:215  store i8 %xor_ln227_2, i8* %RoundKey_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:217  %RoundKey_0_addr_7 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_7"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:218  store i8 %xor_ln224_3, i8* %RoundKey_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:220  %RoundKey_1_addr_7 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_7"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:221  store i8 %xor_ln225_3, i8* %RoundKey_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:223  %RoundKey_2_addr_7 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_7"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:224  store i8 %xor_ln226_3, i8* %RoundKey_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:226  %RoundKey_3_addr_7 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_7"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:227  store i8 %xor_ln227_3, i8* %RoundKey_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:235  %sbox_load_4 = load i32* %sbox_addr_4, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:237  %trunc_ln202_11038248 = xor i2 %empty_17, %empty

]]></Node>
<StgValue><ssdm name="trunc_ln202_11038248"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:238  %tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_11038248, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:239  %empty_18 = or i5 %tmp_7, 7

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:240  %icmp_ln202_1 = icmp ugt i5 %tmp_7, %empty_18

]]></Node>
<StgValue><ssdm name="icmp_ln202_1"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:241  %zext_ln202_14 = zext i5 %tmp_7 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_14"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:242  %zext_ln202_15 = zext i5 %empty_18 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_15"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:243  %tmp_8 = call i32 @llvm.part.select.i32(i32 %sbox_load_4, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:244  %sub_ln202_3 = sub i6 %zext_ln202_14, %zext_ln202_15

]]></Node>
<StgValue><ssdm name="sub_ln202_3"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:245  %xor_ln202_6 = xor i6 %zext_ln202_14, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_6"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:246  %sub_ln202_4 = sub i6 %zext_ln202_15, %zext_ln202_14

]]></Node>
<StgValue><ssdm name="sub_ln202_4"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:247  %select_ln202_3 = select i1 %icmp_ln202_1, i6 %sub_ln202_3, i6 %sub_ln202_4

]]></Node>
<StgValue><ssdm name="select_ln202_3"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:248  %select_ln202_4 = select i1 %icmp_ln202_1, i32 %tmp_8, i32 %sbox_load_4

]]></Node>
<StgValue><ssdm name="select_ln202_4"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:249  %select_ln202_5 = select i1 %icmp_ln202_1, i6 %xor_ln202_6, i6 %zext_ln202_14

]]></Node>
<StgValue><ssdm name="select_ln202_5"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:250  %sub_ln202_5 = sub i6 31, %select_ln202_3

]]></Node>
<StgValue><ssdm name="sub_ln202_5"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:251  %zext_ln202_16 = zext i6 %select_ln202_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_16"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:252  %zext_ln202_17 = zext i6 %sub_ln202_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_17"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:253  %lshr_ln202_11 = lshr i32 %select_ln202_4, %zext_ln202_16

]]></Node>
<StgValue><ssdm name="lshr_ln202_11"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:254  %lshr_ln202_12 = lshr i32 -1, %zext_ln202_17

]]></Node>
<StgValue><ssdm name="lshr_ln202_12"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:255  %and_ln202_1 = and i32 %lshr_ln202_11, %lshr_ln202_12

]]></Node>
<StgValue><ssdm name="and_ln202_1"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:256  %trunc_ln202_3 = trunc i32 %and_ln202_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_3"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:264  %sbox_load_5 = load i32* %sbox_addr_5, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:266  %trunc_ln203_11036246 = xor i2 %empty_19, %empty_11

]]></Node>
<StgValue><ssdm name="trunc_ln203_11036246"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:267  %tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_11036246, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:268  %empty_20 = or i5 %tmp_9, 7

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:269  %icmp_ln203_1 = icmp ugt i5 %tmp_9, %empty_20

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:270  %zext_ln203_14 = zext i5 %tmp_9 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:271  %zext_ln203_15 = zext i5 %empty_20 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:272  %tmp_10 = call i32 @llvm.part.select.i32(i32 %sbox_load_5, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:273  %sub_ln203_3 = sub i6 %zext_ln203_14, %zext_ln203_15

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:274  %xor_ln203_6 = xor i6 %zext_ln203_14, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_6"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:275  %sub_ln203_4 = sub i6 %zext_ln203_15, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:276  %select_ln203_3 = select i1 %icmp_ln203_1, i6 %sub_ln203_3, i6 %sub_ln203_4

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:277  %select_ln203_4 = select i1 %icmp_ln203_1, i32 %tmp_10, i32 %sbox_load_5

]]></Node>
<StgValue><ssdm name="select_ln203_4"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:278  %select_ln203_5 = select i1 %icmp_ln203_1, i6 %xor_ln203_6, i6 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="select_ln203_5"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:279  %sub_ln203_5 = sub i6 31, %select_ln203_3

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:280  %zext_ln203_16 = zext i6 %select_ln203_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:281  %zext_ln203_17 = zext i6 %sub_ln203_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:282  %lshr_ln203_11 = lshr i32 %select_ln203_4, %zext_ln203_16

]]></Node>
<StgValue><ssdm name="lshr_ln203_11"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:283  %lshr_ln203_12 = lshr i32 -1, %zext_ln203_17

]]></Node>
<StgValue><ssdm name="lshr_ln203_12"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:284  %and_ln203_1 = and i32 %lshr_ln203_11, %lshr_ln203_12

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:285  %trunc_ln203_3 = trunc i32 %and_ln203_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_3"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:344  %xor_ln207 = xor i8 %trunc_ln202_3, 2

]]></Node>
<StgValue><ssdm name="xor_ln207"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:345  %xor_ln224_4 = xor i8 %xor_ln207, %xor_ln224

]]></Node>
<StgValue><ssdm name="xor_ln224_4"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:348  %xor_ln225_4 = xor i8 %trunc_ln203_3, %xor_ln225

]]></Node>
<StgValue><ssdm name="xor_ln225_4"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:357  %xor_ln224_5 = xor i8 %Key_0_load_1, %xor_ln207

]]></Node>
<StgValue><ssdm name="xor_ln224_5"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:360  %xor_ln225_5 = xor i8 %Key_1_load_1, %trunc_ln203_3

]]></Node>
<StgValue><ssdm name="xor_ln225_5"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:381  %trunc_ln224_2 = trunc i32 %and_ln202_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln224_2"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:388  %xor_ln226_7 = xor i8 %Key_2_load_3, %xor_ln226_5

]]></Node>
<StgValue><ssdm name="xor_ln226_7"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:391  %xor_ln227_7 = xor i8 %Key_3_load_3, %xor_ln227_5

]]></Node>
<StgValue><ssdm name="xor_ln227_7"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:395  %trunc_ln202_4 = trunc i32 %and_ln203_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln202_4"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:420  %lshr_ln203_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:422  %zext_ln203_2 = zext i6 %lshr_ln203_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:423  %sbox_addr_9 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="sbox_addr_9"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:424  %sbox_load_9 = load i32* %sbox_addr_9, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:446  %lshr_ln204_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_2"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:448  %zext_ln204_2 = zext i6 %lshr_ln204_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_2"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:449  %sbox_addr_10 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_2

]]></Node>
<StgValue><ssdm name="sbox_addr_10"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:450  %sbox_load_10 = load i32* %sbox_addr_10, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:473  %xor_ln205_2 = xor i2 %trunc_ln224_2, -2

]]></Node>
<StgValue><ssdm name="xor_ln205_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:346  %RoundKey_0_addr_8 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_8"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:347  store i8 %xor_ln224_4, i8* %RoundKey_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:349  %RoundKey_1_addr_8 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_8"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:350  store i8 %xor_ln225_4, i8* %RoundKey_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:352  %RoundKey_2_addr_8 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_8"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:353  store i8 %xor_ln226_4, i8* %RoundKey_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:355  %RoundKey_3_addr_8 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_8"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:356  store i8 %xor_ln227_4, i8* %RoundKey_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:358  %RoundKey_0_addr_9 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_9"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:359  store i8 %xor_ln224_5, i8* %RoundKey_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:361  %RoundKey_1_addr_9 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_9"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:362  store i8 %xor_ln225_5, i8* %RoundKey_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:364  %RoundKey_2_addr_9 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_9"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:365  store i8 %xor_ln226_5, i8* %RoundKey_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:367  %RoundKey_3_addr_9 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_9"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:368  store i8 %xor_ln227_5, i8* %RoundKey_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:382  %xor_ln224_7 = xor i8 %Key_0_load_3, %xor_ln224_5

]]></Node>
<StgValue><ssdm name="xor_ln224_7"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:385  %xor_ln225_7 = xor i8 %Key_1_load_3, %xor_ln225_5

]]></Node>
<StgValue><ssdm name="xor_ln225_7"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:394  %lshr_ln202_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_2"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:396  %zext_ln202_2 = zext i6 %lshr_ln202_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_2"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:397  %sbox_addr_8 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_2

]]></Node>
<StgValue><ssdm name="sbox_addr_8"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:398  %sbox_load_8 = load i32* %sbox_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:399  %empty_25 = xor i2 %trunc_ln202_4, %trunc_ln202_2

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:424  %sbox_load_9 = load i32* %sbox_addr_9, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:425  %empty_27 = xor i2 %trunc_ln203_4, %trunc_ln203_2

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:426  %trunc_ln203_21060264 = xor i2 %empty_27, %empty_11

]]></Node>
<StgValue><ssdm name="trunc_ln203_21060264"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:427  %tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_21060264, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:428  %empty_28 = or i5 %tmp_17, 7

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:429  %icmp_ln203_2 = icmp ugt i5 %tmp_17, %empty_28

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:430  %zext_ln203_18 = zext i5 %tmp_17 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:431  %zext_ln203_19 = zext i5 %empty_28 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:432  %tmp_18 = call i32 @llvm.part.select.i32(i32 %sbox_load_9, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:433  %sub_ln203_6 = sub i6 %zext_ln203_18, %zext_ln203_19

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:434  %xor_ln203_7 = xor i6 %zext_ln203_18, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_7"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:435  %sub_ln203_7 = sub i6 %zext_ln203_19, %zext_ln203_18

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:436  %select_ln203_6 = select i1 %icmp_ln203_2, i6 %sub_ln203_6, i6 %sub_ln203_7

]]></Node>
<StgValue><ssdm name="select_ln203_6"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:437  %select_ln203_7 = select i1 %icmp_ln203_2, i32 %tmp_18, i32 %sbox_load_9

]]></Node>
<StgValue><ssdm name="select_ln203_7"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:438  %select_ln203_8 = select i1 %icmp_ln203_2, i6 %xor_ln203_7, i6 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="select_ln203_8"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:439  %sub_ln203_8 = sub i6 31, %select_ln203_6

]]></Node>
<StgValue><ssdm name="sub_ln203_8"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:440  %zext_ln203_20 = zext i6 %select_ln203_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:441  %zext_ln203_21 = zext i6 %sub_ln203_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:442  %lshr_ln203_13 = lshr i32 %select_ln203_7, %zext_ln203_20

]]></Node>
<StgValue><ssdm name="lshr_ln203_13"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:443  %lshr_ln203_14 = lshr i32 -1, %zext_ln203_21

]]></Node>
<StgValue><ssdm name="lshr_ln203_14"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:444  %and_ln203_2 = and i32 %lshr_ln203_13, %lshr_ln203_14

]]></Node>
<StgValue><ssdm name="and_ln203_2"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:445  %trunc_ln203_5 = trunc i32 %and_ln203_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_5"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:450  %sbox_load_10 = load i32* %sbox_addr_10, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:451  %empty_29 = xor i2 %trunc_ln204_4, %trunc_ln204_2

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:452  %trunc_ln204_21058262 = xor i2 %empty_29, %empty_13

]]></Node>
<StgValue><ssdm name="trunc_ln204_21058262"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:453  %tmp_19 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_21058262, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:454  %empty_30 = or i5 %tmp_19, 7

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:455  %icmp_ln204_2 = icmp ugt i5 %tmp_19, %empty_30

]]></Node>
<StgValue><ssdm name="icmp_ln204_2"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:456  %zext_ln204_18 = zext i5 %tmp_19 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_18"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:457  %zext_ln204_19 = zext i5 %empty_30 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_19"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:458  %tmp_20 = call i32 @llvm.part.select.i32(i32 %sbox_load_10, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:459  %sub_ln204_6 = sub i6 %zext_ln204_18, %zext_ln204_19

]]></Node>
<StgValue><ssdm name="sub_ln204_6"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:460  %xor_ln204_7 = xor i6 %zext_ln204_18, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_7"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:461  %sub_ln204_7 = sub i6 %zext_ln204_19, %zext_ln204_18

]]></Node>
<StgValue><ssdm name="sub_ln204_7"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:462  %select_ln204_6 = select i1 %icmp_ln204_2, i6 %sub_ln204_6, i6 %sub_ln204_7

]]></Node>
<StgValue><ssdm name="select_ln204_6"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:463  %select_ln204_7 = select i1 %icmp_ln204_2, i32 %tmp_20, i32 %sbox_load_10

]]></Node>
<StgValue><ssdm name="select_ln204_7"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:464  %select_ln204_8 = select i1 %icmp_ln204_2, i6 %xor_ln204_7, i6 %zext_ln204_18

]]></Node>
<StgValue><ssdm name="select_ln204_8"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:465  %sub_ln204_8 = sub i6 31, %select_ln204_6

]]></Node>
<StgValue><ssdm name="sub_ln204_8"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:466  %zext_ln204_20 = zext i6 %select_ln204_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_20"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:467  %zext_ln204_21 = zext i6 %sub_ln204_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_21"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:468  %lshr_ln204_13 = lshr i32 %select_ln204_7, %zext_ln204_20

]]></Node>
<StgValue><ssdm name="lshr_ln204_13"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:469  %lshr_ln204_14 = lshr i32 -1, %zext_ln204_21

]]></Node>
<StgValue><ssdm name="lshr_ln204_14"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:470  %and_ln204_2 = and i32 %lshr_ln204_13, %lshr_ln204_14

]]></Node>
<StgValue><ssdm name="and_ln204_2"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:471  %trunc_ln204_5 = trunc i32 %and_ln204_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_5"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:472  %lshr_ln205_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_7, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_2"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:474  %zext_ln205_2 = zext i6 %lshr_ln205_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_2"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:475  %sbox_addr_11 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_2

]]></Node>
<StgValue><ssdm name="sbox_addr_11"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:476  %sbox_load_11 = load i32* %sbox_addr_11, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:502  %xor_ln225_8 = xor i8 %trunc_ln203_5, %xor_ln225_4

]]></Node>
<StgValue><ssdm name="xor_ln225_8"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:505  %xor_ln226_8 = xor i8 %trunc_ln204_5, %xor_ln226_4

]]></Node>
<StgValue><ssdm name="xor_ln226_8"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:540  %trunc_ln225_2 = trunc i32 %and_ln203_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln225_2"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:541  %xor_ln225_40 = xor i2 %xor_ln202, %trunc_ln225_2

]]></Node>
<StgValue><ssdm name="xor_ln225_40"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:545  %trunc_ln226_2 = trunc i32 %and_ln204_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln226_2"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:546  %xor_ln226_40 = xor i2 %xor_ln203, %trunc_ln226_2

]]></Node>
<StgValue><ssdm name="xor_ln226_40"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:556  %xor_ln202_2 = xor i2 %xor_ln225_40, %trunc_ln202_4

]]></Node>
<StgValue><ssdm name="xor_ln202_2"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:582  %xor_ln203_2 = xor i2 %xor_ln226_40, %trunc_ln203_4

]]></Node>
<StgValue><ssdm name="xor_ln203_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="486" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:369  %xor_ln224_6 = xor i8 %xor_ln224_5, %xor_ln224_2

]]></Node>
<StgValue><ssdm name="xor_ln224_6"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:370  %RoundKey_0_addr_10 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_10"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:371  store i8 %xor_ln224_6, i8* %RoundKey_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:372  %xor_ln225_6 = xor i8 %xor_ln225_5, %xor_ln225_2

]]></Node>
<StgValue><ssdm name="xor_ln225_6"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:373  %RoundKey_1_addr_10 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_10"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:374  store i8 %xor_ln225_6, i8* %RoundKey_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:375  %xor_ln226_6 = xor i8 %xor_ln226_5, %xor_ln226_2

]]></Node>
<StgValue><ssdm name="xor_ln226_6"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:376  %RoundKey_2_addr_10 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_10"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:377  store i8 %xor_ln226_6, i8* %RoundKey_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:378  %xor_ln227_6 = xor i8 %xor_ln227_5, %xor_ln227_2

]]></Node>
<StgValue><ssdm name="xor_ln227_6"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:379  %RoundKey_3_addr_10 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_10"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:380  store i8 %xor_ln227_6, i8* %RoundKey_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:383  %RoundKey_0_addr_11 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_11"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:384  store i8 %xor_ln224_7, i8* %RoundKey_0_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:386  %RoundKey_1_addr_11 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_11"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:387  store i8 %xor_ln225_7, i8* %RoundKey_1_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:389  %RoundKey_2_addr_11 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_11"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:390  store i8 %xor_ln226_7, i8* %RoundKey_2_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:392  %RoundKey_3_addr_11 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_11"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:393  store i8 %xor_ln227_7, i8* %RoundKey_3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:398  %sbox_load_8 = load i32* %sbox_addr_8, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:400  %trunc_ln202_21062266 = xor i2 %empty_25, %empty

]]></Node>
<StgValue><ssdm name="trunc_ln202_21062266"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:401  %tmp_15 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_21062266, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:402  %empty_26 = or i5 %tmp_15, 7

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:403  %icmp_ln202_2 = icmp ugt i5 %tmp_15, %empty_26

]]></Node>
<StgValue><ssdm name="icmp_ln202_2"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:404  %zext_ln202_18 = zext i5 %tmp_15 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_18"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:405  %zext_ln202_19 = zext i5 %empty_26 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_19"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:406  %tmp_16 = call i32 @llvm.part.select.i32(i32 %sbox_load_8, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:407  %sub_ln202_6 = sub i6 %zext_ln202_18, %zext_ln202_19

]]></Node>
<StgValue><ssdm name="sub_ln202_6"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:408  %xor_ln202_7 = xor i6 %zext_ln202_18, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_7"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:409  %sub_ln202_7 = sub i6 %zext_ln202_19, %zext_ln202_18

]]></Node>
<StgValue><ssdm name="sub_ln202_7"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:410  %select_ln202_6 = select i1 %icmp_ln202_2, i6 %sub_ln202_6, i6 %sub_ln202_7

]]></Node>
<StgValue><ssdm name="select_ln202_6"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:411  %select_ln202_7 = select i1 %icmp_ln202_2, i32 %tmp_16, i32 %sbox_load_8

]]></Node>
<StgValue><ssdm name="select_ln202_7"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:412  %select_ln202_8 = select i1 %icmp_ln202_2, i6 %xor_ln202_7, i6 %zext_ln202_18

]]></Node>
<StgValue><ssdm name="select_ln202_8"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:413  %sub_ln202_8 = sub i6 31, %select_ln202_6

]]></Node>
<StgValue><ssdm name="sub_ln202_8"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:414  %zext_ln202_20 = zext i6 %select_ln202_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_20"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:415  %zext_ln202_21 = zext i6 %sub_ln202_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_21"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:416  %lshr_ln202_13 = lshr i32 %select_ln202_7, %zext_ln202_20

]]></Node>
<StgValue><ssdm name="lshr_ln202_13"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:417  %lshr_ln202_14 = lshr i32 -1, %zext_ln202_21

]]></Node>
<StgValue><ssdm name="lshr_ln202_14"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:418  %and_ln202_2 = and i32 %lshr_ln202_13, %lshr_ln202_14

]]></Node>
<StgValue><ssdm name="and_ln202_2"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:419  %trunc_ln202_5 = trunc i32 %and_ln202_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_5"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:476  %sbox_load_11 = load i32* %sbox_addr_11, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:477  %empty_31 = xor i2 %xor_ln205_2, %trunc_ln205_2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:478  %trunc_ln205_21056260 = xor i2 %empty_31, %empty_15

]]></Node>
<StgValue><ssdm name="trunc_ln205_21056260"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:479  %tmp_21 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_21056260, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:480  %empty_32 = or i5 %tmp_21, 7

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:481  %icmp_ln205_2 = icmp ugt i5 %tmp_21, %empty_32

]]></Node>
<StgValue><ssdm name="icmp_ln205_2"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:482  %zext_ln205_18 = zext i5 %tmp_21 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_18"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:483  %zext_ln205_19 = zext i5 %empty_32 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_19"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:484  %tmp_22 = call i32 @llvm.part.select.i32(i32 %sbox_load_11, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:485  %sub_ln205_6 = sub i6 %zext_ln205_18, %zext_ln205_19

]]></Node>
<StgValue><ssdm name="sub_ln205_6"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:486  %xor_ln205_8 = xor i6 %zext_ln205_18, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_8"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:487  %sub_ln205_7 = sub i6 %zext_ln205_19, %zext_ln205_18

]]></Node>
<StgValue><ssdm name="sub_ln205_7"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:488  %select_ln205_6 = select i1 %icmp_ln205_2, i6 %sub_ln205_6, i6 %sub_ln205_7

]]></Node>
<StgValue><ssdm name="select_ln205_6"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:489  %select_ln205_7 = select i1 %icmp_ln205_2, i32 %tmp_22, i32 %sbox_load_11

]]></Node>
<StgValue><ssdm name="select_ln205_7"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:490  %select_ln205_8 = select i1 %icmp_ln205_2, i6 %xor_ln205_8, i6 %zext_ln205_18

]]></Node>
<StgValue><ssdm name="select_ln205_8"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:491  %sub_ln205_8 = sub i6 31, %select_ln205_6

]]></Node>
<StgValue><ssdm name="sub_ln205_8"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:492  %zext_ln205_20 = zext i6 %select_ln205_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_20"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:493  %zext_ln205_21 = zext i6 %sub_ln205_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_21"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:494  %lshr_ln205_13 = lshr i32 %select_ln205_7, %zext_ln205_20

]]></Node>
<StgValue><ssdm name="lshr_ln205_13"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:495  %lshr_ln205_14 = lshr i32 -1, %zext_ln205_21

]]></Node>
<StgValue><ssdm name="lshr_ln205_14"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:496  %and_ln205_2 = and i32 %lshr_ln205_13, %lshr_ln205_14

]]></Node>
<StgValue><ssdm name="and_ln205_2"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:497  %trunc_ln205_4 = trunc i32 %and_ln205_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_4"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:498  %xor_ln224_42 = xor i8 %xor_ln224_4, 4

]]></Node>
<StgValue><ssdm name="xor_ln224_42"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:499  %xor_ln224_8 = xor i8 %xor_ln224_42, %trunc_ln202_5

]]></Node>
<StgValue><ssdm name="xor_ln224_8"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:508  %xor_ln227_8 = xor i8 %trunc_ln205_4, %xor_ln227_4

]]></Node>
<StgValue><ssdm name="xor_ln227_8"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:526  %xor_ln225_10 = xor i8 %xor_ln225_8, %xor_ln225_2

]]></Node>
<StgValue><ssdm name="xor_ln225_10"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:529  %xor_ln226_10 = xor i8 %xor_ln226_8, %xor_ln226_2

]]></Node>
<StgValue><ssdm name="xor_ln226_10"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:535  %trunc_ln224_3 = trunc i32 %and_ln202_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln224_3"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:536  %xor_ln224_43 = xor i2 %trunc_ln224_3, %xor_ln205

]]></Node>
<StgValue><ssdm name="xor_ln224_43"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:542  %xor_ln225_11 = xor i8 %xor_ln225_10, %xor_ln225_7

]]></Node>
<StgValue><ssdm name="xor_ln225_11"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:547  %xor_ln226_11 = xor i8 %xor_ln226_10, %xor_ln226_7

]]></Node>
<StgValue><ssdm name="xor_ln226_11"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:550  %trunc_ln227_2 = trunc i32 %and_ln205_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_2"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:551  %xor_ln227_40 = xor i2 %xor_ln204, %trunc_ln227_2

]]></Node>
<StgValue><ssdm name="xor_ln227_40"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:555  %lshr_ln202_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_3"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:557  %zext_ln202_3 = zext i6 %lshr_ln202_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_3"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:558  %sbox_addr_12 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_3

]]></Node>
<StgValue><ssdm name="sbox_addr_12"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:559  %sbox_load_12 = load i32* %sbox_addr_12, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:581  %lshr_ln203_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_3"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:583  %zext_ln203_3 = zext i6 %lshr_ln203_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:584  %sbox_addr_13 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="sbox_addr_13"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:585  %sbox_load_13 = load i32* %sbox_addr_13, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:608  %xor_ln204_2 = xor i2 %xor_ln227_40, %trunc_ln204_4

]]></Node>
<StgValue><ssdm name="xor_ln204_2"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:634  %xor_ln205_3 = xor i2 %xor_ln205_2, %xor_ln224_43

]]></Node>
<StgValue><ssdm name="xor_ln205_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:500  %RoundKey_0_addr_12 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_12"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:501  store i8 %xor_ln224_8, i8* %RoundKey_0_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:503  %RoundKey_1_addr_12 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_12"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:504  store i8 %xor_ln225_8, i8* %RoundKey_1_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:506  %RoundKey_2_addr_12 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_12"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:507  store i8 %xor_ln226_8, i8* %RoundKey_2_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:509  %RoundKey_3_addr_12 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_12"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:510  store i8 %xor_ln227_8, i8* %RoundKey_3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:511  %xor_ln224_9 = xor i8 %xor_ln224_8, %xor_ln224_5

]]></Node>
<StgValue><ssdm name="xor_ln224_9"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:512  %RoundKey_0_addr_13 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_13"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:513  store i8 %xor_ln224_9, i8* %RoundKey_0_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:514  %xor_ln225_9 = xor i8 %xor_ln225_8, %xor_ln225_5

]]></Node>
<StgValue><ssdm name="xor_ln225_9"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:515  %RoundKey_1_addr_13 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_13"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:516  store i8 %xor_ln225_9, i8* %RoundKey_1_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:517  %xor_ln226_9 = xor i8 %xor_ln226_8, %xor_ln226_5

]]></Node>
<StgValue><ssdm name="xor_ln226_9"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:518  %RoundKey_2_addr_13 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_13"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:519  store i8 %xor_ln226_9, i8* %RoundKey_2_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="587" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:520  %xor_ln227_9 = xor i8 %xor_ln227_8, %xor_ln227_5

]]></Node>
<StgValue><ssdm name="xor_ln227_9"/></StgValue>
</operation>

<operation id="588" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:521  %RoundKey_3_addr_13 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_13"/></StgValue>
</operation>

<operation id="589" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:522  store i8 %xor_ln227_9, i8* %RoundKey_3_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="590" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:523  %xor_ln224_10 = xor i8 %xor_ln224_8, %xor_ln224_2

]]></Node>
<StgValue><ssdm name="xor_ln224_10"/></StgValue>
</operation>

<operation id="591" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:532  %xor_ln227_10 = xor i8 %xor_ln227_8, %xor_ln227_2

]]></Node>
<StgValue><ssdm name="xor_ln227_10"/></StgValue>
</operation>

<operation id="592" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:537  %xor_ln224_11 = xor i8 %xor_ln224_10, %xor_ln224_7

]]></Node>
<StgValue><ssdm name="xor_ln224_11"/></StgValue>
</operation>

<operation id="593" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:552  %xor_ln227_11 = xor i8 %xor_ln227_10, %xor_ln227_7

]]></Node>
<StgValue><ssdm name="xor_ln227_11"/></StgValue>
</operation>

<operation id="594" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:559  %sbox_load_12 = load i32* %sbox_addr_12, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="595" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:560  %empty_33 = xor i2 %xor_ln202_2, %empty_17

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="596" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:561  %trunc_ln202_31030240 = xor i2 %empty_33, %trunc_ln202_21062266

]]></Node>
<StgValue><ssdm name="trunc_ln202_31030240"/></StgValue>
</operation>

<operation id="597" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:562  %tmp_23 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_31030240, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="598" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:563  %empty_34 = or i5 %tmp_23, 7

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="599" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:564  %icmp_ln202_3 = icmp ugt i5 %tmp_23, %empty_34

]]></Node>
<StgValue><ssdm name="icmp_ln202_3"/></StgValue>
</operation>

<operation id="600" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:565  %zext_ln202_22 = zext i5 %tmp_23 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_22"/></StgValue>
</operation>

<operation id="601" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:566  %zext_ln202_23 = zext i5 %empty_34 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_23"/></StgValue>
</operation>

<operation id="602" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:567  %tmp_24 = call i32 @llvm.part.select.i32(i32 %sbox_load_12, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="603" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:568  %sub_ln202_9 = sub i6 %zext_ln202_22, %zext_ln202_23

]]></Node>
<StgValue><ssdm name="sub_ln202_9"/></StgValue>
</operation>

<operation id="604" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:569  %xor_ln202_8 = xor i6 %zext_ln202_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_8"/></StgValue>
</operation>

<operation id="605" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:570  %sub_ln202_10 = sub i6 %zext_ln202_23, %zext_ln202_22

]]></Node>
<StgValue><ssdm name="sub_ln202_10"/></StgValue>
</operation>

<operation id="606" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:571  %select_ln202_9 = select i1 %icmp_ln202_3, i6 %sub_ln202_9, i6 %sub_ln202_10

]]></Node>
<StgValue><ssdm name="select_ln202_9"/></StgValue>
</operation>

<operation id="607" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:572  %select_ln202_10 = select i1 %icmp_ln202_3, i32 %tmp_24, i32 %sbox_load_12

]]></Node>
<StgValue><ssdm name="select_ln202_10"/></StgValue>
</operation>

<operation id="608" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:573  %select_ln202_11 = select i1 %icmp_ln202_3, i6 %xor_ln202_8, i6 %zext_ln202_22

]]></Node>
<StgValue><ssdm name="select_ln202_11"/></StgValue>
</operation>

<operation id="609" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:574  %sub_ln202_11 = sub i6 31, %select_ln202_9

]]></Node>
<StgValue><ssdm name="sub_ln202_11"/></StgValue>
</operation>

<operation id="610" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:575  %zext_ln202_24 = zext i6 %select_ln202_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_24"/></StgValue>
</operation>

<operation id="611" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:576  %zext_ln202_25 = zext i6 %sub_ln202_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_25"/></StgValue>
</operation>

<operation id="612" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:577  %lshr_ln202_15 = lshr i32 %select_ln202_10, %zext_ln202_24

]]></Node>
<StgValue><ssdm name="lshr_ln202_15"/></StgValue>
</operation>

<operation id="613" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:578  %lshr_ln202_16 = lshr i32 -1, %zext_ln202_25

]]></Node>
<StgValue><ssdm name="lshr_ln202_16"/></StgValue>
</operation>

<operation id="614" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:579  %and_ln202_3 = and i32 %lshr_ln202_15, %lshr_ln202_16

]]></Node>
<StgValue><ssdm name="and_ln202_3"/></StgValue>
</operation>

<operation id="615" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:580  %trunc_ln202_6 = trunc i32 %and_ln202_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_6"/></StgValue>
</operation>

<operation id="616" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:585  %sbox_load_13 = load i32* %sbox_addr_13, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:586  %empty_35 = xor i2 %xor_ln203_2, %empty_19

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:587  %trunc_ln203_31028238 = xor i2 %empty_35, %trunc_ln203_21060264

]]></Node>
<StgValue><ssdm name="trunc_ln203_31028238"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:588  %tmp_25 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_31028238, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:589  %empty_36 = or i5 %tmp_25, 7

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:590  %icmp_ln203_3 = icmp ugt i5 %tmp_25, %empty_36

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:591  %zext_ln203_22 = zext i5 %tmp_25 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:592  %zext_ln203_23 = zext i5 %empty_36 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:593  %tmp_26 = call i32 @llvm.part.select.i32(i32 %sbox_load_13, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:594  %sub_ln203_9 = sub i6 %zext_ln203_22, %zext_ln203_23

]]></Node>
<StgValue><ssdm name="sub_ln203_9"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:595  %xor_ln203_8 = xor i6 %zext_ln203_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_8"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:596  %sub_ln203_10 = sub i6 %zext_ln203_23, %zext_ln203_22

]]></Node>
<StgValue><ssdm name="sub_ln203_10"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:597  %select_ln203_9 = select i1 %icmp_ln203_3, i6 %sub_ln203_9, i6 %sub_ln203_10

]]></Node>
<StgValue><ssdm name="select_ln203_9"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:598  %select_ln203_10 = select i1 %icmp_ln203_3, i32 %tmp_26, i32 %sbox_load_13

]]></Node>
<StgValue><ssdm name="select_ln203_10"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:599  %select_ln203_11 = select i1 %icmp_ln203_3, i6 %xor_ln203_8, i6 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="select_ln203_11"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:600  %sub_ln203_11 = sub i6 31, %select_ln203_9

]]></Node>
<StgValue><ssdm name="sub_ln203_11"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:601  %zext_ln203_24 = zext i6 %select_ln203_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:602  %zext_ln203_25 = zext i6 %sub_ln203_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_25"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:603  %lshr_ln203_15 = lshr i32 %select_ln203_10, %zext_ln203_24

]]></Node>
<StgValue><ssdm name="lshr_ln203_15"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:604  %lshr_ln203_16 = lshr i32 -1, %zext_ln203_25

]]></Node>
<StgValue><ssdm name="lshr_ln203_16"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:605  %and_ln203_3 = and i32 %lshr_ln203_15, %lshr_ln203_16

]]></Node>
<StgValue><ssdm name="and_ln203_3"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:606  %trunc_ln203_6 = trunc i32 %and_ln203_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_6"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:607  %lshr_ln204_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_3"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:609  %zext_ln204_3 = zext i6 %lshr_ln204_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_3"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:610  %sbox_addr_14 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_3

]]></Node>
<StgValue><ssdm name="sbox_addr_14"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:611  %sbox_load_14 = load i32* %sbox_addr_14, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:633  %lshr_ln205_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_11, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_3"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:635  %zext_ln205_3 = zext i6 %lshr_ln205_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_3"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:636  %sbox_addr_15 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_3

]]></Node>
<StgValue><ssdm name="sbox_addr_15"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:637  %sbox_load_15 = load i32* %sbox_addr_15, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:659  %xor_ln207_1 = xor i8 %trunc_ln202_6, 8

]]></Node>
<StgValue><ssdm name="xor_ln207_1"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:660  %xor_ln224_12 = xor i8 %xor_ln207_1, %xor_ln224_8

]]></Node>
<StgValue><ssdm name="xor_ln224_12"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:663  %xor_ln225_12 = xor i8 %trunc_ln203_6, %xor_ln225_8

]]></Node>
<StgValue><ssdm name="xor_ln225_12"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:672  %xor_ln224_13 = xor i8 %xor_ln207_1, %xor_ln224_5

]]></Node>
<StgValue><ssdm name="xor_ln224_13"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:675  %xor_ln225_13 = xor i8 %trunc_ln203_6, %xor_ln225_5

]]></Node>
<StgValue><ssdm name="xor_ln225_13"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:696  %xor_ln224_15 = xor i8 %Key_0_load_3, %xor_ln207_1

]]></Node>
<StgValue><ssdm name="xor_ln224_15"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:699  %xor_ln225_15 = xor i8 %Key_1_load_3, %trunc_ln203_6

]]></Node>
<StgValue><ssdm name="xor_ln225_15"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:708  %lshr_ln202_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_15, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_4"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:712  %empty_41 = trunc i32 %and_ln203_3 to i2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:783  %lshr_ln205_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_15, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_4"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:784  %trunc_ln205_6 = trunc i32 %and_ln202_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln205_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="657" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:524  %RoundKey_0_addr_14 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_14"/></StgValue>
</operation>

<operation id="658" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:525  store i8 %xor_ln224_10, i8* %RoundKey_0_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="659" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:527  %RoundKey_1_addr_14 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_14"/></StgValue>
</operation>

<operation id="660" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:528  store i8 %xor_ln225_10, i8* %RoundKey_1_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="661" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:530  %RoundKey_2_addr_14 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_14"/></StgValue>
</operation>

<operation id="662" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:531  store i8 %xor_ln226_10, i8* %RoundKey_2_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="663" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:533  %RoundKey_3_addr_14 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_14"/></StgValue>
</operation>

<operation id="664" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:534  store i8 %xor_ln227_10, i8* %RoundKey_3_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="665" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:538  %RoundKey_0_addr_15 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_15"/></StgValue>
</operation>

<operation id="666" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:539  store i8 %xor_ln224_11, i8* %RoundKey_0_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="667" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:543  %RoundKey_1_addr_15 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_15"/></StgValue>
</operation>

<operation id="668" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:544  store i8 %xor_ln225_11, i8* %RoundKey_1_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="669" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:548  %RoundKey_2_addr_15 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_15"/></StgValue>
</operation>

<operation id="670" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:549  store i8 %xor_ln226_11, i8* %RoundKey_2_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="671" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:553  %RoundKey_3_addr_15 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_15"/></StgValue>
</operation>

<operation id="672" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:554  store i8 %xor_ln227_11, i8* %RoundKey_3_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="673" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:611  %sbox_load_14 = load i32* %sbox_addr_14, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="674" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:612  %empty_37 = xor i2 %xor_ln204_2, %empty_21

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="675" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:613  %trunc_ln204_31026236 = xor i2 %empty_37, %trunc_ln204_21058262

]]></Node>
<StgValue><ssdm name="trunc_ln204_31026236"/></StgValue>
</operation>

<operation id="676" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:614  %tmp_27 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_31026236, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:615  %empty_38 = or i5 %tmp_27, 7

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:616  %icmp_ln204_3 = icmp ugt i5 %tmp_27, %empty_38

]]></Node>
<StgValue><ssdm name="icmp_ln204_3"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:617  %zext_ln204_22 = zext i5 %tmp_27 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_22"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:618  %zext_ln204_23 = zext i5 %empty_38 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_23"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:619  %tmp_28 = call i32 @llvm.part.select.i32(i32 %sbox_load_14, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:620  %sub_ln204_9 = sub i6 %zext_ln204_22, %zext_ln204_23

]]></Node>
<StgValue><ssdm name="sub_ln204_9"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:621  %xor_ln204_8 = xor i6 %zext_ln204_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_8"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:622  %sub_ln204_10 = sub i6 %zext_ln204_23, %zext_ln204_22

]]></Node>
<StgValue><ssdm name="sub_ln204_10"/></StgValue>
</operation>

<operation id="685" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:623  %select_ln204_9 = select i1 %icmp_ln204_3, i6 %sub_ln204_9, i6 %sub_ln204_10

]]></Node>
<StgValue><ssdm name="select_ln204_9"/></StgValue>
</operation>

<operation id="686" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:624  %select_ln204_10 = select i1 %icmp_ln204_3, i32 %tmp_28, i32 %sbox_load_14

]]></Node>
<StgValue><ssdm name="select_ln204_10"/></StgValue>
</operation>

<operation id="687" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:625  %select_ln204_11 = select i1 %icmp_ln204_3, i6 %xor_ln204_8, i6 %zext_ln204_22

]]></Node>
<StgValue><ssdm name="select_ln204_11"/></StgValue>
</operation>

<operation id="688" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:626  %sub_ln204_11 = sub i6 31, %select_ln204_9

]]></Node>
<StgValue><ssdm name="sub_ln204_11"/></StgValue>
</operation>

<operation id="689" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:627  %zext_ln204_24 = zext i6 %select_ln204_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_24"/></StgValue>
</operation>

<operation id="690" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:628  %zext_ln204_25 = zext i6 %sub_ln204_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_25"/></StgValue>
</operation>

<operation id="691" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:629  %lshr_ln204_15 = lshr i32 %select_ln204_10, %zext_ln204_24

]]></Node>
<StgValue><ssdm name="lshr_ln204_15"/></StgValue>
</operation>

<operation id="692" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:630  %lshr_ln204_16 = lshr i32 -1, %zext_ln204_25

]]></Node>
<StgValue><ssdm name="lshr_ln204_16"/></StgValue>
</operation>

<operation id="693" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:631  %and_ln204_3 = and i32 %lshr_ln204_15, %lshr_ln204_16

]]></Node>
<StgValue><ssdm name="and_ln204_3"/></StgValue>
</operation>

<operation id="694" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:632  %trunc_ln204_6 = trunc i32 %and_ln204_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_6"/></StgValue>
</operation>

<operation id="695" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:637  %sbox_load_15 = load i32* %sbox_addr_15, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="696" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:638  %empty_39 = xor i2 %xor_ln205_3, %empty_23

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:639  %trunc_ln205_31024234 = xor i2 %empty_39, %trunc_ln205_21056260

]]></Node>
<StgValue><ssdm name="trunc_ln205_31024234"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:640  %tmp_29 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_31024234, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:641  %empty_40 = or i5 %tmp_29, 7

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:642  %icmp_ln205_3 = icmp ugt i5 %tmp_29, %empty_40

]]></Node>
<StgValue><ssdm name="icmp_ln205_3"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:643  %zext_ln205_22 = zext i5 %tmp_29 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_22"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:644  %zext_ln205_23 = zext i5 %empty_40 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_23"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:645  %tmp_30 = call i32 @llvm.part.select.i32(i32 %sbox_load_15, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:646  %sub_ln205_9 = sub i6 %zext_ln205_22, %zext_ln205_23

]]></Node>
<StgValue><ssdm name="sub_ln205_9"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:647  %xor_ln205_9 = xor i6 %zext_ln205_22, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_9"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:648  %sub_ln205_10 = sub i6 %zext_ln205_23, %zext_ln205_22

]]></Node>
<StgValue><ssdm name="sub_ln205_10"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:649  %select_ln205_9 = select i1 %icmp_ln205_3, i6 %sub_ln205_9, i6 %sub_ln205_10

]]></Node>
<StgValue><ssdm name="select_ln205_9"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:650  %select_ln205_10 = select i1 %icmp_ln205_3, i32 %tmp_30, i32 %sbox_load_15

]]></Node>
<StgValue><ssdm name="select_ln205_10"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:651  %select_ln205_11 = select i1 %icmp_ln205_3, i6 %xor_ln205_9, i6 %zext_ln205_22

]]></Node>
<StgValue><ssdm name="select_ln205_11"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:652  %sub_ln205_11 = sub i6 31, %select_ln205_9

]]></Node>
<StgValue><ssdm name="sub_ln205_11"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:653  %zext_ln205_24 = zext i6 %select_ln205_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_24"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:654  %zext_ln205_25 = zext i6 %sub_ln205_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_25"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:655  %lshr_ln205_15 = lshr i32 %select_ln205_10, %zext_ln205_24

]]></Node>
<StgValue><ssdm name="lshr_ln205_15"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:656  %lshr_ln205_16 = lshr i32 -1, %zext_ln205_25

]]></Node>
<StgValue><ssdm name="lshr_ln205_16"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:657  %and_ln205_3 = and i32 %lshr_ln205_15, %lshr_ln205_16

]]></Node>
<StgValue><ssdm name="and_ln205_3"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:658  %trunc_ln205_5 = trunc i32 %and_ln205_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_5"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:666  %xor_ln226_12 = xor i8 %trunc_ln204_6, %xor_ln226_8

]]></Node>
<StgValue><ssdm name="xor_ln226_12"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:669  %xor_ln227_12 = xor i8 %trunc_ln205_5, %xor_ln227_8

]]></Node>
<StgValue><ssdm name="xor_ln227_12"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:678  %xor_ln226_13 = xor i8 %trunc_ln204_6, %xor_ln226_5

]]></Node>
<StgValue><ssdm name="xor_ln226_13"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:681  %xor_ln227_13 = xor i8 %trunc_ln205_5, %xor_ln227_5

]]></Node>
<StgValue><ssdm name="xor_ln227_13"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:702  %xor_ln226_15 = xor i8 %Key_2_load_3, %trunc_ln204_6

]]></Node>
<StgValue><ssdm name="xor_ln226_15"/></StgValue>
</operation>

<operation id="722" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:705  %xor_ln227_15 = xor i8 %Key_3_load_3, %trunc_ln205_5

]]></Node>
<StgValue><ssdm name="xor_ln227_15"/></StgValue>
</operation>

<operation id="723" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:709  %zext_ln202_4 = zext i6 %lshr_ln202_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_4"/></StgValue>
</operation>

<operation id="724" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:710  %sbox_addr_16 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_4

]]></Node>
<StgValue><ssdm name="sbox_addr_16"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:711  %sbox_load_16 = load i32* %sbox_addr_16, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_16"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:733  %lshr_ln203_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_15, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:737  %empty_43 = trunc i32 %and_ln204_3 to i2

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:758  %lshr_ln204_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_15, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_4"/></StgValue>
</operation>

<operation id="729" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:762  %empty_45 = trunc i32 %and_ln205_3 to i2

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="730" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:785  %zext_ln205_4 = zext i6 %lshr_ln205_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_4"/></StgValue>
</operation>

<operation id="731" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:786  %sbox_addr_19 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_4

]]></Node>
<StgValue><ssdm name="sbox_addr_19"/></StgValue>
</operation>

<operation id="732" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:787  %sbox_load_19 = load i32* %sbox_addr_19, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="733" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:661  %RoundKey_0_addr_16 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_16"/></StgValue>
</operation>

<operation id="734" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:662  store i8 %xor_ln224_12, i8* %RoundKey_0_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="735" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:664  %RoundKey_1_addr_16 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_16"/></StgValue>
</operation>

<operation id="736" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:665  store i8 %xor_ln225_12, i8* %RoundKey_1_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="737" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:667  %RoundKey_2_addr_16 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_16"/></StgValue>
</operation>

<operation id="738" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:668  store i8 %xor_ln226_12, i8* %RoundKey_2_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="739" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:670  %RoundKey_3_addr_16 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_16"/></StgValue>
</operation>

<operation id="740" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:671  store i8 %xor_ln227_12, i8* %RoundKey_3_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="741" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:673  %RoundKey_0_addr_17 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_17"/></StgValue>
</operation>

<operation id="742" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:674  store i8 %xor_ln224_13, i8* %RoundKey_0_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="743" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:676  %RoundKey_1_addr_17 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_17"/></StgValue>
</operation>

<operation id="744" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:677  store i8 %xor_ln225_13, i8* %RoundKey_1_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="745" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:679  %RoundKey_2_addr_17 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_17"/></StgValue>
</operation>

<operation id="746" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:680  store i8 %xor_ln226_13, i8* %RoundKey_2_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="747" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:682  %RoundKey_3_addr_17 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_17"/></StgValue>
</operation>

<operation id="748" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:683  store i8 %xor_ln227_13, i8* %RoundKey_3_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="749" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:711  %sbox_load_16 = load i32* %sbox_addr_16, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_16"/></StgValue>
</operation>

<operation id="750" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:713  %trunc_ln202_41070278 = xor i2 %empty_41, %empty

]]></Node>
<StgValue><ssdm name="trunc_ln202_41070278"/></StgValue>
</operation>

<operation id="751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:714  %tmp_31 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_41070278, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:715  %empty_42 = or i5 %tmp_31, 7

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="753" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:716  %icmp_ln202_4 = icmp ugt i5 %tmp_31, %empty_42

]]></Node>
<StgValue><ssdm name="icmp_ln202_4"/></StgValue>
</operation>

<operation id="754" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:717  %zext_ln202_26 = zext i5 %tmp_31 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_26"/></StgValue>
</operation>

<operation id="755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:718  %zext_ln202_27 = zext i5 %empty_42 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_27"/></StgValue>
</operation>

<operation id="756" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:719  %tmp_32 = call i32 @llvm.part.select.i32(i32 %sbox_load_16, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:720  %sub_ln202_12 = sub i6 %zext_ln202_26, %zext_ln202_27

]]></Node>
<StgValue><ssdm name="sub_ln202_12"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:721  %xor_ln202_9 = xor i6 %zext_ln202_26, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_9"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:722  %sub_ln202_13 = sub i6 %zext_ln202_27, %zext_ln202_26

]]></Node>
<StgValue><ssdm name="sub_ln202_13"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:723  %select_ln202_12 = select i1 %icmp_ln202_4, i6 %sub_ln202_12, i6 %sub_ln202_13

]]></Node>
<StgValue><ssdm name="select_ln202_12"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:724  %select_ln202_13 = select i1 %icmp_ln202_4, i32 %tmp_32, i32 %sbox_load_16

]]></Node>
<StgValue><ssdm name="select_ln202_13"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:725  %select_ln202_14 = select i1 %icmp_ln202_4, i6 %xor_ln202_9, i6 %zext_ln202_26

]]></Node>
<StgValue><ssdm name="select_ln202_14"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:726  %sub_ln202_14 = sub i6 31, %select_ln202_12

]]></Node>
<StgValue><ssdm name="sub_ln202_14"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:727  %zext_ln202_28 = zext i6 %select_ln202_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_28"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:728  %zext_ln202_29 = zext i6 %sub_ln202_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_29"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:729  %lshr_ln202_17 = lshr i32 %select_ln202_13, %zext_ln202_28

]]></Node>
<StgValue><ssdm name="lshr_ln202_17"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:730  %lshr_ln202_18 = lshr i32 -1, %zext_ln202_29

]]></Node>
<StgValue><ssdm name="lshr_ln202_18"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:731  %and_ln202_4 = and i32 %lshr_ln202_17, %lshr_ln202_18

]]></Node>
<StgValue><ssdm name="and_ln202_4"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:732  %trunc_ln202_7 = trunc i32 %and_ln202_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_7"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:734  %zext_ln203_4 = zext i6 %lshr_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:735  %sbox_addr_17 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="sbox_addr_17"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:736  %sbox_load_17 = load i32* %sbox_addr_17, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_17"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:759  %zext_ln204_4 = zext i6 %lshr_ln204_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_4"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:760  %sbox_addr_18 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_4

]]></Node>
<StgValue><ssdm name="sbox_addr_18"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:761  %sbox_load_18 = load i32* %sbox_addr_18, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_18"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:787  %sbox_load_19 = load i32* %sbox_addr_19, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_19"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:788  %trunc_ln205_41064258 = xor i2 %trunc_ln205_6, %empty_15

]]></Node>
<StgValue><ssdm name="trunc_ln205_41064258"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:789  %tmp_37 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_41064258, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:790  %empty_47 = or i5 %tmp_37, 7

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:791  %icmp_ln205_4 = icmp ugt i5 %tmp_37, %empty_47

]]></Node>
<StgValue><ssdm name="icmp_ln205_4"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:792  %zext_ln205_26 = zext i5 %tmp_37 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_26"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:793  %zext_ln205_27 = zext i5 %empty_47 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_27"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:794  %tmp_38 = call i32 @llvm.part.select.i32(i32 %sbox_load_19, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:795  %sub_ln205_12 = sub i6 %zext_ln205_26, %zext_ln205_27

]]></Node>
<StgValue><ssdm name="sub_ln205_12"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:796  %xor_ln205_10 = xor i6 %zext_ln205_26, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_10"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:797  %sub_ln205_13 = sub i6 %zext_ln205_27, %zext_ln205_26

]]></Node>
<StgValue><ssdm name="sub_ln205_13"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:798  %select_ln205_12 = select i1 %icmp_ln205_4, i6 %sub_ln205_12, i6 %sub_ln205_13

]]></Node>
<StgValue><ssdm name="select_ln205_12"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:799  %select_ln205_13 = select i1 %icmp_ln205_4, i32 %tmp_38, i32 %sbox_load_19

]]></Node>
<StgValue><ssdm name="select_ln205_13"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:800  %select_ln205_14 = select i1 %icmp_ln205_4, i6 %xor_ln205_10, i6 %zext_ln205_26

]]></Node>
<StgValue><ssdm name="select_ln205_14"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:801  %sub_ln205_14 = sub i6 31, %select_ln205_12

]]></Node>
<StgValue><ssdm name="sub_ln205_14"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:802  %zext_ln205_28 = zext i6 %select_ln205_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_28"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:803  %zext_ln205_29 = zext i6 %sub_ln205_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_29"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:804  %lshr_ln205_17 = lshr i32 %select_ln205_13, %zext_ln205_28

]]></Node>
<StgValue><ssdm name="lshr_ln205_17"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:805  %lshr_ln205_18 = lshr i32 -1, %zext_ln205_29

]]></Node>
<StgValue><ssdm name="lshr_ln205_18"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:806  %and_ln205_4 = and i32 %lshr_ln205_17, %lshr_ln205_18

]]></Node>
<StgValue><ssdm name="and_ln205_4"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:807  %trunc_ln205_7 = trunc i32 %and_ln205_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_7"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:808  %xor_ln224_44 = xor i8 %xor_ln224_12, 16

]]></Node>
<StgValue><ssdm name="xor_ln224_44"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:809  %xor_ln224_16 = xor i8 %xor_ln224_44, %trunc_ln202_7

]]></Node>
<StgValue><ssdm name="xor_ln224_16"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:818  %xor_ln227_16 = xor i8 %trunc_ln205_7, %xor_ln227_12

]]></Node>
<StgValue><ssdm name="xor_ln227_16"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:845  %trunc_ln224_4 = trunc i32 %and_ln202_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln224_4"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:846  %xor_ln224_45 = xor i2 %xor_ln205_3, %trunc_ln224_4

]]></Node>
<StgValue><ssdm name="xor_ln224_45"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:860  %trunc_ln227_3 = trunc i32 %and_ln205_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_3"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:861  %xor_ln227_41 = xor i2 %xor_ln204_2, %trunc_ln227_3

]]></Node>
<StgValue><ssdm name="xor_ln227_41"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:918  %xor_ln204_3 = xor i2 %xor_ln227_41, %empty_45

]]></Node>
<StgValue><ssdm name="xor_ln204_3"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:944  %xor_ln205_4 = xor i2 %xor_ln224_45, %trunc_ln205_6

]]></Node>
<StgValue><ssdm name="xor_ln205_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="806" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:684  %xor_ln224_14 = xor i8 %xor_ln224_13, %xor_ln224_10

]]></Node>
<StgValue><ssdm name="xor_ln224_14"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:685  %RoundKey_0_addr_18 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_18"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:686  store i8 %xor_ln224_14, i8* %RoundKey_0_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:687  %xor_ln225_14 = xor i8 %xor_ln225_13, %xor_ln225_10

]]></Node>
<StgValue><ssdm name="xor_ln225_14"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:688  %RoundKey_1_addr_18 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_18"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:689  store i8 %xor_ln225_14, i8* %RoundKey_1_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:690  %xor_ln226_14 = xor i8 %xor_ln226_13, %xor_ln226_10

]]></Node>
<StgValue><ssdm name="xor_ln226_14"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:691  %RoundKey_2_addr_18 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_18"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:692  store i8 %xor_ln226_14, i8* %RoundKey_2_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:693  %xor_ln227_14 = xor i8 %xor_ln227_13, %xor_ln227_10

]]></Node>
<StgValue><ssdm name="xor_ln227_14"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:694  %RoundKey_3_addr_18 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_18"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:695  store i8 %xor_ln227_14, i8* %RoundKey_3_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:697  %RoundKey_0_addr_19 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_19"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:698  store i8 %xor_ln224_15, i8* %RoundKey_0_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:700  %RoundKey_1_addr_19 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_19"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:701  store i8 %xor_ln225_15, i8* %RoundKey_1_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:703  %RoundKey_2_addr_19 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_19"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:704  store i8 %xor_ln226_15, i8* %RoundKey_2_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:706  %RoundKey_3_addr_19 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_19"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:707  store i8 %xor_ln227_15, i8* %RoundKey_3_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:736  %sbox_load_17 = load i32* %sbox_addr_17, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_17"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:738  %trunc_ln203_41068276 = xor i2 %empty_43, %empty_11

]]></Node>
<StgValue><ssdm name="trunc_ln203_41068276"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:739  %tmp_33 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_41068276, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:740  %empty_44 = or i5 %tmp_33, 7

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:741  %icmp_ln203_4 = icmp ugt i5 %tmp_33, %empty_44

]]></Node>
<StgValue><ssdm name="icmp_ln203_4"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:742  %zext_ln203_26 = zext i5 %tmp_33 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_26"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:743  %zext_ln203_27 = zext i5 %empty_44 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_27"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:744  %tmp_34 = call i32 @llvm.part.select.i32(i32 %sbox_load_17, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:745  %sub_ln203_12 = sub i6 %zext_ln203_26, %zext_ln203_27

]]></Node>
<StgValue><ssdm name="sub_ln203_12"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:746  %xor_ln203_9 = xor i6 %zext_ln203_26, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_9"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:747  %sub_ln203_13 = sub i6 %zext_ln203_27, %zext_ln203_26

]]></Node>
<StgValue><ssdm name="sub_ln203_13"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:748  %select_ln203_12 = select i1 %icmp_ln203_4, i6 %sub_ln203_12, i6 %sub_ln203_13

]]></Node>
<StgValue><ssdm name="select_ln203_12"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:749  %select_ln203_13 = select i1 %icmp_ln203_4, i32 %tmp_34, i32 %sbox_load_17

]]></Node>
<StgValue><ssdm name="select_ln203_13"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:750  %select_ln203_14 = select i1 %icmp_ln203_4, i6 %xor_ln203_9, i6 %zext_ln203_26

]]></Node>
<StgValue><ssdm name="select_ln203_14"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:751  %sub_ln203_14 = sub i6 31, %select_ln203_12

]]></Node>
<StgValue><ssdm name="sub_ln203_14"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:752  %zext_ln203_28 = zext i6 %select_ln203_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_28"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:753  %zext_ln203_29 = zext i6 %sub_ln203_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_29"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:754  %lshr_ln203_17 = lshr i32 %select_ln203_13, %zext_ln203_28

]]></Node>
<StgValue><ssdm name="lshr_ln203_17"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:755  %lshr_ln203_18 = lshr i32 -1, %zext_ln203_29

]]></Node>
<StgValue><ssdm name="lshr_ln203_18"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:756  %and_ln203_4 = and i32 %lshr_ln203_17, %lshr_ln203_18

]]></Node>
<StgValue><ssdm name="and_ln203_4"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:757  %trunc_ln203_7 = trunc i32 %and_ln203_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_7"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:761  %sbox_load_18 = load i32* %sbox_addr_18, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_18"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:763  %trunc_ln204_41066274 = xor i2 %empty_45, %empty_13

]]></Node>
<StgValue><ssdm name="trunc_ln204_41066274"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:764  %tmp_35 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_41066274, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:765  %empty_46 = or i5 %tmp_35, 7

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:766  %icmp_ln204_4 = icmp ugt i5 %tmp_35, %empty_46

]]></Node>
<StgValue><ssdm name="icmp_ln204_4"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:767  %zext_ln204_26 = zext i5 %tmp_35 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_26"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:768  %zext_ln204_27 = zext i5 %empty_46 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_27"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:769  %tmp_36 = call i32 @llvm.part.select.i32(i32 %sbox_load_18, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:770  %sub_ln204_12 = sub i6 %zext_ln204_26, %zext_ln204_27

]]></Node>
<StgValue><ssdm name="sub_ln204_12"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:771  %xor_ln204_9 = xor i6 %zext_ln204_26, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_9"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:772  %sub_ln204_13 = sub i6 %zext_ln204_27, %zext_ln204_26

]]></Node>
<StgValue><ssdm name="sub_ln204_13"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:773  %select_ln204_12 = select i1 %icmp_ln204_4, i6 %sub_ln204_12, i6 %sub_ln204_13

]]></Node>
<StgValue><ssdm name="select_ln204_12"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:774  %select_ln204_13 = select i1 %icmp_ln204_4, i32 %tmp_36, i32 %sbox_load_18

]]></Node>
<StgValue><ssdm name="select_ln204_13"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:775  %select_ln204_14 = select i1 %icmp_ln204_4, i6 %xor_ln204_9, i6 %zext_ln204_26

]]></Node>
<StgValue><ssdm name="select_ln204_14"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:776  %sub_ln204_14 = sub i6 31, %select_ln204_12

]]></Node>
<StgValue><ssdm name="sub_ln204_14"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:777  %zext_ln204_28 = zext i6 %select_ln204_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_28"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:778  %zext_ln204_29 = zext i6 %sub_ln204_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_29"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:779  %lshr_ln204_17 = lshr i32 %select_ln204_13, %zext_ln204_28

]]></Node>
<StgValue><ssdm name="lshr_ln204_17"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:780  %lshr_ln204_18 = lshr i32 -1, %zext_ln204_29

]]></Node>
<StgValue><ssdm name="lshr_ln204_18"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:781  %and_ln204_4 = and i32 %lshr_ln204_17, %lshr_ln204_18

]]></Node>
<StgValue><ssdm name="and_ln204_4"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:782  %trunc_ln204_7 = trunc i32 %and_ln204_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_7"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:812  %xor_ln225_16 = xor i8 %trunc_ln203_7, %xor_ln225_12

]]></Node>
<StgValue><ssdm name="xor_ln225_16"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:815  %xor_ln226_16 = xor i8 %trunc_ln204_7, %xor_ln226_12

]]></Node>
<StgValue><ssdm name="xor_ln226_16"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:833  %xor_ln224_18 = xor i8 %xor_ln224_16, %xor_ln224_10

]]></Node>
<StgValue><ssdm name="xor_ln224_18"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:839  %xor_ln226_18 = xor i8 %xor_ln226_16, %xor_ln226_10

]]></Node>
<StgValue><ssdm name="xor_ln226_18"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:842  %xor_ln227_18 = xor i8 %xor_ln227_16, %xor_ln227_10

]]></Node>
<StgValue><ssdm name="xor_ln227_18"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:847  %xor_ln224_19 = xor i8 %xor_ln224_18, %xor_ln224_15

]]></Node>
<StgValue><ssdm name="xor_ln224_19"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:850  %trunc_ln225_3 = trunc i32 %and_ln203_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln225_3"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:851  %xor_ln225_41 = xor i2 %xor_ln202_2, %trunc_ln225_3

]]></Node>
<StgValue><ssdm name="xor_ln225_41"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:855  %trunc_ln226_3 = trunc i32 %and_ln204_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln226_3"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:856  %xor_ln226_41 = xor i2 %xor_ln203_2, %trunc_ln226_3

]]></Node>
<StgValue><ssdm name="xor_ln226_41"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:862  %xor_ln227_19 = xor i8 %xor_ln227_18, %xor_ln227_15

]]></Node>
<StgValue><ssdm name="xor_ln227_19"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:866  %xor_ln202_3 = xor i2 %xor_ln225_41, %empty_41

]]></Node>
<StgValue><ssdm name="xor_ln202_3"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:892  %xor_ln203_3 = xor i2 %xor_ln226_41, %empty_43

]]></Node>
<StgValue><ssdm name="xor_ln203_3"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:917  %lshr_ln204_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_5"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:919  %zext_ln204_5 = zext i6 %lshr_ln204_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_5"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:920  %sbox_addr_22 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_5

]]></Node>
<StgValue><ssdm name="sbox_addr_22"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:921  %sbox_load_22 = load i32* %sbox_addr_22, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_22"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:943  %lshr_ln205_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_5"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:945  %zext_ln205_5 = zext i6 %lshr_ln205_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_5"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:946  %sbox_addr_23 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_5

]]></Node>
<StgValue><ssdm name="sbox_addr_23"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:947  %sbox_load_23 = load i32* %sbox_addr_23, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:810  %RoundKey_0_addr_20 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_20"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:811  store i8 %xor_ln224_16, i8* %RoundKey_0_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:813  %RoundKey_1_addr_20 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_20"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:814  store i8 %xor_ln225_16, i8* %RoundKey_1_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:816  %RoundKey_2_addr_20 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_20"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:817  store i8 %xor_ln226_16, i8* %RoundKey_2_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="895" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:819  %RoundKey_3_addr_20 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_20"/></StgValue>
</operation>

<operation id="896" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:820  store i8 %xor_ln227_16, i8* %RoundKey_3_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="897" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:821  %xor_ln224_17 = xor i8 %xor_ln224_16, %xor_ln224_13

]]></Node>
<StgValue><ssdm name="xor_ln224_17"/></StgValue>
</operation>

<operation id="898" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:822  %RoundKey_0_addr_21 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_21"/></StgValue>
</operation>

<operation id="899" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:823  store i8 %xor_ln224_17, i8* %RoundKey_0_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="900" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:824  %xor_ln225_17 = xor i8 %xor_ln225_16, %xor_ln225_13

]]></Node>
<StgValue><ssdm name="xor_ln225_17"/></StgValue>
</operation>

<operation id="901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:825  %RoundKey_1_addr_21 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_21"/></StgValue>
</operation>

<operation id="902" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:826  store i8 %xor_ln225_17, i8* %RoundKey_1_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="903" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:827  %xor_ln226_17 = xor i8 %xor_ln226_16, %xor_ln226_13

]]></Node>
<StgValue><ssdm name="xor_ln226_17"/></StgValue>
</operation>

<operation id="904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:828  %RoundKey_2_addr_21 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_21"/></StgValue>
</operation>

<operation id="905" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:829  store i8 %xor_ln226_17, i8* %RoundKey_2_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="906" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:830  %xor_ln227_17 = xor i8 %xor_ln227_16, %xor_ln227_13

]]></Node>
<StgValue><ssdm name="xor_ln227_17"/></StgValue>
</operation>

<operation id="907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:831  %RoundKey_3_addr_21 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_21"/></StgValue>
</operation>

<operation id="908" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:832  store i8 %xor_ln227_17, i8* %RoundKey_3_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="909" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:836  %xor_ln225_18 = xor i8 %xor_ln225_16, %xor_ln225_10

]]></Node>
<StgValue><ssdm name="xor_ln225_18"/></StgValue>
</operation>

<operation id="910" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:852  %xor_ln225_19 = xor i8 %xor_ln225_18, %xor_ln225_15

]]></Node>
<StgValue><ssdm name="xor_ln225_19"/></StgValue>
</operation>

<operation id="911" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:857  %xor_ln226_19 = xor i8 %xor_ln226_18, %xor_ln226_15

]]></Node>
<StgValue><ssdm name="xor_ln226_19"/></StgValue>
</operation>

<operation id="912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:865  %lshr_ln202_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_5"/></StgValue>
</operation>

<operation id="913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:867  %zext_ln202_5 = zext i6 %lshr_ln202_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_5"/></StgValue>
</operation>

<operation id="914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:868  %sbox_addr_20 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_5

]]></Node>
<StgValue><ssdm name="sbox_addr_20"/></StgValue>
</operation>

<operation id="915" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:869  %sbox_load_20 = load i32* %sbox_addr_20, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_20"/></StgValue>
</operation>

<operation id="916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:891  %lshr_ln203_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_19, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_5"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:893  %zext_ln203_5 = zext i6 %lshr_ln203_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:894  %sbox_addr_21 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="sbox_addr_21"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:895  %sbox_load_21 = load i32* %sbox_addr_21, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_21"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:921  %sbox_load_22 = load i32* %sbox_addr_22, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_22"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:922  %empty_52 = xor i2 %xor_ln204_3, %empty_37

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="922" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:923  %trunc_ln204_51018228 = xor i2 %empty_52, %trunc_ln204_41066274

]]></Node>
<StgValue><ssdm name="trunc_ln204_51018228"/></StgValue>
</operation>

<operation id="923" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:924  %tmp_43 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_51018228, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:925  %empty_53 = or i5 %tmp_43, 7

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="925" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:926  %icmp_ln204_5 = icmp ugt i5 %tmp_43, %empty_53

]]></Node>
<StgValue><ssdm name="icmp_ln204_5"/></StgValue>
</operation>

<operation id="926" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:927  %zext_ln204_30 = zext i5 %tmp_43 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_30"/></StgValue>
</operation>

<operation id="927" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:928  %zext_ln204_31 = zext i5 %empty_53 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_31"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:929  %tmp_44 = call i32 @llvm.part.select.i32(i32 %sbox_load_22, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:930  %sub_ln204_15 = sub i6 %zext_ln204_30, %zext_ln204_31

]]></Node>
<StgValue><ssdm name="sub_ln204_15"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:931  %xor_ln204_10 = xor i6 %zext_ln204_30, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_10"/></StgValue>
</operation>

<operation id="931" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:932  %sub_ln204_16 = sub i6 %zext_ln204_31, %zext_ln204_30

]]></Node>
<StgValue><ssdm name="sub_ln204_16"/></StgValue>
</operation>

<operation id="932" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:933  %select_ln204_15 = select i1 %icmp_ln204_5, i6 %sub_ln204_15, i6 %sub_ln204_16

]]></Node>
<StgValue><ssdm name="select_ln204_15"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:934  %select_ln204_16 = select i1 %icmp_ln204_5, i32 %tmp_44, i32 %sbox_load_22

]]></Node>
<StgValue><ssdm name="select_ln204_16"/></StgValue>
</operation>

<operation id="934" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:935  %select_ln204_17 = select i1 %icmp_ln204_5, i6 %xor_ln204_10, i6 %zext_ln204_30

]]></Node>
<StgValue><ssdm name="select_ln204_17"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:936  %sub_ln204_17 = sub i6 31, %select_ln204_15

]]></Node>
<StgValue><ssdm name="sub_ln204_17"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:937  %zext_ln204_32 = zext i6 %select_ln204_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_32"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:938  %zext_ln204_33 = zext i6 %sub_ln204_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_33"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:939  %lshr_ln204_19 = lshr i32 %select_ln204_16, %zext_ln204_32

]]></Node>
<StgValue><ssdm name="lshr_ln204_19"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:940  %lshr_ln204_20 = lshr i32 -1, %zext_ln204_33

]]></Node>
<StgValue><ssdm name="lshr_ln204_20"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:941  %and_ln204_5 = and i32 %lshr_ln204_19, %lshr_ln204_20

]]></Node>
<StgValue><ssdm name="and_ln204_5"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:942  %trunc_ln204_8 = trunc i32 %and_ln204_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_8"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:947  %sbox_load_23 = load i32* %sbox_addr_23, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_23"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:948  %empty_54 = xor i2 %xor_ln205_4, %empty_39

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:949  %trunc_ln205_51016226 = xor i2 %empty_54, %trunc_ln205_41064258

]]></Node>
<StgValue><ssdm name="trunc_ln205_51016226"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:950  %tmp_45 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_51016226, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:951  %empty_55 = or i5 %tmp_45, 7

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:952  %icmp_ln205_5 = icmp ugt i5 %tmp_45, %empty_55

]]></Node>
<StgValue><ssdm name="icmp_ln205_5"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:953  %zext_ln205_30 = zext i5 %tmp_45 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_30"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:954  %zext_ln205_31 = zext i5 %empty_55 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_31"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:955  %tmp_46 = call i32 @llvm.part.select.i32(i32 %sbox_load_23, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:956  %sub_ln205_15 = sub i6 %zext_ln205_30, %zext_ln205_31

]]></Node>
<StgValue><ssdm name="sub_ln205_15"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:957  %xor_ln205_11 = xor i6 %zext_ln205_30, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_11"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:958  %sub_ln205_16 = sub i6 %zext_ln205_31, %zext_ln205_30

]]></Node>
<StgValue><ssdm name="sub_ln205_16"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:959  %select_ln205_15 = select i1 %icmp_ln205_5, i6 %sub_ln205_15, i6 %sub_ln205_16

]]></Node>
<StgValue><ssdm name="select_ln205_15"/></StgValue>
</operation>

<operation id="955" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:960  %select_ln205_16 = select i1 %icmp_ln205_5, i32 %tmp_46, i32 %sbox_load_23

]]></Node>
<StgValue><ssdm name="select_ln205_16"/></StgValue>
</operation>

<operation id="956" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:961  %select_ln205_17 = select i1 %icmp_ln205_5, i6 %xor_ln205_11, i6 %zext_ln205_30

]]></Node>
<StgValue><ssdm name="select_ln205_17"/></StgValue>
</operation>

<operation id="957" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:962  %sub_ln205_17 = sub i6 31, %select_ln205_15

]]></Node>
<StgValue><ssdm name="sub_ln205_17"/></StgValue>
</operation>

<operation id="958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:963  %zext_ln205_32 = zext i6 %select_ln205_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_32"/></StgValue>
</operation>

<operation id="959" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:964  %zext_ln205_33 = zext i6 %sub_ln205_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_33"/></StgValue>
</operation>

<operation id="960" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:965  %lshr_ln205_19 = lshr i32 %select_ln205_16, %zext_ln205_32

]]></Node>
<StgValue><ssdm name="lshr_ln205_19"/></StgValue>
</operation>

<operation id="961" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:966  %lshr_ln205_20 = lshr i32 -1, %zext_ln205_33

]]></Node>
<StgValue><ssdm name="lshr_ln205_20"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:967  %and_ln205_5 = and i32 %lshr_ln205_19, %lshr_ln205_20

]]></Node>
<StgValue><ssdm name="and_ln205_5"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:968  %trunc_ln205_8 = trunc i32 %and_ln205_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_8"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:976  %xor_ln226_20 = xor i8 %trunc_ln204_8, %xor_ln226_16

]]></Node>
<StgValue><ssdm name="xor_ln226_20"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:979  %xor_ln227_20 = xor i8 %trunc_ln205_8, %xor_ln227_16

]]></Node>
<StgValue><ssdm name="xor_ln227_20"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:988  %xor_ln226_21 = xor i8 %trunc_ln204_8, %xor_ln226_13

]]></Node>
<StgValue><ssdm name="xor_ln226_21"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:991  %xor_ln227_21 = xor i8 %trunc_ln205_8, %xor_ln227_13

]]></Node>
<StgValue><ssdm name="xor_ln227_21"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1048  %empty_59 = trunc i32 %and_ln204_5 to i2

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1049  %empty_60 = xor i2 %empty_27, %empty_59

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1050  %trunc_ln203_61052254 = xor i2 %empty_11, %empty_60

]]></Node>
<StgValue><ssdm name="trunc_ln203_61052254"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1074  %empty_62 = trunc i32 %and_ln205_5 to i2

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1075  %empty_63 = xor i2 %empty_29, %empty_62

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1076  %trunc_ln204_61050252 = xor i2 %empty_13, %empty_63

]]></Node>
<StgValue><ssdm name="trunc_ln204_61050252"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="974" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:834  %RoundKey_0_addr_22 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_22"/></StgValue>
</operation>

<operation id="975" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:835  store i8 %xor_ln224_18, i8* %RoundKey_0_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="976" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:837  %RoundKey_1_addr_22 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_22"/></StgValue>
</operation>

<operation id="977" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:838  store i8 %xor_ln225_18, i8* %RoundKey_1_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="978" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:840  %RoundKey_2_addr_22 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_22"/></StgValue>
</operation>

<operation id="979" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:841  store i8 %xor_ln226_18, i8* %RoundKey_2_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="980" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:843  %RoundKey_3_addr_22 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_22"/></StgValue>
</operation>

<operation id="981" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:844  store i8 %xor_ln227_18, i8* %RoundKey_3_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="982" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:848  %RoundKey_0_addr_23 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_23"/></StgValue>
</operation>

<operation id="983" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:849  store i8 %xor_ln224_19, i8* %RoundKey_0_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="984" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:853  %RoundKey_1_addr_23 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_23"/></StgValue>
</operation>

<operation id="985" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:854  store i8 %xor_ln225_19, i8* %RoundKey_1_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="986" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:858  %RoundKey_2_addr_23 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_23"/></StgValue>
</operation>

<operation id="987" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:859  store i8 %xor_ln226_19, i8* %RoundKey_2_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="988" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:863  %RoundKey_3_addr_23 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_23"/></StgValue>
</operation>

<operation id="989" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:864  store i8 %xor_ln227_19, i8* %RoundKey_3_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="990" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:869  %sbox_load_20 = load i32* %sbox_addr_20, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_20"/></StgValue>
</operation>

<operation id="991" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:870  %empty_48 = xor i2 %xor_ln202_3, %empty_33

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="992" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:871  %trunc_ln202_51022232 = xor i2 %empty_48, %trunc_ln202_41070278

]]></Node>
<StgValue><ssdm name="trunc_ln202_51022232"/></StgValue>
</operation>

<operation id="993" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:872  %tmp_39 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_51022232, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="994" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:873  %empty_49 = or i5 %tmp_39, 7

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="995" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:874  %icmp_ln202_5 = icmp ugt i5 %tmp_39, %empty_49

]]></Node>
<StgValue><ssdm name="icmp_ln202_5"/></StgValue>
</operation>

<operation id="996" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:875  %zext_ln202_30 = zext i5 %tmp_39 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_30"/></StgValue>
</operation>

<operation id="997" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:876  %zext_ln202_31 = zext i5 %empty_49 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_31"/></StgValue>
</operation>

<operation id="998" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:877  %tmp_40 = call i32 @llvm.part.select.i32(i32 %sbox_load_20, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="999" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:878  %sub_ln202_15 = sub i6 %zext_ln202_30, %zext_ln202_31

]]></Node>
<StgValue><ssdm name="sub_ln202_15"/></StgValue>
</operation>

<operation id="1000" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:879  %xor_ln202_10 = xor i6 %zext_ln202_30, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_10"/></StgValue>
</operation>

<operation id="1001" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:880  %sub_ln202_16 = sub i6 %zext_ln202_31, %zext_ln202_30

]]></Node>
<StgValue><ssdm name="sub_ln202_16"/></StgValue>
</operation>

<operation id="1002" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:881  %select_ln202_15 = select i1 %icmp_ln202_5, i6 %sub_ln202_15, i6 %sub_ln202_16

]]></Node>
<StgValue><ssdm name="select_ln202_15"/></StgValue>
</operation>

<operation id="1003" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:882  %select_ln202_16 = select i1 %icmp_ln202_5, i32 %tmp_40, i32 %sbox_load_20

]]></Node>
<StgValue><ssdm name="select_ln202_16"/></StgValue>
</operation>

<operation id="1004" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:883  %select_ln202_17 = select i1 %icmp_ln202_5, i6 %xor_ln202_10, i6 %zext_ln202_30

]]></Node>
<StgValue><ssdm name="select_ln202_17"/></StgValue>
</operation>

<operation id="1005" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:884  %sub_ln202_17 = sub i6 31, %select_ln202_15

]]></Node>
<StgValue><ssdm name="sub_ln202_17"/></StgValue>
</operation>

<operation id="1006" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:885  %zext_ln202_32 = zext i6 %select_ln202_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_32"/></StgValue>
</operation>

<operation id="1007" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:886  %zext_ln202_33 = zext i6 %sub_ln202_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_33"/></StgValue>
</operation>

<operation id="1008" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:887  %lshr_ln202_19 = lshr i32 %select_ln202_16, %zext_ln202_32

]]></Node>
<StgValue><ssdm name="lshr_ln202_19"/></StgValue>
</operation>

<operation id="1009" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:888  %lshr_ln202_20 = lshr i32 -1, %zext_ln202_33

]]></Node>
<StgValue><ssdm name="lshr_ln202_20"/></StgValue>
</operation>

<operation id="1010" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:889  %and_ln202_5 = and i32 %lshr_ln202_19, %lshr_ln202_20

]]></Node>
<StgValue><ssdm name="and_ln202_5"/></StgValue>
</operation>

<operation id="1011" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:890  %trunc_ln202_8 = trunc i32 %and_ln202_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_8"/></StgValue>
</operation>

<operation id="1012" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:895  %sbox_load_21 = load i32* %sbox_addr_21, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_21"/></StgValue>
</operation>

<operation id="1013" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:896  %empty_50 = xor i2 %xor_ln203_3, %empty_35

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1014" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:897  %trunc_ln203_51020230 = xor i2 %empty_50, %trunc_ln203_41068276

]]></Node>
<StgValue><ssdm name="trunc_ln203_51020230"/></StgValue>
</operation>

<operation id="1015" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:898  %tmp_41 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_51020230, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1016" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:899  %empty_51 = or i5 %tmp_41, 7

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1017" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:900  %icmp_ln203_5 = icmp ugt i5 %tmp_41, %empty_51

]]></Node>
<StgValue><ssdm name="icmp_ln203_5"/></StgValue>
</operation>

<operation id="1018" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:901  %zext_ln203_30 = zext i5 %tmp_41 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_30"/></StgValue>
</operation>

<operation id="1019" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:902  %zext_ln203_31 = zext i5 %empty_51 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_31"/></StgValue>
</operation>

<operation id="1020" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:903  %tmp_42 = call i32 @llvm.part.select.i32(i32 %sbox_load_21, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1021" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:904  %sub_ln203_15 = sub i6 %zext_ln203_30, %zext_ln203_31

]]></Node>
<StgValue><ssdm name="sub_ln203_15"/></StgValue>
</operation>

<operation id="1022" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:905  %xor_ln203_10 = xor i6 %zext_ln203_30, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_10"/></StgValue>
</operation>

<operation id="1023" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:906  %sub_ln203_16 = sub i6 %zext_ln203_31, %zext_ln203_30

]]></Node>
<StgValue><ssdm name="sub_ln203_16"/></StgValue>
</operation>

<operation id="1024" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:907  %select_ln203_15 = select i1 %icmp_ln203_5, i6 %sub_ln203_15, i6 %sub_ln203_16

]]></Node>
<StgValue><ssdm name="select_ln203_15"/></StgValue>
</operation>

<operation id="1025" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:908  %select_ln203_16 = select i1 %icmp_ln203_5, i32 %tmp_42, i32 %sbox_load_21

]]></Node>
<StgValue><ssdm name="select_ln203_16"/></StgValue>
</operation>

<operation id="1026" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:909  %select_ln203_17 = select i1 %icmp_ln203_5, i6 %xor_ln203_10, i6 %zext_ln203_30

]]></Node>
<StgValue><ssdm name="select_ln203_17"/></StgValue>
</operation>

<operation id="1027" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:910  %sub_ln203_17 = sub i6 31, %select_ln203_15

]]></Node>
<StgValue><ssdm name="sub_ln203_17"/></StgValue>
</operation>

<operation id="1028" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:911  %zext_ln203_32 = zext i6 %select_ln203_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_32"/></StgValue>
</operation>

<operation id="1029" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:912  %zext_ln203_33 = zext i6 %sub_ln203_17 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_33"/></StgValue>
</operation>

<operation id="1030" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:913  %lshr_ln203_19 = lshr i32 %select_ln203_16, %zext_ln203_32

]]></Node>
<StgValue><ssdm name="lshr_ln203_19"/></StgValue>
</operation>

<operation id="1031" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:914  %lshr_ln203_20 = lshr i32 -1, %zext_ln203_33

]]></Node>
<StgValue><ssdm name="lshr_ln203_20"/></StgValue>
</operation>

<operation id="1032" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:915  %and_ln203_5 = and i32 %lshr_ln203_19, %lshr_ln203_20

]]></Node>
<StgValue><ssdm name="and_ln203_5"/></StgValue>
</operation>

<operation id="1033" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:916  %trunc_ln203_8 = trunc i32 %and_ln203_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_8"/></StgValue>
</operation>

<operation id="1034" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:969  %xor_ln207_2 = xor i8 %trunc_ln202_8, 32

]]></Node>
<StgValue><ssdm name="xor_ln207_2"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:970  %xor_ln224_20 = xor i8 %xor_ln207_2, %xor_ln224_16

]]></Node>
<StgValue><ssdm name="xor_ln224_20"/></StgValue>
</operation>

<operation id="1036" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:973  %xor_ln225_20 = xor i8 %trunc_ln203_8, %xor_ln225_16

]]></Node>
<StgValue><ssdm name="xor_ln225_20"/></StgValue>
</operation>

<operation id="1037" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:982  %xor_ln224_21 = xor i8 %xor_ln207_2, %xor_ln224_13

]]></Node>
<StgValue><ssdm name="xor_ln224_21"/></StgValue>
</operation>

<operation id="1038" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:985  %xor_ln225_21 = xor i8 %trunc_ln203_8, %xor_ln225_13

]]></Node>
<StgValue><ssdm name="xor_ln225_21"/></StgValue>
</operation>

<operation id="1039" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1012  %xor_ln226_23 = xor i8 %xor_ln226_21, %xor_ln226_15

]]></Node>
<StgValue><ssdm name="xor_ln226_23"/></StgValue>
</operation>

<operation id="1040" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1015  %xor_ln227_23 = xor i8 %xor_ln227_21, %xor_ln227_15

]]></Node>
<StgValue><ssdm name="xor_ln227_23"/></StgValue>
</operation>

<operation id="1041" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1022  %empty_56 = trunc i32 %and_ln203_5 to i2

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1042" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1023  %empty_57 = xor i2 %empty_25, %empty_56

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1043" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1024  %trunc_ln202_61054256 = xor i2 %empty, %empty_57

]]></Node>
<StgValue><ssdm name="trunc_ln202_61054256"/></StgValue>
</operation>

<operation id="1044" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1044  %lshr_ln203_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_23, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>

<operation id="1045" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1045  %zext_ln203_6 = zext i6 %lshr_ln203_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="1046" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1046  %sbox_addr_25 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="sbox_addr_25"/></StgValue>
</operation>

<operation id="1047" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1047  %sbox_load_25 = load i32* %sbox_addr_25, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_25"/></StgValue>
</operation>

<operation id="1048" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1070  %lshr_ln204_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_23, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_6"/></StgValue>
</operation>

<operation id="1049" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1071  %zext_ln204_6 = zext i6 %lshr_ln204_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_6"/></StgValue>
</operation>

<operation id="1050" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1072  %sbox_addr_26 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_6

]]></Node>
<StgValue><ssdm name="sbox_addr_26"/></StgValue>
</operation>

<operation id="1051" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1073  %sbox_load_26 = load i32* %sbox_addr_26, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_26"/></StgValue>
</operation>

<operation id="1052" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1100  %empty_65 = trunc i32 %and_ln202_5 to i2

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1053" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1101  %empty_66 = xor i2 %empty_31, %empty_65

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1054" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1102  %trunc_ln205_61048250 = xor i2 %empty_15, %empty_66

]]></Node>
<StgValue><ssdm name="trunc_ln205_61048250"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1055" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:971  %RoundKey_0_addr_24 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_24"/></StgValue>
</operation>

<operation id="1056" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:972  store i8 %xor_ln224_20, i8* %RoundKey_0_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1057" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:974  %RoundKey_1_addr_24 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_24"/></StgValue>
</operation>

<operation id="1058" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:975  store i8 %xor_ln225_20, i8* %RoundKey_1_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1059" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:977  %RoundKey_2_addr_24 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_24"/></StgValue>
</operation>

<operation id="1060" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:978  store i8 %xor_ln226_20, i8* %RoundKey_2_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1061" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:980  %RoundKey_3_addr_24 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_24"/></StgValue>
</operation>

<operation id="1062" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:981  store i8 %xor_ln227_20, i8* %RoundKey_3_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1063" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:983  %RoundKey_0_addr_25 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_25"/></StgValue>
</operation>

<operation id="1064" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:984  store i8 %xor_ln224_21, i8* %RoundKey_0_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1065" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:986  %RoundKey_1_addr_25 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_25"/></StgValue>
</operation>

<operation id="1066" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:987  store i8 %xor_ln225_21, i8* %RoundKey_1_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1067" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:989  %RoundKey_2_addr_25 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_25"/></StgValue>
</operation>

<operation id="1068" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:990  store i8 %xor_ln226_21, i8* %RoundKey_2_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1069" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:992  %RoundKey_3_addr_25 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_25"/></StgValue>
</operation>

<operation id="1070" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:993  store i8 %xor_ln227_21, i8* %RoundKey_3_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1071" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1006  %xor_ln224_23 = xor i8 %xor_ln224_21, %xor_ln224_15

]]></Node>
<StgValue><ssdm name="xor_ln224_23"/></StgValue>
</operation>

<operation id="1072" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1009  %xor_ln225_23 = xor i8 %xor_ln225_21, %xor_ln225_15

]]></Node>
<StgValue><ssdm name="xor_ln225_23"/></StgValue>
</operation>

<operation id="1073" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1018  %lshr_ln202_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_23, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_6"/></StgValue>
</operation>

<operation id="1074" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1019  %zext_ln202_6 = zext i6 %lshr_ln202_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_6"/></StgValue>
</operation>

<operation id="1075" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1020  %sbox_addr_24 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_6

]]></Node>
<StgValue><ssdm name="sbox_addr_24"/></StgValue>
</operation>

<operation id="1076" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1021  %sbox_load_24 = load i32* %sbox_addr_24, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_24"/></StgValue>
</operation>

<operation id="1077" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1047  %sbox_load_25 = load i32* %sbox_addr_25, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_25"/></StgValue>
</operation>

<operation id="1078" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1051  %tmp_49 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_61052254, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1079" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1052  %empty_61 = or i5 %tmp_49, 7

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1080" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1053  %icmp_ln203_6 = icmp ugt i5 %tmp_49, %empty_61

]]></Node>
<StgValue><ssdm name="icmp_ln203_6"/></StgValue>
</operation>

<operation id="1081" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1054  %zext_ln203_34 = zext i5 %tmp_49 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_34"/></StgValue>
</operation>

<operation id="1082" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1055  %zext_ln203_35 = zext i5 %empty_61 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_35"/></StgValue>
</operation>

<operation id="1083" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1056  %tmp_50 = call i32 @llvm.part.select.i32(i32 %sbox_load_25, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1084" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1057  %sub_ln203_18 = sub i6 %zext_ln203_34, %zext_ln203_35

]]></Node>
<StgValue><ssdm name="sub_ln203_18"/></StgValue>
</operation>

<operation id="1085" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1058  %xor_ln203_11 = xor i6 %zext_ln203_34, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_11"/></StgValue>
</operation>

<operation id="1086" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1059  %sub_ln203_19 = sub i6 %zext_ln203_35, %zext_ln203_34

]]></Node>
<StgValue><ssdm name="sub_ln203_19"/></StgValue>
</operation>

<operation id="1087" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1060  %select_ln203_18 = select i1 %icmp_ln203_6, i6 %sub_ln203_18, i6 %sub_ln203_19

]]></Node>
<StgValue><ssdm name="select_ln203_18"/></StgValue>
</operation>

<operation id="1088" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1061  %select_ln203_19 = select i1 %icmp_ln203_6, i32 %tmp_50, i32 %sbox_load_25

]]></Node>
<StgValue><ssdm name="select_ln203_19"/></StgValue>
</operation>

<operation id="1089" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1062  %select_ln203_20 = select i1 %icmp_ln203_6, i6 %xor_ln203_11, i6 %zext_ln203_34

]]></Node>
<StgValue><ssdm name="select_ln203_20"/></StgValue>
</operation>

<operation id="1090" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1063  %sub_ln203_20 = sub i6 31, %select_ln203_18

]]></Node>
<StgValue><ssdm name="sub_ln203_20"/></StgValue>
</operation>

<operation id="1091" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1064  %zext_ln203_36 = zext i6 %select_ln203_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_36"/></StgValue>
</operation>

<operation id="1092" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1065  %zext_ln203_37 = zext i6 %sub_ln203_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_37"/></StgValue>
</operation>

<operation id="1093" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1066  %lshr_ln203_21 = lshr i32 %select_ln203_19, %zext_ln203_36

]]></Node>
<StgValue><ssdm name="lshr_ln203_21"/></StgValue>
</operation>

<operation id="1094" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1067  %lshr_ln203_22 = lshr i32 -1, %zext_ln203_37

]]></Node>
<StgValue><ssdm name="lshr_ln203_22"/></StgValue>
</operation>

<operation id="1095" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1068  %and_ln203_6 = and i32 %lshr_ln203_21, %lshr_ln203_22

]]></Node>
<StgValue><ssdm name="and_ln203_6"/></StgValue>
</operation>

<operation id="1096" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1069  %trunc_ln203_9 = trunc i32 %and_ln203_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_9"/></StgValue>
</operation>

<operation id="1097" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1073  %sbox_load_26 = load i32* %sbox_addr_26, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_26"/></StgValue>
</operation>

<operation id="1098" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1077  %tmp_51 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_61050252, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1099" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1078  %empty_64 = or i5 %tmp_51, 7

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1100" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1079  %icmp_ln204_6 = icmp ugt i5 %tmp_51, %empty_64

]]></Node>
<StgValue><ssdm name="icmp_ln204_6"/></StgValue>
</operation>

<operation id="1101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1080  %zext_ln204_34 = zext i5 %tmp_51 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_34"/></StgValue>
</operation>

<operation id="1102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1081  %zext_ln204_35 = zext i5 %empty_64 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_35"/></StgValue>
</operation>

<operation id="1103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1082  %tmp_52 = call i32 @llvm.part.select.i32(i32 %sbox_load_26, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1104" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1083  %sub_ln204_18 = sub i6 %zext_ln204_34, %zext_ln204_35

]]></Node>
<StgValue><ssdm name="sub_ln204_18"/></StgValue>
</operation>

<operation id="1105" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1084  %xor_ln204_11 = xor i6 %zext_ln204_34, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_11"/></StgValue>
</operation>

<operation id="1106" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1085  %sub_ln204_19 = sub i6 %zext_ln204_35, %zext_ln204_34

]]></Node>
<StgValue><ssdm name="sub_ln204_19"/></StgValue>
</operation>

<operation id="1107" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1086  %select_ln204_18 = select i1 %icmp_ln204_6, i6 %sub_ln204_18, i6 %sub_ln204_19

]]></Node>
<StgValue><ssdm name="select_ln204_18"/></StgValue>
</operation>

<operation id="1108" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1087  %select_ln204_19 = select i1 %icmp_ln204_6, i32 %tmp_52, i32 %sbox_load_26

]]></Node>
<StgValue><ssdm name="select_ln204_19"/></StgValue>
</operation>

<operation id="1109" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1088  %select_ln204_20 = select i1 %icmp_ln204_6, i6 %xor_ln204_11, i6 %zext_ln204_34

]]></Node>
<StgValue><ssdm name="select_ln204_20"/></StgValue>
</operation>

<operation id="1110" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1089  %sub_ln204_20 = sub i6 31, %select_ln204_18

]]></Node>
<StgValue><ssdm name="sub_ln204_20"/></StgValue>
</operation>

<operation id="1111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1090  %zext_ln204_36 = zext i6 %select_ln204_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_36"/></StgValue>
</operation>

<operation id="1112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1091  %zext_ln204_37 = zext i6 %sub_ln204_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_37"/></StgValue>
</operation>

<operation id="1113" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1092  %lshr_ln204_21 = lshr i32 %select_ln204_19, %zext_ln204_36

]]></Node>
<StgValue><ssdm name="lshr_ln204_21"/></StgValue>
</operation>

<operation id="1114" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1093  %lshr_ln204_22 = lshr i32 -1, %zext_ln204_37

]]></Node>
<StgValue><ssdm name="lshr_ln204_22"/></StgValue>
</operation>

<operation id="1115" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1094  %and_ln204_6 = and i32 %lshr_ln204_21, %lshr_ln204_22

]]></Node>
<StgValue><ssdm name="and_ln204_6"/></StgValue>
</operation>

<operation id="1116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1095  %trunc_ln204_9 = trunc i32 %and_ln204_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_9"/></StgValue>
</operation>

<operation id="1117" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1096  %lshr_ln205_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_23, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_6"/></StgValue>
</operation>

<operation id="1118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1097  %zext_ln205_6 = zext i6 %lshr_ln205_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_6"/></StgValue>
</operation>

<operation id="1119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1098  %sbox_addr_27 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_6

]]></Node>
<StgValue><ssdm name="sbox_addr_27"/></StgValue>
</operation>

<operation id="1120" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1099  %sbox_load_27 = load i32* %sbox_addr_27, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_27"/></StgValue>
</operation>

<operation id="1121" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1126  %xor_ln225_24 = xor i8 %trunc_ln203_9, %xor_ln225_20

]]></Node>
<StgValue><ssdm name="xor_ln225_24"/></StgValue>
</operation>

<operation id="1122" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1129  %xor_ln226_24 = xor i8 %trunc_ln204_9, %xor_ln226_20

]]></Node>
<StgValue><ssdm name="xor_ln226_24"/></StgValue>
</operation>

<operation id="1123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1164  %trunc_ln225_4 = trunc i32 %and_ln203_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln225_4"/></StgValue>
</operation>

<operation id="1124" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1165  %xor_ln225_42 = xor i2 %xor_ln202_3, %trunc_ln225_4

]]></Node>
<StgValue><ssdm name="xor_ln225_42"/></StgValue>
</operation>

<operation id="1125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1169  %trunc_ln226_4 = trunc i32 %and_ln204_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln226_4"/></StgValue>
</operation>

<operation id="1126" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1170  %xor_ln226_42 = xor i2 %xor_ln203_3, %trunc_ln226_4

]]></Node>
<StgValue><ssdm name="xor_ln226_42"/></StgValue>
</operation>

<operation id="1127" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1180  %xor_ln202_4 = xor i2 %xor_ln225_42, %empty_56

]]></Node>
<StgValue><ssdm name="xor_ln202_4"/></StgValue>
</operation>

<operation id="1128" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1206  %xor_ln203_4 = xor i2 %xor_ln226_42, %empty_59

]]></Node>
<StgValue><ssdm name="xor_ln203_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1129" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:994  %xor_ln224_22 = xor i8 %xor_ln224_21, %xor_ln224_18

]]></Node>
<StgValue><ssdm name="xor_ln224_22"/></StgValue>
</operation>

<operation id="1130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:995  %RoundKey_0_addr_26 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_26"/></StgValue>
</operation>

<operation id="1131" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:996  store i8 %xor_ln224_22, i8* %RoundKey_0_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1132" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:997  %xor_ln225_22 = xor i8 %xor_ln225_21, %xor_ln225_18

]]></Node>
<StgValue><ssdm name="xor_ln225_22"/></StgValue>
</operation>

<operation id="1133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:998  %RoundKey_1_addr_26 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_26"/></StgValue>
</operation>

<operation id="1134" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:999  store i8 %xor_ln225_22, i8* %RoundKey_1_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1135" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1000  %xor_ln226_22 = xor i8 %xor_ln226_21, %xor_ln226_18

]]></Node>
<StgValue><ssdm name="xor_ln226_22"/></StgValue>
</operation>

<operation id="1136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1001  %RoundKey_2_addr_26 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_26"/></StgValue>
</operation>

<operation id="1137" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1002  store i8 %xor_ln226_22, i8* %RoundKey_2_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1138" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1003  %xor_ln227_22 = xor i8 %xor_ln227_21, %xor_ln227_18

]]></Node>
<StgValue><ssdm name="xor_ln227_22"/></StgValue>
</operation>

<operation id="1139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1004  %RoundKey_3_addr_26 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_26"/></StgValue>
</operation>

<operation id="1140" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1005  store i8 %xor_ln227_22, i8* %RoundKey_3_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1007  %RoundKey_0_addr_27 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_27"/></StgValue>
</operation>

<operation id="1142" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1008  store i8 %xor_ln224_23, i8* %RoundKey_0_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1010  %RoundKey_1_addr_27 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_27"/></StgValue>
</operation>

<operation id="1144" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1011  store i8 %xor_ln225_23, i8* %RoundKey_1_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1013  %RoundKey_2_addr_27 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_27"/></StgValue>
</operation>

<operation id="1146" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1014  store i8 %xor_ln226_23, i8* %RoundKey_2_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1016  %RoundKey_3_addr_27 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_27"/></StgValue>
</operation>

<operation id="1148" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1017  store i8 %xor_ln227_23, i8* %RoundKey_3_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1149" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1021  %sbox_load_24 = load i32* %sbox_addr_24, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_24"/></StgValue>
</operation>

<operation id="1150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1025  %tmp_47 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_61054256, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1026  %empty_58 = or i5 %tmp_47, 7

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1152" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1027  %icmp_ln202_6 = icmp ugt i5 %tmp_47, %empty_58

]]></Node>
<StgValue><ssdm name="icmp_ln202_6"/></StgValue>
</operation>

<operation id="1153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1028  %zext_ln202_34 = zext i5 %tmp_47 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_34"/></StgValue>
</operation>

<operation id="1154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1029  %zext_ln202_35 = zext i5 %empty_58 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_35"/></StgValue>
</operation>

<operation id="1155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1030  %tmp_48 = call i32 @llvm.part.select.i32(i32 %sbox_load_24, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1156" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1031  %sub_ln202_18 = sub i6 %zext_ln202_34, %zext_ln202_35

]]></Node>
<StgValue><ssdm name="sub_ln202_18"/></StgValue>
</operation>

<operation id="1157" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1032  %xor_ln202_11 = xor i6 %zext_ln202_34, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_11"/></StgValue>
</operation>

<operation id="1158" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1033  %sub_ln202_19 = sub i6 %zext_ln202_35, %zext_ln202_34

]]></Node>
<StgValue><ssdm name="sub_ln202_19"/></StgValue>
</operation>

<operation id="1159" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1034  %select_ln202_18 = select i1 %icmp_ln202_6, i6 %sub_ln202_18, i6 %sub_ln202_19

]]></Node>
<StgValue><ssdm name="select_ln202_18"/></StgValue>
</operation>

<operation id="1160" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1035  %select_ln202_19 = select i1 %icmp_ln202_6, i32 %tmp_48, i32 %sbox_load_24

]]></Node>
<StgValue><ssdm name="select_ln202_19"/></StgValue>
</operation>

<operation id="1161" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1036  %select_ln202_20 = select i1 %icmp_ln202_6, i6 %xor_ln202_11, i6 %zext_ln202_34

]]></Node>
<StgValue><ssdm name="select_ln202_20"/></StgValue>
</operation>

<operation id="1162" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1037  %sub_ln202_20 = sub i6 31, %select_ln202_18

]]></Node>
<StgValue><ssdm name="sub_ln202_20"/></StgValue>
</operation>

<operation id="1163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1038  %zext_ln202_36 = zext i6 %select_ln202_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_36"/></StgValue>
</operation>

<operation id="1164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1039  %zext_ln202_37 = zext i6 %sub_ln202_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_37"/></StgValue>
</operation>

<operation id="1165" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1040  %lshr_ln202_21 = lshr i32 %select_ln202_19, %zext_ln202_36

]]></Node>
<StgValue><ssdm name="lshr_ln202_21"/></StgValue>
</operation>

<operation id="1166" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1041  %lshr_ln202_22 = lshr i32 -1, %zext_ln202_37

]]></Node>
<StgValue><ssdm name="lshr_ln202_22"/></StgValue>
</operation>

<operation id="1167" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1042  %and_ln202_6 = and i32 %lshr_ln202_21, %lshr_ln202_22

]]></Node>
<StgValue><ssdm name="and_ln202_6"/></StgValue>
</operation>

<operation id="1168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1043  %trunc_ln202_9 = trunc i32 %and_ln202_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_9"/></StgValue>
</operation>

<operation id="1169" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1099  %sbox_load_27 = load i32* %sbox_addr_27, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_27"/></StgValue>
</operation>

<operation id="1170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1103  %tmp_53 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_61048250, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1104  %empty_67 = or i5 %tmp_53, 7

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1172" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1105  %icmp_ln205_6 = icmp ugt i5 %tmp_53, %empty_67

]]></Node>
<StgValue><ssdm name="icmp_ln205_6"/></StgValue>
</operation>

<operation id="1173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1106  %zext_ln205_34 = zext i5 %tmp_53 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_34"/></StgValue>
</operation>

<operation id="1174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1107  %zext_ln205_35 = zext i5 %empty_67 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_35"/></StgValue>
</operation>

<operation id="1175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1108  %tmp_54 = call i32 @llvm.part.select.i32(i32 %sbox_load_27, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1176" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1109  %sub_ln205_18 = sub i6 %zext_ln205_34, %zext_ln205_35

]]></Node>
<StgValue><ssdm name="sub_ln205_18"/></StgValue>
</operation>

<operation id="1177" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1110  %xor_ln205_12 = xor i6 %zext_ln205_34, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_12"/></StgValue>
</operation>

<operation id="1178" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1111  %sub_ln205_19 = sub i6 %zext_ln205_35, %zext_ln205_34

]]></Node>
<StgValue><ssdm name="sub_ln205_19"/></StgValue>
</operation>

<operation id="1179" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1112  %select_ln205_18 = select i1 %icmp_ln205_6, i6 %sub_ln205_18, i6 %sub_ln205_19

]]></Node>
<StgValue><ssdm name="select_ln205_18"/></StgValue>
</operation>

<operation id="1180" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1113  %select_ln205_19 = select i1 %icmp_ln205_6, i32 %tmp_54, i32 %sbox_load_27

]]></Node>
<StgValue><ssdm name="select_ln205_19"/></StgValue>
</operation>

<operation id="1181" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1114  %select_ln205_20 = select i1 %icmp_ln205_6, i6 %xor_ln205_12, i6 %zext_ln205_34

]]></Node>
<StgValue><ssdm name="select_ln205_20"/></StgValue>
</operation>

<operation id="1182" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1115  %sub_ln205_20 = sub i6 31, %select_ln205_18

]]></Node>
<StgValue><ssdm name="sub_ln205_20"/></StgValue>
</operation>

<operation id="1183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1116  %zext_ln205_36 = zext i6 %select_ln205_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_36"/></StgValue>
</operation>

<operation id="1184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1117  %zext_ln205_37 = zext i6 %sub_ln205_20 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_37"/></StgValue>
</operation>

<operation id="1185" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1118  %lshr_ln205_21 = lshr i32 %select_ln205_19, %zext_ln205_36

]]></Node>
<StgValue><ssdm name="lshr_ln205_21"/></StgValue>
</operation>

<operation id="1186" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1119  %lshr_ln205_22 = lshr i32 -1, %zext_ln205_37

]]></Node>
<StgValue><ssdm name="lshr_ln205_22"/></StgValue>
</operation>

<operation id="1187" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1120  %and_ln205_6 = and i32 %lshr_ln205_21, %lshr_ln205_22

]]></Node>
<StgValue><ssdm name="and_ln205_6"/></StgValue>
</operation>

<operation id="1188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1121  %trunc_ln205_9 = trunc i32 %and_ln205_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_9"/></StgValue>
</operation>

<operation id="1189" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1122  %xor_ln224_46 = xor i8 %xor_ln224_20, 64

]]></Node>
<StgValue><ssdm name="xor_ln224_46"/></StgValue>
</operation>

<operation id="1190" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1123  %xor_ln224_24 = xor i8 %xor_ln224_46, %trunc_ln202_9

]]></Node>
<StgValue><ssdm name="xor_ln224_24"/></StgValue>
</operation>

<operation id="1191" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1132  %xor_ln227_24 = xor i8 %trunc_ln205_9, %xor_ln227_20

]]></Node>
<StgValue><ssdm name="xor_ln227_24"/></StgValue>
</operation>

<operation id="1192" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1150  %xor_ln225_26 = xor i8 %xor_ln225_24, %xor_ln225_18

]]></Node>
<StgValue><ssdm name="xor_ln225_26"/></StgValue>
</operation>

<operation id="1193" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1153  %xor_ln226_26 = xor i8 %xor_ln226_24, %xor_ln226_18

]]></Node>
<StgValue><ssdm name="xor_ln226_26"/></StgValue>
</operation>

<operation id="1194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1159  %trunc_ln224_5 = trunc i32 %and_ln202_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln224_5"/></StgValue>
</operation>

<operation id="1195" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1160  %xor_ln224_47 = xor i2 %xor_ln205_4, %trunc_ln224_5

]]></Node>
<StgValue><ssdm name="xor_ln224_47"/></StgValue>
</operation>

<operation id="1196" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1166  %xor_ln225_27 = xor i8 %xor_ln225_26, %xor_ln225_23

]]></Node>
<StgValue><ssdm name="xor_ln225_27"/></StgValue>
</operation>

<operation id="1197" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1171  %xor_ln226_27 = xor i8 %xor_ln226_26, %xor_ln226_23

]]></Node>
<StgValue><ssdm name="xor_ln226_27"/></StgValue>
</operation>

<operation id="1198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1174  %trunc_ln227_4 = trunc i32 %and_ln205_6 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln227_4"/></StgValue>
</operation>

<operation id="1199" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1175  %xor_ln227_42 = xor i2 %xor_ln204_3, %trunc_ln227_4

]]></Node>
<StgValue><ssdm name="xor_ln227_42"/></StgValue>
</operation>

<operation id="1200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1179  %lshr_ln202_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_27, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_7"/></StgValue>
</operation>

<operation id="1201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1181  %zext_ln202_7 = zext i6 %lshr_ln202_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_7"/></StgValue>
</operation>

<operation id="1202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1182  %sbox_addr_28 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_7

]]></Node>
<StgValue><ssdm name="sbox_addr_28"/></StgValue>
</operation>

<operation id="1203" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1183  %sbox_load_28 = load i32* %sbox_addr_28, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_28"/></StgValue>
</operation>

<operation id="1204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1205  %lshr_ln203_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_27, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_7"/></StgValue>
</operation>

<operation id="1205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1207  %zext_ln203_7 = zext i6 %lshr_ln203_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="1206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1208  %sbox_addr_29 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="sbox_addr_29"/></StgValue>
</operation>

<operation id="1207" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1209  %sbox_load_29 = load i32* %sbox_addr_29, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_29"/></StgValue>
</operation>

<operation id="1208" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1232  %xor_ln204_4 = xor i2 %xor_ln227_42, %empty_62

]]></Node>
<StgValue><ssdm name="xor_ln204_4"/></StgValue>
</operation>

<operation id="1209" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1258  %xor_ln205_5 = xor i2 %xor_ln224_47, %empty_65

]]></Node>
<StgValue><ssdm name="xor_ln205_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1124  %RoundKey_0_addr_28 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_28"/></StgValue>
</operation>

<operation id="1211" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1125  store i8 %xor_ln224_24, i8* %RoundKey_0_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1127  %RoundKey_1_addr_28 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_28"/></StgValue>
</operation>

<operation id="1213" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1128  store i8 %xor_ln225_24, i8* %RoundKey_1_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1130  %RoundKey_2_addr_28 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_28"/></StgValue>
</operation>

<operation id="1215" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1131  store i8 %xor_ln226_24, i8* %RoundKey_2_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1133  %RoundKey_3_addr_28 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_28"/></StgValue>
</operation>

<operation id="1217" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1134  store i8 %xor_ln227_24, i8* %RoundKey_3_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1218" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1135  %xor_ln224_25 = xor i8 %xor_ln224_24, %xor_ln224_21

]]></Node>
<StgValue><ssdm name="xor_ln224_25"/></StgValue>
</operation>

<operation id="1219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1136  %RoundKey_0_addr_29 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_29"/></StgValue>
</operation>

<operation id="1220" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1137  store i8 %xor_ln224_25, i8* %RoundKey_0_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1221" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1138  %xor_ln225_25 = xor i8 %xor_ln225_24, %xor_ln225_21

]]></Node>
<StgValue><ssdm name="xor_ln225_25"/></StgValue>
</operation>

<operation id="1222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1139  %RoundKey_1_addr_29 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_29"/></StgValue>
</operation>

<operation id="1223" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1140  store i8 %xor_ln225_25, i8* %RoundKey_1_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1224" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1141  %xor_ln226_25 = xor i8 %xor_ln226_24, %xor_ln226_21

]]></Node>
<StgValue><ssdm name="xor_ln226_25"/></StgValue>
</operation>

<operation id="1225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1142  %RoundKey_2_addr_29 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_29"/></StgValue>
</operation>

<operation id="1226" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1143  store i8 %xor_ln226_25, i8* %RoundKey_2_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1227" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1144  %xor_ln227_25 = xor i8 %xor_ln227_24, %xor_ln227_21

]]></Node>
<StgValue><ssdm name="xor_ln227_25"/></StgValue>
</operation>

<operation id="1228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1145  %RoundKey_3_addr_29 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_29"/></StgValue>
</operation>

<operation id="1229" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1146  store i8 %xor_ln227_25, i8* %RoundKey_3_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1230" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1147  %xor_ln224_26 = xor i8 %xor_ln224_24, %xor_ln224_18

]]></Node>
<StgValue><ssdm name="xor_ln224_26"/></StgValue>
</operation>

<operation id="1231" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1156  %xor_ln227_26 = xor i8 %xor_ln227_24, %xor_ln227_18

]]></Node>
<StgValue><ssdm name="xor_ln227_26"/></StgValue>
</operation>

<operation id="1232" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1161  %xor_ln224_27 = xor i8 %xor_ln224_26, %xor_ln224_23

]]></Node>
<StgValue><ssdm name="xor_ln224_27"/></StgValue>
</operation>

<operation id="1233" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1176  %xor_ln227_27 = xor i8 %xor_ln227_26, %xor_ln227_23

]]></Node>
<StgValue><ssdm name="xor_ln227_27"/></StgValue>
</operation>

<operation id="1234" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1183  %sbox_load_28 = load i32* %sbox_addr_28, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_28"/></StgValue>
</operation>

<operation id="1235" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1184  %empty_68 = xor i2 %xor_ln202_4, %empty_48

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1236" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1185  %trunc_ln202_71014224 = xor i2 %empty_68, %trunc_ln202_61054256

]]></Node>
<StgValue><ssdm name="trunc_ln202_71014224"/></StgValue>
</operation>

<operation id="1237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1186  %tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_71014224, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1187  %empty_69 = or i5 %tmp_55, 7

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1239" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1188  %icmp_ln202_7 = icmp ugt i5 %tmp_55, %empty_69

]]></Node>
<StgValue><ssdm name="icmp_ln202_7"/></StgValue>
</operation>

<operation id="1240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1189  %zext_ln202_38 = zext i5 %tmp_55 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_38"/></StgValue>
</operation>

<operation id="1241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1190  %zext_ln202_39 = zext i5 %empty_69 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_39"/></StgValue>
</operation>

<operation id="1242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1191  %tmp_56 = call i32 @llvm.part.select.i32(i32 %sbox_load_28, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1243" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1192  %sub_ln202_21 = sub i6 %zext_ln202_38, %zext_ln202_39

]]></Node>
<StgValue><ssdm name="sub_ln202_21"/></StgValue>
</operation>

<operation id="1244" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1193  %xor_ln202_12 = xor i6 %zext_ln202_38, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_12"/></StgValue>
</operation>

<operation id="1245" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1194  %sub_ln202_22 = sub i6 %zext_ln202_39, %zext_ln202_38

]]></Node>
<StgValue><ssdm name="sub_ln202_22"/></StgValue>
</operation>

<operation id="1246" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1195  %select_ln202_21 = select i1 %icmp_ln202_7, i6 %sub_ln202_21, i6 %sub_ln202_22

]]></Node>
<StgValue><ssdm name="select_ln202_21"/></StgValue>
</operation>

<operation id="1247" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1196  %select_ln202_22 = select i1 %icmp_ln202_7, i32 %tmp_56, i32 %sbox_load_28

]]></Node>
<StgValue><ssdm name="select_ln202_22"/></StgValue>
</operation>

<operation id="1248" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1197  %select_ln202_23 = select i1 %icmp_ln202_7, i6 %xor_ln202_12, i6 %zext_ln202_38

]]></Node>
<StgValue><ssdm name="select_ln202_23"/></StgValue>
</operation>

<operation id="1249" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1198  %sub_ln202_23 = sub i6 31, %select_ln202_21

]]></Node>
<StgValue><ssdm name="sub_ln202_23"/></StgValue>
</operation>

<operation id="1250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1199  %zext_ln202_40 = zext i6 %select_ln202_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_40"/></StgValue>
</operation>

<operation id="1251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1200  %zext_ln202_41 = zext i6 %sub_ln202_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_41"/></StgValue>
</operation>

<operation id="1252" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1201  %lshr_ln202_23 = lshr i32 %select_ln202_22, %zext_ln202_40

]]></Node>
<StgValue><ssdm name="lshr_ln202_23"/></StgValue>
</operation>

<operation id="1253" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1202  %lshr_ln202_24 = lshr i32 -1, %zext_ln202_41

]]></Node>
<StgValue><ssdm name="lshr_ln202_24"/></StgValue>
</operation>

<operation id="1254" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1203  %and_ln202_7 = and i32 %lshr_ln202_23, %lshr_ln202_24

]]></Node>
<StgValue><ssdm name="and_ln202_7"/></StgValue>
</operation>

<operation id="1255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1204  %trunc_ln202_10 = trunc i32 %and_ln202_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_10"/></StgValue>
</operation>

<operation id="1256" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1209  %sbox_load_29 = load i32* %sbox_addr_29, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_29"/></StgValue>
</operation>

<operation id="1257" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1210  %empty_70 = xor i2 %xor_ln203_4, %empty_50

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1258" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1211  %trunc_ln203_71012222 = xor i2 %empty_70, %trunc_ln203_61052254

]]></Node>
<StgValue><ssdm name="trunc_ln203_71012222"/></StgValue>
</operation>

<operation id="1259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1212  %tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_71012222, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1213  %empty_71 = or i5 %tmp_57, 7

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1261" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1214  %icmp_ln203_7 = icmp ugt i5 %tmp_57, %empty_71

]]></Node>
<StgValue><ssdm name="icmp_ln203_7"/></StgValue>
</operation>

<operation id="1262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1215  %zext_ln203_38 = zext i5 %tmp_57 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_38"/></StgValue>
</operation>

<operation id="1263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1216  %zext_ln203_39 = zext i5 %empty_71 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_39"/></StgValue>
</operation>

<operation id="1264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1217  %tmp_58 = call i32 @llvm.part.select.i32(i32 %sbox_load_29, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1265" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1218  %sub_ln203_21 = sub i6 %zext_ln203_38, %zext_ln203_39

]]></Node>
<StgValue><ssdm name="sub_ln203_21"/></StgValue>
</operation>

<operation id="1266" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1219  %xor_ln203_12 = xor i6 %zext_ln203_38, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_12"/></StgValue>
</operation>

<operation id="1267" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1220  %sub_ln203_22 = sub i6 %zext_ln203_39, %zext_ln203_38

]]></Node>
<StgValue><ssdm name="sub_ln203_22"/></StgValue>
</operation>

<operation id="1268" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1221  %select_ln203_21 = select i1 %icmp_ln203_7, i6 %sub_ln203_21, i6 %sub_ln203_22

]]></Node>
<StgValue><ssdm name="select_ln203_21"/></StgValue>
</operation>

<operation id="1269" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1222  %select_ln203_22 = select i1 %icmp_ln203_7, i32 %tmp_58, i32 %sbox_load_29

]]></Node>
<StgValue><ssdm name="select_ln203_22"/></StgValue>
</operation>

<operation id="1270" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1223  %select_ln203_23 = select i1 %icmp_ln203_7, i6 %xor_ln203_12, i6 %zext_ln203_38

]]></Node>
<StgValue><ssdm name="select_ln203_23"/></StgValue>
</operation>

<operation id="1271" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1224  %sub_ln203_23 = sub i6 31, %select_ln203_21

]]></Node>
<StgValue><ssdm name="sub_ln203_23"/></StgValue>
</operation>

<operation id="1272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1225  %zext_ln203_40 = zext i6 %select_ln203_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_40"/></StgValue>
</operation>

<operation id="1273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1226  %zext_ln203_41 = zext i6 %sub_ln203_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_41"/></StgValue>
</operation>

<operation id="1274" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1227  %lshr_ln203_23 = lshr i32 %select_ln203_22, %zext_ln203_40

]]></Node>
<StgValue><ssdm name="lshr_ln203_23"/></StgValue>
</operation>

<operation id="1275" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1228  %lshr_ln203_24 = lshr i32 -1, %zext_ln203_41

]]></Node>
<StgValue><ssdm name="lshr_ln203_24"/></StgValue>
</operation>

<operation id="1276" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1229  %and_ln203_7 = and i32 %lshr_ln203_23, %lshr_ln203_24

]]></Node>
<StgValue><ssdm name="and_ln203_7"/></StgValue>
</operation>

<operation id="1277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1230  %trunc_ln203_10 = trunc i32 %and_ln203_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_10"/></StgValue>
</operation>

<operation id="1278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1231  %lshr_ln204_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_27, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_7"/></StgValue>
</operation>

<operation id="1279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1233  %zext_ln204_7 = zext i6 %lshr_ln204_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_7"/></StgValue>
</operation>

<operation id="1280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1234  %sbox_addr_30 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_7

]]></Node>
<StgValue><ssdm name="sbox_addr_30"/></StgValue>
</operation>

<operation id="1281" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1235  %sbox_load_30 = load i32* %sbox_addr_30, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_30"/></StgValue>
</operation>

<operation id="1282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1257  %lshr_ln205_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_27, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_7"/></StgValue>
</operation>

<operation id="1283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1259  %zext_ln205_7 = zext i6 %lshr_ln205_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_7"/></StgValue>
</operation>

<operation id="1284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1260  %sbox_addr_31 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_7

]]></Node>
<StgValue><ssdm name="sbox_addr_31"/></StgValue>
</operation>

<operation id="1285" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1261  %sbox_load_31 = load i32* %sbox_addr_31, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_31"/></StgValue>
</operation>

<operation id="1286" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1283  %xor_ln207_3 = xor i8 %trunc_ln202_10, -128

]]></Node>
<StgValue><ssdm name="xor_ln207_3"/></StgValue>
</operation>

<operation id="1287" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1284  %xor_ln224_28 = xor i8 %xor_ln207_3, %xor_ln224_24

]]></Node>
<StgValue><ssdm name="xor_ln224_28"/></StgValue>
</operation>

<operation id="1288" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1287  %xor_ln225_28 = xor i8 %trunc_ln203_10, %xor_ln225_24

]]></Node>
<StgValue><ssdm name="xor_ln225_28"/></StgValue>
</operation>

<operation id="1289" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1296  %xor_ln224_29 = xor i8 %xor_ln207_3, %xor_ln224_21

]]></Node>
<StgValue><ssdm name="xor_ln224_29"/></StgValue>
</operation>

<operation id="1290" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1299  %xor_ln225_29 = xor i8 %trunc_ln203_10, %xor_ln225_21

]]></Node>
<StgValue><ssdm name="xor_ln225_29"/></StgValue>
</operation>

<operation id="1291" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1320  %xor_ln224_31 = xor i8 %xor_ln207_3, %xor_ln224_15

]]></Node>
<StgValue><ssdm name="xor_ln224_31"/></StgValue>
</operation>

<operation id="1292" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1323  %xor_ln225_31 = xor i8 %trunc_ln203_10, %xor_ln225_15

]]></Node>
<StgValue><ssdm name="xor_ln225_31"/></StgValue>
</operation>

<operation id="1293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1332  %lshr_ln202_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_31, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_8"/></StgValue>
</operation>

<operation id="1294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1336  %empty_76 = trunc i32 %and_ln203_7 to i2

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1407  %lshr_ln205_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_31, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_8"/></StgValue>
</operation>

<operation id="1296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1411  %empty_82 = trunc i32 %and_ln202_7 to i2

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1151  %RoundKey_1_addr_30 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_30"/></StgValue>
</operation>

<operation id="1298" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1152  store i8 %xor_ln225_26, i8* %RoundKey_1_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1154  %RoundKey_2_addr_30 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_30"/></StgValue>
</operation>

<operation id="1300" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1155  store i8 %xor_ln226_26, i8* %RoundKey_2_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1157  %RoundKey_3_addr_30 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_30"/></StgValue>
</operation>

<operation id="1302" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1158  store i8 %xor_ln227_26, i8* %RoundKey_3_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1167  %RoundKey_1_addr_31 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_31"/></StgValue>
</operation>

<operation id="1304" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1168  store i8 %xor_ln225_27, i8* %RoundKey_1_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1172  %RoundKey_2_addr_31 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_31"/></StgValue>
</operation>

<operation id="1306" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1173  store i8 %xor_ln226_27, i8* %RoundKey_2_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1177  %RoundKey_3_addr_31 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_31"/></StgValue>
</operation>

<operation id="1308" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1178  store i8 %xor_ln227_27, i8* %RoundKey_3_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1309" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1235  %sbox_load_30 = load i32* %sbox_addr_30, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_30"/></StgValue>
</operation>

<operation id="1310" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1236  %empty_72 = xor i2 %xor_ln204_4, %empty_52

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1311" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1237  %trunc_ln204_71010220 = xor i2 %empty_72, %trunc_ln204_61050252

]]></Node>
<StgValue><ssdm name="trunc_ln204_71010220"/></StgValue>
</operation>

<operation id="1312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1238  %tmp_59 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_71010220, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1239  %empty_73 = or i5 %tmp_59, 7

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1314" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1240  %icmp_ln204_7 = icmp ugt i5 %tmp_59, %empty_73

]]></Node>
<StgValue><ssdm name="icmp_ln204_7"/></StgValue>
</operation>

<operation id="1315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1241  %zext_ln204_38 = zext i5 %tmp_59 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_38"/></StgValue>
</operation>

<operation id="1316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1242  %zext_ln204_39 = zext i5 %empty_73 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_39"/></StgValue>
</operation>

<operation id="1317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1243  %tmp_60 = call i32 @llvm.part.select.i32(i32 %sbox_load_30, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1318" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1244  %sub_ln204_21 = sub i6 %zext_ln204_38, %zext_ln204_39

]]></Node>
<StgValue><ssdm name="sub_ln204_21"/></StgValue>
</operation>

<operation id="1319" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1245  %xor_ln204_12 = xor i6 %zext_ln204_38, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_12"/></StgValue>
</operation>

<operation id="1320" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1246  %sub_ln204_22 = sub i6 %zext_ln204_39, %zext_ln204_38

]]></Node>
<StgValue><ssdm name="sub_ln204_22"/></StgValue>
</operation>

<operation id="1321" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1247  %select_ln204_21 = select i1 %icmp_ln204_7, i6 %sub_ln204_21, i6 %sub_ln204_22

]]></Node>
<StgValue><ssdm name="select_ln204_21"/></StgValue>
</operation>

<operation id="1322" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1248  %select_ln204_22 = select i1 %icmp_ln204_7, i32 %tmp_60, i32 %sbox_load_30

]]></Node>
<StgValue><ssdm name="select_ln204_22"/></StgValue>
</operation>

<operation id="1323" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1249  %select_ln204_23 = select i1 %icmp_ln204_7, i6 %xor_ln204_12, i6 %zext_ln204_38

]]></Node>
<StgValue><ssdm name="select_ln204_23"/></StgValue>
</operation>

<operation id="1324" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1250  %sub_ln204_23 = sub i6 31, %select_ln204_21

]]></Node>
<StgValue><ssdm name="sub_ln204_23"/></StgValue>
</operation>

<operation id="1325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1251  %zext_ln204_40 = zext i6 %select_ln204_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_40"/></StgValue>
</operation>

<operation id="1326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1252  %zext_ln204_41 = zext i6 %sub_ln204_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_41"/></StgValue>
</operation>

<operation id="1327" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1253  %lshr_ln204_23 = lshr i32 %select_ln204_22, %zext_ln204_40

]]></Node>
<StgValue><ssdm name="lshr_ln204_23"/></StgValue>
</operation>

<operation id="1328" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1254  %lshr_ln204_24 = lshr i32 -1, %zext_ln204_41

]]></Node>
<StgValue><ssdm name="lshr_ln204_24"/></StgValue>
</operation>

<operation id="1329" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1255  %and_ln204_7 = and i32 %lshr_ln204_23, %lshr_ln204_24

]]></Node>
<StgValue><ssdm name="and_ln204_7"/></StgValue>
</operation>

<operation id="1330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1256  %trunc_ln204_10 = trunc i32 %and_ln204_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_10"/></StgValue>
</operation>

<operation id="1331" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1261  %sbox_load_31 = load i32* %sbox_addr_31, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_31"/></StgValue>
</operation>

<operation id="1332" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1262  %empty_74 = xor i2 %xor_ln205_5, %empty_54

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1333" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1263  %trunc_ln205_71008218 = xor i2 %empty_74, %trunc_ln205_61048250

]]></Node>
<StgValue><ssdm name="trunc_ln205_71008218"/></StgValue>
</operation>

<operation id="1334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1264  %tmp_61 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_71008218, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1265  %empty_75 = or i5 %tmp_61, 7

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1336" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1266  %icmp_ln205_7 = icmp ugt i5 %tmp_61, %empty_75

]]></Node>
<StgValue><ssdm name="icmp_ln205_7"/></StgValue>
</operation>

<operation id="1337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1267  %zext_ln205_38 = zext i5 %tmp_61 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_38"/></StgValue>
</operation>

<operation id="1338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1268  %zext_ln205_39 = zext i5 %empty_75 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_39"/></StgValue>
</operation>

<operation id="1339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1269  %tmp_62 = call i32 @llvm.part.select.i32(i32 %sbox_load_31, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1340" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1270  %sub_ln205_21 = sub i6 %zext_ln205_38, %zext_ln205_39

]]></Node>
<StgValue><ssdm name="sub_ln205_21"/></StgValue>
</operation>

<operation id="1341" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1271  %xor_ln205_13 = xor i6 %zext_ln205_38, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_13"/></StgValue>
</operation>

<operation id="1342" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1272  %sub_ln205_22 = sub i6 %zext_ln205_39, %zext_ln205_38

]]></Node>
<StgValue><ssdm name="sub_ln205_22"/></StgValue>
</operation>

<operation id="1343" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1273  %select_ln205_21 = select i1 %icmp_ln205_7, i6 %sub_ln205_21, i6 %sub_ln205_22

]]></Node>
<StgValue><ssdm name="select_ln205_21"/></StgValue>
</operation>

<operation id="1344" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1274  %select_ln205_22 = select i1 %icmp_ln205_7, i32 %tmp_62, i32 %sbox_load_31

]]></Node>
<StgValue><ssdm name="select_ln205_22"/></StgValue>
</operation>

<operation id="1345" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1275  %select_ln205_23 = select i1 %icmp_ln205_7, i6 %xor_ln205_13, i6 %zext_ln205_38

]]></Node>
<StgValue><ssdm name="select_ln205_23"/></StgValue>
</operation>

<operation id="1346" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1276  %sub_ln205_23 = sub i6 31, %select_ln205_21

]]></Node>
<StgValue><ssdm name="sub_ln205_23"/></StgValue>
</operation>

<operation id="1347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1277  %zext_ln205_40 = zext i6 %select_ln205_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_40"/></StgValue>
</operation>

<operation id="1348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1278  %zext_ln205_41 = zext i6 %sub_ln205_23 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_41"/></StgValue>
</operation>

<operation id="1349" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1279  %lshr_ln205_23 = lshr i32 %select_ln205_22, %zext_ln205_40

]]></Node>
<StgValue><ssdm name="lshr_ln205_23"/></StgValue>
</operation>

<operation id="1350" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1280  %lshr_ln205_24 = lshr i32 -1, %zext_ln205_41

]]></Node>
<StgValue><ssdm name="lshr_ln205_24"/></StgValue>
</operation>

<operation id="1351" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1281  %and_ln205_7 = and i32 %lshr_ln205_23, %lshr_ln205_24

]]></Node>
<StgValue><ssdm name="and_ln205_7"/></StgValue>
</operation>

<operation id="1352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1282  %trunc_ln205_10 = trunc i32 %and_ln205_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_10"/></StgValue>
</operation>

<operation id="1353" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1290  %xor_ln226_28 = xor i8 %trunc_ln204_10, %xor_ln226_24

]]></Node>
<StgValue><ssdm name="xor_ln226_28"/></StgValue>
</operation>

<operation id="1354" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1293  %xor_ln227_28 = xor i8 %trunc_ln205_10, %xor_ln227_24

]]></Node>
<StgValue><ssdm name="xor_ln227_28"/></StgValue>
</operation>

<operation id="1355" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1302  %xor_ln226_29 = xor i8 %trunc_ln204_10, %xor_ln226_21

]]></Node>
<StgValue><ssdm name="xor_ln226_29"/></StgValue>
</operation>

<operation id="1356" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1305  %xor_ln227_29 = xor i8 %trunc_ln205_10, %xor_ln227_21

]]></Node>
<StgValue><ssdm name="xor_ln227_29"/></StgValue>
</operation>

<operation id="1357" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1308  %xor_ln224_30 = xor i8 %xor_ln224_29, %xor_ln224_26

]]></Node>
<StgValue><ssdm name="xor_ln224_30"/></StgValue>
</operation>

<operation id="1358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1309  %RoundKey_0_addr_34 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_34"/></StgValue>
</operation>

<operation id="1359" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1310  store i8 %xor_ln224_30, i8* %RoundKey_0_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1321  %RoundKey_0_addr_35 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_35"/></StgValue>
</operation>

<operation id="1361" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1322  store i8 %xor_ln224_31, i8* %RoundKey_0_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1362" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1326  %xor_ln226_31 = xor i8 %trunc_ln204_10, %xor_ln226_15

]]></Node>
<StgValue><ssdm name="xor_ln226_31"/></StgValue>
</operation>

<operation id="1363" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1329  %xor_ln227_31 = xor i8 %trunc_ln205_10, %xor_ln227_15

]]></Node>
<StgValue><ssdm name="xor_ln227_31"/></StgValue>
</operation>

<operation id="1364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1333  %zext_ln202_8 = zext i6 %lshr_ln202_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_8"/></StgValue>
</operation>

<operation id="1365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1334  %sbox_addr_32 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_8

]]></Node>
<StgValue><ssdm name="sbox_addr_32"/></StgValue>
</operation>

<operation id="1366" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1335  %sbox_load_32 = load i32* %sbox_addr_32, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_32"/></StgValue>
</operation>

<operation id="1367" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1357  %lshr_ln203_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_31, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_8"/></StgValue>
</operation>

<operation id="1368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1361  %empty_78 = trunc i32 %and_ln204_7 to i2

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1382  %lshr_ln204_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_31, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_8"/></StgValue>
</operation>

<operation id="1370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1386  %empty_80 = trunc i32 %and_ln205_7 to i2

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1408  %zext_ln205_8 = zext i6 %lshr_ln205_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_8"/></StgValue>
</operation>

<operation id="1372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1409  %sbox_addr_35 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_8

]]></Node>
<StgValue><ssdm name="sbox_addr_35"/></StgValue>
</operation>

<operation id="1373" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1410  %sbox_load_35 = load i32* %sbox_addr_35, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1148  %RoundKey_0_addr_30 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_30"/></StgValue>
</operation>

<operation id="1375" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1149  store i8 %xor_ln224_26, i8* %RoundKey_0_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1376" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1162  %RoundKey_0_addr_31 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_31"/></StgValue>
</operation>

<operation id="1377" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1163  store i8 %xor_ln224_27, i8* %RoundKey_0_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1288  %RoundKey_1_addr_32 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_32"/></StgValue>
</operation>

<operation id="1379" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1289  store i8 %xor_ln225_28, i8* %RoundKey_1_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1291  %RoundKey_2_addr_32 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_32"/></StgValue>
</operation>

<operation id="1381" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1292  store i8 %xor_ln226_28, i8* %RoundKey_2_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1294  %RoundKey_3_addr_32 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_32"/></StgValue>
</operation>

<operation id="1383" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1295  store i8 %xor_ln227_28, i8* %RoundKey_3_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1300  %RoundKey_1_addr_33 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_33"/></StgValue>
</operation>

<operation id="1385" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1301  store i8 %xor_ln225_29, i8* %RoundKey_1_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1386" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1303  %RoundKey_2_addr_33 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_33"/></StgValue>
</operation>

<operation id="1387" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1304  store i8 %xor_ln226_29, i8* %RoundKey_2_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1306  %RoundKey_3_addr_33 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_33"/></StgValue>
</operation>

<operation id="1389" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1307  store i8 %xor_ln227_29, i8* %RoundKey_3_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1390" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1335  %sbox_load_32 = load i32* %sbox_addr_32, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_32"/></StgValue>
</operation>

<operation id="1391" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1337  %trunc_ln202_81046272 = xor i2 %empty_76, %trunc_ln202_41070278

]]></Node>
<StgValue><ssdm name="trunc_ln202_81046272"/></StgValue>
</operation>

<operation id="1392" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1338  %tmp_63 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_81046272, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1393" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1339  %empty_77 = or i5 %tmp_63, 7

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1394" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1340  %icmp_ln202_8 = icmp ugt i5 %tmp_63, %empty_77

]]></Node>
<StgValue><ssdm name="icmp_ln202_8"/></StgValue>
</operation>

<operation id="1395" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1341  %zext_ln202_42 = zext i5 %tmp_63 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_42"/></StgValue>
</operation>

<operation id="1396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1342  %zext_ln202_43 = zext i5 %empty_77 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_43"/></StgValue>
</operation>

<operation id="1397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1343  %tmp_64 = call i32 @llvm.part.select.i32(i32 %sbox_load_32, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1398" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1344  %sub_ln202_24 = sub i6 %zext_ln202_42, %zext_ln202_43

]]></Node>
<StgValue><ssdm name="sub_ln202_24"/></StgValue>
</operation>

<operation id="1399" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1345  %xor_ln202_13 = xor i6 %zext_ln202_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_13"/></StgValue>
</operation>

<operation id="1400" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1346  %sub_ln202_25 = sub i6 %zext_ln202_43, %zext_ln202_42

]]></Node>
<StgValue><ssdm name="sub_ln202_25"/></StgValue>
</operation>

<operation id="1401" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1347  %select_ln202_24 = select i1 %icmp_ln202_8, i6 %sub_ln202_24, i6 %sub_ln202_25

]]></Node>
<StgValue><ssdm name="select_ln202_24"/></StgValue>
</operation>

<operation id="1402" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1348  %select_ln202_25 = select i1 %icmp_ln202_8, i32 %tmp_64, i32 %sbox_load_32

]]></Node>
<StgValue><ssdm name="select_ln202_25"/></StgValue>
</operation>

<operation id="1403" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1349  %select_ln202_26 = select i1 %icmp_ln202_8, i6 %xor_ln202_13, i6 %zext_ln202_42

]]></Node>
<StgValue><ssdm name="select_ln202_26"/></StgValue>
</operation>

<operation id="1404" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1350  %sub_ln202_26 = sub i6 31, %select_ln202_24

]]></Node>
<StgValue><ssdm name="sub_ln202_26"/></StgValue>
</operation>

<operation id="1405" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1351  %zext_ln202_44 = zext i6 %select_ln202_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_44"/></StgValue>
</operation>

<operation id="1406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1352  %zext_ln202_45 = zext i6 %sub_ln202_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_45"/></StgValue>
</operation>

<operation id="1407" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1353  %lshr_ln202_25 = lshr i32 %select_ln202_25, %zext_ln202_44

]]></Node>
<StgValue><ssdm name="lshr_ln202_25"/></StgValue>
</operation>

<operation id="1408" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1354  %lshr_ln202_26 = lshr i32 -1, %zext_ln202_45

]]></Node>
<StgValue><ssdm name="lshr_ln202_26"/></StgValue>
</operation>

<operation id="1409" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1355  %and_ln202_8 = and i32 %lshr_ln202_25, %lshr_ln202_26

]]></Node>
<StgValue><ssdm name="and_ln202_8"/></StgValue>
</operation>

<operation id="1410" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1356  %trunc_ln202_11 = trunc i32 %and_ln202_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_11"/></StgValue>
</operation>

<operation id="1411" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1358  %zext_ln203_8 = zext i6 %lshr_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="1412" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1359  %sbox_addr_33 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="sbox_addr_33"/></StgValue>
</operation>

<operation id="1413" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1360  %sbox_load_33 = load i32* %sbox_addr_33, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_33"/></StgValue>
</operation>

<operation id="1414" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1383  %zext_ln204_8 = zext i6 %lshr_ln204_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_8"/></StgValue>
</operation>

<operation id="1415" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1384  %sbox_addr_34 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_8

]]></Node>
<StgValue><ssdm name="sbox_addr_34"/></StgValue>
</operation>

<operation id="1416" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1385  %sbox_load_34 = load i32* %sbox_addr_34, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_34"/></StgValue>
</operation>

<operation id="1417" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1387  %trunc_ln204_81042268 = xor i2 %empty_80, %trunc_ln204_41066274

]]></Node>
<StgValue><ssdm name="trunc_ln204_81042268"/></StgValue>
</operation>

<operation id="1418" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1410  %sbox_load_35 = load i32* %sbox_addr_35, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_35"/></StgValue>
</operation>

<operation id="1419" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1412  %trunc_ln205_81040216 = xor i2 %empty_82, %trunc_ln205_41064258

]]></Node>
<StgValue><ssdm name="trunc_ln205_81040216"/></StgValue>
</operation>

<operation id="1420" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1413  %tmp_69 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_81040216, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1421" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1414  %empty_83 = or i5 %tmp_69, 7

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1422" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1415  %icmp_ln205_8 = icmp ugt i5 %tmp_69, %empty_83

]]></Node>
<StgValue><ssdm name="icmp_ln205_8"/></StgValue>
</operation>

<operation id="1423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1416  %zext_ln205_42 = zext i5 %tmp_69 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_42"/></StgValue>
</operation>

<operation id="1424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1417  %zext_ln205_43 = zext i5 %empty_83 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_43"/></StgValue>
</operation>

<operation id="1425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1418  %tmp_70 = call i32 @llvm.part.select.i32(i32 %sbox_load_35, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1426" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1419  %sub_ln205_24 = sub i6 %zext_ln205_42, %zext_ln205_43

]]></Node>
<StgValue><ssdm name="sub_ln205_24"/></StgValue>
</operation>

<operation id="1427" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1420  %xor_ln205_14 = xor i6 %zext_ln205_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_14"/></StgValue>
</operation>

<operation id="1428" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1421  %sub_ln205_25 = sub i6 %zext_ln205_43, %zext_ln205_42

]]></Node>
<StgValue><ssdm name="sub_ln205_25"/></StgValue>
</operation>

<operation id="1429" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1422  %select_ln205_24 = select i1 %icmp_ln205_8, i6 %sub_ln205_24, i6 %sub_ln205_25

]]></Node>
<StgValue><ssdm name="select_ln205_24"/></StgValue>
</operation>

<operation id="1430" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1423  %select_ln205_25 = select i1 %icmp_ln205_8, i32 %tmp_70, i32 %sbox_load_35

]]></Node>
<StgValue><ssdm name="select_ln205_25"/></StgValue>
</operation>

<operation id="1431" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1424  %select_ln205_26 = select i1 %icmp_ln205_8, i6 %xor_ln205_14, i6 %zext_ln205_42

]]></Node>
<StgValue><ssdm name="select_ln205_26"/></StgValue>
</operation>

<operation id="1432" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1425  %sub_ln205_26 = sub i6 31, %select_ln205_24

]]></Node>
<StgValue><ssdm name="sub_ln205_26"/></StgValue>
</operation>

<operation id="1433" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1426  %zext_ln205_44 = zext i6 %select_ln205_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_44"/></StgValue>
</operation>

<operation id="1434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1427  %zext_ln205_45 = zext i6 %sub_ln205_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_45"/></StgValue>
</operation>

<operation id="1435" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1428  %lshr_ln205_25 = lshr i32 %select_ln205_25, %zext_ln205_44

]]></Node>
<StgValue><ssdm name="lshr_ln205_25"/></StgValue>
</operation>

<operation id="1436" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1429  %lshr_ln205_26 = lshr i32 -1, %zext_ln205_45

]]></Node>
<StgValue><ssdm name="lshr_ln205_26"/></StgValue>
</operation>

<operation id="1437" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1430  %and_ln205_8 = and i32 %lshr_ln205_25, %lshr_ln205_26

]]></Node>
<StgValue><ssdm name="and_ln205_8"/></StgValue>
</operation>

<operation id="1438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1431  %trunc_ln205_11 = trunc i32 %and_ln205_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_11"/></StgValue>
</operation>

<operation id="1439" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1432  %xor_ln224_48 = xor i8 %xor_ln224_28, 27

]]></Node>
<StgValue><ssdm name="xor_ln224_48"/></StgValue>
</operation>

<operation id="1440" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1433  %xor_ln224_32 = xor i8 %xor_ln224_48, %trunc_ln202_11

]]></Node>
<StgValue><ssdm name="xor_ln224_32"/></StgValue>
</operation>

<operation id="1441" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1442  %xor_ln227_32 = xor i8 %trunc_ln205_11, %xor_ln227_28

]]></Node>
<StgValue><ssdm name="xor_ln227_32"/></StgValue>
</operation>

<operation id="1442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1541  %empty_94 = trunc i32 %and_ln205_8 to i2

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1443" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1542  %empty_95 = xor i2 %empty_72, %trunc_ln204_81042268

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1444" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1543  %empty_96 = xor i2 %empty_80, %xor_ln204_4

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1445" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1544  %empty_97 = xor i2 %empty_95, %empty_94

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1446" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1545  %trunc_ln204_91002210 = xor i2 %empty_97, %empty_96

]]></Node>
<StgValue><ssdm name="trunc_ln204_91002210"/></StgValue>
</operation>

<operation id="1447" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1569  %empty_99 = trunc i32 %and_ln202_8 to i2

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1448" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1570  %empty_100 = xor i2 %xor_ln205_5, -1

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1449" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1571  %empty_101 = xor i2 %empty_99, %empty_100

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1450" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1572  %empty_102 = xor i2 %empty_74, %trunc_ln205_41064258

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1451" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1573  %trunc_ln205_91000208 = xor i2 %empty_102, %empty_101

]]></Node>
<StgValue><ssdm name="trunc_ln205_91000208"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1452" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1311  %xor_ln225_30 = xor i8 %xor_ln225_29, %xor_ln225_26

]]></Node>
<StgValue><ssdm name="xor_ln225_30"/></StgValue>
</operation>

<operation id="1453" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1312  %RoundKey_1_addr_34 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_34"/></StgValue>
</operation>

<operation id="1454" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1313  store i8 %xor_ln225_30, i8* %RoundKey_1_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1455" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1314  %xor_ln226_30 = xor i8 %xor_ln226_29, %xor_ln226_26

]]></Node>
<StgValue><ssdm name="xor_ln226_30"/></StgValue>
</operation>

<operation id="1456" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1315  %RoundKey_2_addr_34 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_34"/></StgValue>
</operation>

<operation id="1457" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1316  store i8 %xor_ln226_30, i8* %RoundKey_2_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1458" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1317  %xor_ln227_30 = xor i8 %xor_ln227_29, %xor_ln227_26

]]></Node>
<StgValue><ssdm name="xor_ln227_30"/></StgValue>
</operation>

<operation id="1459" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1318  %RoundKey_3_addr_34 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_34"/></StgValue>
</operation>

<operation id="1460" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1319  store i8 %xor_ln227_30, i8* %RoundKey_3_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1461" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1324  %RoundKey_1_addr_35 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_35"/></StgValue>
</operation>

<operation id="1462" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1325  store i8 %xor_ln225_31, i8* %RoundKey_1_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1327  %RoundKey_2_addr_35 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_35"/></StgValue>
</operation>

<operation id="1464" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1328  store i8 %xor_ln226_31, i8* %RoundKey_2_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1465" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1330  %RoundKey_3_addr_35 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_35"/></StgValue>
</operation>

<operation id="1466" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1331  store i8 %xor_ln227_31, i8* %RoundKey_3_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1467" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1360  %sbox_load_33 = load i32* %sbox_addr_33, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_33"/></StgValue>
</operation>

<operation id="1468" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1362  %trunc_ln203_81044270 = xor i2 %empty_78, %trunc_ln203_41068276

]]></Node>
<StgValue><ssdm name="trunc_ln203_81044270"/></StgValue>
</operation>

<operation id="1469" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1363  %tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_81044270, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1470" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1364  %empty_79 = or i5 %tmp_65, 7

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1471" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1365  %icmp_ln203_8 = icmp ugt i5 %tmp_65, %empty_79

]]></Node>
<StgValue><ssdm name="icmp_ln203_8"/></StgValue>
</operation>

<operation id="1472" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1366  %zext_ln203_42 = zext i5 %tmp_65 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_42"/></StgValue>
</operation>

<operation id="1473" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1367  %zext_ln203_43 = zext i5 %empty_79 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_43"/></StgValue>
</operation>

<operation id="1474" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1368  %tmp_66 = call i32 @llvm.part.select.i32(i32 %sbox_load_33, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1475" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1369  %sub_ln203_24 = sub i6 %zext_ln203_42, %zext_ln203_43

]]></Node>
<StgValue><ssdm name="sub_ln203_24"/></StgValue>
</operation>

<operation id="1476" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1370  %xor_ln203_13 = xor i6 %zext_ln203_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_13"/></StgValue>
</operation>

<operation id="1477" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1371  %sub_ln203_25 = sub i6 %zext_ln203_43, %zext_ln203_42

]]></Node>
<StgValue><ssdm name="sub_ln203_25"/></StgValue>
</operation>

<operation id="1478" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1372  %select_ln203_24 = select i1 %icmp_ln203_8, i6 %sub_ln203_24, i6 %sub_ln203_25

]]></Node>
<StgValue><ssdm name="select_ln203_24"/></StgValue>
</operation>

<operation id="1479" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1373  %select_ln203_25 = select i1 %icmp_ln203_8, i32 %tmp_66, i32 %sbox_load_33

]]></Node>
<StgValue><ssdm name="select_ln203_25"/></StgValue>
</operation>

<operation id="1480" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1374  %select_ln203_26 = select i1 %icmp_ln203_8, i6 %xor_ln203_13, i6 %zext_ln203_42

]]></Node>
<StgValue><ssdm name="select_ln203_26"/></StgValue>
</operation>

<operation id="1481" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1375  %sub_ln203_26 = sub i6 31, %select_ln203_24

]]></Node>
<StgValue><ssdm name="sub_ln203_26"/></StgValue>
</operation>

<operation id="1482" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1376  %zext_ln203_44 = zext i6 %select_ln203_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_44"/></StgValue>
</operation>

<operation id="1483" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1377  %zext_ln203_45 = zext i6 %sub_ln203_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_45"/></StgValue>
</operation>

<operation id="1484" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1378  %lshr_ln203_25 = lshr i32 %select_ln203_25, %zext_ln203_44

]]></Node>
<StgValue><ssdm name="lshr_ln203_25"/></StgValue>
</operation>

<operation id="1485" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1379  %lshr_ln203_26 = lshr i32 -1, %zext_ln203_45

]]></Node>
<StgValue><ssdm name="lshr_ln203_26"/></StgValue>
</operation>

<operation id="1486" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1380  %and_ln203_8 = and i32 %lshr_ln203_25, %lshr_ln203_26

]]></Node>
<StgValue><ssdm name="and_ln203_8"/></StgValue>
</operation>

<operation id="1487" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1381  %trunc_ln203_11 = trunc i32 %and_ln203_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_11"/></StgValue>
</operation>

<operation id="1488" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1385  %sbox_load_34 = load i32* %sbox_addr_34, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_34"/></StgValue>
</operation>

<operation id="1489" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1388  %tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_81042268, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1490" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1389  %empty_81 = or i5 %tmp_67, 7

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1491" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1390  %icmp_ln204_8 = icmp ugt i5 %tmp_67, %empty_81

]]></Node>
<StgValue><ssdm name="icmp_ln204_8"/></StgValue>
</operation>

<operation id="1492" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1391  %zext_ln204_42 = zext i5 %tmp_67 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_42"/></StgValue>
</operation>

<operation id="1493" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1392  %zext_ln204_43 = zext i5 %empty_81 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_43"/></StgValue>
</operation>

<operation id="1494" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1393  %tmp_68 = call i32 @llvm.part.select.i32(i32 %sbox_load_34, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1495" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1394  %sub_ln204_24 = sub i6 %zext_ln204_42, %zext_ln204_43

]]></Node>
<StgValue><ssdm name="sub_ln204_24"/></StgValue>
</operation>

<operation id="1496" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1395  %xor_ln204_13 = xor i6 %zext_ln204_42, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_13"/></StgValue>
</operation>

<operation id="1497" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1396  %sub_ln204_25 = sub i6 %zext_ln204_43, %zext_ln204_42

]]></Node>
<StgValue><ssdm name="sub_ln204_25"/></StgValue>
</operation>

<operation id="1498" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1397  %select_ln204_24 = select i1 %icmp_ln204_8, i6 %sub_ln204_24, i6 %sub_ln204_25

]]></Node>
<StgValue><ssdm name="select_ln204_24"/></StgValue>
</operation>

<operation id="1499" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1398  %select_ln204_25 = select i1 %icmp_ln204_8, i32 %tmp_68, i32 %sbox_load_34

]]></Node>
<StgValue><ssdm name="select_ln204_25"/></StgValue>
</operation>

<operation id="1500" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1399  %select_ln204_26 = select i1 %icmp_ln204_8, i6 %xor_ln204_13, i6 %zext_ln204_42

]]></Node>
<StgValue><ssdm name="select_ln204_26"/></StgValue>
</operation>

<operation id="1501" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1400  %sub_ln204_26 = sub i6 31, %select_ln204_24

]]></Node>
<StgValue><ssdm name="sub_ln204_26"/></StgValue>
</operation>

<operation id="1502" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1401  %zext_ln204_44 = zext i6 %select_ln204_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_44"/></StgValue>
</operation>

<operation id="1503" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1402  %zext_ln204_45 = zext i6 %sub_ln204_26 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_45"/></StgValue>
</operation>

<operation id="1504" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1403  %lshr_ln204_25 = lshr i32 %select_ln204_25, %zext_ln204_44

]]></Node>
<StgValue><ssdm name="lshr_ln204_25"/></StgValue>
</operation>

<operation id="1505" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1404  %lshr_ln204_26 = lshr i32 -1, %zext_ln204_45

]]></Node>
<StgValue><ssdm name="lshr_ln204_26"/></StgValue>
</operation>

<operation id="1506" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1405  %and_ln204_8 = and i32 %lshr_ln204_25, %lshr_ln204_26

]]></Node>
<StgValue><ssdm name="and_ln204_8"/></StgValue>
</operation>

<operation id="1507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1406  %trunc_ln204_11 = trunc i32 %and_ln204_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_11"/></StgValue>
</operation>

<operation id="1508" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1434  %RoundKey_0_addr_36 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_36"/></StgValue>
</operation>

<operation id="1509" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1435  store i8 %xor_ln224_32, i8* %RoundKey_0_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1510" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1436  %xor_ln225_32 = xor i8 %trunc_ln203_11, %xor_ln225_28

]]></Node>
<StgValue><ssdm name="xor_ln225_32"/></StgValue>
</operation>

<operation id="1511" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1439  %xor_ln226_32 = xor i8 %trunc_ln204_11, %xor_ln226_28

]]></Node>
<StgValue><ssdm name="xor_ln226_32"/></StgValue>
</operation>

<operation id="1512" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1445  %xor_ln224_33 = xor i8 %xor_ln224_32, %xor_ln224_29

]]></Node>
<StgValue><ssdm name="xor_ln224_33"/></StgValue>
</operation>

<operation id="1513" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1446  %RoundKey_0_addr_37 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_37"/></StgValue>
</operation>

<operation id="1514" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1447  store i8 %xor_ln224_33, i8* %RoundKey_0_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1515" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1457  %xor_ln224_34 = xor i8 %xor_ln224_32, %xor_ln224_26

]]></Node>
<StgValue><ssdm name="xor_ln224_34"/></StgValue>
</operation>

<operation id="1516" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1466  %xor_ln227_34 = xor i8 %xor_ln227_32, %xor_ln227_26

]]></Node>
<StgValue><ssdm name="xor_ln227_34"/></StgValue>
</operation>

<operation id="1517" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1469  %xor_ln224_35 = xor i8 %xor_ln224_34, %xor_ln224_31

]]></Node>
<StgValue><ssdm name="xor_ln224_35"/></StgValue>
</operation>

<operation id="1518" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1478  %xor_ln227_35 = xor i8 %xor_ln227_34, %xor_ln227_31

]]></Node>
<StgValue><ssdm name="xor_ln227_35"/></StgValue>
</operation>

<operation id="1519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1485  %empty_84 = trunc i32 %and_ln203_8 to i2

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1520" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1486  %empty_85 = xor i2 %empty_68, %trunc_ln202_81046272

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1521" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1487  %empty_86 = xor i2 %empty_76, %xor_ln202_4

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1522" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1488  %empty_87 = xor i2 %empty_85, %empty_84

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1523" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1489  %trunc_ln202_91006214 = xor i2 %empty_87, %empty_86

]]></Node>
<StgValue><ssdm name="trunc_ln202_91006214"/></StgValue>
</operation>

<operation id="1524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:1513  %empty_89 = trunc i32 %and_ln204_8 to i2

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1525" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1514  %empty_90 = xor i2 %empty_70, %trunc_ln203_81044270

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1526" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1515  %empty_91 = xor i2 %empty_78, %xor_ln203_4

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1527" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1516  %empty_92 = xor i2 %empty_90, %empty_89

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1528" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:1517  %trunc_ln203_91004212 = xor i2 %empty_92, %empty_91

]]></Node>
<StgValue><ssdm name="trunc_ln203_91004212"/></StgValue>
</operation>

<operation id="1529" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1537  %lshr_ln204_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_35, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln204_9"/></StgValue>
</operation>

<operation id="1530" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1538  %zext_ln204_9 = zext i6 %lshr_ln204_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln204_9"/></StgValue>
</operation>

<operation id="1531" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1539  %sbox_addr_38 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_9

]]></Node>
<StgValue><ssdm name="sbox_addr_38"/></StgValue>
</operation>

<operation id="1532" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1540  %sbox_load_38 = load i32* %sbox_addr_38, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_38"/></StgValue>
</operation>

<operation id="1533" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1565  %lshr_ln205_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_35, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln205_9"/></StgValue>
</operation>

<operation id="1534" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1566  %zext_ln205_9 = zext i6 %lshr_ln205_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln205_9"/></StgValue>
</operation>

<operation id="1535" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1567  %sbox_addr_39 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_9

]]></Node>
<StgValue><ssdm name="sbox_addr_39"/></StgValue>
</operation>

<operation id="1536" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1568  %sbox_load_39 = load i32* %sbox_addr_39, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1437  %RoundKey_1_addr_36 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_36"/></StgValue>
</operation>

<operation id="1538" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1438  store i8 %xor_ln225_32, i8* %RoundKey_1_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1440  %RoundKey_2_addr_36 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_36"/></StgValue>
</operation>

<operation id="1540" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1441  store i8 %xor_ln226_32, i8* %RoundKey_2_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1541" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1443  %RoundKey_3_addr_36 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_36"/></StgValue>
</operation>

<operation id="1542" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1444  store i8 %xor_ln227_32, i8* %RoundKey_3_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1543" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1448  %xor_ln225_33 = xor i8 %xor_ln225_32, %xor_ln225_29

]]></Node>
<StgValue><ssdm name="xor_ln225_33"/></StgValue>
</operation>

<operation id="1544" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1449  %RoundKey_1_addr_37 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_37"/></StgValue>
</operation>

<operation id="1545" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1450  store i8 %xor_ln225_33, i8* %RoundKey_1_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1546" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1451  %xor_ln226_33 = xor i8 %xor_ln226_32, %xor_ln226_29

]]></Node>
<StgValue><ssdm name="xor_ln226_33"/></StgValue>
</operation>

<operation id="1547" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1452  %RoundKey_2_addr_37 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_37"/></StgValue>
</operation>

<operation id="1548" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1453  store i8 %xor_ln226_33, i8* %RoundKey_2_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1549" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1454  %xor_ln227_33 = xor i8 %xor_ln227_32, %xor_ln227_29

]]></Node>
<StgValue><ssdm name="xor_ln227_33"/></StgValue>
</operation>

<operation id="1550" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1455  %RoundKey_3_addr_37 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_37"/></StgValue>
</operation>

<operation id="1551" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1456  store i8 %xor_ln227_33, i8* %RoundKey_3_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1552" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1458  %RoundKey_0_addr_38 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_38"/></StgValue>
</operation>

<operation id="1553" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1459  store i8 %xor_ln224_34, i8* %RoundKey_0_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1554" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1460  %xor_ln225_34 = xor i8 %xor_ln225_32, %xor_ln225_26

]]></Node>
<StgValue><ssdm name="xor_ln225_34"/></StgValue>
</operation>

<operation id="1555" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1463  %xor_ln226_34 = xor i8 %xor_ln226_32, %xor_ln226_26

]]></Node>
<StgValue><ssdm name="xor_ln226_34"/></StgValue>
</operation>

<operation id="1556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1470  %RoundKey_0_addr_39 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_39"/></StgValue>
</operation>

<operation id="1557" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1471  store i8 %xor_ln224_35, i8* %RoundKey_0_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1558" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1472  %xor_ln225_35 = xor i8 %xor_ln225_34, %xor_ln225_31

]]></Node>
<StgValue><ssdm name="xor_ln225_35"/></StgValue>
</operation>

<operation id="1559" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1475  %xor_ln226_35 = xor i8 %xor_ln226_34, %xor_ln226_31

]]></Node>
<StgValue><ssdm name="xor_ln226_35"/></StgValue>
</operation>

<operation id="1560" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1481  %lshr_ln202_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_35, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln202_9"/></StgValue>
</operation>

<operation id="1561" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1482  %zext_ln202_9 = zext i6 %lshr_ln202_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln202_9"/></StgValue>
</operation>

<operation id="1562" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1483  %sbox_addr_36 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_9

]]></Node>
<StgValue><ssdm name="sbox_addr_36"/></StgValue>
</operation>

<operation id="1563" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1484  %sbox_load_36 = load i32* %sbox_addr_36, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_36"/></StgValue>
</operation>

<operation id="1564" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1509  %lshr_ln203_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_35, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="lshr_ln203_9"/></StgValue>
</operation>

<operation id="1565" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader:1510  %zext_ln203_9 = zext i6 %lshr_ln203_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="1566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1511  %sbox_addr_37 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="sbox_addr_37"/></StgValue>
</operation>

<operation id="1567" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1512  %sbox_load_37 = load i32* %sbox_addr_37, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_37"/></StgValue>
</operation>

<operation id="1568" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1540  %sbox_load_38 = load i32* %sbox_addr_38, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_38"/></StgValue>
</operation>

<operation id="1569" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1546  %tmp_75 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_91002210, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1547  %empty_98 = or i5 %tmp_75, 7

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1571" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1548  %icmp_ln204_9 = icmp ugt i5 %tmp_75, %empty_98

]]></Node>
<StgValue><ssdm name="icmp_ln204_9"/></StgValue>
</operation>

<operation id="1572" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1549  %zext_ln204_46 = zext i5 %tmp_75 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_46"/></StgValue>
</operation>

<operation id="1573" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1550  %zext_ln204_47 = zext i5 %empty_98 to i6

]]></Node>
<StgValue><ssdm name="zext_ln204_47"/></StgValue>
</operation>

<operation id="1574" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1551  %tmp_76 = call i32 @llvm.part.select.i32(i32 %sbox_load_38, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1575" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1552  %sub_ln204_27 = sub i6 %zext_ln204_46, %zext_ln204_47

]]></Node>
<StgValue><ssdm name="sub_ln204_27"/></StgValue>
</operation>

<operation id="1576" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1553  %xor_ln204_14 = xor i6 %zext_ln204_46, 31

]]></Node>
<StgValue><ssdm name="xor_ln204_14"/></StgValue>
</operation>

<operation id="1577" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1554  %sub_ln204_28 = sub i6 %zext_ln204_47, %zext_ln204_46

]]></Node>
<StgValue><ssdm name="sub_ln204_28"/></StgValue>
</operation>

<operation id="1578" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1555  %select_ln204_27 = select i1 %icmp_ln204_9, i6 %sub_ln204_27, i6 %sub_ln204_28

]]></Node>
<StgValue><ssdm name="select_ln204_27"/></StgValue>
</operation>

<operation id="1579" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1556  %select_ln204_28 = select i1 %icmp_ln204_9, i32 %tmp_76, i32 %sbox_load_38

]]></Node>
<StgValue><ssdm name="select_ln204_28"/></StgValue>
</operation>

<operation id="1580" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1557  %select_ln204_29 = select i1 %icmp_ln204_9, i6 %xor_ln204_14, i6 %zext_ln204_46

]]></Node>
<StgValue><ssdm name="select_ln204_29"/></StgValue>
</operation>

<operation id="1581" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1558  %sub_ln204_29 = sub i6 31, %select_ln204_27

]]></Node>
<StgValue><ssdm name="sub_ln204_29"/></StgValue>
</operation>

<operation id="1582" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1559  %zext_ln204_48 = zext i6 %select_ln204_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_48"/></StgValue>
</operation>

<operation id="1583" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1560  %zext_ln204_49 = zext i6 %sub_ln204_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln204_49"/></StgValue>
</operation>

<operation id="1584" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1561  %lshr_ln204_27 = lshr i32 %select_ln204_28, %zext_ln204_48

]]></Node>
<StgValue><ssdm name="lshr_ln204_27"/></StgValue>
</operation>

<operation id="1585" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1562  %lshr_ln204_28 = lshr i32 -1, %zext_ln204_49

]]></Node>
<StgValue><ssdm name="lshr_ln204_28"/></StgValue>
</operation>

<operation id="1586" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1563  %and_ln204_9 = and i32 %lshr_ln204_27, %lshr_ln204_28

]]></Node>
<StgValue><ssdm name="and_ln204_9"/></StgValue>
</operation>

<operation id="1587" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1564  %trunc_ln204_12 = trunc i32 %and_ln204_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln204_12"/></StgValue>
</operation>

<operation id="1588" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1568  %sbox_load_39 = load i32* %sbox_addr_39, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_39"/></StgValue>
</operation>

<operation id="1589" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1574  %tmp_77 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_91000208, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1590" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1575  %empty_103 = or i5 %tmp_77, 7

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1591" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1576  %icmp_ln205_9 = icmp ugt i5 %tmp_77, %empty_103

]]></Node>
<StgValue><ssdm name="icmp_ln205_9"/></StgValue>
</operation>

<operation id="1592" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1577  %zext_ln205_46 = zext i5 %tmp_77 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_46"/></StgValue>
</operation>

<operation id="1593" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1578  %zext_ln205_47 = zext i5 %empty_103 to i6

]]></Node>
<StgValue><ssdm name="zext_ln205_47"/></StgValue>
</operation>

<operation id="1594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1579  %tmp_78 = call i32 @llvm.part.select.i32(i32 %sbox_load_39, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1595" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1580  %sub_ln205_27 = sub i6 %zext_ln205_46, %zext_ln205_47

]]></Node>
<StgValue><ssdm name="sub_ln205_27"/></StgValue>
</operation>

<operation id="1596" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1581  %xor_ln205_15 = xor i6 %zext_ln205_46, 31

]]></Node>
<StgValue><ssdm name="xor_ln205_15"/></StgValue>
</operation>

<operation id="1597" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1582  %sub_ln205_28 = sub i6 %zext_ln205_47, %zext_ln205_46

]]></Node>
<StgValue><ssdm name="sub_ln205_28"/></StgValue>
</operation>

<operation id="1598" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1583  %select_ln205_27 = select i1 %icmp_ln205_9, i6 %sub_ln205_27, i6 %sub_ln205_28

]]></Node>
<StgValue><ssdm name="select_ln205_27"/></StgValue>
</operation>

<operation id="1599" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1584  %select_ln205_28 = select i1 %icmp_ln205_9, i32 %tmp_78, i32 %sbox_load_39

]]></Node>
<StgValue><ssdm name="select_ln205_28"/></StgValue>
</operation>

<operation id="1600" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1585  %select_ln205_29 = select i1 %icmp_ln205_9, i6 %xor_ln205_15, i6 %zext_ln205_46

]]></Node>
<StgValue><ssdm name="select_ln205_29"/></StgValue>
</operation>

<operation id="1601" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1586  %sub_ln205_29 = sub i6 31, %select_ln205_27

]]></Node>
<StgValue><ssdm name="sub_ln205_29"/></StgValue>
</operation>

<operation id="1602" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1587  %zext_ln205_48 = zext i6 %select_ln205_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_48"/></StgValue>
</operation>

<operation id="1603" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1588  %zext_ln205_49 = zext i6 %sub_ln205_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln205_49"/></StgValue>
</operation>

<operation id="1604" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1589  %lshr_ln205_27 = lshr i32 %select_ln205_28, %zext_ln205_48

]]></Node>
<StgValue><ssdm name="lshr_ln205_27"/></StgValue>
</operation>

<operation id="1605" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1590  %lshr_ln205_28 = lshr i32 -1, %zext_ln205_49

]]></Node>
<StgValue><ssdm name="lshr_ln205_28"/></StgValue>
</operation>

<operation id="1606" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1591  %and_ln205_9 = and i32 %lshr_ln205_27, %lshr_ln205_28

]]></Node>
<StgValue><ssdm name="and_ln205_9"/></StgValue>
</operation>

<operation id="1607" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1592  %trunc_ln205_12 = trunc i32 %and_ln205_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln205_12"/></StgValue>
</operation>

<operation id="1608" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1600  %xor_ln226_36 = xor i8 %trunc_ln204_12, %xor_ln226_32

]]></Node>
<StgValue><ssdm name="xor_ln226_36"/></StgValue>
</operation>

<operation id="1609" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1603  %xor_ln227_36 = xor i8 %trunc_ln205_12, %xor_ln227_32

]]></Node>
<StgValue><ssdm name="xor_ln227_36"/></StgValue>
</operation>

<operation id="1610" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1612  %xor_ln226_37 = xor i8 %trunc_ln204_12, %xor_ln226_29

]]></Node>
<StgValue><ssdm name="xor_ln226_37"/></StgValue>
</operation>

<operation id="1611" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1615  %xor_ln227_37 = xor i8 %trunc_ln205_12, %xor_ln227_29

]]></Node>
<StgValue><ssdm name="xor_ln227_37"/></StgValue>
</operation>

<operation id="1612" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1636  %xor_ln226_39 = xor i8 %xor_ln226_37, %xor_ln226_31

]]></Node>
<StgValue><ssdm name="xor_ln226_39"/></StgValue>
</operation>

<operation id="1613" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1639  %xor_ln227_39 = xor i8 %xor_ln227_37, %xor_ln227_31

]]></Node>
<StgValue><ssdm name="xor_ln227_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1285  %RoundKey_0_addr_32 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_32"/></StgValue>
</operation>

<operation id="1615" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1286  store i8 %xor_ln224_28, i8* %RoundKey_0_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1297  %RoundKey_0_addr_33 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_33"/></StgValue>
</operation>

<operation id="1617" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1298  store i8 %xor_ln224_29, i8* %RoundKey_0_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1618" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1461  %RoundKey_1_addr_38 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_38"/></StgValue>
</operation>

<operation id="1619" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1462  store i8 %xor_ln225_34, i8* %RoundKey_1_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1620" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1464  %RoundKey_2_addr_38 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_38"/></StgValue>
</operation>

<operation id="1621" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1465  store i8 %xor_ln226_34, i8* %RoundKey_2_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1467  %RoundKey_3_addr_38 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_38"/></StgValue>
</operation>

<operation id="1623" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1468  store i8 %xor_ln227_34, i8* %RoundKey_3_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1624" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1473  %RoundKey_1_addr_39 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_39"/></StgValue>
</operation>

<operation id="1625" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1474  store i8 %xor_ln225_35, i8* %RoundKey_1_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1626" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1476  %RoundKey_2_addr_39 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_39"/></StgValue>
</operation>

<operation id="1627" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1477  store i8 %xor_ln226_35, i8* %RoundKey_2_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1628" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1479  %RoundKey_3_addr_39 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_39"/></StgValue>
</operation>

<operation id="1629" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1480  store i8 %xor_ln227_35, i8* %RoundKey_3_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1630" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1484  %sbox_load_36 = load i32* %sbox_addr_36, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_36"/></StgValue>
</operation>

<operation id="1631" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1490  %tmp_71 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_91006214, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1632" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1491  %empty_88 = or i5 %tmp_71, 7

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1633" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1492  %icmp_ln202_9 = icmp ugt i5 %tmp_71, %empty_88

]]></Node>
<StgValue><ssdm name="icmp_ln202_9"/></StgValue>
</operation>

<operation id="1634" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1493  %zext_ln202_46 = zext i5 %tmp_71 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_46"/></StgValue>
</operation>

<operation id="1635" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1494  %zext_ln202_47 = zext i5 %empty_88 to i6

]]></Node>
<StgValue><ssdm name="zext_ln202_47"/></StgValue>
</operation>

<operation id="1636" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1495  %tmp_72 = call i32 @llvm.part.select.i32(i32 %sbox_load_36, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1637" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1496  %sub_ln202_27 = sub i6 %zext_ln202_46, %zext_ln202_47

]]></Node>
<StgValue><ssdm name="sub_ln202_27"/></StgValue>
</operation>

<operation id="1638" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1497  %xor_ln202_14 = xor i6 %zext_ln202_46, 31

]]></Node>
<StgValue><ssdm name="xor_ln202_14"/></StgValue>
</operation>

<operation id="1639" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1498  %sub_ln202_28 = sub i6 %zext_ln202_47, %zext_ln202_46

]]></Node>
<StgValue><ssdm name="sub_ln202_28"/></StgValue>
</operation>

<operation id="1640" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1499  %select_ln202_27 = select i1 %icmp_ln202_9, i6 %sub_ln202_27, i6 %sub_ln202_28

]]></Node>
<StgValue><ssdm name="select_ln202_27"/></StgValue>
</operation>

<operation id="1641" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1500  %select_ln202_28 = select i1 %icmp_ln202_9, i32 %tmp_72, i32 %sbox_load_36

]]></Node>
<StgValue><ssdm name="select_ln202_28"/></StgValue>
</operation>

<operation id="1642" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1501  %select_ln202_29 = select i1 %icmp_ln202_9, i6 %xor_ln202_14, i6 %zext_ln202_46

]]></Node>
<StgValue><ssdm name="select_ln202_29"/></StgValue>
</operation>

<operation id="1643" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1502  %sub_ln202_29 = sub i6 31, %select_ln202_27

]]></Node>
<StgValue><ssdm name="sub_ln202_29"/></StgValue>
</operation>

<operation id="1644" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1503  %zext_ln202_48 = zext i6 %select_ln202_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_48"/></StgValue>
</operation>

<operation id="1645" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1504  %zext_ln202_49 = zext i6 %sub_ln202_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln202_49"/></StgValue>
</operation>

<operation id="1646" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1505  %lshr_ln202_27 = lshr i32 %select_ln202_28, %zext_ln202_48

]]></Node>
<StgValue><ssdm name="lshr_ln202_27"/></StgValue>
</operation>

<operation id="1647" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1506  %lshr_ln202_28 = lshr i32 -1, %zext_ln202_49

]]></Node>
<StgValue><ssdm name="lshr_ln202_28"/></StgValue>
</operation>

<operation id="1648" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1507  %and_ln202_9 = and i32 %lshr_ln202_27, %lshr_ln202_28

]]></Node>
<StgValue><ssdm name="and_ln202_9"/></StgValue>
</operation>

<operation id="1649" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1508  %trunc_ln202_12 = trunc i32 %and_ln202_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln202_12"/></StgValue>
</operation>

<operation id="1650" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1512  %sbox_load_37 = load i32* %sbox_addr_37, align 4

]]></Node>
<StgValue><ssdm name="sbox_load_37"/></StgValue>
</operation>

<operation id="1651" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:1518  %tmp_73 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_91004212, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1519  %empty_93 = or i5 %tmp_73, 7

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1653" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1520  %icmp_ln203_9 = icmp ugt i5 %tmp_73, %empty_93

]]></Node>
<StgValue><ssdm name="icmp_ln203_9"/></StgValue>
</operation>

<operation id="1654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1521  %zext_ln203_46 = zext i5 %tmp_73 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_46"/></StgValue>
</operation>

<operation id="1655" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1522  %zext_ln203_47 = zext i5 %empty_93 to i6

]]></Node>
<StgValue><ssdm name="zext_ln203_47"/></StgValue>
</operation>

<operation id="1656" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1523  %tmp_74 = call i32 @llvm.part.select.i32(i32 %sbox_load_37, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1657" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1524  %sub_ln203_27 = sub i6 %zext_ln203_46, %zext_ln203_47

]]></Node>
<StgValue><ssdm name="sub_ln203_27"/></StgValue>
</operation>

<operation id="1658" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1525  %xor_ln203_14 = xor i6 %zext_ln203_46, 31

]]></Node>
<StgValue><ssdm name="xor_ln203_14"/></StgValue>
</operation>

<operation id="1659" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1526  %sub_ln203_28 = sub i6 %zext_ln203_47, %zext_ln203_46

]]></Node>
<StgValue><ssdm name="sub_ln203_28"/></StgValue>
</operation>

<operation id="1660" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1527  %select_ln203_27 = select i1 %icmp_ln203_9, i6 %sub_ln203_27, i6 %sub_ln203_28

]]></Node>
<StgValue><ssdm name="select_ln203_27"/></StgValue>
</operation>

<operation id="1661" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1528  %select_ln203_28 = select i1 %icmp_ln203_9, i32 %tmp_74, i32 %sbox_load_37

]]></Node>
<StgValue><ssdm name="select_ln203_28"/></StgValue>
</operation>

<operation id="1662" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:1529  %select_ln203_29 = select i1 %icmp_ln203_9, i6 %xor_ln203_14, i6 %zext_ln203_46

]]></Node>
<StgValue><ssdm name="select_ln203_29"/></StgValue>
</operation>

<operation id="1663" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:1530  %sub_ln203_29 = sub i6 31, %select_ln203_27

]]></Node>
<StgValue><ssdm name="sub_ln203_29"/></StgValue>
</operation>

<operation id="1664" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1531  %zext_ln203_48 = zext i6 %select_ln203_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_48"/></StgValue>
</operation>

<operation id="1665" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:1532  %zext_ln203_49 = zext i6 %sub_ln203_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln203_49"/></StgValue>
</operation>

<operation id="1666" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1533  %lshr_ln203_27 = lshr i32 %select_ln203_28, %zext_ln203_48

]]></Node>
<StgValue><ssdm name="lshr_ln203_27"/></StgValue>
</operation>

<operation id="1667" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1534  %lshr_ln203_28 = lshr i32 -1, %zext_ln203_49

]]></Node>
<StgValue><ssdm name="lshr_ln203_28"/></StgValue>
</operation>

<operation id="1668" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1535  %and_ln203_9 = and i32 %lshr_ln203_27, %lshr_ln203_28

]]></Node>
<StgValue><ssdm name="and_ln203_9"/></StgValue>
</operation>

<operation id="1669" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1536  %trunc_ln203_12 = trunc i32 %and_ln203_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln203_12"/></StgValue>
</operation>

<operation id="1670" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1593  %xor_ln207_4 = xor i8 %trunc_ln202_12, 54

]]></Node>
<StgValue><ssdm name="xor_ln207_4"/></StgValue>
</operation>

<operation id="1671" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1594  %xor_ln224_36 = xor i8 %xor_ln207_4, %xor_ln224_32

]]></Node>
<StgValue><ssdm name="xor_ln224_36"/></StgValue>
</operation>

<operation id="1672" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1597  %xor_ln225_36 = xor i8 %trunc_ln203_12, %xor_ln225_32

]]></Node>
<StgValue><ssdm name="xor_ln225_36"/></StgValue>
</operation>

<operation id="1673" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1606  %xor_ln224_37 = xor i8 %xor_ln207_4, %xor_ln224_29

]]></Node>
<StgValue><ssdm name="xor_ln224_37"/></StgValue>
</operation>

<operation id="1674" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1609  %xor_ln225_37 = xor i8 %trunc_ln203_12, %xor_ln225_29

]]></Node>
<StgValue><ssdm name="xor_ln225_37"/></StgValue>
</operation>

<operation id="1675" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1618  %xor_ln224_38 = xor i8 %xor_ln224_37, %xor_ln224_34

]]></Node>
<StgValue><ssdm name="xor_ln224_38"/></StgValue>
</operation>

<operation id="1676" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1621  %xor_ln225_38 = xor i8 %xor_ln225_37, %xor_ln225_34

]]></Node>
<StgValue><ssdm name="xor_ln225_38"/></StgValue>
</operation>

<operation id="1677" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1624  %xor_ln226_38 = xor i8 %xor_ln226_37, %xor_ln226_34

]]></Node>
<StgValue><ssdm name="xor_ln226_38"/></StgValue>
</operation>

<operation id="1678" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1627  %xor_ln227_38 = xor i8 %xor_ln227_37, %xor_ln227_34

]]></Node>
<StgValue><ssdm name="xor_ln227_38"/></StgValue>
</operation>

<operation id="1679" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1630  %xor_ln224_39 = xor i8 %xor_ln224_37, %xor_ln224_31

]]></Node>
<StgValue><ssdm name="xor_ln224_39"/></StgValue>
</operation>

<operation id="1680" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1633  %xor_ln225_39 = xor i8 %xor_ln225_37, %xor_ln225_31

]]></Node>
<StgValue><ssdm name="xor_ln225_39"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1681" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1595  %RoundKey_0_addr_40 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_40"/></StgValue>
</operation>

<operation id="1682" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1596  store i8 %xor_ln224_36, i8* %RoundKey_0_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1683" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1598  %RoundKey_1_addr_40 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_40"/></StgValue>
</operation>

<operation id="1684" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1599  store i8 %xor_ln225_36, i8* %RoundKey_1_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1685" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1601  %RoundKey_2_addr_40 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_40"/></StgValue>
</operation>

<operation id="1686" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1602  store i8 %xor_ln226_36, i8* %RoundKey_2_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1687" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1604  %RoundKey_3_addr_40 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_40"/></StgValue>
</operation>

<operation id="1688" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1605  store i8 %xor_ln227_36, i8* %RoundKey_3_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1689" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1607  %RoundKey_0_addr_41 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_41"/></StgValue>
</operation>

<operation id="1690" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1608  store i8 %xor_ln224_37, i8* %RoundKey_0_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1691" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1610  %RoundKey_1_addr_41 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_41"/></StgValue>
</operation>

<operation id="1692" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1611  store i8 %xor_ln225_37, i8* %RoundKey_1_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1693" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1613  %RoundKey_2_addr_41 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_41"/></StgValue>
</operation>

<operation id="1694" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1614  store i8 %xor_ln226_37, i8* %RoundKey_2_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1695" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1616  %RoundKey_3_addr_41 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_41"/></StgValue>
</operation>

<operation id="1696" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1617  store i8 %xor_ln227_37, i8* %RoundKey_3_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1697" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_3), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1698" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_2), !map !56

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1699" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_1), !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1700" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_0), !map !68

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1701" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_3), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1702" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_2), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1703" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_1), !map !86

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1704" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_0), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1705" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1706" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln162"/></StgValue>
</operation>

<operation id="1707" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1619  %RoundKey_0_addr_42 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_42"/></StgValue>
</operation>

<operation id="1708" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1620  store i8 %xor_ln224_38, i8* %RoundKey_0_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1709" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1622  %RoundKey_1_addr_42 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_42"/></StgValue>
</operation>

<operation id="1710" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1623  store i8 %xor_ln225_38, i8* %RoundKey_1_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1711" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1625  %RoundKey_2_addr_42 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_42"/></StgValue>
</operation>

<operation id="1712" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1626  store i8 %xor_ln226_38, i8* %RoundKey_2_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1628  %RoundKey_3_addr_42 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_42"/></StgValue>
</operation>

<operation id="1714" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1629  store i8 %xor_ln227_38, i8* %RoundKey_3_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1631  %RoundKey_0_addr_43 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="RoundKey_0_addr_43"/></StgValue>
</operation>

<operation id="1716" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1632  store i8 %xor_ln224_39, i8* %RoundKey_0_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="1717" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1634  %RoundKey_1_addr_43 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="RoundKey_1_addr_43"/></StgValue>
</operation>

<operation id="1718" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1635  store i8 %xor_ln225_39, i8* %RoundKey_1_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="1719" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1637  %RoundKey_2_addr_43 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="RoundKey_2_addr_43"/></StgValue>
</operation>

<operation id="1720" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1638  store i8 %xor_ln226_39, i8* %RoundKey_2_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="1721" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1640  %RoundKey_3_addr_43 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="RoundKey_3_addr_43"/></StgValue>
</operation>

<operation id="1722" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.preheader.preheader:1641  store i8 %xor_ln227_39, i8* %RoundKey_3_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="1723" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0">
<![CDATA[
.preheader.preheader:1642  ret void

]]></Node>
<StgValue><ssdm name="ret_ln229"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
