
*** Running vivado
    with args -log Tracking_IP_v1_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Tracking_IP_v1_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Tracking_IP_v1_0.tcl -notrace
Command: synth_design -top Tracking_IP_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7440 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 303.473 ; gain = 96.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Tracking_IP_v1_0' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/hdl/Tracking_IP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Tracking_IP_v1_0_S00_AXI' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/hdl/Tracking_IP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'track' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/track_top.v:1]
INFO: [Synth 8-638] synthesizing module 'tracking_fsm' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/fsm.v:1]
	Parameter RESET bound to: 2'b00 
	Parameter NEW bound to: 2'b11 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'tracking_fsm' (1#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/fsm.v:1]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/datapath.v:1]
INFO: [Synth 8-638] synthesizing module 'register' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/datapath.v:85]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (2#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/datapath.v:85]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/datapath.v:102]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/datapath.v:102]
INFO: [Synth 8-638] synthesizing module 'abs' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/abs.v:23]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'abs' (4#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/abs.v:23]
INFO: [Synth 8-638] synthesizing module 'abs__parameterized0' [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/abs.v:23]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'abs__parameterized0' (4#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/abs.v:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (5#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/datapath.v:1]
INFO: [Synth 8-256] done synthesizing module 'track' (6#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/track_top.v:1]
INFO: [Synth 8-256] done synthesizing module 'Tracking_IP_v1_0_S00_AXI' (7#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/hdl/Tracking_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'Tracking_IP_v1_0' (8#1) [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/hdl/Tracking_IP_v1_0.v:4]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[31]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[30]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[29]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[28]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[27]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[26]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[25]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[24]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[18]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[17]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[16]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[9]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[8]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[2]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[1]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[0]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[31]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[30]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[29]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[28]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[27]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[26]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[25]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[24]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[18]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[17]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[16]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[9]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[8]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[2]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[1]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[0]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[31]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[30]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[29]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[28]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[27]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[26]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[25]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[24]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[23]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[22]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[21]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[15]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[14]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[7]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[6]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[5]
WARNING: [Synth 8-3331] design Tracking_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Tracking_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Tracking_IP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Tracking_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Tracking_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Tracking_IP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 340.898 ; gain = 134.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 340.898 ; gain = 134.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 340.898 ; gain = 134.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/abs.v:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jon/ECE532/tracking/trackin_IP/ip_repo/Tracking_IP_1.0/src/abs.v:32]
INFO: [Synth 8-5545] ROM "x_eq_640" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_eq_480" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 371.285 ; gain = 164.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tracking_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module abs 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module abs__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Tracking_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 470.172 ; gain = 263.645
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "x_eq_640" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_eq_480" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[31]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[30]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[29]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[28]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[27]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[26]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[25]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[24]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[18]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[17]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[16]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[9]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[8]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[2]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[1]
WARNING: [Synth 8-3331] design datapath has unconnected port data_in[0]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[31]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[30]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[29]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[28]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[27]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[26]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[25]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[24]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[18]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[17]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[16]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[9]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[8]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[2]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[1]
WARNING: [Synth 8-3331] design datapath has unconnected port ref_color[0]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[31]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[30]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[29]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[28]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[27]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[26]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[25]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[24]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[23]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[22]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[21]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[15]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[14]
WARNING: [Synth 8-3331] design datapath has unconnected port threshold[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 470.258 ; gain = 263.730
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 470.258 ; gain = 263.730

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Tracking_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'Tracking_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tracking_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'Tracking_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'Tracking_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Tracking_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Tracking_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Tracking_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (Tracking_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Tracking_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (Tracking_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Tracking_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (Tracking_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module Tracking_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (Tracking_IP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Tracking_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (Tracking_IP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Tracking_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (Tracking_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Tracking_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (Tracking_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module Tracking_IP_v1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 538.281 ; gain = 331.754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 538.281 ; gain = 331.754

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   618|
|3     |LUT1   |   221|
|4     |LUT2   |   144|
|5     |LUT3   |  1999|
|6     |LUT4   |     2|
|7     |LUT5   |    95|
|8     |LUT6   |    95|
|9     |FDRE   |   430|
|10    |IBUF   |    67|
|11    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------+------+
|      |Instance                        |Module                   |Cells |
+------+--------------------------------+-------------------------+------+
|1     |top                             |                         |  3713|
|2     |  Tracking_IP_v1_0_S00_AXI_inst |Tracking_IP_v1_0_S00_AXI |  3604|
|3     |    track_0                     |track                    |  3317|
|4     |      datapath                  |datapath                 |  3306|
|5     |        G_diff                  |abs__parameterized0      |     2|
|6     |        count0                  |counter                  |   143|
|7     |        x0                      |counter_0                |   121|
|8     |        x_pos0                  |register                 |    32|
|9     |        x_sum0                  |register_1               |    32|
|10    |        y0                      |counter_2                |   119|
|11    |        y_pos0                  |register_3               |    32|
|12    |        y_sum0                  |register_4               |    78|
|13    |      fsm                       |tracking_fsm             |    11|
+------+--------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 538.281 ; gain = 331.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 538.281 ; gain = 311.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 538.281 ; gain = 331.754
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 685 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 563.840 ; gain = 340.016
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 563.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 01:19:02 2017...
