# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sources_1/bd/block_1/ip/block_1_xup_and3_2_0/src/xup_and3.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sources_1/bd/block_1/ip/block_1_xup_and3_2_0/sim/block_1_xup_and3_2_0.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sources_1/bd/block_1/ip/block_1_xup_inv_0_1/src/xup_inv.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sources_1/bd/block_1/ip/block_1_xup_inv_0_1/sim/block_1_xup_inv_0_1.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sources_1/bd/block_1/ip/block_1_xup_inv_0_0/sim/block_1_xup_inv_0_0.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sources_1/bd/block_1/ip/block_1_xup_and3_0_2/sim/block_1_xup_and3_0_2.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sources_1/bd/block_1/ip/block_1_xup_and3_0_1/sim/block_1_xup_and3_0_1.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sources_1/bd/block_1/ip/block_1_xup_and3_0_0/sim/block_1_xup_and3_0_0.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ipshared/c280/sources_1/imports/hdl/block_1_wrapper.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_0/sim/root_1_question_a_0_0.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_question_a_0_1/sim/root_1_question_a_0_1.v" \
"../../../../lab_6_main.ip_user_files/bd/root_1/ip/root_1_xup_inv_0_0/sim/root_1_xup_inv_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
