0.6
2018.2
Jun 14 2018
20:41:02
U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/reg16_sim/new/reg16_tb.vhd,1552046876,vhdl,,,,reg16_tb,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/16_bit_reg.vhd,1552039982,vhdl,,,,reg16,,,,,,,,
