\documentclass{beamer}
\usepackage{hyperref}
\usepackage{color}
\usepackage{multirow} 
\usepackage{url}
\usetheme{CambridgeUS}
\setbeamercovered{dynamic}
%\usefonttheme{structurebold}

\title[PRBS Generator for High Speed DAC]{ Design of Pseudo Random Binary Sequence Generator for High Speed Digital to Analog Converters}
\author[{}]{Presented by \\
{\Large \bf \color{blue}Mahendra Sakare} \\
Under the guidance of\\
{\bf Prof. Shalabh Gupta}}
\institute[{\url{mahendras@ee.iitb.ac.in}}]{Department  of Electrical Engineering\\
Indian Institute of Technology, Bombay}

\date{Annual Progress Seminar 2010}

\AtBeginSection[]
{
   \begin{frame}
       \frametitle{Pseudo Random Binary Sequence Generator}
       \tableofcontents[currentsection]
   \end{frame}
}

\begin{document}

\begin{frame}
\titlepage
\end{frame}

\begin{frame}
	\frametitle{Pseudo Random Binary Sequence Generator}

%	\begin{columns}[c]
%	\column{3in}
	\tableofcontents
%	\column{1in}
%	$\setminus$tableofcontents
%	\end{columns}
\end{frame}

\section{Introduction}

\subsection*{Pseudo Random Binary Sequence Generator}
\begin{frame}
	\frametitle{Pseudo Random Binary Sequence Generator}
		\begin{center}
		\begin{itemize}
	\item{It is also known as PRBS Generator or PRBSG or PRBG or PRSG in short.}
	\item{Transmission of Data in optical communication is in large bandwidth so the Analog Front-end for this required of same bandwidth. Analog to digital and Digital to analog conversion is very common in signal processing. PRBS Generator can be used for On-chip testing. For Optical communication, we require high speed Pseudo Random Bit sequence Generator operating for high speed DAC.}
        \item{PRBSG is called Random Binary sequence Generator because this generates random sequence and because that random sequence repeats after some time cycle, It is called Pseudo Random Sequence Binary Generator.}
	\item{Main Component of PRBSG is  Linear Feedback Shift Register.}
	\end{itemize}
		\end{center}
\end{frame}

\section{Linear Feedback Shift Register}
\subsection*{(LFSR)}
\begin{frame}
	\frametitle{Linear Feedback Shift Register (LFSR)}
	\begin{itemize}
	\item{A linear feedback shift register (LFSR) is a shift register whose input bit is a linear function of its previous state. The only linear function of single bits is XOR, thus it is a shift register whose input bit
is driven by the Exclusive-OR (XOR) of some bits of the overall shift register value.}
	\item{The initial value of the LFSR is called the seed, and because the operation of the register is deterministic, the stream of values produced by the register is completely determined by its current (or previous) state.}
	\end{itemize}	
\end{frame}

\subsection*{4-bit LFSR - Basic operation}

\begin{frame}
\frametitle{4-bit Linear Feedback Shift Register}
\begin{figure}
\centering
\begin{table}
\begin{center}
%\caption{Sequence for 4-Bit Linear Feedback Shift Register}
%\label{tb:Seq4bitLFSR} 
\begin{tabular}{r@{}r@{}r@{}r || @{}c@{} c  }
\multirow{16}{*}{\includegraphics[scale=0.3,angle=360]{./figure/LFSR4bit.ps}} &&&& Clk & $B_{0}B_{1}B_{2}B_{3}$\\ 
&&&& 1 & 1010(seed)\\ 
&&&& 2 & 1101 \\ 
&&&& 3 & 1110 \\ 
&&&& 4 & 1111 \\ 
&&&& 5 & 0111 \\ 
&&&& 6 & 0011 \\ 
&&&& 7 & 0001 \\ 
&&&& 8 & 1000 \\ 
&&&& 9 & 0100 \\ 
&&&& 10 & 0010 \\ 
&&&& 11 & 1001 \\ 
&&&& 12 & 1100 \\ 
&&&& 13 & 0110 \\ 
&&&& 14 & 1011 \\ 
&&&& 15 & 0101 \\\hline\hline
\end{tabular}
\end{center}
\end{table}
\end{figure}
\end{frame}

\subsection*{4-bit LFSR waveform for 1Ghz}
\begin{frame}
\frametitle{Waveform for 1Ghz clock frequency}
\begin{figure}
\centering
\begin{table}
\begin{center}
%\caption{Sequence for 4-Bit Linear Feedback Shift Register}
%\label{tb:Seq4bitLFSR} 
  \begin{tabular}{r@{}r@{}r@{}r || @{}c@{} c  }
\multirow{16}{*}{\includegraphics[scale=1.15,angle=360]{./figure/PRBSwave4bit1Ghz.eps}} &&&& Clk & $B_{0}B_{1}B_{2}B_{3}$\\ 
&&&& 1 & 1010 \\ 
&&&& 2 & 1101 \\ 
&&&& 3 & 1110 \\ 
&&&& 4 & 1111 \\ 
&&&& 5 & 0111 \\ 
&&&& 6 & 0011 \\ 
&&&& 7 & 0001 \\ 
&&&& 8 & 1000 \\ 
&&&& 9 & 0100 \\ 
&&&& 10 & 0010 \\ 
&&&& 11 & 1001(seed) \\ 
&&&& 12 & 1100 \\ 
&&&& 13 & 0110 \\ 
&&&& 14 & 1011 \\ 
&&&& 15 & 0101 \\ 
&&&& 16 & 1010(Repeats) \\ \hline\hline
\end{tabular}
\end{center}
\end{table}
\end{figure}
\end{frame}


\subsection*{Circuit Implementation}
\begin{frame}
	\frametitle{Circuit implementation of LFSR}
\begin{itemize}	
		\item{For the design, MOS Current Mode logic (MCML) is used.}
		\item{MCML gates are faster. The higher speed allows for implementing circuits for fast communication systems.\cite{RazaviJSSC02} -\cite{Rabaey}}
		\item{D Flip-Flop and XOR are implemented in MCML. }
		\end{itemize}


Ref: \cite{RazaviJSSC02}Razavi,"Prospect of CMOS tech. for high-speed optical communication circuits,"\emph{JSCC},2002. \cite{Razavioptical03}Razavi,"Design of ICs for Optical Communications",2003.
\cite{Rabaey}Rabaey,Chandrakasan $\&$ Nikolic,"Digital ICs",2003.
\end{frame}
	
\section{MOS Current Mode Logic (MCML) D Flip-Flop (DFF)}
\subsection*{Circuit Implementation}
\begin{frame}
\frametitle{Circuit Implementation of MCML Master-Slave(MS)-DFF}
\begin{figure}
	\begin{center}
		\includegraphics[scale=0.4,angle=360]{./figure/MSDFF.ps}\par
		%\caption{Master-Slave D Flip-Flop (MS-DFF)}
\label{fig:MSDFF}
	\end{center}
        \end{figure}
\begin{itemize}	
		\item{For implementing MCML D-FF, Master-Slave configuration is used.}
		\item{Latch is also MCML type.}
		\end{itemize}
\end{frame}	

\subsection*{Circuit Implementation}
\begin{frame}
\frametitle{Circuit Implementation of MCML Latch}
\begin{figure}
	\begin{center}
		\includegraphics[scale=0.55,angle=360]{./figure/2inputCMLlatch.ps}\par
		%\caption{Basic CML Latch }
%\label{fig:2inputCMLlatch}
	\end{center}
        \end{figure}\par
\begin{itemize}	
		\item{When clock is high, it is in transparent phase.}
		\item{When clock is low, input is latched to the output. It is called Latch phase.}
		\end{itemize}
\end{frame}	

\subsection*{Simulation waveform}

\begin{frame}
	\frametitle{Simulation waveform for MCML Latch}
\begin{figure}
	\begin{center}
		\includegraphics[scale=1.1,angle=360]{./figure/Latch10ghz.eps}\par
		%\caption{CMOS CML Latch waveform for Clk Freq 10Ghz and 5Ghz}
%\label{fig:latchswave}
	\end{center}
        \end{figure}\par
\end{frame}

\subsection*{Simulation waveform}

\begin{frame}
	\frametitle{Simulation waveform for MCML MS-DFF}
\begin{figure}[H]
	\begin{center}
		\includegraphics[scale=1.3,angle=360]{./figure/DFFwave10ghzcolour.eps}
		%\caption{Master-Slave D Flip-Flop (MS-DFF) simulation results for 1Ghz and 5Ghz}
\label{fig:MSDFFwaveform}
	\end{center}
        \end{figure}
\end{frame}

\section{MOS Current Mode Logic (MCML) XOR}
\subsection*{Circuit Implementation}
\begin{frame}
	\frametitle{Circuit Implementation of MCML XOR}
\begin{figure}[H]
	\begin{center}
		\includegraphics[scale=0.5,angle=360]{./figure/2inputCMLxor.ps}\par
		%\caption{Basic CML XOR}
\label{fig:2inputCMLxor}
	\end{center}
        \end{figure}
\end{frame}	

\subsection*{Simulation waveform}

\begin{frame}
	\frametitle{Simulation waveform for MCML XOR}
Both inputs are at {\color{blue}{1Ghz}} in fig 1 and at {\color{blue}{5Ghz}} in fig 2 
\begin{figure}[H]
	\begin{center}
		\includegraphics[scale=0.7,angle=360]{./figure/xor1-5ghz.eps}
		%\caption{Basic CML XOR}
\label{fig:2inputCMLxor}
	\end{center}
        \end{figure}
\end{frame}	

\section{($2^7 - 1$) PRBS Generator}
\subsection*{Circuit Implementation}
\begin{frame}
	\frametitle{Circuit Implementation of ($2^7 - 1$) PRBS Generator}
\begin{figure}
	\begin{center}
		\includegraphics[scale=0.3,angle=360]{./figure/LFSR7bit.ps}
		%\caption{Basic CML XOR}
%\label{fig:2inputCMLxor}
	\end{center}
        \end{figure}
\end{frame}

\subsection*{Output Sequence}
\begin{frame}
	\frametitle{Output sequence for $2^7 - 1$ PRBS Generator}
\begin{table}
\begin{center}
%\caption{Sequence for 7-Bit Linear Feedback Shift Register}
\label{tb:Seq7bitLFSR} 
  \begin{tabular}{||@{}c||@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|@{}c|| }
    \hline\hline
Clk & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15   \\ \hline \hline 
$Bit_0$ & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 & 0   \\ \hline

$Bit_0$ & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\\hline

$Bit_0$ & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0  \\ \hline

$Bit_0$ & 1 & 1 & 1 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 & 0   \\ \hline

$Bit_0$ & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\ \hline
  
$Bit_0$ &  1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 \\ \hline

$Bit_0$ & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 \\\hline

$Bit_0$ & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\ \hline

$Bit_0$ & 0 & 1 & 1 & 1 & 1 &1 & 1 & 1* & 0* & 0* & 0* & 0* & 1* & 1* & 1*\\ \hline \hline
\end{tabular}
\end{center}
\end{table}
* = sequence repeats
\begin{itemize}
	\item{Total sequence = $2^7 - 1$ = 127}
\item{After that it repeats.}
\end{itemize}
\end{frame}



\subsection*{Simulation waveform}
\begin{frame}
	\frametitle{Simulation waveform for $2^7 - 1$ PRBS Generator}
\begin{columns}[c]
	\column{3.5in}

	\begin{figure}
	\begin{center}
		\includegraphics[scale=1.1,angle=360]{./figure/prbs8ghz.eps}
		%\caption{Basic CML XOR}
\label{fig:2inputCMLxor}
	\end{center}
        \end{figure}
	\column{1.5in}
	\begin{small}
\begin{itemize}
	\item{clk freq = 8 Ghz}
        \item{Possible sequence = $2^7 - 1$}
        \item{Zoomed view sequence = 0 1 0 1 0 0 0 1 1 0 1 1 1 0 0 0 1 1 1 1 1 1}
\end{itemize}
	\end{small}
	\end{columns}
\end{frame}	

\subsection*{Eye diagram}
\begin{frame}
	\frametitle{Eye-Diagram for $2^7 - 1$ PRBS Generator}
\begin{columns}[c]
	\column{3.5in}

	\begin{figure}
	\begin{center}
		\includegraphics[scale=.55,angle=360]{./figure/eyediagram7bitPRBS.eps}
		%\caption{Basic CML XOR}
\label{fig:2inputCMLxor}
	\end{center}
        \end{figure}
	\column{1.5in}
	\begin{small}
\begin{itemize}
	\item{High slew rate, less sensitivity to timing error}
        \item{Amount of noise that can be tolerated = 2.24$\mu$V/$\sqrt{hz}$}
        \item{Amount of distortion = 1.12$\mu$V/$\sqrt{hz}$}
\end{itemize}
	\end{small}
	\end{columns}	

	\end{frame}

%\section{Comparison with recent PRBS Generators}
%\subsection*{Table}
%\begin{frame}
%	\frametitle{Comparison with recent PRBS Generators}
%\begin{table}
%\begin{center}
%%\caption{Sequence for 7-Bit Linear Feedback Shift Register}
%\label{tb:Seq7bitLFSR} 
%  \begin{tabular}{||@{}c||@{}c|@{}c|@{}c|@{}c||}
%    \hline\hline
%Reference & Power & Bit-rate & Technology & FOM[pJ/bit] \\ \hline \hline 
%$Bit_0$ & 1 & 0 & 0 & 0   \\ \hline \hline
%\end{tabular}
%\end{center}
%\end{table}
%\end{frame}

\section{Conclusion}
\subsection*{Future work}
\begin{frame}
	\frametitle{Conclusion}
	\begin{itemize}
	\item{The design and performance measurement results of a 1V 7-bit 8Ghz Pseudo random binary sequence (PRBS) generator are presented. The PRBS generator is implemented in a UMC 90nm CMOS technology. The PRBS generator achieves desired sequence with clock frequency of 8Ghz from a 1V supply.}
	\item{The PRBS generator is intended for on chip testing of high speed Digital to Analogue converter (DAC).}
\item{Future work includes designing of PRBS generator for high clock frequency(upto 20Ghz) and high bits (more than 24bits) and implement it in layout.}
\end{itemize}	
\end{frame}


\section{Bibliography}

\begin{frame}
	\frametitle{Bibliography:}
\begin{thebibliography}{10}
\bibitem{RazaviJSSC02}
B. Razavi, “Prospect of CMOS technology for high-speed optical communication circuits,” \emph{IEEE Jour. of Solid-State Circ.}, vol. 37, no. 9,pp. 1135–1145, Sep. 2002.
\bibitem{Razavioptical03}
B. Razavi, Design of Integrated Circuits for Optical Communications, McGraw-Hill, 2003.
\bibitem{Rabaey}
J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits (A Design Perspective), Prentice Hall, 2003.
\bibitem{HM03}
P. Heydari,R. Mohavavelu, "Design of ultra high-speed CMOS CML buffers and latches"\emph{Proceedings of the 2003 International Symposium on Circuits and Systems} vol.2 Page(s): II-208 - II-211, 2003.  
\bibitem{APR04}
M. Alioto, L. Pancioni, S. Rocchi, V. Vignoli, "Modeling and Evaluation of Positive-Feedback Source-Coupled Logic", \emph{IEEE Trans. on CAS – part I}, vol. 51, no. 12, pp. 2345-2355, Dec. 2004.

\end{thebibliography}
	%\bibliographystyle{IEEEbib}
	%\bibliography{pres}
	%\nocite{*}
\end{frame}
\begin{frame}
	\frametitle{Bibliography:}
\begin{thebibliography}{10}
\bibitem{AP05}
M. Alioto, G. Palumbo, "Power-Delay Optimization of D-Latch/MUX Source Coupled Logic Gates,"\emph{International Journal of Circuit Theory and Applications}, vol. 33, no. 1, pp. 65-86, Jan./Feb. 2005.
\bibitem{AP06}
M. Alioto, G. Palumbo, "Power-Aware Design Techniques for Nanometer MOS Current-Mode Logic Gates: a Design Framework," \emph{IEEE Circuits and Systems Magazine}, vol. 6, no. 4, pp. 40-59, 2006.
\bibitem{AMP06} 
M. Alioto, R. Mita, G. Palumbo, "Design of High-Speed Power-Efficient MOS Current-Mode Logic Frequency Dividers", \emph{IEEE Trans. on Circuits and Systems - part II}, vol. 53, no. 11, pp. 1165-
1169, Nov. 2006.
\bibitem{SH06} 
K. Sengupta, H. Hashemi, "Maximum frequency of operation of CMOS Static Frequency dividers: Theory and Design techniques", \emph{13th IEEE International Conference on Electronics, Circuits and Systems},Page(s): 584 - 587, 2006.   
\end{thebibliography}
	%\bibliographystyle{IEEEbib}
	%\bibliography{pres}
	%\nocite{*}
\end{frame}

\begin{frame}
	\frametitle{Bibliography:}
\begin{thebibliography}{10}
\bibitem{BKAH07} 
S. Bommalingaiahnapallya, Sham Kin-Joe, M. R. Ahmadi, R Harjani; "High-Speed Circuits for a Multi-Lane 12 Gbps CMOS PRBS Generator", \emph{IEEE Transactions on Circuits and Systems},Page(s): 3896 - 3899, 2007.
\bibitem{KBAH08} 
S. Bommalingaiahnapallya, Sham Kin-Joe, M. R. Ahmadi, R Harjani; "A 3 $\times$ 5-Gb/s Multilane Low-Power 0.18- $\mu{\hbox {m}}$ CMOS Pseudorandom Bit Sequence Generator", \emph{IEEE Transactions on Circuits and Systems II: Express Briefs}, Volume: 55 , Issue: 5,Page(s): Page(s): 432 - 436, 2008.
\bibitem{AOD09} 
S Abdelkader, M Omar, M Dessouky, "1-V, high speed, low leakage CMOS CML multiplexer",\emph{IEEE International Symposium on Circuits and Systems},Page(s): 3154 - 3157, 2009.
\bibitem{AD}
\url{www.analogdevices.com}


\end{thebibliography}
	%\bibliographystyle{IEEEbib}
	%\bibliography{pres}
	%\nocite{*}
\end{frame}

%\begin{frame}
%	\frametitle{Bibliography: Syntax}
%	$\setminus$bibliographystyle$\lbrace$IEEEbib$\rbrace$\newline
%	$\setminus$bibliography$\lbrace$foo$\rbrace$\newline
%	$\setminus$nocite$\lbrace$*$\rbrace$\newline
%	@Article$\lbrace$ref1,\newline
%	author =``Jean Marc Bonard \textit{et al.}'',\newline
%	title = ``Field emission from carbon nanotubes'',\newline
%	journal = ``Solid-State Electronics'',\newline
%	year = ``2001'',\newline
%	volume = ``45'',\newline
%	$\rbrace$\newline
%	\$latex foo.tex\newline
%	\$bibtex foo\newline
%	\$latex foo.tex
%\end{frame}
\section*{}
\subsection*{}
\begin{frame}
	%\frametitle{Theorem, Corollary, Proof, Definition et al.}
	\begin{block}{\Large \bf {Thank You}}
	\end{block}
\end{frame}
\end{document}


 % figure with text

	%\begin{columns}[c]
%	\column{2in}

%	\begin{figure}
%	\begin{center}
%	\includegraphics[scale=0.15,angle=270]{./figure/iitblogo.epsi}
%	\caption{Sine Wave}
%	\label{fig:sinewave}
%	\end{center}
%	\end{figure}
%
%	\column{3in}
%
%	\begin{small}
%	$\setminus$begin$\lbrace$figure$\rbrace$\newline
%	$\setminus$begin$\lbrace$center$\rbrace$\newline
%	$\setminus$includegraphics[scale=0.5,angle=270]$\lbrace$graph.eps$\rbrace$\newline
%	$\setminus$caption$\lbrace$Sine Wave$\rbrace$\newline
%	$\setminus$label$\lbrace$fig:sinwave$\rbrace$\newline
%	$\setminus$end$\lbrace$center$\rbrace$\newline
%	$\setminus$end$\lbrace$figure$\rbrace$\newline
%	\end{small}
%
%	\end{columns}


%quote
%	\begin{quote}
%	``This result is too beautiful to be false; it is more important to have beauty in one's equations than to have them fit experiment.'' \hfill ---Paul Dirac
%	\end{quote}
