#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000216247ca600 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v00000216248402b0_0 .net "PC", 31 0, L_000002162488d790;  1 drivers
v0000021624840670_0 .net "cycles_consumed", 31 0, v0000021624840990_0;  1 drivers
v0000021624840ad0_0 .var "input_clk", 0 0;
v0000021624840b70_0 .var "rst", 0 0;
S_00000216247cf890 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_00000216247ca600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_00000216247aae60 .param/l "handler_addr" 0 3 9, C4<00000000000000000000001111101000>;
L_00000216247a3f90 .functor NOR 1, v0000021624840ad0_0, v000002162482e050_0, C4<0>, C4<0>;
L_000002162488d790 .functor BUFZ 32, v0000021624830530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002162483d8d0_0 .net "EX_FLUSH", 0 0, L_000002162488d6b0;  1 drivers
v000002162483f4f0_0 .net "EX_INST", 31 0, v000002162481f620_0;  1 drivers
v000002162483dd30_0 .net "EX_Immed", 31 0, v000002162481fee0_0;  1 drivers
v000002162483eaf0_0 .net "EX_PC", 31 0, v00000216248208e0_0;  1 drivers
v000002162483e690_0 .net "EX_PFC", 31 0, v000002162481f8a0_0;  1 drivers
v000002162483f450_0 .net "EX_PFC_to_IF", 31 0, L_000002162488a250;  1 drivers
v000002162483ea50_0 .net "EX_memread", 0 0, v00000216248200c0_0;  1 drivers
v000002162483df10_0 .net "EX_memwrite", 0 0, v0000021624820160_0;  1 drivers
v000002162483e870_0 .net "EX_opcode", 6 0, v000002162481f940_0;  1 drivers
v000002162483ec30_0 .net "EX_rd_ind", 4 0, v0000021624820ca0_0;  1 drivers
v000002162483d5b0_0 .net "EX_regwrite", 0 0, v000002162481fa80_0;  1 drivers
v000002162483d970_0 .net "EX_rs1", 31 0, v0000021624820340_0;  1 drivers
v000002162483fa90_0 .net "EX_rs1_ind", 4 0, v000002162481fb20_0;  1 drivers
v000002162483dfb0_0 .net "EX_rs2", 31 0, v000002162481ff80_0;  1 drivers
v000002162483d790_0 .net "EX_rs2_ind", 4 0, v000002162481fbc0_0;  1 drivers
v000002162483eb90_0 .net "ID_FLUSH_buf", 0 0, L_000002162488de90;  1 drivers
v000002162483da10_0 .net "ID_INST", 31 0, v000002162482f630_0;  1 drivers
v000002162483f590_0 .net "ID_Immed", 31 0, v00000216248273a0_0;  1 drivers
v000002162483f950_0 .net "ID_PC", 31 0, v000002162482f8b0_0;  1 drivers
v000002162483db50_0 .net "ID_PFC", 31 0, L_000002162488c370;  1 drivers
v000002162483e0f0_0 .net "ID_memread", 0 0, L_000002162488d450;  1 drivers
v000002162483fb30_0 .net "ID_memwrite", 0 0, L_000002162488bdd0;  1 drivers
v000002162483eeb0_0 .net "ID_opcode", 6 0, v000002162482f310_0;  1 drivers
v000002162483f630_0 .net "ID_rd_ind", 4 0, v0000021624830490_0;  1 drivers
v000002162483ecd0_0 .net "ID_regwrite", 0 0, L_000002162488d270;  1 drivers
v000002162483e050_0 .net "ID_rs1", 31 0, L_000002162488e050;  1 drivers
v000002162483ed70_0 .net "ID_rs1_ind", 4 0, v000002162482fa90_0;  1 drivers
v000002162483e910_0 .net "ID_rs2", 31 0, L_000002162488ddb0;  1 drivers
v000002162483e7d0_0 .net "ID_rs2_ind", 4 0, v000002162482fb30_0;  1 drivers
v000002162483f6d0_0 .net "IF_FLUSH", 0 0, v0000021624826fe0_0;  1 drivers
v000002162483e190_0 .net "IF_INST", 31 0, L_000002162488dcd0;  1 drivers
v000002162483f770_0 .net "IF_pc", 31 0, v0000021624830530_0;  1 drivers
v000002162483ef50_0 .net "MEM_ALU_OUT", 31 0, v00000216248138b0_0;  1 drivers
v000002162483f810_0 .net "MEM_Data_mem_out", 31 0, v000002162482e550_0;  1 drivers
v000002162483f8b0_0 .net "MEM_FLUSH", 0 0, L_000002162488dfe0;  1 drivers
v000002162483fbd0_0 .net "MEM_INST", 31 0, v0000021624813950_0;  1 drivers
v000002162483e550_0 .net "MEM_PC", 31 0, v0000021624814210_0;  1 drivers
v000002162483e9b0_0 .net "MEM_memread", 0 0, v0000021624814350_0;  1 drivers
v000002162483eff0_0 .net "MEM_memwrite", 0 0, v00000216248143f0_0;  1 drivers
v000002162483f9f0_0 .net "MEM_opcode", 6 0, v0000021624814530_0;  1 drivers
v000002162483dbf0_0 .net "MEM_rd_ind", 4 0, v0000021624812690_0;  1 drivers
v000002162483e410_0 .net "MEM_regwrite", 0 0, v0000021624812870_0;  1 drivers
v000002162483f090_0 .net "MEM_rs1_ind", 4 0, v00000216248139f0_0;  1 drivers
v000002162483e2d0_0 .net "MEM_rs2", 31 0, v0000021624812910_0;  1 drivers
v000002162483dc90_0 .net "MEM_rs2_ind", 4 0, v0000021624812a50_0;  1 drivers
v000002162483fc70_0 .net "PC", 31 0, L_000002162488d790;  alias, 1 drivers
v000002162483e370_0 .net "WB_ALU_OUT", 31 0, v000002162482d010_0;  1 drivers
v000002162483e4b0_0 .net "WB_Data_mem_out", 31 0, v000002162482e730_0;  1 drivers
v000002162483d830_0 .net "WB_INST", 31 0, v000002162482eeb0_0;  1 drivers
v000002162483e5f0_0 .net "WB_PC", 31 0, v000002162482eff0_0;  1 drivers
v000002162483fd10_0 .net "WB_memread", 0 0, v000002162482ca70_0;  1 drivers
v000002162483f130_0 .net "WB_memwrite", 0 0, v000002162482cbb0_0;  1 drivers
v000002162483ddd0_0 .net "WB_opcode", 6 0, v000002162482d330_0;  1 drivers
v000002162483d650_0 .net "WB_rd_ind", 4 0, v000002162482de70_0;  1 drivers
v000002162483f1d0_0 .net "WB_regwrite", 0 0, v000002162482ccf0_0;  1 drivers
v000002162483de70_0 .net "WB_rs1_ind", 4 0, v000002162482d0b0_0;  1 drivers
v000002162483f270_0 .net "WB_rs2", 31 0, v000002162482d1f0_0;  1 drivers
v00000216248405d0_0 .net "WB_rs2_ind", 4 0, v000002162482d290_0;  1 drivers
v0000021624840350_0 .net "Wrong_prediction", 0 0, L_000002162488e280;  1 drivers
v0000021624841430_0 .net "alu_out", 31 0, v000002162481e8f0_0;  1 drivers
v00000216248403f0_0 .net "alu_selA", 1 0, v00000216248207a0_0;  1 drivers
v00000216248407b0_0 .net "alu_selB", 2 0, v000002162481f1c0_0;  1 drivers
v0000021624841390_0 .net "clk", 0 0, L_00000216247a3f90;  1 drivers
v0000021624840990_0 .var "cycles_consumed", 31 0;
v000002162483fdb0_0 .net "exception_flag", 0 0, L_000002162488c7d0;  1 drivers
o00000216247d4878 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021624840490_0 .net "forwarded_data", 31 0, o00000216247d4878;  0 drivers
v0000021624840710_0 .net "hlt", 0 0, v000002162482e050_0;  1 drivers
v00000216248408f0_0 .net "id_flush", 0 0, L_000002162488d640;  1 drivers
v0000021624841110_0 .net "if_id_write", 0 0, v00000216248260e0_0;  1 drivers
v0000021624840030_0 .net "input_clk", 0 0, v0000021624840ad0_0;  1 drivers
v0000021624840a30_0 .net "pc_src", 2 0, L_000002162488d3b0;  1 drivers
v0000021624840f30_0 .net "pc_write", 0 0, v0000021624826e00_0;  1 drivers
v0000021624840530_0 .net "rs2_out", 31 0, v000002162481ce10_0;  1 drivers
v0000021624840df0_0 .net "rst", 0 0, v0000021624840b70_0;  1 drivers
v0000021624840850_0 .net "store_rs2_forward", 1 0, v000002162481f580_0;  1 drivers
v0000021624841070_0 .net "wdata_to_reg_file", 31 0, v000002162483ee10_0;  1 drivers
S_00000216247cfa20 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_00000216247cfff0 .param/l "add" 0 5 6, C4<0100000>;
P_00000216247d0028 .param/l "addi" 0 5 10, C4<1001000>;
P_00000216247d0060 .param/l "addu" 0 5 6, C4<0100001>;
P_00000216247d0098 .param/l "and_" 0 5 6, C4<0100100>;
P_00000216247d00d0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000216247d0108 .param/l "beq" 0 5 10, C4<1000100>;
P_00000216247d0140 .param/l "bne" 0 5 10, C4<1000101>;
P_00000216247d0178 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000216247d01b0 .param/l "j" 0 5 12, C4<1000010>;
P_00000216247d01e8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000216247d0220 .param/l "jr" 0 5 8, C4<0001000>;
P_00000216247d0258 .param/l "lw" 0 5 10, C4<1100011>;
P_00000216247d0290 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000216247d02c8 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_00000216247d0300 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_00000216247d0338 .param/l "or_" 0 5 6, C4<0100101>;
P_00000216247d0370 .param/l "ori" 0 5 10, C4<1001101>;
P_00000216247d03a8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000216247d03e0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000216247d0418 .param/l "slt" 0 5 8, C4<0101010>;
P_00000216247d0450 .param/l "slti" 0 5 10, C4<1101010>;
P_00000216247d0488 .param/l "srl" 0 5 7, C4<0000010>;
P_00000216247d04c0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000216247d04f8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000216247d0530 .param/l "sw" 0 5 10, C4<1101011>;
P_00000216247d0568 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000216247d05a0 .param/l "xori" 0 5 10, C4<1001110>;
L_00000216247a43f0 .functor OR 1, L_0000021624840c10, L_00000216248400d0, C4<0>, C4<0>;
L_00000216247a4000 .functor OR 1, L_00000216247a43f0, L_00000216248412f0, C4<0>, C4<0>;
L_00000216247a3660 .functor OR 1, L_00000216247a4000, L_0000021624840cb0, C4<0>, C4<0>;
L_00000216247a3820 .functor OR 1, L_00000216247a3660, L_00000216248411b0, C4<0>, C4<0>;
L_00000216247a3890 .functor OR 1, L_00000216247a3820, L_0000021624840d50, C4<0>, C4<0>;
L_00000216247a42a0 .functor OR 1, L_00000216247a3890, L_0000021624840e90, C4<0>, C4<0>;
L_00000216247a3900 .functor OR 1, L_00000216247a42a0, L_0000021624840fd0, C4<0>, C4<0>;
L_00000216247a4150 .functor OR 1, L_00000216247a3900, L_0000021624841250, C4<0>, C4<0>;
L_00000216247a39e0 .functor OR 1, L_00000216247a4150, L_000002162483fe50, C4<0>, C4<0>;
L_00000216247a3a50 .functor OR 1, L_00000216247a39e0, L_000002162483fef0, C4<0>, C4<0>;
L_00000216247a40e0 .functor OR 1, L_00000216247a3a50, L_000002162483ff90, C4<0>, C4<0>;
L_00000216247a4380 .functor OR 1, L_00000216247a40e0, L_0000021624840170, C4<0>, C4<0>;
L_00000216247a3cf0 .functor OR 1, L_00000216247a4380, L_0000021624840210, C4<0>, C4<0>;
L_00000216247a3c10 .functor OR 1, L_00000216247a3cf0, L_000002162488c410, C4<0>, C4<0>;
L_00000216247a4230 .functor OR 1, L_00000216247a3c10, L_000002162488c230, C4<0>, C4<0>;
L_000002162476dfd0 .functor OR 1, L_00000216247a4230, L_000002162488c2d0, C4<0>, C4<0>;
L_000002162476dda0 .functor OR 1, L_000002162476dfd0, L_000002162488ccd0, C4<0>, C4<0>;
L_000002162476d710 .functor OR 1, L_000002162476dda0, L_000002162488bfb0, C4<0>, C4<0>;
L_000002162466a400 .functor OR 1, L_000002162476d710, L_000002162488c5f0, C4<0>, C4<0>;
L_000002162488e130 .functor OR 1, L_000002162466a400, L_000002162488c4b0, C4<0>, C4<0>;
L_000002162488db80 .functor OR 1, L_000002162488e130, L_000002162488c550, C4<0>, C4<0>;
L_000002162488e4b0 .functor OR 1, L_000002162488db80, L_000002162488c690, C4<0>, C4<0>;
L_000002162488d5d0 .functor OR 1, L_000002162488e4b0, L_000002162488d1d0, C4<0>, C4<0>;
L_000002162488df70 .functor OR 1, L_000002162488d5d0, L_000002162488c050, C4<0>, C4<0>;
L_000002162488d640 .functor BUFZ 1, L_000002162488c7d0, C4<0>, C4<0>, C4<0>;
L_000002162488d6b0 .functor BUFZ 1, L_000002162488c7d0, C4<0>, C4<0>, C4<0>;
L_000002162488dfe0 .functor BUFZ 1, L_000002162488c7d0, C4<0>, C4<0>, C4<0>;
v000002162479daa0_0 .net "EX_FLUSH", 0 0, L_000002162488d6b0;  alias, 1 drivers
v000002162479d1e0_0 .net "ID_PC", 31 0, v000002162482f8b0_0;  alias, 1 drivers
v000002162479de60_0 .net "ID_opcode", 6 0, v000002162482f310_0;  alias, 1 drivers
v000002162479e9a0_0 .net "MEM_FLUSH", 0 0, L_000002162488dfe0;  alias, 1 drivers
L_0000021624841568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002162479ea40_0 .net/2u *"_ivl_0", 0 0, L_0000021624841568;  1 drivers
v000002162479d820_0 .net *"_ivl_101", 0 0, L_000002162476dfd0;  1 drivers
L_0000021624841a78 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000002162479eae0_0 .net/2u *"_ivl_102", 6 0, L_0000021624841a78;  1 drivers
v000002162479ec20_0 .net *"_ivl_104", 0 0, L_000002162488ccd0;  1 drivers
v000002162479da00_0 .net *"_ivl_107", 0 0, L_000002162476dda0;  1 drivers
L_0000021624841ac0 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v0000021624772ca0_0 .net/2u *"_ivl_108", 6 0, L_0000021624841ac0;  1 drivers
v0000021624773a60_0 .net *"_ivl_11", 0 0, L_00000216247a43f0;  1 drivers
v0000021624773420_0 .net *"_ivl_110", 0 0, L_000002162488bfb0;  1 drivers
v0000021624773d80_0 .net *"_ivl_113", 0 0, L_000002162476d710;  1 drivers
L_0000021624841b08 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v0000021624810860_0 .net/2u *"_ivl_114", 6 0, L_0000021624841b08;  1 drivers
v00000216248116c0_0 .net *"_ivl_116", 0 0, L_000002162488c5f0;  1 drivers
v00000216248114e0_0 .net *"_ivl_119", 0 0, L_000002162466a400;  1 drivers
L_0000021624841640 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v00000216248107c0_0 .net/2u *"_ivl_12", 6 0, L_0000021624841640;  1 drivers
L_0000021624841b50 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000021624811620_0 .net/2u *"_ivl_120", 6 0, L_0000021624841b50;  1 drivers
v0000021624811f80_0 .net *"_ivl_122", 0 0, L_000002162488c4b0;  1 drivers
v0000021624811440_0 .net *"_ivl_125", 0 0, L_000002162488e130;  1 drivers
L_0000021624841b98 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v0000021624811ee0_0 .net/2u *"_ivl_126", 6 0, L_0000021624841b98;  1 drivers
v0000021624812020_0 .net *"_ivl_128", 0 0, L_000002162488c550;  1 drivers
v0000021624811760_0 .net *"_ivl_131", 0 0, L_000002162488db80;  1 drivers
L_0000021624841be0 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v0000021624810900_0 .net/2u *"_ivl_132", 6 0, L_0000021624841be0;  1 drivers
v00000216248120c0_0 .net *"_ivl_134", 0 0, L_000002162488c690;  1 drivers
v00000216248113a0_0 .net *"_ivl_137", 0 0, L_000002162488e4b0;  1 drivers
L_0000021624841c28 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v0000021624812480_0 .net/2u *"_ivl_138", 6 0, L_0000021624841c28;  1 drivers
v00000216248109a0_0 .net *"_ivl_14", 0 0, L_00000216248412f0;  1 drivers
v0000021624810f40_0 .net *"_ivl_140", 0 0, L_000002162488d1d0;  1 drivers
v0000021624812340_0 .net *"_ivl_143", 0 0, L_000002162488d5d0;  1 drivers
L_0000021624841c70 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0000021624811940_0 .net/2u *"_ivl_144", 6 0, L_0000021624841c70;  1 drivers
v0000021624812160_0 .net *"_ivl_146", 0 0, L_000002162488c050;  1 drivers
v00000216248122a0_0 .net *"_ivl_149", 0 0, L_000002162488df70;  1 drivers
L_0000021624841cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021624810cc0_0 .net/2u *"_ivl_150", 0 0, L_0000021624841cb8;  1 drivers
L_0000021624841d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021624811580_0 .net/2u *"_ivl_152", 0 0, L_0000021624841d00;  1 drivers
v0000021624810ae0_0 .net *"_ivl_154", 0 0, L_000002162488c730;  1 drivers
v0000021624811800_0 .net *"_ivl_17", 0 0, L_00000216247a4000;  1 drivers
L_0000021624841688 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000021624810a40_0 .net/2u *"_ivl_18", 6 0, L_0000021624841688;  1 drivers
L_00000216248415b0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0000021624811d00_0 .net/2u *"_ivl_2", 6 0, L_00000216248415b0;  1 drivers
v0000021624810b80_0 .net *"_ivl_20", 0 0, L_0000021624840cb0;  1 drivers
v00000216248119e0_0 .net *"_ivl_23", 0 0, L_00000216247a3660;  1 drivers
L_00000216248416d0 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v0000021624811da0_0 .net/2u *"_ivl_24", 6 0, L_00000216248416d0;  1 drivers
v0000021624812520_0 .net *"_ivl_26", 0 0, L_00000216248411b0;  1 drivers
v0000021624810c20_0 .net *"_ivl_29", 0 0, L_00000216247a3820;  1 drivers
L_0000021624841718 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v0000021624810720_0 .net/2u *"_ivl_30", 6 0, L_0000021624841718;  1 drivers
v00000216248123e0_0 .net *"_ivl_32", 0 0, L_0000021624840d50;  1 drivers
v0000021624811a80_0 .net *"_ivl_35", 0 0, L_00000216247a3890;  1 drivers
L_0000021624841760 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v00000216248118a0_0 .net/2u *"_ivl_36", 6 0, L_0000021624841760;  1 drivers
v0000021624810680_0 .net *"_ivl_38", 0 0, L_0000021624840e90;  1 drivers
v0000021624811b20_0 .net *"_ivl_4", 0 0, L_0000021624840c10;  1 drivers
v0000021624811e40_0 .net *"_ivl_41", 0 0, L_00000216247a42a0;  1 drivers
L_00000216248417a8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v0000021624811bc0_0 .net/2u *"_ivl_42", 6 0, L_00000216248417a8;  1 drivers
v0000021624811c60_0 .net *"_ivl_44", 0 0, L_0000021624840fd0;  1 drivers
v0000021624810d60_0 .net *"_ivl_47", 0 0, L_00000216247a3900;  1 drivers
L_00000216248417f0 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v0000021624812200_0 .net/2u *"_ivl_48", 6 0, L_00000216248417f0;  1 drivers
v0000021624810e00_0 .net *"_ivl_50", 0 0, L_0000021624841250;  1 drivers
v0000021624810ea0_0 .net *"_ivl_53", 0 0, L_00000216247a4150;  1 drivers
L_0000021624841838 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v0000021624810fe0_0 .net/2u *"_ivl_54", 6 0, L_0000021624841838;  1 drivers
v0000021624811080_0 .net *"_ivl_56", 0 0, L_000002162483fe50;  1 drivers
v0000021624811120_0 .net *"_ivl_59", 0 0, L_00000216247a39e0;  1 drivers
L_00000216248415f8 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v00000216248111c0_0 .net/2u *"_ivl_6", 6 0, L_00000216248415f8;  1 drivers
L_0000021624841880 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v0000021624811260_0 .net/2u *"_ivl_60", 6 0, L_0000021624841880;  1 drivers
v0000021624811300_0 .net *"_ivl_62", 0 0, L_000002162483fef0;  1 drivers
v0000021624812730_0 .net *"_ivl_65", 0 0, L_00000216247a3a50;  1 drivers
L_00000216248418c8 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v0000021624812e10_0 .net/2u *"_ivl_66", 6 0, L_00000216248418c8;  1 drivers
v0000021624813270_0 .net *"_ivl_68", 0 0, L_000002162483ff90;  1 drivers
v00000216248133b0_0 .net *"_ivl_71", 0 0, L_00000216247a40e0;  1 drivers
L_0000021624841910 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000216248129b0_0 .net/2u *"_ivl_72", 6 0, L_0000021624841910;  1 drivers
v0000021624813ef0_0 .net *"_ivl_74", 0 0, L_0000021624840170;  1 drivers
v0000021624812eb0_0 .net *"_ivl_77", 0 0, L_00000216247a4380;  1 drivers
L_0000021624841958 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0000021624813130_0 .net/2u *"_ivl_78", 6 0, L_0000021624841958;  1 drivers
v0000021624813b30_0 .net *"_ivl_8", 0 0, L_00000216248400d0;  1 drivers
v00000216248140d0_0 .net *"_ivl_80", 0 0, L_0000021624840210;  1 drivers
v0000021624813db0_0 .net *"_ivl_83", 0 0, L_00000216247a3cf0;  1 drivers
L_00000216248419a0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000021624813bd0_0 .net/2u *"_ivl_84", 6 0, L_00000216248419a0;  1 drivers
v00000216248127d0_0 .net *"_ivl_86", 0 0, L_000002162488c410;  1 drivers
v0000021624814490_0 .net *"_ivl_89", 0 0, L_00000216247a3c10;  1 drivers
L_00000216248419e8 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v00000216248131d0_0 .net/2u *"_ivl_90", 6 0, L_00000216248419e8;  1 drivers
v00000216248142b0_0 .net *"_ivl_92", 0 0, L_000002162488c230;  1 drivers
v0000021624813310_0 .net *"_ivl_95", 0 0, L_00000216247a4230;  1 drivers
L_0000021624841a30 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000021624814170_0 .net/2u *"_ivl_96", 6 0, L_0000021624841a30;  1 drivers
v0000021624813450_0 .net *"_ivl_98", 0 0, L_000002162488c2d0;  1 drivers
v0000021624812f50_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v0000021624813c70_0 .net "excep_flag", 0 0, L_000002162488c7d0;  alias, 1 drivers
v0000021624813d10_0 .net "id_flush", 0 0, L_000002162488d640;  alias, 1 drivers
v0000021624812ff0_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
L_0000021624840c10 .cmp/eq 7, v000002162482f310_0, L_00000216248415b0;
L_00000216248400d0 .cmp/eq 7, v000002162482f310_0, L_00000216248415f8;
L_00000216248412f0 .cmp/eq 7, v000002162482f310_0, L_0000021624841640;
L_0000021624840cb0 .cmp/eq 7, v000002162482f310_0, L_0000021624841688;
L_00000216248411b0 .cmp/eq 7, v000002162482f310_0, L_00000216248416d0;
L_0000021624840d50 .cmp/eq 7, v000002162482f310_0, L_0000021624841718;
L_0000021624840e90 .cmp/eq 7, v000002162482f310_0, L_0000021624841760;
L_0000021624840fd0 .cmp/eq 7, v000002162482f310_0, L_00000216248417a8;
L_0000021624841250 .cmp/eq 7, v000002162482f310_0, L_00000216248417f0;
L_000002162483fe50 .cmp/eq 7, v000002162482f310_0, L_0000021624841838;
L_000002162483fef0 .cmp/eq 7, v000002162482f310_0, L_0000021624841880;
L_000002162483ff90 .cmp/eq 7, v000002162482f310_0, L_00000216248418c8;
L_0000021624840170 .cmp/eq 7, v000002162482f310_0, L_0000021624841910;
L_0000021624840210 .cmp/eq 7, v000002162482f310_0, L_0000021624841958;
L_000002162488c410 .cmp/eq 7, v000002162482f310_0, L_00000216248419a0;
L_000002162488c230 .cmp/eq 7, v000002162482f310_0, L_00000216248419e8;
L_000002162488c2d0 .cmp/eq 7, v000002162482f310_0, L_0000021624841a30;
L_000002162488ccd0 .cmp/eq 7, v000002162482f310_0, L_0000021624841a78;
L_000002162488bfb0 .cmp/eq 7, v000002162482f310_0, L_0000021624841ac0;
L_000002162488c5f0 .cmp/eq 7, v000002162482f310_0, L_0000021624841b08;
L_000002162488c4b0 .cmp/eq 7, v000002162482f310_0, L_0000021624841b50;
L_000002162488c550 .cmp/eq 7, v000002162482f310_0, L_0000021624841b98;
L_000002162488c690 .cmp/eq 7, v000002162482f310_0, L_0000021624841be0;
L_000002162488d1d0 .cmp/eq 7, v000002162482f310_0, L_0000021624841c28;
L_000002162488c050 .cmp/eq 7, v000002162482f310_0, L_0000021624841c70;
L_000002162488c730 .functor MUXZ 1, L_0000021624841d00, L_0000021624841cb8, L_000002162488df70, C4<>;
L_000002162488c7d0 .functor MUXZ 1, L_000002162488c730, L_0000021624841568, v0000021624840b70_0, C4<>;
S_000002162467a9c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 84, 6 2 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v0000021624813e50_0 .net "EX_ALU_OUT", 31 0, v000002162481e8f0_0;  alias, 1 drivers
v0000021624813590_0 .net "EX_FLUSH", 0 0, L_000002162488d6b0;  alias, 1 drivers
v0000021624813a90_0 .net "EX_INST", 31 0, v000002162481f620_0;  alias, 1 drivers
v00000216248134f0_0 .net "EX_PC", 31 0, v00000216248208e0_0;  alias, 1 drivers
v0000021624813f90_0 .net "EX_memread", 0 0, v00000216248200c0_0;  alias, 1 drivers
v0000021624813090_0 .net "EX_memwrite", 0 0, v0000021624820160_0;  alias, 1 drivers
v0000021624813630_0 .net "EX_opcode", 6 0, v000002162481f940_0;  alias, 1 drivers
v00000216248136d0_0 .net "EX_rd_ind", 4 0, v0000021624820ca0_0;  alias, 1 drivers
v0000021624814030_0 .net "EX_regwrite", 0 0, v000002162481fa80_0;  alias, 1 drivers
v0000021624812af0_0 .net "EX_rs1_ind", 4 0, v000002162481fb20_0;  alias, 1 drivers
v0000021624813770_0 .net "EX_rs2", 31 0, v000002162481ce10_0;  alias, 1 drivers
v0000021624813810_0 .net "EX_rs2_ind", 4 0, v000002162481fbc0_0;  alias, 1 drivers
v00000216248138b0_0 .var "MEM_ALU_OUT", 31 0;
v0000021624813950_0 .var "MEM_INST", 31 0;
v0000021624814210_0 .var "MEM_PC", 31 0;
v0000021624814350_0 .var "MEM_memread", 0 0;
v00000216248143f0_0 .var "MEM_memwrite", 0 0;
v0000021624814530_0 .var "MEM_opcode", 6 0;
v0000021624812690_0 .var "MEM_rd_ind", 4 0;
v0000021624812870_0 .var "MEM_regwrite", 0 0;
v00000216248139f0_0 .var "MEM_rs1_ind", 4 0;
v0000021624812910_0 .var "MEM_rs2", 31 0;
v0000021624812a50_0 .var "MEM_rs2_ind", 4 0;
v0000021624812b90_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v0000021624812c30_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
E_00000216247ab160/0 .event negedge, v0000021624812f50_0;
E_00000216247ab160/1 .event posedge, v0000021624812ff0_0;
E_00000216247ab160 .event/or E_00000216247ab160/0, E_00000216247ab160/1;
S_00000216246add90 .scope module, "ex_stage" "EX_stage" 3 75, 7 3 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_000002162481c660 .param/l "add" 0 5 6, C4<0100000>;
P_000002162481c698 .param/l "addi" 0 5 10, C4<1001000>;
P_000002162481c6d0 .param/l "addu" 0 5 6, C4<0100001>;
P_000002162481c708 .param/l "and_" 0 5 6, C4<0100100>;
P_000002162481c740 .param/l "andi" 0 5 10, C4<1001100>;
P_000002162481c778 .param/l "beq" 0 5 10, C4<1000100>;
P_000002162481c7b0 .param/l "bne" 0 5 10, C4<1000101>;
P_000002162481c7e8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002162481c820 .param/l "j" 0 5 12, C4<1000010>;
P_000002162481c858 .param/l "jal" 0 5 12, C4<1000011>;
P_000002162481c890 .param/l "jr" 0 5 8, C4<0001000>;
P_000002162481c8c8 .param/l "lw" 0 5 10, C4<1100011>;
P_000002162481c900 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002162481c938 .param/l "or_" 0 5 6, C4<0100101>;
P_000002162481c970 .param/l "ori" 0 5 10, C4<1001101>;
P_000002162481c9a8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002162481c9e0 .param/l "sll" 0 5 7, C4<0000000>;
P_000002162481ca18 .param/l "slt" 0 5 8, C4<0101010>;
P_000002162481ca50 .param/l "slti" 0 5 10, C4<1101010>;
P_000002162481ca88 .param/l "srl" 0 5 7, C4<0000010>;
P_000002162481cac0 .param/l "sub" 0 5 6, C4<0100010>;
P_000002162481caf8 .param/l "subu" 0 5 6, C4<0100011>;
P_000002162481cb30 .param/l "sw" 0 5 10, C4<1101011>;
P_000002162481cb68 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002162481cba0 .param/l "xori" 0 5 10, C4<1001110>;
L_000002162488e440 .functor AND 1, L_000002162488a1b0, L_0000021624889a30, C4<1>, C4<1>;
L_000002162488e1a0 .functor AND 1, L_000002162488a570, L_000002162488a4d0, C4<1>, C4<1>;
L_000002162488d720 .functor OR 1, L_000002162488e440, L_000002162488e1a0, C4<0>, C4<0>;
L_000002162488e280 .functor OR 1, L_000002162488d720, L_000002162488b470, C4<0>, C4<0>;
v000002162481ea30_0 .net "CF", 0 0, v000002162481e850_0;  1 drivers
v000002162481df90_0 .net "EX_PFC", 31 0, v000002162481f8a0_0;  alias, 1 drivers
v000002162481d6d0_0 .net "EX_PFC_to_IF", 31 0, L_000002162488a250;  alias, 1 drivers
v000002162481e210_0 .net "Wrong_prediction", 0 0, L_000002162488e280;  alias, 1 drivers
v000002162481e350_0 .net "ZF", 0 0, L_000002162488dd40;  1 drivers
v000002162481e3f0_0 .net *"_ivl_10", 0 0, L_000002162488a430;  1 drivers
L_00000216248424e0 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000002162481cc30_0 .net/2u *"_ivl_16", 6 0, L_00000216248424e0;  1 drivers
v000002162481cd70_0 .net *"_ivl_18", 0 0, L_000002162488a1b0;  1 drivers
v000002162481ceb0_0 .net *"_ivl_20", 0 0, L_0000021624889a30;  1 drivers
v000002162481dbd0_0 .net *"_ivl_23", 0 0, L_000002162488e440;  1 drivers
L_0000021624842528 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000002162481d310_0 .net/2u *"_ivl_24", 6 0, L_0000021624842528;  1 drivers
v000002162481d590_0 .net *"_ivl_26", 0 0, L_000002162488a570;  1 drivers
v000002162481d3b0_0 .net *"_ivl_28", 0 0, L_000002162488a4d0;  1 drivers
v000002162481d630_0 .net *"_ivl_31", 0 0, L_000002162488e1a0;  1 drivers
v000002162481e710_0 .net *"_ivl_33", 0 0, L_000002162488d720;  1 drivers
L_0000021624842570 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000002162481d810_0 .net/2u *"_ivl_34", 6 0, L_0000021624842570;  1 drivers
v000002162481dd10_0 .net *"_ivl_36", 0 0, L_000002162488b470;  1 drivers
L_0000021624842450 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000002162481ddb0_0 .net/2u *"_ivl_8", 6 0, L_0000021624842450;  1 drivers
v000002162481de50_0 .net "alu_op", 3 0, v000002162481ccd0_0;  1 drivers
v000002162481def0_0 .net "alu_out", 31 0, v000002162481e8f0_0;  alias, 1 drivers
v000002162481e030_0 .net "alu_selA", 1 0, v00000216248207a0_0;  alias, 1 drivers
v000002162481fd00_0 .net "alu_selB", 2 0, v000002162481f1c0_0;  alias, 1 drivers
v000002162481f6c0_0 .net "ex_haz", 31 0, v00000216248138b0_0;  alias, 1 drivers
v0000021624820e80_0 .net "imm", 31 0, v000002162481fee0_0;  alias, 1 drivers
v000002162481f260_0 .net "mem_haz", 31 0, v000002162483ee10_0;  alias, 1 drivers
v00000216248202a0_0 .net "mem_read", 0 0, v00000216248200c0_0;  alias, 1 drivers
v0000021624820020_0 .net "mem_write", 0 0, v0000021624820160_0;  alias, 1 drivers
v000002162481fda0_0 .net "opcode", 6 0, v000002162481f940_0;  alias, 1 drivers
v000002162481f4e0_0 .net "oper1", 31 0, v000002162481d9f0_0;  1 drivers
v0000021624820fc0_0 .net "oper2", 31 0, v000002162481e2b0_0;  1 drivers
v00000216248205c0_0 .net "pc", 31 0, v00000216248208e0_0;  alias, 1 drivers
v000002162481fc60_0 .net "reg_write", 0 0, v000002162481fa80_0;  alias, 1 drivers
v000002162481f300_0 .net "rs1", 31 0, v0000021624820340_0;  alias, 1 drivers
v000002162481f760_0 .net "rs1_ind", 4 0, v000002162481fb20_0;  alias, 1 drivers
v000002162481f3a0_0 .net "rs2_in", 31 0, v000002162481ff80_0;  alias, 1 drivers
v0000021624820f20_0 .net "rs2_ind", 4 0, v000002162481fbc0_0;  alias, 1 drivers
v0000021624820660_0 .net "rs2_out", 31 0, v000002162481ce10_0;  alias, 1 drivers
v0000021624821060_0 .net "store_rs2_forward", 1 0, v000002162481f580_0;  alias, 1 drivers
L_000002162488a430 .cmp/eq 7, v000002162481f940_0, L_0000021624842450;
L_000002162488a250 .functor MUXZ 32, v000002162481f8a0_0, v000002162481d9f0_0, L_000002162488a430, C4<>;
L_000002162488a1b0 .cmp/eq 7, v000002162481f940_0, L_00000216248424e0;
L_0000021624889a30 .cmp/ne 32, v000002162481d9f0_0, v000002162481e2b0_0;
L_000002162488a570 .cmp/eq 7, v000002162481f940_0, L_0000021624842528;
L_000002162488a4d0 .cmp/eq 32, v000002162481d9f0_0, v000002162481e2b0_0;
L_000002162488b470 .cmp/eq 7, v000002162481f940_0, L_0000021624842570;
S_00000216246adf20 .scope module, "alu" "ALU" 7 29, 8 1 0, S_00000216246add90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000216247aa860 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_000002162488dd40 .functor NOT 1, L_000002162488a070, C4<0>, C4<0>, C4<0>;
v0000021624812cd0_0 .net "A", 31 0, v000002162481d9f0_0;  alias, 1 drivers
v0000021624812d70_0 .net "ALUOP", 3 0, v000002162481ccd0_0;  alias, 1 drivers
v000002162481dc70_0 .net "B", 31 0, v000002162481e2b0_0;  alias, 1 drivers
v000002162481e850_0 .var "CF", 0 0;
v000002162481d4f0_0 .net "ZF", 0 0, L_000002162488dd40;  alias, 1 drivers
v000002162481e0d0_0 .net *"_ivl_1", 0 0, L_000002162488a070;  1 drivers
v000002162481e8f0_0 .var "res", 31 0;
E_00000216247ab360 .event anyedge, v0000021624812d70_0, v0000021624812cd0_0, v000002162481dc70_0, v000002162481e850_0;
L_000002162488a070 .reduce/or v000002162481e8f0_0;
S_00000216246ad890 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_00000216246add90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002162481ebf0 .param/l "add" 0 5 6, C4<0100000>;
P_000002162481ec28 .param/l "addi" 0 5 10, C4<1001000>;
P_000002162481ec60 .param/l "addu" 0 5 6, C4<0100001>;
P_000002162481ec98 .param/l "and_" 0 5 6, C4<0100100>;
P_000002162481ecd0 .param/l "andi" 0 5 10, C4<1001100>;
P_000002162481ed08 .param/l "beq" 0 5 10, C4<1000100>;
P_000002162481ed40 .param/l "bne" 0 5 10, C4<1000101>;
P_000002162481ed78 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002162481edb0 .param/l "j" 0 5 12, C4<1000010>;
P_000002162481ede8 .param/l "jal" 0 5 12, C4<1000011>;
P_000002162481ee20 .param/l "jr" 0 5 8, C4<0001000>;
P_000002162481ee58 .param/l "lw" 0 5 10, C4<1100011>;
P_000002162481ee90 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002162481eec8 .param/l "or_" 0 5 6, C4<0100101>;
P_000002162481ef00 .param/l "ori" 0 5 10, C4<1001101>;
P_000002162481ef38 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002162481ef70 .param/l "sll" 0 5 7, C4<0000000>;
P_000002162481efa8 .param/l "slt" 0 5 8, C4<0101010>;
P_000002162481efe0 .param/l "slti" 0 5 10, C4<1101010>;
P_000002162481f018 .param/l "srl" 0 5 7, C4<0000010>;
P_000002162481f050 .param/l "sub" 0 5 6, C4<0100010>;
P_000002162481f088 .param/l "subu" 0 5 6, C4<0100011>;
P_000002162481f0c0 .param/l "sw" 0 5 10, C4<1101011>;
P_000002162481f0f8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002162481f130 .param/l "xori" 0 5 10, C4<1001110>;
v000002162481ccd0_0 .var "ALU_OP", 3 0;
v000002162481d8b0_0 .net "opcode", 6 0, v000002162481f940_0;  alias, 1 drivers
E_00000216247aac60 .event anyedge, v0000021624813630_0;
S_00000216246ada20 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_00000216246add90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000216247aaba0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000002162481cf50_0 .net "ina", 31 0, v00000216248208e0_0;  alias, 1 drivers
v000002162481d950_0 .net "inb", 31 0, v00000216248138b0_0;  alias, 1 drivers
v000002162481d1d0_0 .net "inc", 31 0, v000002162483ee10_0;  alias, 1 drivers
v000002162481ead0_0 .net "ind", 31 0, v0000021624820340_0;  alias, 1 drivers
v000002162481d9f0_0 .var "out", 31 0;
v000002162481e7b0_0 .net "sel", 1 0, v00000216248207a0_0;  alias, 1 drivers
E_00000216247ab420/0 .event anyedge, v000002162481e7b0_0, v00000216248134f0_0, v00000216248138b0_0, v000002162481d1d0_0;
E_00000216247ab420/1 .event anyedge, v000002162481ead0_0;
E_00000216247ab420 .event/or E_00000216247ab420/0, E_00000216247ab420/1;
S_00000216246ad390 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_00000216246add90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000216247ab560 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000002162481e530_0 .net "ina", 31 0, v000002162481fee0_0;  alias, 1 drivers
L_0000021624842330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002162481d130_0 .net "inb", 31 0, L_0000021624842330;  1 drivers
v000002162481e5d0_0 .net "inc", 31 0, v00000216248138b0_0;  alias, 1 drivers
v000002162481e490_0 .net "ind", 31 0, v000002162483ee10_0;  alias, 1 drivers
v000002162481e670_0 .net "ine", 31 0, v000002162481ff80_0;  alias, 1 drivers
L_0000021624842378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002162481da90_0 .net "inf", 31 0, L_0000021624842378;  1 drivers
L_00000216248423c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002162481d090_0 .net "ing", 31 0, L_00000216248423c0;  1 drivers
L_0000021624842408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002162481e990_0 .net "inh", 31 0, L_0000021624842408;  1 drivers
v000002162481e2b0_0 .var "out", 31 0;
v000002162481d270_0 .net "sel", 2 0, v000002162481f1c0_0;  alias, 1 drivers
E_00000216247ab1a0/0 .event anyedge, v000002162481d270_0, v000002162481e530_0, v000002162481d130_0, v00000216248138b0_0;
E_00000216247ab1a0/1 .event anyedge, v000002162481d1d0_0, v000002162481e670_0, v000002162481da90_0, v000002162481d090_0;
E_00000216247ab1a0/2 .event anyedge, v000002162481e990_0;
E_00000216247ab1a0 .event/or E_00000216247ab1a0/0, E_00000216247ab1a0/1, E_00000216247ab1a0/2;
S_00000216246ad520 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_00000216246add90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000216247aa8e0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000002162481db30_0 .net "ina", 31 0, v000002162481ff80_0;  alias, 1 drivers
v000002162481d770_0 .net "inb", 31 0, v00000216248138b0_0;  alias, 1 drivers
v000002162481d450_0 .net "inc", 31 0, v000002162483ee10_0;  alias, 1 drivers
L_0000021624842498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002162481cff0_0 .net "ind", 31 0, L_0000021624842498;  1 drivers
v000002162481ce10_0 .var "out", 31 0;
v000002162481e170_0 .net "sel", 1 0, v000002162481f580_0;  alias, 1 drivers
E_00000216247ab4a0/0 .event anyedge, v000002162481e170_0, v000002162481e670_0, v00000216248138b0_0, v000002162481d1d0_0;
E_00000216247ab4a0/1 .event anyedge, v000002162481cff0_0;
E_00000216247ab4a0 .event/or E_00000216247ab4a0/0, E_00000216247ab4a0/1;
S_0000021624676720 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "id_ex_opcode";
    .port_info 1 /INPUT 5 "id_ex_rs1";
    .port_info 2 /INPUT 5 "id_ex_rs2";
    .port_info 3 /INPUT 5 "ex_mem_rd";
    .port_info 4 /INPUT 1 "ex_mem_wr";
    .port_info 5 /INPUT 5 "mem_wb_rd";
    .port_info 6 /INPUT 1 "mem_wb_wr";
    .port_info 7 /OUTPUT 2 "forwardA";
    .port_info 8 /OUTPUT 3 "forwardB";
    .port_info 9 /OUTPUT 2 "store_rs2_forward";
P_0000021624821180 .param/l "add" 0 5 6, C4<0100000>;
P_00000216248211b8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000216248211f0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000021624821228 .param/l "and_" 0 5 6, C4<0100100>;
P_0000021624821260 .param/l "andi" 0 5 10, C4<1001100>;
P_0000021624821298 .param/l "beq" 0 5 10, C4<1000100>;
P_00000216248212d0 .param/l "bit_width" 0 12 6, +C4<00000000000000000000000000100000>;
P_0000021624821308 .param/l "bne" 0 5 10, C4<1000101>;
P_0000021624821340 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000021624821378 .param/l "j" 0 5 12, C4<1000010>;
P_00000216248213b0 .param/l "jal" 0 5 12, C4<1000011>;
P_00000216248213e8 .param/l "jr" 0 5 8, C4<0001000>;
P_0000021624821420 .param/l "lw" 0 5 10, C4<1100011>;
P_0000021624821458 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000021624821490 .param/l "or_" 0 5 6, C4<0100101>;
P_00000216248214c8 .param/l "ori" 0 5 10, C4<1001101>;
P_0000021624821500 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000021624821538 .param/l "sll" 0 5 7, C4<0000000>;
P_0000021624821570 .param/l "slt" 0 5 8, C4<0101010>;
P_00000216248215a8 .param/l "slti" 0 5 10, C4<1101010>;
P_00000216248215e0 .param/l "srl" 0 5 7, C4<0000010>;
P_0000021624821618 .param/l "sub" 0 5 6, C4<0100010>;
P_0000021624821650 .param/l "subu" 0 5 6, C4<0100011>;
P_0000021624821688 .param/l "sw" 0 5 10, C4<1101011>;
P_00000216248216c0 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000216248216f8 .param/l "xori" 0 5 10, C4<1001110>;
v0000021624820700_0 .net "ex_mem_rd", 4 0, v0000021624812690_0;  alias, 1 drivers
v000002162481f9e0_0 .net "ex_mem_wr", 0 0, v0000021624812870_0;  alias, 1 drivers
v00000216248207a0_0 .var "forwardA", 1 0;
v000002162481f1c0_0 .var "forwardB", 2 0;
v000002162481f800_0 .net "id_ex_opcode", 6 0, v000002162481f940_0;  alias, 1 drivers
v000002162481f440_0 .net "id_ex_rs1", 4 0, v000002162481fb20_0;  alias, 1 drivers
v000002162481fe40_0 .net "id_ex_rs2", 4 0, v000002162481fbc0_0;  alias, 1 drivers
v0000021624820520_0 .net "mem_wb_rd", 4 0, v000002162482de70_0;  alias, 1 drivers
v0000021624820b60_0 .net "mem_wb_wr", 0 0, v000002162482ccf0_0;  alias, 1 drivers
v000002162481f580_0 .var "store_rs2_forward", 1 0;
E_00000216247aaea0/0 .event anyedge, v0000021624812870_0, v0000021624812690_0, v0000021624813810_0, v0000021624820b60_0;
E_00000216247aaea0/1 .event anyedge, v0000021624820520_0;
E_00000216247aaea0 .event/or E_00000216247aaea0/0, E_00000216247aaea0/1;
E_00000216247ab7a0/0 .event anyedge, v0000021624813630_0, v0000021624812870_0, v0000021624812690_0, v0000021624813810_0;
E_00000216247ab7a0/1 .event anyedge, v0000021624820b60_0, v0000021624820520_0;
E_00000216247ab7a0 .event/or E_00000216247ab7a0/0, E_00000216247ab7a0/1;
E_00000216247ab5a0/0 .event anyedge, v0000021624813630_0, v0000021624812870_0, v0000021624812690_0, v0000021624812af0_0;
E_00000216247ab5a0/1 .event anyedge, v0000021624820b60_0, v0000021624820520_0;
E_00000216247ab5a0 .event/or E_00000216247ab5a0/0, E_00000216247ab5a0/1;
S_000002162469e510 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 67, 13 2 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_0000021624825750 .param/l "add" 0 5 6, C4<0100000>;
P_0000021624825788 .param/l "addi" 0 5 10, C4<1001000>;
P_00000216248257c0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000216248257f8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000021624825830 .param/l "andi" 0 5 10, C4<1001100>;
P_0000021624825868 .param/l "beq" 0 5 10, C4<1000100>;
P_00000216248258a0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000216248258d8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000021624825910 .param/l "j" 0 5 12, C4<1000010>;
P_0000021624825948 .param/l "jal" 0 5 12, C4<1000011>;
P_0000021624825980 .param/l "jr" 0 5 8, C4<0001000>;
P_00000216248259b8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000216248259f0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000021624825a28 .param/l "or_" 0 5 6, C4<0100101>;
P_0000021624825a60 .param/l "ori" 0 5 10, C4<1001101>;
P_0000021624825a98 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000021624825ad0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000021624825b08 .param/l "slt" 0 5 8, C4<0101010>;
P_0000021624825b40 .param/l "slti" 0 5 10, C4<1101010>;
P_0000021624825b78 .param/l "srl" 0 5 7, C4<0000010>;
P_0000021624825bb0 .param/l "sub" 0 5 6, C4<0100010>;
P_0000021624825be8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000021624825c20 .param/l "sw" 0 5 10, C4<1101011>;
P_0000021624825c58 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000021624825c90 .param/l "xori" 0 5 10, C4<1001110>;
v000002162481f620_0 .var "EX_INST", 31 0;
v000002162481fee0_0 .var "EX_Immed", 31 0;
v00000216248208e0_0 .var "EX_PC", 31 0;
v000002162481f8a0_0 .var "EX_PFC", 31 0;
v00000216248200c0_0 .var "EX_memread", 0 0;
v0000021624820160_0 .var "EX_memwrite", 0 0;
v000002162481f940_0 .var "EX_opcode", 6 0;
v0000021624820ca0_0 .var "EX_rd_ind", 4 0;
v000002162481fa80_0 .var "EX_regwrite", 0 0;
v0000021624820340_0 .var "EX_rs1", 31 0;
v000002162481fb20_0 .var "EX_rs1_ind", 4 0;
v000002162481ff80_0 .var "EX_rs2", 31 0;
v000002162481fbc0_0 .var "EX_rs2_ind", 4 0;
v00000216248203e0_0 .net "ID_FLUSH", 0 0, L_000002162488de90;  alias, 1 drivers
v0000021624820480_0 .net "ID_INST", 31 0, v000002162482f630_0;  alias, 1 drivers
v0000021624820200_0 .net "ID_Immed", 31 0, v00000216248273a0_0;  alias, 1 drivers
v0000021624820840_0 .net "ID_PC", 31 0, v000002162482f8b0_0;  alias, 1 drivers
v0000021624820a20_0 .net "ID_PFC", 31 0, L_000002162488c370;  alias, 1 drivers
v0000021624820980_0 .net "ID_memread", 0 0, L_000002162488d450;  alias, 1 drivers
v0000021624820ac0_0 .net "ID_memwrite", 0 0, L_000002162488bdd0;  alias, 1 drivers
v0000021624820c00_0 .net "ID_opcode", 6 0, v000002162482f310_0;  alias, 1 drivers
v0000021624820d40_0 .net "ID_rd_ind", 4 0, v0000021624830490_0;  alias, 1 drivers
v0000021624820de0_0 .net "ID_regwrite", 0 0, L_000002162488d270;  alias, 1 drivers
v0000021624826680_0 .net "ID_rs1", 31 0, L_000002162488e050;  alias, 1 drivers
v0000021624826ae0_0 .net "ID_rs1_ind", 4 0, v000002162482fa90_0;  alias, 1 drivers
v00000216248264a0_0 .net "ID_rs2", 31 0, L_000002162488ddb0;  alias, 1 drivers
v0000021624826f40_0 .net "ID_rs2_ind", 4 0, v000002162482fb30_0;  alias, 1 drivers
v00000216248262c0_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v0000021624826540_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
S_0000021624827ce0 .scope module, "id_stage" "ID_stage" 3 55, 14 2 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "EX_memread";
    .port_info 4 /INPUT 32 "id_haz";
    .port_info 5 /INPUT 32 "ex_haz";
    .port_info 6 /INPUT 32 "mem_haz";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 5 "id_ex_rd_ind";
    .port_info 11 /INPUT 5 "wr_reg_from_wb";
    .port_info 12 /INPUT 1 "id_flush";
    .port_info 13 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 14 /INPUT 1 "Wrong_prediction";
    .port_info 15 /INPUT 1 "exception_flag";
    .port_info 16 /INPUT 1 "clk";
    .port_info 17 /OUTPUT 32 "pfc";
    .port_info 18 /OUTPUT 32 "rs1";
    .port_info 19 /OUTPUT 32 "rs2";
    .port_info 20 /OUTPUT 3 "pc_src";
    .port_info 21 /OUTPUT 1 "pc_write";
    .port_info 22 /OUTPUT 1 "if_id_write";
    .port_info 23 /OUTPUT 1 "if_id_flush";
    .port_info 24 /OUTPUT 32 "imm";
    .port_info 25 /INPUT 1 "reg_write_from_wb";
    .port_info 26 /OUTPUT 1 "reg_write";
    .port_info 27 /OUTPUT 1 "mem_read";
    .port_info 28 /OUTPUT 1 "mem_write";
    .port_info 29 /INPUT 1 "rst";
P_0000021624827e70 .param/l "add" 0 5 6, C4<0100000>;
P_0000021624827ea8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000021624827ee0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000021624827f18 .param/l "and_" 0 5 6, C4<0100100>;
P_0000021624827f50 .param/l "andi" 0 5 10, C4<1001100>;
P_0000021624827f88 .param/l "beq" 0 5 10, C4<1000100>;
P_0000021624827fc0 .param/l "bne" 0 5 10, C4<1000101>;
P_0000021624827ff8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000021624828030 .param/l "j" 0 5 12, C4<1000010>;
P_0000021624828068 .param/l "jal" 0 5 12, C4<1000011>;
P_00000216248280a0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000216248280d8 .param/l "lw" 0 5 10, C4<1100011>;
P_0000021624828110 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000021624828148 .param/l "or_" 0 5 6, C4<0100101>;
P_0000021624828180 .param/l "ori" 0 5 10, C4<1001101>;
P_00000216248281b8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000216248281f0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000021624828228 .param/l "slt" 0 5 8, C4<0101010>;
P_0000021624828260 .param/l "slti" 0 5 10, C4<1101010>;
P_0000021624828298 .param/l "srl" 0 5 7, C4<0000010>;
P_00000216248282d0 .param/l "sub" 0 5 6, C4<0100010>;
P_0000021624828308 .param/l "subu" 0 5 6, C4<0100011>;
P_0000021624828340 .param/l "sw" 0 5 10, C4<1101011>;
P_0000021624828378 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000216248283b0 .param/l "xori" 0 5 10, C4<1001110>;
L_000002162488d9c0 .functor OR 1, L_000002162488ca50, L_000002162488caf0, C4<0>, C4<0>;
L_000002162488de90 .functor OR 1, L_000002162488d640, v0000021624826360_0, C4<0>, C4<0>;
v000002162482c5d0_0 .net "EX_memread", 0 0, v00000216248200c0_0;  alias, 1 drivers
v000002162482b130_0 .net "Wrong_prediction", 0 0, L_000002162488e280;  alias, 1 drivers
L_0000021624841f88 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000002162482c170_0 .net/2u *"_ivl_0", 6 0, L_0000021624841f88;  1 drivers
v000002162482c030_0 .net *"_ivl_10", 31 0, L_000002162488c190;  1 drivers
L_00000216248422e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002162482c710_0 .net/2u *"_ivl_18", 2 0, L_00000216248422e8;  1 drivers
v000002162482bf90_0 .net *"_ivl_2", 0 0, L_000002162488ca50;  1 drivers
v000002162482bd10_0 .net *"_ivl_20", 2 0, L_0000021624889fd0;  1 drivers
v000002162482c210_0 .net *"_ivl_22", 2 0, L_000002162488abb0;  1 drivers
L_0000021624841fd0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000002162482c3f0_0 .net/2u *"_ivl_4", 6 0, L_0000021624841fd0;  1 drivers
v000002162482b770_0 .net *"_ivl_6", 0 0, L_000002162488caf0;  1 drivers
v000002162482b810_0 .net *"_ivl_9", 0 0, L_000002162488d9c0;  1 drivers
v000002162482af50_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v000002162482b9f0_0 .net "ex_haz", 31 0, o00000216247d4878;  alias, 0 drivers
v000002162482ba90_0 .net "exception_flag", 0 0, L_000002162488c7d0;  alias, 1 drivers
v000002162482b8b0_0 .net "id_ex_rd_ind", 4 0, v0000021624820ca0_0;  alias, 1 drivers
v000002162482c7b0_0 .net "id_ex_stall", 0 0, v0000021624826360_0;  1 drivers
v000002162482b950_0 .net "id_flush", 0 0, L_000002162488d640;  alias, 1 drivers
v000002162482bb30_0 .net "id_flush_mux_sel", 0 0, L_000002162488de90;  alias, 1 drivers
v000002162482bbd0_0 .net "id_haz", 31 0, v000002162481e8f0_0;  alias, 1 drivers
v000002162482bc70_0 .net "if_id_flush", 0 0, v0000021624826fe0_0;  alias, 1 drivers
v000002162482c0d0_0 .net "if_id_write", 0 0, v00000216248260e0_0;  alias, 1 drivers
v000002162482c490_0 .net "imm", 31 0, v00000216248273a0_0;  alias, 1 drivers
v000002162482c850_0 .net "inst", 31 0, v000002162482f630_0;  alias, 1 drivers
v000002162482aa50_0 .net "mem_haz", 31 0, v000002162483ee10_0;  alias, 1 drivers
v000002162482bdb0_0 .net "mem_read", 0 0, L_000002162488d450;  alias, 1 drivers
v000002162482acd0_0 .net "mem_read_wire", 0 0, v00000216248271c0_0;  1 drivers
v000002162482ab90_0 .net "mem_write", 0 0, L_000002162488bdd0;  alias, 1 drivers
v000002162482ae10_0 .net "mem_write_wire", 0 0, v0000021624827260_0;  1 drivers
v000002162482aff0_0 .net "opcode", 6 0, v000002162482f310_0;  alias, 1 drivers
v000002162482aeb0_0 .net "pc", 31 0, v000002162482f8b0_0;  alias, 1 drivers
v000002162482b090_0 .net "pc_src", 2 0, L_000002162488d3b0;  alias, 1 drivers
v000002162482b270_0 .net "pc_write", 0 0, v0000021624826e00_0;  alias, 1 drivers
v000002162482fc70_0 .net "pfc", 31 0, L_000002162488c370;  alias, 1 drivers
v000002162482fbd0_0 .net "reg_write", 0 0, L_000002162488d270;  alias, 1 drivers
v000002162482fd10_0 .net "reg_write_from_wb", 0 0, v000002162482ccf0_0;  alias, 1 drivers
v000002162482f810_0 .net "reg_write_wire", 0 0, v0000021624827440_0;  1 drivers
v000002162482f3b0_0 .net "rs1", 31 0, L_000002162488e050;  alias, 1 drivers
v000002162482f450_0 .net "rs1_ind", 4 0, v000002162482fa90_0;  alias, 1 drivers
v00000216248308f0_0 .net "rs2", 31 0, L_000002162488ddb0;  alias, 1 drivers
v000002162482fdb0_0 .net "rs2_ind", 4 0, v000002162482fb30_0;  alias, 1 drivers
v000002162482f4f0_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
v000002162482f950_0 .net "wr_reg_data", 31 0, v000002162483ee10_0;  alias, 1 drivers
v00000216248303f0_0 .net "wr_reg_from_wb", 4 0, v000002162482de70_0;  alias, 1 drivers
L_000002162488ca50 .cmp/eq 7, v000002162482f310_0, L_0000021624841f88;
L_000002162488caf0 .cmp/eq 7, v000002162482f310_0, L_0000021624841fd0;
L_000002162488c190 .arith/sum 32, v000002162482f8b0_0, v00000216248273a0_0;
L_000002162488c370 .functor MUXZ 32, v00000216248273a0_0, L_000002162488c190, L_000002162488d9c0, C4<>;
L_000002162488d270 .part L_000002162488abb0, 2, 1;
L_000002162488d450 .part L_000002162488abb0, 1, 1;
L_000002162488bdd0 .part L_000002162488abb0, 0, 1;
L_0000021624889fd0 .concat [ 1 1 1 0], v0000021624827260_0, v00000216248271c0_0, v0000021624827440_0;
L_000002162488abb0 .functor MUXZ 3, L_0000021624889fd0, L_00000216248422e8, L_000002162488de90, C4<>;
S_00000216246d0370 .scope module, "BR" "BranchResolver" 14 33, 15 2 0, S_0000021624827ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_00000216248283f0 .param/l "add" 0 5 6, C4<0100000>;
P_0000021624828428 .param/l "addi" 0 5 10, C4<1001000>;
P_0000021624828460 .param/l "addu" 0 5 6, C4<0100001>;
P_0000021624828498 .param/l "and_" 0 5 6, C4<0100100>;
P_00000216248284d0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000021624828508 .param/l "beq" 0 5 10, C4<1000100>;
P_0000021624828540 .param/l "bne" 0 5 10, C4<1000101>;
P_0000021624828578 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000216248285b0 .param/l "j" 0 5 12, C4<1000010>;
P_00000216248285e8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000021624828620 .param/l "jr" 0 5 8, C4<0001000>;
P_0000021624828658 .param/l "lw" 0 5 10, C4<1100011>;
P_0000021624828690 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000216248286c8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000021624828700 .param/l "ori" 0 5 10, C4<1001101>;
P_0000021624828738 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000021624828770 .param/l "sll" 0 5 7, C4<0000000>;
P_00000216248287a8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000216248287e0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000021624828818 .param/l "srl" 0 5 7, C4<0000010>;
P_0000021624828850 .param/l "sub" 0 5 6, C4<0100010>;
P_0000021624828888 .param/l "subu" 0 5 6, C4<0100011>;
P_00000216248288c0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000216248288f8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000021624828930 .param/l "xori" 0 5 10, C4<1001110>;
L_000002162488d8e0 .functor OR 1, L_000002162488c0f0, L_000002162488cd70, C4<0>, C4<0>;
L_000002162488de20 .functor OR 1, L_000002162488d8e0, L_000002162488ce10, C4<0>, C4<0>;
L_000002162488e0c0 .functor OR 1, L_000002162488de20, L_000002162488cf50, C4<0>, C4<0>;
v0000021624826180_0 .net "PC_src", 2 0, L_000002162488d3b0;  alias, 1 drivers
v0000021624826900_0 .net "Wrong_prediction", 0 0, L_000002162488e280;  alias, 1 drivers
L_0000021624842018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000216248265e0_0 .net/2u *"_ivl_0", 2 0, L_0000021624842018;  1 drivers
L_0000021624842138 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000021624826720_0 .net/2u *"_ivl_10", 6 0, L_0000021624842138;  1 drivers
v0000021624826040_0 .net *"_ivl_12", 0 0, L_000002162488c0f0;  1 drivers
L_0000021624842180 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000021624827580_0 .net/2u *"_ivl_14", 6 0, L_0000021624842180;  1 drivers
v00000216248267c0_0 .net *"_ivl_16", 0 0, L_000002162488cd70;  1 drivers
v0000021624826860_0 .net *"_ivl_19", 0 0, L_000002162488d8e0;  1 drivers
L_0000021624842060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000021624825f00_0 .net/2u *"_ivl_2", 2 0, L_0000021624842060;  1 drivers
L_00000216248421c8 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000216248269a0_0 .net/2u *"_ivl_20", 6 0, L_00000216248421c8;  1 drivers
v0000021624827bc0_0 .net *"_ivl_22", 0 0, L_000002162488ce10;  1 drivers
v0000021624825dc0_0 .net *"_ivl_25", 0 0, L_000002162488de20;  1 drivers
L_0000021624842210 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v0000021624827b20_0 .net/2u *"_ivl_26", 6 0, L_0000021624842210;  1 drivers
v0000021624826a40_0 .net *"_ivl_28", 0 0, L_000002162488cf50;  1 drivers
v0000021624827940_0 .net *"_ivl_31", 0 0, L_000002162488e0c0;  1 drivers
L_0000021624842258 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000021624826b80_0 .net/2u *"_ivl_32", 2 0, L_0000021624842258;  1 drivers
L_00000216248422a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021624827620_0 .net/2u *"_ivl_34", 2 0, L_00000216248422a0;  1 drivers
v0000021624826c20_0 .net *"_ivl_36", 2 0, L_000002162488cff0;  1 drivers
v0000021624825d20_0 .net *"_ivl_38", 2 0, L_000002162488bf10;  1 drivers
L_00000216248420a8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0000021624826cc0_0 .net/2u *"_ivl_4", 6 0, L_00000216248420a8;  1 drivers
v00000216248279e0_0 .net *"_ivl_40", 2 0, L_000002162488d090;  1 drivers
v0000021624825e60_0 .net *"_ivl_6", 0 0, L_000002162488cb90;  1 drivers
L_00000216248420f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000021624827a80_0 .net/2u *"_ivl_8", 2 0, L_00000216248420f0;  1 drivers
v0000021624826d60_0 .net "exception_flag", 0 0, L_000002162488c7d0;  alias, 1 drivers
v00000216248276c0_0 .net "opcode", 6 0, v000002162482f310_0;  alias, 1 drivers
v0000021624826220_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
L_000002162488cb90 .cmp/eq 7, v000002162482f310_0, L_00000216248420a8;
L_000002162488c0f0 .cmp/eq 7, v000002162482f310_0, L_0000021624842138;
L_000002162488cd70 .cmp/eq 7, v000002162482f310_0, L_0000021624842180;
L_000002162488ce10 .cmp/eq 7, v000002162482f310_0, L_00000216248421c8;
L_000002162488cf50 .cmp/eq 7, v000002162482f310_0, L_0000021624842210;
L_000002162488cff0 .functor MUXZ 3, L_00000216248422a0, L_0000021624842258, L_000002162488e0c0, C4<>;
L_000002162488bf10 .functor MUXZ 3, L_000002162488cff0, L_00000216248420f0, L_000002162488cb90, C4<>;
L_000002162488d090 .functor MUXZ 3, L_000002162488bf10, L_0000021624842060, L_000002162488e280, C4<>;
L_000002162488d3b0 .functor MUXZ 3, L_000002162488d090, L_0000021624842018, L_000002162488c7d0, C4<>;
S_000002162465c330 .scope module, "SDU" "StallDetectionUnit" 14 37, 16 5 0, S_0000021624827ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 1 "EX_memread";
    .port_info 3 /INPUT 5 "if_id_rs1";
    .port_info 4 /INPUT 5 "if_id_rs2";
    .port_info 5 /INPUT 5 "id_ex_rd";
    .port_info 6 /OUTPUT 1 "PC_Write";
    .port_info 7 /OUTPUT 1 "if_id_Write";
    .port_info 8 /OUTPUT 1 "if_id_flush";
    .port_info 9 /OUTPUT 1 "id_ex_flush";
P_0000021624828970 .param/l "add" 0 5 6, C4<0100000>;
P_00000216248289a8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000216248289e0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000021624828a18 .param/l "and_" 0 5 6, C4<0100100>;
P_0000021624828a50 .param/l "andi" 0 5 10, C4<1001100>;
P_0000021624828a88 .param/l "beq" 0 5 10, C4<1000100>;
P_0000021624828ac0 .param/l "bne" 0 5 10, C4<1000101>;
P_0000021624828af8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000021624828b30 .param/l "j" 0 5 12, C4<1000010>;
P_0000021624828b68 .param/l "jal" 0 5 12, C4<1000011>;
P_0000021624828ba0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000021624828bd8 .param/l "lw" 0 5 10, C4<1100011>;
P_0000021624828c10 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000021624828c48 .param/l "or_" 0 5 6, C4<0100101>;
P_0000021624828c80 .param/l "ori" 0 5 10, C4<1001101>;
P_0000021624828cb8 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000021624828cf0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000021624828d28 .param/l "slt" 0 5 8, C4<0101010>;
P_0000021624828d60 .param/l "slti" 0 5 10, C4<1101010>;
P_0000021624828d98 .param/l "srl" 0 5 7, C4<0000010>;
P_0000021624828dd0 .param/l "sub" 0 5 6, C4<0100010>;
P_0000021624828e08 .param/l "subu" 0 5 6, C4<0100011>;
P_0000021624828e40 .param/l "sw" 0 5 10, C4<1101011>;
P_0000021624828e78 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000021624828eb0 .param/l "xori" 0 5 10, C4<1001110>;
v0000021624825fa0_0 .net "EX_memread", 0 0, v00000216248200c0_0;  alias, 1 drivers
v0000021624826e00_0 .var "PC_Write", 0 0;
v0000021624826400_0 .net "Wrong_prediction", 0 0, L_000002162488e280;  alias, 1 drivers
v0000021624826360_0 .var "id_ex_flush", 0 0;
v0000021624826ea0_0 .net "id_ex_rd", 4 0, v0000021624820ca0_0;  alias, 1 drivers
v00000216248260e0_0 .var "if_id_Write", 0 0;
v0000021624826fe0_0 .var "if_id_flush", 0 0;
v0000021624827080_0 .net "if_id_opcode", 6 0, v000002162482f310_0;  alias, 1 drivers
v00000216248278a0_0 .net "if_id_rs1", 4 0, v000002162482fa90_0;  alias, 1 drivers
v0000021624827120_0 .net "if_id_rs2", 4 0, v000002162482fb30_0;  alias, 1 drivers
E_00000216247ab620/0 .event anyedge, v000002162481e210_0, v0000021624813f90_0, v00000216248136d0_0, v0000021624826ae0_0;
E_00000216247ab620/1 .event anyedge, v0000021624826f40_0, v000002162479de60_0;
E_00000216247ab620 .event/or E_00000216247ab620/0, E_00000216247ab620/1;
S_000002162465c4c0 .scope module, "cu" "control_unit" 14 36, 17 2 0, S_0000021624827ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_0000021624828ef0 .param/l "add" 0 5 6, C4<0100000>;
P_0000021624828f28 .param/l "addi" 0 5 10, C4<1001000>;
P_0000021624828f60 .param/l "addu" 0 5 6, C4<0100001>;
P_0000021624828f98 .param/l "and_" 0 5 6, C4<0100100>;
P_0000021624828fd0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000021624829008 .param/l "beq" 0 5 10, C4<1000100>;
P_0000021624829040 .param/l "bne" 0 5 10, C4<1000101>;
P_0000021624829078 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000216248290b0 .param/l "j" 0 5 12, C4<1000010>;
P_00000216248290e8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000021624829120 .param/l "jr" 0 5 8, C4<0001000>;
P_0000021624829158 .param/l "lw" 0 5 10, C4<1100011>;
P_0000021624829190 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000216248291c8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000021624829200 .param/l "ori" 0 5 10, C4<1001101>;
P_0000021624829238 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000021624829270 .param/l "sll" 0 5 7, C4<0000000>;
P_00000216248292a8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000216248292e0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000021624829318 .param/l "srl" 0 5 7, C4<0000010>;
P_0000021624829350 .param/l "sub" 0 5 6, C4<0100010>;
P_0000021624829388 .param/l "subu" 0 5 6, C4<0100011>;
P_00000216248293c0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000216248293f8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000021624829430 .param/l "xori" 0 5 10, C4<1001110>;
v00000216248271c0_0 .var "memread", 0 0;
v0000021624827260_0 .var "memwrite", 0 0;
v0000021624827300_0 .net "opcode", 6 0, v000002162482f310_0;  alias, 1 drivers
v0000021624827440_0 .var "regwrite", 0 0;
E_00000216247ab1e0 .event anyedge, v000002162479de60_0;
S_0000021624829650 .scope module, "immed_gen" "Immed_Gen_unit" 14 28, 18 2 0, S_0000021624827ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002162482a480 .param/l "add" 0 5 6, C4<0100000>;
P_000002162482a4b8 .param/l "addi" 0 5 10, C4<1001000>;
P_000002162482a4f0 .param/l "addu" 0 5 6, C4<0100001>;
P_000002162482a528 .param/l "and_" 0 5 6, C4<0100100>;
P_000002162482a560 .param/l "andi" 0 5 10, C4<1001100>;
P_000002162482a598 .param/l "beq" 0 5 10, C4<1000100>;
P_000002162482a5d0 .param/l "bne" 0 5 10, C4<1000101>;
P_000002162482a608 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002162482a640 .param/l "j" 0 5 12, C4<1000010>;
P_000002162482a678 .param/l "jal" 0 5 12, C4<1000011>;
P_000002162482a6b0 .param/l "jr" 0 5 8, C4<0001000>;
P_000002162482a6e8 .param/l "lw" 0 5 10, C4<1100011>;
P_000002162482a720 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002162482a758 .param/l "or_" 0 5 6, C4<0100101>;
P_000002162482a790 .param/l "ori" 0 5 10, C4<1001101>;
P_000002162482a7c8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002162482a800 .param/l "sll" 0 5 7, C4<0000000>;
P_000002162482a838 .param/l "slt" 0 5 8, C4<0101010>;
P_000002162482a870 .param/l "slti" 0 5 10, C4<1101010>;
P_000002162482a8a8 .param/l "srl" 0 5 7, C4<0000010>;
P_000002162482a8e0 .param/l "sub" 0 5 6, C4<0100010>;
P_000002162482a918 .param/l "subu" 0 5 6, C4<0100011>;
P_000002162482a950 .param/l "sw" 0 5 10, C4<1101011>;
P_000002162482a988 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002162482a9c0 .param/l "xori" 0 5 10, C4<1001110>;
v00000216248273a0_0 .var "Immed", 31 0;
v00000216248274e0_0 .net "Inst", 31 0, v000002162482f630_0;  alias, 1 drivers
v0000021624827760_0 .net "opcode", 6 0, v000002162482f310_0;  alias, 1 drivers
E_00000216247aaf20 .event anyedge, v000002162479de60_0, v0000021624820480_0;
S_00000216248297e0 .scope module, "reg_file" "REG_FILE" 14 26, 19 2 0, S_0000021624827ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_00000216247aa960 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_000002162488e050 .functor BUFZ 32, L_000002162488be70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002162488ddb0 .functor BUFZ 32, L_000002162488cc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002162482c350_0 .net *"_ivl_0", 31 0, L_000002162488be70;  1 drivers
v000002162482aaf0_0 .net *"_ivl_10", 6 0, L_000002162488d310;  1 drivers
L_0000021624841f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002162482be50_0 .net *"_ivl_13", 1 0, L_0000021624841f40;  1 drivers
v000002162482b4f0_0 .net *"_ivl_2", 6 0, L_000002162488ceb0;  1 drivers
L_0000021624841ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002162482b590_0 .net *"_ivl_5", 1 0, L_0000021624841ef8;  1 drivers
v000002162482b450_0 .net *"_ivl_8", 31 0, L_000002162488cc30;  1 drivers
v000002162482ad70_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v000002162482ac30_0 .var/i "i", 31 0;
v000002162482b310_0 .net "rd_data1", 31 0, L_000002162488e050;  alias, 1 drivers
v000002162482c8f0_0 .net "rd_data2", 31 0, L_000002162488ddb0;  alias, 1 drivers
v000002162482c2b0_0 .net "rd_reg1", 4 0, v000002162482fa90_0;  alias, 1 drivers
v000002162482b630_0 .net "rd_reg2", 4 0, v000002162482fb30_0;  alias, 1 drivers
v000002162482c670 .array "reg_file", 0 31, 31 0;
v000002162482b6d0_0 .net "reg_wr", 0 0, v000002162482ccf0_0;  alias, 1 drivers
v000002162482c530_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
v000002162482bef0_0 .net "wr_data", 31 0, v000002162483ee10_0;  alias, 1 drivers
v000002162482b3b0_0 .net "wr_reg", 4 0, v000002162482de70_0;  alias, 1 drivers
E_00000216247aa9a0 .event posedge, v0000021624812ff0_0, v0000021624812f50_0;
L_000002162488be70 .array/port v000002162482c670, L_000002162488ceb0;
L_000002162488ceb0 .concat [ 5 2 0 0], v000002162482fa90_0, L_0000021624841ef8;
L_000002162488cc30 .array/port v000002162482c670, L_000002162488d310;
L_000002162488d310 .concat [ 5 2 0 0], v000002162482fb30_0, L_0000021624841f40;
S_0000021624829e20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_00000216248297e0;
 .timescale 0 0;
v000002162482b1d0_0 .var/i "i", 31 0;
S_0000021624829b00 .scope module, "if_id_buffer" "IF_ID_buffer" 3 52, 20 1 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000021624830a20 .param/l "add" 0 5 6, C4<0100000>;
P_0000021624830a58 .param/l "addi" 0 5 10, C4<1001000>;
P_0000021624830a90 .param/l "addu" 0 5 6, C4<0100001>;
P_0000021624830ac8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000021624830b00 .param/l "andi" 0 5 10, C4<1001100>;
P_0000021624830b38 .param/l "beq" 0 5 10, C4<1000100>;
P_0000021624830b70 .param/l "bne" 0 5 10, C4<1000101>;
P_0000021624830ba8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000021624830be0 .param/l "j" 0 5 12, C4<1000010>;
P_0000021624830c18 .param/l "jal" 0 5 12, C4<1000011>;
P_0000021624830c50 .param/l "jr" 0 5 8, C4<0001000>;
P_0000021624830c88 .param/l "lw" 0 5 10, C4<1100011>;
P_0000021624830cc0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000021624830cf8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000021624830d30 .param/l "ori" 0 5 10, C4<1001101>;
P_0000021624830d68 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000021624830da0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000021624830dd8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000021624830e10 .param/l "slti" 0 5 10, C4<1101010>;
P_0000021624830e48 .param/l "srl" 0 5 7, C4<0000010>;
P_0000021624830e80 .param/l "sub" 0 5 6, C4<0100010>;
P_0000021624830eb8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000021624830ef0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000021624830f28 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000021624830f60 .param/l "xori" 0 5 10, C4<1001110>;
v000002162482f630_0 .var "ID_INST", 31 0;
v000002162482f8b0_0 .var "ID_PC", 31 0;
v000002162482f310_0 .var "ID_opcode", 6 0;
v0000021624830490_0 .var "ID_rd_ind", 4 0;
v000002162482fa90_0 .var "ID_rs1_ind", 4 0;
v000002162482fb30_0 .var "ID_rs2_ind", 4 0;
v000002162482fe50_0 .net "IF_FLUSH", 0 0, v0000021624826fe0_0;  alias, 1 drivers
v0000021624830350_0 .net "IF_INST", 31 0, L_000002162488dcd0;  alias, 1 drivers
v0000021624830710_0 .net "IF_PC", 31 0, v0000021624830530_0;  alias, 1 drivers
v000002162482f9f0_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v000002162482f590_0 .net "if_id_Write", 0 0, v00000216248260e0_0;  alias, 1 drivers
v00000216248307b0_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
S_0000021624829970 .scope module, "if_stage" "IF_stage" 3 47, 21 1 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_00000216247aada0 .param/l "handler_addr" 0 21 2, C4<00000000000000000000001111101000>;
v000002162482ea50_0 .net "EX_PFC", 31 0, L_000002162488a250;  alias, 1 drivers
v000002162482f090_0 .net "ID_PFC", 31 0, L_000002162488c370;  alias, 1 drivers
v000002162482da10_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v000002162482d5b0_0 .net "inst", 31 0, L_000002162488dcd0;  alias, 1 drivers
v000002162482cc50_0 .net "inst_mem_in", 31 0, v0000021624830530_0;  alias, 1 drivers
v000002162482eb90_0 .net "pc_next", 31 0, L_000002162488d130;  1 drivers
v000002162482d8d0_0 .net "pc_reg_in", 31 0, v000002162482df10_0;  1 drivers
v000002162482e410_0 .net "pc_src", 2 0, L_000002162488d3b0;  alias, 1 drivers
v000002162482d650_0 .net "pc_write", 0 0, v0000021624826e00_0;  alias, 1 drivers
v000002162482d970_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
S_0000021624829c90 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_0000021624829970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000216247aade0 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_000002162488dcd0 .functor BUFZ 32, L_000002162488c870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021624830170_0 .net "Data_Out", 31 0, L_000002162488dcd0;  alias, 1 drivers
v000002162482f6d0 .array "InstMem", 0 1023, 31 0;
v0000021624830670_0 .net *"_ivl_0", 31 0, L_000002162488c870;  1 drivers
v000002162482f770_0 .net *"_ivl_3", 9 0, L_000002162488c910;  1 drivers
v0000021624830030_0 .net *"_ivl_4", 11 0, L_000002162488c9b0;  1 drivers
L_0000021624841e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000216248300d0_0 .net *"_ivl_7", 1 0, L_0000021624841e68;  1 drivers
v000002162482fef0_0 .net "addr", 31 0, v0000021624830530_0;  alias, 1 drivers
L_000002162488c870 .array/port v000002162482f6d0, L_000002162488c9b0;
L_000002162488c910 .part v0000021624830530_0, 0, 10;
L_000002162488c9b0 .concat [ 10 2 0 0], L_000002162488c910, L_0000021624841e68;
S_0000021624829fb0 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_0000021624829970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_00000216247aaf60 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_0000021624841eb0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002162482ff90_0 .net "Immed", 31 0, L_0000021624841eb0;  1 drivers
v00000216248305d0_0 .net "PC", 31 0, v0000021624830530_0;  alias, 1 drivers
v0000021624830210_0 .net "targ_addr", 31 0, L_000002162488d130;  alias, 1 drivers
L_000002162488d130 .arith/sum 32, v0000021624830530_0, L_0000021624841eb0;
S_000002162482a140 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_0000021624829970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000216247aafe0 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v00000216248302b0_0 .net "PC_Write", 0 0, v0000021624826e00_0;  alias, 1 drivers
v0000021624830850_0 .net "addr_in", 31 0, v000002162482df10_0;  alias, 1 drivers
v0000021624830530_0 .var "addr_out", 31 0;
v000002162482f270_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v000002162482dab0_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
S_000002162482a2d0 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_0000021624829970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000216247ab020 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000002162482db50_0 .net "ina", 31 0, L_000002162488d130;  alias, 1 drivers
L_0000021624841d48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002162482d510_0 .net "inb", 31 0, L_0000021624841d48;  1 drivers
v000002162482d6f0_0 .net "inc", 31 0, L_000002162488c370;  alias, 1 drivers
v000002162482e690_0 .net "ind", 31 0, v0000021624830530_0;  alias, 1 drivers
v000002162482d470_0 .net "ine", 31 0, L_000002162488a250;  alias, 1 drivers
L_0000021624841d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002162482e9b0_0 .net "inf", 31 0, L_0000021624841d90;  1 drivers
L_0000021624841dd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002162482e4b0_0 .net "ing", 31 0, L_0000021624841dd8;  1 drivers
L_0000021624841e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002162482eaf0_0 .net "inh", 31 0, L_0000021624841e20;  1 drivers
v000002162482df10_0 .var "out", 31 0;
v000002162482dfb0_0 .net "sel", 2 0, L_000002162488d3b0;  alias, 1 drivers
E_00000216247abf60/0 .event anyedge, v0000021624826180_0, v0000021624830210_0, v000002162482d510_0, v0000021624820a20_0;
E_00000216247abf60/1 .event anyedge, v0000021624830710_0, v000002162481d6d0_0, v000002162482e9b0_0, v000002162482e4b0_0;
E_00000216247abf60/2 .event anyedge, v000002162482eaf0_0;
E_00000216247abf60 .event/or E_00000216247abf60/0, E_00000216247abf60/1, E_00000216247abf60/2;
S_00000216248294c0 .scope module, "mem_stage" "MEM_stage" 3 89, 25 3 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /INPUT 1 "clk";
v000002162482f130_0 .net "addr", 31 0, v00000216248138b0_0;  alias, 1 drivers
v000002162482ddd0_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v000002162482ef50_0 .net "mem_out", 31 0, v000002162482e550_0;  alias, 1 drivers
v000002162482dbf0_0 .net "mem_read", 0 0, v0000021624814350_0;  alias, 1 drivers
v000002162482e7d0_0 .net "mem_write", 0 0, v00000216248143f0_0;  alias, 1 drivers
v000002162482e870_0 .net "reg_write", 0 0, v0000021624812870_0;  alias, 1 drivers
v000002162482d830_0 .net "wdata", 31 0, v0000021624812910_0;  alias, 1 drivers
S_000002162483a900 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_00000216248294c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_00000216247abb20 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
v000002162482d790_0 .net "Data_In", 31 0, v0000021624812910_0;  alias, 1 drivers
v000002162482e550_0 .var "Data_Out", 31 0;
v000002162482cb10_0 .net "WR", 0 0, v00000216248143f0_0;  alias, 1 drivers
v000002162482ce30_0 .net "addr", 31 0, v00000216248138b0_0;  alias, 1 drivers
v000002162482ecd0_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v000002162482e370 .array "data_mem", 0 1023, 31 0;
E_00000216247abda0 .event posedge, v0000021624812f50_0;
S_0000021624839af0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 28, 26 28 0, S_000002162483a900;
 .timescale 0 0;
v000002162482ec30_0 .var/i "i", 31 0;
S_0000021624839fa0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 96, 27 2 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_000002162483afc0 .param/l "add" 0 5 6, C4<0100000>;
P_000002162483aff8 .param/l "addi" 0 5 10, C4<1001000>;
P_000002162483b030 .param/l "addu" 0 5 6, C4<0100001>;
P_000002162483b068 .param/l "and_" 0 5 6, C4<0100100>;
P_000002162483b0a0 .param/l "andi" 0 5 10, C4<1001100>;
P_000002162483b0d8 .param/l "beq" 0 5 10, C4<1000100>;
P_000002162483b110 .param/l "bne" 0 5 10, C4<1000101>;
P_000002162483b148 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002162483b180 .param/l "j" 0 5 12, C4<1000010>;
P_000002162483b1b8 .param/l "jal" 0 5 12, C4<1000011>;
P_000002162483b1f0 .param/l "jr" 0 5 8, C4<0001000>;
P_000002162483b228 .param/l "lw" 0 5 10, C4<1100011>;
P_000002162483b260 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002162483b298 .param/l "or_" 0 5 6, C4<0100101>;
P_000002162483b2d0 .param/l "ori" 0 5 10, C4<1001101>;
P_000002162483b308 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002162483b340 .param/l "sll" 0 5 7, C4<0000000>;
P_000002162483b378 .param/l "slt" 0 5 8, C4<0101010>;
P_000002162483b3b0 .param/l "slti" 0 5 10, C4<1101010>;
P_000002162483b3e8 .param/l "srl" 0 5 7, C4<0000010>;
P_000002162483b420 .param/l "sub" 0 5 6, C4<0100010>;
P_000002162483b458 .param/l "subu" 0 5 6, C4<0100011>;
P_000002162483b490 .param/l "sw" 0 5 10, C4<1101011>;
P_000002162483b4c8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002162483b500 .param/l "xori" 0 5 10, C4<1001110>;
v000002162482d150_0 .net "MEM_ALU_OUT", 31 0, v00000216248138b0_0;  alias, 1 drivers
v000002162482e910_0 .net "MEM_Data_mem_out", 31 0, v000002162482e550_0;  alias, 1 drivers
v000002162482dd30_0 .net "MEM_FLUSH", 0 0, L_000002162488dfe0;  alias, 1 drivers
v000002162482e0f0_0 .net "MEM_INST", 31 0, v0000021624813950_0;  alias, 1 drivers
v000002162482ced0_0 .net "MEM_PC", 31 0, v0000021624814210_0;  alias, 1 drivers
v000002162482e5f0_0 .net "MEM_memread", 0 0, v0000021624814350_0;  alias, 1 drivers
v000002162482ed70_0 .net "MEM_memwrite", 0 0, v00000216248143f0_0;  alias, 1 drivers
v000002162482cf70_0 .net "MEM_opcode", 6 0, v0000021624814530_0;  alias, 1 drivers
v000002162482ee10_0 .net "MEM_rd_ind", 4 0, v0000021624812690_0;  alias, 1 drivers
v000002162482cd90_0 .net "MEM_regwrite", 0 0, v0000021624812870_0;  alias, 1 drivers
v000002162482e2d0_0 .net "MEM_rs1_ind", 4 0, v00000216248139f0_0;  alias, 1 drivers
v000002162482dc90_0 .net "MEM_rs2", 31 0, v0000021624812910_0;  alias, 1 drivers
v000002162482f1d0_0 .net "MEM_rs2_ind", 4 0, v0000021624812a50_0;  alias, 1 drivers
v000002162482d010_0 .var "WB_ALU_OUT", 31 0;
v000002162482e730_0 .var "WB_Data_mem_out", 31 0;
v000002162482eeb0_0 .var "WB_INST", 31 0;
v000002162482eff0_0 .var "WB_PC", 31 0;
v000002162482ca70_0 .var "WB_memread", 0 0;
v000002162482cbb0_0 .var "WB_memwrite", 0 0;
v000002162482d330_0 .var "WB_opcode", 6 0;
v000002162482de70_0 .var "WB_rd_ind", 4 0;
v000002162482ccf0_0 .var "WB_regwrite", 0 0;
v000002162482d0b0_0 .var "WB_rs1_ind", 4 0;
v000002162482d1f0_0 .var "WB_rs2", 31 0;
v000002162482d290_0 .var "WB_rs2_ind", 4 0;
v000002162482d3d0_0 .net "clk", 0 0, L_00000216247a3f90;  alias, 1 drivers
v000002162482e050_0 .var "hlt", 0 0;
v000002162482e190_0 .net "rst", 0 0, v0000021624840b70_0;  alias, 1 drivers
S_0000021624839c80 .scope module, "wb_stage" "WB_stage" 3 101, 28 3 0, S_00000216247cf890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v000002162483e730_0 .net "alu_out", 31 0, v000002162482d010_0;  alias, 1 drivers
v000002162483f310_0 .net "mem_out", 31 0, v000002162482e730_0;  alias, 1 drivers
v000002162483f3b0_0 .net "mem_read", 0 0, v000002162482ca70_0;  alias, 1 drivers
v000002162483e230_0 .net "wdata_to_reg_file", 31 0, v000002162483ee10_0;  alias, 1 drivers
S_000002162483a450 .scope module, "wb_mux" "MUX_2x1" 28 13, 29 1 0, S_0000021624839c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000002162482e230_0 .net "ina", 31 0, v000002162482d010_0;  alias, 1 drivers
v000002162483d6f0_0 .net "inb", 31 0, v000002162482e730_0;  alias, 1 drivers
v000002162483ee10_0 .var "out", 31 0;
v000002162483dab0_0 .net "sel", 0 0, v000002162482ca70_0;  alias, 1 drivers
E_00000216247ac2e0 .event anyedge, v000002162482ca70_0, v000002162482d010_0, v000002162482e730_0;
    .scope S_0000021624676720;
T_0 ;
    %wait E_00000216247ab5a0;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000216248207a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002162481f9e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v0000021624820700_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000021624820700_0;
    %load/vec4 v000002162481f440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000216248207a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021624820b60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v0000021624820520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0000021624820520_0;
    %load/vec4 v000002162481f440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000216248207a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000216248207a0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021624676720;
T_1 ;
    %wait E_00000216247ab7a0;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_1.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_1.9;
    %jmp/1 T_1.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_1.8;
    %jmp/1 T_1.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_1.7;
    %jmp/1 T_1.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_1.6;
    %jmp/1 T_1.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_1.5;
    %jmp/1 T_1.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_1.4;
    %jmp/1 T_1.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_1.3;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_1.2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002162481f1c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002162481f800_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002162481f1c0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v000002162481f9e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.15, 10;
    %load/vec4 v0000021624820700_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0000021624820700_0;
    %load/vec4 v000002162481fe40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002162481f1c0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0000021624820b60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.19, 10;
    %load/vec4 v0000021624820520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.18, 9;
    %load/vec4 v0000021624820520_0;
    %load/vec4 v000002162481fe40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002162481f1c0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002162481f1c0_0, 0;
T_1.17 ;
T_1.13 ;
T_1.11 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021624676720;
T_2 ;
    %wait E_00000216247aaea0;
    %load/vec4 v000002162481f9e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0000021624820700_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000021624820700_0;
    %load/vec4 v000002162481fe40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002162481f580_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021624820b60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0000021624820520_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000021624820520_0;
    %load/vec4 v000002162481fe40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002162481f580_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002162481f580_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002162482a2d0;
T_3 ;
    %wait E_00000216247abf60;
    %load/vec4 v000002162482dfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v000002162482db50_0;
    %assign/vec4 v000002162482df10_0, 0;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v000002162482d510_0;
    %assign/vec4 v000002162482df10_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v000002162482d6f0_0;
    %assign/vec4 v000002162482df10_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v000002162482e690_0;
    %assign/vec4 v000002162482df10_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000002162482d470_0;
    %assign/vec4 v000002162482df10_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000002162482e9b0_0;
    %assign/vec4 v000002162482df10_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000002162482e4b0_0;
    %assign/vec4 v000002162482df10_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000002162482eaf0_0;
    %assign/vec4 v000002162482df10_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002162482a140;
T_4 ;
    %wait E_00000216247aa9a0;
    %load/vec4 v000002162482dab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021624830530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000216248302b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000021624830850_0;
    %assign/vec4 v0000021624830530_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021624829c90;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482f6d0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000021624829b00;
T_6 ;
    %wait E_00000216247ab160;
    %load/vec4 v00000216248307b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002162482f310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002162482fa90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002162482fb30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021624830490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002162482f630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002162482f8b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002162482f590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002162482fe50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000021624830350_0;
    %assign/vec4 v000002162482f630_0, 0;
    %load/vec4 v0000021624830710_0;
    %assign/vec4 v000002162482f8b0_0, 0;
    %load/vec4 v0000021624830350_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021624830350_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002162482f310_0, 0;
    %load/vec4 v0000021624830350_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002162482fb30_0, 0;
    %load/vec4 v0000021624830350_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000021624830490_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021624830350_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021624830350_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0000021624830350_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002162482fa90_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0000021624830350_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000002162482fa90_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021624830350_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002162482f310_0, 0;
    %load/vec4 v0000021624830350_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000002162482fa90_0, 0;
    %load/vec4 v0000021624830350_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002162482fb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021624830350_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000021624830490_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0000021624830350_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021624830490_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002162482f310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002162482fa90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002162482fb30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021624830490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002162482f630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002162482f8b0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000216248297e0;
T_7 ;
    %wait E_00000216247aa9a0;
    %load/vec4 v000002162482c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002162482ac30_0, 0, 32;
T_7.2 ;
    %load/vec4 v000002162482ac30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002162482ac30_0;
    %store/vec4a v000002162482c670, 4, 0;
    %load/vec4 v000002162482ac30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002162482ac30_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002162482b3b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v000002162482b6d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000002162482bef0_0;
    %load/vec4 v000002162482b3b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482c670, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482c670, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000216248297e0;
T_8 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_0000021624829e20;
    %jmp t_0;
    .scope S_0000021624829e20;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000002162482b1d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002162482b1d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000002162482b1d0_0;
    %load/vec4a v000002162482c670, 4;
    %ix/getv/s 4, v000002162482b1d0_0;
    %load/vec4a v000002162482c670, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000002162482b1d0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000002162482b1d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002162482b1d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_00000216248297e0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0000021624829650;
T_9 ;
    %wait E_00000216247aaf20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000216248273a0_0, 0, 32;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000216248274e0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000216248273a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000021624827760_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000216248274e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000216248273a0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000216248274e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000216248273a0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827760_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v00000216248274e0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000216248274e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000216248273a0_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002162465c4c0;
T_10 ;
    %wait E_00000216247ab1e0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000021624827260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216248271c0_0, 0;
    %assign/vec4 v0000021624827440_0, 0;
    %load/vec4 v0000021624827300_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_10.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000021624827300_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_10.5;
    %jmp/1 T_10.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000021624827300_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_10.4;
    %jmp/1 T_10.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000021624827300_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_10.3;
    %flag_get/vec4 4;
    %jmp/1 T_10.2, 4;
    %load/vec4 v0000021624827300_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624827440_0, 0;
T_10.0 ;
    %load/vec4 v0000021624827300_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216248271c0_0, 0;
T_10.6 ;
    %load/vec4 v0000021624827300_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624827260_0, 0;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002162465c330;
T_11 ;
    %wait E_00000216247ab620;
    %load/vec4 v0000021624826400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624826e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216248260e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624826360_0, 0;
T_11.0 ;
    %load/vec4 v0000021624825fa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.5, 10;
    %load/vec4 v0000021624826ea0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v00000216248278a0_0;
    %load/vec4 v0000021624826ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_11.6, 4;
    %load/vec4 v0000021624827120_0;
    %load/vec4 v0000021624826ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.6;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000216248260e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624826360_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000021624827080_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_11.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216248260e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624826fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826360_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0000021624827080_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_11.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021624827080_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_11.11;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624826e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216248260e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826360_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624826e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000216248260e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624826360_0, 0;
T_11.10 ;
T_11.8 ;
T_11.3 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002162469e510;
T_12 ;
    %wait E_00000216247ab160;
    %load/vec4 v0000021624826540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v0000021624820160_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216248200c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002162481fa80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162481ff80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021624820340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162481fee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162481f620_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216248208e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021624820ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162481fbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162481fb20_0, 0;
    %assign/vec4 v000002162481f940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000216248203e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000021624820c00_0;
    %assign/vec4 v000002162481f940_0, 0;
    %load/vec4 v0000021624826ae0_0;
    %assign/vec4 v000002162481fb20_0, 0;
    %load/vec4 v0000021624826f40_0;
    %assign/vec4 v000002162481fbc0_0, 0;
    %load/vec4 v0000021624820d40_0;
    %assign/vec4 v0000021624820ca0_0, 0;
    %load/vec4 v0000021624820840_0;
    %assign/vec4 v00000216248208e0_0, 0;
    %load/vec4 v0000021624820480_0;
    %assign/vec4 v000002162481f620_0, 0;
    %load/vec4 v0000021624820200_0;
    %assign/vec4 v000002162481fee0_0, 0;
    %load/vec4 v0000021624826680_0;
    %assign/vec4 v0000021624820340_0, 0;
    %load/vec4 v00000216248264a0_0;
    %assign/vec4 v000002162481ff80_0, 0;
    %load/vec4 v0000021624820de0_0;
    %assign/vec4 v000002162481fa80_0, 0;
    %load/vec4 v0000021624820980_0;
    %assign/vec4 v00000216248200c0_0, 0;
    %load/vec4 v0000021624820ac0_0;
    %assign/vec4 v0000021624820160_0, 0;
    %load/vec4 v0000021624820840_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002162481f8a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v000002162481f8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021624820160_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216248200c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002162481fa80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162481ff80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021624820340_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162481fee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162481f620_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000216248208e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021624820ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162481fbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162481fb20_0, 0;
    %assign/vec4 v000002162481f940_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000216246ada20;
T_13 ;
    %wait E_00000216247ab420;
    %load/vec4 v000002162481e7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000002162481cf50_0;
    %assign/vec4 v000002162481d9f0_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000002162481d950_0;
    %assign/vec4 v000002162481d9f0_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000002162481d1d0_0;
    %assign/vec4 v000002162481d9f0_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v000002162481ead0_0;
    %assign/vec4 v000002162481d9f0_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000216246ad390;
T_14 ;
    %wait E_00000216247ab1a0;
    %load/vec4 v000002162481d270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v000002162481e530_0;
    %assign/vec4 v000002162481e2b0_0, 0;
    %jmp T_14.8;
T_14.1 ;
    %load/vec4 v000002162481d130_0;
    %assign/vec4 v000002162481e2b0_0, 0;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v000002162481e5d0_0;
    %assign/vec4 v000002162481e2b0_0, 0;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v000002162481e490_0;
    %assign/vec4 v000002162481e2b0_0, 0;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v000002162481e670_0;
    %assign/vec4 v000002162481e2b0_0, 0;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v000002162481da90_0;
    %assign/vec4 v000002162481e2b0_0, 0;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v000002162481d090_0;
    %assign/vec4 v000002162481e2b0_0, 0;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v000002162481e990_0;
    %assign/vec4 v000002162481e2b0_0, 0;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000216246adf20;
T_15 ;
    %wait E_00000216247ab360;
    %load/vec4 v0000021624812d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v0000021624812cd0_0;
    %pad/u 33;
    %load/vec4 v000002162481dc70_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002162481e8f0_0, 0;
    %assign/vec4 v000002162481e850_0, 0;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v0000021624812cd0_0;
    %pad/u 33;
    %load/vec4 v000002162481dc70_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002162481e8f0_0, 0;
    %assign/vec4 v000002162481e850_0, 0;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v0000021624812cd0_0;
    %pad/u 33;
    %load/vec4 v000002162481dc70_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002162481e8f0_0, 0;
    %assign/vec4 v000002162481e850_0, 0;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v0000021624812cd0_0;
    %pad/u 33;
    %load/vec4 v000002162481dc70_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002162481e8f0_0, 0;
    %assign/vec4 v000002162481e850_0, 0;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v0000021624812cd0_0;
    %pad/u 33;
    %load/vec4 v000002162481dc70_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002162481e8f0_0, 0;
    %assign/vec4 v000002162481e850_0, 0;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v0000021624812cd0_0;
    %pad/u 33;
    %load/vec4 v000002162481dc70_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002162481e8f0_0, 0;
    %assign/vec4 v000002162481e850_0, 0;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v000002162481dc70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %load/vec4 v000002162481e850_0;
    %load/vec4 v000002162481dc70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021624812cd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002162481dc70_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002162481dc70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %assign/vec4 v000002162481e850_0, 0;
    %load/vec4 v0000021624812cd0_0;
    %ix/getv 4, v000002162481dc70_0;
    %shiftl 4;
    %assign/vec4 v000002162481e8f0_0, 0;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v000002162481dc70_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.14, 8;
T_15.13 ; End of true expr.
    %load/vec4 v000002162481e850_0;
    %load/vec4 v000002162481dc70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000021624812cd0_0;
    %load/vec4 v000002162481dc70_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002162481dc70_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.14, 8;
 ; End of false expr.
    %blend;
T_15.14;
    %assign/vec4 v000002162481e850_0, 0;
    %load/vec4 v0000021624812cd0_0;
    %ix/getv 4, v000002162481dc70_0;
    %shiftr 4;
    %assign/vec4 v000002162481e8f0_0, 0;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162481e850_0, 0;
    %load/vec4 v0000021624812cd0_0;
    %load/vec4 v000002162481dc70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %assign/vec4 v000002162481e8f0_0, 0;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002162481e850_0, 0;
    %load/vec4 v000002162481dc70_0;
    %load/vec4 v0000021624812cd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %assign/vec4 v000002162481e8f0_0, 0;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000216246ad890;
T_16 ;
    %wait E_00000216247aac60;
    %load/vec4 v000002162481d8b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %jmp T_16.22;
T_16.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002162481ccd0_0, 0;
    %jmp T_16.22;
T_16.22 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000216246ad520;
T_17 ;
    %wait E_00000216247ab4a0;
    %load/vec4 v000002162481e170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v000002162481db30_0;
    %assign/vec4 v000002162481ce10_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v000002162481d770_0;
    %assign/vec4 v000002162481ce10_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000002162481d450_0;
    %assign/vec4 v000002162481ce10_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000002162481cff0_0;
    %assign/vec4 v000002162481ce10_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002162467a9c0;
T_18 ;
    %wait E_00000216247ab160;
    %load/vec4 v0000021624812c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v0000021624812870_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216248143f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021624814350_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000021624814530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021624812690_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021624812a50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216248139f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021624812910_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021624813950_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021624814210_0, 0;
    %assign/vec4 v00000216248138b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000021624813590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000021624813e50_0;
    %assign/vec4 v00000216248138b0_0, 0;
    %load/vec4 v0000021624813770_0;
    %assign/vec4 v0000021624812910_0, 0;
    %load/vec4 v0000021624812af0_0;
    %assign/vec4 v00000216248139f0_0, 0;
    %load/vec4 v0000021624813810_0;
    %assign/vec4 v0000021624812a50_0, 0;
    %load/vec4 v00000216248136d0_0;
    %assign/vec4 v0000021624812690_0, 0;
    %load/vec4 v0000021624813630_0;
    %assign/vec4 v0000021624814530_0, 0;
    %load/vec4 v0000021624813f90_0;
    %assign/vec4 v0000021624814350_0, 0;
    %load/vec4 v0000021624813090_0;
    %assign/vec4 v00000216248143f0_0, 0;
    %load/vec4 v0000021624814030_0;
    %assign/vec4 v0000021624812870_0, 0;
    %load/vec4 v00000216248134f0_0;
    %assign/vec4 v0000021624814210_0, 0;
    %load/vec4 v0000021624813a90_0;
    %assign/vec4 v0000021624813950_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v0000021624812870_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000216248143f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021624814350_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000021624814530_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021624812690_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000021624812a50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000216248139f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021624812910_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021624813950_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000021624814210_0, 0;
    %assign/vec4 v00000216248138b0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002162483a900;
T_19 ;
    %wait E_00000216247abda0;
    %load/vec4 v000002162482cb10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v000002162482d790_0;
    %ix/getv 3, v000002162482ce30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002162482e370, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002162483a900;
T_20 ;
    %wait E_00000216247abda0;
    %ix/getv 4, v000002162482ce30_0;
    %load/vec4a v000002162482e370, 4;
    %assign/vec4 v000002162482e550_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000002162483a900;
T_21 ;
    %delay 20004, 0;
    %vpi_call 26 27 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_0000021624839af0;
    %jmp t_2;
    .scope S_0000021624839af0;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000002162482ec30_0, 0, 32;
T_21.0 ;
    %load/vec4 v000002162482ec30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 4, v000002162482ec30_0;
    %load/vec4a v000002162482e370, 4;
    %vpi_call 26 29 "$display", "addr = %d , Mem[addr] = %d", v000002162482ec30_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002162482ec30_0;
    %subi 1, 0, 32;
    %store/vec4 v000002162482ec30_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_000002162483a900;
t_2 %join;
    %end;
    .thread T_21;
    .scope S_0000021624839fa0;
T_22 ;
    %wait E_00000216247ab160;
    %load/vec4 v000002162482e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000002162482e050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002162482ccf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002162482cbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002162482ca70_0, 0;
    %split/vec4 7;
    %assign/vec4 v000002162482d330_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162482de70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162482d290_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162482d0b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162482e730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162482d1f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162482eeb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162482eff0_0, 0;
    %assign/vec4 v000002162482d010_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002162482dd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000002162482d150_0;
    %assign/vec4 v000002162482d010_0, 0;
    %load/vec4 v000002162482dc90_0;
    %assign/vec4 v000002162482d1f0_0, 0;
    %load/vec4 v000002162482e910_0;
    %assign/vec4 v000002162482e730_0, 0;
    %load/vec4 v000002162482e2d0_0;
    %assign/vec4 v000002162482d0b0_0, 0;
    %load/vec4 v000002162482f1d0_0;
    %assign/vec4 v000002162482d290_0, 0;
    %load/vec4 v000002162482ee10_0;
    %assign/vec4 v000002162482de70_0, 0;
    %load/vec4 v000002162482cf70_0;
    %assign/vec4 v000002162482d330_0, 0;
    %load/vec4 v000002162482e5f0_0;
    %assign/vec4 v000002162482ca70_0, 0;
    %load/vec4 v000002162482ed70_0;
    %assign/vec4 v000002162482cbb0_0, 0;
    %load/vec4 v000002162482cd90_0;
    %assign/vec4 v000002162482ccf0_0, 0;
    %load/vec4 v000002162482ced0_0;
    %assign/vec4 v000002162482eff0_0, 0;
    %load/vec4 v000002162482e0f0_0;
    %assign/vec4 v000002162482eeb0_0, 0;
    %load/vec4 v000002162482cf70_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %assign/vec4 v000002162482e050_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000002162482e050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002162482ccf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002162482cbb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002162482ca70_0, 0;
    %split/vec4 7;
    %assign/vec4 v000002162482d330_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162482de70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162482d290_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002162482d0b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162482e730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162482d1f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162482eeb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002162482eff0_0, 0;
    %assign/vec4 v000002162482d010_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002162483a450;
T_23 ;
    %wait E_00000216247ac2e0;
    %load/vec4 v000002162483dab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %jmp T_23.2;
T_23.0 ;
    %load/vec4 v000002162482e230_0;
    %assign/vec4 v000002162483ee10_0, 0;
    %jmp T_23.2;
T_23.1 ;
    %load/vec4 v000002162483d6f0_0;
    %assign/vec4 v000002162483ee10_0, 0;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000216247cf890;
T_24 ;
    %wait E_00000216247ab160;
    %load/vec4 v0000021624840df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021624840990_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000021624840990_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021624840990_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000216247ca600;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021624840b70_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_00000216247ca600;
T_26 ;
    %delay 1, 0;
    %load/vec4 v0000021624840ad0_0;
    %inv;
    %assign/vec4 v0000021624840ad0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_00000216247ca600;
T_27 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021624840ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021624840b70_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021624840b70_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v0000021624840670_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
    "./MUX_2x1.v";
