
embedded_system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800bb88  0800bb88  0000cb88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc88  0800bc88  0000d0b8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bc88  0800bc88  0000cc88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc90  0800bc90  0000d0b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc90  0800bc90  0000cc90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bc94  0800bc94  0000cc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b8  20000000  0800bc98  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f6c  200000b8  0800bd50  0000d0b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001024  0800bd50  0000e024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d0b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a80d  00000000  00000000  0000d0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e2c  00000000  00000000  000278f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001918  00000000  00000000  0002b728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001387  00000000  00000000  0002d040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002aa4b  00000000  00000000  0002e3c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eb06  00000000  00000000  00058e12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc551  00000000  00000000  00077918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00173e69  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000773c  00000000  00000000  00173eac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  0017b5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bb6c 	.word	0x0800bb6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	0800bb6c 	.word	0x0800bb6c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b988 	b.w	8000f60 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9d08      	ldr	r5, [sp, #32]
 8000c6e:	468e      	mov	lr, r1
 8000c70:	4604      	mov	r4, r0
 8000c72:	4688      	mov	r8, r1
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d14a      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c78:	428a      	cmp	r2, r1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	d962      	bls.n	8000d44 <__udivmoddi4+0xdc>
 8000c7e:	fab2 f682 	clz	r6, r2
 8000c82:	b14e      	cbz	r6, 8000c98 <__udivmoddi4+0x30>
 8000c84:	f1c6 0320 	rsb	r3, r6, #32
 8000c88:	fa01 f806 	lsl.w	r8, r1, r6
 8000c8c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c90:	40b7      	lsls	r7, r6
 8000c92:	ea43 0808 	orr.w	r8, r3, r8
 8000c96:	40b4      	lsls	r4, r6
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	fa1f fc87 	uxth.w	ip, r7
 8000ca0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ca4:	0c23      	lsrs	r3, r4, #16
 8000ca6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000caa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cae:	fb01 f20c 	mul.w	r2, r1, ip
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0x62>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cbc:	f080 80ea 	bcs.w	8000e94 <__udivmoddi4+0x22c>
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	f240 80e7 	bls.w	8000e94 <__udivmoddi4+0x22c>
 8000cc6:	3902      	subs	r1, #2
 8000cc8:	443b      	add	r3, r7
 8000cca:	1a9a      	subs	r2, r3, r2
 8000ccc:	b2a3      	uxth	r3, r4
 8000cce:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cd2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cda:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cde:	459c      	cmp	ip, r3
 8000ce0:	d909      	bls.n	8000cf6 <__udivmoddi4+0x8e>
 8000ce2:	18fb      	adds	r3, r7, r3
 8000ce4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ce8:	f080 80d6 	bcs.w	8000e98 <__udivmoddi4+0x230>
 8000cec:	459c      	cmp	ip, r3
 8000cee:	f240 80d3 	bls.w	8000e98 <__udivmoddi4+0x230>
 8000cf2:	443b      	add	r3, r7
 8000cf4:	3802      	subs	r0, #2
 8000cf6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cfa:	eba3 030c 	sub.w	r3, r3, ip
 8000cfe:	2100      	movs	r1, #0
 8000d00:	b11d      	cbz	r5, 8000d0a <__udivmoddi4+0xa2>
 8000d02:	40f3      	lsrs	r3, r6
 8000d04:	2200      	movs	r2, #0
 8000d06:	e9c5 3200 	strd	r3, r2, [r5]
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d905      	bls.n	8000d1e <__udivmoddi4+0xb6>
 8000d12:	b10d      	cbz	r5, 8000d18 <__udivmoddi4+0xb0>
 8000d14:	e9c5 0100 	strd	r0, r1, [r5]
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4608      	mov	r0, r1
 8000d1c:	e7f5      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d1e:	fab3 f183 	clz	r1, r3
 8000d22:	2900      	cmp	r1, #0
 8000d24:	d146      	bne.n	8000db4 <__udivmoddi4+0x14c>
 8000d26:	4573      	cmp	r3, lr
 8000d28:	d302      	bcc.n	8000d30 <__udivmoddi4+0xc8>
 8000d2a:	4282      	cmp	r2, r0
 8000d2c:	f200 8105 	bhi.w	8000f3a <__udivmoddi4+0x2d2>
 8000d30:	1a84      	subs	r4, r0, r2
 8000d32:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d36:	2001      	movs	r0, #1
 8000d38:	4690      	mov	r8, r2
 8000d3a:	2d00      	cmp	r5, #0
 8000d3c:	d0e5      	beq.n	8000d0a <__udivmoddi4+0xa2>
 8000d3e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d42:	e7e2      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	f000 8090 	beq.w	8000e6a <__udivmoddi4+0x202>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	f040 80a4 	bne.w	8000e9c <__udivmoddi4+0x234>
 8000d54:	1a8a      	subs	r2, r1, r2
 8000d56:	0c03      	lsrs	r3, r0, #16
 8000d58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d5c:	b280      	uxth	r0, r0
 8000d5e:	b2bc      	uxth	r4, r7
 8000d60:	2101      	movs	r1, #1
 8000d62:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d66:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d72:	429a      	cmp	r2, r3
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x11e>
 8000d76:	18fb      	adds	r3, r7, r3
 8000d78:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x11c>
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	f200 80e0 	bhi.w	8000f44 <__udivmoddi4+0x2dc>
 8000d84:	46c4      	mov	ip, r8
 8000d86:	1a9b      	subs	r3, r3, r2
 8000d88:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d8c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d90:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d94:	fb02 f404 	mul.w	r4, r2, r4
 8000d98:	429c      	cmp	r4, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x144>
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x142>
 8000da4:	429c      	cmp	r4, r3
 8000da6:	f200 80ca 	bhi.w	8000f3e <__udivmoddi4+0x2d6>
 8000daa:	4602      	mov	r2, r0
 8000dac:	1b1b      	subs	r3, r3, r4
 8000dae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000db2:	e7a5      	b.n	8000d00 <__udivmoddi4+0x98>
 8000db4:	f1c1 0620 	rsb	r6, r1, #32
 8000db8:	408b      	lsls	r3, r1
 8000dba:	fa22 f706 	lsr.w	r7, r2, r6
 8000dbe:	431f      	orrs	r7, r3
 8000dc0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dc4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dc8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dcc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dd0:	4323      	orrs	r3, r4
 8000dd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dd6:	fa1f fc87 	uxth.w	ip, r7
 8000dda:	fbbe f0f9 	udiv	r0, lr, r9
 8000dde:	0c1c      	lsrs	r4, r3, #16
 8000de0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000de4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000de8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	fa02 f201 	lsl.w	r2, r2, r1
 8000df2:	d909      	bls.n	8000e08 <__udivmoddi4+0x1a0>
 8000df4:	193c      	adds	r4, r7, r4
 8000df6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dfa:	f080 809c 	bcs.w	8000f36 <__udivmoddi4+0x2ce>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f240 8099 	bls.w	8000f36 <__udivmoddi4+0x2ce>
 8000e04:	3802      	subs	r0, #2
 8000e06:	443c      	add	r4, r7
 8000e08:	eba4 040e 	sub.w	r4, r4, lr
 8000e0c:	fa1f fe83 	uxth.w	lr, r3
 8000e10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e14:	fb09 4413 	mls	r4, r9, r3, r4
 8000e18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e20:	45a4      	cmp	ip, r4
 8000e22:	d908      	bls.n	8000e36 <__udivmoddi4+0x1ce>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e2a:	f080 8082 	bcs.w	8000f32 <__udivmoddi4+0x2ca>
 8000e2e:	45a4      	cmp	ip, r4
 8000e30:	d97f      	bls.n	8000f32 <__udivmoddi4+0x2ca>
 8000e32:	3b02      	subs	r3, #2
 8000e34:	443c      	add	r4, r7
 8000e36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e3a:	eba4 040c 	sub.w	r4, r4, ip
 8000e3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e42:	4564      	cmp	r4, ip
 8000e44:	4673      	mov	r3, lr
 8000e46:	46e1      	mov	r9, ip
 8000e48:	d362      	bcc.n	8000f10 <__udivmoddi4+0x2a8>
 8000e4a:	d05f      	beq.n	8000f0c <__udivmoddi4+0x2a4>
 8000e4c:	b15d      	cbz	r5, 8000e66 <__udivmoddi4+0x1fe>
 8000e4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e52:	eb64 0409 	sbc.w	r4, r4, r9
 8000e56:	fa04 f606 	lsl.w	r6, r4, r6
 8000e5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e5e:	431e      	orrs	r6, r3
 8000e60:	40cc      	lsrs	r4, r1
 8000e62:	e9c5 6400 	strd	r6, r4, [r5]
 8000e66:	2100      	movs	r1, #0
 8000e68:	e74f      	b.n	8000d0a <__udivmoddi4+0xa2>
 8000e6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e6e:	0c01      	lsrs	r1, r0, #16
 8000e70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e74:	b280      	uxth	r0, r0
 8000e76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e7a:	463b      	mov	r3, r7
 8000e7c:	4638      	mov	r0, r7
 8000e7e:	463c      	mov	r4, r7
 8000e80:	46b8      	mov	r8, r7
 8000e82:	46be      	mov	lr, r7
 8000e84:	2620      	movs	r6, #32
 8000e86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e8a:	eba2 0208 	sub.w	r2, r2, r8
 8000e8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e92:	e766      	b.n	8000d62 <__udivmoddi4+0xfa>
 8000e94:	4601      	mov	r1, r0
 8000e96:	e718      	b.n	8000cca <__udivmoddi4+0x62>
 8000e98:	4610      	mov	r0, r2
 8000e9a:	e72c      	b.n	8000cf6 <__udivmoddi4+0x8e>
 8000e9c:	f1c6 0220 	rsb	r2, r6, #32
 8000ea0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ea4:	40b7      	lsls	r7, r6
 8000ea6:	40b1      	lsls	r1, r6
 8000ea8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eb6:	b2bc      	uxth	r4, r7
 8000eb8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb08 f904 	mul.w	r9, r8, r4
 8000ec6:	40b0      	lsls	r0, r6
 8000ec8:	4589      	cmp	r9, r1
 8000eca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ece:	b280      	uxth	r0, r0
 8000ed0:	d93e      	bls.n	8000f50 <__udivmoddi4+0x2e8>
 8000ed2:	1879      	adds	r1, r7, r1
 8000ed4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ed8:	d201      	bcs.n	8000ede <__udivmoddi4+0x276>
 8000eda:	4589      	cmp	r9, r1
 8000edc:	d81f      	bhi.n	8000f1e <__udivmoddi4+0x2b6>
 8000ede:	eba1 0109 	sub.w	r1, r1, r9
 8000ee2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee6:	fb09 f804 	mul.w	r8, r9, r4
 8000eea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eee:	b292      	uxth	r2, r2
 8000ef0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef4:	4542      	cmp	r2, r8
 8000ef6:	d229      	bcs.n	8000f4c <__udivmoddi4+0x2e4>
 8000ef8:	18ba      	adds	r2, r7, r2
 8000efa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000efe:	d2c4      	bcs.n	8000e8a <__udivmoddi4+0x222>
 8000f00:	4542      	cmp	r2, r8
 8000f02:	d2c2      	bcs.n	8000e8a <__udivmoddi4+0x222>
 8000f04:	f1a9 0102 	sub.w	r1, r9, #2
 8000f08:	443a      	add	r2, r7
 8000f0a:	e7be      	b.n	8000e8a <__udivmoddi4+0x222>
 8000f0c:	45f0      	cmp	r8, lr
 8000f0e:	d29d      	bcs.n	8000e4c <__udivmoddi4+0x1e4>
 8000f10:	ebbe 0302 	subs.w	r3, lr, r2
 8000f14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f18:	3801      	subs	r0, #1
 8000f1a:	46e1      	mov	r9, ip
 8000f1c:	e796      	b.n	8000e4c <__udivmoddi4+0x1e4>
 8000f1e:	eba7 0909 	sub.w	r9, r7, r9
 8000f22:	4449      	add	r1, r9
 8000f24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f2c:	fb09 f804 	mul.w	r8, r9, r4
 8000f30:	e7db      	b.n	8000eea <__udivmoddi4+0x282>
 8000f32:	4673      	mov	r3, lr
 8000f34:	e77f      	b.n	8000e36 <__udivmoddi4+0x1ce>
 8000f36:	4650      	mov	r0, sl
 8000f38:	e766      	b.n	8000e08 <__udivmoddi4+0x1a0>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e6fd      	b.n	8000d3a <__udivmoddi4+0xd2>
 8000f3e:	443b      	add	r3, r7
 8000f40:	3a02      	subs	r2, #2
 8000f42:	e733      	b.n	8000dac <__udivmoddi4+0x144>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	443b      	add	r3, r7
 8000f4a:	e71c      	b.n	8000d86 <__udivmoddi4+0x11e>
 8000f4c:	4649      	mov	r1, r9
 8000f4e:	e79c      	b.n	8000e8a <__udivmoddi4+0x222>
 8000f50:	eba1 0109 	sub.w	r1, r1, r9
 8000f54:	46c4      	mov	ip, r8
 8000f56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5a:	fb09 f804 	mul.w	r8, r9, r4
 8000f5e:	e7c4      	b.n	8000eea <__udivmoddi4+0x282>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <getTimer3Instance>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
TIM_TypeDef getTimer3Instance()
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  return *htim3.Instance;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <getTimer3Instance+0x24>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	2368      	movs	r3, #104	@ 0x68
 8000f78:	461a      	mov	r2, r3
 8000f7a:	f008 ff64 	bl	8009e46 <memcpy>
}
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	2000037c 	.word	0x2000037c

08000f8c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000f96:	88fb      	ldrh	r3, [r7, #6]
 8000f98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000f9c:	d014      	beq.n	8000fc8 <HAL_GPIO_EXTI_Callback+0x3c>
 8000f9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000fa2:	dc21      	bgt.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x5c>
 8000fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fa8:	d012      	beq.n	8000fd0 <HAL_GPIO_EXTI_Callback+0x44>
 8000faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000fae:	dc1b      	bgt.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x5c>
 8000fb0:	2b20      	cmp	r3, #32
 8000fb2:	d015      	beq.n	8000fe0 <HAL_GPIO_EXTI_Callback+0x54>
 8000fb4:	2b20      	cmp	r3, #32
 8000fb6:	dc17      	bgt.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x5c>
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	d002      	beq.n	8000fc2 <HAL_GPIO_EXTI_Callback+0x36>
 8000fbc:	2b10      	cmp	r3, #16
 8000fbe:	d00b      	beq.n	8000fd8 <HAL_GPIO_EXTI_Callback+0x4c>
    break;
  case ROW3_Pin:
    rowEvent(3);
    break;
  }
}
 8000fc0:	e012      	b.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x5c>
    onFlowPulse();
 8000fc2:	f006 fe51 	bl	8007c68 <onFlowPulse>
    break;
 8000fc6:	e00f      	b.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x5c>
    rowEvent(0);
 8000fc8:	2000      	movs	r0, #0
 8000fca:	f007 f883 	bl	80080d4 <rowEvent>
    break;
 8000fce:	e00b      	b.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x5c>
    rowEvent(1);
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	f007 f87f 	bl	80080d4 <rowEvent>
    break;
 8000fd6:	e007      	b.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x5c>
    rowEvent(2);
 8000fd8:	2002      	movs	r0, #2
 8000fda:	f007 f87b 	bl	80080d4 <rowEvent>
    break;
 8000fde:	e003      	b.n	8000fe8 <HAL_GPIO_EXTI_Callback+0x5c>
    rowEvent(3);
 8000fe0:	2003      	movs	r0, #3
 8000fe2:	f007 f877 	bl	80080d4 <rowEvent>
    break;
 8000fe6:	bf00      	nop
}
 8000fe8:	bf00      	nop
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  // Called on CC1/CC2 edges (i.e., every count change in encoder mode)
  if (htim->Instance == TIM3)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8001034 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d114      	bne.n	800102c <HAL_TIM_IC_CaptureCallback+0x3c>
  {
    // Read count and direction
    int16_t cnt = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001008:	81fb      	strh	r3, [r7, #14]
    unsigned down = __HAL_TIM_IS_TIM_COUNTING_DOWN(htim); // 0=cw, 1=ccw
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f003 0310 	and.w	r3, r3, #16
 8001014:	2b10      	cmp	r3, #16
 8001016:	bf0c      	ite	eq
 8001018:	2301      	moveq	r3, #1
 800101a:	2300      	movne	r3, #0
 800101c:	b2db      	uxtb	r3, r3
 800101e:	60bb      	str	r3, [r7, #8]

    // TODO: your handler
    // Example: call a user function to react to step
    onRotate(cnt, down);
 8001020:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001024:	68b9      	ldr	r1, [r7, #8]
 8001026:	4618      	mov	r0, r3
 8001028:	f008 fadc 	bl	80095e4 <onRotate>
  }
}
 800102c:	bf00      	nop
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40000400 	.word	0x40000400

08001038 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0e      	ldr	r2, [pc, #56]	@ (8001080 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d10c      	bne.n	8001064 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    onWrap(__HAL_TIM_IS_TIM_COUNTING_DOWN(htim));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f003 0310 	and.w	r3, r3, #16
 8001054:	2b10      	cmp	r3, #16
 8001056:	bf0c      	ite	eq
 8001058:	2301      	moveq	r3, #1
 800105a:	2300      	movne	r3, #0
 800105c:	b2db      	uxtb	r3, r3
 800105e:	4618      	mov	r0, r3
 8001060:	f008 fb08 	bl	8009674 <onWrap>
    // handle wrap-around if you care
  }
  if (htim->Instance == TIM2)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800106c:	d103      	bne.n	8001076 <HAL_TIM_PeriodElapsedCallback+0x3e>
  {
    // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
    LCD_TIM_2_Callback(); // from src/lcd.c - drives the LCD state machine
 800106e:	f007 f8e5 	bl	800823c <LCD_TIM_2_Callback>
    Delay_TIM_2_Callback();
 8001072:	f006 fc7d 	bl	8007970 <Delay_TIM_2_Callback>
  }
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40000400 	.word	0x40000400

08001084 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, unsigned char *buf, int len)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2)
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d002      	beq.n	800109c <_write+0x18>
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	2b02      	cmp	r3, #2
 800109a:	d107      	bne.n	80010ac <_write+0x28>
  {                                            // stdout or stderr ?
    HAL_UART_Transmit(&huart2, buf, len, 999); // Print to the UART
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	b29a      	uxth	r2, r3
 80010a0:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80010a4:	68b9      	ldr	r1, [r7, #8]
 80010a6:	4804      	ldr	r0, [pc, #16]	@ (80010b8 <_write+0x34>)
 80010a8:	f005 fe89 	bl	8006dbe <HAL_UART_Transmit>
  }
  return len;
 80010ac:	687b      	ldr	r3, [r7, #4]
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000414 	.word	0x20000414

080010bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010c0:	f001 f8de 	bl	8002280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c4:	f000 f826 	bl	8001114 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c8:	f000 fb6a 	bl	80017a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80010cc:	f000 fb42 	bl	8001754 <MX_DMA_Init>
  MX_TIM1_Init();
 80010d0:	f000 f96c 	bl	80013ac <MX_TIM1_Init>
  MX_TIM2_Init();
 80010d4:	f000 f9be 	bl	8001454 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010d8:	f000 fa0a 	bl	80014f0 <MX_TIM3_Init>
  MX_SPI2_Init();
 80010dc:	f000 f8ea 	bl	80012b4 <MX_SPI2_Init>
  MX_SPI3_Init();
 80010e0:	f000 f926 	bl	8001330 <MX_SPI3_Init>
  MX_SPI1_Init();
 80010e4:	f000 f8a8 	bl	8001238 <MX_SPI1_Init>
  MX_I2C1_Init();
 80010e8:	f000 f866 	bl	80011b8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80010ec:	f000 fb02 	bl	80016f4 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 80010f0:	f000 fa54 	bl	800159c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80010f4:	4805      	ldr	r0, [pc, #20]	@ (800110c <main+0x50>)
 80010f6:	f004 f9a5 	bl	8005444 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80010fa:	213c      	movs	r1, #60	@ 0x3c
 80010fc:	4804      	ldr	r0, [pc, #16]	@ (8001110 <main+0x54>)
 80010fe:	f004 fc1f 	bl	8005940 <HAL_TIM_Encoder_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  run();
 8001102:	f008 fb5f 	bl	80097c4 <run>
 8001106:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8001108:	4618      	mov	r0, r3
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20000330 	.word	0x20000330
 8001110:	2000037c 	.word	0x2000037c

08001114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b096      	sub	sp, #88	@ 0x58
 8001118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	2244      	movs	r2, #68	@ 0x44
 8001120:	2100      	movs	r1, #0
 8001122:	4618      	mov	r0, r3
 8001124:	f008 fe04 	bl	8009d30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001128:	463b      	mov	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
 8001134:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001136:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800113a:	f001 feed 	bl	8002f18 <HAL_PWREx_ControlVoltageScaling>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001144:	f000 fc74 	bl	8001a30 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001148:	2302      	movs	r3, #2
 800114a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800114c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001150:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001152:	2310      	movs	r3, #16
 8001154:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001156:	2302      	movs	r3, #2
 8001158:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800115a:	2302      	movs	r3, #2
 800115c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800115e:	2301      	movs	r3, #1
 8001160:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001162:	230a      	movs	r3, #10
 8001164:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001166:	2307      	movs	r3, #7
 8001168:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800116a:	2302      	movs	r3, #2
 800116c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800116e:	2302      	movs	r3, #2
 8001170:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4618      	mov	r0, r3
 8001178:	f001 ff24 	bl	8002fc4 <HAL_RCC_OscConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001182:	f000 fc55 	bl	8001a30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001186:	230f      	movs	r3, #15
 8001188:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118a:	2303      	movs	r3, #3
 800118c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 8001196:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800119a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800119c:	463b      	mov	r3, r7
 800119e:	2104      	movs	r1, #4
 80011a0:	4618      	mov	r0, r3
 80011a2:	f002 faeb 	bl	800377c <HAL_RCC_ClockConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80011ac:	f000 fc40 	bl	8001a30 <Error_Handler>
  }
}
 80011b0:	bf00      	nop
 80011b2:	3758      	adds	r7, #88	@ 0x58
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	@ (800122c <MX_I2C1_Init+0x74>)
 80011be:	4a1c      	ldr	r2, [pc, #112]	@ (8001230 <MX_I2C1_Init+0x78>)
 80011c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <MX_I2C1_Init+0x74>)
 80011c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001234 <MX_I2C1_Init+0x7c>)
 80011c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011c8:	4b18      	ldr	r3, [pc, #96]	@ (800122c <MX_I2C1_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ce:	4b17      	ldr	r3, [pc, #92]	@ (800122c <MX_I2C1_Init+0x74>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d4:	4b15      	ldr	r3, [pc, #84]	@ (800122c <MX_I2C1_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011da:	4b14      	ldr	r3, [pc, #80]	@ (800122c <MX_I2C1_Init+0x74>)
 80011dc:	2200      	movs	r2, #0
 80011de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011e0:	4b12      	ldr	r3, [pc, #72]	@ (800122c <MX_I2C1_Init+0x74>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <MX_I2C1_Init+0x74>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <MX_I2C1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011f2:	480e      	ldr	r0, [pc, #56]	@ (800122c <MX_I2C1_Init+0x74>)
 80011f4:	f001 fd50 	bl	8002c98 <HAL_I2C_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011fe:	f000 fc17 	bl	8001a30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001202:	2100      	movs	r1, #0
 8001204:	4809      	ldr	r0, [pc, #36]	@ (800122c <MX_I2C1_Init+0x74>)
 8001206:	f001 fde2 	bl	8002dce <HAL_I2CEx_ConfigAnalogFilter>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001210:	f000 fc0e 	bl	8001a30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001214:	2100      	movs	r1, #0
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <MX_I2C1_Init+0x74>)
 8001218:	f001 fe24 	bl	8002e64 <HAL_I2CEx_ConfigDigitalFilter>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001222:	f000 fc05 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	200000d4 	.word	0x200000d4
 8001230:	40005400 	.word	0x40005400
 8001234:	10d19ce4 	.word	0x10d19ce4

08001238 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800123c:	4b1b      	ldr	r3, [pc, #108]	@ (80012ac <MX_SPI1_Init+0x74>)
 800123e:	4a1c      	ldr	r2, [pc, #112]	@ (80012b0 <MX_SPI1_Init+0x78>)
 8001240:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001242:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001244:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001248:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800124a:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <MX_SPI1_Init+0x74>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001250:	4b16      	ldr	r3, [pc, #88]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001252:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001256:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001258:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <MX_SPI1_Init+0x74>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800125e:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001260:	2200      	movs	r2, #0
 8001262:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001264:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001266:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800126a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800126c:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <MX_SPI1_Init+0x74>)
 800126e:	2238      	movs	r2, #56	@ 0x38
 8001270:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001272:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001274:	2200      	movs	r2, #0
 8001276:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001278:	4b0c      	ldr	r3, [pc, #48]	@ (80012ac <MX_SPI1_Init+0x74>)
 800127a:	2200      	movs	r2, #0
 800127c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800127e:	4b0b      	ldr	r3, [pc, #44]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001280:	2200      	movs	r2, #0
 8001282:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001284:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001286:	2207      	movs	r2, #7
 8001288:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800128a:	4b08      	ldr	r3, [pc, #32]	@ (80012ac <MX_SPI1_Init+0x74>)
 800128c:	2200      	movs	r2, #0
 800128e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001290:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001292:	2208      	movs	r2, #8
 8001294:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001296:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_SPI1_Init+0x74>)
 8001298:	f003 f950 	bl	800453c <HAL_SPI_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80012a2:	f000 fbc5 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000128 	.word	0x20000128
 80012b0:	40013000 	.word	0x40013000

080012b4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012ba:	4a1c      	ldr	r2, [pc, #112]	@ (800132c <MX_SPI2_Init+0x78>)
 80012bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012be:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012c0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012c4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012c6:	4b18      	ldr	r3, [pc, #96]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012cc:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012ce:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80012d2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80012d4:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012d6:	2202      	movs	r2, #2
 80012d8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80012da:	4b13      	ldr	r3, [pc, #76]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012dc:	2201      	movs	r2, #1
 80012de:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012e0:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012ea:	2220      	movs	r2, #32
 80012ec:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <MX_SPI2_Init+0x74>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_SPI2_Init+0x74>)
 8001302:	2207      	movs	r2, #7
 8001304:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001306:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <MX_SPI2_Init+0x74>)
 8001308:	2200      	movs	r2, #0
 800130a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <MX_SPI2_Init+0x74>)
 800130e:	2200      	movs	r2, #0
 8001310:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <MX_SPI2_Init+0x74>)
 8001314:	f003 f912 	bl	800453c <HAL_SPI_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800131e:	f000 fb87 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	2000018c 	.word	0x2000018c
 800132c:	40003800 	.word	0x40003800

08001330 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001334:	4b1b      	ldr	r3, [pc, #108]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001336:	4a1c      	ldr	r2, [pc, #112]	@ (80013a8 <MX_SPI3_Init+0x78>)
 8001338:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800133a:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <MX_SPI3_Init+0x74>)
 800133c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001340:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001342:	4b18      	ldr	r3, [pc, #96]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001344:	2200      	movs	r2, #0
 8001346:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001348:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <MX_SPI3_Init+0x74>)
 800134a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800134e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001350:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001352:	2202      	movs	r2, #2
 8001354:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001356:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001358:	2201      	movs	r2, #1
 800135a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800135c:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <MX_SPI3_Init+0x74>)
 800135e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001362:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001364:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001366:	2200      	movs	r2, #0
 8001368:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800136a:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <MX_SPI3_Init+0x74>)
 800136c:	2200      	movs	r2, #0
 800136e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001370:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001372:	2200      	movs	r2, #0
 8001374:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001378:	2200      	movs	r2, #0
 800137a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800137c:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <MX_SPI3_Init+0x74>)
 800137e:	2207      	movs	r2, #7
 8001380:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001382:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001384:	2200      	movs	r2, #0
 8001386:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <MX_SPI3_Init+0x74>)
 800138a:	2200      	movs	r2, #0
 800138c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800138e:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <MX_SPI3_Init+0x74>)
 8001390:	f003 f8d4 	bl	800453c <HAL_SPI_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800139a:	f000 fb49 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200001f0 	.word	0x200001f0
 80013a8:	40003c00 	.word	0x40003c00

080013ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b088      	sub	sp, #32
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b2:	f107 0310 	add.w	r3, r7, #16
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013ca:	4b20      	ldr	r3, [pc, #128]	@ (800144c <MX_TIM1_Init+0xa0>)
 80013cc:	4a20      	ldr	r2, [pc, #128]	@ (8001450 <MX_TIM1_Init+0xa4>)
 80013ce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4999;
 80013d0:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <MX_TIM1_Init+0xa0>)
 80013d2:	f241 3287 	movw	r2, #4999	@ 0x1387
 80013d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d8:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <MX_TIM1_Init+0xa0>)
 80013da:	2200      	movs	r2, #0
 80013dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 80013de:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <MX_TIM1_Init+0xa0>)
 80013e0:	2201      	movs	r2, #1
 80013e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e4:	4b19      	ldr	r3, [pc, #100]	@ (800144c <MX_TIM1_Init+0xa0>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013ea:	4b18      	ldr	r3, [pc, #96]	@ (800144c <MX_TIM1_Init+0xa0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <MX_TIM1_Init+0xa0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013f6:	4815      	ldr	r0, [pc, #84]	@ (800144c <MX_TIM1_Init+0xa0>)
 80013f8:	f003 ffcc 	bl	8005394 <HAL_TIM_Base_Init>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001402:	f000 fb15 	bl	8001a30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001406:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800140a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800140c:	f107 0310 	add.w	r3, r7, #16
 8001410:	4619      	mov	r1, r3
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <MX_TIM1_Init+0xa0>)
 8001414:	f004 fd5e 	bl	8005ed4 <HAL_TIM_ConfigClockSource>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800141e:	f000 fb07 	bl	8001a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4619      	mov	r1, r3
 8001432:	4806      	ldr	r0, [pc, #24]	@ (800144c <MX_TIM1_Init+0xa0>)
 8001434:	f005 fb2c 	bl	8006a90 <HAL_TIMEx_MasterConfigSynchronization>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800143e:	f000 faf7 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	3720      	adds	r7, #32
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200002e4 	.word	0x200002e4
 8001450:	40012c00 	.word	0x40012c00

08001454 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800145a:	f107 0310 	add.w	r3, r7, #16
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001472:	4b1e      	ldr	r3, [pc, #120]	@ (80014ec <MX_TIM2_Init+0x98>)
 8001474:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001478:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800147a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ec <MX_TIM2_Init+0x98>)
 800147c:	2201      	movs	r2, #1
 800147e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001480:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <MX_TIM2_Init+0x98>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 8001486:	4b19      	ldr	r3, [pc, #100]	@ (80014ec <MX_TIM2_Init+0x98>)
 8001488:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800148c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800148e:	4b17      	ldr	r3, [pc, #92]	@ (80014ec <MX_TIM2_Init+0x98>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001494:	4b15      	ldr	r3, [pc, #84]	@ (80014ec <MX_TIM2_Init+0x98>)
 8001496:	2200      	movs	r2, #0
 8001498:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800149a:	4814      	ldr	r0, [pc, #80]	@ (80014ec <MX_TIM2_Init+0x98>)
 800149c:	f003 ff7a 	bl	8005394 <HAL_TIM_Base_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80014a6:	f000 fac3 	bl	8001a30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014b0:	f107 0310 	add.w	r3, r7, #16
 80014b4:	4619      	mov	r1, r3
 80014b6:	480d      	ldr	r0, [pc, #52]	@ (80014ec <MX_TIM2_Init+0x98>)
 80014b8:	f004 fd0c 	bl	8005ed4 <HAL_TIM_ConfigClockSource>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80014c2:	f000 fab5 	bl	8001a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c6:	2300      	movs	r3, #0
 80014c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	4619      	mov	r1, r3
 80014d2:	4806      	ldr	r0, [pc, #24]	@ (80014ec <MX_TIM2_Init+0x98>)
 80014d4:	f005 fadc 	bl	8006a90 <HAL_TIMEx_MasterConfigSynchronization>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80014de:	f000 faa7 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000330 	.word	0x20000330

080014f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08c      	sub	sp, #48	@ 0x30
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014f6:	f107 030c 	add.w	r3, r7, #12
 80014fa:	2224      	movs	r2, #36	@ 0x24
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f008 fc16 	bl	8009d30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001504:	463b      	mov	r3, r7
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	605a      	str	r2, [r3, #4]
 800150c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800150e:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <MX_TIM3_Init+0xa4>)
 8001510:	4a21      	ldr	r2, [pc, #132]	@ (8001598 <MX_TIM3_Init+0xa8>)
 8001512:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001514:	4b1f      	ldr	r3, [pc, #124]	@ (8001594 <MX_TIM3_Init+0xa4>)
 8001516:	2200      	movs	r2, #0
 8001518:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151a:	4b1e      	ldr	r3, [pc, #120]	@ (8001594 <MX_TIM3_Init+0xa4>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001520:	4b1c      	ldr	r3, [pc, #112]	@ (8001594 <MX_TIM3_Init+0xa4>)
 8001522:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001526:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001528:	4b1a      	ldr	r3, [pc, #104]	@ (8001594 <MX_TIM3_Init+0xa4>)
 800152a:	2200      	movs	r2, #0
 800152c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800152e:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <MX_TIM3_Init+0xa4>)
 8001530:	2280      	movs	r2, #128	@ 0x80
 8001532:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001534:	2303      	movs	r3, #3
 8001536:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800153c:	2301      	movs	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800154c:	2301      	movs	r3, #1
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001554:	230a      	movs	r3, #10
 8001556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001558:	f107 030c 	add.w	r3, r7, #12
 800155c:	4619      	mov	r1, r3
 800155e:	480d      	ldr	r0, [pc, #52]	@ (8001594 <MX_TIM3_Init+0xa4>)
 8001560:	f004 f948 	bl	80057f4 <HAL_TIM_Encoder_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800156a:	f000 fa61 	bl	8001a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156e:	2300      	movs	r3, #0
 8001570:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001576:	463b      	mov	r3, r7
 8001578:	4619      	mov	r1, r3
 800157a:	4806      	ldr	r0, [pc, #24]	@ (8001594 <MX_TIM3_Init+0xa4>)
 800157c:	f005 fa88 	bl	8006a90 <HAL_TIMEx_MasterConfigSynchronization>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001586:	f000 fa53 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	3730      	adds	r7, #48	@ 0x30
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000037c 	.word	0x2000037c
 8001598:	40000400 	.word	0x40000400

0800159c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b09a      	sub	sp, #104	@ 0x68
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015bc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
 80015cc:	615a      	str	r2, [r3, #20]
 80015ce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015d0:	1d3b      	adds	r3, r7, #4
 80015d2:	222c      	movs	r2, #44	@ 0x2c
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f008 fbaa 	bl	8009d30 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80015dc:	4b43      	ldr	r3, [pc, #268]	@ (80016ec <MX_TIM8_Init+0x150>)
 80015de:	4a44      	ldr	r2, [pc, #272]	@ (80016f0 <MX_TIM8_Init+0x154>)
 80015e0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80015e2:	4b42      	ldr	r3, [pc, #264]	@ (80016ec <MX_TIM8_Init+0x150>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e8:	4b40      	ldr	r3, [pc, #256]	@ (80016ec <MX_TIM8_Init+0x150>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 248;
 80015ee:	4b3f      	ldr	r3, [pc, #252]	@ (80016ec <MX_TIM8_Init+0x150>)
 80015f0:	22f8      	movs	r2, #248	@ 0xf8
 80015f2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f4:	4b3d      	ldr	r3, [pc, #244]	@ (80016ec <MX_TIM8_Init+0x150>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80015fa:	4b3c      	ldr	r3, [pc, #240]	@ (80016ec <MX_TIM8_Init+0x150>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001600:	4b3a      	ldr	r3, [pc, #232]	@ (80016ec <MX_TIM8_Init+0x150>)
 8001602:	2200      	movs	r2, #0
 8001604:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001606:	4839      	ldr	r0, [pc, #228]	@ (80016ec <MX_TIM8_Init+0x150>)
 8001608:	f003 fec4 	bl	8005394 <HAL_TIM_Base_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001612:	f000 fa0d 	bl	8001a30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001616:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800161a:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800161c:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001620:	4619      	mov	r1, r3
 8001622:	4832      	ldr	r0, [pc, #200]	@ (80016ec <MX_TIM8_Init+0x150>)
 8001624:	f004 fc56 	bl	8005ed4 <HAL_TIM_ConfigClockSource>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800162e:	f000 f9ff 	bl	8001a30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001632:	482e      	ldr	r0, [pc, #184]	@ (80016ec <MX_TIM8_Init+0x150>)
 8001634:	f003 ff76 	bl	8005524 <HAL_TIM_PWM_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800163e:	f000 f9f7 	bl	8001a30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001646:	2300      	movs	r3, #0
 8001648:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800164a:	2300      	movs	r3, #0
 800164c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800164e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001652:	4619      	mov	r1, r3
 8001654:	4825      	ldr	r0, [pc, #148]	@ (80016ec <MX_TIM8_Init+0x150>)
 8001656:	f005 fa1b 	bl	8006a90 <HAL_TIMEx_MasterConfigSynchronization>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 8001660:	f000 f9e6 	bl	8001a30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001664:	2360      	movs	r3, #96	@ 0x60
 8001666:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 62;
 8001668:	233e      	movs	r3, #62	@ 0x3e
 800166a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800166c:	2300      	movs	r3, #0
 800166e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001670:	2300      	movs	r3, #0
 8001672:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001674:	2300      	movs	r3, #0
 8001676:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001678:	2300      	movs	r3, #0
 800167a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800167c:	2300      	movs	r3, #0
 800167e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001680:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001684:	2208      	movs	r2, #8
 8001686:	4619      	mov	r1, r3
 8001688:	4818      	ldr	r0, [pc, #96]	@ (80016ec <MX_TIM8_Init+0x150>)
 800168a:	f004 fb0f 	bl	8005cac <HAL_TIM_PWM_ConfigChannel>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8001694:	f000 f9cc 	bl	8001a30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800169c:	2300      	movs	r3, #0
 800169e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 2;
 80016a4:	2302      	movs	r3, #2
 80016a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80016ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016c4:	2300      	movs	r3, #0
 80016c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80016c8:	1d3b      	adds	r3, r7, #4
 80016ca:	4619      	mov	r1, r3
 80016cc:	4807      	ldr	r0, [pc, #28]	@ (80016ec <MX_TIM8_Init+0x150>)
 80016ce:	f005 fa67 	bl	8006ba0 <HAL_TIMEx_ConfigBreakDeadTime>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 80016d8:	f000 f9aa 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80016dc:	4803      	ldr	r0, [pc, #12]	@ (80016ec <MX_TIM8_Init+0x150>)
 80016de:	f000 fbd1 	bl	8001e84 <HAL_TIM_MspPostInit>

}
 80016e2:	bf00      	nop
 80016e4:	3768      	adds	r7, #104	@ 0x68
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	200003c8 	.word	0x200003c8
 80016f0:	40013400 	.word	0x40013400

080016f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016f8:	4b14      	ldr	r3, [pc, #80]	@ (800174c <MX_USART2_UART_Init+0x58>)
 80016fa:	4a15      	ldr	r2, [pc, #84]	@ (8001750 <MX_USART2_UART_Init+0x5c>)
 80016fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016fe:	4b13      	ldr	r3, [pc, #76]	@ (800174c <MX_USART2_UART_Init+0x58>)
 8001700:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001704:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001706:	4b11      	ldr	r3, [pc, #68]	@ (800174c <MX_USART2_UART_Init+0x58>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800170c:	4b0f      	ldr	r3, [pc, #60]	@ (800174c <MX_USART2_UART_Init+0x58>)
 800170e:	2200      	movs	r2, #0
 8001710:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001712:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <MX_USART2_UART_Init+0x58>)
 8001714:	2200      	movs	r2, #0
 8001716:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001718:	4b0c      	ldr	r3, [pc, #48]	@ (800174c <MX_USART2_UART_Init+0x58>)
 800171a:	220c      	movs	r2, #12
 800171c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800171e:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <MX_USART2_UART_Init+0x58>)
 8001720:	2200      	movs	r2, #0
 8001722:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001724:	4b09      	ldr	r3, [pc, #36]	@ (800174c <MX_USART2_UART_Init+0x58>)
 8001726:	2200      	movs	r2, #0
 8001728:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800172a:	4b08      	ldr	r3, [pc, #32]	@ (800174c <MX_USART2_UART_Init+0x58>)
 800172c:	2200      	movs	r2, #0
 800172e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <MX_USART2_UART_Init+0x58>)
 8001732:	2200      	movs	r2, #0
 8001734:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001736:	4805      	ldr	r0, [pc, #20]	@ (800174c <MX_USART2_UART_Init+0x58>)
 8001738:	f005 faf3 	bl	8006d22 <HAL_UART_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001742:	f000 f975 	bl	8001a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000414 	.word	0x20000414
 8001750:	40004400 	.word	0x40004400

08001754 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800175a:	4b10      	ldr	r3, [pc, #64]	@ (800179c <MX_DMA_Init+0x48>)
 800175c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800175e:	4a0f      	ldr	r2, [pc, #60]	@ (800179c <MX_DMA_Init+0x48>)
 8001760:	f043 0301 	orr.w	r3, r3, #1
 8001764:	6493      	str	r3, [r2, #72]	@ 0x48
 8001766:	4b0d      	ldr	r3, [pc, #52]	@ (800179c <MX_DMA_Init+0x48>)
 8001768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	2100      	movs	r1, #0
 8001776:	200c      	movs	r0, #12
 8001778:	f000 fefd 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800177c:	200c      	movs	r0, #12
 800177e:	f000 ff16 	bl	80025ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	2100      	movs	r1, #0
 8001786:	200d      	movs	r0, #13
 8001788:	f000 fef5 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800178c:	200d      	movs	r0, #13
 800178e:	f000 ff0e 	bl	80025ae <HAL_NVIC_EnableIRQ>

}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40021000 	.word	0x40021000

080017a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	@ 0x28
 80017a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
 80017b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b6:	4b9a      	ldr	r3, [pc, #616]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	4a99      	ldr	r2, [pc, #612]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017bc:	f043 0304 	orr.w	r3, r3, #4
 80017c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c2:	4b97      	ldr	r3, [pc, #604]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ce:	4b94      	ldr	r3, [pc, #592]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017d2:	4a93      	ldr	r2, [pc, #588]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017da:	4b91      	ldr	r3, [pc, #580]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e6:	4b8e      	ldr	r3, [pc, #568]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ea:	4a8d      	ldr	r2, [pc, #564]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017ec:	f043 0301 	orr.w	r3, r3, #1
 80017f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f2:	4b8b      	ldr	r3, [pc, #556]	@ (8001a20 <MX_GPIO_Init+0x280>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	f003 0301 	and.w	r3, r3, #1
 80017fa:	60bb      	str	r3, [r7, #8]
 80017fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fe:	4b88      	ldr	r3, [pc, #544]	@ (8001a20 <MX_GPIO_Init+0x280>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	4a87      	ldr	r2, [pc, #540]	@ (8001a20 <MX_GPIO_Init+0x280>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800180a:	4b85      	ldr	r3, [pc, #532]	@ (8001a20 <MX_GPIO_Init+0x280>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001816:	4b82      	ldr	r3, [pc, #520]	@ (8001a20 <MX_GPIO_Init+0x280>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	4a81      	ldr	r2, [pc, #516]	@ (8001a20 <MX_GPIO_Init+0x280>)
 800181c:	f043 0308 	orr.w	r3, r3, #8
 8001820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001822:	4b7f      	ldr	r3, [pc, #508]	@ (8001a20 <MX_GPIO_Init+0x280>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	603b      	str	r3, [r7, #0]
 800182c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D7_Pin|D6_Pin|COL3_Pin, GPIO_PIN_RESET);
 800182e:	2200      	movs	r2, #0
 8001830:	2113      	movs	r1, #19
 8001832:	487c      	ldr	r0, [pc, #496]	@ (8001a24 <MX_GPIO_Init+0x284>)
 8001834:	f001 fa00 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|EN_Pin|D4_Pin|GPIO_PIN_9
 8001838:	2200      	movs	r2, #0
 800183a:	f240 6113 	movw	r1, #1555	@ 0x613
 800183e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001842:	f001 f9f9 	bl	8002c38 <HAL_GPIO_WritePin>
                          |COL1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D5_Pin|COL2_Pin|COL0_Pin, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	210d      	movs	r1, #13
 800184a:	4877      	ldr	r0, [pc, #476]	@ (8001a28 <MX_GPIO_Init+0x288>)
 800184c:	f001 f9f4 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, spi_cn2_Pin|SD_CS_Pin, GPIO_PIN_SET);
 8001850:	2201      	movs	r2, #1
 8001852:	f44f 5182 	mov.w	r1, #4160	@ 0x1040
 8001856:	4874      	ldr	r0, [pc, #464]	@ (8001a28 <MX_GPIO_Init+0x288>)
 8001858:	f001 f9ee 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(spi_cn3_GPIO_Port, spi_cn3_Pin, GPIO_PIN_RESET);
 800185c:	2200      	movs	r2, #0
 800185e:	2104      	movs	r1, #4
 8001860:	4872      	ldr	r0, [pc, #456]	@ (8001a2c <MX_GPIO_Init+0x28c>)
 8001862:	f001 f9e9 	bl	8002c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001866:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800186c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	4869      	ldr	r0, [pc, #420]	@ (8001a24 <MX_GPIO_Init+0x284>)
 800187e:	f001 f819 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D6_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D6_Pin;
 8001882:	2303      	movs	r3, #3
 8001884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001886:	2301      	movs	r3, #1
 8001888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800188e:	2302      	movs	r3, #2
 8001890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001892:	f107 0314 	add.w	r3, r7, #20
 8001896:	4619      	mov	r1, r3
 8001898:	4862      	ldr	r0, [pc, #392]	@ (8001a24 <MX_GPIO_Init+0x284>)
 800189a:	f001 f80b 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5;
 800189e:	2324      	movs	r3, #36	@ 0x24
 80018a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80018a2:	230b      	movs	r3, #11
 80018a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018aa:	f107 0314 	add.w	r3, r7, #20
 80018ae:	4619      	mov	r1, r3
 80018b0:	485c      	ldr	r0, [pc, #368]	@ (8001a24 <MX_GPIO_Init+0x284>)
 80018b2:	f000 ffff 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : flow_sensor_Pin */
  GPIO_InitStruct.Pin = flow_sensor_Pin;
 80018b6:	2308      	movs	r3, #8
 80018b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c0:	2301      	movs	r3, #1
 80018c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(flow_sensor_GPIO_Port, &GPIO_InitStruct);
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	4619      	mov	r1, r3
 80018ca:	4856      	ldr	r0, [pc, #344]	@ (8001a24 <MX_GPIO_Init+0x284>)
 80018cc:	f000 fff2 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin EN_Pin D4_Pin */
  GPIO_InitStruct.Pin = RS_Pin|EN_Pin|D4_Pin;
 80018d0:	2313      	movs	r3, #19
 80018d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018dc:	2302      	movs	r3, #2
 80018de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	4619      	mov	r1, r3
 80018e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ea:	f000 ffe3 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : COL3_Pin */
  GPIO_InitStruct.Pin = COL3_Pin;
 80018ee:	2310      	movs	r3, #16
 80018f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(COL3_GPIO_Port, &GPIO_InitStruct);
 80018fe:	f107 0314 	add.w	r3, r7, #20
 8001902:	4619      	mov	r1, r3
 8001904:	4847      	ldr	r0, [pc, #284]	@ (8001a24 <MX_GPIO_Init+0x284>)
 8001906:	f000 ffd5 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D5_Pin spi_cn2_Pin */
  GPIO_InitStruct.Pin = D5_Pin|spi_cn2_Pin;
 800190a:	f241 0301 	movw	r3, #4097	@ 0x1001
 800190e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001910:	2301      	movs	r3, #1
 8001912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001918:	2302      	movs	r3, #2
 800191a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	4841      	ldr	r0, [pc, #260]	@ (8001a28 <MX_GPIO_Init+0x288>)
 8001924:	f000 ffc6 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL2_Pin COL0_Pin */
  GPIO_InitStruct.Pin = COL2_Pin|COL0_Pin;
 8001928:	230c      	movs	r3, #12
 800192a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192c:	2301      	movs	r3, #1
 800192e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001934:	2300      	movs	r3, #0
 8001936:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	483a      	ldr	r0, [pc, #232]	@ (8001a28 <MX_GPIO_Init+0x288>)
 8001940:	f000 ffb8 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW1_Pin ROW0_Pin ROW2_Pin ROW3_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin|ROW0_Pin|ROW2_Pin|ROW3_Pin;
 8001944:	f44f 6343 	mov.w	r3, #3120	@ 0xc30
 8001948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800194a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800194e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	4619      	mov	r1, r3
 800195a:	4833      	ldr	r0, [pc, #204]	@ (8001a28 <MX_GPIO_Init+0x288>)
 800195c:	f000 ffaa 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 COL1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|COL1_Pin;
 8001960:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001964:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001966:	2301      	movs	r3, #1
 8001968:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	2300      	movs	r3, #0
 800196c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196e:	2300      	movs	r3, #0
 8001970:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001972:	f107 0314 	add.w	r3, r7, #20
 8001976:	4619      	mov	r1, r3
 8001978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800197c:	f000 ff9a 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : spi_cn3_Pin */
  GPIO_InitStruct.Pin = spi_cn3_Pin;
 8001980:	2304      	movs	r3, #4
 8001982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001984:	2301      	movs	r3, #1
 8001986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800198c:	2302      	movs	r3, #2
 800198e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(spi_cn3_GPIO_Port, &GPIO_InitStruct);
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	4619      	mov	r1, r3
 8001996:	4825      	ldr	r0, [pc, #148]	@ (8001a2c <MX_GPIO_Init+0x28c>)
 8001998:	f000 ff8c 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800199c:	2340      	movs	r3, #64	@ 0x40
 800199e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a0:	2301      	movs	r3, #1
 80019a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019a8:	2303      	movs	r3, #3
 80019aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 0314 	add.w	r3, r7, #20
 80019b0:	4619      	mov	r1, r3
 80019b2:	481d      	ldr	r0, [pc, #116]	@ (8001a28 <MX_GPIO_Init+0x288>)
 80019b4:	f000 ff7e 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019bc:	2302      	movs	r3, #2
 80019be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c4:	2300      	movs	r3, #0
 80019c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80019c8:	2302      	movs	r3, #2
 80019ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	4619      	mov	r1, r3
 80019d2:	4815      	ldr	r0, [pc, #84]	@ (8001a28 <MX_GPIO_Init+0x288>)
 80019d4:	f000 ff6e 	bl	80028b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80019d8:	2200      	movs	r2, #0
 80019da:	2100      	movs	r1, #0
 80019dc:	2009      	movs	r0, #9
 80019de:	f000 fdca 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80019e2:	2009      	movs	r0, #9
 80019e4:	f000 fde3 	bl	80025ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80019e8:	2200      	movs	r2, #0
 80019ea:	2100      	movs	r1, #0
 80019ec:	200a      	movs	r0, #10
 80019ee:	f000 fdc2 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80019f2:	200a      	movs	r0, #10
 80019f4:	f000 fddb 	bl	80025ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80019f8:	2200      	movs	r2, #0
 80019fa:	2100      	movs	r1, #0
 80019fc:	2017      	movs	r0, #23
 80019fe:	f000 fdba 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a02:	2017      	movs	r0, #23
 8001a04:	f000 fdd3 	bl	80025ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	2028      	movs	r0, #40	@ 0x28
 8001a0e:	f000 fdb2 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a12:	2028      	movs	r0, #40	@ 0x28
 8001a14:	f000 fdcb 	bl	80025ae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a18:	bf00      	nop
 8001a1a:	3728      	adds	r7, #40	@ 0x28
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40021000 	.word	0x40021000
 8001a24:	48000800 	.word	0x48000800
 8001a28:	48000400 	.word	0x48000400
 8001a2c:	48000c00 	.word	0x48000c00

08001a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a34:	b672      	cpsid	i
}
 8001a36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <Error_Handler+0x8>

08001a3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a42:	4b0f      	ldr	r3, [pc, #60]	@ (8001a80 <HAL_MspInit+0x44>)
 8001a44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a46:	4a0e      	ldr	r2, [pc, #56]	@ (8001a80 <HAL_MspInit+0x44>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a80 <HAL_MspInit+0x44>)
 8001a50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5a:	4b09      	ldr	r3, [pc, #36]	@ (8001a80 <HAL_MspInit+0x44>)
 8001a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5e:	4a08      	ldr	r2, [pc, #32]	@ (8001a80 <HAL_MspInit+0x44>)
 8001a60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a64:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a66:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <HAL_MspInit+0x44>)
 8001a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6e:	603b      	str	r3, [r7, #0]
 8001a70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a72:	bf00      	nop
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	40021000 	.word	0x40021000

08001a84 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b0ac      	sub	sp, #176	@ 0xb0
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
 8001a9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	2288      	movs	r2, #136	@ 0x88
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f008 f943 	bl	8009d30 <memset>
  if(hi2c->Instance==I2C1)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a21      	ldr	r2, [pc, #132]	@ (8001b34 <HAL_I2C_MspInit+0xb0>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d13b      	bne.n	8001b2c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ab4:	2340      	movs	r3, #64	@ 0x40
 8001ab6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f002 f87f 	bl	8003bc4 <HAL_RCCEx_PeriphCLKConfig>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001acc:	f7ff ffb0 	bl	8001a30 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad0:	4b19      	ldr	r3, [pc, #100]	@ (8001b38 <HAL_I2C_MspInit+0xb4>)
 8001ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad4:	4a18      	ldr	r2, [pc, #96]	@ (8001b38 <HAL_I2C_MspInit+0xb4>)
 8001ad6:	f043 0302 	orr.w	r3, r3, #2
 8001ada:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001adc:	4b16      	ldr	r3, [pc, #88]	@ (8001b38 <HAL_I2C_MspInit+0xb4>)
 8001ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ae8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001aec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af0:	2312      	movs	r3, #18
 8001af2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afc:	2303      	movs	r3, #3
 8001afe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b02:	2304      	movs	r3, #4
 8001b04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b08:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	480b      	ldr	r0, [pc, #44]	@ (8001b3c <HAL_I2C_MspInit+0xb8>)
 8001b10:	f000 fed0 	bl	80028b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b14:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <HAL_I2C_MspInit+0xb4>)
 8001b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b18:	4a07      	ldr	r2, [pc, #28]	@ (8001b38 <HAL_I2C_MspInit+0xb4>)
 8001b1a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b20:	4b05      	ldr	r3, [pc, #20]	@ (8001b38 <HAL_I2C_MspInit+0xb4>)
 8001b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b2c:	bf00      	nop
 8001b2e:	37b0      	adds	r7, #176	@ 0xb0
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40005400 	.word	0x40005400
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	48000400 	.word	0x48000400

08001b40 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08e      	sub	sp, #56	@ 0x38
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a6f      	ldr	r2, [pc, #444]	@ (8001d1c <HAL_SPI_MspInit+0x1dc>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d17b      	bne.n	8001c5a <HAL_SPI_MspInit+0x11a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b62:	4b6f      	ldr	r3, [pc, #444]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b66:	4a6e      	ldr	r2, [pc, #440]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001b68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b6e:	4b6c      	ldr	r3, [pc, #432]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b76:	623b      	str	r3, [r7, #32]
 8001b78:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b7a:	4b69      	ldr	r3, [pc, #420]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7e:	4a68      	ldr	r2, [pc, #416]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b86:	4b66      	ldr	r3, [pc, #408]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	61fb      	str	r3, [r7, #28]
 8001b90:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001b92:	23e0      	movs	r3, #224	@ 0xe0
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b96:	2302      	movs	r3, #2
 8001b98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ba2:	2305      	movs	r3, #5
 8001ba4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ba6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001baa:	4619      	mov	r1, r3
 8001bac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb0:	f000 fe80 	bl	80028b4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001bb4:	4b5b      	ldr	r3, [pc, #364]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bb6:	4a5c      	ldr	r2, [pc, #368]	@ (8001d28 <HAL_SPI_MspInit+0x1e8>)
 8001bb8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001bba:	4b5a      	ldr	r3, [pc, #360]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bc0:	4b58      	ldr	r3, [pc, #352]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bc6:	4b57      	ldr	r3, [pc, #348]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bcc:	4b55      	ldr	r3, [pc, #340]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bce:	2280      	movs	r2, #128	@ 0x80
 8001bd0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bd2:	4b54      	ldr	r3, [pc, #336]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bd8:	4b52      	ldr	r3, [pc, #328]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001bde:	4b51      	ldr	r3, [pc, #324]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001be4:	4b4f      	ldr	r3, [pc, #316]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001bea:	484e      	ldr	r0, [pc, #312]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bec:	f000 fcfa 	bl	80025e4 <HAL_DMA_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8001bf6:	f7ff ff1b 	bl	8001a30 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a49      	ldr	r2, [pc, #292]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001bfe:	659a      	str	r2, [r3, #88]	@ 0x58
 8001c00:	4a48      	ldr	r2, [pc, #288]	@ (8001d24 <HAL_SPI_MspInit+0x1e4>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001c06:	4b49      	ldr	r3, [pc, #292]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c08:	4a49      	ldr	r2, [pc, #292]	@ (8001d30 <HAL_SPI_MspInit+0x1f0>)
 8001c0a:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001c0c:	4b47      	ldr	r3, [pc, #284]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c12:	4b46      	ldr	r3, [pc, #280]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c14:	2210      	movs	r2, #16
 8001c16:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c18:	4b44      	ldr	r3, [pc, #272]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c1e:	4b43      	ldr	r3, [pc, #268]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c20:	2280      	movs	r2, #128	@ 0x80
 8001c22:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c24:	4b41      	ldr	r3, [pc, #260]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c2a:	4b40      	ldr	r3, [pc, #256]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001c30:	4b3e      	ldr	r3, [pc, #248]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c36:	4b3d      	ldr	r3, [pc, #244]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001c3c:	483b      	ldr	r0, [pc, #236]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c3e:	f000 fcd1 	bl	80025e4 <HAL_DMA_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001c48:	f7ff fef2 	bl	8001a30 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a37      	ldr	r2, [pc, #220]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c50:	655a      	str	r2, [r3, #84]	@ 0x54
 8001c52:	4a36      	ldr	r2, [pc, #216]	@ (8001d2c <HAL_SPI_MspInit+0x1ec>)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001c58:	e05c      	b.n	8001d14 <HAL_SPI_MspInit+0x1d4>
  else if(hspi->Instance==SPI2)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a35      	ldr	r2, [pc, #212]	@ (8001d34 <HAL_SPI_MspInit+0x1f4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d129      	bne.n	8001cb8 <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c64:	4b2e      	ldr	r3, [pc, #184]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c68:	4a2d      	ldr	r2, [pc, #180]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001c6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c70:	4b2b      	ldr	r3, [pc, #172]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c78:	61bb      	str	r3, [r7, #24]
 8001c7a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7c:	4b28      	ldr	r3, [pc, #160]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c80:	4a27      	ldr	r2, [pc, #156]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001c82:	f043 0302 	orr.w	r3, r3, #2
 8001c86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c88:	4b25      	ldr	r3, [pc, #148]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	617b      	str	r3, [r7, #20]
 8001c92:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c94:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ca6:	2305      	movs	r3, #5
 8001ca8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001caa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4821      	ldr	r0, [pc, #132]	@ (8001d38 <HAL_SPI_MspInit+0x1f8>)
 8001cb2:	f000 fdff 	bl	80028b4 <HAL_GPIO_Init>
}
 8001cb6:	e02d      	b.n	8001d14 <HAL_SPI_MspInit+0x1d4>
  else if(hspi->Instance==SPI3)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a1f      	ldr	r2, [pc, #124]	@ (8001d3c <HAL_SPI_MspInit+0x1fc>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d128      	bne.n	8001d14 <HAL_SPI_MspInit+0x1d4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001cc2:	4b17      	ldr	r3, [pc, #92]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc6:	4a16      	ldr	r2, [pc, #88]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001cc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cce:	4b14      	ldr	r3, [pc, #80]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cda:	4b11      	ldr	r3, [pc, #68]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cde:	4a10      	ldr	r2, [pc, #64]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d20 <HAL_SPI_MspInit+0x1e0>)
 8001ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001cf2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d00:	2303      	movs	r3, #3
 8001d02:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d04:	2306      	movs	r3, #6
 8001d06:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	480c      	ldr	r0, [pc, #48]	@ (8001d40 <HAL_SPI_MspInit+0x200>)
 8001d10:	f000 fdd0 	bl	80028b4 <HAL_GPIO_Init>
}
 8001d14:	bf00      	nop
 8001d16:	3738      	adds	r7, #56	@ 0x38
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40013000 	.word	0x40013000
 8001d20:	40021000 	.word	0x40021000
 8001d24:	20000254 	.word	0x20000254
 8001d28:	4002001c 	.word	0x4002001c
 8001d2c:	2000029c 	.word	0x2000029c
 8001d30:	40020030 	.word	0x40020030
 8001d34:	40003800 	.word	0x40003800
 8001d38:	48000400 	.word	0x48000400
 8001d3c:	40003c00 	.word	0x40003c00
 8001d40:	48000800 	.word	0x48000800

08001d44 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a23      	ldr	r2, [pc, #140]	@ (8001de0 <HAL_TIM_Base_MspInit+0x9c>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d114      	bne.n	8001d80 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d56:	4b23      	ldr	r3, [pc, #140]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001d58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d5a:	4a22      	ldr	r2, [pc, #136]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001d5c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d60:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d62:	4b20      	ldr	r3, [pc, #128]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001d64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001d6e:	2200      	movs	r2, #0
 8001d70:	2100      	movs	r1, #0
 8001d72:	201a      	movs	r0, #26
 8001d74:	f000 fbff 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001d78:	201a      	movs	r0, #26
 8001d7a:	f000 fc18 	bl	80025ae <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001d7e:	e02a      	b.n	8001dd6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM2)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d88:	d114      	bne.n	8001db4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d8a:	4b16      	ldr	r3, [pc, #88]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d8e:	4a15      	ldr	r2, [pc, #84]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d96:	4b13      	ldr	r3, [pc, #76]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001da2:	2200      	movs	r2, #0
 8001da4:	2100      	movs	r1, #0
 8001da6:	201c      	movs	r0, #28
 8001da8:	f000 fbe5 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001dac:	201c      	movs	r0, #28
 8001dae:	f000 fbfe 	bl	80025ae <HAL_NVIC_EnableIRQ>
}
 8001db2:	e010      	b.n	8001dd6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a0b      	ldr	r2, [pc, #44]	@ (8001de8 <HAL_TIM_Base_MspInit+0xa4>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d10b      	bne.n	8001dd6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001dbe:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dc2:	4a08      	ldr	r2, [pc, #32]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001dc4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001dc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dca:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <HAL_TIM_Base_MspInit+0xa0>)
 8001dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
}
 8001dd6:	bf00      	nop
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40012c00 	.word	0x40012c00
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40013400 	.word	0x40013400

08001dec <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08a      	sub	sp, #40	@ 0x28
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 0314 	add.w	r3, r7, #20
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a1b      	ldr	r2, [pc, #108]	@ (8001e78 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d12f      	bne.n	8001e6e <HAL_TIM_Encoder_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001e7c <HAL_TIM_Encoder_MspInit+0x90>)
 8001e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e12:	4a1a      	ldr	r2, [pc, #104]	@ (8001e7c <HAL_TIM_Encoder_MspInit+0x90>)
 8001e14:	f043 0302 	orr.w	r3, r3, #2
 8001e18:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e1a:	4b18      	ldr	r3, [pc, #96]	@ (8001e7c <HAL_TIM_Encoder_MspInit+0x90>)
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	613b      	str	r3, [r7, #16]
 8001e24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e26:	4b15      	ldr	r3, [pc, #84]	@ (8001e7c <HAL_TIM_Encoder_MspInit+0x90>)
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	4a14      	ldr	r2, [pc, #80]	@ (8001e7c <HAL_TIM_Encoder_MspInit+0x90>)
 8001e2c:	f043 0304 	orr.w	r3, r3, #4
 8001e30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e32:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <HAL_TIM_Encoder_MspInit+0x90>)
 8001e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e36:	f003 0304 	and.w	r3, r3, #4
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e3e:	23c0      	movs	r3, #192	@ 0xc0
 8001e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e42:	2302      	movs	r3, #2
 8001e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e52:	f107 0314 	add.w	r3, r7, #20
 8001e56:	4619      	mov	r1, r3
 8001e58:	4809      	ldr	r0, [pc, #36]	@ (8001e80 <HAL_TIM_Encoder_MspInit+0x94>)
 8001e5a:	f000 fd2b 	bl	80028b4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	201d      	movs	r0, #29
 8001e64:	f000 fb87 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e68:	201d      	movs	r0, #29
 8001e6a:	f000 fba0 	bl	80025ae <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001e6e:	bf00      	nop
 8001e70:	3728      	adds	r7, #40	@ 0x28
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40000400 	.word	0x40000400
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	48000800 	.word	0x48000800

08001e84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08a      	sub	sp, #40	@ 0x28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a1f      	ldr	r2, [pc, #124]	@ (8001f20 <HAL_TIM_MspPostInit+0x9c>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d138      	bne.n	8001f18 <HAL_TIM_MspPostInit+0x94>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f24 <HAL_TIM_MspPostInit+0xa0>)
 8001ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eaa:	4a1e      	ldr	r2, [pc, #120]	@ (8001f24 <HAL_TIM_MspPostInit+0xa0>)
 8001eac:	f043 0302 	orr.w	r3, r3, #2
 8001eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f24 <HAL_TIM_MspPostInit+0xa0>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ebe:	4b19      	ldr	r3, [pc, #100]	@ (8001f24 <HAL_TIM_MspPostInit+0xa0>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec2:	4a18      	ldr	r2, [pc, #96]	@ (8001f24 <HAL_TIM_MspPostInit+0xa0>)
 8001ec4:	f043 0304 	orr.w	r3, r3, #4
 8001ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eca:	4b16      	ldr	r3, [pc, #88]	@ (8001f24 <HAL_TIM_MspPostInit+0xa0>)
 8001ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PB1     ------> TIM8_CH3N
    PC8     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eda:	2302      	movs	r3, #2
 8001edc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	4619      	mov	r1, r3
 8001ef0:	480d      	ldr	r0, [pc, #52]	@ (8001f28 <HAL_TIM_MspPostInit+0xa4>)
 8001ef2:	f000 fcdf 	bl	80028b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ef6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001efa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efc:	2302      	movs	r3, #2
 8001efe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f04:	2300      	movs	r3, #0
 8001f06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f0c:	f107 0314 	add.w	r3, r7, #20
 8001f10:	4619      	mov	r1, r3
 8001f12:	4806      	ldr	r0, [pc, #24]	@ (8001f2c <HAL_TIM_MspPostInit+0xa8>)
 8001f14:	f000 fcce 	bl	80028b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001f18:	bf00      	nop
 8001f1a:	3728      	adds	r7, #40	@ 0x28
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40013400 	.word	0x40013400
 8001f24:	40021000 	.word	0x40021000
 8001f28:	48000400 	.word	0x48000400
 8001f2c:	48000800 	.word	0x48000800

08001f30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b0ac      	sub	sp, #176	@ 0xb0
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f38:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	2288      	movs	r2, #136	@ 0x88
 8001f4e:	2100      	movs	r1, #0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f007 feed 	bl	8009d30 <memset>
  if(huart->Instance==USART2)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a21      	ldr	r2, [pc, #132]	@ (8001fe0 <HAL_UART_MspInit+0xb0>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d13b      	bne.n	8001fd8 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f60:	2302      	movs	r3, #2
 8001f62:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f64:	2300      	movs	r3, #0
 8001f66:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f001 fe29 	bl	8003bc4 <HAL_RCCEx_PeriphCLKConfig>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f78:	f7ff fd5a 	bl	8001a30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f7c:	4b19      	ldr	r3, [pc, #100]	@ (8001fe4 <HAL_UART_MspInit+0xb4>)
 8001f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f80:	4a18      	ldr	r2, [pc, #96]	@ (8001fe4 <HAL_UART_MspInit+0xb4>)
 8001f82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f86:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f88:	4b16      	ldr	r3, [pc, #88]	@ (8001fe4 <HAL_UART_MspInit+0xb4>)
 8001f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f94:	4b13      	ldr	r3, [pc, #76]	@ (8001fe4 <HAL_UART_MspInit+0xb4>)
 8001f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f98:	4a12      	ldr	r2, [pc, #72]	@ (8001fe4 <HAL_UART_MspInit+0xb4>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fa0:	4b10      	ldr	r3, [pc, #64]	@ (8001fe4 <HAL_UART_MspInit+0xb4>)
 8001fa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fac:	230c      	movs	r3, #12
 8001fae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fc4:	2307      	movs	r3, #7
 8001fc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fca:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fce:	4619      	mov	r1, r3
 8001fd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fd4:	f000 fc6e 	bl	80028b4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001fd8:	bf00      	nop
 8001fda:	37b0      	adds	r7, #176	@ 0xb0
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40004400 	.word	0x40004400
 8001fe4:	40021000 	.word	0x40021000

08001fe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <NMI_Handler+0x4>

08001ff0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <HardFault_Handler+0x4>

08001ff8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ffc:	bf00      	nop
 8001ffe:	e7fd      	b.n	8001ffc <MemManage_Handler+0x4>

08002000 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002004:	bf00      	nop
 8002006:	e7fd      	b.n	8002004 <BusFault_Handler+0x4>

08002008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800200c:	bf00      	nop
 800200e:	e7fd      	b.n	800200c <UsageFault_Handler+0x4>

08002010 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800201e:	b480      	push	{r7}
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr

0800203a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203e:	f000 f97b 	bl	8002338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}

08002046 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(flow_sensor_Pin);
 800204a:	2008      	movs	r0, #8
 800204c:	f000 fe0c 	bl	8002c68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	bd80      	pop	{r7, pc}

08002054 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROW2_Pin);
 8002058:	2010      	movs	r0, #16
 800205a:	f000 fe05 	bl	8002c68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002068:	4802      	ldr	r0, [pc, #8]	@ (8002074 <DMA1_Channel2_IRQHandler+0x10>)
 800206a:	f000 fb73 	bl	8002754 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000254 	.word	0x20000254

08002078 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800207c:	4802      	ldr	r0, [pc, #8]	@ (8002088 <DMA1_Channel3_IRQHandler+0x10>)
 800207e:	f000 fb69 	bl	8002754 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002082:	bf00      	nop
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	2000029c 	.word	0x2000029c

0800208c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROW3_Pin);
 8002090:	2020      	movs	r0, #32
 8002092:	f000 fde9 	bl	8002c68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
	...

0800209c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80020a0:	4802      	ldr	r0, [pc, #8]	@ (80020ac <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80020a2:	f003 fcfb 	bl	8005a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	200002e4 	.word	0x200002e4

080020b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020b4:	4802      	ldr	r0, [pc, #8]	@ (80020c0 <TIM2_IRQHandler+0x10>)
 80020b6:	f003 fcf1 	bl	8005a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000330 	.word	0x20000330

080020c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80020c8:	4802      	ldr	r0, [pc, #8]	@ (80020d4 <TIM3_IRQHandler+0x10>)
 80020ca:	f003 fce7 	bl	8005a9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	2000037c 	.word	0x2000037c

080020d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROW1_Pin);
 80020dc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80020e0:	f000 fdc2 	bl	8002c68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ROW0_Pin);
 80020e4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80020e8:	f000 fdbe 	bl	8002c68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80020ec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80020f0:	f000 fdba 	bl	8002c68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020f4:	bf00      	nop
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	e00a      	b.n	8002120 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800210a:	f3af 8000 	nop.w
 800210e:	4601      	mov	r1, r0
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	1c5a      	adds	r2, r3, #1
 8002114:	60ba      	str	r2, [r7, #8]
 8002116:	b2ca      	uxtb	r2, r1
 8002118:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	3301      	adds	r3, #1
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	697a      	ldr	r2, [r7, #20]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	429a      	cmp	r2, r3
 8002126:	dbf0      	blt.n	800210a <_read+0x12>
  }

  return len;
 8002128:	687b      	ldr	r3, [r7, #4]
}
 800212a:	4618      	mov	r0, r3
 800212c:	3718      	adds	r7, #24
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800213a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800213e:	4618      	mov	r0, r3
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr

0800214a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800214a:	b480      	push	{r7}
 800214c:	b083      	sub	sp, #12
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800215a:	605a      	str	r2, [r3, #4]
  return 0;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <_isatty>:

int _isatty(int file)
{
 800216a:	b480      	push	{r7}
 800216c:	b083      	sub	sp, #12
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002172:	2301      	movs	r3, #1
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
	...

0800219c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end;             /* Symbol defined in the linker script */
  extern uint8_t _estack;          /* Symbol defined in the linker script */
  extern unsigned _Min_Stack_Size; /* Symbol defined in the linker script */
  const unsigned stack_limit = (unsigned)&_estack - (unsigned)&_Min_Stack_Size;
 80021a4:	4a14      	ldr	r2, [pc, #80]	@ (80021f8 <_sbrk+0x5c>)
 80021a6:	4b15      	ldr	r3, [pc, #84]	@ (80021fc <_sbrk+0x60>)
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b0:	4b13      	ldr	r3, [pc, #76]	@ (8002200 <_sbrk+0x64>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d102      	bne.n	80021be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b8:	4b11      	ldr	r3, [pc, #68]	@ (8002200 <_sbrk+0x64>)
 80021ba:	4a12      	ldr	r2, [pc, #72]	@ (8002204 <_sbrk+0x68>)
 80021bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021be:	4b10      	ldr	r3, [pc, #64]	@ (8002200 <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d207      	bcs.n	80021dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021cc:	f007 fe0e 	bl	8009dec <__errno>
 80021d0:	4603      	mov	r3, r0
 80021d2:	220c      	movs	r2, #12
 80021d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d6:	f04f 33ff 	mov.w	r3, #4294967295
 80021da:	e009      	b.n	80021f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021dc:	4b08      	ldr	r3, [pc, #32]	@ (8002200 <_sbrk+0x64>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021e2:	4b07      	ldr	r3, [pc, #28]	@ (8002200 <_sbrk+0x64>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	4a05      	ldr	r2, [pc, #20]	@ (8002200 <_sbrk+0x64>)
 80021ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ee:	68fb      	ldr	r3, [r7, #12]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	20018000 	.word	0x20018000
 80021fc:	00000400 	.word	0x00000400
 8002200:	2000049c 	.word	0x2000049c
 8002204:	20001028 	.word	0x20001028

08002208 <SystemInit>:
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <SystemInit+0x20>)
 800220e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002212:	4a05      	ldr	r2, [pc, #20]	@ (8002228 <SystemInit+0x20>)
 8002214:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002218:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800222c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002264 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002230:	f7ff ffea 	bl	8002208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002234:	480c      	ldr	r0, [pc, #48]	@ (8002268 <LoopForever+0x6>)
  ldr r1, =_edata
 8002236:	490d      	ldr	r1, [pc, #52]	@ (800226c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002238:	4a0d      	ldr	r2, [pc, #52]	@ (8002270 <LoopForever+0xe>)
  movs r3, #0
 800223a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800223c:	e002      	b.n	8002244 <LoopCopyDataInit>

0800223e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002242:	3304      	adds	r3, #4

08002244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002248:	d3f9      	bcc.n	800223e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800224a:	4a0a      	ldr	r2, [pc, #40]	@ (8002274 <LoopForever+0x12>)
  ldr r4, =_ebss
 800224c:	4c0a      	ldr	r4, [pc, #40]	@ (8002278 <LoopForever+0x16>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002250:	e001      	b.n	8002256 <LoopFillZerobss>

08002252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002254:	3204      	adds	r2, #4

08002256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002258:	d3fb      	bcc.n	8002252 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800225a:	f007 fdcd 	bl	8009df8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800225e:	f7fe ff2d 	bl	80010bc <main>

08002262 <LoopForever>:

LoopForever:
    b LoopForever
 8002262:	e7fe      	b.n	8002262 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002264:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800226c:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8002270:	0800bc98 	.word	0x0800bc98
  ldr r2, =_sbss
 8002274:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8002278:	20001024 	.word	0x20001024

0800227c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800227c:	e7fe      	b.n	800227c <ADC1_2_IRQHandler>
	...

08002280 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002286:	2300      	movs	r3, #0
 8002288:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800228a:	4b0c      	ldr	r3, [pc, #48]	@ (80022bc <HAL_Init+0x3c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a0b      	ldr	r2, [pc, #44]	@ (80022bc <HAL_Init+0x3c>)
 8002290:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002294:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002296:	2003      	movs	r0, #3
 8002298:	f000 f962 	bl	8002560 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800229c:	2000      	movs	r0, #0
 800229e:	f000 f80f 	bl	80022c0 <HAL_InitTick>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	71fb      	strb	r3, [r7, #7]
 80022ac:	e001      	b.n	80022b2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022ae:	f7ff fbc5 	bl	8001a3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022b2:	79fb      	ldrb	r3, [r7, #7]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40022000 	.word	0x40022000

080022c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022c8:	2300      	movs	r3, #0
 80022ca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80022cc:	4b17      	ldr	r3, [pc, #92]	@ (800232c <HAL_InitTick+0x6c>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d023      	beq.n	800231c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80022d4:	4b16      	ldr	r3, [pc, #88]	@ (8002330 <HAL_InitTick+0x70>)
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	4b14      	ldr	r3, [pc, #80]	@ (800232c <HAL_InitTick+0x6c>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	4619      	mov	r1, r3
 80022de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 f96d 	bl	80025ca <HAL_SYSTICK_Config>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10f      	bne.n	8002316 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b0f      	cmp	r3, #15
 80022fa:	d809      	bhi.n	8002310 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022fc:	2200      	movs	r2, #0
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	f04f 30ff 	mov.w	r0, #4294967295
 8002304:	f000 f937 	bl	8002576 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002308:	4a0a      	ldr	r2, [pc, #40]	@ (8002334 <HAL_InitTick+0x74>)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6013      	str	r3, [r2, #0]
 800230e:	e007      	b.n	8002320 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	73fb      	strb	r3, [r7, #15]
 8002314:	e004      	b.n	8002320 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	73fb      	strb	r3, [r7, #15]
 800231a:	e001      	b.n	8002320 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002320:	7bfb      	ldrb	r3, [r7, #15]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000008 	.word	0x20000008
 8002330:	20000000 	.word	0x20000000
 8002334:	20000004 	.word	0x20000004

08002338 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800233c:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <HAL_IncTick+0x20>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	461a      	mov	r2, r3
 8002342:	4b06      	ldr	r3, [pc, #24]	@ (800235c <HAL_IncTick+0x24>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4413      	add	r3, r2
 8002348:	4a04      	ldr	r2, [pc, #16]	@ (800235c <HAL_IncTick+0x24>)
 800234a:	6013      	str	r3, [r2, #0]
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20000008 	.word	0x20000008
 800235c:	200004a0 	.word	0x200004a0

08002360 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return uwTick;
 8002364:	4b03      	ldr	r3, [pc, #12]	@ (8002374 <HAL_GetTick+0x14>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	200004a0 	.word	0x200004a0

08002378 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002380:	f7ff ffee 	bl	8002360 <HAL_GetTick>
 8002384:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002390:	d005      	beq.n	800239e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002392:	4b0a      	ldr	r3, [pc, #40]	@ (80023bc <HAL_Delay+0x44>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	4413      	add	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800239e:	bf00      	nop
 80023a0:	f7ff ffde 	bl	8002360 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d8f7      	bhi.n	80023a0 <HAL_Delay+0x28>
  {
  }
}
 80023b0:	bf00      	nop
 80023b2:	bf00      	nop
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000008 	.word	0x20000008

080023c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023dc:	4013      	ands	r3, r2
 80023de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023f2:	4a04      	ldr	r2, [pc, #16]	@ (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	60d3      	str	r3, [r2, #12]
}
 80023f8:	bf00      	nop
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800240c:	4b04      	ldr	r3, [pc, #16]	@ (8002420 <__NVIC_GetPriorityGrouping+0x18>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	f003 0307 	and.w	r3, r3, #7
}
 8002416:	4618      	mov	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	2b00      	cmp	r3, #0
 8002434:	db0b      	blt.n	800244e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	f003 021f 	and.w	r2, r3, #31
 800243c:	4907      	ldr	r1, [pc, #28]	@ (800245c <__NVIC_EnableIRQ+0x38>)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	2001      	movs	r0, #1
 8002446:	fa00 f202 	lsl.w	r2, r0, r2
 800244a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	e000e100 	.word	0xe000e100

08002460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	6039      	str	r1, [r7, #0]
 800246a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002470:	2b00      	cmp	r3, #0
 8002472:	db0a      	blt.n	800248a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	b2da      	uxtb	r2, r3
 8002478:	490c      	ldr	r1, [pc, #48]	@ (80024ac <__NVIC_SetPriority+0x4c>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	0112      	lsls	r2, r2, #4
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	440b      	add	r3, r1
 8002484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002488:	e00a      	b.n	80024a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4908      	ldr	r1, [pc, #32]	@ (80024b0 <__NVIC_SetPriority+0x50>)
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	3b04      	subs	r3, #4
 8002498:	0112      	lsls	r2, r2, #4
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	440b      	add	r3, r1
 800249e:	761a      	strb	r2, [r3, #24]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000e100 	.word	0xe000e100
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	@ 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f1c3 0307 	rsb	r3, r3, #7
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	bf28      	it	cs
 80024d2:	2304      	movcs	r3, #4
 80024d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3304      	adds	r3, #4
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d902      	bls.n	80024e4 <NVIC_EncodePriority+0x30>
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3b03      	subs	r3, #3
 80024e2:	e000      	b.n	80024e6 <NVIC_EncodePriority+0x32>
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e8:	f04f 32ff 	mov.w	r2, #4294967295
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	401a      	ands	r2, r3
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa01 f303 	lsl.w	r3, r1, r3
 8002506:	43d9      	mvns	r1, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	4313      	orrs	r3, r2
         );
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	@ 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
	...

0800251c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b01      	subs	r3, #1
 8002528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800252c:	d301      	bcc.n	8002532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800252e:	2301      	movs	r3, #1
 8002530:	e00f      	b.n	8002552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002532:	4a0a      	ldr	r2, [pc, #40]	@ (800255c <SysTick_Config+0x40>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3b01      	subs	r3, #1
 8002538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800253a:	210f      	movs	r1, #15
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	f7ff ff8e 	bl	8002460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002544:	4b05      	ldr	r3, [pc, #20]	@ (800255c <SysTick_Config+0x40>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800254a:	4b04      	ldr	r3, [pc, #16]	@ (800255c <SysTick_Config+0x40>)
 800254c:	2207      	movs	r2, #7
 800254e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	e000e010 	.word	0xe000e010

08002560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff ff29 	bl	80023c0 <__NVIC_SetPriorityGrouping>
}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	4603      	mov	r3, r0
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
 8002582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002588:	f7ff ff3e 	bl	8002408 <__NVIC_GetPriorityGrouping>
 800258c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	68b9      	ldr	r1, [r7, #8]
 8002592:	6978      	ldr	r0, [r7, #20]
 8002594:	f7ff ff8e 	bl	80024b4 <NVIC_EncodePriority>
 8002598:	4602      	mov	r2, r0
 800259a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff5d 	bl	8002460 <__NVIC_SetPriority>
}
 80025a6:	bf00      	nop
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff31 	bl	8002424 <__NVIC_EnableIRQ>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffa2 	bl	800251c <SysTick_Config>
 80025d8:	4603      	mov	r3, r0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e098      	b.n	8002728 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	461a      	mov	r2, r3
 80025fc:	4b4d      	ldr	r3, [pc, #308]	@ (8002734 <HAL_DMA_Init+0x150>)
 80025fe:	429a      	cmp	r2, r3
 8002600:	d80f      	bhi.n	8002622 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	461a      	mov	r2, r3
 8002608:	4b4b      	ldr	r3, [pc, #300]	@ (8002738 <HAL_DMA_Init+0x154>)
 800260a:	4413      	add	r3, r2
 800260c:	4a4b      	ldr	r2, [pc, #300]	@ (800273c <HAL_DMA_Init+0x158>)
 800260e:	fba2 2303 	umull	r2, r3, r2, r3
 8002612:	091b      	lsrs	r3, r3, #4
 8002614:	009a      	lsls	r2, r3, #2
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a48      	ldr	r2, [pc, #288]	@ (8002740 <HAL_DMA_Init+0x15c>)
 800261e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002620:	e00e      	b.n	8002640 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	461a      	mov	r2, r3
 8002628:	4b46      	ldr	r3, [pc, #280]	@ (8002744 <HAL_DMA_Init+0x160>)
 800262a:	4413      	add	r3, r2
 800262c:	4a43      	ldr	r2, [pc, #268]	@ (800273c <HAL_DMA_Init+0x158>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	091b      	lsrs	r3, r3, #4
 8002634:	009a      	lsls	r2, r3, #2
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a42      	ldr	r2, [pc, #264]	@ (8002748 <HAL_DMA_Init+0x164>)
 800263e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2202      	movs	r2, #2
 8002644:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800265a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002664:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002670:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800267c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6a1b      	ldr	r3, [r3, #32]
 8002682:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800269a:	d039      	beq.n	8002710 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	4a27      	ldr	r2, [pc, #156]	@ (8002740 <HAL_DMA_Init+0x15c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d11a      	bne.n	80026dc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80026a6:	4b29      	ldr	r3, [pc, #164]	@ (800274c <HAL_DMA_Init+0x168>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ae:	f003 031c 	and.w	r3, r3, #28
 80026b2:	210f      	movs	r1, #15
 80026b4:	fa01 f303 	lsl.w	r3, r1, r3
 80026b8:	43db      	mvns	r3, r3
 80026ba:	4924      	ldr	r1, [pc, #144]	@ (800274c <HAL_DMA_Init+0x168>)
 80026bc:	4013      	ands	r3, r2
 80026be:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80026c0:	4b22      	ldr	r3, [pc, #136]	@ (800274c <HAL_DMA_Init+0x168>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6859      	ldr	r1, [r3, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026cc:	f003 031c 	and.w	r3, r3, #28
 80026d0:	fa01 f303 	lsl.w	r3, r1, r3
 80026d4:	491d      	ldr	r1, [pc, #116]	@ (800274c <HAL_DMA_Init+0x168>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	600b      	str	r3, [r1, #0]
 80026da:	e019      	b.n	8002710 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80026dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002750 <HAL_DMA_Init+0x16c>)
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e4:	f003 031c 	and.w	r3, r3, #28
 80026e8:	210f      	movs	r1, #15
 80026ea:	fa01 f303 	lsl.w	r3, r1, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	4917      	ldr	r1, [pc, #92]	@ (8002750 <HAL_DMA_Init+0x16c>)
 80026f2:	4013      	ands	r3, r2
 80026f4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80026f6:	4b16      	ldr	r3, [pc, #88]	@ (8002750 <HAL_DMA_Init+0x16c>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6859      	ldr	r1, [r3, #4]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	f003 031c 	and.w	r3, r3, #28
 8002706:	fa01 f303 	lsl.w	r3, r1, r3
 800270a:	4911      	ldr	r1, [pc, #68]	@ (8002750 <HAL_DMA_Init+0x16c>)
 800270c:	4313      	orrs	r3, r2
 800270e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	40020407 	.word	0x40020407
 8002738:	bffdfff8 	.word	0xbffdfff8
 800273c:	cccccccd 	.word	0xcccccccd
 8002740:	40020000 	.word	0x40020000
 8002744:	bffdfbf8 	.word	0xbffdfbf8
 8002748:	40020400 	.word	0x40020400
 800274c:	400200a8 	.word	0x400200a8
 8002750:	400204a8 	.word	0x400204a8

08002754 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002770:	f003 031c 	and.w	r3, r3, #28
 8002774:	2204      	movs	r2, #4
 8002776:	409a      	lsls	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4013      	ands	r3, r2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d026      	beq.n	80027ce <HAL_DMA_IRQHandler+0x7a>
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	f003 0304 	and.w	r3, r3, #4
 8002786:	2b00      	cmp	r3, #0
 8002788:	d021      	beq.n	80027ce <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0320 	and.w	r3, r3, #32
 8002794:	2b00      	cmp	r3, #0
 8002796:	d107      	bne.n	80027a8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f022 0204 	bic.w	r2, r2, #4
 80027a6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ac:	f003 021c 	and.w	r2, r3, #28
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	2104      	movs	r1, #4
 80027b6:	fa01 f202 	lsl.w	r2, r1, r2
 80027ba:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d071      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80027cc:	e06c      	b.n	80028a8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d2:	f003 031c 	and.w	r3, r3, #28
 80027d6:	2202      	movs	r2, #2
 80027d8:	409a      	lsls	r2, r3
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	4013      	ands	r3, r2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d02e      	beq.n	8002840 <HAL_DMA_IRQHandler+0xec>
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d029      	beq.n	8002840 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d10b      	bne.n	8002812 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 020a 	bic.w	r2, r2, #10
 8002808:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	f003 021c 	and.w	r2, r3, #28
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	2102      	movs	r1, #2
 8002820:	fa01 f202 	lsl.w	r2, r1, r2
 8002824:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002832:	2b00      	cmp	r3, #0
 8002834:	d038      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800283e:	e033      	b.n	80028a8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002844:	f003 031c 	and.w	r3, r3, #28
 8002848:	2208      	movs	r2, #8
 800284a:	409a      	lsls	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4013      	ands	r3, r2
 8002850:	2b00      	cmp	r3, #0
 8002852:	d02a      	beq.n	80028aa <HAL_DMA_IRQHandler+0x156>
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b00      	cmp	r3, #0
 800285c:	d025      	beq.n	80028aa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 020e 	bic.w	r2, r2, #14
 800286c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002872:	f003 021c 	and.w	r2, r3, #28
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	2101      	movs	r1, #1
 800287c:	fa01 f202 	lsl.w	r2, r1, r2
 8002880:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800289c:	2b00      	cmp	r3, #0
 800289e:	d004      	beq.n	80028aa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80028a8:	bf00      	nop
 80028aa:	bf00      	nop
}
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
	...

080028b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b087      	sub	sp, #28
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028be:	2300      	movs	r3, #0
 80028c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028c2:	e17f      	b.n	8002bc4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	2101      	movs	r1, #1
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	fa01 f303 	lsl.w	r3, r1, r3
 80028d0:	4013      	ands	r3, r2
 80028d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f000 8171 	beq.w	8002bbe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 0303 	and.w	r3, r3, #3
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d005      	beq.n	80028f4 <HAL_GPIO_Init+0x40>
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	2b02      	cmp	r3, #2
 80028f2:	d130      	bne.n	8002956 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	2203      	movs	r2, #3
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	43db      	mvns	r3, r3
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	68da      	ldr	r2, [r3, #12]
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800292a:	2201      	movs	r2, #1
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43db      	mvns	r3, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4013      	ands	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	091b      	lsrs	r3, r3, #4
 8002940:	f003 0201 	and.w	r2, r3, #1
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	4313      	orrs	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f003 0303 	and.w	r3, r3, #3
 800295e:	2b03      	cmp	r3, #3
 8002960:	d118      	bne.n	8002994 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002966:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002968:	2201      	movs	r2, #1
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	43db      	mvns	r3, r3
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	4013      	ands	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	08db      	lsrs	r3, r3, #3
 800297e:	f003 0201 	and.w	r2, r3, #1
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	4313      	orrs	r3, r2
 800298c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	2b03      	cmp	r3, #3
 800299e:	d017      	beq.n	80029d0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	2203      	movs	r2, #3
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4013      	ands	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0303 	and.w	r3, r3, #3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d123      	bne.n	8002a24 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	08da      	lsrs	r2, r3, #3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3208      	adds	r2, #8
 80029e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	220f      	movs	r2, #15
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	43db      	mvns	r3, r3
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	4013      	ands	r3, r2
 80029fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	691a      	ldr	r2, [r3, #16]
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f003 0307 	and.w	r3, r3, #7
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	08da      	lsrs	r2, r3, #3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	3208      	adds	r2, #8
 8002a1e:	6939      	ldr	r1, [r7, #16]
 8002a20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	2203      	movs	r2, #3
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	43db      	mvns	r3, r3
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 0203 	and.w	r2, r3, #3
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80ac 	beq.w	8002bbe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a66:	4b5f      	ldr	r3, [pc, #380]	@ (8002be4 <HAL_GPIO_Init+0x330>)
 8002a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a6a:	4a5e      	ldr	r2, [pc, #376]	@ (8002be4 <HAL_GPIO_Init+0x330>)
 8002a6c:	f043 0301 	orr.w	r3, r3, #1
 8002a70:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a72:	4b5c      	ldr	r3, [pc, #368]	@ (8002be4 <HAL_GPIO_Init+0x330>)
 8002a74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a7e:	4a5a      	ldr	r2, [pc, #360]	@ (8002be8 <HAL_GPIO_Init+0x334>)
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	089b      	lsrs	r3, r3, #2
 8002a84:	3302      	adds	r3, #2
 8002a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	220f      	movs	r2, #15
 8002a96:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9a:	43db      	mvns	r3, r3
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002aa8:	d025      	beq.n	8002af6 <HAL_GPIO_Init+0x242>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a4f      	ldr	r2, [pc, #316]	@ (8002bec <HAL_GPIO_Init+0x338>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d01f      	beq.n	8002af2 <HAL_GPIO_Init+0x23e>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a4e      	ldr	r2, [pc, #312]	@ (8002bf0 <HAL_GPIO_Init+0x33c>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d019      	beq.n	8002aee <HAL_GPIO_Init+0x23a>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a4d      	ldr	r2, [pc, #308]	@ (8002bf4 <HAL_GPIO_Init+0x340>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d013      	beq.n	8002aea <HAL_GPIO_Init+0x236>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a4c      	ldr	r2, [pc, #304]	@ (8002bf8 <HAL_GPIO_Init+0x344>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00d      	beq.n	8002ae6 <HAL_GPIO_Init+0x232>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a4b      	ldr	r2, [pc, #300]	@ (8002bfc <HAL_GPIO_Init+0x348>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d007      	beq.n	8002ae2 <HAL_GPIO_Init+0x22e>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a4a      	ldr	r2, [pc, #296]	@ (8002c00 <HAL_GPIO_Init+0x34c>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d101      	bne.n	8002ade <HAL_GPIO_Init+0x22a>
 8002ada:	2306      	movs	r3, #6
 8002adc:	e00c      	b.n	8002af8 <HAL_GPIO_Init+0x244>
 8002ade:	2307      	movs	r3, #7
 8002ae0:	e00a      	b.n	8002af8 <HAL_GPIO_Init+0x244>
 8002ae2:	2305      	movs	r3, #5
 8002ae4:	e008      	b.n	8002af8 <HAL_GPIO_Init+0x244>
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	e006      	b.n	8002af8 <HAL_GPIO_Init+0x244>
 8002aea:	2303      	movs	r3, #3
 8002aec:	e004      	b.n	8002af8 <HAL_GPIO_Init+0x244>
 8002aee:	2302      	movs	r3, #2
 8002af0:	e002      	b.n	8002af8 <HAL_GPIO_Init+0x244>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_GPIO_Init+0x244>
 8002af6:	2300      	movs	r3, #0
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	f002 0203 	and.w	r2, r2, #3
 8002afe:	0092      	lsls	r2, r2, #2
 8002b00:	4093      	lsls	r3, r2
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b08:	4937      	ldr	r1, [pc, #220]	@ (8002be8 <HAL_GPIO_Init+0x334>)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	089b      	lsrs	r3, r3, #2
 8002b0e:	3302      	adds	r3, #2
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b16:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_GPIO_Init+0x350>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	43db      	mvns	r3, r3
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	4013      	ands	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b3a:	4a32      	ldr	r2, [pc, #200]	@ (8002c04 <HAL_GPIO_Init+0x350>)
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b40:	4b30      	ldr	r3, [pc, #192]	@ (8002c04 <HAL_GPIO_Init+0x350>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b64:	4a27      	ldr	r2, [pc, #156]	@ (8002c04 <HAL_GPIO_Init+0x350>)
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b6a:	4b26      	ldr	r3, [pc, #152]	@ (8002c04 <HAL_GPIO_Init+0x350>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	43db      	mvns	r3, r3
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4013      	ands	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8002c04 <HAL_GPIO_Init+0x350>)
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b94:	4b1b      	ldr	r3, [pc, #108]	@ (8002c04 <HAL_GPIO_Init+0x350>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d003      	beq.n	8002bb8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bb8:	4a12      	ldr	r2, [pc, #72]	@ (8002c04 <HAL_GPIO_Init+0x350>)
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	fa22 f303 	lsr.w	r3, r2, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f47f ae78 	bne.w	80028c4 <HAL_GPIO_Init+0x10>
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	371c      	adds	r7, #28
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000
 8002be8:	40010000 	.word	0x40010000
 8002bec:	48000400 	.word	0x48000400
 8002bf0:	48000800 	.word	0x48000800
 8002bf4:	48000c00 	.word	0x48000c00
 8002bf8:	48001000 	.word	0x48001000
 8002bfc:	48001400 	.word	0x48001400
 8002c00:	48001800 	.word	0x48001800
 8002c04:	40010400 	.word	0x40010400

08002c08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	691a      	ldr	r2, [r3, #16]
 8002c18:	887b      	ldrh	r3, [r7, #2]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d002      	beq.n	8002c26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c20:	2301      	movs	r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
 8002c24:	e001      	b.n	8002c2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c26:	2300      	movs	r3, #0
 8002c28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	807b      	strh	r3, [r7, #2]
 8002c44:	4613      	mov	r3, r2
 8002c46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c48:	787b      	ldrb	r3, [r7, #1]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c4e:	887a      	ldrh	r2, [r7, #2]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c54:	e002      	b.n	8002c5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c56:	887a      	ldrh	r2, [r7, #2]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	4603      	mov	r3, r0
 8002c70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c72:	4b08      	ldr	r3, [pc, #32]	@ (8002c94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c74:	695a      	ldr	r2, [r3, #20]
 8002c76:	88fb      	ldrh	r3, [r7, #6]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d006      	beq.n	8002c8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c7e:	4a05      	ldr	r2, [pc, #20]	@ (8002c94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c80:	88fb      	ldrh	r3, [r7, #6]
 8002c82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c84:	88fb      	ldrh	r3, [r7, #6]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7fe f980 	bl	8000f8c <HAL_GPIO_EXTI_Callback>
  }
}
 8002c8c:	bf00      	nop
 8002c8e:	3708      	adds	r7, #8
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	40010400 	.word	0x40010400

08002c98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d101      	bne.n	8002caa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e08d      	b.n	8002dc6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d106      	bne.n	8002cc4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7fe fee0 	bl	8001a84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2224      	movs	r2, #36	@ 0x24
 8002cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0201 	bic.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685a      	ldr	r2, [r3, #4]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002ce8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cf8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d107      	bne.n	8002d12 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689a      	ldr	r2, [r3, #8]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	e006      	b.n	8002d20 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	689a      	ldr	r2, [r3, #8]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002d1e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d108      	bne.n	8002d3a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d36:	605a      	str	r2, [r3, #4]
 8002d38:	e007      	b.n	8002d4a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d48:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	6812      	ldr	r2, [r2, #0]
 8002d54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d5c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d6c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	691a      	ldr	r2, [r3, #16]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69d9      	ldr	r1, [r3, #28]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a1a      	ldr	r2, [r3, #32]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f042 0201 	orr.w	r2, r2, #1
 8002da6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2220      	movs	r2, #32
 8002db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3708      	adds	r7, #8
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
 8002dd6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d138      	bne.n	8002e56 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d101      	bne.n	8002df2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002dee:	2302      	movs	r3, #2
 8002df0:	e032      	b.n	8002e58 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2224      	movs	r2, #36	@ 0x24
 8002dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f022 0201 	bic.w	r2, r2, #1
 8002e10:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e20:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	6819      	ldr	r1, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	683a      	ldr	r2, [r7, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f042 0201 	orr.w	r2, r2, #1
 8002e40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2220      	movs	r2, #32
 8002e46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e52:	2300      	movs	r3, #0
 8002e54:	e000      	b.n	8002e58 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e56:	2302      	movs	r3, #2
  }
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b20      	cmp	r3, #32
 8002e78:	d139      	bne.n	8002eee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d101      	bne.n	8002e88 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002e84:	2302      	movs	r3, #2
 8002e86:	e033      	b.n	8002ef0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2224      	movs	r2, #36	@ 0x24
 8002e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002eb6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f042 0201 	orr.w	r2, r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2220      	movs	r2, #32
 8002ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002eea:	2300      	movs	r3, #0
 8002eec:	e000      	b.n	8002ef0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002eee:	2302      	movs	r3, #2
  }
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3714      	adds	r7, #20
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f00:	4b04      	ldr	r3, [pc, #16]	@ (8002f14 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	40007000 	.word	0x40007000

08002f18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f26:	d130      	bne.n	8002f8a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f28:	4b23      	ldr	r3, [pc, #140]	@ (8002fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f34:	d038      	beq.n	8002fa8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f36:	4b20      	ldr	r3, [pc, #128]	@ (8002fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f3e:	4a1e      	ldr	r2, [pc, #120]	@ (8002fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f44:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f46:	4b1d      	ldr	r3, [pc, #116]	@ (8002fbc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2232      	movs	r2, #50	@ 0x32
 8002f4c:	fb02 f303 	mul.w	r3, r2, r3
 8002f50:	4a1b      	ldr	r2, [pc, #108]	@ (8002fc0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002f52:	fba2 2303 	umull	r2, r3, r2, r3
 8002f56:	0c9b      	lsrs	r3, r3, #18
 8002f58:	3301      	adds	r3, #1
 8002f5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f5c:	e002      	b.n	8002f64 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	3b01      	subs	r3, #1
 8002f62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f64:	4b14      	ldr	r3, [pc, #80]	@ (8002fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f66:	695b      	ldr	r3, [r3, #20]
 8002f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f70:	d102      	bne.n	8002f78 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1f2      	bne.n	8002f5e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f78:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f7a:	695b      	ldr	r3, [r3, #20]
 8002f7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f84:	d110      	bne.n	8002fa8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e00f      	b.n	8002faa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f96:	d007      	beq.n	8002fa8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f98:	4b07      	ldr	r3, [pc, #28]	@ (8002fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fa0:	4a05      	ldr	r2, [pc, #20]	@ (8002fb8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fa2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fa6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3714      	adds	r7, #20
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	40007000 	.word	0x40007000
 8002fbc:	20000000 	.word	0x20000000
 8002fc0:	431bde83 	.word	0x431bde83

08002fc4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b088      	sub	sp, #32
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e3ca      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fd6:	4b97      	ldr	r3, [pc, #604]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 030c 	and.w	r3, r3, #12
 8002fde:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fe0:	4b94      	ldr	r3, [pc, #592]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0310 	and.w	r3, r3, #16
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f000 80e4 	beq.w	80031c0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d007      	beq.n	800300e <HAL_RCC_OscConfig+0x4a>
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	2b0c      	cmp	r3, #12
 8003002:	f040 808b 	bne.w	800311c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	2b01      	cmp	r3, #1
 800300a:	f040 8087 	bne.w	800311c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800300e:	4b89      	ldr	r3, [pc, #548]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d005      	beq.n	8003026 <HAL_RCC_OscConfig+0x62>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e3a2      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1a      	ldr	r2, [r3, #32]
 800302a:	4b82      	ldr	r3, [pc, #520]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0308 	and.w	r3, r3, #8
 8003032:	2b00      	cmp	r3, #0
 8003034:	d004      	beq.n	8003040 <HAL_RCC_OscConfig+0x7c>
 8003036:	4b7f      	ldr	r3, [pc, #508]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800303e:	e005      	b.n	800304c <HAL_RCC_OscConfig+0x88>
 8003040:	4b7c      	ldr	r3, [pc, #496]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003046:	091b      	lsrs	r3, r3, #4
 8003048:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800304c:	4293      	cmp	r3, r2
 800304e:	d223      	bcs.n	8003098 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a1b      	ldr	r3, [r3, #32]
 8003054:	4618      	mov	r0, r3
 8003056:	f000 fd55 	bl	8003b04 <RCC_SetFlashLatencyFromMSIRange>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d001      	beq.n	8003064 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e383      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003064:	4b73      	ldr	r3, [pc, #460]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a72      	ldr	r2, [pc, #456]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800306a:	f043 0308 	orr.w	r3, r3, #8
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	4b70      	ldr	r3, [pc, #448]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a1b      	ldr	r3, [r3, #32]
 800307c:	496d      	ldr	r1, [pc, #436]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800307e:	4313      	orrs	r3, r2
 8003080:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003082:	4b6c      	ldr	r3, [pc, #432]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	021b      	lsls	r3, r3, #8
 8003090:	4968      	ldr	r1, [pc, #416]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003092:	4313      	orrs	r3, r2
 8003094:	604b      	str	r3, [r1, #4]
 8003096:	e025      	b.n	80030e4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003098:	4b66      	ldr	r3, [pc, #408]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a65      	ldr	r2, [pc, #404]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800309e:	f043 0308 	orr.w	r3, r3, #8
 80030a2:	6013      	str	r3, [r2, #0]
 80030a4:	4b63      	ldr	r3, [pc, #396]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a1b      	ldr	r3, [r3, #32]
 80030b0:	4960      	ldr	r1, [pc, #384]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	69db      	ldr	r3, [r3, #28]
 80030c2:	021b      	lsls	r3, r3, #8
 80030c4:	495b      	ldr	r1, [pc, #364]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d109      	bne.n	80030e4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 fd15 	bl	8003b04 <RCC_SetFlashLatencyFromMSIRange>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e343      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030e4:	f000 fc4a 	bl	800397c <HAL_RCC_GetSysClockFreq>
 80030e8:	4602      	mov	r2, r0
 80030ea:	4b52      	ldr	r3, [pc, #328]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	091b      	lsrs	r3, r3, #4
 80030f0:	f003 030f 	and.w	r3, r3, #15
 80030f4:	4950      	ldr	r1, [pc, #320]	@ (8003238 <HAL_RCC_OscConfig+0x274>)
 80030f6:	5ccb      	ldrb	r3, [r1, r3]
 80030f8:	f003 031f 	and.w	r3, r3, #31
 80030fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003100:	4a4e      	ldr	r2, [pc, #312]	@ (800323c <HAL_RCC_OscConfig+0x278>)
 8003102:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003104:	4b4e      	ldr	r3, [pc, #312]	@ (8003240 <HAL_RCC_OscConfig+0x27c>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f7ff f8d9 	bl	80022c0 <HAL_InitTick>
 800310e:	4603      	mov	r3, r0
 8003110:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003112:	7bfb      	ldrb	r3, [r7, #15]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d052      	beq.n	80031be <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	e327      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d032      	beq.n	800318a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003124:	4b43      	ldr	r3, [pc, #268]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a42      	ldr	r2, [pc, #264]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800312a:	f043 0301 	orr.w	r3, r3, #1
 800312e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003130:	f7ff f916 	bl	8002360 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003138:	f7ff f912 	bl	8002360 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e310      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800314a:	4b3a      	ldr	r3, [pc, #232]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d0f0      	beq.n	8003138 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003156:	4b37      	ldr	r3, [pc, #220]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a36      	ldr	r2, [pc, #216]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800315c:	f043 0308 	orr.w	r3, r3, #8
 8003160:	6013      	str	r3, [r2, #0]
 8003162:	4b34      	ldr	r3, [pc, #208]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	4931      	ldr	r1, [pc, #196]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003170:	4313      	orrs	r3, r2
 8003172:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003174:	4b2f      	ldr	r3, [pc, #188]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	021b      	lsls	r3, r3, #8
 8003182:	492c      	ldr	r1, [pc, #176]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003184:	4313      	orrs	r3, r2
 8003186:	604b      	str	r3, [r1, #4]
 8003188:	e01a      	b.n	80031c0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800318a:	4b2a      	ldr	r3, [pc, #168]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a29      	ldr	r2, [pc, #164]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003190:	f023 0301 	bic.w	r3, r3, #1
 8003194:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003196:	f7ff f8e3 	bl	8002360 <HAL_GetTick>
 800319a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800319c:	e008      	b.n	80031b0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800319e:	f7ff f8df 	bl	8002360 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d901      	bls.n	80031b0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e2dd      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031b0:	4b20      	ldr	r3, [pc, #128]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1f0      	bne.n	800319e <HAL_RCC_OscConfig+0x1da>
 80031bc:	e000      	b.n	80031c0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031be:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0301 	and.w	r3, r3, #1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d074      	beq.n	80032b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	2b08      	cmp	r3, #8
 80031d0:	d005      	beq.n	80031de <HAL_RCC_OscConfig+0x21a>
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	2b0c      	cmp	r3, #12
 80031d6:	d10e      	bne.n	80031f6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d10b      	bne.n	80031f6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031de:	4b15      	ldr	r3, [pc, #84]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d064      	beq.n	80032b4 <HAL_RCC_OscConfig+0x2f0>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d160      	bne.n	80032b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e2ba      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031fe:	d106      	bne.n	800320e <HAL_RCC_OscConfig+0x24a>
 8003200:	4b0c      	ldr	r3, [pc, #48]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a0b      	ldr	r2, [pc, #44]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003206:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800320a:	6013      	str	r3, [r2, #0]
 800320c:	e026      	b.n	800325c <HAL_RCC_OscConfig+0x298>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003216:	d115      	bne.n	8003244 <HAL_RCC_OscConfig+0x280>
 8003218:	4b06      	ldr	r3, [pc, #24]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a05      	ldr	r2, [pc, #20]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800321e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003222:	6013      	str	r3, [r2, #0]
 8003224:	4b03      	ldr	r3, [pc, #12]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a02      	ldr	r2, [pc, #8]	@ (8003234 <HAL_RCC_OscConfig+0x270>)
 800322a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800322e:	6013      	str	r3, [r2, #0]
 8003230:	e014      	b.n	800325c <HAL_RCC_OscConfig+0x298>
 8003232:	bf00      	nop
 8003234:	40021000 	.word	0x40021000
 8003238:	0800bbcc 	.word	0x0800bbcc
 800323c:	20000000 	.word	0x20000000
 8003240:	20000004 	.word	0x20000004
 8003244:	4ba0      	ldr	r3, [pc, #640]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a9f      	ldr	r2, [pc, #636]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800324a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800324e:	6013      	str	r3, [r2, #0]
 8003250:	4b9d      	ldr	r3, [pc, #628]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a9c      	ldr	r2, [pc, #624]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003256:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800325a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d013      	beq.n	800328c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003264:	f7ff f87c 	bl	8002360 <HAL_GetTick>
 8003268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800326a:	e008      	b.n	800327e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800326c:	f7ff f878 	bl	8002360 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b64      	cmp	r3, #100	@ 0x64
 8003278:	d901      	bls.n	800327e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e276      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800327e:	4b92      	ldr	r3, [pc, #584]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d0f0      	beq.n	800326c <HAL_RCC_OscConfig+0x2a8>
 800328a:	e014      	b.n	80032b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328c:	f7ff f868 	bl	8002360 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003292:	e008      	b.n	80032a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003294:	f7ff f864 	bl	8002360 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b64      	cmp	r3, #100	@ 0x64
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e262      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032a6:	4b88      	ldr	r3, [pc, #544]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d1f0      	bne.n	8003294 <HAL_RCC_OscConfig+0x2d0>
 80032b2:	e000      	b.n	80032b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d060      	beq.n	8003384 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	2b04      	cmp	r3, #4
 80032c6:	d005      	beq.n	80032d4 <HAL_RCC_OscConfig+0x310>
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	2b0c      	cmp	r3, #12
 80032cc:	d119      	bne.n	8003302 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d116      	bne.n	8003302 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032d4:	4b7c      	ldr	r3, [pc, #496]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d005      	beq.n	80032ec <HAL_RCC_OscConfig+0x328>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d101      	bne.n	80032ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e23f      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ec:	4b76      	ldr	r3, [pc, #472]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	061b      	lsls	r3, r3, #24
 80032fa:	4973      	ldr	r1, [pc, #460]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003300:	e040      	b.n	8003384 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d023      	beq.n	8003352 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800330a:	4b6f      	ldr	r3, [pc, #444]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a6e      	ldr	r2, [pc, #440]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003314:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003316:	f7ff f823 	bl	8002360 <HAL_GetTick>
 800331a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800331c:	e008      	b.n	8003330 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800331e:	f7ff f81f 	bl	8002360 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	2b02      	cmp	r3, #2
 800332a:	d901      	bls.n	8003330 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e21d      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003330:	4b65      	ldr	r3, [pc, #404]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0f0      	beq.n	800331e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333c:	4b62      	ldr	r3, [pc, #392]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	061b      	lsls	r3, r3, #24
 800334a:	495f      	ldr	r1, [pc, #380]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800334c:	4313      	orrs	r3, r2
 800334e:	604b      	str	r3, [r1, #4]
 8003350:	e018      	b.n	8003384 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003352:	4b5d      	ldr	r3, [pc, #372]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a5c      	ldr	r2, [pc, #368]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800335c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335e:	f7fe ffff 	bl	8002360 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003366:	f7fe fffb 	bl	8002360 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e1f9      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003378:	4b53      	ldr	r3, [pc, #332]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f0      	bne.n	8003366 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0308 	and.w	r3, r3, #8
 800338c:	2b00      	cmp	r3, #0
 800338e:	d03c      	beq.n	800340a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d01c      	beq.n	80033d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003398:	4b4b      	ldr	r3, [pc, #300]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800339a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800339e:	4a4a      	ldr	r2, [pc, #296]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80033a0:	f043 0301 	orr.w	r3, r3, #1
 80033a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a8:	f7fe ffda 	bl	8002360 <HAL_GetTick>
 80033ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033ae:	e008      	b.n	80033c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b0:	f7fe ffd6 	bl	8002360 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e1d4      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033c2:	4b41      	ldr	r3, [pc, #260]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80033c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0ef      	beq.n	80033b0 <HAL_RCC_OscConfig+0x3ec>
 80033d0:	e01b      	b.n	800340a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033d2:	4b3d      	ldr	r3, [pc, #244]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80033d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033d8:	4a3b      	ldr	r2, [pc, #236]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80033da:	f023 0301 	bic.w	r3, r3, #1
 80033de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e2:	f7fe ffbd 	bl	8002360 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033ea:	f7fe ffb9 	bl	8002360 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e1b7      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033fc:	4b32      	ldr	r3, [pc, #200]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80033fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1ef      	bne.n	80033ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0304 	and.w	r3, r3, #4
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 80a6 	beq.w	8003564 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003418:	2300      	movs	r3, #0
 800341a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800341c:	4b2a      	ldr	r3, [pc, #168]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800341e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10d      	bne.n	8003444 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003428:	4b27      	ldr	r3, [pc, #156]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800342a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800342c:	4a26      	ldr	r2, [pc, #152]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800342e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003432:	6593      	str	r3, [r2, #88]	@ 0x58
 8003434:	4b24      	ldr	r3, [pc, #144]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003438:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800343c:	60bb      	str	r3, [r7, #8]
 800343e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003440:	2301      	movs	r3, #1
 8003442:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003444:	4b21      	ldr	r3, [pc, #132]	@ (80034cc <HAL_RCC_OscConfig+0x508>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800344c:	2b00      	cmp	r3, #0
 800344e:	d118      	bne.n	8003482 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003450:	4b1e      	ldr	r3, [pc, #120]	@ (80034cc <HAL_RCC_OscConfig+0x508>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a1d      	ldr	r2, [pc, #116]	@ (80034cc <HAL_RCC_OscConfig+0x508>)
 8003456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800345a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800345c:	f7fe ff80 	bl	8002360 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003464:	f7fe ff7c 	bl	8002360 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e17a      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003476:	4b15      	ldr	r3, [pc, #84]	@ (80034cc <HAL_RCC_OscConfig+0x508>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d108      	bne.n	800349c <HAL_RCC_OscConfig+0x4d8>
 800348a:	4b0f      	ldr	r3, [pc, #60]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 800348c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003490:	4a0d      	ldr	r2, [pc, #52]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 8003492:	f043 0301 	orr.w	r3, r3, #1
 8003496:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800349a:	e029      	b.n	80034f0 <HAL_RCC_OscConfig+0x52c>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	2b05      	cmp	r3, #5
 80034a2:	d115      	bne.n	80034d0 <HAL_RCC_OscConfig+0x50c>
 80034a4:	4b08      	ldr	r3, [pc, #32]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80034a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034aa:	4a07      	ldr	r2, [pc, #28]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80034ac:	f043 0304 	orr.w	r3, r3, #4
 80034b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034b4:	4b04      	ldr	r3, [pc, #16]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80034b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ba:	4a03      	ldr	r2, [pc, #12]	@ (80034c8 <HAL_RCC_OscConfig+0x504>)
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034c4:	e014      	b.n	80034f0 <HAL_RCC_OscConfig+0x52c>
 80034c6:	bf00      	nop
 80034c8:	40021000 	.word	0x40021000
 80034cc:	40007000 	.word	0x40007000
 80034d0:	4b9c      	ldr	r3, [pc, #624]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80034d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d6:	4a9b      	ldr	r2, [pc, #620]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80034d8:	f023 0301 	bic.w	r3, r3, #1
 80034dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034e0:	4b98      	ldr	r3, [pc, #608]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80034e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e6:	4a97      	ldr	r2, [pc, #604]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80034e8:	f023 0304 	bic.w	r3, r3, #4
 80034ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d016      	beq.n	8003526 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f8:	f7fe ff32 	bl	8002360 <HAL_GetTick>
 80034fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034fe:	e00a      	b.n	8003516 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003500:	f7fe ff2e 	bl	8002360 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800350e:	4293      	cmp	r3, r2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e12a      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003516:	4b8b      	ldr	r3, [pc, #556]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0ed      	beq.n	8003500 <HAL_RCC_OscConfig+0x53c>
 8003524:	e015      	b.n	8003552 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003526:	f7fe ff1b 	bl	8002360 <HAL_GetTick>
 800352a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800352c:	e00a      	b.n	8003544 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800352e:	f7fe ff17 	bl	8002360 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	f241 3288 	movw	r2, #5000	@ 0x1388
 800353c:	4293      	cmp	r3, r2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e113      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003544:	4b7f      	ldr	r3, [pc, #508]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ed      	bne.n	800352e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003552:	7ffb      	ldrb	r3, [r7, #31]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d105      	bne.n	8003564 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003558:	4b7a      	ldr	r3, [pc, #488]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 800355a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355c:	4a79      	ldr	r2, [pc, #484]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 800355e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003562:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 80fe 	beq.w	800376a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003572:	2b02      	cmp	r3, #2
 8003574:	f040 80d0 	bne.w	8003718 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003578:	4b72      	ldr	r3, [pc, #456]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f003 0203 	and.w	r2, r3, #3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003588:	429a      	cmp	r2, r3
 800358a:	d130      	bne.n	80035ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003596:	3b01      	subs	r3, #1
 8003598:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800359a:	429a      	cmp	r2, r3
 800359c:	d127      	bne.n	80035ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035a8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d11f      	bne.n	80035ee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035b8:	2a07      	cmp	r2, #7
 80035ba:	bf14      	ite	ne
 80035bc:	2201      	movne	r2, #1
 80035be:	2200      	moveq	r2, #0
 80035c0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d113      	bne.n	80035ee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d0:	085b      	lsrs	r3, r3, #1
 80035d2:	3b01      	subs	r3, #1
 80035d4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d109      	bne.n	80035ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e4:	085b      	lsrs	r3, r3, #1
 80035e6:	3b01      	subs	r3, #1
 80035e8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d06e      	beq.n	80036cc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035ee:	69bb      	ldr	r3, [r7, #24]
 80035f0:	2b0c      	cmp	r3, #12
 80035f2:	d069      	beq.n	80036c8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80035f4:	4b53      	ldr	r3, [pc, #332]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d105      	bne.n	800360c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003600:	4b50      	ldr	r3, [pc, #320]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e0ad      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003610:	4b4c      	ldr	r3, [pc, #304]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a4b      	ldr	r2, [pc, #300]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003616:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800361a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800361c:	f7fe fea0 	bl	8002360 <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003624:	f7fe fe9c 	bl	8002360 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e09a      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003636:	4b43      	ldr	r3, [pc, #268]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1f0      	bne.n	8003624 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003642:	4b40      	ldr	r3, [pc, #256]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003644:	68da      	ldr	r2, [r3, #12]
 8003646:	4b40      	ldr	r3, [pc, #256]	@ (8003748 <HAL_RCC_OscConfig+0x784>)
 8003648:	4013      	ands	r3, r2
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003652:	3a01      	subs	r2, #1
 8003654:	0112      	lsls	r2, r2, #4
 8003656:	4311      	orrs	r1, r2
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800365c:	0212      	lsls	r2, r2, #8
 800365e:	4311      	orrs	r1, r2
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003664:	0852      	lsrs	r2, r2, #1
 8003666:	3a01      	subs	r2, #1
 8003668:	0552      	lsls	r2, r2, #21
 800366a:	4311      	orrs	r1, r2
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003670:	0852      	lsrs	r2, r2, #1
 8003672:	3a01      	subs	r2, #1
 8003674:	0652      	lsls	r2, r2, #25
 8003676:	4311      	orrs	r1, r2
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800367c:	0912      	lsrs	r2, r2, #4
 800367e:	0452      	lsls	r2, r2, #17
 8003680:	430a      	orrs	r2, r1
 8003682:	4930      	ldr	r1, [pc, #192]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003684:	4313      	orrs	r3, r2
 8003686:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003688:	4b2e      	ldr	r3, [pc, #184]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a2d      	ldr	r2, [pc, #180]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 800368e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003692:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003694:	4b2b      	ldr	r3, [pc, #172]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	4a2a      	ldr	r2, [pc, #168]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 800369a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800369e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036a0:	f7fe fe5e 	bl	8002360 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a8:	f7fe fe5a 	bl	8002360 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e058      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ba:	4b22      	ldr	r3, [pc, #136]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d0f0      	beq.n	80036a8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036c6:	e050      	b.n	800376a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e04f      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d148      	bne.n	800376a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a19      	ldr	r2, [pc, #100]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80036de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036e4:	4b17      	ldr	r3, [pc, #92]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	4a16      	ldr	r2, [pc, #88]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 80036ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80036f0:	f7fe fe36 	bl	8002360 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f8:	f7fe fe32 	bl	8002360 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e030      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800370a:	4b0e      	ldr	r3, [pc, #56]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x734>
 8003716:	e028      	b.n	800376a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	2b0c      	cmp	r3, #12
 800371c:	d023      	beq.n	8003766 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800371e:	4b09      	ldr	r3, [pc, #36]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a08      	ldr	r2, [pc, #32]	@ (8003744 <HAL_RCC_OscConfig+0x780>)
 8003724:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372a:	f7fe fe19 	bl	8002360 <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003730:	e00c      	b.n	800374c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003732:	f7fe fe15 	bl	8002360 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d905      	bls.n	800374c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e013      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
 8003744:	40021000 	.word	0x40021000
 8003748:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800374c:	4b09      	ldr	r3, [pc, #36]	@ (8003774 <HAL_RCC_OscConfig+0x7b0>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1ec      	bne.n	8003732 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003758:	4b06      	ldr	r3, [pc, #24]	@ (8003774 <HAL_RCC_OscConfig+0x7b0>)
 800375a:	68da      	ldr	r2, [r3, #12]
 800375c:	4905      	ldr	r1, [pc, #20]	@ (8003774 <HAL_RCC_OscConfig+0x7b0>)
 800375e:	4b06      	ldr	r3, [pc, #24]	@ (8003778 <HAL_RCC_OscConfig+0x7b4>)
 8003760:	4013      	ands	r3, r2
 8003762:	60cb      	str	r3, [r1, #12]
 8003764:	e001      	b.n	800376a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	4618      	mov	r0, r3
 800376e:	3720      	adds	r7, #32
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	40021000 	.word	0x40021000
 8003778:	feeefffc 	.word	0xfeeefffc

0800377c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d101      	bne.n	8003790 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e0e7      	b.n	8003960 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003790:	4b75      	ldr	r3, [pc, #468]	@ (8003968 <HAL_RCC_ClockConfig+0x1ec>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	683a      	ldr	r2, [r7, #0]
 800379a:	429a      	cmp	r2, r3
 800379c:	d910      	bls.n	80037c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800379e:	4b72      	ldr	r3, [pc, #456]	@ (8003968 <HAL_RCC_ClockConfig+0x1ec>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 0207 	bic.w	r2, r3, #7
 80037a6:	4970      	ldr	r1, [pc, #448]	@ (8003968 <HAL_RCC_ClockConfig+0x1ec>)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ae:	4b6e      	ldr	r3, [pc, #440]	@ (8003968 <HAL_RCC_ClockConfig+0x1ec>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d001      	beq.n	80037c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e0cf      	b.n	8003960 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d010      	beq.n	80037ee <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	4b66      	ldr	r3, [pc, #408]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037d8:	429a      	cmp	r2, r3
 80037da:	d908      	bls.n	80037ee <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037dc:	4b63      	ldr	r3, [pc, #396]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	4960      	ldr	r1, [pc, #384]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 80037ea:	4313      	orrs	r3, r2
 80037ec:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0301 	and.w	r3, r3, #1
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d04c      	beq.n	8003894 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d107      	bne.n	8003812 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003802:	4b5a      	ldr	r3, [pc, #360]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d121      	bne.n	8003852 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e0a6      	b.n	8003960 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d107      	bne.n	800382a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800381a:	4b54      	ldr	r3, [pc, #336]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d115      	bne.n	8003852 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e09a      	b.n	8003960 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d107      	bne.n	8003842 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003832:	4b4e      	ldr	r3, [pc, #312]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d109      	bne.n	8003852 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e08e      	b.n	8003960 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003842:	4b4a      	ldr	r3, [pc, #296]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e086      	b.n	8003960 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003852:	4b46      	ldr	r3, [pc, #280]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f023 0203 	bic.w	r2, r3, #3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	4943      	ldr	r1, [pc, #268]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 8003860:	4313      	orrs	r3, r2
 8003862:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003864:	f7fe fd7c 	bl	8002360 <HAL_GetTick>
 8003868:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800386a:	e00a      	b.n	8003882 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800386c:	f7fe fd78 	bl	8002360 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800387a:	4293      	cmp	r3, r2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e06e      	b.n	8003960 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003882:	4b3a      	ldr	r3, [pc, #232]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f003 020c 	and.w	r2, r3, #12
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	429a      	cmp	r2, r3
 8003892:	d1eb      	bne.n	800386c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d010      	beq.n	80038c2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	4b31      	ldr	r3, [pc, #196]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d208      	bcs.n	80038c2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b0:	4b2e      	ldr	r3, [pc, #184]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	492b      	ldr	r1, [pc, #172]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038c2:	4b29      	ldr	r3, [pc, #164]	@ (8003968 <HAL_RCC_ClockConfig+0x1ec>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0307 	and.w	r3, r3, #7
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d210      	bcs.n	80038f2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038d0:	4b25      	ldr	r3, [pc, #148]	@ (8003968 <HAL_RCC_ClockConfig+0x1ec>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f023 0207 	bic.w	r2, r3, #7
 80038d8:	4923      	ldr	r1, [pc, #140]	@ (8003968 <HAL_RCC_ClockConfig+0x1ec>)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	4313      	orrs	r3, r2
 80038de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e0:	4b21      	ldr	r3, [pc, #132]	@ (8003968 <HAL_RCC_ClockConfig+0x1ec>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0307 	and.w	r3, r3, #7
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d001      	beq.n	80038f2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e036      	b.n	8003960 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0304 	and.w	r3, r3, #4
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d008      	beq.n	8003910 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038fe:	4b1b      	ldr	r3, [pc, #108]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	4918      	ldr	r1, [pc, #96]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 800390c:	4313      	orrs	r3, r2
 800390e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0308 	and.w	r3, r3, #8
 8003918:	2b00      	cmp	r3, #0
 800391a:	d009      	beq.n	8003930 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800391c:	4b13      	ldr	r3, [pc, #76]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	00db      	lsls	r3, r3, #3
 800392a:	4910      	ldr	r1, [pc, #64]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 800392c:	4313      	orrs	r3, r2
 800392e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003930:	f000 f824 	bl	800397c <HAL_RCC_GetSysClockFreq>
 8003934:	4602      	mov	r2, r0
 8003936:	4b0d      	ldr	r3, [pc, #52]	@ (800396c <HAL_RCC_ClockConfig+0x1f0>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	091b      	lsrs	r3, r3, #4
 800393c:	f003 030f 	and.w	r3, r3, #15
 8003940:	490b      	ldr	r1, [pc, #44]	@ (8003970 <HAL_RCC_ClockConfig+0x1f4>)
 8003942:	5ccb      	ldrb	r3, [r1, r3]
 8003944:	f003 031f 	and.w	r3, r3, #31
 8003948:	fa22 f303 	lsr.w	r3, r2, r3
 800394c:	4a09      	ldr	r2, [pc, #36]	@ (8003974 <HAL_RCC_ClockConfig+0x1f8>)
 800394e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003950:	4b09      	ldr	r3, [pc, #36]	@ (8003978 <HAL_RCC_ClockConfig+0x1fc>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4618      	mov	r0, r3
 8003956:	f7fe fcb3 	bl	80022c0 <HAL_InitTick>
 800395a:	4603      	mov	r3, r0
 800395c:	72fb      	strb	r3, [r7, #11]

  return status;
 800395e:	7afb      	ldrb	r3, [r7, #11]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	40022000 	.word	0x40022000
 800396c:	40021000 	.word	0x40021000
 8003970:	0800bbcc 	.word	0x0800bbcc
 8003974:	20000000 	.word	0x20000000
 8003978:	20000004 	.word	0x20000004

0800397c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800397c:	b480      	push	{r7}
 800397e:	b089      	sub	sp, #36	@ 0x24
 8003980:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003982:	2300      	movs	r3, #0
 8003984:	61fb      	str	r3, [r7, #28]
 8003986:	2300      	movs	r3, #0
 8003988:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800398a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003994:	4b3b      	ldr	r3, [pc, #236]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	f003 0303 	and.w	r3, r3, #3
 800399c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <HAL_RCC_GetSysClockFreq+0x34>
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	2b0c      	cmp	r3, #12
 80039a8:	d121      	bne.n	80039ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d11e      	bne.n	80039ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039b0:	4b34      	ldr	r3, [pc, #208]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0308 	and.w	r3, r3, #8
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d107      	bne.n	80039cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80039bc:	4b31      	ldr	r3, [pc, #196]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 80039be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039c2:	0a1b      	lsrs	r3, r3, #8
 80039c4:	f003 030f 	and.w	r3, r3, #15
 80039c8:	61fb      	str	r3, [r7, #28]
 80039ca:	e005      	b.n	80039d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80039cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	091b      	lsrs	r3, r3, #4
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80039d8:	4a2b      	ldr	r2, [pc, #172]	@ (8003a88 <HAL_RCC_GetSysClockFreq+0x10c>)
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10d      	bne.n	8003a04 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039ec:	e00a      	b.n	8003a04 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	2b04      	cmp	r3, #4
 80039f2:	d102      	bne.n	80039fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80039f4:	4b25      	ldr	r3, [pc, #148]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x110>)
 80039f6:	61bb      	str	r3, [r7, #24]
 80039f8:	e004      	b.n	8003a04 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	2b08      	cmp	r3, #8
 80039fe:	d101      	bne.n	8003a04 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a00:	4b23      	ldr	r3, [pc, #140]	@ (8003a90 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a02:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	2b0c      	cmp	r3, #12
 8003a08:	d134      	bne.n	8003a74 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	2b02      	cmp	r3, #2
 8003a18:	d003      	beq.n	8003a22 <HAL_RCC_GetSysClockFreq+0xa6>
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	2b03      	cmp	r3, #3
 8003a1e:	d003      	beq.n	8003a28 <HAL_RCC_GetSysClockFreq+0xac>
 8003a20:	e005      	b.n	8003a2e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a22:	4b1a      	ldr	r3, [pc, #104]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x110>)
 8003a24:	617b      	str	r3, [r7, #20]
      break;
 8003a26:	e005      	b.n	8003a34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a28:	4b19      	ldr	r3, [pc, #100]	@ (8003a90 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a2a:	617b      	str	r3, [r7, #20]
      break;
 8003a2c:	e002      	b.n	8003a34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	617b      	str	r3, [r7, #20]
      break;
 8003a32:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a34:	4b13      	ldr	r3, [pc, #76]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	091b      	lsrs	r3, r3, #4
 8003a3a:	f003 0307 	and.w	r3, r3, #7
 8003a3e:	3301      	adds	r3, #1
 8003a40:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a42:	4b10      	ldr	r3, [pc, #64]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	0a1b      	lsrs	r3, r3, #8
 8003a48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	fb03 f202 	mul.w	r2, r3, r2
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a58:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	0e5b      	lsrs	r3, r3, #25
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	3301      	adds	r3, #1
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003a6a:	697a      	ldr	r2, [r7, #20]
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a72:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003a74:	69bb      	ldr	r3, [r7, #24]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3724      	adds	r7, #36	@ 0x24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	40021000 	.word	0x40021000
 8003a88:	0800bbe4 	.word	0x0800bbe4
 8003a8c:	00f42400 	.word	0x00f42400
 8003a90:	017d7840 	.word	0x017d7840

08003a94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a94:	b480      	push	{r7}
 8003a96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a98:	4b03      	ldr	r3, [pc, #12]	@ (8003aa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	20000000 	.word	0x20000000

08003aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ab0:	f7ff fff0 	bl	8003a94 <HAL_RCC_GetHCLKFreq>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	4b06      	ldr	r3, [pc, #24]	@ (8003ad0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	0a1b      	lsrs	r3, r3, #8
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	4904      	ldr	r1, [pc, #16]	@ (8003ad4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ac2:	5ccb      	ldrb	r3, [r1, r3]
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	0800bbdc 	.word	0x0800bbdc

08003ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003adc:	f7ff ffda 	bl	8003a94 <HAL_RCC_GetHCLKFreq>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	4b06      	ldr	r3, [pc, #24]	@ (8003afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	0adb      	lsrs	r3, r3, #11
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	4904      	ldr	r1, [pc, #16]	@ (8003b00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003aee:	5ccb      	ldrb	r3, [r1, r3]
 8003af0:	f003 031f 	and.w	r3, r3, #31
 8003af4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40021000 	.word	0x40021000
 8003b00:	0800bbdc 	.word	0x0800bbdc

08003b04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b10:	4b2a      	ldr	r3, [pc, #168]	@ (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d003      	beq.n	8003b24 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b1c:	f7ff f9ee 	bl	8002efc <HAL_PWREx_GetVoltageRange>
 8003b20:	6178      	str	r0, [r7, #20]
 8003b22:	e014      	b.n	8003b4e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b24:	4b25      	ldr	r3, [pc, #148]	@ (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b28:	4a24      	ldr	r2, [pc, #144]	@ (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b30:	4b22      	ldr	r3, [pc, #136]	@ (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b38:	60fb      	str	r3, [r7, #12]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b3c:	f7ff f9de 	bl	8002efc <HAL_PWREx_GetVoltageRange>
 8003b40:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b42:	4b1e      	ldr	r3, [pc, #120]	@ (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b46:	4a1d      	ldr	r2, [pc, #116]	@ (8003bbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b4c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b54:	d10b      	bne.n	8003b6e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b80      	cmp	r3, #128	@ 0x80
 8003b5a:	d919      	bls.n	8003b90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003b60:	d902      	bls.n	8003b68 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b62:	2302      	movs	r3, #2
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	e013      	b.n	8003b90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b68:	2301      	movs	r3, #1
 8003b6a:	613b      	str	r3, [r7, #16]
 8003b6c:	e010      	b.n	8003b90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b80      	cmp	r3, #128	@ 0x80
 8003b72:	d902      	bls.n	8003b7a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003b74:	2303      	movs	r3, #3
 8003b76:	613b      	str	r3, [r7, #16]
 8003b78:	e00a      	b.n	8003b90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2b80      	cmp	r3, #128	@ 0x80
 8003b7e:	d102      	bne.n	8003b86 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b80:	2302      	movs	r3, #2
 8003b82:	613b      	str	r3, [r7, #16]
 8003b84:	e004      	b.n	8003b90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2b70      	cmp	r3, #112	@ 0x70
 8003b8a:	d101      	bne.n	8003b90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b90:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f023 0207 	bic.w	r2, r3, #7
 8003b98:	4909      	ldr	r1, [pc, #36]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ba0:	4b07      	ldr	r3, [pc, #28]	@ (8003bc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0307 	and.w	r3, r3, #7
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d001      	beq.n	8003bb2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3718      	adds	r7, #24
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	40022000 	.word	0x40022000

08003bc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bcc:	2300      	movs	r3, #0
 8003bce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d041      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003be4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003be8:	d02a      	beq.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003bea:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003bee:	d824      	bhi.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003bf0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bf4:	d008      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003bf6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bfa:	d81e      	bhi.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00a      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c04:	d010      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c06:	e018      	b.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c08:	4b86      	ldr	r3, [pc, #536]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	4a85      	ldr	r2, [pc, #532]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c12:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c14:	e015      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	3304      	adds	r3, #4
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f000 fabb 	bl	8004198 <RCCEx_PLLSAI1_Config>
 8003c22:	4603      	mov	r3, r0
 8003c24:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c26:	e00c      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	3320      	adds	r3, #32
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fba6 	bl	8004380 <RCCEx_PLLSAI2_Config>
 8003c34:	4603      	mov	r3, r0
 8003c36:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c38:	e003      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	74fb      	strb	r3, [r7, #19]
      break;
 8003c3e:	e000      	b.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003c40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c42:	7cfb      	ldrb	r3, [r7, #19]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d10b      	bne.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c48:	4b76      	ldr	r3, [pc, #472]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c4e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c56:	4973      	ldr	r1, [pc, #460]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c5e:	e001      	b.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c60:	7cfb      	ldrb	r3, [r7, #19]
 8003c62:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d041      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c78:	d02a      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003c7a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c7e:	d824      	bhi.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c84:	d008      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c8a:	d81e      	bhi.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00a      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003c90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c94:	d010      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c96:	e018      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c98:	4b62      	ldr	r3, [pc, #392]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	4a61      	ldr	r2, [pc, #388]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ca2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ca4:	e015      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	3304      	adds	r3, #4
 8003caa:	2100      	movs	r1, #0
 8003cac:	4618      	mov	r0, r3
 8003cae:	f000 fa73 	bl	8004198 <RCCEx_PLLSAI1_Config>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003cb6:	e00c      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3320      	adds	r3, #32
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f000 fb5e 	bl	8004380 <RCCEx_PLLSAI2_Config>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003cc8:	e003      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	74fb      	strb	r3, [r7, #19]
      break;
 8003cce:	e000      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003cd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cd2:	7cfb      	ldrb	r3, [r7, #19]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10b      	bne.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003cd8:	4b52      	ldr	r3, [pc, #328]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cde:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ce6:	494f      	ldr	r1, [pc, #316]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003cee:	e001      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cf0:	7cfb      	ldrb	r3, [r7, #19]
 8003cf2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 80a0 	beq.w	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d02:	2300      	movs	r3, #0
 8003d04:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d06:	4b47      	ldr	r3, [pc, #284]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d101      	bne.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003d12:	2301      	movs	r3, #1
 8003d14:	e000      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003d16:	2300      	movs	r3, #0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00d      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d1c:	4b41      	ldr	r3, [pc, #260]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d20:	4a40      	ldr	r2, [pc, #256]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d26:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d28:	4b3e      	ldr	r3, [pc, #248]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d30:	60bb      	str	r3, [r7, #8]
 8003d32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d34:	2301      	movs	r3, #1
 8003d36:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d38:	4b3b      	ldr	r3, [pc, #236]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a3a      	ldr	r2, [pc, #232]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d44:	f7fe fb0c 	bl	8002360 <HAL_GetTick>
 8003d48:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d4a:	e009      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d4c:	f7fe fb08 	bl	8002360 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d902      	bls.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	74fb      	strb	r3, [r7, #19]
        break;
 8003d5e:	e005      	b.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d60:	4b31      	ldr	r3, [pc, #196]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d0ef      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003d6c:	7cfb      	ldrb	r3, [r7, #19]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d15c      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d72:	4b2c      	ldr	r3, [pc, #176]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d7c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d01f      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d019      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d90:	4b24      	ldr	r3, [pc, #144]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d9a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d9c:	4b21      	ldr	r3, [pc, #132]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003da2:	4a20      	ldr	r2, [pc, #128]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003da4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003da8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dac:	4b1d      	ldr	r3, [pc, #116]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db2:	4a1c      	ldr	r2, [pc, #112]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003db4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003dbc:	4a19      	ldr	r2, [pc, #100]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d016      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dce:	f7fe fac7 	bl	8002360 <HAL_GetTick>
 8003dd2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dd4:	e00b      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dd6:	f7fe fac3 	bl	8002360 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d902      	bls.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	74fb      	strb	r3, [r7, #19]
            break;
 8003dec:	e006      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dee:	4b0d      	ldr	r3, [pc, #52]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d0ec      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003dfc:	7cfb      	ldrb	r3, [r7, #19]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10c      	bne.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e02:	4b08      	ldr	r3, [pc, #32]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e12:	4904      	ldr	r1, [pc, #16]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e1a:	e009      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e1c:	7cfb      	ldrb	r3, [r7, #19]
 8003e1e:	74bb      	strb	r3, [r7, #18]
 8003e20:	e006      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003e22:	bf00      	nop
 8003e24:	40021000 	.word	0x40021000
 8003e28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2c:	7cfb      	ldrb	r3, [r7, #19]
 8003e2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e30:	7c7b      	ldrb	r3, [r7, #17]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d105      	bne.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e36:	4b9e      	ldr	r3, [pc, #632]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e3a:	4a9d      	ldr	r2, [pc, #628]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e40:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00a      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e4e:	4b98      	ldr	r3, [pc, #608]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e54:	f023 0203 	bic.w	r2, r3, #3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e5c:	4994      	ldr	r1, [pc, #592]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d00a      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e70:	4b8f      	ldr	r3, [pc, #572]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e76:	f023 020c 	bic.w	r2, r3, #12
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e7e:	498c      	ldr	r1, [pc, #560]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0304 	and.w	r3, r3, #4
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00a      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e92:	4b87      	ldr	r3, [pc, #540]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e98:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea0:	4983      	ldr	r1, [pc, #524]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0308 	and.w	r3, r3, #8
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d00a      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003eb4:	4b7e      	ldr	r3, [pc, #504]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec2:	497b      	ldr	r1, [pc, #492]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0310 	and.w	r3, r3, #16
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00a      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ed6:	4b76      	ldr	r3, [pc, #472]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003edc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ee4:	4972      	ldr	r1, [pc, #456]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0320 	and.w	r3, r3, #32
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d00a      	beq.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ef8:	4b6d      	ldr	r3, [pc, #436]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003efe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f06:	496a      	ldr	r1, [pc, #424]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00a      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f1a:	4b65      	ldr	r3, [pc, #404]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f20:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f28:	4961      	ldr	r1, [pc, #388]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d00a      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f3c:	4b5c      	ldr	r3, [pc, #368]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f4a:	4959      	ldr	r1, [pc, #356]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00a      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f5e:	4b54      	ldr	r3, [pc, #336]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f64:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f6c:	4950      	ldr	r1, [pc, #320]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00a      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f80:	4b4b      	ldr	r3, [pc, #300]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f86:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8e:	4948      	ldr	r1, [pc, #288]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00a      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003fa2:	4b43      	ldr	r3, [pc, #268]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb0:	493f      	ldr	r1, [pc, #252]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d028      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003fc4:	4b3a      	ldr	r3, [pc, #232]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fd2:	4937      	ldr	r1, [pc, #220]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fe2:	d106      	bne.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fe4:	4b32      	ldr	r3, [pc, #200]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	4a31      	ldr	r2, [pc, #196]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fee:	60d3      	str	r3, [r2, #12]
 8003ff0:	e011      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ff6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ffa:	d10c      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	3304      	adds	r3, #4
 8004000:	2101      	movs	r1, #1
 8004002:	4618      	mov	r0, r3
 8004004:	f000 f8c8 	bl	8004198 <RCCEx_PLLSAI1_Config>
 8004008:	4603      	mov	r3, r0
 800400a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800400c:	7cfb      	ldrb	r3, [r7, #19]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004012:	7cfb      	ldrb	r3, [r7, #19]
 8004014:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d028      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004022:	4b23      	ldr	r3, [pc, #140]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004024:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004028:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004030:	491f      	ldr	r1, [pc, #124]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004032:	4313      	orrs	r3, r2
 8004034:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800403c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004040:	d106      	bne.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004042:	4b1b      	ldr	r3, [pc, #108]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	4a1a      	ldr	r2, [pc, #104]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004048:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800404c:	60d3      	str	r3, [r2, #12]
 800404e:	e011      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004054:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004058:	d10c      	bne.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	3304      	adds	r3, #4
 800405e:	2101      	movs	r1, #1
 8004060:	4618      	mov	r0, r3
 8004062:	f000 f899 	bl	8004198 <RCCEx_PLLSAI1_Config>
 8004066:	4603      	mov	r3, r0
 8004068:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800406a:	7cfb      	ldrb	r3, [r7, #19]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d001      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004070:	7cfb      	ldrb	r3, [r7, #19]
 8004072:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d02b      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004080:	4b0b      	ldr	r3, [pc, #44]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004086:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800408e:	4908      	ldr	r1, [pc, #32]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004090:	4313      	orrs	r3, r2
 8004092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800409a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800409e:	d109      	bne.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040a0:	4b03      	ldr	r3, [pc, #12]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	4a02      	ldr	r2, [pc, #8]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040aa:	60d3      	str	r3, [r2, #12]
 80040ac:	e014      	b.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80040ae:	bf00      	nop
 80040b0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040bc:	d10c      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	3304      	adds	r3, #4
 80040c2:	2101      	movs	r1, #1
 80040c4:	4618      	mov	r0, r3
 80040c6:	f000 f867 	bl	8004198 <RCCEx_PLLSAI1_Config>
 80040ca:	4603      	mov	r3, r0
 80040cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040ce:	7cfb      	ldrb	r3, [r7, #19]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80040d4:	7cfb      	ldrb	r3, [r7, #19]
 80040d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d02f      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040f2:	4928      	ldr	r1, [pc, #160]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004102:	d10d      	bne.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3304      	adds	r3, #4
 8004108:	2102      	movs	r1, #2
 800410a:	4618      	mov	r0, r3
 800410c:	f000 f844 	bl	8004198 <RCCEx_PLLSAI1_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004114:	7cfb      	ldrb	r3, [r7, #19]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d014      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800411a:	7cfb      	ldrb	r3, [r7, #19]
 800411c:	74bb      	strb	r3, [r7, #18]
 800411e:	e011      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004124:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004128:	d10c      	bne.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	3320      	adds	r3, #32
 800412e:	2102      	movs	r1, #2
 8004130:	4618      	mov	r0, r3
 8004132:	f000 f925 	bl	8004380 <RCCEx_PLLSAI2_Config>
 8004136:	4603      	mov	r3, r0
 8004138:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800413a:	7cfb      	ldrb	r3, [r7, #19]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d00a      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004150:	4b10      	ldr	r3, [pc, #64]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004152:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004156:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800415e:	490d      	ldr	r1, [pc, #52]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004160:	4313      	orrs	r3, r2
 8004162:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00b      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004172:	4b08      	ldr	r3, [pc, #32]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004178:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004182:	4904      	ldr	r1, [pc, #16]	@ (8004194 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004184:	4313      	orrs	r3, r2
 8004186:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800418a:	7cbb      	ldrb	r3, [r7, #18]
}
 800418c:	4618      	mov	r0, r3
 800418e:	3718      	adds	r7, #24
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	40021000 	.word	0x40021000

08004198 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041a2:	2300      	movs	r3, #0
 80041a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80041a6:	4b75      	ldr	r3, [pc, #468]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d018      	beq.n	80041e4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80041b2:	4b72      	ldr	r3, [pc, #456]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f003 0203 	and.w	r2, r3, #3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d10d      	bne.n	80041de <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
       ||
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d009      	beq.n	80041de <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80041ca:	4b6c      	ldr	r3, [pc, #432]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	091b      	lsrs	r3, r3, #4
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	1c5a      	adds	r2, r3, #1
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
       ||
 80041da:	429a      	cmp	r2, r3
 80041dc:	d047      	beq.n	800426e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	73fb      	strb	r3, [r7, #15]
 80041e2:	e044      	b.n	800426e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2b03      	cmp	r3, #3
 80041ea:	d018      	beq.n	800421e <RCCEx_PLLSAI1_Config+0x86>
 80041ec:	2b03      	cmp	r3, #3
 80041ee:	d825      	bhi.n	800423c <RCCEx_PLLSAI1_Config+0xa4>
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d002      	beq.n	80041fa <RCCEx_PLLSAI1_Config+0x62>
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d009      	beq.n	800420c <RCCEx_PLLSAI1_Config+0x74>
 80041f8:	e020      	b.n	800423c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80041fa:	4b60      	ldr	r3, [pc, #384]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d11d      	bne.n	8004242 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800420a:	e01a      	b.n	8004242 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800420c:	4b5b      	ldr	r3, [pc, #364]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004214:	2b00      	cmp	r3, #0
 8004216:	d116      	bne.n	8004246 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800421c:	e013      	b.n	8004246 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800421e:	4b57      	ldr	r3, [pc, #348]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10f      	bne.n	800424a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800422a:	4b54      	ldr	r3, [pc, #336]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800423a:	e006      	b.n	800424a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	73fb      	strb	r3, [r7, #15]
      break;
 8004240:	e004      	b.n	800424c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004242:	bf00      	nop
 8004244:	e002      	b.n	800424c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004246:	bf00      	nop
 8004248:	e000      	b.n	800424c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800424a:	bf00      	nop
    }

    if(status == HAL_OK)
 800424c:	7bfb      	ldrb	r3, [r7, #15]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10d      	bne.n	800426e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004252:	4b4a      	ldr	r3, [pc, #296]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6819      	ldr	r1, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	3b01      	subs	r3, #1
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	430b      	orrs	r3, r1
 8004268:	4944      	ldr	r1, [pc, #272]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 800426a:	4313      	orrs	r3, r2
 800426c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800426e:	7bfb      	ldrb	r3, [r7, #15]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d17d      	bne.n	8004370 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004274:	4b41      	ldr	r3, [pc, #260]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a40      	ldr	r2, [pc, #256]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 800427a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800427e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004280:	f7fe f86e 	bl	8002360 <HAL_GetTick>
 8004284:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004286:	e009      	b.n	800429c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004288:	f7fe f86a 	bl	8002360 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b02      	cmp	r3, #2
 8004294:	d902      	bls.n	800429c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	73fb      	strb	r3, [r7, #15]
        break;
 800429a:	e005      	b.n	80042a8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800429c:	4b37      	ldr	r3, [pc, #220]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1ef      	bne.n	8004288 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80042a8:	7bfb      	ldrb	r3, [r7, #15]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d160      	bne.n	8004370 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d111      	bne.n	80042d8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80042b4:	4b31      	ldr	r3, [pc, #196]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80042bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	6892      	ldr	r2, [r2, #8]
 80042c4:	0211      	lsls	r1, r2, #8
 80042c6:	687a      	ldr	r2, [r7, #4]
 80042c8:	68d2      	ldr	r2, [r2, #12]
 80042ca:	0912      	lsrs	r2, r2, #4
 80042cc:	0452      	lsls	r2, r2, #17
 80042ce:	430a      	orrs	r2, r1
 80042d0:	492a      	ldr	r1, [pc, #168]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042d2:	4313      	orrs	r3, r2
 80042d4:	610b      	str	r3, [r1, #16]
 80042d6:	e027      	b.n	8004328 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d112      	bne.n	8004304 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80042de:	4b27      	ldr	r3, [pc, #156]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80042e6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6892      	ldr	r2, [r2, #8]
 80042ee:	0211      	lsls	r1, r2, #8
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	6912      	ldr	r2, [r2, #16]
 80042f4:	0852      	lsrs	r2, r2, #1
 80042f6:	3a01      	subs	r2, #1
 80042f8:	0552      	lsls	r2, r2, #21
 80042fa:	430a      	orrs	r2, r1
 80042fc:	491f      	ldr	r1, [pc, #124]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	610b      	str	r3, [r1, #16]
 8004302:	e011      	b.n	8004328 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004304:	4b1d      	ldr	r3, [pc, #116]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004306:	691b      	ldr	r3, [r3, #16]
 8004308:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800430c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6892      	ldr	r2, [r2, #8]
 8004314:	0211      	lsls	r1, r2, #8
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	6952      	ldr	r2, [r2, #20]
 800431a:	0852      	lsrs	r2, r2, #1
 800431c:	3a01      	subs	r2, #1
 800431e:	0652      	lsls	r2, r2, #25
 8004320:	430a      	orrs	r2, r1
 8004322:	4916      	ldr	r1, [pc, #88]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004324:	4313      	orrs	r3, r2
 8004326:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004328:	4b14      	ldr	r3, [pc, #80]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a13      	ldr	r2, [pc, #76]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 800432e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004332:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004334:	f7fe f814 	bl	8002360 <HAL_GetTick>
 8004338:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800433a:	e009      	b.n	8004350 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800433c:	f7fe f810 	bl	8002360 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d902      	bls.n	8004350 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	73fb      	strb	r3, [r7, #15]
          break;
 800434e:	e005      	b.n	800435c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004350:	4b0a      	ldr	r3, [pc, #40]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d0ef      	beq.n	800433c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800435c:	7bfb      	ldrb	r3, [r7, #15]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d106      	bne.n	8004370 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004362:	4b06      	ldr	r3, [pc, #24]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004364:	691a      	ldr	r2, [r3, #16]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	4904      	ldr	r1, [pc, #16]	@ (800437c <RCCEx_PLLSAI1_Config+0x1e4>)
 800436c:	4313      	orrs	r3, r2
 800436e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004370:	7bfb      	ldrb	r3, [r7, #15]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	40021000 	.word	0x40021000

08004380 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800438a:	2300      	movs	r3, #0
 800438c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800438e:	4b6a      	ldr	r3, [pc, #424]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d018      	beq.n	80043cc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800439a:	4b67      	ldr	r3, [pc, #412]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f003 0203 	and.w	r2, r3, #3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d10d      	bne.n	80043c6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
       ||
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d009      	beq.n	80043c6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80043b2:	4b61      	ldr	r3, [pc, #388]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	091b      	lsrs	r3, r3, #4
 80043b8:	f003 0307 	and.w	r3, r3, #7
 80043bc:	1c5a      	adds	r2, r3, #1
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
       ||
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d047      	beq.n	8004456 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	73fb      	strb	r3, [r7, #15]
 80043ca:	e044      	b.n	8004456 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2b03      	cmp	r3, #3
 80043d2:	d018      	beq.n	8004406 <RCCEx_PLLSAI2_Config+0x86>
 80043d4:	2b03      	cmp	r3, #3
 80043d6:	d825      	bhi.n	8004424 <RCCEx_PLLSAI2_Config+0xa4>
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d002      	beq.n	80043e2 <RCCEx_PLLSAI2_Config+0x62>
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d009      	beq.n	80043f4 <RCCEx_PLLSAI2_Config+0x74>
 80043e0:	e020      	b.n	8004424 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043e2:	4b55      	ldr	r3, [pc, #340]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d11d      	bne.n	800442a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043f2:	e01a      	b.n	800442a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043f4:	4b50      	ldr	r3, [pc, #320]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d116      	bne.n	800442e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004404:	e013      	b.n	800442e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004406:	4b4c      	ldr	r3, [pc, #304]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10f      	bne.n	8004432 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004412:	4b49      	ldr	r3, [pc, #292]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d109      	bne.n	8004432 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004422:	e006      	b.n	8004432 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	73fb      	strb	r3, [r7, #15]
      break;
 8004428:	e004      	b.n	8004434 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800442a:	bf00      	nop
 800442c:	e002      	b.n	8004434 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800442e:	bf00      	nop
 8004430:	e000      	b.n	8004434 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004432:	bf00      	nop
    }

    if(status == HAL_OK)
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10d      	bne.n	8004456 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800443a:	4b3f      	ldr	r3, [pc, #252]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6819      	ldr	r1, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	3b01      	subs	r3, #1
 800444c:	011b      	lsls	r3, r3, #4
 800444e:	430b      	orrs	r3, r1
 8004450:	4939      	ldr	r1, [pc, #228]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004452:	4313      	orrs	r3, r2
 8004454:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004456:	7bfb      	ldrb	r3, [r7, #15]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d167      	bne.n	800452c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800445c:	4b36      	ldr	r3, [pc, #216]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a35      	ldr	r2, [pc, #212]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004462:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004466:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004468:	f7fd ff7a 	bl	8002360 <HAL_GetTick>
 800446c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800446e:	e009      	b.n	8004484 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004470:	f7fd ff76 	bl	8002360 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b02      	cmp	r3, #2
 800447c:	d902      	bls.n	8004484 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	73fb      	strb	r3, [r7, #15]
        break;
 8004482:	e005      	b.n	8004490 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004484:	4b2c      	ldr	r3, [pc, #176]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1ef      	bne.n	8004470 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004490:	7bfb      	ldrb	r3, [r7, #15]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d14a      	bne.n	800452c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d111      	bne.n	80044c0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800449c:	4b26      	ldr	r3, [pc, #152]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 800449e:	695b      	ldr	r3, [r3, #20]
 80044a0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80044a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6892      	ldr	r2, [r2, #8]
 80044ac:	0211      	lsls	r1, r2, #8
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	68d2      	ldr	r2, [r2, #12]
 80044b2:	0912      	lsrs	r2, r2, #4
 80044b4:	0452      	lsls	r2, r2, #17
 80044b6:	430a      	orrs	r2, r1
 80044b8:	491f      	ldr	r1, [pc, #124]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	614b      	str	r3, [r1, #20]
 80044be:	e011      	b.n	80044e4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80044c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044c2:	695b      	ldr	r3, [r3, #20]
 80044c4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80044c8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	6892      	ldr	r2, [r2, #8]
 80044d0:	0211      	lsls	r1, r2, #8
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6912      	ldr	r2, [r2, #16]
 80044d6:	0852      	lsrs	r2, r2, #1
 80044d8:	3a01      	subs	r2, #1
 80044da:	0652      	lsls	r2, r2, #25
 80044dc:	430a      	orrs	r2, r1
 80044de:	4916      	ldr	r1, [pc, #88]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80044e4:	4b14      	ldr	r3, [pc, #80]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a13      	ldr	r2, [pc, #76]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f0:	f7fd ff36 	bl	8002360 <HAL_GetTick>
 80044f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80044f6:	e009      	b.n	800450c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80044f8:	f7fd ff32 	bl	8002360 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	2b02      	cmp	r3, #2
 8004504:	d902      	bls.n	800450c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	73fb      	strb	r3, [r7, #15]
          break;
 800450a:	e005      	b.n	8004518 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800450c:	4b0a      	ldr	r3, [pc, #40]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d0ef      	beq.n	80044f8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004518:	7bfb      	ldrb	r3, [r7, #15]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d106      	bne.n	800452c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800451e:	4b06      	ldr	r3, [pc, #24]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004520:	695a      	ldr	r2, [r3, #20]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	4904      	ldr	r1, [pc, #16]	@ (8004538 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004528:	4313      	orrs	r3, r2
 800452a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800452c:	7bfb      	ldrb	r3, [r7, #15]
}
 800452e:	4618      	mov	r0, r3
 8004530:	3710      	adds	r7, #16
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	40021000 	.word	0x40021000

0800453c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e095      	b.n	800467a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004552:	2b00      	cmp	r3, #0
 8004554:	d108      	bne.n	8004568 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800455e:	d009      	beq.n	8004574 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	61da      	str	r2, [r3, #28]
 8004566:	e005      	b.n	8004574 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d106      	bne.n	8004594 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7fd fad6 	bl	8001b40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045b4:	d902      	bls.n	80045bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80045b6:	2300      	movs	r3, #0
 80045b8:	60fb      	str	r3, [r7, #12]
 80045ba:	e002      	b.n	80045c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80045bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80045ca:	d007      	beq.n	80045dc <HAL_SPI_Init+0xa0>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045d4:	d002      	beq.n	80045dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80045ec:	431a      	orrs	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	691b      	ldr	r3, [r3, #16]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	431a      	orrs	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	431a      	orrs	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	69db      	ldr	r3, [r3, #28]
 8004610:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004614:	431a      	orrs	r2, r3
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a1b      	ldr	r3, [r3, #32]
 800461a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461e:	ea42 0103 	orr.w	r1, r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004626:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	430a      	orrs	r2, r1
 8004630:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	0c1b      	lsrs	r3, r3, #16
 8004638:	f003 0204 	and.w	r2, r3, #4
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004640:	f003 0310 	and.w	r3, r3, #16
 8004644:	431a      	orrs	r2, r3
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800464a:	f003 0308 	and.w	r3, r3, #8
 800464e:	431a      	orrs	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004658:	ea42 0103 	orr.w	r1, r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004678:	2300      	movs	r3, #0
}
 800467a:	4618      	mov	r0, r3
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b088      	sub	sp, #32
 8004686:	af00      	add	r7, sp, #0
 8004688:	60f8      	str	r0, [r7, #12]
 800468a:	60b9      	str	r1, [r7, #8]
 800468c:	603b      	str	r3, [r7, #0]
 800468e:	4613      	mov	r3, r2
 8004690:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004692:	f7fd fe65 	bl	8002360 <HAL_GetTick>
 8004696:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004698:	88fb      	ldrh	r3, [r7, #6]
 800469a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d001      	beq.n	80046ac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80046a8:	2302      	movs	r3, #2
 80046aa:	e15c      	b.n	8004966 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d002      	beq.n	80046b8 <HAL_SPI_Transmit+0x36>
 80046b2:	88fb      	ldrh	r3, [r7, #6]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e154      	b.n	8004966 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d101      	bne.n	80046ca <HAL_SPI_Transmit+0x48>
 80046c6:	2302      	movs	r3, #2
 80046c8:	e14d      	b.n	8004966 <HAL_SPI_Transmit+0x2e4>
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2203      	movs	r2, #3
 80046d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	68ba      	ldr	r2, [r7, #8]
 80046e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	88fa      	ldrh	r2, [r7, #6]
 80046ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	88fa      	ldrh	r2, [r7, #6]
 80046f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2200      	movs	r2, #0
 8004704:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800471c:	d10f      	bne.n	800473e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800472c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800473c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004748:	2b40      	cmp	r3, #64	@ 0x40
 800474a:	d007      	beq.n	800475c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800475a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004764:	d952      	bls.n	800480c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d002      	beq.n	8004774 <HAL_SPI_Transmit+0xf2>
 800476e:	8b7b      	ldrh	r3, [r7, #26]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d145      	bne.n	8004800 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004778:	881a      	ldrh	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004784:	1c9a      	adds	r2, r3, #2
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800478e:	b29b      	uxth	r3, r3
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004798:	e032      	b.n	8004800 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f003 0302 	and.w	r3, r3, #2
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d112      	bne.n	80047ce <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ac:	881a      	ldrh	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b8:	1c9a      	adds	r2, r3, #2
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	3b01      	subs	r3, #1
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047cc:	e018      	b.n	8004800 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047ce:	f7fd fdc7 	bl	8002360 <HAL_GetTick>
 80047d2:	4602      	mov	r2, r0
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d803      	bhi.n	80047e6 <HAL_SPI_Transmit+0x164>
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e4:	d102      	bne.n	80047ec <HAL_SPI_Transmit+0x16a>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d109      	bne.n	8004800 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e0b2      	b.n	8004966 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004804:	b29b      	uxth	r3, r3
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1c7      	bne.n	800479a <HAL_SPI_Transmit+0x118>
 800480a:	e083      	b.n	8004914 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <HAL_SPI_Transmit+0x198>
 8004814:	8b7b      	ldrh	r3, [r7, #26]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d177      	bne.n	800490a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800481e:	b29b      	uxth	r3, r3
 8004820:	2b01      	cmp	r3, #1
 8004822:	d912      	bls.n	800484a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004828:	881a      	ldrh	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004834:	1c9a      	adds	r2, r3, #2
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b02      	subs	r3, #2
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004848:	e05f      	b.n	800490a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	330c      	adds	r3, #12
 8004854:	7812      	ldrb	r2, [r2, #0]
 8004856:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800485c:	1c5a      	adds	r2, r3, #1
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004866:	b29b      	uxth	r3, r3
 8004868:	3b01      	subs	r3, #1
 800486a:	b29a      	uxth	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004870:	e04b      	b.n	800490a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b02      	cmp	r3, #2
 800487e:	d12b      	bne.n	80048d8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b01      	cmp	r3, #1
 8004888:	d912      	bls.n	80048b0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800488e:	881a      	ldrh	r2, [r3, #0]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489a:	1c9a      	adds	r2, r3, #2
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	3b02      	subs	r3, #2
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048ae:	e02c      	b.n	800490a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	330c      	adds	r3, #12
 80048ba:	7812      	ldrb	r2, [r2, #0]
 80048bc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	3b01      	subs	r3, #1
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048d6:	e018      	b.n	800490a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048d8:	f7fd fd42 	bl	8002360 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d803      	bhi.n	80048f0 <HAL_SPI_Transmit+0x26e>
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ee:	d102      	bne.n	80048f6 <HAL_SPI_Transmit+0x274>
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d109      	bne.n	800490a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e02d      	b.n	8004966 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1ae      	bne.n	8004872 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004914:	69fa      	ldr	r2, [r7, #28]
 8004916:	6839      	ldr	r1, [r7, #0]
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f000 fcf5 	bl	8005308 <SPI_EndRxTxTransaction>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d002      	beq.n	800492a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2220      	movs	r2, #32
 8004928:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10a      	bne.n	8004948 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004932:	2300      	movs	r3, #0
 8004934:	617b      	str	r3, [r7, #20]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	617b      	str	r3, [r7, #20]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	617b      	str	r3, [r7, #20]
 8004946:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800495c:	2b00      	cmp	r3, #0
 800495e:	d001      	beq.n	8004964 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e000      	b.n	8004966 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004964:	2300      	movs	r3, #0
  }
}
 8004966:	4618      	mov	r0, r3
 8004968:	3720      	adds	r7, #32
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800496e:	b580      	push	{r7, lr}
 8004970:	b088      	sub	sp, #32
 8004972:	af02      	add	r7, sp, #8
 8004974:	60f8      	str	r0, [r7, #12]
 8004976:	60b9      	str	r1, [r7, #8]
 8004978:	603b      	str	r3, [r7, #0]
 800497a:	4613      	mov	r3, r2
 800497c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b01      	cmp	r3, #1
 8004988:	d001      	beq.n	800498e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800498a:	2302      	movs	r3, #2
 800498c:	e123      	b.n	8004bd6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004996:	d112      	bne.n	80049be <HAL_SPI_Receive+0x50>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	689b      	ldr	r3, [r3, #8]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10e      	bne.n	80049be <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2204      	movs	r2, #4
 80049a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80049a8:	88fa      	ldrh	r2, [r7, #6]
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	4613      	mov	r3, r2
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	68b9      	ldr	r1, [r7, #8]
 80049b4:	68f8      	ldr	r0, [r7, #12]
 80049b6:	f000 f912 	bl	8004bde <HAL_SPI_TransmitReceive>
 80049ba:	4603      	mov	r3, r0
 80049bc:	e10b      	b.n	8004bd6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049be:	f7fd fccf 	bl	8002360 <HAL_GetTick>
 80049c2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d002      	beq.n	80049d0 <HAL_SPI_Receive+0x62>
 80049ca:	88fb      	ldrh	r3, [r7, #6]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e100      	b.n	8004bd6 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d101      	bne.n	80049e2 <HAL_SPI_Receive+0x74>
 80049de:	2302      	movs	r3, #2
 80049e0:	e0f9      	b.n	8004bd6 <HAL_SPI_Receive+0x268>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2204      	movs	r2, #4
 80049ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2200      	movs	r2, #0
 80049f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	68ba      	ldr	r2, [r7, #8]
 80049fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	88fa      	ldrh	r2, [r7, #6]
 8004a02:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	88fa      	ldrh	r2, [r7, #6]
 8004a0a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a34:	d908      	bls.n	8004a48 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a44:	605a      	str	r2, [r3, #4]
 8004a46:	e007      	b.n	8004a58 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	685a      	ldr	r2, [r3, #4]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a56:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a60:	d10f      	bne.n	8004a82 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004a80:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a8c:	2b40      	cmp	r3, #64	@ 0x40
 8004a8e:	d007      	beq.n	8004aa0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a9e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004aa8:	d875      	bhi.n	8004b96 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004aaa:	e037      	b.n	8004b1c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d117      	bne.n	8004aea <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f103 020c 	add.w	r2, r3, #12
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	7812      	ldrb	r2, [r2, #0]
 8004ac8:	b2d2      	uxtb	r2, r2
 8004aca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad0:	1c5a      	adds	r2, r3, #1
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	b29a      	uxth	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004ae8:	e018      	b.n	8004b1c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aea:	f7fd fc39 	bl	8002360 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	683a      	ldr	r2, [r7, #0]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d803      	bhi.n	8004b02 <HAL_SPI_Receive+0x194>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b00:	d102      	bne.n	8004b08 <HAL_SPI_Receive+0x19a>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d109      	bne.n	8004b1c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e05c      	b.n	8004bd6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1c1      	bne.n	8004aac <HAL_SPI_Receive+0x13e>
 8004b28:	e03b      	b.n	8004ba2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d115      	bne.n	8004b64 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68da      	ldr	r2, [r3, #12]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b42:	b292      	uxth	r2, r2
 8004b44:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4a:	1c9a      	adds	r2, r3, #2
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004b62:	e018      	b.n	8004b96 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b64:	f7fd fbfc 	bl	8002360 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d803      	bhi.n	8004b7c <HAL_SPI_Receive+0x20e>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7a:	d102      	bne.n	8004b82 <HAL_SPI_Receive+0x214>
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d109      	bne.n	8004b96 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e01f      	b.n	8004bd6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1c3      	bne.n	8004b2a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	6839      	ldr	r1, [r7, #0]
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f000 fb56 	bl	8005258 <SPI_EndRxTransaction>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d002      	beq.n	8004bb8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2220      	movs	r2, #32
 8004bb6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e000      	b.n	8004bd6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
  }
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3718      	adds	r7, #24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b08a      	sub	sp, #40	@ 0x28
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	607a      	str	r2, [r7, #4]
 8004bea:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004bec:	2301      	movs	r3, #1
 8004bee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bf0:	f7fd fbb6 	bl	8002360 <HAL_GetTick>
 8004bf4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004bfc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004c04:	887b      	ldrh	r3, [r7, #2]
 8004c06:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004c08:	887b      	ldrh	r3, [r7, #2]
 8004c0a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c0c:	7ffb      	ldrb	r3, [r7, #31]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d00c      	beq.n	8004c2c <HAL_SPI_TransmitReceive+0x4e>
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c18:	d106      	bne.n	8004c28 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d102      	bne.n	8004c28 <HAL_SPI_TransmitReceive+0x4a>
 8004c22:	7ffb      	ldrb	r3, [r7, #31]
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d001      	beq.n	8004c2c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004c28:	2302      	movs	r3, #2
 8004c2a:	e1f3      	b.n	8005014 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d005      	beq.n	8004c3e <HAL_SPI_TransmitReceive+0x60>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d002      	beq.n	8004c3e <HAL_SPI_TransmitReceive+0x60>
 8004c38:	887b      	ldrh	r3, [r7, #2]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d101      	bne.n	8004c42 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e1e8      	b.n	8005014 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d101      	bne.n	8004c50 <HAL_SPI_TransmitReceive+0x72>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	e1e1      	b.n	8005014 <HAL_SPI_TransmitReceive+0x436>
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	2b04      	cmp	r3, #4
 8004c62:	d003      	beq.n	8004c6c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2205      	movs	r2, #5
 8004c68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	687a      	ldr	r2, [r7, #4]
 8004c76:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	887a      	ldrh	r2, [r7, #2]
 8004c7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	887a      	ldrh	r2, [r7, #2]
 8004c84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	68ba      	ldr	r2, [r7, #8]
 8004c8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	887a      	ldrh	r2, [r7, #2]
 8004c92:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	887a      	ldrh	r2, [r7, #2]
 8004c98:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004cae:	d802      	bhi.n	8004cb6 <HAL_SPI_TransmitReceive+0xd8>
 8004cb0:	8abb      	ldrh	r3, [r7, #20]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d908      	bls.n	8004cc8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004cc4:	605a      	str	r2, [r3, #4]
 8004cc6:	e007      	b.n	8004cd8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	685a      	ldr	r2, [r3, #4]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004cd6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ce2:	2b40      	cmp	r3, #64	@ 0x40
 8004ce4:	d007      	beq.n	8004cf6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cf4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004cfe:	f240 8083 	bls.w	8004e08 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d002      	beq.n	8004d10 <HAL_SPI_TransmitReceive+0x132>
 8004d0a:	8afb      	ldrh	r3, [r7, #22]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d16f      	bne.n	8004df0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d14:	881a      	ldrh	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d20:	1c9a      	adds	r2, r3, #2
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d34:	e05c      	b.n	8004df0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d11b      	bne.n	8004d7c <HAL_SPI_TransmitReceive+0x19e>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d016      	beq.n	8004d7c <HAL_SPI_TransmitReceive+0x19e>
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d113      	bne.n	8004d7c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d58:	881a      	ldrh	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d64:	1c9a      	adds	r2, r3, #2
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	3b01      	subs	r3, #1
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f003 0301 	and.w	r3, r3, #1
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d11c      	bne.n	8004dc4 <HAL_SPI_TransmitReceive+0x1e6>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d016      	beq.n	8004dc4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da0:	b292      	uxth	r2, r2
 8004da2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da8:	1c9a      	adds	r2, r3, #2
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004dc4:	f7fd facc 	bl	8002360 <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	6a3b      	ldr	r3, [r7, #32]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d80d      	bhi.n	8004df0 <HAL_SPI_TransmitReceive+0x212>
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dda:	d009      	beq.n	8004df0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e111      	b.n	8005014 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d19d      	bne.n	8004d36 <HAL_SPI_TransmitReceive+0x158>
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d197      	bne.n	8004d36 <HAL_SPI_TransmitReceive+0x158>
 8004e06:	e0e5      	b.n	8004fd4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d003      	beq.n	8004e18 <HAL_SPI_TransmitReceive+0x23a>
 8004e10:	8afb      	ldrh	r3, [r7, #22]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	f040 80d1 	bne.w	8004fba <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d912      	bls.n	8004e48 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e26:	881a      	ldrh	r2, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e32:	1c9a      	adds	r2, r3, #2
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	3b02      	subs	r3, #2
 8004e40:	b29a      	uxth	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e46:	e0b8      	b.n	8004fba <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	330c      	adds	r3, #12
 8004e52:	7812      	ldrb	r2, [r2, #0]
 8004e54:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e6e:	e0a4      	b.n	8004fba <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d134      	bne.n	8004ee8 <HAL_SPI_TransmitReceive+0x30a>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d02f      	beq.n	8004ee8 <HAL_SPI_TransmitReceive+0x30a>
 8004e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d12c      	bne.n	8004ee8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d912      	bls.n	8004ebe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9c:	881a      	ldrh	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea8:	1c9a      	adds	r2, r3, #2
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	3b02      	subs	r3, #2
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ebc:	e012      	b.n	8004ee4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	330c      	adds	r3, #12
 8004ec8:	7812      	ldrb	r2, [r2, #0]
 8004eca:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed0:	1c5a      	adds	r2, r3, #1
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eda:	b29b      	uxth	r3, r3
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d148      	bne.n	8004f88 <HAL_SPI_TransmitReceive+0x3aa>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d042      	beq.n	8004f88 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d923      	bls.n	8004f56 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68da      	ldr	r2, [r3, #12]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f18:	b292      	uxth	r2, r2
 8004f1a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f20:	1c9a      	adds	r2, r3, #2
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	3b02      	subs	r3, #2
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d81f      	bhi.n	8004f84 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685a      	ldr	r2, [r3, #4]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004f52:	605a      	str	r2, [r3, #4]
 8004f54:	e016      	b.n	8004f84 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f103 020c 	add.w	r2, r3, #12
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f62:	7812      	ldrb	r2, [r2, #0]
 8004f64:	b2d2      	uxtb	r2, r2
 8004f66:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6c:	1c5a      	adds	r2, r3, #1
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f84:	2301      	movs	r3, #1
 8004f86:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f88:	f7fd f9ea 	bl	8002360 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	6a3b      	ldr	r3, [r7, #32]
 8004f90:	1ad3      	subs	r3, r2, r3
 8004f92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d803      	bhi.n	8004fa0 <HAL_SPI_TransmitReceive+0x3c2>
 8004f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9e:	d102      	bne.n	8004fa6 <HAL_SPI_TransmitReceive+0x3c8>
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d109      	bne.n	8004fba <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2201      	movs	r2, #1
 8004faa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e02c      	b.n	8005014 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f47f af55 	bne.w	8004e70 <HAL_SPI_TransmitReceive+0x292>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f47f af4e 	bne.w	8004e70 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fd4:	6a3a      	ldr	r2, [r7, #32]
 8004fd6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004fd8:	68f8      	ldr	r0, [r7, #12]
 8004fda:	f000 f995 	bl	8005308 <SPI_EndRxTxTransaction>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d008      	beq.n	8004ff6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e00e      	b.n	8005014 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e000      	b.n	8005014 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005012:	2300      	movs	r3, #0
  }
}
 8005014:	4618      	mov	r0, r3
 8005016:	3728      	adds	r7, #40	@ 0x28
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b088      	sub	sp, #32
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	603b      	str	r3, [r7, #0]
 8005028:	4613      	mov	r3, r2
 800502a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800502c:	f7fd f998 	bl	8002360 <HAL_GetTick>
 8005030:	4602      	mov	r2, r0
 8005032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005034:	1a9b      	subs	r3, r3, r2
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	4413      	add	r3, r2
 800503a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800503c:	f7fd f990 	bl	8002360 <HAL_GetTick>
 8005040:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005042:	4b39      	ldr	r3, [pc, #228]	@ (8005128 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	015b      	lsls	r3, r3, #5
 8005048:	0d1b      	lsrs	r3, r3, #20
 800504a:	69fa      	ldr	r2, [r7, #28]
 800504c:	fb02 f303 	mul.w	r3, r2, r3
 8005050:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005052:	e054      	b.n	80050fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800505a:	d050      	beq.n	80050fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800505c:	f7fd f980 	bl	8002360 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	69fa      	ldr	r2, [r7, #28]
 8005068:	429a      	cmp	r2, r3
 800506a:	d902      	bls.n	8005072 <SPI_WaitFlagStateUntilTimeout+0x56>
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d13d      	bne.n	80050ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005080:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800508a:	d111      	bne.n	80050b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005094:	d004      	beq.n	80050a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800509e:	d107      	bne.n	80050b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050b8:	d10f      	bne.n	80050da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050c8:	601a      	str	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80050d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e017      	b.n	800511e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d101      	bne.n	80050f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	3b01      	subs	r3, #1
 80050fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	4013      	ands	r3, r2
 8005108:	68ba      	ldr	r2, [r7, #8]
 800510a:	429a      	cmp	r2, r3
 800510c:	bf0c      	ite	eq
 800510e:	2301      	moveq	r3, #1
 8005110:	2300      	movne	r3, #0
 8005112:	b2db      	uxtb	r3, r3
 8005114:	461a      	mov	r2, r3
 8005116:	79fb      	ldrb	r3, [r7, #7]
 8005118:	429a      	cmp	r2, r3
 800511a:	d19b      	bne.n	8005054 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3720      	adds	r7, #32
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop
 8005128:	20000000 	.word	0x20000000

0800512c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b08a      	sub	sp, #40	@ 0x28
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
 8005138:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800513a:	2300      	movs	r3, #0
 800513c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800513e:	f7fd f90f 	bl	8002360 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005146:	1a9b      	subs	r3, r3, r2
 8005148:	683a      	ldr	r2, [r7, #0]
 800514a:	4413      	add	r3, r2
 800514c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800514e:	f7fd f907 	bl	8002360 <HAL_GetTick>
 8005152:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	330c      	adds	r3, #12
 800515a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800515c:	4b3d      	ldr	r3, [pc, #244]	@ (8005254 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	4613      	mov	r3, r2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4413      	add	r3, r2
 8005166:	00da      	lsls	r2, r3, #3
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	0d1b      	lsrs	r3, r3, #20
 800516c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800516e:	fb02 f303 	mul.w	r3, r2, r3
 8005172:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005174:	e060      	b.n	8005238 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800517c:	d107      	bne.n	800518e <SPI_WaitFifoStateUntilTimeout+0x62>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d104      	bne.n	800518e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	b2db      	uxtb	r3, r3
 800518a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800518c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005194:	d050      	beq.n	8005238 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005196:	f7fd f8e3 	bl	8002360 <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	6a3b      	ldr	r3, [r7, #32]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d902      	bls.n	80051ac <SPI_WaitFifoStateUntilTimeout+0x80>
 80051a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d13d      	bne.n	8005228 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80051ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051c4:	d111      	bne.n	80051ea <SPI_WaitFifoStateUntilTimeout+0xbe>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051ce:	d004      	beq.n	80051da <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051d8:	d107      	bne.n	80051ea <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f2:	d10f      	bne.n	8005214 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005202:	601a      	str	r2, [r3, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005212:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e010      	b.n	800524a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d101      	bne.n	8005232 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800522e:	2300      	movs	r3, #0
 8005230:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	3b01      	subs	r3, #1
 8005236:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	689a      	ldr	r2, [r3, #8]
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	4013      	ands	r3, r2
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	429a      	cmp	r2, r3
 8005246:	d196      	bne.n	8005176 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3728      	adds	r7, #40	@ 0x28
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	20000000 	.word	0x20000000

08005258 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af02      	add	r7, sp, #8
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800526c:	d111      	bne.n	8005292 <SPI_EndRxTransaction+0x3a>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005276:	d004      	beq.n	8005282 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005280:	d107      	bne.n	8005292 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005290:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	9300      	str	r3, [sp, #0]
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2200      	movs	r2, #0
 800529a:	2180      	movs	r1, #128	@ 0x80
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f7ff febd 	bl	800501c <SPI_WaitFlagStateUntilTimeout>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d007      	beq.n	80052b8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052ac:	f043 0220 	orr.w	r2, r3, #32
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e023      	b.n	8005300 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052c0:	d11d      	bne.n	80052fe <SPI_EndRxTransaction+0xa6>
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052ca:	d004      	beq.n	80052d6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052d4:	d113      	bne.n	80052fe <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	9300      	str	r3, [sp, #0]
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	2200      	movs	r2, #0
 80052de:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f7ff ff22 	bl	800512c <SPI_WaitFifoStateUntilTimeout>
 80052e8:	4603      	mov	r3, r0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d007      	beq.n	80052fe <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052f2:	f043 0220 	orr.w	r2, r3, #32
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80052fa:	2303      	movs	r3, #3
 80052fc:	e000      	b.n	8005300 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af02      	add	r7, sp, #8
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	2200      	movs	r2, #0
 800531c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f7ff ff03 	bl	800512c <SPI_WaitFifoStateUntilTimeout>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d007      	beq.n	800533c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005330:	f043 0220 	orr.w	r2, r3, #32
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e027      	b.n	800538c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	9300      	str	r3, [sp, #0]
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	2200      	movs	r2, #0
 8005344:	2180      	movs	r1, #128	@ 0x80
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f7ff fe68 	bl	800501c <SPI_WaitFlagStateUntilTimeout>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d007      	beq.n	8005362 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005356:	f043 0220 	orr.w	r2, r3, #32
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e014      	b.n	800538c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	2200      	movs	r2, #0
 800536a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f7ff fedc 	bl	800512c <SPI_WaitFifoStateUntilTimeout>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d007      	beq.n	800538a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800537e:	f043 0220 	orr.w	r2, r3, #32
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e000      	b.n	800538c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3710      	adds	r7, #16
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e049      	b.n	800543a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7fc fcc2 	bl	8001d44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	3304      	adds	r3, #4
 80053d0:	4619      	mov	r1, r3
 80053d2:	4610      	mov	r0, r2
 80053d4:	f000 fe66 	bl	80060a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3708      	adds	r7, #8
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
	...

08005444 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b01      	cmp	r3, #1
 8005456:	d001      	beq.n	800545c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e04f      	b.n	80054fc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2202      	movs	r2, #2
 8005460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68da      	ldr	r2, [r3, #12]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0201 	orr.w	r2, r2, #1
 8005472:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a23      	ldr	r2, [pc, #140]	@ (8005508 <HAL_TIM_Base_Start_IT+0xc4>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d01d      	beq.n	80054ba <HAL_TIM_Base_Start_IT+0x76>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005486:	d018      	beq.n	80054ba <HAL_TIM_Base_Start_IT+0x76>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a1f      	ldr	r2, [pc, #124]	@ (800550c <HAL_TIM_Base_Start_IT+0xc8>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d013      	beq.n	80054ba <HAL_TIM_Base_Start_IT+0x76>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a1e      	ldr	r2, [pc, #120]	@ (8005510 <HAL_TIM_Base_Start_IT+0xcc>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d00e      	beq.n	80054ba <HAL_TIM_Base_Start_IT+0x76>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005514 <HAL_TIM_Base_Start_IT+0xd0>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d009      	beq.n	80054ba <HAL_TIM_Base_Start_IT+0x76>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005518 <HAL_TIM_Base_Start_IT+0xd4>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d004      	beq.n	80054ba <HAL_TIM_Base_Start_IT+0x76>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a19      	ldr	r2, [pc, #100]	@ (800551c <HAL_TIM_Base_Start_IT+0xd8>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d115      	bne.n	80054e6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	689a      	ldr	r2, [r3, #8]
 80054c0:	4b17      	ldr	r3, [pc, #92]	@ (8005520 <HAL_TIM_Base_Start_IT+0xdc>)
 80054c2:	4013      	ands	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2b06      	cmp	r3, #6
 80054ca:	d015      	beq.n	80054f8 <HAL_TIM_Base_Start_IT+0xb4>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054d2:	d011      	beq.n	80054f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f042 0201 	orr.w	r2, r2, #1
 80054e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054e4:	e008      	b.n	80054f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f042 0201 	orr.w	r2, r2, #1
 80054f4:	601a      	str	r2, [r3, #0]
 80054f6:	e000      	b.n	80054fa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3714      	adds	r7, #20
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr
 8005508:	40012c00 	.word	0x40012c00
 800550c:	40000400 	.word	0x40000400
 8005510:	40000800 	.word	0x40000800
 8005514:	40000c00 	.word	0x40000c00
 8005518:	40013400 	.word	0x40013400
 800551c:	40014000 	.word	0x40014000
 8005520:	00010007 	.word	0x00010007

08005524 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e049      	b.n	80055ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d106      	bne.n	8005550 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f841 	bl	80055d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	3304      	adds	r3, #4
 8005560:	4619      	mov	r1, r3
 8005562:	4610      	mov	r0, r2
 8005564:	f000 fd9e 	bl	80060a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80055d2:	b480      	push	{r7}
 80055d4:	b083      	sub	sp, #12
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055da:	bf00      	nop
 80055dc:	370c      	adds	r7, #12
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
	...

080055e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d109      	bne.n	800560c <HAL_TIM_PWM_Start+0x24>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	2b01      	cmp	r3, #1
 8005602:	bf14      	ite	ne
 8005604:	2301      	movne	r3, #1
 8005606:	2300      	moveq	r3, #0
 8005608:	b2db      	uxtb	r3, r3
 800560a:	e03c      	b.n	8005686 <HAL_TIM_PWM_Start+0x9e>
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	2b04      	cmp	r3, #4
 8005610:	d109      	bne.n	8005626 <HAL_TIM_PWM_Start+0x3e>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b01      	cmp	r3, #1
 800561c:	bf14      	ite	ne
 800561e:	2301      	movne	r3, #1
 8005620:	2300      	moveq	r3, #0
 8005622:	b2db      	uxtb	r3, r3
 8005624:	e02f      	b.n	8005686 <HAL_TIM_PWM_Start+0x9e>
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	2b08      	cmp	r3, #8
 800562a:	d109      	bne.n	8005640 <HAL_TIM_PWM_Start+0x58>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005632:	b2db      	uxtb	r3, r3
 8005634:	2b01      	cmp	r3, #1
 8005636:	bf14      	ite	ne
 8005638:	2301      	movne	r3, #1
 800563a:	2300      	moveq	r3, #0
 800563c:	b2db      	uxtb	r3, r3
 800563e:	e022      	b.n	8005686 <HAL_TIM_PWM_Start+0x9e>
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	2b0c      	cmp	r3, #12
 8005644:	d109      	bne.n	800565a <HAL_TIM_PWM_Start+0x72>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800564c:	b2db      	uxtb	r3, r3
 800564e:	2b01      	cmp	r3, #1
 8005650:	bf14      	ite	ne
 8005652:	2301      	movne	r3, #1
 8005654:	2300      	moveq	r3, #0
 8005656:	b2db      	uxtb	r3, r3
 8005658:	e015      	b.n	8005686 <HAL_TIM_PWM_Start+0x9e>
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	2b10      	cmp	r3, #16
 800565e:	d109      	bne.n	8005674 <HAL_TIM_PWM_Start+0x8c>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005666:	b2db      	uxtb	r3, r3
 8005668:	2b01      	cmp	r3, #1
 800566a:	bf14      	ite	ne
 800566c:	2301      	movne	r3, #1
 800566e:	2300      	moveq	r3, #0
 8005670:	b2db      	uxtb	r3, r3
 8005672:	e008      	b.n	8005686 <HAL_TIM_PWM_Start+0x9e>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b01      	cmp	r3, #1
 800567e:	bf14      	ite	ne
 8005680:	2301      	movne	r3, #1
 8005682:	2300      	moveq	r3, #0
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d001      	beq.n	800568e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e09c      	b.n	80057c8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d104      	bne.n	800569e <HAL_TIM_PWM_Start+0xb6>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800569c:	e023      	b.n	80056e6 <HAL_TIM_PWM_Start+0xfe>
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	2b04      	cmp	r3, #4
 80056a2:	d104      	bne.n	80056ae <HAL_TIM_PWM_Start+0xc6>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056ac:	e01b      	b.n	80056e6 <HAL_TIM_PWM_Start+0xfe>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2b08      	cmp	r3, #8
 80056b2:	d104      	bne.n	80056be <HAL_TIM_PWM_Start+0xd6>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056bc:	e013      	b.n	80056e6 <HAL_TIM_PWM_Start+0xfe>
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b0c      	cmp	r3, #12
 80056c2:	d104      	bne.n	80056ce <HAL_TIM_PWM_Start+0xe6>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056cc:	e00b      	b.n	80056e6 <HAL_TIM_PWM_Start+0xfe>
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	2b10      	cmp	r3, #16
 80056d2:	d104      	bne.n	80056de <HAL_TIM_PWM_Start+0xf6>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2202      	movs	r2, #2
 80056d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056dc:	e003      	b.n	80056e6 <HAL_TIM_PWM_Start+0xfe>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2202      	movs	r2, #2
 80056e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2201      	movs	r2, #1
 80056ec:	6839      	ldr	r1, [r7, #0]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f001 f8ee 	bl	80068d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a35      	ldr	r2, [pc, #212]	@ (80057d0 <HAL_TIM_PWM_Start+0x1e8>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d013      	beq.n	8005726 <HAL_TIM_PWM_Start+0x13e>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a34      	ldr	r2, [pc, #208]	@ (80057d4 <HAL_TIM_PWM_Start+0x1ec>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d00e      	beq.n	8005726 <HAL_TIM_PWM_Start+0x13e>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a32      	ldr	r2, [pc, #200]	@ (80057d8 <HAL_TIM_PWM_Start+0x1f0>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d009      	beq.n	8005726 <HAL_TIM_PWM_Start+0x13e>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a31      	ldr	r2, [pc, #196]	@ (80057dc <HAL_TIM_PWM_Start+0x1f4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d004      	beq.n	8005726 <HAL_TIM_PWM_Start+0x13e>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a2f      	ldr	r2, [pc, #188]	@ (80057e0 <HAL_TIM_PWM_Start+0x1f8>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d101      	bne.n	800572a <HAL_TIM_PWM_Start+0x142>
 8005726:	2301      	movs	r3, #1
 8005728:	e000      	b.n	800572c <HAL_TIM_PWM_Start+0x144>
 800572a:	2300      	movs	r3, #0
 800572c:	2b00      	cmp	r3, #0
 800572e:	d007      	beq.n	8005740 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800573e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a22      	ldr	r2, [pc, #136]	@ (80057d0 <HAL_TIM_PWM_Start+0x1e8>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d01d      	beq.n	8005786 <HAL_TIM_PWM_Start+0x19e>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005752:	d018      	beq.n	8005786 <HAL_TIM_PWM_Start+0x19e>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a22      	ldr	r2, [pc, #136]	@ (80057e4 <HAL_TIM_PWM_Start+0x1fc>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d013      	beq.n	8005786 <HAL_TIM_PWM_Start+0x19e>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a21      	ldr	r2, [pc, #132]	@ (80057e8 <HAL_TIM_PWM_Start+0x200>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d00e      	beq.n	8005786 <HAL_TIM_PWM_Start+0x19e>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a1f      	ldr	r2, [pc, #124]	@ (80057ec <HAL_TIM_PWM_Start+0x204>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d009      	beq.n	8005786 <HAL_TIM_PWM_Start+0x19e>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a17      	ldr	r2, [pc, #92]	@ (80057d4 <HAL_TIM_PWM_Start+0x1ec>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d004      	beq.n	8005786 <HAL_TIM_PWM_Start+0x19e>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a15      	ldr	r2, [pc, #84]	@ (80057d8 <HAL_TIM_PWM_Start+0x1f0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d115      	bne.n	80057b2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	689a      	ldr	r2, [r3, #8]
 800578c:	4b18      	ldr	r3, [pc, #96]	@ (80057f0 <HAL_TIM_PWM_Start+0x208>)
 800578e:	4013      	ands	r3, r2
 8005790:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2b06      	cmp	r3, #6
 8005796:	d015      	beq.n	80057c4 <HAL_TIM_PWM_Start+0x1dc>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800579e:	d011      	beq.n	80057c4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f042 0201 	orr.w	r2, r2, #1
 80057ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b0:	e008      	b.n	80057c4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f042 0201 	orr.w	r2, r2, #1
 80057c0:	601a      	str	r2, [r3, #0]
 80057c2:	e000      	b.n	80057c6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	40012c00 	.word	0x40012c00
 80057d4:	40013400 	.word	0x40013400
 80057d8:	40014000 	.word	0x40014000
 80057dc:	40014400 	.word	0x40014400
 80057e0:	40014800 	.word	0x40014800
 80057e4:	40000400 	.word	0x40000400
 80057e8:	40000800 	.word	0x40000800
 80057ec:	40000c00 	.word	0x40000c00
 80057f0:	00010007 	.word	0x00010007

080057f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d101      	bne.n	8005808 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e097      	b.n	8005938 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800580e:	b2db      	uxtb	r3, r3
 8005810:	2b00      	cmp	r3, #0
 8005812:	d106      	bne.n	8005822 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7fc fae5 	bl	8001dec <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2202      	movs	r2, #2
 8005826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	6812      	ldr	r2, [r2, #0]
 8005834:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005838:	f023 0307 	bic.w	r3, r3, #7
 800583c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	3304      	adds	r3, #4
 8005846:	4619      	mov	r1, r3
 8005848:	4610      	mov	r0, r2
 800584a:	f000 fc2b 	bl	80060a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	699b      	ldr	r3, [r3, #24]
 800585c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	4313      	orrs	r3, r2
 800586e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005876:	f023 0303 	bic.w	r3, r3, #3
 800587a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	689a      	ldr	r2, [r3, #8]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	021b      	lsls	r3, r3, #8
 8005886:	4313      	orrs	r3, r2
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005894:	f023 030c 	bic.w	r3, r3, #12
 8005898:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	68da      	ldr	r2, [r3, #12]
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	69db      	ldr	r3, [r3, #28]
 80058ae:	021b      	lsls	r3, r3, #8
 80058b0:	4313      	orrs	r3, r2
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	011a      	lsls	r2, r3, #4
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	031b      	lsls	r3, r3, #12
 80058c4:	4313      	orrs	r3, r2
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80058d2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80058da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	685a      	ldr	r2, [r3, #4]
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	011b      	lsls	r3, r3, #4
 80058e6:	4313      	orrs	r3, r2
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	697a      	ldr	r2, [r7, #20]
 80058f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	693a      	ldr	r2, [r7, #16]
 80058fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2201      	movs	r2, #1
 800590a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3718      	adds	r7, #24
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005950:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005958:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005960:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005968:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d110      	bne.n	8005992 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005970:	7bfb      	ldrb	r3, [r7, #15]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d102      	bne.n	800597c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005976:	7b7b      	ldrb	r3, [r7, #13]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d001      	beq.n	8005980 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e089      	b.n	8005a94 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2202      	movs	r2, #2
 8005984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005990:	e031      	b.n	80059f6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b04      	cmp	r3, #4
 8005996:	d110      	bne.n	80059ba <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005998:	7bbb      	ldrb	r3, [r7, #14]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d102      	bne.n	80059a4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800599e:	7b3b      	ldrb	r3, [r7, #12]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d001      	beq.n	80059a8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e075      	b.n	8005a94 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2202      	movs	r2, #2
 80059ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059b8:	e01d      	b.n	80059f6 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059ba:	7bfb      	ldrb	r3, [r7, #15]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d108      	bne.n	80059d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059c0:	7bbb      	ldrb	r3, [r7, #14]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d105      	bne.n	80059d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059c6:	7b7b      	ldrb	r3, [r7, #13]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d102      	bne.n	80059d2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059cc:	7b3b      	ldrb	r3, [r7, #12]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d001      	beq.n	80059d6 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e05e      	b.n	8005a94 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2202      	movs	r2, #2
 80059da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2202      	movs	r2, #2
 80059e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2202      	movs	r2, #2
 80059ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2202      	movs	r2, #2
 80059f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d003      	beq.n	8005a04 <HAL_TIM_Encoder_Start_IT+0xc4>
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2b04      	cmp	r3, #4
 8005a00:	d010      	beq.n	8005a24 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005a02:	e01f      	b.n	8005a44 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f000 ff5f 	bl	80068d0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68da      	ldr	r2, [r3, #12]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0202 	orr.w	r2, r2, #2
 8005a20:	60da      	str	r2, [r3, #12]
      break;
 8005a22:	e02e      	b.n	8005a82 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	2104      	movs	r1, #4
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f000 ff4f 	bl	80068d0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	68da      	ldr	r2, [r3, #12]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f042 0204 	orr.w	r2, r2, #4
 8005a40:	60da      	str	r2, [r3, #12]
      break;
 8005a42:	e01e      	b.n	8005a82 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 ff3f 	bl	80068d0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	2201      	movs	r2, #1
 8005a58:	2104      	movs	r1, #4
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f000 ff38 	bl	80068d0 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f042 0202 	orr.w	r2, r2, #2
 8005a6e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68da      	ldr	r2, [r3, #12]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f042 0204 	orr.w	r2, r2, #4
 8005a7e:	60da      	str	r2, [r3, #12]
      break;
 8005a80:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f042 0201 	orr.w	r2, r2, #1
 8005a90:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d020      	beq.n	8005b00 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f003 0302 	and.w	r3, r3, #2
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d01b      	beq.n	8005b00 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f06f 0202 	mvn.w	r2, #2
 8005ad0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	f003 0303 	and.w	r3, r3, #3
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d003      	beq.n	8005aee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7fb fa82 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8005aec:	e005      	b.n	8005afa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 fab9 	bl	8006066 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 fac0 	bl	800607a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d020      	beq.n	8005b4c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f003 0304 	and.w	r3, r3, #4
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d01b      	beq.n	8005b4c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f06f 0204 	mvn.w	r2, #4
 8005b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2202      	movs	r2, #2
 8005b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d003      	beq.n	8005b3a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f7fb fa5c 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8005b38:	e005      	b.n	8005b46 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 fa93 	bl	8006066 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 fa9a 	bl	800607a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	f003 0308 	and.w	r3, r3, #8
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d020      	beq.n	8005b98 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f003 0308 	and.w	r3, r3, #8
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d01b      	beq.n	8005b98 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f06f 0208 	mvn.w	r2, #8
 8005b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2204      	movs	r2, #4
 8005b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	69db      	ldr	r3, [r3, #28]
 8005b76:	f003 0303 	and.w	r3, r3, #3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d003      	beq.n	8005b86 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f7fb fa36 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8005b84:	e005      	b.n	8005b92 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 fa6d 	bl	8006066 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 fa74 	bl	800607a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	f003 0310 	and.w	r3, r3, #16
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d020      	beq.n	8005be4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f003 0310 	and.w	r3, r3, #16
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d01b      	beq.n	8005be4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f06f 0210 	mvn.w	r2, #16
 8005bb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2208      	movs	r2, #8
 8005bba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	69db      	ldr	r3, [r3, #28]
 8005bc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d003      	beq.n	8005bd2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f7fb fa10 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8005bd0:	e005      	b.n	8005bde <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 fa47 	bl	8006066 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f000 fa4e 	bl	800607a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00c      	beq.n	8005c08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f003 0301 	and.w	r3, r3, #1
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d007      	beq.n	8005c08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f06f 0201 	mvn.w	r2, #1
 8005c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7fb fa18 	bl	8001038 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d104      	bne.n	8005c1c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d00c      	beq.n	8005c36 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d007      	beq.n	8005c36 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f001 f83d 	bl	8006cb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00c      	beq.n	8005c5a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d007      	beq.n	8005c5a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f001 f835 	bl	8006cc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d00c      	beq.n	8005c7e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d007      	beq.n	8005c7e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f000 fa08 	bl	800608e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	f003 0320 	and.w	r3, r3, #32
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d00c      	beq.n	8005ca2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f003 0320 	and.w	r3, r3, #32
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d007      	beq.n	8005ca2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f06f 0220 	mvn.w	r2, #32
 8005c9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f000 fffd 	bl	8006c9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ca2:	bf00      	nop
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
	...

08005cac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b086      	sub	sp, #24
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d101      	bne.n	8005cca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	e0ff      	b.n	8005eca <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b14      	cmp	r3, #20
 8005cd6:	f200 80f0 	bhi.w	8005eba <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005cda:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce0:	08005d35 	.word	0x08005d35
 8005ce4:	08005ebb 	.word	0x08005ebb
 8005ce8:	08005ebb 	.word	0x08005ebb
 8005cec:	08005ebb 	.word	0x08005ebb
 8005cf0:	08005d75 	.word	0x08005d75
 8005cf4:	08005ebb 	.word	0x08005ebb
 8005cf8:	08005ebb 	.word	0x08005ebb
 8005cfc:	08005ebb 	.word	0x08005ebb
 8005d00:	08005db7 	.word	0x08005db7
 8005d04:	08005ebb 	.word	0x08005ebb
 8005d08:	08005ebb 	.word	0x08005ebb
 8005d0c:	08005ebb 	.word	0x08005ebb
 8005d10:	08005df7 	.word	0x08005df7
 8005d14:	08005ebb 	.word	0x08005ebb
 8005d18:	08005ebb 	.word	0x08005ebb
 8005d1c:	08005ebb 	.word	0x08005ebb
 8005d20:	08005e39 	.word	0x08005e39
 8005d24:	08005ebb 	.word	0x08005ebb
 8005d28:	08005ebb 	.word	0x08005ebb
 8005d2c:	08005ebb 	.word	0x08005ebb
 8005d30:	08005e79 	.word	0x08005e79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68b9      	ldr	r1, [r7, #8]
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f000 fa58 	bl	80061f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	699a      	ldr	r2, [r3, #24]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f042 0208 	orr.w	r2, r2, #8
 8005d4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0204 	bic.w	r2, r2, #4
 8005d5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6999      	ldr	r1, [r3, #24]
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	691a      	ldr	r2, [r3, #16]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	619a      	str	r2, [r3, #24]
      break;
 8005d72:	e0a5      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68b9      	ldr	r1, [r7, #8]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fac8 	bl	8006310 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	699a      	ldr	r2, [r3, #24]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	699a      	ldr	r2, [r3, #24]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6999      	ldr	r1, [r3, #24]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	021a      	lsls	r2, r3, #8
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	430a      	orrs	r2, r1
 8005db2:	619a      	str	r2, [r3, #24]
      break;
 8005db4:	e084      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68b9      	ldr	r1, [r7, #8]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f000 fb31 	bl	8006424 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	69da      	ldr	r2, [r3, #28]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0208 	orr.w	r2, r2, #8
 8005dd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	69da      	ldr	r2, [r3, #28]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0204 	bic.w	r2, r2, #4
 8005de0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69d9      	ldr	r1, [r3, #28]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	691a      	ldr	r2, [r3, #16]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	61da      	str	r2, [r3, #28]
      break;
 8005df4:	e064      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68b9      	ldr	r1, [r7, #8]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 fb99 	bl	8006534 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	69da      	ldr	r2, [r3, #28]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	69da      	ldr	r2, [r3, #28]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69d9      	ldr	r1, [r3, #28]
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	021a      	lsls	r2, r3, #8
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	61da      	str	r2, [r3, #28]
      break;
 8005e36:	e043      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68b9      	ldr	r1, [r7, #8]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f000 fbe2 	bl	8006608 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f042 0208 	orr.w	r2, r2, #8
 8005e52:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f022 0204 	bic.w	r2, r2, #4
 8005e62:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	691a      	ldr	r2, [r3, #16]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005e76:	e023      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68b9      	ldr	r1, [r7, #8]
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f000 fc26 	bl	80066d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e92:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ea2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	021a      	lsls	r2, r3, #8
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	430a      	orrs	r2, r1
 8005eb6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005eb8:	e002      	b.n	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	75fb      	strb	r3, [r7, #23]
      break;
 8005ebe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ec8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3718      	adds	r7, #24
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop

08005ed4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b084      	sub	sp, #16
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_TIM_ConfigClockSource+0x1c>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e0b6      	b.n	800605e <HAL_TIM_ConfigClockSource+0x18a>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f2c:	d03e      	beq.n	8005fac <HAL_TIM_ConfigClockSource+0xd8>
 8005f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f32:	f200 8087 	bhi.w	8006044 <HAL_TIM_ConfigClockSource+0x170>
 8005f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f3a:	f000 8086 	beq.w	800604a <HAL_TIM_ConfigClockSource+0x176>
 8005f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f42:	d87f      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x170>
 8005f44:	2b70      	cmp	r3, #112	@ 0x70
 8005f46:	d01a      	beq.n	8005f7e <HAL_TIM_ConfigClockSource+0xaa>
 8005f48:	2b70      	cmp	r3, #112	@ 0x70
 8005f4a:	d87b      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x170>
 8005f4c:	2b60      	cmp	r3, #96	@ 0x60
 8005f4e:	d050      	beq.n	8005ff2 <HAL_TIM_ConfigClockSource+0x11e>
 8005f50:	2b60      	cmp	r3, #96	@ 0x60
 8005f52:	d877      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x170>
 8005f54:	2b50      	cmp	r3, #80	@ 0x50
 8005f56:	d03c      	beq.n	8005fd2 <HAL_TIM_ConfigClockSource+0xfe>
 8005f58:	2b50      	cmp	r3, #80	@ 0x50
 8005f5a:	d873      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x170>
 8005f5c:	2b40      	cmp	r3, #64	@ 0x40
 8005f5e:	d058      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x13e>
 8005f60:	2b40      	cmp	r3, #64	@ 0x40
 8005f62:	d86f      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x170>
 8005f64:	2b30      	cmp	r3, #48	@ 0x30
 8005f66:	d064      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0x15e>
 8005f68:	2b30      	cmp	r3, #48	@ 0x30
 8005f6a:	d86b      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x170>
 8005f6c:	2b20      	cmp	r3, #32
 8005f6e:	d060      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0x15e>
 8005f70:	2b20      	cmp	r3, #32
 8005f72:	d867      	bhi.n	8006044 <HAL_TIM_ConfigClockSource+0x170>
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d05c      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0x15e>
 8005f78:	2b10      	cmp	r3, #16
 8005f7a:	d05a      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0x15e>
 8005f7c:	e062      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f8e:	f000 fc7f 	bl	8006890 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005fa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	609a      	str	r2, [r3, #8]
      break;
 8005faa:	e04f      	b.n	800604c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fbc:	f000 fc68 	bl	8006890 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fce:	609a      	str	r2, [r3, #8]
      break;
 8005fd0:	e03c      	b.n	800604c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f000 fbdc 	bl	800679c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2150      	movs	r1, #80	@ 0x50
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 fc35 	bl	800685a <TIM_ITRx_SetConfig>
      break;
 8005ff0:	e02c      	b.n	800604c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ffe:	461a      	mov	r2, r3
 8006000:	f000 fbfb 	bl	80067fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2160      	movs	r1, #96	@ 0x60
 800600a:	4618      	mov	r0, r3
 800600c:	f000 fc25 	bl	800685a <TIM_ITRx_SetConfig>
      break;
 8006010:	e01c      	b.n	800604c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800601e:	461a      	mov	r2, r3
 8006020:	f000 fbbc 	bl	800679c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2140      	movs	r1, #64	@ 0x40
 800602a:	4618      	mov	r0, r3
 800602c:	f000 fc15 	bl	800685a <TIM_ITRx_SetConfig>
      break;
 8006030:	e00c      	b.n	800604c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4619      	mov	r1, r3
 800603c:	4610      	mov	r0, r2
 800603e:	f000 fc0c 	bl	800685a <TIM_ITRx_SetConfig>
      break;
 8006042:	e003      	b.n	800604c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	73fb      	strb	r3, [r7, #15]
      break;
 8006048:	e000      	b.n	800604c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800604a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800605c:	7bfb      	ldrb	r3, [r7, #15]
}
 800605e:	4618      	mov	r0, r3
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}

08006066 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006066:	b480      	push	{r7}
 8006068:	b083      	sub	sp, #12
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800606e:	bf00      	nop
 8006070:	370c      	adds	r7, #12
 8006072:	46bd      	mov	sp, r7
 8006074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006078:	4770      	bx	lr

0800607a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800607a:	b480      	push	{r7}
 800607c:	b083      	sub	sp, #12
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006082:	bf00      	nop
 8006084:	370c      	adds	r7, #12
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr

0800608e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800608e:	b480      	push	{r7}
 8006090:	b083      	sub	sp, #12
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006096:	bf00      	nop
 8006098:	370c      	adds	r7, #12
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
	...

080060a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a46      	ldr	r2, [pc, #280]	@ (80061d0 <TIM_Base_SetConfig+0x12c>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d013      	beq.n	80060e4 <TIM_Base_SetConfig+0x40>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060c2:	d00f      	beq.n	80060e4 <TIM_Base_SetConfig+0x40>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a43      	ldr	r2, [pc, #268]	@ (80061d4 <TIM_Base_SetConfig+0x130>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d00b      	beq.n	80060e4 <TIM_Base_SetConfig+0x40>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a42      	ldr	r2, [pc, #264]	@ (80061d8 <TIM_Base_SetConfig+0x134>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d007      	beq.n	80060e4 <TIM_Base_SetConfig+0x40>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a41      	ldr	r2, [pc, #260]	@ (80061dc <TIM_Base_SetConfig+0x138>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d003      	beq.n	80060e4 <TIM_Base_SetConfig+0x40>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4a40      	ldr	r2, [pc, #256]	@ (80061e0 <TIM_Base_SetConfig+0x13c>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d108      	bne.n	80060f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a35      	ldr	r2, [pc, #212]	@ (80061d0 <TIM_Base_SetConfig+0x12c>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d01f      	beq.n	800613e <TIM_Base_SetConfig+0x9a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006104:	d01b      	beq.n	800613e <TIM_Base_SetConfig+0x9a>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a32      	ldr	r2, [pc, #200]	@ (80061d4 <TIM_Base_SetConfig+0x130>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d017      	beq.n	800613e <TIM_Base_SetConfig+0x9a>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a31      	ldr	r2, [pc, #196]	@ (80061d8 <TIM_Base_SetConfig+0x134>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d013      	beq.n	800613e <TIM_Base_SetConfig+0x9a>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a30      	ldr	r2, [pc, #192]	@ (80061dc <TIM_Base_SetConfig+0x138>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d00f      	beq.n	800613e <TIM_Base_SetConfig+0x9a>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a2f      	ldr	r2, [pc, #188]	@ (80061e0 <TIM_Base_SetConfig+0x13c>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d00b      	beq.n	800613e <TIM_Base_SetConfig+0x9a>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a2e      	ldr	r2, [pc, #184]	@ (80061e4 <TIM_Base_SetConfig+0x140>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d007      	beq.n	800613e <TIM_Base_SetConfig+0x9a>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a2d      	ldr	r2, [pc, #180]	@ (80061e8 <TIM_Base_SetConfig+0x144>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d003      	beq.n	800613e <TIM_Base_SetConfig+0x9a>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a2c      	ldr	r2, [pc, #176]	@ (80061ec <TIM_Base_SetConfig+0x148>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d108      	bne.n	8006150 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006144:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	4313      	orrs	r3, r2
 800614e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	695b      	ldr	r3, [r3, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68fa      	ldr	r2, [r7, #12]
 8006162:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	689a      	ldr	r2, [r3, #8]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a16      	ldr	r2, [pc, #88]	@ (80061d0 <TIM_Base_SetConfig+0x12c>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d00f      	beq.n	800619c <TIM_Base_SetConfig+0xf8>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a18      	ldr	r2, [pc, #96]	@ (80061e0 <TIM_Base_SetConfig+0x13c>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d00b      	beq.n	800619c <TIM_Base_SetConfig+0xf8>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a17      	ldr	r2, [pc, #92]	@ (80061e4 <TIM_Base_SetConfig+0x140>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d007      	beq.n	800619c <TIM_Base_SetConfig+0xf8>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a16      	ldr	r2, [pc, #88]	@ (80061e8 <TIM_Base_SetConfig+0x144>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d003      	beq.n	800619c <TIM_Base_SetConfig+0xf8>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a15      	ldr	r2, [pc, #84]	@ (80061ec <TIM_Base_SetConfig+0x148>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d103      	bne.n	80061a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	691a      	ldr	r2, [r3, #16]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2201      	movs	r2, #1
 80061a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	f003 0301 	and.w	r3, r3, #1
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d105      	bne.n	80061c2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	f023 0201 	bic.w	r2, r3, #1
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	611a      	str	r2, [r3, #16]
  }
}
 80061c2:	bf00      	nop
 80061c4:	3714      	adds	r7, #20
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	40012c00 	.word	0x40012c00
 80061d4:	40000400 	.word	0x40000400
 80061d8:	40000800 	.word	0x40000800
 80061dc:	40000c00 	.word	0x40000c00
 80061e0:	40013400 	.word	0x40013400
 80061e4:	40014000 	.word	0x40014000
 80061e8:	40014400 	.word	0x40014400
 80061ec:	40014800 	.word	0x40014800

080061f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b087      	sub	sp, #28
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	f023 0201 	bic.w	r2, r3, #1
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	699b      	ldr	r3, [r3, #24]
 8006216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800621e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0303 	bic.w	r3, r3, #3
 800622a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f023 0302 	bic.w	r3, r3, #2
 800623c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	4313      	orrs	r3, r2
 8006246:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a2c      	ldr	r2, [pc, #176]	@ (80062fc <TIM_OC1_SetConfig+0x10c>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d00f      	beq.n	8006270 <TIM_OC1_SetConfig+0x80>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a2b      	ldr	r2, [pc, #172]	@ (8006300 <TIM_OC1_SetConfig+0x110>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d00b      	beq.n	8006270 <TIM_OC1_SetConfig+0x80>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a2a      	ldr	r2, [pc, #168]	@ (8006304 <TIM_OC1_SetConfig+0x114>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d007      	beq.n	8006270 <TIM_OC1_SetConfig+0x80>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a29      	ldr	r2, [pc, #164]	@ (8006308 <TIM_OC1_SetConfig+0x118>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d003      	beq.n	8006270 <TIM_OC1_SetConfig+0x80>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a28      	ldr	r2, [pc, #160]	@ (800630c <TIM_OC1_SetConfig+0x11c>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d10c      	bne.n	800628a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	f023 0308 	bic.w	r3, r3, #8
 8006276:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f023 0304 	bic.w	r3, r3, #4
 8006288:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a1b      	ldr	r2, [pc, #108]	@ (80062fc <TIM_OC1_SetConfig+0x10c>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d00f      	beq.n	80062b2 <TIM_OC1_SetConfig+0xc2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a1a      	ldr	r2, [pc, #104]	@ (8006300 <TIM_OC1_SetConfig+0x110>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00b      	beq.n	80062b2 <TIM_OC1_SetConfig+0xc2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a19      	ldr	r2, [pc, #100]	@ (8006304 <TIM_OC1_SetConfig+0x114>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d007      	beq.n	80062b2 <TIM_OC1_SetConfig+0xc2>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a18      	ldr	r2, [pc, #96]	@ (8006308 <TIM_OC1_SetConfig+0x118>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d003      	beq.n	80062b2 <TIM_OC1_SetConfig+0xc2>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a17      	ldr	r2, [pc, #92]	@ (800630c <TIM_OC1_SetConfig+0x11c>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d111      	bne.n	80062d6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	695b      	ldr	r3, [r3, #20]
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	685a      	ldr	r2, [r3, #4]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	621a      	str	r2, [r3, #32]
}
 80062f0:	bf00      	nop
 80062f2:	371c      	adds	r7, #28
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr
 80062fc:	40012c00 	.word	0x40012c00
 8006300:	40013400 	.word	0x40013400
 8006304:	40014000 	.word	0x40014000
 8006308:	40014400 	.word	0x40014400
 800630c:	40014800 	.word	0x40014800

08006310 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006310:	b480      	push	{r7}
 8006312:	b087      	sub	sp, #28
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	f023 0210 	bic.w	r2, r3, #16
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800633e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800634a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	021b      	lsls	r3, r3, #8
 8006352:	68fa      	ldr	r2, [r7, #12]
 8006354:	4313      	orrs	r3, r2
 8006356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f023 0320 	bic.w	r3, r3, #32
 800635e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	011b      	lsls	r3, r3, #4
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	4313      	orrs	r3, r2
 800636a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a28      	ldr	r2, [pc, #160]	@ (8006410 <TIM_OC2_SetConfig+0x100>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d003      	beq.n	800637c <TIM_OC2_SetConfig+0x6c>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a27      	ldr	r2, [pc, #156]	@ (8006414 <TIM_OC2_SetConfig+0x104>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d10d      	bne.n	8006398 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	011b      	lsls	r3, r3, #4
 800638a:	697a      	ldr	r2, [r7, #20]
 800638c:	4313      	orrs	r3, r2
 800638e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006396:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a1d      	ldr	r2, [pc, #116]	@ (8006410 <TIM_OC2_SetConfig+0x100>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d00f      	beq.n	80063c0 <TIM_OC2_SetConfig+0xb0>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a1c      	ldr	r2, [pc, #112]	@ (8006414 <TIM_OC2_SetConfig+0x104>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d00b      	beq.n	80063c0 <TIM_OC2_SetConfig+0xb0>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006418 <TIM_OC2_SetConfig+0x108>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d007      	beq.n	80063c0 <TIM_OC2_SetConfig+0xb0>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a1a      	ldr	r2, [pc, #104]	@ (800641c <TIM_OC2_SetConfig+0x10c>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d003      	beq.n	80063c0 <TIM_OC2_SetConfig+0xb0>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a19      	ldr	r2, [pc, #100]	@ (8006420 <TIM_OC2_SetConfig+0x110>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d113      	bne.n	80063e8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	695b      	ldr	r3, [r3, #20]
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	693a      	ldr	r2, [r7, #16]
 80063ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	697a      	ldr	r2, [r7, #20]
 8006400:	621a      	str	r2, [r3, #32]
}
 8006402:	bf00      	nop
 8006404:	371c      	adds	r7, #28
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	40012c00 	.word	0x40012c00
 8006414:	40013400 	.word	0x40013400
 8006418:	40014000 	.word	0x40014000
 800641c:	40014400 	.word	0x40014400
 8006420:	40014800 	.word	0x40014800

08006424 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006424:	b480      	push	{r7}
 8006426:	b087      	sub	sp, #28
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a1b      	ldr	r3, [r3, #32]
 8006438:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	69db      	ldr	r3, [r3, #28]
 800644a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0303 	bic.w	r3, r3, #3
 800645e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006470:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	021b      	lsls	r3, r3, #8
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	4313      	orrs	r3, r2
 800647c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a27      	ldr	r2, [pc, #156]	@ (8006520 <TIM_OC3_SetConfig+0xfc>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d003      	beq.n	800648e <TIM_OC3_SetConfig+0x6a>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a26      	ldr	r2, [pc, #152]	@ (8006524 <TIM_OC3_SetConfig+0x100>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d10d      	bne.n	80064aa <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006494:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	021b      	lsls	r3, r3, #8
 800649c:	697a      	ldr	r2, [r7, #20]
 800649e:	4313      	orrs	r3, r2
 80064a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a1c      	ldr	r2, [pc, #112]	@ (8006520 <TIM_OC3_SetConfig+0xfc>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d00f      	beq.n	80064d2 <TIM_OC3_SetConfig+0xae>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006524 <TIM_OC3_SetConfig+0x100>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d00b      	beq.n	80064d2 <TIM_OC3_SetConfig+0xae>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a1a      	ldr	r2, [pc, #104]	@ (8006528 <TIM_OC3_SetConfig+0x104>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d007      	beq.n	80064d2 <TIM_OC3_SetConfig+0xae>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a19      	ldr	r2, [pc, #100]	@ (800652c <TIM_OC3_SetConfig+0x108>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d003      	beq.n	80064d2 <TIM_OC3_SetConfig+0xae>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a18      	ldr	r2, [pc, #96]	@ (8006530 <TIM_OC3_SetConfig+0x10c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d113      	bne.n	80064fa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80064e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	011b      	lsls	r3, r3, #4
 80064f4:	693a      	ldr	r2, [r7, #16]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	621a      	str	r2, [r3, #32]
}
 8006514:	bf00      	nop
 8006516:	371c      	adds	r7, #28
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr
 8006520:	40012c00 	.word	0x40012c00
 8006524:	40013400 	.word	0x40013400
 8006528:	40014000 	.word	0x40014000
 800652c:	40014400 	.word	0x40014400
 8006530:	40014800 	.word	0x40014800

08006534 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006534:	b480      	push	{r7}
 8006536:	b087      	sub	sp, #28
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a1b      	ldr	r3, [r3, #32]
 8006542:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a1b      	ldr	r3, [r3, #32]
 8006548:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	69db      	ldr	r3, [r3, #28]
 800655a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006562:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800656e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	021b      	lsls	r3, r3, #8
 8006576:	68fa      	ldr	r2, [r7, #12]
 8006578:	4313      	orrs	r3, r2
 800657a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006582:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	031b      	lsls	r3, r3, #12
 800658a:	693a      	ldr	r2, [r7, #16]
 800658c:	4313      	orrs	r3, r2
 800658e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a18      	ldr	r2, [pc, #96]	@ (80065f4 <TIM_OC4_SetConfig+0xc0>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d00f      	beq.n	80065b8 <TIM_OC4_SetConfig+0x84>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a17      	ldr	r2, [pc, #92]	@ (80065f8 <TIM_OC4_SetConfig+0xc4>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d00b      	beq.n	80065b8 <TIM_OC4_SetConfig+0x84>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a16      	ldr	r2, [pc, #88]	@ (80065fc <TIM_OC4_SetConfig+0xc8>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d007      	beq.n	80065b8 <TIM_OC4_SetConfig+0x84>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a15      	ldr	r2, [pc, #84]	@ (8006600 <TIM_OC4_SetConfig+0xcc>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d003      	beq.n	80065b8 <TIM_OC4_SetConfig+0x84>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a14      	ldr	r2, [pc, #80]	@ (8006604 <TIM_OC4_SetConfig+0xd0>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d109      	bne.n	80065cc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	019b      	lsls	r3, r3, #6
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	697a      	ldr	r2, [r7, #20]
 80065d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	685a      	ldr	r2, [r3, #4]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	693a      	ldr	r2, [r7, #16]
 80065e4:	621a      	str	r2, [r3, #32]
}
 80065e6:	bf00      	nop
 80065e8:	371c      	adds	r7, #28
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	40012c00 	.word	0x40012c00
 80065f8:	40013400 	.word	0x40013400
 80065fc:	40014000 	.word	0x40014000
 8006600:	40014400 	.word	0x40014400
 8006604:	40014800 	.word	0x40014800

08006608 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006608:	b480      	push	{r7}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a1b      	ldr	r3, [r3, #32]
 800661c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800662e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800663a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	4313      	orrs	r3, r2
 8006644:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800664c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	041b      	lsls	r3, r3, #16
 8006654:	693a      	ldr	r2, [r7, #16]
 8006656:	4313      	orrs	r3, r2
 8006658:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a17      	ldr	r2, [pc, #92]	@ (80066bc <TIM_OC5_SetConfig+0xb4>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d00f      	beq.n	8006682 <TIM_OC5_SetConfig+0x7a>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a16      	ldr	r2, [pc, #88]	@ (80066c0 <TIM_OC5_SetConfig+0xb8>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d00b      	beq.n	8006682 <TIM_OC5_SetConfig+0x7a>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a15      	ldr	r2, [pc, #84]	@ (80066c4 <TIM_OC5_SetConfig+0xbc>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d007      	beq.n	8006682 <TIM_OC5_SetConfig+0x7a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a14      	ldr	r2, [pc, #80]	@ (80066c8 <TIM_OC5_SetConfig+0xc0>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d003      	beq.n	8006682 <TIM_OC5_SetConfig+0x7a>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a13      	ldr	r2, [pc, #76]	@ (80066cc <TIM_OC5_SetConfig+0xc4>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d109      	bne.n	8006696 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006688:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	695b      	ldr	r3, [r3, #20]
 800668e:	021b      	lsls	r3, r3, #8
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	4313      	orrs	r3, r2
 8006694:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	685a      	ldr	r2, [r3, #4]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	693a      	ldr	r2, [r7, #16]
 80066ae:	621a      	str	r2, [r3, #32]
}
 80066b0:	bf00      	nop
 80066b2:	371c      	adds	r7, #28
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	40012c00 	.word	0x40012c00
 80066c0:	40013400 	.word	0x40013400
 80066c4:	40014000 	.word	0x40014000
 80066c8:	40014400 	.word	0x40014400
 80066cc:	40014800 	.word	0x40014800

080066d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b087      	sub	sp, #28
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a1b      	ldr	r3, [r3, #32]
 80066de:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a1b      	ldr	r3, [r3, #32]
 80066e4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006702:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	021b      	lsls	r3, r3, #8
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006716:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	051b      	lsls	r3, r3, #20
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	4313      	orrs	r3, r2
 8006722:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a18      	ldr	r2, [pc, #96]	@ (8006788 <TIM_OC6_SetConfig+0xb8>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00f      	beq.n	800674c <TIM_OC6_SetConfig+0x7c>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a17      	ldr	r2, [pc, #92]	@ (800678c <TIM_OC6_SetConfig+0xbc>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d00b      	beq.n	800674c <TIM_OC6_SetConfig+0x7c>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a16      	ldr	r2, [pc, #88]	@ (8006790 <TIM_OC6_SetConfig+0xc0>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d007      	beq.n	800674c <TIM_OC6_SetConfig+0x7c>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a15      	ldr	r2, [pc, #84]	@ (8006794 <TIM_OC6_SetConfig+0xc4>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d003      	beq.n	800674c <TIM_OC6_SetConfig+0x7c>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a14      	ldr	r2, [pc, #80]	@ (8006798 <TIM_OC6_SetConfig+0xc8>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d109      	bne.n	8006760 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006752:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	029b      	lsls	r3, r3, #10
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	4313      	orrs	r3, r2
 800675e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	621a      	str	r2, [r3, #32]
}
 800677a:	bf00      	nop
 800677c:	371c      	adds	r7, #28
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	40012c00 	.word	0x40012c00
 800678c:	40013400 	.word	0x40013400
 8006790:	40014000 	.word	0x40014000
 8006794:	40014400 	.word	0x40014400
 8006798:	40014800 	.word	0x40014800

0800679c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800679c:	b480      	push	{r7}
 800679e:	b087      	sub	sp, #28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6a1b      	ldr	r3, [r3, #32]
 80067ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	f023 0201 	bic.w	r2, r3, #1
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80067c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	011b      	lsls	r3, r3, #4
 80067cc:	693a      	ldr	r2, [r7, #16]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	f023 030a 	bic.w	r3, r3, #10
 80067d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	4313      	orrs	r3, r2
 80067e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	621a      	str	r2, [r3, #32]
}
 80067ee:	bf00      	nop
 80067f0:	371c      	adds	r7, #28
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr

080067fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067fa:	b480      	push	{r7}
 80067fc:	b087      	sub	sp, #28
 80067fe:	af00      	add	r7, sp, #0
 8006800:	60f8      	str	r0, [r7, #12]
 8006802:	60b9      	str	r1, [r7, #8]
 8006804:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6a1b      	ldr	r3, [r3, #32]
 800680a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6a1b      	ldr	r3, [r3, #32]
 8006810:	f023 0210 	bic.w	r2, r3, #16
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	699b      	ldr	r3, [r3, #24]
 800681c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006824:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	031b      	lsls	r3, r3, #12
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	4313      	orrs	r3, r2
 800682e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006836:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	011b      	lsls	r3, r3, #4
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	4313      	orrs	r3, r2
 8006840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	621a      	str	r2, [r3, #32]
}
 800684e:	bf00      	nop
 8006850:	371c      	adds	r7, #28
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800685a:	b480      	push	{r7}
 800685c:	b085      	sub	sp, #20
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
 8006862:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006870:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006872:	683a      	ldr	r2, [r7, #0]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	4313      	orrs	r3, r2
 8006878:	f043 0307 	orr.w	r3, r3, #7
 800687c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	68fa      	ldr	r2, [r7, #12]
 8006882:	609a      	str	r2, [r3, #8]
}
 8006884:	bf00      	nop
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006890:	b480      	push	{r7}
 8006892:	b087      	sub	sp, #28
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
 800689c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	021a      	lsls	r2, r3, #8
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	431a      	orrs	r2, r3
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	697a      	ldr	r2, [r7, #20]
 80068c2:	609a      	str	r2, [r3, #8]
}
 80068c4:	bf00      	nop
 80068c6:	371c      	adds	r7, #28
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b087      	sub	sp, #28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	f003 031f 	and.w	r3, r3, #31
 80068e2:	2201      	movs	r2, #1
 80068e4:	fa02 f303 	lsl.w	r3, r2, r3
 80068e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6a1a      	ldr	r2, [r3, #32]
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	43db      	mvns	r3, r3
 80068f2:	401a      	ands	r2, r3
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6a1a      	ldr	r2, [r3, #32]
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	f003 031f 	and.w	r3, r3, #31
 8006902:	6879      	ldr	r1, [r7, #4]
 8006904:	fa01 f303 	lsl.w	r3, r1, r3
 8006908:	431a      	orrs	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	621a      	str	r2, [r3, #32]
}
 800690e:	bf00      	nop
 8006910:	371c      	adds	r7, #28
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
	...

0800691c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d109      	bne.n	8006940 <HAL_TIMEx_PWMN_Start+0x24>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006932:	b2db      	uxtb	r3, r3
 8006934:	2b01      	cmp	r3, #1
 8006936:	bf14      	ite	ne
 8006938:	2301      	movne	r3, #1
 800693a:	2300      	moveq	r3, #0
 800693c:	b2db      	uxtb	r3, r3
 800693e:	e022      	b.n	8006986 <HAL_TIMEx_PWMN_Start+0x6a>
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	2b04      	cmp	r3, #4
 8006944:	d109      	bne.n	800695a <HAL_TIMEx_PWMN_Start+0x3e>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800694c:	b2db      	uxtb	r3, r3
 800694e:	2b01      	cmp	r3, #1
 8006950:	bf14      	ite	ne
 8006952:	2301      	movne	r3, #1
 8006954:	2300      	moveq	r3, #0
 8006956:	b2db      	uxtb	r3, r3
 8006958:	e015      	b.n	8006986 <HAL_TIMEx_PWMN_Start+0x6a>
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	2b08      	cmp	r3, #8
 800695e:	d109      	bne.n	8006974 <HAL_TIMEx_PWMN_Start+0x58>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006966:	b2db      	uxtb	r3, r3
 8006968:	2b01      	cmp	r3, #1
 800696a:	bf14      	ite	ne
 800696c:	2301      	movne	r3, #1
 800696e:	2300      	moveq	r3, #0
 8006970:	b2db      	uxtb	r3, r3
 8006972:	e008      	b.n	8006986 <HAL_TIMEx_PWMN_Start+0x6a>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800697a:	b2db      	uxtb	r3, r3
 800697c:	2b01      	cmp	r3, #1
 800697e:	bf14      	ite	ne
 8006980:	2301      	movne	r3, #1
 8006982:	2300      	moveq	r3, #0
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b00      	cmp	r3, #0
 8006988:	d001      	beq.n	800698e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e06e      	b.n	8006a6c <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d104      	bne.n	800699e <HAL_TIMEx_PWMN_Start+0x82>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2202      	movs	r2, #2
 8006998:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800699c:	e013      	b.n	80069c6 <HAL_TIMEx_PWMN_Start+0xaa>
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	2b04      	cmp	r3, #4
 80069a2:	d104      	bne.n	80069ae <HAL_TIMEx_PWMN_Start+0x92>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2202      	movs	r2, #2
 80069a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80069ac:	e00b      	b.n	80069c6 <HAL_TIMEx_PWMN_Start+0xaa>
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	2b08      	cmp	r3, #8
 80069b2:	d104      	bne.n	80069be <HAL_TIMEx_PWMN_Start+0xa2>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80069bc:	e003      	b.n	80069c6 <HAL_TIMEx_PWMN_Start+0xaa>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2202      	movs	r2, #2
 80069c2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2204      	movs	r2, #4
 80069cc:	6839      	ldr	r1, [r7, #0]
 80069ce:	4618      	mov	r0, r3
 80069d0:	f000 f982 	bl	8006cd8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80069e2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a22      	ldr	r2, [pc, #136]	@ (8006a74 <HAL_TIMEx_PWMN_Start+0x158>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d01d      	beq.n	8006a2a <HAL_TIMEx_PWMN_Start+0x10e>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069f6:	d018      	beq.n	8006a2a <HAL_TIMEx_PWMN_Start+0x10e>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a1e      	ldr	r2, [pc, #120]	@ (8006a78 <HAL_TIMEx_PWMN_Start+0x15c>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d013      	beq.n	8006a2a <HAL_TIMEx_PWMN_Start+0x10e>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a1d      	ldr	r2, [pc, #116]	@ (8006a7c <HAL_TIMEx_PWMN_Start+0x160>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d00e      	beq.n	8006a2a <HAL_TIMEx_PWMN_Start+0x10e>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a1b      	ldr	r2, [pc, #108]	@ (8006a80 <HAL_TIMEx_PWMN_Start+0x164>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d009      	beq.n	8006a2a <HAL_TIMEx_PWMN_Start+0x10e>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a1a      	ldr	r2, [pc, #104]	@ (8006a84 <HAL_TIMEx_PWMN_Start+0x168>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d004      	beq.n	8006a2a <HAL_TIMEx_PWMN_Start+0x10e>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a18      	ldr	r2, [pc, #96]	@ (8006a88 <HAL_TIMEx_PWMN_Start+0x16c>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d115      	bne.n	8006a56 <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	4b16      	ldr	r3, [pc, #88]	@ (8006a8c <HAL_TIMEx_PWMN_Start+0x170>)
 8006a32:	4013      	ands	r3, r2
 8006a34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2b06      	cmp	r3, #6
 8006a3a:	d015      	beq.n	8006a68 <HAL_TIMEx_PWMN_Start+0x14c>
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a42:	d011      	beq.n	8006a68 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f042 0201 	orr.w	r2, r2, #1
 8006a52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a54:	e008      	b.n	8006a68 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f042 0201 	orr.w	r2, r2, #1
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	e000      	b.n	8006a6a <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a68:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	40012c00 	.word	0x40012c00
 8006a78:	40000400 	.word	0x40000400
 8006a7c:	40000800 	.word	0x40000800
 8006a80:	40000c00 	.word	0x40000c00
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40014000 	.word	0x40014000
 8006a8c:	00010007 	.word	0x00010007

08006a90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b085      	sub	sp, #20
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d101      	bne.n	8006aa8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006aa4:	2302      	movs	r3, #2
 8006aa6:	e068      	b.n	8006b7a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2202      	movs	r2, #2
 8006ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a2e      	ldr	r2, [pc, #184]	@ (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d004      	beq.n	8006adc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a2d      	ldr	r2, [pc, #180]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d108      	bne.n	8006aee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006ae2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006af4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a1e      	ldr	r2, [pc, #120]	@ (8006b88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d01d      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b1a:	d018      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a1b      	ldr	r2, [pc, #108]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d013      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a1a      	ldr	r2, [pc, #104]	@ (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d00e      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a18      	ldr	r2, [pc, #96]	@ (8006b98 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d009      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a13      	ldr	r2, [pc, #76]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d004      	beq.n	8006b4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a14      	ldr	r2, [pc, #80]	@ (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d10c      	bne.n	8006b68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b78:	2300      	movs	r3, #0
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3714      	adds	r7, #20
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	40012c00 	.word	0x40012c00
 8006b8c:	40013400 	.word	0x40013400
 8006b90:	40000400 	.word	0x40000400
 8006b94:	40000800 	.word	0x40000800
 8006b98:	40000c00 	.word	0x40000c00
 8006b9c:	40014000 	.word	0x40014000

08006ba0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b085      	sub	sp, #20
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006baa:	2300      	movs	r3, #0
 8006bac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d101      	bne.n	8006bbc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006bb8:	2302      	movs	r3, #2
 8006bba:	e065      	b.n	8006c88 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	68db      	ldr	r3, [r3, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	691b      	ldr	r3, [r3, #16]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	695b      	ldr	r3, [r3, #20]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c22:	4313      	orrs	r3, r2
 8006c24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	041b      	lsls	r3, r3, #16
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a16      	ldr	r2, [pc, #88]	@ (8006c94 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d004      	beq.n	8006c4a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a14      	ldr	r2, [pc, #80]	@ (8006c98 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d115      	bne.n	8006c76 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c54:	051b      	lsls	r3, r3, #20
 8006c56:	4313      	orrs	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	69db      	ldr	r3, [r3, #28]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	6a1b      	ldr	r3, [r3, #32]
 8006c72:	4313      	orrs	r3, r2
 8006c74:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3714      	adds	r7, #20
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr
 8006c94:	40012c00 	.word	0x40012c00
 8006c98:	40013400 	.word	0x40013400

08006c9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ccc:	bf00      	nop
 8006cce:	370c      	adds	r7, #12
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b087      	sub	sp, #28
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	f003 030f 	and.w	r3, r3, #15
 8006cea:	2204      	movs	r2, #4
 8006cec:	fa02 f303 	lsl.w	r3, r2, r3
 8006cf0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6a1a      	ldr	r2, [r3, #32]
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	43db      	mvns	r3, r3
 8006cfa:	401a      	ands	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6a1a      	ldr	r2, [r3, #32]
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	f003 030f 	and.w	r3, r3, #15
 8006d0a:	6879      	ldr	r1, [r7, #4]
 8006d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8006d10:	431a      	orrs	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	621a      	str	r2, [r3, #32]
}
 8006d16:	bf00      	nop
 8006d18:	371c      	adds	r7, #28
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr

08006d22 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b082      	sub	sp, #8
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d101      	bne.n	8006d34 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e040      	b.n	8006db6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d106      	bne.n	8006d4a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f7fb f8f3 	bl	8001f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2224      	movs	r2, #36	@ 0x24
 8006d4e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f022 0201 	bic.w	r2, r2, #1
 8006d5e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 fb69 	bl	8007440 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	f000 f8ae 	bl	8006ed0 <UART_SetConfig>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d101      	bne.n	8006d7e <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e01b      	b.n	8006db6 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	685a      	ldr	r2, [r3, #4]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d8c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	689a      	ldr	r2, [r3, #8]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d9c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f042 0201 	orr.w	r2, r2, #1
 8006dac:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 fbe8 	bl	8007584 <UART_CheckIdleState>
 8006db4:	4603      	mov	r3, r0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3708      	adds	r7, #8
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b08a      	sub	sp, #40	@ 0x28
 8006dc2:	af02      	add	r7, sp, #8
 8006dc4:	60f8      	str	r0, [r7, #12]
 8006dc6:	60b9      	str	r1, [r7, #8]
 8006dc8:	603b      	str	r3, [r7, #0]
 8006dca:	4613      	mov	r3, r2
 8006dcc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006dd2:	2b20      	cmp	r3, #32
 8006dd4:	d177      	bne.n	8006ec6 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d002      	beq.n	8006de2 <HAL_UART_Transmit+0x24>
 8006ddc:	88fb      	ldrh	r3, [r7, #6]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d101      	bne.n	8006de6 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e070      	b.n	8006ec8 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2221      	movs	r2, #33	@ 0x21
 8006df2:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006df4:	f7fb fab4 	bl	8002360 <HAL_GetTick>
 8006df8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	88fa      	ldrh	r2, [r7, #6]
 8006dfe:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	88fa      	ldrh	r2, [r7, #6]
 8006e06:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e12:	d108      	bne.n	8006e26 <HAL_UART_Transmit+0x68>
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d104      	bne.n	8006e26 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	61bb      	str	r3, [r7, #24]
 8006e24:	e003      	b.n	8006e2e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e2e:	e02f      	b.n	8006e90 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	2200      	movs	r2, #0
 8006e38:	2180      	movs	r1, #128	@ 0x80
 8006e3a:	68f8      	ldr	r0, [r7, #12]
 8006e3c:	f000 fc4a 	bl	80076d4 <UART_WaitOnFlagUntilTimeout>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d004      	beq.n	8006e50 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e03b      	b.n	8006ec8 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10b      	bne.n	8006e6e <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	881a      	ldrh	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e62:	b292      	uxth	r2, r2
 8006e64:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	3302      	adds	r3, #2
 8006e6a:	61bb      	str	r3, [r7, #24]
 8006e6c:	e007      	b.n	8006e7e <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e6e:	69fb      	ldr	r3, [r7, #28]
 8006e70:	781a      	ldrb	r2, [r3, #0]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	3b01      	subs	r3, #1
 8006e88:	b29a      	uxth	r2, r3
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1c9      	bne.n	8006e30 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	9300      	str	r3, [sp, #0]
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	2140      	movs	r1, #64	@ 0x40
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f000 fc14 	bl	80076d4 <UART_WaitOnFlagUntilTimeout>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d004      	beq.n	8006ebc <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2220      	movs	r2, #32
 8006eb6:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006eb8:	2303      	movs	r3, #3
 8006eba:	e005      	b.n	8006ec8 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	e000      	b.n	8006ec8 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006ec6:	2302      	movs	r3, #2
  }
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3720      	adds	r7, #32
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ed4:	b08a      	sub	sp, #40	@ 0x28
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006eda:	2300      	movs	r3, #0
 8006edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	691b      	ldr	r3, [r3, #16]
 8006ee8:	431a      	orrs	r2, r3
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	69db      	ldr	r3, [r3, #28]
 8006ef4:	4313      	orrs	r3, r2
 8006ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4ba4      	ldr	r3, [pc, #656]	@ (8007190 <UART_SetConfig+0x2c0>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	6812      	ldr	r2, [r2, #0]
 8006f06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	68da      	ldr	r2, [r3, #12]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a99      	ldr	r2, [pc, #612]	@ (8007194 <UART_SetConfig+0x2c4>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d004      	beq.n	8006f3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f4c:	430a      	orrs	r2, r1
 8006f4e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a90      	ldr	r2, [pc, #576]	@ (8007198 <UART_SetConfig+0x2c8>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d126      	bne.n	8006fa8 <UART_SetConfig+0xd8>
 8006f5a:	4b90      	ldr	r3, [pc, #576]	@ (800719c <UART_SetConfig+0x2cc>)
 8006f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f60:	f003 0303 	and.w	r3, r3, #3
 8006f64:	2b03      	cmp	r3, #3
 8006f66:	d81b      	bhi.n	8006fa0 <UART_SetConfig+0xd0>
 8006f68:	a201      	add	r2, pc, #4	@ (adr r2, 8006f70 <UART_SetConfig+0xa0>)
 8006f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6e:	bf00      	nop
 8006f70:	08006f81 	.word	0x08006f81
 8006f74:	08006f91 	.word	0x08006f91
 8006f78:	08006f89 	.word	0x08006f89
 8006f7c:	08006f99 	.word	0x08006f99
 8006f80:	2301      	movs	r3, #1
 8006f82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f86:	e116      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f8e:	e112      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8006f90:	2304      	movs	r3, #4
 8006f92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f96:	e10e      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8006f98:	2308      	movs	r3, #8
 8006f9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f9e:	e10a      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8006fa0:	2310      	movs	r3, #16
 8006fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fa6:	e106      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a7c      	ldr	r2, [pc, #496]	@ (80071a0 <UART_SetConfig+0x2d0>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d138      	bne.n	8007024 <UART_SetConfig+0x154>
 8006fb2:	4b7a      	ldr	r3, [pc, #488]	@ (800719c <UART_SetConfig+0x2cc>)
 8006fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb8:	f003 030c 	and.w	r3, r3, #12
 8006fbc:	2b0c      	cmp	r3, #12
 8006fbe:	d82d      	bhi.n	800701c <UART_SetConfig+0x14c>
 8006fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc8 <UART_SetConfig+0xf8>)
 8006fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc6:	bf00      	nop
 8006fc8:	08006ffd 	.word	0x08006ffd
 8006fcc:	0800701d 	.word	0x0800701d
 8006fd0:	0800701d 	.word	0x0800701d
 8006fd4:	0800701d 	.word	0x0800701d
 8006fd8:	0800700d 	.word	0x0800700d
 8006fdc:	0800701d 	.word	0x0800701d
 8006fe0:	0800701d 	.word	0x0800701d
 8006fe4:	0800701d 	.word	0x0800701d
 8006fe8:	08007005 	.word	0x08007005
 8006fec:	0800701d 	.word	0x0800701d
 8006ff0:	0800701d 	.word	0x0800701d
 8006ff4:	0800701d 	.word	0x0800701d
 8006ff8:	08007015 	.word	0x08007015
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007002:	e0d8      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007004:	2302      	movs	r3, #2
 8007006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800700a:	e0d4      	b.n	80071b6 <UART_SetConfig+0x2e6>
 800700c:	2304      	movs	r3, #4
 800700e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007012:	e0d0      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007014:	2308      	movs	r3, #8
 8007016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800701a:	e0cc      	b.n	80071b6 <UART_SetConfig+0x2e6>
 800701c:	2310      	movs	r3, #16
 800701e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007022:	e0c8      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a5e      	ldr	r2, [pc, #376]	@ (80071a4 <UART_SetConfig+0x2d4>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d125      	bne.n	800707a <UART_SetConfig+0x1aa>
 800702e:	4b5b      	ldr	r3, [pc, #364]	@ (800719c <UART_SetConfig+0x2cc>)
 8007030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007034:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007038:	2b30      	cmp	r3, #48	@ 0x30
 800703a:	d016      	beq.n	800706a <UART_SetConfig+0x19a>
 800703c:	2b30      	cmp	r3, #48	@ 0x30
 800703e:	d818      	bhi.n	8007072 <UART_SetConfig+0x1a2>
 8007040:	2b20      	cmp	r3, #32
 8007042:	d00a      	beq.n	800705a <UART_SetConfig+0x18a>
 8007044:	2b20      	cmp	r3, #32
 8007046:	d814      	bhi.n	8007072 <UART_SetConfig+0x1a2>
 8007048:	2b00      	cmp	r3, #0
 800704a:	d002      	beq.n	8007052 <UART_SetConfig+0x182>
 800704c:	2b10      	cmp	r3, #16
 800704e:	d008      	beq.n	8007062 <UART_SetConfig+0x192>
 8007050:	e00f      	b.n	8007072 <UART_SetConfig+0x1a2>
 8007052:	2300      	movs	r3, #0
 8007054:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007058:	e0ad      	b.n	80071b6 <UART_SetConfig+0x2e6>
 800705a:	2302      	movs	r3, #2
 800705c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007060:	e0a9      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007062:	2304      	movs	r3, #4
 8007064:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007068:	e0a5      	b.n	80071b6 <UART_SetConfig+0x2e6>
 800706a:	2308      	movs	r3, #8
 800706c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007070:	e0a1      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007072:	2310      	movs	r3, #16
 8007074:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007078:	e09d      	b.n	80071b6 <UART_SetConfig+0x2e6>
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a4a      	ldr	r2, [pc, #296]	@ (80071a8 <UART_SetConfig+0x2d8>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d125      	bne.n	80070d0 <UART_SetConfig+0x200>
 8007084:	4b45      	ldr	r3, [pc, #276]	@ (800719c <UART_SetConfig+0x2cc>)
 8007086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800708a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800708e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007090:	d016      	beq.n	80070c0 <UART_SetConfig+0x1f0>
 8007092:	2bc0      	cmp	r3, #192	@ 0xc0
 8007094:	d818      	bhi.n	80070c8 <UART_SetConfig+0x1f8>
 8007096:	2b80      	cmp	r3, #128	@ 0x80
 8007098:	d00a      	beq.n	80070b0 <UART_SetConfig+0x1e0>
 800709a:	2b80      	cmp	r3, #128	@ 0x80
 800709c:	d814      	bhi.n	80070c8 <UART_SetConfig+0x1f8>
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d002      	beq.n	80070a8 <UART_SetConfig+0x1d8>
 80070a2:	2b40      	cmp	r3, #64	@ 0x40
 80070a4:	d008      	beq.n	80070b8 <UART_SetConfig+0x1e8>
 80070a6:	e00f      	b.n	80070c8 <UART_SetConfig+0x1f8>
 80070a8:	2300      	movs	r3, #0
 80070aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070ae:	e082      	b.n	80071b6 <UART_SetConfig+0x2e6>
 80070b0:	2302      	movs	r3, #2
 80070b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070b6:	e07e      	b.n	80071b6 <UART_SetConfig+0x2e6>
 80070b8:	2304      	movs	r3, #4
 80070ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070be:	e07a      	b.n	80071b6 <UART_SetConfig+0x2e6>
 80070c0:	2308      	movs	r3, #8
 80070c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070c6:	e076      	b.n	80071b6 <UART_SetConfig+0x2e6>
 80070c8:	2310      	movs	r3, #16
 80070ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80070ce:	e072      	b.n	80071b6 <UART_SetConfig+0x2e6>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a35      	ldr	r2, [pc, #212]	@ (80071ac <UART_SetConfig+0x2dc>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d12a      	bne.n	8007130 <UART_SetConfig+0x260>
 80070da:	4b30      	ldr	r3, [pc, #192]	@ (800719c <UART_SetConfig+0x2cc>)
 80070dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070e8:	d01a      	beq.n	8007120 <UART_SetConfig+0x250>
 80070ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070ee:	d81b      	bhi.n	8007128 <UART_SetConfig+0x258>
 80070f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f4:	d00c      	beq.n	8007110 <UART_SetConfig+0x240>
 80070f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070fa:	d815      	bhi.n	8007128 <UART_SetConfig+0x258>
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d003      	beq.n	8007108 <UART_SetConfig+0x238>
 8007100:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007104:	d008      	beq.n	8007118 <UART_SetConfig+0x248>
 8007106:	e00f      	b.n	8007128 <UART_SetConfig+0x258>
 8007108:	2300      	movs	r3, #0
 800710a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800710e:	e052      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007110:	2302      	movs	r3, #2
 8007112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007116:	e04e      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007118:	2304      	movs	r3, #4
 800711a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800711e:	e04a      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007120:	2308      	movs	r3, #8
 8007122:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007126:	e046      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007128:	2310      	movs	r3, #16
 800712a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800712e:	e042      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a17      	ldr	r2, [pc, #92]	@ (8007194 <UART_SetConfig+0x2c4>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d13a      	bne.n	80071b0 <UART_SetConfig+0x2e0>
 800713a:	4b18      	ldr	r3, [pc, #96]	@ (800719c <UART_SetConfig+0x2cc>)
 800713c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007140:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007144:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007148:	d01a      	beq.n	8007180 <UART_SetConfig+0x2b0>
 800714a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800714e:	d81b      	bhi.n	8007188 <UART_SetConfig+0x2b8>
 8007150:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007154:	d00c      	beq.n	8007170 <UART_SetConfig+0x2a0>
 8007156:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800715a:	d815      	bhi.n	8007188 <UART_SetConfig+0x2b8>
 800715c:	2b00      	cmp	r3, #0
 800715e:	d003      	beq.n	8007168 <UART_SetConfig+0x298>
 8007160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007164:	d008      	beq.n	8007178 <UART_SetConfig+0x2a8>
 8007166:	e00f      	b.n	8007188 <UART_SetConfig+0x2b8>
 8007168:	2300      	movs	r3, #0
 800716a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800716e:	e022      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007170:	2302      	movs	r3, #2
 8007172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007176:	e01e      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007178:	2304      	movs	r3, #4
 800717a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800717e:	e01a      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007180:	2308      	movs	r3, #8
 8007182:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007186:	e016      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007188:	2310      	movs	r3, #16
 800718a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800718e:	e012      	b.n	80071b6 <UART_SetConfig+0x2e6>
 8007190:	efff69f3 	.word	0xefff69f3
 8007194:	40008000 	.word	0x40008000
 8007198:	40013800 	.word	0x40013800
 800719c:	40021000 	.word	0x40021000
 80071a0:	40004400 	.word	0x40004400
 80071a4:	40004800 	.word	0x40004800
 80071a8:	40004c00 	.word	0x40004c00
 80071ac:	40005000 	.word	0x40005000
 80071b0:	2310      	movs	r3, #16
 80071b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a9f      	ldr	r2, [pc, #636]	@ (8007438 <UART_SetConfig+0x568>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d17a      	bne.n	80072b6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80071c4:	2b08      	cmp	r3, #8
 80071c6:	d824      	bhi.n	8007212 <UART_SetConfig+0x342>
 80071c8:	a201      	add	r2, pc, #4	@ (adr r2, 80071d0 <UART_SetConfig+0x300>)
 80071ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ce:	bf00      	nop
 80071d0:	080071f5 	.word	0x080071f5
 80071d4:	08007213 	.word	0x08007213
 80071d8:	080071fd 	.word	0x080071fd
 80071dc:	08007213 	.word	0x08007213
 80071e0:	08007203 	.word	0x08007203
 80071e4:	08007213 	.word	0x08007213
 80071e8:	08007213 	.word	0x08007213
 80071ec:	08007213 	.word	0x08007213
 80071f0:	0800720b 	.word	0x0800720b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071f4:	f7fc fc5a 	bl	8003aac <HAL_RCC_GetPCLK1Freq>
 80071f8:	61f8      	str	r0, [r7, #28]
        break;
 80071fa:	e010      	b.n	800721e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071fc:	4b8f      	ldr	r3, [pc, #572]	@ (800743c <UART_SetConfig+0x56c>)
 80071fe:	61fb      	str	r3, [r7, #28]
        break;
 8007200:	e00d      	b.n	800721e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007202:	f7fc fbbb 	bl	800397c <HAL_RCC_GetSysClockFreq>
 8007206:	61f8      	str	r0, [r7, #28]
        break;
 8007208:	e009      	b.n	800721e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800720a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800720e:	61fb      	str	r3, [r7, #28]
        break;
 8007210:	e005      	b.n	800721e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007212:	2300      	movs	r3, #0
 8007214:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800721c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 80fb 	beq.w	800741c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	685a      	ldr	r2, [r3, #4]
 800722a:	4613      	mov	r3, r2
 800722c:	005b      	lsls	r3, r3, #1
 800722e:	4413      	add	r3, r2
 8007230:	69fa      	ldr	r2, [r7, #28]
 8007232:	429a      	cmp	r2, r3
 8007234:	d305      	bcc.n	8007242 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800723c:	69fa      	ldr	r2, [r7, #28]
 800723e:	429a      	cmp	r2, r3
 8007240:	d903      	bls.n	800724a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007248:	e0e8      	b.n	800741c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	2200      	movs	r2, #0
 800724e:	461c      	mov	r4, r3
 8007250:	4615      	mov	r5, r2
 8007252:	f04f 0200 	mov.w	r2, #0
 8007256:	f04f 0300 	mov.w	r3, #0
 800725a:	022b      	lsls	r3, r5, #8
 800725c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007260:	0222      	lsls	r2, r4, #8
 8007262:	68f9      	ldr	r1, [r7, #12]
 8007264:	6849      	ldr	r1, [r1, #4]
 8007266:	0849      	lsrs	r1, r1, #1
 8007268:	2000      	movs	r0, #0
 800726a:	4688      	mov	r8, r1
 800726c:	4681      	mov	r9, r0
 800726e:	eb12 0a08 	adds.w	sl, r2, r8
 8007272:	eb43 0b09 	adc.w	fp, r3, r9
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	603b      	str	r3, [r7, #0]
 800727e:	607a      	str	r2, [r7, #4]
 8007280:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007284:	4650      	mov	r0, sl
 8007286:	4659      	mov	r1, fp
 8007288:	f7f9 fcd6 	bl	8000c38 <__aeabi_uldivmod>
 800728c:	4602      	mov	r2, r0
 800728e:	460b      	mov	r3, r1
 8007290:	4613      	mov	r3, r2
 8007292:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800729a:	d308      	bcc.n	80072ae <UART_SetConfig+0x3de>
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072a2:	d204      	bcs.n	80072ae <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	69ba      	ldr	r2, [r7, #24]
 80072aa:	60da      	str	r2, [r3, #12]
 80072ac:	e0b6      	b.n	800741c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80072b4:	e0b2      	b.n	800741c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072be:	d15e      	bne.n	800737e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80072c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80072c4:	2b08      	cmp	r3, #8
 80072c6:	d828      	bhi.n	800731a <UART_SetConfig+0x44a>
 80072c8:	a201      	add	r2, pc, #4	@ (adr r2, 80072d0 <UART_SetConfig+0x400>)
 80072ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ce:	bf00      	nop
 80072d0:	080072f5 	.word	0x080072f5
 80072d4:	080072fd 	.word	0x080072fd
 80072d8:	08007305 	.word	0x08007305
 80072dc:	0800731b 	.word	0x0800731b
 80072e0:	0800730b 	.word	0x0800730b
 80072e4:	0800731b 	.word	0x0800731b
 80072e8:	0800731b 	.word	0x0800731b
 80072ec:	0800731b 	.word	0x0800731b
 80072f0:	08007313 	.word	0x08007313
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072f4:	f7fc fbda 	bl	8003aac <HAL_RCC_GetPCLK1Freq>
 80072f8:	61f8      	str	r0, [r7, #28]
        break;
 80072fa:	e014      	b.n	8007326 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072fc:	f7fc fbec 	bl	8003ad8 <HAL_RCC_GetPCLK2Freq>
 8007300:	61f8      	str	r0, [r7, #28]
        break;
 8007302:	e010      	b.n	8007326 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007304:	4b4d      	ldr	r3, [pc, #308]	@ (800743c <UART_SetConfig+0x56c>)
 8007306:	61fb      	str	r3, [r7, #28]
        break;
 8007308:	e00d      	b.n	8007326 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800730a:	f7fc fb37 	bl	800397c <HAL_RCC_GetSysClockFreq>
 800730e:	61f8      	str	r0, [r7, #28]
        break;
 8007310:	e009      	b.n	8007326 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007316:	61fb      	str	r3, [r7, #28]
        break;
 8007318:	e005      	b.n	8007326 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007324:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d077      	beq.n	800741c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800732c:	69fb      	ldr	r3, [r7, #28]
 800732e:	005a      	lsls	r2, r3, #1
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	085b      	lsrs	r3, r3, #1
 8007336:	441a      	add	r2, r3
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007340:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007342:	69bb      	ldr	r3, [r7, #24]
 8007344:	2b0f      	cmp	r3, #15
 8007346:	d916      	bls.n	8007376 <UART_SetConfig+0x4a6>
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800734e:	d212      	bcs.n	8007376 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	b29b      	uxth	r3, r3
 8007354:	f023 030f 	bic.w	r3, r3, #15
 8007358:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	085b      	lsrs	r3, r3, #1
 800735e:	b29b      	uxth	r3, r3
 8007360:	f003 0307 	and.w	r3, r3, #7
 8007364:	b29a      	uxth	r2, r3
 8007366:	8afb      	ldrh	r3, [r7, #22]
 8007368:	4313      	orrs	r3, r2
 800736a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	8afa      	ldrh	r2, [r7, #22]
 8007372:	60da      	str	r2, [r3, #12]
 8007374:	e052      	b.n	800741c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800737c:	e04e      	b.n	800741c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800737e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007382:	2b08      	cmp	r3, #8
 8007384:	d827      	bhi.n	80073d6 <UART_SetConfig+0x506>
 8007386:	a201      	add	r2, pc, #4	@ (adr r2, 800738c <UART_SetConfig+0x4bc>)
 8007388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800738c:	080073b1 	.word	0x080073b1
 8007390:	080073b9 	.word	0x080073b9
 8007394:	080073c1 	.word	0x080073c1
 8007398:	080073d7 	.word	0x080073d7
 800739c:	080073c7 	.word	0x080073c7
 80073a0:	080073d7 	.word	0x080073d7
 80073a4:	080073d7 	.word	0x080073d7
 80073a8:	080073d7 	.word	0x080073d7
 80073ac:	080073cf 	.word	0x080073cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073b0:	f7fc fb7c 	bl	8003aac <HAL_RCC_GetPCLK1Freq>
 80073b4:	61f8      	str	r0, [r7, #28]
        break;
 80073b6:	e014      	b.n	80073e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073b8:	f7fc fb8e 	bl	8003ad8 <HAL_RCC_GetPCLK2Freq>
 80073bc:	61f8      	str	r0, [r7, #28]
        break;
 80073be:	e010      	b.n	80073e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073c0:	4b1e      	ldr	r3, [pc, #120]	@ (800743c <UART_SetConfig+0x56c>)
 80073c2:	61fb      	str	r3, [r7, #28]
        break;
 80073c4:	e00d      	b.n	80073e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073c6:	f7fc fad9 	bl	800397c <HAL_RCC_GetSysClockFreq>
 80073ca:	61f8      	str	r0, [r7, #28]
        break;
 80073cc:	e009      	b.n	80073e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073d2:	61fb      	str	r3, [r7, #28]
        break;
 80073d4:	e005      	b.n	80073e2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80073d6:	2300      	movs	r3, #0
 80073d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80073e0:	bf00      	nop
    }

    if (pclk != 0U)
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d019      	beq.n	800741c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	085a      	lsrs	r2, r3, #1
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	441a      	add	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80073fa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	2b0f      	cmp	r3, #15
 8007400:	d909      	bls.n	8007416 <UART_SetConfig+0x546>
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007408:	d205      	bcs.n	8007416 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	b29a      	uxth	r2, r3
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	60da      	str	r2, [r3, #12]
 8007414:	e002      	b.n	800741c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007428:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800742c:	4618      	mov	r0, r3
 800742e:	3728      	adds	r7, #40	@ 0x28
 8007430:	46bd      	mov	sp, r7
 8007432:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007436:	bf00      	nop
 8007438:	40008000 	.word	0x40008000
 800743c:	00f42400 	.word	0x00f42400

08007440 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800744c:	f003 0308 	and.w	r3, r3, #8
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00a      	beq.n	800746a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	430a      	orrs	r2, r1
 8007468:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800746e:	f003 0301 	and.w	r3, r3, #1
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00a      	beq.n	800748c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	430a      	orrs	r2, r1
 800748a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007490:	f003 0302 	and.w	r3, r3, #2
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00a      	beq.n	80074ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	430a      	orrs	r2, r1
 80074ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b2:	f003 0304 	and.w	r3, r3, #4
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00a      	beq.n	80074d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	430a      	orrs	r2, r1
 80074ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074d4:	f003 0310 	and.w	r3, r3, #16
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00a      	beq.n	80074f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	430a      	orrs	r2, r1
 80074f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074f6:	f003 0320 	and.w	r3, r3, #32
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00a      	beq.n	8007514 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	430a      	orrs	r2, r1
 8007512:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800751c:	2b00      	cmp	r3, #0
 800751e:	d01a      	beq.n	8007556 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	430a      	orrs	r2, r1
 8007534:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800753e:	d10a      	bne.n	8007556 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	430a      	orrs	r2, r1
 8007554:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800755a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00a      	beq.n	8007578 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	430a      	orrs	r2, r1
 8007576:	605a      	str	r2, [r3, #4]
  }
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b098      	sub	sp, #96	@ 0x60
 8007588:	af02      	add	r7, sp, #8
 800758a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007594:	f7fa fee4 	bl	8002360 <HAL_GetTick>
 8007598:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 0308 	and.w	r3, r3, #8
 80075a4:	2b08      	cmp	r3, #8
 80075a6:	d12e      	bne.n	8007606 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075b0:	2200      	movs	r2, #0
 80075b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 f88c 	bl	80076d4 <UART_WaitOnFlagUntilTimeout>
 80075bc:	4603      	mov	r3, r0
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d021      	beq.n	8007606 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075ca:	e853 3f00 	ldrex	r3, [r3]
 80075ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	461a      	mov	r2, r3
 80075de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80075e2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075e8:	e841 2300 	strex	r3, r2, [r1]
 80075ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1e6      	bne.n	80075c2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2220      	movs	r2, #32
 80075f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007602:	2303      	movs	r3, #3
 8007604:	e062      	b.n	80076cc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f003 0304 	and.w	r3, r3, #4
 8007610:	2b04      	cmp	r3, #4
 8007612:	d149      	bne.n	80076a8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007614:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007618:	9300      	str	r3, [sp, #0]
 800761a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800761c:	2200      	movs	r2, #0
 800761e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f000 f856 	bl	80076d4 <UART_WaitOnFlagUntilTimeout>
 8007628:	4603      	mov	r3, r0
 800762a:	2b00      	cmp	r3, #0
 800762c:	d03c      	beq.n	80076a8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007636:	e853 3f00 	ldrex	r3, [r3]
 800763a:	623b      	str	r3, [r7, #32]
   return(result);
 800763c:	6a3b      	ldr	r3, [r7, #32]
 800763e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007642:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	461a      	mov	r2, r3
 800764a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800764c:	633b      	str	r3, [r7, #48]	@ 0x30
 800764e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007650:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007652:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007654:	e841 2300 	strex	r3, r2, [r1]
 8007658:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800765a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1e6      	bne.n	800762e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	3308      	adds	r3, #8
 8007666:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	e853 3f00 	ldrex	r3, [r3]
 800766e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f023 0301 	bic.w	r3, r3, #1
 8007676:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3308      	adds	r3, #8
 800767e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007680:	61fa      	str	r2, [r7, #28]
 8007682:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007684:	69b9      	ldr	r1, [r7, #24]
 8007686:	69fa      	ldr	r2, [r7, #28]
 8007688:	e841 2300 	strex	r3, r2, [r1]
 800768c:	617b      	str	r3, [r7, #20]
   return(result);
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1e5      	bne.n	8007660 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2220      	movs	r2, #32
 8007698:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076a4:	2303      	movs	r3, #3
 80076a6:	e011      	b.n	80076cc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2220      	movs	r2, #32
 80076ac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2220      	movs	r2, #32
 80076b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2200      	movs	r2, #0
 80076c0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80076ca:	2300      	movs	r3, #0
}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3758      	adds	r7, #88	@ 0x58
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	603b      	str	r3, [r7, #0]
 80076e0:	4613      	mov	r3, r2
 80076e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076e4:	e04f      	b.n	8007786 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ec:	d04b      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ee:	f7fa fe37 	bl	8002360 <HAL_GetTick>
 80076f2:	4602      	mov	r2, r0
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	1ad3      	subs	r3, r2, r3
 80076f8:	69ba      	ldr	r2, [r7, #24]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d302      	bcc.n	8007704 <UART_WaitOnFlagUntilTimeout+0x30>
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007704:	2303      	movs	r3, #3
 8007706:	e04e      	b.n	80077a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0304 	and.w	r3, r3, #4
 8007712:	2b00      	cmp	r3, #0
 8007714:	d037      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	2b80      	cmp	r3, #128	@ 0x80
 800771a:	d034      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0xb2>
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2b40      	cmp	r3, #64	@ 0x40
 8007720:	d031      	beq.n	8007786 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	69db      	ldr	r3, [r3, #28]
 8007728:	f003 0308 	and.w	r3, r3, #8
 800772c:	2b08      	cmp	r3, #8
 800772e:	d110      	bne.n	8007752 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2208      	movs	r2, #8
 8007736:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007738:	68f8      	ldr	r0, [r7, #12]
 800773a:	f000 f838 	bl	80077ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2208      	movs	r2, #8
 8007742:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e029      	b.n	80077a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	69db      	ldr	r3, [r3, #28]
 8007758:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800775c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007760:	d111      	bne.n	8007786 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800776a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f000 f81e 	bl	80077ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2220      	movs	r2, #32
 8007776:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007782:	2303      	movs	r3, #3
 8007784:	e00f      	b.n	80077a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	69da      	ldr	r2, [r3, #28]
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	4013      	ands	r3, r2
 8007790:	68ba      	ldr	r2, [r7, #8]
 8007792:	429a      	cmp	r2, r3
 8007794:	bf0c      	ite	eq
 8007796:	2301      	moveq	r3, #1
 8007798:	2300      	movne	r3, #0
 800779a:	b2db      	uxtb	r3, r3
 800779c:	461a      	mov	r2, r3
 800779e:	79fb      	ldrb	r3, [r7, #7]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d0a0      	beq.n	80076e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077a4:	2300      	movs	r3, #0
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3710      	adds	r7, #16
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}

080077ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077ae:	b480      	push	{r7}
 80077b0:	b095      	sub	sp, #84	@ 0x54
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077be:	e853 3f00 	ldrex	r3, [r3]
 80077c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	461a      	mov	r2, r3
 80077d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80077d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077dc:	e841 2300 	strex	r3, r2, [r1]
 80077e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1e6      	bne.n	80077b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	3308      	adds	r3, #8
 80077ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f0:	6a3b      	ldr	r3, [r7, #32]
 80077f2:	e853 3f00 	ldrex	r3, [r3]
 80077f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	f023 0301 	bic.w	r3, r3, #1
 80077fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	3308      	adds	r3, #8
 8007806:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007808:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800780a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800780e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007810:	e841 2300 	strex	r3, r2, [r1]
 8007814:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1e5      	bne.n	80077e8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007820:	2b01      	cmp	r3, #1
 8007822:	d118      	bne.n	8007856 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	e853 3f00 	ldrex	r3, [r3]
 8007830:	60bb      	str	r3, [r7, #8]
   return(result);
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	f023 0310 	bic.w	r3, r3, #16
 8007838:	647b      	str	r3, [r7, #68]	@ 0x44
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	461a      	mov	r2, r3
 8007840:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007842:	61bb      	str	r3, [r7, #24]
 8007844:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007846:	6979      	ldr	r1, [r7, #20]
 8007848:	69ba      	ldr	r2, [r7, #24]
 800784a:	e841 2300 	strex	r3, r2, [r1]
 800784e:	613b      	str	r3, [r7, #16]
   return(result);
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d1e6      	bne.n	8007824 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2220      	movs	r2, #32
 800785a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2200      	movs	r2, #0
 8007862:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800786a:	bf00      	nop
 800786c:	3754      	adds	r7, #84	@ 0x54
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr
	...

08007878 <getDelayScale>:
int runListLength = 0;
int currentRunId = 0;
#define MAX_RUN_LIST 16
struct Run RunList[MAX_RUN_LIST];
uint64_t getDelayScale()
{
 8007878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800787c:	b08a      	sub	sp, #40	@ 0x28
 800787e:	af00      	add	r7, sp, #0
	// 80 MHz core -> derive how many TIM2 updates make 1ms
	uint64_t psc = (uint64_t)TIM2->PSC + 1U;
 8007880:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007886:	2200      	movs	r2, #0
 8007888:	613b      	str	r3, [r7, #16]
 800788a:	617a      	str	r2, [r7, #20]
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	3301      	adds	r3, #1
 8007890:	60bb      	str	r3, [r7, #8]
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f143 0300 	adc.w	r3, r3, #0
 8007898:	60fb      	str	r3, [r7, #12]
 800789a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800789e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t arr = (uint64_t)TIM2->ARR + 1U;
 80078a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80078a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a8:	2200      	movs	r2, #0
 80078aa:	4618      	mov	r0, r3
 80078ac:	4611      	mov	r1, r2
 80078ae:	1c43      	adds	r3, r0, #1
 80078b0:	603b      	str	r3, [r7, #0]
 80078b2:	f141 0300 	adc.w	r3, r1, #0
 80078b6:	607b      	str	r3, [r7, #4]
 80078b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078bc:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return 80000000UL / (1000UL * psc * arr);
 80078c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c2:	69ba      	ldr	r2, [r7, #24]
 80078c4:	fb03 f202 	mul.w	r2, r3, r2
 80078c8:	69fb      	ldr	r3, [r7, #28]
 80078ca:	6a39      	ldr	r1, [r7, #32]
 80078cc:	fb01 f303 	mul.w	r3, r1, r3
 80078d0:	4413      	add	r3, r2
 80078d2:	6a39      	ldr	r1, [r7, #32]
 80078d4:	69ba      	ldr	r2, [r7, #24]
 80078d6:	fba1 4502 	umull	r4, r5, r1, r2
 80078da:	442b      	add	r3, r5
 80078dc:	461d      	mov	r5, r3
 80078de:	4622      	mov	r2, r4
 80078e0:	462b      	mov	r3, r5
 80078e2:	f04f 0000 	mov.w	r0, #0
 80078e6:	f04f 0100 	mov.w	r1, #0
 80078ea:	0159      	lsls	r1, r3, #5
 80078ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80078f0:	0150      	lsls	r0, r2, #5
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	ebb2 0804 	subs.w	r8, r2, r4
 80078fa:	eb63 0905 	sbc.w	r9, r3, r5
 80078fe:	f04f 0200 	mov.w	r2, #0
 8007902:	f04f 0300 	mov.w	r3, #0
 8007906:	ea4f 0389 	mov.w	r3, r9, lsl #2
 800790a:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 800790e:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8007912:	4690      	mov	r8, r2
 8007914:	4699      	mov	r9, r3
 8007916:	eb18 0a04 	adds.w	sl, r8, r4
 800791a:	eb49 0b05 	adc.w	fp, r9, r5
 800791e:	f04f 0200 	mov.w	r2, #0
 8007922:	f04f 0300 	mov.w	r3, #0
 8007926:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800792a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800792e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007932:	4692      	mov	sl, r2
 8007934:	469b      	mov	fp, r3
 8007936:	4652      	mov	r2, sl
 8007938:	465b      	mov	r3, fp
 800793a:	a107      	add	r1, pc, #28	@ (adr r1, 8007958 <getDelayScale+0xe0>)
 800793c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007940:	f7f9 f97a 	bl	8000c38 <__aeabi_uldivmod>
 8007944:	4602      	mov	r2, r0
 8007946:	460b      	mov	r3, r1
}
 8007948:	4610      	mov	r0, r2
 800794a:	4619      	mov	r1, r3
 800794c:	3728      	adds	r7, #40	@ 0x28
 800794e:	46bd      	mov	sp, r7
 8007950:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007954:	f3af 8000 	nop.w
 8007958:	04c4b400 	.word	0x04c4b400
 800795c:	00000000 	.word	0x00000000

08007960 <timeoutCallback>:
bool timeoutCallback()
{
 8007960:	b480      	push	{r7}
 8007962:	af00      	add	r7, sp, #0
	return true;
 8007964:	2301      	movs	r3, #1
}
 8007966:	4618      	mov	r0, r3
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <Delay_TIM_2_Callback>:
unsigned time = 0;
void Delay_TIM_2_Callback()
{
 8007970:	b5b0      	push	{r4, r5, r7, lr}
 8007972:	b082      	sub	sp, #8
 8007974:	af00      	add	r7, sp, #0
	if (++time < getDelayScale())
 8007976:	4b2c      	ldr	r3, [pc, #176]	@ (8007a28 <Delay_TIM_2_Callback+0xb8>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3301      	adds	r3, #1
 800797c:	4a2a      	ldr	r2, [pc, #168]	@ (8007a28 <Delay_TIM_2_Callback+0xb8>)
 800797e:	6013      	str	r3, [r2, #0]
 8007980:	4b29      	ldr	r3, [pc, #164]	@ (8007a28 <Delay_TIM_2_Callback+0xb8>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2200      	movs	r2, #0
 8007986:	461c      	mov	r4, r3
 8007988:	4615      	mov	r5, r2
 800798a:	f7ff ff75 	bl	8007878 <getDelayScale>
 800798e:	4602      	mov	r2, r0
 8007990:	460b      	mov	r3, r1
 8007992:	4294      	cmp	r4, r2
 8007994:	eb75 0303 	sbcs.w	r3, r5, r3
 8007998:	d342      	bcc.n	8007a20 <Delay_TIM_2_Callback+0xb0>
		return;
	// LCD_WriteData('a');
	time = 0;
 800799a:	4b23      	ldr	r3, [pc, #140]	@ (8007a28 <Delay_TIM_2_Callback+0xb8>)
 800799c:	2200      	movs	r2, #0
 800799e:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < runListLength;)
 80079a0:	2300      	movs	r3, #0
 80079a2:	607b      	str	r3, [r7, #4]
 80079a4:	e036      	b.n	8007a14 <Delay_TIM_2_Callback+0xa4>
	{
		struct Run *run = &RunList[i];
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	4613      	mov	r3, r2
 80079aa:	005b      	lsls	r3, r3, #1
 80079ac:	4413      	add	r3, r2
 80079ae:	00db      	lsls	r3, r3, #3
 80079b0:	4a1e      	ldr	r2, [pc, #120]	@ (8007a2c <Delay_TIM_2_Callback+0xbc>)
 80079b2:	4413      	add	r3, r2
 80079b4:	603b      	str	r3, [r7, #0]
		if (--run->_delayLeft <= 0)
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	1e5a      	subs	r2, r3, #1
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	609a      	str	r2, [r3, #8]
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	dc22      	bgt.n	8007a0e <Delay_TIM_2_Callback+0x9e>
		{
			run->_delayLeft = run->delay;
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	461a      	mov	r2, r3
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	609a      	str	r2, [r3, #8]
			if (run->callback != NULL)
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d005      	beq.n	80079e6 <Delay_TIM_2_Callback+0x76>
				run->callback(run->aux);
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	6952      	ldr	r2, [r2, #20]
 80079e2:	4610      	mov	r0, r2
 80079e4:	4798      	blx	r3
			if (run->UntilCheckCallback != NULL && run->UntilCheckCallback(run->aux))
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00f      	beq.n	8007a0e <Delay_TIM_2_Callback+0x9e>
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	683a      	ldr	r2, [r7, #0]
 80079f4:	6952      	ldr	r2, [r2, #20]
 80079f6:	4610      	mov	r0, r2
 80079f8:	4798      	blx	r3
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d006      	beq.n	8007a0e <Delay_TIM_2_Callback+0x9e>
			{
				removeRunFromList(run->id, i);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6879      	ldr	r1, [r7, #4]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f000 f878 	bl	8007afc <removeRunFromList>
				continue;
 8007a0c:	e002      	b.n	8007a14 <Delay_TIM_2_Callback+0xa4>
			}
		}
		++i;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	3301      	adds	r3, #1
 8007a12:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < runListLength;)
 8007a14:	4b06      	ldr	r3, [pc, #24]	@ (8007a30 <Delay_TIM_2_Callback+0xc0>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	dbc3      	blt.n	80079a6 <Delay_TIM_2_Callback+0x36>
 8007a1e:	e000      	b.n	8007a22 <Delay_TIM_2_Callback+0xb2>
		return;
 8007a20:	bf00      	nop
	}
}
 8007a22:	3708      	adds	r7, #8
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bdb0      	pop	{r4, r5, r7, pc}
 8007a28:	2000062c 	.word	0x2000062c
 8007a2c:	200004ac 	.word	0x200004ac
 8007a30:	200004a4 	.word	0x200004a4

08007a34 <runInterval>:
int runInterval(OnTimeCallback callback, unsigned delay)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
	return queueRun(callback, delay, NULL, NULL);
 8007a3e:	2300      	movs	r3, #0
 8007a40:	2200      	movs	r2, #0
 8007a42:	6839      	ldr	r1, [r7, #0]
 8007a44:	6878      	ldr	r0, [r7, #4]
 8007a46:	f000 f8c1 	bl	8007bcc <queueRun>
 8007a4a:	4603      	mov	r3, r0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3708      	adds	r7, #8
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}

08007a54 <runTimeout>:
int runTimeout(OnTimeCallback callback, unsigned delay)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b082      	sub	sp, #8
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	6039      	str	r1, [r7, #0]
	return queueRun(callback, delay, timeoutCallback, NULL);
 8007a5e:	2300      	movs	r3, #0
 8007a60:	4a04      	ldr	r2, [pc, #16]	@ (8007a74 <runTimeout+0x20>)
 8007a62:	6839      	ldr	r1, [r7, #0]
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 f8b1 	bl	8007bcc <queueRun>
 8007a6a:	4603      	mov	r3, r0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3708      	adds	r7, #8
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}
 8007a74:	08007961 	.word	0x08007961

08007a78 <runIntervalUntil>:
int runIntervalUntil(UntilCheckCallback UntilCheckCallback, OnTimeCallback callback, unsigned delay)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
	return queueRun(callback, delay, UntilCheckCallback, NULL);
 8007a84:	2300      	movs	r3, #0
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	6879      	ldr	r1, [r7, #4]
 8007a8a:	68b8      	ldr	r0, [r7, #8]
 8007a8c:	f000 f89e 	bl	8007bcc <queueRun>
 8007a90:	4603      	mov	r3, r0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}

08007a9a <runIntervalUntilAux>:
int runTimeoutAux(OnTimeCallback callback, unsigned delay, void *aux)
{
	return queueRun(callback, delay, timeoutCallback, aux);
}
int runIntervalUntilAux(UntilCheckCallback UntilCheckCallback, OnTimeCallback callback, unsigned delay, void *aux)
{
 8007a9a:	b580      	push	{r7, lr}
 8007a9c:	b084      	sub	sp, #16
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	60f8      	str	r0, [r7, #12]
 8007aa2:	60b9      	str	r1, [r7, #8]
 8007aa4:	607a      	str	r2, [r7, #4]
 8007aa6:	603b      	str	r3, [r7, #0]
	return queueRun(callback, delay, UntilCheckCallback, aux);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	68fa      	ldr	r2, [r7, #12]
 8007aac:	6879      	ldr	r1, [r7, #4]
 8007aae:	68b8      	ldr	r0, [r7, #8]
 8007ab0:	f000 f88c 	bl	8007bcc <queueRun>
 8007ab4:	4603      	mov	r3, r0
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <getNullRun>:
struct Run getNullRun()
{
 8007abe:	b4b0      	push	{r4, r5, r7}
 8007ac0:	b089      	sub	sp, #36	@ 0x24
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
	struct Run run;
	run.callback = NULL;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	617b      	str	r3, [r7, #20]
	run.UntilCheckCallback = NULL;
 8007aca:	2300      	movs	r3, #0
 8007acc:	61bb      	str	r3, [r7, #24]
	run.delay = 0;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	60fb      	str	r3, [r7, #12]
	run._delayLeft = 0;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	613b      	str	r3, [r7, #16]
	run.id = -1;
 8007ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8007ada:	60bb      	str	r3, [r7, #8]
	return run;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	461d      	mov	r5, r3
 8007ae0:	f107 0408 	add.w	r4, r7, #8
 8007ae4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007ae6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007ae8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007aec:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	3724      	adds	r7, #36	@ 0x24
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bcb0      	pop	{r4, r5, r7}
 8007af8:	4770      	bx	lr
	...

08007afc <removeRunFromList>:
		return false;
	removeRunFromList(runId, index);
	return true;
}
void removeRunFromList(int runIdFound, int index)
{
 8007afc:	b5b0      	push	{r4, r5, r7, lr}
 8007afe:	b08a      	sub	sp, #40	@ 0x28
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	61f8      	str	r0, [r7, #28]
 8007b04:	61b9      	str	r1, [r7, #24]
	if (runIdFound == -1)
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b0c:	d052      	beq.n	8007bb4 <removeRunFromList+0xb8>
		return;
	if (index < 0 || index >= runListLength)
 8007b0e:	69bb      	ldr	r3, [r7, #24]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	db51      	blt.n	8007bb8 <removeRunFromList+0xbc>
 8007b14:	4b2b      	ldr	r3, [pc, #172]	@ (8007bc4 <removeRunFromList+0xc8>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	69ba      	ldr	r2, [r7, #24]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	da4c      	bge.n	8007bb8 <removeRunFromList+0xbc>
		return;
	if (RunList[index].id != runIdFound)
 8007b1e:	492a      	ldr	r1, [pc, #168]	@ (8007bc8 <removeRunFromList+0xcc>)
 8007b20:	69ba      	ldr	r2, [r7, #24]
 8007b22:	4613      	mov	r3, r2
 8007b24:	005b      	lsls	r3, r3, #1
 8007b26:	4413      	add	r3, r2
 8007b28:	00db      	lsls	r3, r3, #3
 8007b2a:	440b      	add	r3, r1
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	69fa      	ldr	r2, [r7, #28]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d143      	bne.n	8007bbc <removeRunFromList+0xc0>
  __ASM volatile ("cpsid i" : : : "memory");
 8007b34:	b672      	cpsid	i
}
 8007b36:	bf00      	nop
		return;
	__disable_irq();
	for (int i = index + 1; i < runListLength; i++)
 8007b38:	69bb      	ldr	r3, [r7, #24]
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b3e:	e019      	b.n	8007b74 <removeRunFromList+0x78>
	{
		RunList[i - 1] = RunList[i];
 8007b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b42:	1e5a      	subs	r2, r3, #1
 8007b44:	4920      	ldr	r1, [pc, #128]	@ (8007bc8 <removeRunFromList+0xcc>)
 8007b46:	4613      	mov	r3, r2
 8007b48:	005b      	lsls	r3, r3, #1
 8007b4a:	4413      	add	r3, r2
 8007b4c:	00db      	lsls	r3, r3, #3
 8007b4e:	18c8      	adds	r0, r1, r3
 8007b50:	491d      	ldr	r1, [pc, #116]	@ (8007bc8 <removeRunFromList+0xcc>)
 8007b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b54:	4613      	mov	r3, r2
 8007b56:	005b      	lsls	r3, r3, #1
 8007b58:	4413      	add	r3, r2
 8007b5a:	00db      	lsls	r3, r3, #3
 8007b5c:	440b      	add	r3, r1
 8007b5e:	4604      	mov	r4, r0
 8007b60:	461d      	mov	r5, r3
 8007b62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b66:	e895 0003 	ldmia.w	r5, {r0, r1}
 8007b6a:	e884 0003 	stmia.w	r4, {r0, r1}
	for (int i = index + 1; i < runListLength; i++)
 8007b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b70:	3301      	adds	r3, #1
 8007b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b74:	4b13      	ldr	r3, [pc, #76]	@ (8007bc4 <removeRunFromList+0xc8>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	dbe0      	blt.n	8007b40 <removeRunFromList+0x44>
	}
	runListLength--;
 8007b7e:	4b11      	ldr	r3, [pc, #68]	@ (8007bc4 <removeRunFromList+0xc8>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	3b01      	subs	r3, #1
 8007b84:	4a0f      	ldr	r2, [pc, #60]	@ (8007bc4 <removeRunFromList+0xc8>)
 8007b86:	6013      	str	r3, [r2, #0]
	RunList[runListLength] = getNullRun();
 8007b88:	4b0e      	ldr	r3, [pc, #56]	@ (8007bc4 <removeRunFromList+0xc8>)
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	490e      	ldr	r1, [pc, #56]	@ (8007bc8 <removeRunFromList+0xcc>)
 8007b8e:	4613      	mov	r3, r2
 8007b90:	005b      	lsls	r3, r3, #1
 8007b92:	4413      	add	r3, r2
 8007b94:	00db      	lsls	r3, r3, #3
 8007b96:	18cc      	adds	r4, r1, r3
 8007b98:	463b      	mov	r3, r7
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f7ff ff8f 	bl	8007abe <getNullRun>
 8007ba0:	4625      	mov	r5, r4
 8007ba2:	463c      	mov	r4, r7
 8007ba4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007ba6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007ba8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007bac:	e885 0003 	stmia.w	r5, {r0, r1}
  __ASM volatile ("cpsie i" : : : "memory");
 8007bb0:	b662      	cpsie	i
}
 8007bb2:	e004      	b.n	8007bbe <removeRunFromList+0xc2>
		return;
 8007bb4:	bf00      	nop
 8007bb6:	e002      	b.n	8007bbe <removeRunFromList+0xc2>
		return;
 8007bb8:	bf00      	nop
 8007bba:	e000      	b.n	8007bbe <removeRunFromList+0xc2>
		return;
 8007bbc:	bf00      	nop
	__enable_irq();
}
 8007bbe:	3728      	adds	r7, #40	@ 0x28
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bdb0      	pop	{r4, r5, r7, pc}
 8007bc4:	200004a4 	.word	0x200004a4
 8007bc8:	200004ac 	.word	0x200004ac

08007bcc <queueRun>:

int queueRun(OnTimeCallback callback, unsigned delay, UntilCheckCallback UntilCheckCallback, void *aux)
{
 8007bcc:	b4b0      	push	{r4, r5, r7}
 8007bce:	b08b      	sub	sp, #44	@ 0x2c
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
 8007bd8:	603b      	str	r3, [r7, #0]
	struct Run run;
	run.callback = callback;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	61fb      	str	r3, [r7, #28]
	run.delay = delay;
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	617b      	str	r3, [r7, #20]
	run._delayLeft = delay;
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	61bb      	str	r3, [r7, #24]
	run.aux = aux;
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	627b      	str	r3, [r7, #36]	@ 0x24
	if (currentRunId >= INT32_MAX)
 8007bea:	4b1c      	ldr	r3, [pc, #112]	@ (8007c5c <queueRun+0x90>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d102      	bne.n	8007bfc <queueRun+0x30>
	{
		currentRunId = 0;
 8007bf6:	4b19      	ldr	r3, [pc, #100]	@ (8007c5c <queueRun+0x90>)
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	601a      	str	r2, [r3, #0]
	}
	run.id = currentRunId++;
 8007bfc:	4b17      	ldr	r3, [pc, #92]	@ (8007c5c <queueRun+0x90>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	1c5a      	adds	r2, r3, #1
 8007c02:	4916      	ldr	r1, [pc, #88]	@ (8007c5c <queueRun+0x90>)
 8007c04:	600a      	str	r2, [r1, #0]
 8007c06:	613b      	str	r3, [r7, #16]
	run.UntilCheckCallback = UntilCheckCallback;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8007c0c:	b672      	cpsid	i
}
 8007c0e:	bf00      	nop
	__disable_irq();
	if (runListLength >= MAX_RUN_LIST)
 8007c10:	4b13      	ldr	r3, [pc, #76]	@ (8007c60 <queueRun+0x94>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2b0f      	cmp	r3, #15
 8007c16:	dd04      	ble.n	8007c22 <queueRun+0x56>
  __ASM volatile ("cpsie i" : : : "memory");
 8007c18:	b662      	cpsie	i
}
 8007c1a:	bf00      	nop
	{
		__enable_irq();
		return -1;
 8007c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c20:	e016      	b.n	8007c50 <queueRun+0x84>
	}
	RunList[runListLength++] = run;
 8007c22:	4b0f      	ldr	r3, [pc, #60]	@ (8007c60 <queueRun+0x94>)
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	1c53      	adds	r3, r2, #1
 8007c28:	490d      	ldr	r1, [pc, #52]	@ (8007c60 <queueRun+0x94>)
 8007c2a:	600b      	str	r3, [r1, #0]
 8007c2c:	490d      	ldr	r1, [pc, #52]	@ (8007c64 <queueRun+0x98>)
 8007c2e:	4613      	mov	r3, r2
 8007c30:	005b      	lsls	r3, r3, #1
 8007c32:	4413      	add	r3, r2
 8007c34:	00db      	lsls	r3, r3, #3
 8007c36:	440b      	add	r3, r1
 8007c38:	461d      	mov	r5, r3
 8007c3a:	f107 0410 	add.w	r4, r7, #16
 8007c3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007c40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007c42:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007c46:	e885 0003 	stmia.w	r5, {r0, r1}
  __ASM volatile ("cpsie i" : : : "memory");
 8007c4a:	b662      	cpsie	i
}
 8007c4c:	bf00      	nop
	__enable_irq();
	return run.id;
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	4618      	mov	r0, r3
 8007c52:	372c      	adds	r7, #44	@ 0x2c
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bcb0      	pop	{r4, r5, r7}
 8007c58:	4770      	bx	lr
 8007c5a:	bf00      	nop
 8007c5c:	200004a8 	.word	0x200004a8
 8007c60:	200004a4 	.word	0x200004a4
 8007c64:	200004ac 	.word	0x200004ac

08007c68 <onFlowPulse>:
	doneInit = true;
	runInterval(flowSensorOnTimeCallback, 1000);
}

void onFlowPulse()
{
 8007c68:	b480      	push	{r7}
 8007c6a:	af00      	add	r7, sp, #0
	flowCount++;
 8007c6c:	4b04      	ldr	r3, [pc, #16]	@ (8007c80 <onFlowPulse+0x18>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	3301      	adds	r3, #1
 8007c72:	4a03      	ldr	r2, [pc, #12]	@ (8007c80 <onFlowPulse+0x18>)
 8007c74:	6013      	str	r3, [r2, #0]
}
 8007c76:	bf00      	nop
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr
 8007c80:	20000630 	.word	0x20000630

08007c84 <setRowMode>:
	InterruptRising = 1,
	Input = 2
};

void setRowMode(int8_t row, enum RowMode rowMode)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b088      	sub	sp, #32
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	460a      	mov	r2, r1
 8007c8e:	71fb      	strb	r3, [r7, #7]
 8007c90:	4613      	mov	r3, r2
 8007c92:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStructRows = {0};
 8007c94:	f107 0308 	add.w	r3, r7, #8
 8007c98:	2200      	movs	r2, #0
 8007c9a:	601a      	str	r2, [r3, #0]
 8007c9c:	605a      	str	r2, [r3, #4]
 8007c9e:	609a      	str	r2, [r3, #8]
 8007ca0:	60da      	str	r2, [r3, #12]
 8007ca2:	611a      	str	r2, [r3, #16]
	GPIO_InitStructRows.Speed = GPIO_SPEED_FREQ_HIGH;
 8007ca4:	2302      	movs	r3, #2
 8007ca6:	617b      	str	r3, [r7, #20]
	GPIO_InitStructRows.Pull = GPIO_PULLDOWN;
 8007ca8:	2302      	movs	r3, #2
 8007caa:	613b      	str	r3, [r7, #16]
	switch (rowMode)
 8007cac:	79bb      	ldrb	r3, [r7, #6]
 8007cae:	2b02      	cmp	r3, #2
 8007cb0:	d006      	beq.n	8007cc0 <setRowMode+0x3c>
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	dc0f      	bgt.n	8007cd6 <setRowMode+0x52>
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d005      	beq.n	8007cc6 <setRowMode+0x42>
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d007      	beq.n	8007cce <setRowMode+0x4a>
 8007cbe:	e00a      	b.n	8007cd6 <setRowMode+0x52>
	{
	case Input:
	{
		GPIO_InitStructRows.Mode = GPIO_MODE_INPUT;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	60fb      	str	r3, [r7, #12]
		break;
 8007cc4:	e007      	b.n	8007cd6 <setRowMode+0x52>
	}
	case InterruptFalling:
	{
		GPIO_InitStructRows.Mode = GPIO_MODE_IT_FALLING;
 8007cc6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8007cca:	60fb      	str	r3, [r7, #12]
		break;
 8007ccc:	e003      	b.n	8007cd6 <setRowMode+0x52>
	}
	case InterruptRising:
	{
		GPIO_InitStructRows.Mode = GPIO_MODE_IT_RISING;
 8007cce:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8007cd2:	60fb      	str	r3, [r7, #12]
		break;
 8007cd4:	bf00      	nop
	}
	}
	if (row == -1)
 8007cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cde:	d11a      	bne.n	8007d16 <setRowMode+0x92>
		for (int i = 0; i < 4; i++)
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	61fb      	str	r3, [r7, #28]
 8007ce4:	e013      	b.n	8007d0e <setRowMode+0x8a>
		{
			GPIO_InitStructRows.Pin |= pinsRow[i];
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	4919      	ldr	r1, [pc, #100]	@ (8007d50 <setRowMode+0xcc>)
 8007cea:	69fa      	ldr	r2, [r7, #28]
 8007cec:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	60bb      	str	r3, [r7, #8]
			HAL_GPIO_Init(portsRow[i], &GPIO_InitStructRows);
 8007cf4:	4a17      	ldr	r2, [pc, #92]	@ (8007d54 <setRowMode+0xd0>)
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cfc:	f107 0208 	add.w	r2, r7, #8
 8007d00:	4611      	mov	r1, r2
 8007d02:	4618      	mov	r0, r3
 8007d04:	f7fa fdd6 	bl	80028b4 <HAL_GPIO_Init>
		for (int i = 0; i < 4; i++)
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	61fb      	str	r3, [r7, #28]
 8007d0e:	69fb      	ldr	r3, [r7, #28]
 8007d10:	2b03      	cmp	r3, #3
 8007d12:	dde8      	ble.n	8007ce6 <setRowMode+0x62>
	else if (row >= 0 && row <= 3)
	{
		GPIO_InitStructRows.Pin = pinsRow[row];
		HAL_GPIO_Init(portsRow[row], &GPIO_InitStructRows);
	}
}
 8007d14:	e018      	b.n	8007d48 <setRowMode+0xc4>
	else if (row >= 0 && row <= 3)
 8007d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	db14      	blt.n	8007d48 <setRowMode+0xc4>
 8007d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d22:	2b03      	cmp	r3, #3
 8007d24:	dc10      	bgt.n	8007d48 <setRowMode+0xc4>
		GPIO_InitStructRows.Pin = pinsRow[row];
 8007d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d2a:	4a09      	ldr	r2, [pc, #36]	@ (8007d50 <setRowMode+0xcc>)
 8007d2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d30:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_Init(portsRow[row], &GPIO_InitStructRows);
 8007d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d36:	4a07      	ldr	r2, [pc, #28]	@ (8007d54 <setRowMode+0xd0>)
 8007d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d3c:	f107 0208 	add.w	r2, r7, #8
 8007d40:	4611      	mov	r1, r2
 8007d42:	4618      	mov	r0, r3
 8007d44:	f7fa fdb6 	bl	80028b4 <HAL_GPIO_Init>
}
 8007d48:	bf00      	nop
 8007d4a:	3720      	adds	r7, #32
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	2000000c 	.word	0x2000000c
 8007d54:	20000014 	.word	0x20000014

08007d58 <setColPin>:
void setColPin(int8_t rowNumber, GPIO_PinState PinState)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b082      	sub	sp, #8
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	4603      	mov	r3, r0
 8007d60:	460a      	mov	r2, r1
 8007d62:	71fb      	strb	r3, [r7, #7]
 8007d64:	4613      	mov	r3, r2
 8007d66:	71bb      	strb	r3, [r7, #6]
	if (rowNumber == -1 || rowNumber == 0)
 8007d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d70:	d003      	beq.n	8007d7a <setColPin+0x22>
 8007d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d105      	bne.n	8007d86 <setColPin+0x2e>
		HAL_GPIO_WritePin(COL0_GPIO_Port, COL0_Pin, PinState);
 8007d7a:	79bb      	ldrb	r3, [r7, #6]
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	2108      	movs	r1, #8
 8007d80:	481a      	ldr	r0, [pc, #104]	@ (8007dec <setColPin+0x94>)
 8007d82:	f7fa ff59 	bl	8002c38 <HAL_GPIO_WritePin>
	if (rowNumber == -1 || rowNumber == 1)
 8007d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d8e:	d003      	beq.n	8007d98 <setColPin+0x40>
 8007d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d107      	bne.n	8007da8 <setColPin+0x50>
		HAL_GPIO_WritePin(COL1_GPIO_Port, COL1_Pin, PinState);
 8007d98:	79bb      	ldrb	r3, [r7, #6]
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007da4:	f7fa ff48 	bl	8002c38 <HAL_GPIO_WritePin>
	if (rowNumber == -1 || rowNumber == 2)
 8007da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db0:	d003      	beq.n	8007dba <setColPin+0x62>
 8007db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d105      	bne.n	8007dc6 <setColPin+0x6e>
		HAL_GPIO_WritePin(COL2_GPIO_Port, COL2_Pin, PinState);
 8007dba:	79bb      	ldrb	r3, [r7, #6]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	2104      	movs	r1, #4
 8007dc0:	480a      	ldr	r0, [pc, #40]	@ (8007dec <setColPin+0x94>)
 8007dc2:	f7fa ff39 	bl	8002c38 <HAL_GPIO_WritePin>
	if (rowNumber == -1 || rowNumber == 3)
 8007dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dce:	d003      	beq.n	8007dd8 <setColPin+0x80>
 8007dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007dd4:	2b03      	cmp	r3, #3
 8007dd6:	d105      	bne.n	8007de4 <setColPin+0x8c>
		HAL_GPIO_WritePin(COL3_GPIO_Port, COL3_Pin, PinState);
 8007dd8:	79bb      	ldrb	r3, [r7, #6]
 8007dda:	461a      	mov	r2, r3
 8007ddc:	2110      	movs	r1, #16
 8007dde:	4804      	ldr	r0, [pc, #16]	@ (8007df0 <setColPin+0x98>)
 8007de0:	f7fa ff2a 	bl	8002c38 <HAL_GPIO_WritePin>
}
 8007de4:	bf00      	nop
 8007de6:	3708      	adds	r7, #8
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	48000400 	.word	0x48000400
 8007df0:	48000800 	.word	0x48000800

08007df4 <readRowPin>:
GPIO_PinState readRowPin(int8_t rowNumber)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b082      	sub	sp, #8
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	71fb      	strb	r3, [r7, #7]
	switch (rowNumber)
 8007dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e02:	2b03      	cmp	r3, #3
 8007e04:	d824      	bhi.n	8007e50 <readRowPin+0x5c>
 8007e06:	a201      	add	r2, pc, #4	@ (adr r2, 8007e0c <readRowPin+0x18>)
 8007e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e0c:	08007e1d 	.word	0x08007e1d
 8007e10:	08007e2b 	.word	0x08007e2b
 8007e14:	08007e39 	.word	0x08007e39
 8007e18:	08007e45 	.word	0x08007e45
	{
	case 0:
		return HAL_GPIO_ReadPin(ROW0_GPIO_Port, ROW0_Pin);
 8007e1c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007e20:	480e      	ldr	r0, [pc, #56]	@ (8007e5c <readRowPin+0x68>)
 8007e22:	f7fa fef1 	bl	8002c08 <HAL_GPIO_ReadPin>
 8007e26:	4603      	mov	r3, r0
 8007e28:	e013      	b.n	8007e52 <readRowPin+0x5e>
	case 1:
		return HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin);
 8007e2a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007e2e:	480b      	ldr	r0, [pc, #44]	@ (8007e5c <readRowPin+0x68>)
 8007e30:	f7fa feea 	bl	8002c08 <HAL_GPIO_ReadPin>
 8007e34:	4603      	mov	r3, r0
 8007e36:	e00c      	b.n	8007e52 <readRowPin+0x5e>

	case 2:
		return HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin);
 8007e38:	2110      	movs	r1, #16
 8007e3a:	4808      	ldr	r0, [pc, #32]	@ (8007e5c <readRowPin+0x68>)
 8007e3c:	f7fa fee4 	bl	8002c08 <HAL_GPIO_ReadPin>
 8007e40:	4603      	mov	r3, r0
 8007e42:	e006      	b.n	8007e52 <readRowPin+0x5e>

	case 3:
		return HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin);
 8007e44:	2120      	movs	r1, #32
 8007e46:	4805      	ldr	r0, [pc, #20]	@ (8007e5c <readRowPin+0x68>)
 8007e48:	f7fa fede 	bl	8002c08 <HAL_GPIO_ReadPin>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	e000      	b.n	8007e52 <readRowPin+0x5e>

	default:
		return GPIO_PIN_RESET;
 8007e50:	2300      	movs	r3, #0
	}
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3708      	adds	r7, #8
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	48000400 	.word	0x48000400

08007e60 <charToKeyNumber>:
	{'7', '8', '9', 'C'},
	{'*', '0', '#', 'D'},
};

int8_t charToKeyNumber(char key)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b085      	sub	sp, #20
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	4603      	mov	r3, r0
 8007e68:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 4; i++)
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	73fb      	strb	r3, [r7, #15]
 8007e6e:	e01d      	b.n	8007eac <charToKeyNumber+0x4c>
	{
		for (uint8_t j = 0; j < 4; j++)
 8007e70:	2300      	movs	r3, #0
 8007e72:	73bb      	strb	r3, [r7, #14]
 8007e74:	e014      	b.n	8007ea0 <charToKeyNumber+0x40>
		{
			if (keyMatrix[i][j] == key)
 8007e76:	7bfa      	ldrb	r2, [r7, #15]
 8007e78:	7bbb      	ldrb	r3, [r7, #14]
 8007e7a:	4912      	ldr	r1, [pc, #72]	@ (8007ec4 <charToKeyNumber+0x64>)
 8007e7c:	0092      	lsls	r2, r2, #2
 8007e7e:	440a      	add	r2, r1
 8007e80:	4413      	add	r3, r2
 8007e82:	781b      	ldrb	r3, [r3, #0]
 8007e84:	79fa      	ldrb	r2, [r7, #7]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d107      	bne.n	8007e9a <charToKeyNumber+0x3a>
			{
				return i * 4 + j;
 8007e8a:	7bfb      	ldrb	r3, [r7, #15]
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	b2da      	uxtb	r2, r3
 8007e90:	7bbb      	ldrb	r3, [r7, #14]
 8007e92:	4413      	add	r3, r2
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	b25b      	sxtb	r3, r3
 8007e98:	e00d      	b.n	8007eb6 <charToKeyNumber+0x56>
		for (uint8_t j = 0; j < 4; j++)
 8007e9a:	7bbb      	ldrb	r3, [r7, #14]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	73bb      	strb	r3, [r7, #14]
 8007ea0:	7bbb      	ldrb	r3, [r7, #14]
 8007ea2:	2b03      	cmp	r3, #3
 8007ea4:	d9e7      	bls.n	8007e76 <charToKeyNumber+0x16>
	for (uint8_t i = 0; i < 4; i++)
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	73fb      	strb	r3, [r7, #15]
 8007eac:	7bfb      	ldrb	r3, [r7, #15]
 8007eae:	2b03      	cmp	r3, #3
 8007eb0:	d9de      	bls.n	8007e70 <charToKeyNumber+0x10>
			}
		}
	}
	return -1;
 8007eb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3714      	adds	r7, #20
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec0:	4770      	bx	lr
 8007ec2:	bf00      	nop
 8007ec4:	20000024 	.word	0x20000024

08007ec8 <initKeypad>:

void initKeypad()
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b082      	sub	sp, #8
 8007ecc:	af00      	add	r7, sp, #0

	setColPin(-1, SET);
 8007ece:	2101      	movs	r1, #1
 8007ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed4:	f7ff ff40 	bl	8007d58 <setColPin>
	setRowMode(-1, InterruptRising);
 8007ed8:	2101      	movs	r1, #1
 8007eda:	f04f 30ff 	mov.w	r0, #4294967295
 8007ede:	f7ff fed1 	bl	8007c84 <setRowMode>
	for (uint8_t i = 0; i < 4; i++)
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	71fb      	strb	r3, [r7, #7]
 8007ee6:	e014      	b.n	8007f12 <initKeypad+0x4a>
	{
		rowsStates[i].row = i;
 8007ee8:	79fb      	ldrb	r3, [r7, #7]
 8007eea:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8007eee:	4a0d      	ldr	r2, [pc, #52]	@ (8007f24 <initKeypad+0x5c>)
 8007ef0:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		rowsStates[i].col = -1;
 8007ef4:	79fb      	ldrb	r3, [r7, #7]
 8007ef6:	4a0b      	ldr	r2, [pc, #44]	@ (8007f24 <initKeypad+0x5c>)
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4413      	add	r3, r2
 8007efc:	22ff      	movs	r2, #255	@ 0xff
 8007efe:	705a      	strb	r2, [r3, #1]
		rowsStates[i].state = Unpressed;
 8007f00:	79fb      	ldrb	r3, [r7, #7]
 8007f02:	4a08      	ldr	r2, [pc, #32]	@ (8007f24 <initKeypad+0x5c>)
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	4413      	add	r3, r2
 8007f08:	2200      	movs	r2, #0
 8007f0a:	70da      	strb	r2, [r3, #3]
	for (uint8_t i = 0; i < 4; i++)
 8007f0c:	79fb      	ldrb	r3, [r7, #7]
 8007f0e:	3301      	adds	r3, #1
 8007f10:	71fb      	strb	r3, [r7, #7]
 8007f12:	79fb      	ldrb	r3, [r7, #7]
 8007f14:	2b03      	cmp	r3, #3
 8007f16:	d9e7      	bls.n	8007ee8 <initKeypad+0x20>
		// for (uint8_t j = 0; j < 4; j++)
		// {
		// 	pressedMatrix[i][j] = Unpressed;
		// }
	}
}
 8007f18:	bf00      	nop
 8007f1a:	bf00      	nop
 8007f1c:	3708      	adds	r7, #8
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	20000634 	.word	0x20000634

08007f28 <checkCallback>:

bool checkCallback(void *aux)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b086      	sub	sp, #24
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
	struct RowState *rowState = (struct RowState *)aux;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	613b      	str	r3, [r7, #16]
	if (rowState == NULL)
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d101      	bne.n	8007f3e <checkCallback+0x16>
		return true;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e0a4      	b.n	8008088 <checkCallback+0x160>
	setRowMode(rowState->row, Input);
 8007f3e:	693b      	ldr	r3, [r7, #16]
 8007f40:	f993 3000 	ldrsb.w	r3, [r3]
 8007f44:	2102      	movs	r1, #2
 8007f46:	4618      	mov	r0, r3
 8007f48:	f7ff fe9c 	bl	8007c84 <setRowMode>

	if (rowState->col == -1)
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007f52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f56:	d128      	bne.n	8007faa <checkCallback+0x82>
	{
		for (uint8_t col = 0; col < 4; col++)
 8007f58:	2300      	movs	r3, #0
 8007f5a:	75fb      	strb	r3, [r7, #23]
 8007f5c:	e01d      	b.n	8007f9a <checkCallback+0x72>
		{
			setColPin(-1, RESET);
 8007f5e:	2100      	movs	r1, #0
 8007f60:	f04f 30ff 	mov.w	r0, #4294967295
 8007f64:	f7ff fef8 	bl	8007d58 <setColPin>
			setColPin(col, SET);
 8007f68:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f6c:	2101      	movs	r1, #1
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7ff fef2 	bl	8007d58 <setColPin>
			GPIO_PinState pinState = readRowPin(rowState->row);
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	f993 3000 	ldrsb.w	r3, [r3]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7ff ff3a 	bl	8007df4 <readRowPin>
 8007f80:	4603      	mov	r3, r0
 8007f82:	73fb      	strb	r3, [r7, #15]
			if (pinState)
 8007f84:	7bfb      	ldrb	r3, [r7, #15]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d004      	beq.n	8007f94 <checkCallback+0x6c>
			{
				rowState->col = col;
 8007f8a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	705a      	strb	r2, [r3, #1]
				break;
 8007f92:	e005      	b.n	8007fa0 <checkCallback+0x78>
		for (uint8_t col = 0; col < 4; col++)
 8007f94:	7dfb      	ldrb	r3, [r7, #23]
 8007f96:	3301      	adds	r3, #1
 8007f98:	75fb      	strb	r3, [r7, #23]
 8007f9a:	7dfb      	ldrb	r3, [r7, #23]
 8007f9c:	2b03      	cmp	r3, #3
 8007f9e:	d9de      	bls.n	8007f5e <checkCallback+0x36>
			}
		}
		setColPin(-1, SET);
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8007fa6:	f7ff fed7 	bl	8007d58 <setColPin>
	}
	setColPin(-1, RESET);
 8007faa:	2100      	movs	r1, #0
 8007fac:	f04f 30ff 	mov.w	r0, #4294967295
 8007fb0:	f7ff fed2 	bl	8007d58 <setColPin>
	setColPin(rowState->col, SET);
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007fba:	2101      	movs	r1, #1
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f7ff fecb 	bl	8007d58 <setColPin>
	GPIO_PinState pinState = readRowPin(rowState->row);
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	f993 3000 	ldrsb.w	r3, [r3]
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f7ff ff13 	bl	8007df4 <readRowPin>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	73bb      	strb	r3, [r7, #14]
	setColPin(-1, SET);
 8007fd2:	2101      	movs	r1, #1
 8007fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd8:	f7ff febe 	bl	8007d58 <setColPin>
	if (rowState->state == Pressing && pinState == GPIO_PIN_SET)
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	78db      	ldrb	r3, [r3, #3]
 8007fe0:	2b01      	cmp	r3, #1
 8007fe2:	d126      	bne.n	8008032 <checkCallback+0x10a>
 8007fe4:	7bbb      	ldrb	r3, [r7, #14]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d123      	bne.n	8008032 <checkCallback+0x10a>
	{
		if (++rowState->ticks > 20)
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	b25a      	sxtb	r2, r3
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	709a      	strb	r2, [r3, #2]
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8008002:	2b14      	cmp	r3, #20
 8008004:	dd13      	ble.n	800802e <checkCallback+0x106>
		{
			rowState->state = Pressed;
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	2202      	movs	r2, #2
 800800a:	70da      	strb	r2, [r3, #3]
			runEvents(keyMatrix[rowState->row][rowState->col], KeyPressed);
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	f993 3000 	ldrsb.w	r3, [r3]
 8008012:	4618      	mov	r0, r3
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800801a:	4619      	mov	r1, r3
 800801c:	4a1c      	ldr	r2, [pc, #112]	@ (8008090 <checkCallback+0x168>)
 800801e:	0083      	lsls	r3, r0, #2
 8008020:	4413      	add	r3, r2
 8008022:	440b      	add	r3, r1
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	2101      	movs	r1, #1
 8008028:	4618      	mov	r0, r3
 800802a:	f000 f885 	bl	8008138 <runEvents>
		}
		return false;
 800802e:	2300      	movs	r3, #0
 8008030:	e02a      	b.n	8008088 <checkCallback+0x160>
	}
	else
		rowState->ticks = 0;
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	2200      	movs	r2, #0
 8008036:	709a      	strb	r2, [r3, #2]
	if (rowState->state && pinState == GPIO_PIN_RESET)
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	78db      	ldrb	r3, [r3, #3]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d022      	beq.n	8008086 <checkCallback+0x15e>
 8008040:	7bbb      	ldrb	r3, [r7, #14]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d11f      	bne.n	8008086 <checkCallback+0x15e>
	{
		runEvents(keyMatrix[rowState->row][rowState->col], KeyUnpressed);
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	f993 3000 	ldrsb.w	r3, [r3]
 800804c:	4618      	mov	r0, r3
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8008054:	4619      	mov	r1, r3
 8008056:	4a0e      	ldr	r2, [pc, #56]	@ (8008090 <checkCallback+0x168>)
 8008058:	0083      	lsls	r3, r0, #2
 800805a:	4413      	add	r3, r2
 800805c:	440b      	add	r3, r1
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	2100      	movs	r1, #0
 8008062:	4618      	mov	r0, r3
 8008064:	f000 f868 	bl	8008138 <runEvents>
		rowState->col = -1;
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	22ff      	movs	r2, #255	@ 0xff
 800806c:	705a      	strb	r2, [r3, #1]
		rowState->state = Unpressed;
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	2200      	movs	r2, #0
 8008072:	70da      	strb	r2, [r3, #3]
		setRowMode(rowState->row, InterruptRising);
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f993 3000 	ldrsb.w	r3, [r3]
 800807a:	2101      	movs	r1, #1
 800807c:	4618      	mov	r0, r3
 800807e:	f7ff fe01 	bl	8007c84 <setRowMode>
		return true;
 8008082:	2301      	movs	r3, #1
 8008084:	e000      	b.n	8008088 <checkCallback+0x160>
	}
	return false;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	3718      	adds	r7, #24
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}
 8008090:	20000024 	.word	0x20000024

08008094 <scanCols>:
uint8_t scanCols(uint8_t row)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	4603      	mov	r3, r0
 800809c:	71fb      	strb	r3, [r7, #7]
	struct RowState *rowState = &rowsStates[row];
 800809e:	79fb      	ldrb	r3, [r7, #7]
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	4a0a      	ldr	r2, [pc, #40]	@ (80080cc <scanCols+0x38>)
 80080a4:	4413      	add	r3, r2
 80080a6:	60fb      	str	r3, [r7, #12]
	if (rowState->state == Unpressed)
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	78db      	ldrb	r3, [r3, #3]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d108      	bne.n	80080c2 <scanCols+0x2e>
	{
		rowState->state = Pressing;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2201      	movs	r2, #1
 80080b4:	70da      	strb	r2, [r3, #3]
		runIntervalUntilAux(checkCallback, NULL, 1, rowState);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2201      	movs	r2, #1
 80080ba:	2100      	movs	r1, #0
 80080bc:	4804      	ldr	r0, [pc, #16]	@ (80080d0 <scanCols+0x3c>)
 80080be:	f7ff fcec 	bl	8007a9a <runIntervalUntilAux>
	}
}
 80080c2:	bf00      	nop
 80080c4:	4618      	mov	r0, r3
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	20000634 	.word	0x20000634
 80080d0:	08007f29 	.word	0x08007f29

080080d4 <rowEvent>:
int keyReleaseSubscriptionsLength = 0;
struct KeyPressEvent keyPressSubscriptions[MAX_EVENT_SUBSCRIPTIONS];
int keyPressSubscriptionsLength = 0;

void rowEvent(uint8_t rowNumber)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	4603      	mov	r3, r0
 80080dc:	71fb      	strb	r3, [r7, #7]
	printf("%d\n", rowNumber);
 80080de:	79fb      	ldrb	r3, [r7, #7]
 80080e0:	4619      	mov	r1, r3
 80080e2:	4805      	ldr	r0, [pc, #20]	@ (80080f8 <rowEvent+0x24>)
 80080e4:	f001 fd3a 	bl	8009b5c <iprintf>
	scanCols(rowNumber);
 80080e8:	79fb      	ldrb	r3, [r7, #7]
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7ff ffd2 	bl	8008094 <scanCols>
}
 80080f0:	bf00      	nop
 80080f2:	3708      	adds	r7, #8
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}
 80080f8:	0800bb88 	.word	0x0800bb88

080080fc <subscribeKeyStateChange>:
		return false;
	keyReleaseSubscriptions[keyReleaseSubscriptionsLength++].callback = callback;
	return true;
}
bool subscribeKeyStateChange(KeyStateChangeCallback callback)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b083      	sub	sp, #12
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
	if (KeyStateChangeSubscriptionsLength >= MAX_EVENT_SUBSCRIPTIONS)
 8008104:	4b0a      	ldr	r3, [pc, #40]	@ (8008130 <subscribeKeyStateChange+0x34>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	2b04      	cmp	r3, #4
 800810a:	dd01      	ble.n	8008110 <subscribeKeyStateChange+0x14>
		return false;
 800810c:	2300      	movs	r3, #0
 800810e:	e009      	b.n	8008124 <subscribeKeyStateChange+0x28>
	KeyStateChangeSubscriptions[KeyStateChangeSubscriptionsLength++].callback = callback;
 8008110:	4b07      	ldr	r3, [pc, #28]	@ (8008130 <subscribeKeyStateChange+0x34>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	1c5a      	adds	r2, r3, #1
 8008116:	4906      	ldr	r1, [pc, #24]	@ (8008130 <subscribeKeyStateChange+0x34>)
 8008118:	600a      	str	r2, [r1, #0]
 800811a:	4906      	ldr	r1, [pc, #24]	@ (8008134 <subscribeKeyStateChange+0x38>)
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return true;
 8008122:	2301      	movs	r3, #1
}
 8008124:	4618      	mov	r0, r3
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr
 8008130:	20000658 	.word	0x20000658
 8008134:	20000644 	.word	0x20000644

08008138 <runEvents>:
	__enable_irq();
	return found;
}

void runEvents(char key, enum KeyState keyState)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b086      	sub	sp, #24
 800813c:	af00      	add	r7, sp, #0
 800813e:	4603      	mov	r3, r0
 8008140:	460a      	mov	r2, r1
 8008142:	71fb      	strb	r3, [r7, #7]
 8008144:	4613      	mov	r3, r2
 8008146:	71bb      	strb	r3, [r7, #6]

	if (keyState == KeyPressed)
 8008148:	79bb      	ldrb	r3, [r7, #6]
 800814a:	2b01      	cmp	r3, #1
 800814c:	d111      	bne.n	8008172 <runEvents+0x3a>
		for (int i = 0; i < keyPressSubscriptionsLength; i++)
 800814e:	2300      	movs	r3, #0
 8008150:	617b      	str	r3, [r7, #20]
 8008152:	e009      	b.n	8008168 <runEvents+0x30>
		{
			keyPressSubscriptions[i].callback(key);
 8008154:	4a1d      	ldr	r2, [pc, #116]	@ (80081cc <runEvents+0x94>)
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800815c:	79fa      	ldrb	r2, [r7, #7]
 800815e:	4610      	mov	r0, r2
 8008160:	4798      	blx	r3
		for (int i = 0; i < keyPressSubscriptionsLength; i++)
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	3301      	adds	r3, #1
 8008166:	617b      	str	r3, [r7, #20]
 8008168:	4b19      	ldr	r3, [pc, #100]	@ (80081d0 <runEvents+0x98>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	429a      	cmp	r2, r3
 8008170:	dbf0      	blt.n	8008154 <runEvents+0x1c>
		}

	if (keyState == KeyUnpressed)
 8008172:	79bb      	ldrb	r3, [r7, #6]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d111      	bne.n	800819c <runEvents+0x64>
		for (int i = 0; i < keyReleaseSubscriptionsLength; i++)
 8008178:	2300      	movs	r3, #0
 800817a:	613b      	str	r3, [r7, #16]
 800817c:	e009      	b.n	8008192 <runEvents+0x5a>
		{
			keyReleaseSubscriptions[i].callback(key);
 800817e:	4a15      	ldr	r2, [pc, #84]	@ (80081d4 <runEvents+0x9c>)
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008186:	79fa      	ldrb	r2, [r7, #7]
 8008188:	4610      	mov	r0, r2
 800818a:	4798      	blx	r3
		for (int i = 0; i < keyReleaseSubscriptionsLength; i++)
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	3301      	adds	r3, #1
 8008190:	613b      	str	r3, [r7, #16]
 8008192:	4b11      	ldr	r3, [pc, #68]	@ (80081d8 <runEvents+0xa0>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	693a      	ldr	r2, [r7, #16]
 8008198:	429a      	cmp	r2, r3
 800819a:	dbf0      	blt.n	800817e <runEvents+0x46>
		}
	for (int i = 0; i < KeyStateChangeSubscriptionsLength; i++)
 800819c:	2300      	movs	r3, #0
 800819e:	60fb      	str	r3, [r7, #12]
 80081a0:	e00a      	b.n	80081b8 <runEvents+0x80>
	{
		KeyStateChangeSubscriptions[i].callback(key, keyState);
 80081a2:	4a0e      	ldr	r2, [pc, #56]	@ (80081dc <runEvents+0xa4>)
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081aa:	79b9      	ldrb	r1, [r7, #6]
 80081ac:	79fa      	ldrb	r2, [r7, #7]
 80081ae:	4610      	mov	r0, r2
 80081b0:	4798      	blx	r3
	for (int i = 0; i < KeyStateChangeSubscriptionsLength; i++)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	3301      	adds	r3, #1
 80081b6:	60fb      	str	r3, [r7, #12]
 80081b8:	4b09      	ldr	r3, [pc, #36]	@ (80081e0 <runEvents+0xa8>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	429a      	cmp	r2, r3
 80081c0:	dbef      	blt.n	80081a2 <runEvents+0x6a>
	}
}
 80081c2:	bf00      	nop
 80081c4:	bf00      	nop
 80081c6:	3718      	adds	r7, #24
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	20000674 	.word	0x20000674
 80081d0:	20000688 	.word	0x20000688
 80081d4:	2000065c 	.word	0x2000065c
 80081d8:	20000670 	.word	0x20000670
 80081dc:	20000644 	.word	0x20000644
 80081e0:	20000658 	.word	0x20000658

080081e4 <LenStr>:
#include "math.h"
#include "delay.h"
#include "lcd_instruction_set.h"
struct LCDCache cacheLCD;
int LenStr(char *str)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
	int i = 0;
 80081ec:	2300      	movs	r3, #0
 80081ee:	60fb      	str	r3, [r7, #12]
	while (*str++)
 80081f0:	e002      	b.n	80081f8 <LenStr+0x14>
	{
		i++;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	3301      	adds	r3, #1
 80081f6:	60fb      	str	r3, [r7, #12]
	while (*str++)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	1c5a      	adds	r2, r3, #1
 80081fc:	607a      	str	r2, [r7, #4]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d1f6      	bne.n	80081f2 <LenStr+0xe>
	}
	return i;
 8008204:	68fb      	ldr	r3, [r7, #12]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3714      	adds	r7, #20
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr

08008212 <QueueNextIndex>:
volatile int bytesQueuedStart = 0;
volatile int bytesQueuedEnd = 0;

uint8_t QueueHalfEmpting = 0;
uint16_t QueueNextIndex(uint16_t i)
{
 8008212:	b480      	push	{r7}
 8008214:	b083      	sub	sp, #12
 8008216:	af00      	add	r7, sp, #0
 8008218:	4603      	mov	r3, r0
 800821a:	80fb      	strh	r3, [r7, #6]
	return (i + 1) % BytesQueuedSize;
 800821c:	88fb      	ldrh	r3, [r7, #6]
 800821e:	3301      	adds	r3, #1
 8008220:	425a      	negs	r2, r3
 8008222:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008226:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800822a:	bf58      	it	pl
 800822c:	4253      	negpl	r3, r2
 800822e:	b29b      	uxth	r3, r3
}
 8008230:	4618      	mov	r0, r3
 8008232:	370c      	adds	r7, #12
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <LCD_TIM_2_Callback>:
volatile enum CurrentTaskIndex currentTaskIndex = Upper;
volatile int wait = 0;
volatile uint16_t forcedByte = UINT16_MAX;
void LCD_TIM_2_Callback()
{
 800823c:	b590      	push	{r4, r7, lr}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
	if (queue_empty())
 8008242:	f000 fa65 	bl	8008710 <queue_empty>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	f040 8086 	bne.w	800835a <LCD_TIM_2_Callback+0x11e>
	{
		return;
	}
	if (queue_full())
 800824e:	f000 fa73 	bl	8008738 <queue_full>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d003      	beq.n	8008260 <LCD_TIM_2_Callback+0x24>
	{
		QueueHalfEmpting = 1;
 8008258:	4b43      	ldr	r3, [pc, #268]	@ (8008368 <LCD_TIM_2_Callback+0x12c>)
 800825a:	2201      	movs	r2, #1
 800825c:	701a      	strb	r2, [r3, #0]
 800825e:	e008      	b.n	8008272 <LCD_TIM_2_Callback+0x36>
	}
	else if (queue_length() < (BytesQueuedSize / 2))
 8008260:	f000 fa2e 	bl	80086c0 <queue_length>
 8008264:	4603      	mov	r3, r0
 8008266:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800826a:	da02      	bge.n	8008272 <LCD_TIM_2_Callback+0x36>
	{
		QueueHalfEmpting = 0;
 800826c:	4b3e      	ldr	r3, [pc, #248]	@ (8008368 <LCD_TIM_2_Callback+0x12c>)
 800826e:	2200      	movs	r2, #0
 8008270:	701a      	strb	r2, [r3, #0]
	}
	enum CurrentTaskIndex task = currentTaskIndex;
 8008272:	4b3e      	ldr	r3, [pc, #248]	@ (800836c <LCD_TIM_2_Callback+0x130>)
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	71fb      	strb	r3, [r7, #7]
	uint16_t currentByte = (forcedByte != UINT16_MAX) ? forcedByte : BytesQueued[bytesQueuedStart];
 8008278:	4b3d      	ldr	r3, [pc, #244]	@ (8008370 <LCD_TIM_2_Callback+0x134>)
 800827a:	881b      	ldrh	r3, [r3, #0]
 800827c:	b29b      	uxth	r3, r3
 800827e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008282:	4293      	cmp	r3, r2
 8008284:	d106      	bne.n	8008294 <LCD_TIM_2_Callback+0x58>
 8008286:	4b3b      	ldr	r3, [pc, #236]	@ (8008374 <LCD_TIM_2_Callback+0x138>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a3b      	ldr	r2, [pc, #236]	@ (8008378 <LCD_TIM_2_Callback+0x13c>)
 800828c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008290:	b29b      	uxth	r3, r3
 8008292:	e002      	b.n	800829a <LCD_TIM_2_Callback+0x5e>
 8008294:	4b36      	ldr	r3, [pc, #216]	@ (8008370 <LCD_TIM_2_Callback+0x134>)
 8008296:	881b      	ldrh	r3, [r3, #0]
 8008298:	b29b      	uxth	r3, r3
 800829a:	80bb      	strh	r3, [r7, #4]
	if (task == Upper)
 800829c:	79fb      	ldrb	r3, [r7, #7]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d115      	bne.n	80082ce <LCD_TIM_2_Callback+0x92>
	{
		wait = (int)((currentByte >> 9) & 0x7F) * getDelayScale();
 80082a2:	88bb      	ldrh	r3, [r7, #4]
 80082a4:	0a5b      	lsrs	r3, r3, #9
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
 80082ac:	f7ff fae4 	bl	8007878 <getDelayScale>
 80082b0:	4602      	mov	r2, r0
 80082b2:	460b      	mov	r3, r1
 80082b4:	4613      	mov	r3, r2
 80082b6:	fb04 f303 	mul.w	r3, r4, r3
 80082ba:	461a      	mov	r2, r3
 80082bc:	4b2f      	ldr	r3, [pc, #188]	@ (800837c <LCD_TIM_2_Callback+0x140>)
 80082be:	601a      	str	r2, [r3, #0]
		if (!wait)
 80082c0:	4b2e      	ldr	r3, [pc, #184]	@ (800837c <LCD_TIM_2_Callback+0x140>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d102      	bne.n	80082ce <LCD_TIM_2_Callback+0x92>
			wait = 1;
 80082c8:	4b2c      	ldr	r3, [pc, #176]	@ (800837c <LCD_TIM_2_Callback+0x140>)
 80082ca:	2201      	movs	r2, #1
 80082cc:	601a      	str	r2, [r3, #0]
	}

	uint8_t shouldReturn = LCD_WriteByteDirect(currentByte, currentTaskIndex);
 80082ce:	4b27      	ldr	r3, [pc, #156]	@ (800836c <LCD_TIM_2_Callback+0x130>)
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	b2da      	uxtb	r2, r3
 80082d4:	88bb      	ldrh	r3, [r7, #4]
 80082d6:	4611      	mov	r1, r2
 80082d8:	4618      	mov	r0, r3
 80082da:	f000 f915 	bl	8008508 <LCD_WriteByteDirect>
 80082de:	4603      	mov	r3, r0
 80082e0:	70fb      	strb	r3, [r7, #3]
	if (shouldReturn)
 80082e2:	78fb      	ldrb	r3, [r7, #3]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d13a      	bne.n	800835e <LCD_TIM_2_Callback+0x122>
		return;
	if (task == Wait && wait > 0)
 80082e8:	79fb      	ldrb	r3, [r7, #7]
 80082ea:	2b06      	cmp	r3, #6
 80082ec:	d109      	bne.n	8008302 <LCD_TIM_2_Callback+0xc6>
 80082ee:	4b23      	ldr	r3, [pc, #140]	@ (800837c <LCD_TIM_2_Callback+0x140>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	dd05      	ble.n	8008302 <LCD_TIM_2_Callback+0xc6>
	{
		--wait;
 80082f6:	4b21      	ldr	r3, [pc, #132]	@ (800837c <LCD_TIM_2_Callback+0x140>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	3b01      	subs	r3, #1
 80082fc:	4a1f      	ldr	r2, [pc, #124]	@ (800837c <LCD_TIM_2_Callback+0x140>)
 80082fe:	6013      	str	r3, [r2, #0]
		return; // Stay in Wait state
 8008300:	e02e      	b.n	8008360 <LCD_TIM_2_Callback+0x124>
	}
	++currentTaskIndex;
 8008302:	4b1a      	ldr	r3, [pc, #104]	@ (800836c <LCD_TIM_2_Callback+0x130>)
 8008304:	781b      	ldrb	r3, [r3, #0]
 8008306:	b2db      	uxtb	r3, r3
 8008308:	3301      	adds	r3, #1
 800830a:	b2da      	uxtb	r2, r3
 800830c:	4b17      	ldr	r3, [pc, #92]	@ (800836c <LCD_TIM_2_Callback+0x130>)
 800830e:	701a      	strb	r2, [r3, #0]
	if (currentTaskIndex > Wait)
 8008310:	4b16      	ldr	r3, [pc, #88]	@ (800836c <LCD_TIM_2_Callback+0x130>)
 8008312:	781b      	ldrb	r3, [r3, #0]
 8008314:	b2db      	uxtb	r3, r3
 8008316:	2b06      	cmp	r3, #6
 8008318:	d922      	bls.n	8008360 <LCD_TIM_2_Callback+0x124>
	{
		currentTaskIndex = Upper;
 800831a:	4b14      	ldr	r3, [pc, #80]	@ (800836c <LCD_TIM_2_Callback+0x130>)
 800831c:	2200      	movs	r2, #0
 800831e:	701a      	strb	r2, [r3, #0]
		if (forcedByte != UINT16_MAX)
 8008320:	4b13      	ldr	r3, [pc, #76]	@ (8008370 <LCD_TIM_2_Callback+0x134>)
 8008322:	881b      	ldrh	r3, [r3, #0]
 8008324:	b29b      	uxth	r3, r3
 8008326:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800832a:	4293      	cmp	r3, r2
 800832c:	d004      	beq.n	8008338 <LCD_TIM_2_Callback+0xfc>
		{
			forcedByte = UINT16_MAX;
 800832e:	4b10      	ldr	r3, [pc, #64]	@ (8008370 <LCD_TIM_2_Callback+0x134>)
 8008330:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008334:	801a      	strh	r2, [r3, #0]
			return;
 8008336:	e013      	b.n	8008360 <LCD_TIM_2_Callback+0x124>
		}

		BytesQueued[bytesQueuedStart] = 0;
 8008338:	4b0e      	ldr	r3, [pc, #56]	@ (8008374 <LCD_TIM_2_Callback+0x138>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a0e      	ldr	r2, [pc, #56]	@ (8008378 <LCD_TIM_2_Callback+0x13c>)
 800833e:	2100      	movs	r1, #0
 8008340:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		bytesQueuedStart = QueueNextIndex(bytesQueuedStart);
 8008344:	4b0b      	ldr	r3, [pc, #44]	@ (8008374 <LCD_TIM_2_Callback+0x138>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	b29b      	uxth	r3, r3
 800834a:	4618      	mov	r0, r3
 800834c:	f7ff ff61 	bl	8008212 <QueueNextIndex>
 8008350:	4603      	mov	r3, r0
 8008352:	461a      	mov	r2, r3
 8008354:	4b07      	ldr	r3, [pc, #28]	@ (8008374 <LCD_TIM_2_Callback+0x138>)
 8008356:	601a      	str	r2, [r3, #0]
 8008358:	e002      	b.n	8008360 <LCD_TIM_2_Callback+0x124>
		return;
 800835a:	bf00      	nop
 800835c:	e000      	b.n	8008360 <LCD_TIM_2_Callback+0x124>
		return;
 800835e:	bf00      	nop
	}
}
 8008360:	370c      	adds	r7, #12
 8008362:	46bd      	mov	sp, r7
 8008364:	bd90      	pop	{r4, r7, pc}
 8008366:	bf00      	nop
 8008368:	20000eb8 	.word	0x20000eb8
 800836c:	20000eb9 	.word	0x20000eb9
 8008370:	20000034 	.word	0x20000034
 8008374:	20000eb0 	.word	0x20000eb0
 8008378:	200006b0 	.word	0x200006b0
 800837c:	20000ebc 	.word	0x20000ebc

08008380 <OveriteCurrentByte>:
uint16_t OveriteCurrentByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 8008380:	b480      	push	{r7}
 8008382:	b085      	sub	sp, #20
 8008384:	af00      	add	r7, sp, #0
 8008386:	4603      	mov	r3, r0
 8008388:	71fb      	strb	r3, [r7, #7]
 800838a:	460b      	mov	r3, r1
 800838c:	71bb      	strb	r3, [r7, #6]
 800838e:	4613      	mov	r3, r2
 8008390:	717b      	strb	r3, [r7, #5]
	uint16_t forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
 8008392:	79fb      	ldrb	r3, [r7, #7]
 8008394:	b21a      	sxth	r2, r3
 8008396:	79bb      	ldrb	r3, [r7, #6]
 8008398:	b21b      	sxth	r3, r3
 800839a:	021b      	lsls	r3, r3, #8
 800839c:	b21b      	sxth	r3, r3
 800839e:	4313      	orrs	r3, r2
 80083a0:	b21a      	sxth	r2, r3
 80083a2:	797b      	ldrb	r3, [r7, #5]
 80083a4:	b21b      	sxth	r3, r3
 80083a6:	025b      	lsls	r3, r3, #9
 80083a8:	b21b      	sxth	r3, r3
 80083aa:	4313      	orrs	r3, r2
 80083ac:	b21b      	sxth	r3, r3
 80083ae:	81fb      	strh	r3, [r7, #14]
	BytesQueued[bytesQueuedStart] = forcedByte;
 80083b0:	4b06      	ldr	r3, [pc, #24]	@ (80083cc <OveriteCurrentByte+0x4c>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4906      	ldr	r1, [pc, #24]	@ (80083d0 <OveriteCurrentByte+0x50>)
 80083b6:	89fa      	ldrh	r2, [r7, #14]
 80083b8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	return forcedByte;
 80083bc:	89fb      	ldrh	r3, [r7, #14]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3714      	adds	r7, #20
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr
 80083ca:	bf00      	nop
 80083cc:	20000eb0 	.word	0x20000eb0
 80083d0:	200006b0 	.word	0x200006b0

080083d4 <forceWriteByte>:
void forceWriteByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b083      	sub	sp, #12
 80083d8:	af00      	add	r7, sp, #0
 80083da:	4603      	mov	r3, r0
 80083dc:	71fb      	strb	r3, [r7, #7]
 80083de:	460b      	mov	r3, r1
 80083e0:	71bb      	strb	r3, [r7, #6]
 80083e2:	4613      	mov	r3, r2
 80083e4:	717b      	strb	r3, [r7, #5]
	currentTaskIndex = Upper;
 80083e6:	4b0d      	ldr	r3, [pc, #52]	@ (800841c <forceWriteByte+0x48>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	701a      	strb	r2, [r3, #0]

	forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
 80083ec:	79fb      	ldrb	r3, [r7, #7]
 80083ee:	b21a      	sxth	r2, r3
 80083f0:	79bb      	ldrb	r3, [r7, #6]
 80083f2:	b21b      	sxth	r3, r3
 80083f4:	021b      	lsls	r3, r3, #8
 80083f6:	b21b      	sxth	r3, r3
 80083f8:	4313      	orrs	r3, r2
 80083fa:	b21a      	sxth	r2, r3
 80083fc:	797b      	ldrb	r3, [r7, #5]
 80083fe:	b21b      	sxth	r3, r3
 8008400:	025b      	lsls	r3, r3, #9
 8008402:	b21b      	sxth	r3, r3
 8008404:	4313      	orrs	r3, r2
 8008406:	b21b      	sxth	r3, r3
 8008408:	b29a      	uxth	r2, r3
 800840a:	4b05      	ldr	r3, [pc, #20]	@ (8008420 <forceWriteByte+0x4c>)
 800840c:	801a      	strh	r2, [r3, #0]
}
 800840e:	bf00      	nop
 8008410:	370c      	adds	r7, #12
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	20000eb9 	.word	0x20000eb9
 8008420:	20000034 	.word	0x20000034

08008424 <LCD_WriteNibbleDirect>:
void LCD_WriteNibbleDirect(uint8_t nibble, enum CurrentTaskIndex task)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	4603      	mov	r3, r0
 800842c:	460a      	mov	r2, r1
 800842e:	71fb      	strb	r3, [r7, #7]
 8008430:	4613      	mov	r3, r2
 8008432:	71bb      	strb	r3, [r7, #6]
	switch (task)
 8008434:	79bb      	ldrb	r3, [r7, #6]
 8008436:	2b05      	cmp	r3, #5
 8008438:	bf8c      	ite	hi
 800843a:	2201      	movhi	r2, #1
 800843c:	2200      	movls	r2, #0
 800843e:	b2d2      	uxtb	r2, r2
 8008440:	2a00      	cmp	r2, #0
 8008442:	d157      	bne.n	80084f4 <LCD_WriteNibbleDirect+0xd0>
 8008444:	2201      	movs	r2, #1
 8008446:	fa02 f303 	lsl.w	r3, r2, r3
 800844a:	f003 0224 	and.w	r2, r3, #36	@ 0x24
 800844e:	2a00      	cmp	r2, #0
 8008450:	bf14      	ite	ne
 8008452:	2201      	movne	r2, #1
 8008454:	2200      	moveq	r2, #0
 8008456:	b2d2      	uxtb	r2, r2
 8008458:	2a00      	cmp	r2, #0
 800845a:	d144      	bne.n	80084e6 <LCD_WriteNibbleDirect+0xc2>
 800845c:	f003 0212 	and.w	r2, r3, #18
 8008460:	2a00      	cmp	r2, #0
 8008462:	bf14      	ite	ne
 8008464:	2201      	movne	r2, #1
 8008466:	2200      	moveq	r2, #0
 8008468:	b2d2      	uxtb	r2, r2
 800846a:	2a00      	cmp	r2, #0
 800846c:	d134      	bne.n	80084d8 <LCD_WriteNibbleDirect+0xb4>
 800846e:	f003 0309 	and.w	r3, r3, #9
 8008472:	2b00      	cmp	r3, #0
 8008474:	bf14      	ite	ne
 8008476:	2301      	movne	r3, #1
 8008478:	2300      	moveq	r3, #0
 800847a:	b2db      	uxtb	r3, r3
 800847c:	2b00      	cmp	r3, #0
 800847e:	d039      	beq.n	80084f4 <LCD_WriteNibbleDirect+0xd0>
	{
	case Upper:
	case Lower:
	{
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (nibble & 0x01));
 8008480:	79fb      	ldrb	r3, [r7, #7]
 8008482:	f003 0301 	and.w	r3, r3, #1
 8008486:	b2db      	uxtb	r3, r3
 8008488:	461a      	mov	r2, r3
 800848a:	2110      	movs	r1, #16
 800848c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008490:	f7fa fbd2 	bl	8002c38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (nibble & 0x02) >> 1);
 8008494:	79fb      	ldrb	r3, [r7, #7]
 8008496:	105b      	asrs	r3, r3, #1
 8008498:	b2db      	uxtb	r3, r3
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	461a      	mov	r2, r3
 80084a2:	2101      	movs	r1, #1
 80084a4:	4816      	ldr	r0, [pc, #88]	@ (8008500 <LCD_WriteNibbleDirect+0xdc>)
 80084a6:	f7fa fbc7 	bl	8002c38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (nibble & 0x04) >> 2);
 80084aa:	79fb      	ldrb	r3, [r7, #7]
 80084ac:	109b      	asrs	r3, r3, #2
 80084ae:	b2db      	uxtb	r3, r3
 80084b0:	f003 0301 	and.w	r3, r3, #1
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	461a      	mov	r2, r3
 80084b8:	2102      	movs	r1, #2
 80084ba:	4812      	ldr	r0, [pc, #72]	@ (8008504 <LCD_WriteNibbleDirect+0xe0>)
 80084bc:	f7fa fbbc 	bl	8002c38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (nibble & 0x08) >> 3);
 80084c0:	79fb      	ldrb	r3, [r7, #7]
 80084c2:	10db      	asrs	r3, r3, #3
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	f003 0301 	and.w	r3, r3, #1
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	461a      	mov	r2, r3
 80084ce:	2101      	movs	r1, #1
 80084d0:	480c      	ldr	r0, [pc, #48]	@ (8008504 <LCD_WriteNibbleDirect+0xe0>)
 80084d2:	f7fa fbb1 	bl	8002c38 <HAL_GPIO_WritePin>
		break;
 80084d6:	e00e      	b.n	80084f6 <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchSetLower:
	case LatchSetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 80084d8:	2201      	movs	r2, #1
 80084da:	2102      	movs	r1, #2
 80084dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80084e0:	f7fa fbaa 	bl	8002c38 <HAL_GPIO_WritePin>
		break;
 80084e4:	e007      	b.n	80084f6 <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchResetLower:
	case LatchResetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 80084e6:	2200      	movs	r2, #0
 80084e8:	2102      	movs	r1, #2
 80084ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80084ee:	f7fa fba3 	bl	8002c38 <HAL_GPIO_WritePin>
		break;
 80084f2:	e000      	b.n	80084f6 <LCD_WriteNibbleDirect+0xd2>
	}
	default:
	{
		break;
 80084f4:	bf00      	nop
	}
	// Set D4-D7 according to the nibble value
	// Toggle EN pin to latch the nibble
	// HAL_Delay(1); // Small delay to ensure the LCD latches the data
	// HAL_Delay(1); // Small delay to ensure the LCD processes the nibble
}
 80084f6:	bf00      	nop
 80084f8:	3708      	adds	r7, #8
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}
 80084fe:	bf00      	nop
 8008500:	48000400 	.word	0x48000400
 8008504:	48000800 	.word	0x48000800

08008508 <LCD_WriteByteDirect>:

const uint8_t SHIFT_RIGHT = 0x10 | ((int8_t)(1) << 2);
const uint8_t SHIFT_LEFT = 0x10 | ((int8_t)(0) << 2);
uint8_t LCD_WriteByteDirect(uint16_t byte, enum CurrentTaskIndex task)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	4603      	mov	r3, r0
 8008510:	460a      	mov	r2, r1
 8008512:	80fb      	strh	r3, [r7, #6]
 8008514:	4613      	mov	r3, r2
 8008516:	717b      	strb	r3, [r7, #5]
	uint8_t processedByte = (uint8_t)(byte & 0xFF);
 8008518:	88fb      	ldrh	r3, [r7, #6]
 800851a:	73fb      	strb	r3, [r7, #15]

	uint8_t dataNotCommand = !!(byte & 0x100); // 9th bit controlls if command or data
 800851c:	88fb      	ldrh	r3, [r7, #6]
 800851e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008522:	2b00      	cmp	r3, #0
 8008524:	bf14      	ite	ne
 8008526:	2301      	movne	r3, #1
 8008528:	2300      	moveq	r3, #0
 800852a:	b2db      	uxtb	r3, r3
 800852c:	73bb      	strb	r3, [r7, #14]
	switch (task)
 800852e:	797b      	ldrb	r3, [r7, #5]
 8008530:	2b05      	cmp	r3, #5
 8008532:	f000 808a 	beq.w	800864a <LCD_WriteByteDirect+0x142>
 8008536:	2b05      	cmp	r3, #5
 8008538:	f300 80b3 	bgt.w	80086a2 <LCD_WriteByteDirect+0x19a>
 800853c:	2b00      	cmp	r3, #0
 800853e:	d002      	beq.n	8008546 <LCD_WriteByteDirect+0x3e>
 8008540:	2b03      	cmp	r3, #3
 8008542:	d078      	beq.n	8008636 <LCD_WriteByteDirect+0x12e>
 8008544:	e0ad      	b.n	80086a2 <LCD_WriteByteDirect+0x19a>
	{
	case Upper:
	{
		if (!dataNotCommand && (processedByte == SHIFT_RIGHT || processedByte == SHIFT_LEFT))
 8008546:	7bbb      	ldrb	r3, [r7, #14]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d13e      	bne.n	80085ca <LCD_WriteByteDirect+0xc2>
 800854c:	2214      	movs	r2, #20
 800854e:	7bfb      	ldrb	r3, [r7, #15]
 8008550:	4293      	cmp	r3, r2
 8008552:	d003      	beq.n	800855c <LCD_WriteByteDirect+0x54>
 8008554:	2210      	movs	r2, #16
 8008556:	7bfb      	ldrb	r3, [r7, #15]
 8008558:	4293      	cmp	r3, r2
 800855a:	d136      	bne.n	80085ca <LCD_WriteByteDirect+0xc2>
		{

			if (cacheLCD.position > 250)
 800855c:	4b56      	ldr	r3, [pc, #344]	@ (80086b8 <LCD_WriteByteDirect+0x1b0>)
 800855e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008562:	2bfa      	cmp	r3, #250	@ 0xfa
 8008564:	d916      	bls.n	8008594 <LCD_WriteByteDirect+0x8c>
			{
				// overwrites the current code so that the lcd shift command doesn't run.
				uint8_t code = CursorPositionToCode(!cacheLCD.line, 15);
 8008566:	4b54      	ldr	r3, [pc, #336]	@ (80086b8 <LCD_WriteByteDirect+0x1b0>)
 8008568:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800856c:	2b00      	cmp	r3, #0
 800856e:	bf0c      	ite	eq
 8008570:	2301      	moveq	r3, #1
 8008572:	2300      	movne	r3, #0
 8008574:	b2db      	uxtb	r3, r3
 8008576:	210f      	movs	r1, #15
 8008578:	4618      	mov	r0, r3
 800857a:	f000 faa9 	bl	8008ad0 <CursorPositionToCode>
 800857e:	4603      	mov	r3, r0
 8008580:	733b      	strb	r3, [r7, #12]
				processedByte = OveriteCurrentByte(code, 0, 1);
 8008582:	7b3b      	ldrb	r3, [r7, #12]
 8008584:	2201      	movs	r2, #1
 8008586:	2100      	movs	r1, #0
 8008588:	4618      	mov	r0, r3
 800858a:	f7ff fef9 	bl	8008380 <OveriteCurrentByte>
 800858e:	4603      	mov	r3, r0
 8008590:	73fb      	strb	r3, [r7, #15]
 8008592:	e01a      	b.n	80085ca <LCD_WriteByteDirect+0xc2>
			}
			else if (cacheLCD.position > 15)
 8008594:	4b48      	ldr	r3, [pc, #288]	@ (80086b8 <LCD_WriteByteDirect+0x1b0>)
 8008596:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800859a:	2b0f      	cmp	r3, #15
 800859c:	d915      	bls.n	80085ca <LCD_WriteByteDirect+0xc2>
			{
				// overwrites the current code so that the lcd shift command doesn't run.
				uint8_t code = CursorPositionToCode(!cacheLCD.line, 0);
 800859e:	4b46      	ldr	r3, [pc, #280]	@ (80086b8 <LCD_WriteByteDirect+0x1b0>)
 80085a0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	bf0c      	ite	eq
 80085a8:	2301      	moveq	r3, #1
 80085aa:	2300      	movne	r3, #0
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	2100      	movs	r1, #0
 80085b0:	4618      	mov	r0, r3
 80085b2:	f000 fa8d 	bl	8008ad0 <CursorPositionToCode>
 80085b6:	4603      	mov	r3, r0
 80085b8:	737b      	strb	r3, [r7, #13]
				processedByte = OveriteCurrentByte(code, 0, 1);
 80085ba:	7b7b      	ldrb	r3, [r7, #13]
 80085bc:	2201      	movs	r2, #1
 80085be:	2100      	movs	r1, #0
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7ff fedd 	bl	8008380 <OveriteCurrentByte>
 80085c6:	4603      	mov	r3, r0
 80085c8:	73fb      	strb	r3, [r7, #15]
			}
		}
		if (dataNotCommand && cacheLCD.position >= 16)
 80085ca:	7bbb      	ldrb	r3, [r7, #14]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d01d      	beq.n	800860c <LCD_WriteByteDirect+0x104>
 80085d0:	4b39      	ldr	r3, [pc, #228]	@ (80086b8 <LCD_WriteByteDirect+0x1b0>)
 80085d2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80085d6:	2b0f      	cmp	r3, #15
 80085d8:	d918      	bls.n	800860c <LCD_WriteByteDirect+0x104>
		{
			// the byte is force written here as I want it to shift then rerun the char write.
			testPoint = 1;
 80085da:	4b38      	ldr	r3, [pc, #224]	@ (80086bc <LCD_WriteByteDirect+0x1b4>)
 80085dc:	2201      	movs	r2, #1
 80085de:	701a      	strb	r2, [r3, #0]
			uint8_t code = CursorPositionToCode(cacheLCD.line ? 0 : 1, 0);
 80085e0:	4b35      	ldr	r3, [pc, #212]	@ (80086b8 <LCD_WriteByteDirect+0x1b0>)
 80085e2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	bf0c      	ite	eq
 80085ea:	2301      	moveq	r3, #1
 80085ec:	2300      	movne	r3, #0
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	2100      	movs	r1, #0
 80085f2:	4618      	mov	r0, r3
 80085f4:	f000 fa6c 	bl	8008ad0 <CursorPositionToCode>
 80085f8:	4603      	mov	r3, r0
 80085fa:	72fb      	strb	r3, [r7, #11]
			forceWriteByte(code, 0, 1);
 80085fc:	7afb      	ldrb	r3, [r7, #11]
 80085fe:	2201      	movs	r2, #1
 8008600:	2100      	movs	r1, #0
 8008602:	4618      	mov	r0, r3
 8008604:	f7ff fee6 	bl	80083d4 <forceWriteByte>

			return 1;
 8008608:	2301      	movs	r3, #1
 800860a:	e051      	b.n	80086b0 <LCD_WriteByteDirect+0x1a8>
		}
		HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin,
 800860c:	7bbb      	ldrb	r3, [r7, #14]
 800860e:	2b00      	cmp	r3, #0
 8008610:	bf14      	ite	ne
 8008612:	2301      	movne	r3, #1
 8008614:	2300      	moveq	r3, #0
 8008616:	b2db      	uxtb	r3, r3
 8008618:	461a      	mov	r2, r3
 800861a:	2101      	movs	r1, #1
 800861c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008620:	f7fa fb0a 	bl	8002c38 <HAL_GPIO_WritePin>
						  dataNotCommand ? GPIO_PIN_SET : GPIO_PIN_RESET);

		LCD_WriteNibbleDirect(processedByte >> 4, task);
 8008624:	7bfb      	ldrb	r3, [r7, #15]
 8008626:	091b      	lsrs	r3, r3, #4
 8008628:	b2db      	uxtb	r3, r3
 800862a:	797a      	ldrb	r2, [r7, #5]
 800862c:	4611      	mov	r1, r2
 800862e:	4618      	mov	r0, r3
 8008630:	f7ff fef8 	bl	8008424 <LCD_WriteNibbleDirect>
		break;
 8008634:	e03b      	b.n	80086ae <LCD_WriteByteDirect+0x1a6>
	}
	case Lower:
	{

		LCD_WriteNibbleDirect(processedByte & 0x0F, task);
 8008636:	7bfb      	ldrb	r3, [r7, #15]
 8008638:	f003 030f 	and.w	r3, r3, #15
 800863c:	b2db      	uxtb	r3, r3
 800863e:	797a      	ldrb	r2, [r7, #5]
 8008640:	4611      	mov	r1, r2
 8008642:	4618      	mov	r0, r3
 8008644:	f7ff feee 	bl	8008424 <LCD_WriteNibbleDirect>
		break;
 8008648:	e031      	b.n	80086ae <LCD_WriteByteDirect+0x1a6>
	}
	case LatchResetLower:
	{
		if (dataNotCommand)
 800864a:	7bbb      	ldrb	r3, [r7, #14]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d003      	beq.n	8008658 <LCD_WriteByteDirect+0x150>
			CacheChar(processedByte);
 8008650:	7bfb      	ldrb	r3, [r7, #15]
 8008652:	4618      	mov	r0, r3
 8008654:	f000 f9b8 	bl	80089c8 <CacheChar>

		if (!dataNotCommand)
 8008658:	7bbb      	ldrb	r3, [r7, #14]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d121      	bne.n	80086a2 <LCD_WriteByteDirect+0x19a>
		{
			if (processedByte == 0x1)
 800865e:	7bfb      	ldrb	r3, [r7, #15]
 8008660:	2b01      	cmp	r3, #1
 8008662:	d102      	bne.n	800866a <LCD_WriteByteDirect+0x162>
			{
				Clear_Cache();
 8008664:	f000 f9d6 	bl	8008a14 <Clear_Cache>
 8008668:	e01b      	b.n	80086a2 <LCD_WriteByteDirect+0x19a>
			}
			else if (processedByte == SHIFT_RIGHT || processedByte == SHIFT_LEFT)
 800866a:	2214      	movs	r2, #20
 800866c:	7bfb      	ldrb	r3, [r7, #15]
 800866e:	4293      	cmp	r3, r2
 8008670:	d003      	beq.n	800867a <LCD_WriteByteDirect+0x172>
 8008672:	2210      	movs	r2, #16
 8008674:	7bfb      	ldrb	r3, [r7, #15]
 8008676:	4293      	cmp	r3, r2
 8008678:	d10f      	bne.n	800869a <LCD_WriteByteDirect+0x192>
			{
				cacheLCD.position += processedByte == SHIFT_RIGHT ? 1 : -1;
 800867a:	4b0f      	ldr	r3, [pc, #60]	@ (80086b8 <LCD_WriteByteDirect+0x1b0>)
 800867c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8008680:	2114      	movs	r1, #20
 8008682:	7bfa      	ldrb	r2, [r7, #15]
 8008684:	428a      	cmp	r2, r1
 8008686:	d101      	bne.n	800868c <LCD_WriteByteDirect+0x184>
 8008688:	2201      	movs	r2, #1
 800868a:	e000      	b.n	800868e <LCD_WriteByteDirect+0x186>
 800868c:	22ff      	movs	r2, #255	@ 0xff
 800868e:	4413      	add	r3, r2
 8008690:	b2da      	uxtb	r2, r3
 8008692:	4b09      	ldr	r3, [pc, #36]	@ (80086b8 <LCD_WriteByteDirect+0x1b0>)
 8008694:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8008698:	e003      	b.n	80086a2 <LCD_WriteByteDirect+0x19a>
			}
			else
			{
				CacheCursor(processedByte);
 800869a:	7bfb      	ldrb	r3, [r7, #15]
 800869c:	4618      	mov	r0, r3
 800869e:	f000 f9d9 	bl	8008a54 <CacheCursor>
			}
		}
	}
	default:
	{
		LCD_WriteNibbleDirect(0, task);
 80086a2:	797b      	ldrb	r3, [r7, #5]
 80086a4:	4619      	mov	r1, r3
 80086a6:	2000      	movs	r0, #0
 80086a8:	f7ff febc 	bl	8008424 <LCD_WriteNibbleDirect>
		break;
 80086ac:	bf00      	nop
	}
	}
	return 0;
 80086ae:	2300      	movs	r3, #0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	2000068c 	.word	0x2000068c
 80086bc:	200006af 	.word	0x200006af

080086c0 <queue_length>:
static inline int queue_length(void)
{
 80086c0:	b480      	push	{r7}
 80086c2:	af00      	add	r7, sp, #0
	if (bytesQueuedEnd >= bytesQueuedStart)
 80086c4:	4b0b      	ldr	r3, [pc, #44]	@ (80086f4 <queue_length+0x34>)
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	4b0b      	ldr	r3, [pc, #44]	@ (80086f8 <queue_length+0x38>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	429a      	cmp	r2, r3
 80086ce:	db05      	blt.n	80086dc <queue_length+0x1c>
		return bytesQueuedEnd - bytesQueuedStart;
 80086d0:	4b08      	ldr	r3, [pc, #32]	@ (80086f4 <queue_length+0x34>)
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	4b08      	ldr	r3, [pc, #32]	@ (80086f8 <queue_length+0x38>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	e006      	b.n	80086ea <queue_length+0x2a>
	else
		return BytesQueuedSize - bytesQueuedStart + bytesQueuedEnd;
 80086dc:	4b06      	ldr	r3, [pc, #24]	@ (80086f8 <queue_length+0x38>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f5c3 6280 	rsb	r2, r3, #1024	@ 0x400
 80086e4:	4b03      	ldr	r3, [pc, #12]	@ (80086f4 <queue_length+0x34>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4413      	add	r3, r2
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	46bd      	mov	sp, r7
 80086ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f2:	4770      	bx	lr
 80086f4:	20000eb4 	.word	0x20000eb4
 80086f8:	20000eb0 	.word	0x20000eb0

080086fc <queue_left>:
static inline int queue_left(void)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	af00      	add	r7, sp, #0
	return BytesQueuedSize - queue_length();
 8008700:	f7ff ffde 	bl	80086c0 <queue_length>
 8008704:	4603      	mov	r3, r0
 8008706:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
}
 800870a:	4618      	mov	r0, r3
 800870c:	bd80      	pop	{r7, pc}
	...

08008710 <queue_empty>:
static inline int queue_empty(void)
{
 8008710:	b480      	push	{r7}
 8008712:	af00      	add	r7, sp, #0
	return bytesQueuedStart == bytesQueuedEnd;
 8008714:	4b06      	ldr	r3, [pc, #24]	@ (8008730 <queue_empty+0x20>)
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	4b06      	ldr	r3, [pc, #24]	@ (8008734 <queue_empty+0x24>)
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	429a      	cmp	r2, r3
 800871e:	bf0c      	ite	eq
 8008720:	2301      	moveq	r3, #1
 8008722:	2300      	movne	r3, #0
 8008724:	b2db      	uxtb	r3, r3
}
 8008726:	4618      	mov	r0, r3
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr
 8008730:	20000eb0 	.word	0x20000eb0
 8008734:	20000eb4 	.word	0x20000eb4

08008738 <queue_full>:

static inline int queue_full(void)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	af00      	add	r7, sp, #0
	return QueueNextIndex(bytesQueuedEnd) == bytesQueuedStart;
 800873c:	4b08      	ldr	r3, [pc, #32]	@ (8008760 <queue_full+0x28>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	b29b      	uxth	r3, r3
 8008742:	4618      	mov	r0, r3
 8008744:	f7ff fd65 	bl	8008212 <QueueNextIndex>
 8008748:	4603      	mov	r3, r0
 800874a:	461a      	mov	r2, r3
 800874c:	4b05      	ldr	r3, [pc, #20]	@ (8008764 <queue_full+0x2c>)
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	429a      	cmp	r2, r3
 8008752:	bf0c      	ite	eq
 8008754:	2301      	moveq	r3, #1
 8008756:	2300      	movne	r3, #0
 8008758:	b2db      	uxtb	r3, r3
}
 800875a:	4618      	mov	r0, r3
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	20000eb4 	.word	0x20000eb4
 8008764:	20000eb0 	.word	0x20000eb0

08008768 <queue_full_or_emptying>:
static inline int queue_full_or_emptying(void)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	af00      	add	r7, sp, #0
	return queue_full() || QueueHalfEmpting;
 800876c:	f7ff ffe4 	bl	8008738 <queue_full>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d103      	bne.n	800877e <queue_full_or_emptying+0x16>
 8008776:	4b04      	ldr	r3, [pc, #16]	@ (8008788 <queue_full_or_emptying+0x20>)
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d001      	beq.n	8008782 <queue_full_or_emptying+0x1a>
 800877e:	2301      	movs	r3, #1
 8008780:	e000      	b.n	8008784 <queue_full_or_emptying+0x1c>
 8008782:	2300      	movs	r3, #0
}
 8008784:	4618      	mov	r0, r3
 8008786:	bd80      	pop	{r7, pc}
 8008788:	20000eb8 	.word	0x20000eb8

0800878c <queueByte>:

uint8_t queueByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	4603      	mov	r3, r0
 8008794:	71fb      	strb	r3, [r7, #7]
 8008796:	460b      	mov	r3, r1
 8008798:	71bb      	strb	r3, [r7, #6]
 800879a:	4613      	mov	r3, r2
 800879c:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("cpsid i" : : : "memory");
 800879e:	b672      	cpsid	i
}
 80087a0:	bf00      	nop
	// printf("byteQueteLength: %d", queue_length());
	__disable_irq();
	if (queue_full_or_emptying())
 80087a2:	f7ff ffe1 	bl	8008768 <queue_full_or_emptying>
 80087a6:	4603      	mov	r3, r0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d003      	beq.n	80087b4 <queueByte+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 80087ac:	b662      	cpsie	i
}
 80087ae:	bf00      	nop
	{
		__enable_irq();
		return 0;
 80087b0:	2300      	movs	r3, #0
 80087b2:	e025      	b.n	8008800 <queueByte+0x74>
	}
	if (!delay)
 80087b4:	797b      	ldrb	r3, [r7, #5]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d101      	bne.n	80087be <queueByte+0x32>
		delay = 1;
 80087ba:	2301      	movs	r3, #1
 80087bc:	717b      	strb	r3, [r7, #5]
	BytesQueued[bytesQueuedEnd] = byte | (DataNotCommand << 8) | (delay << 9);
 80087be:	79fb      	ldrb	r3, [r7, #7]
 80087c0:	b21a      	sxth	r2, r3
 80087c2:	79bb      	ldrb	r3, [r7, #6]
 80087c4:	b21b      	sxth	r3, r3
 80087c6:	021b      	lsls	r3, r3, #8
 80087c8:	b21b      	sxth	r3, r3
 80087ca:	4313      	orrs	r3, r2
 80087cc:	b21a      	sxth	r2, r3
 80087ce:	797b      	ldrb	r3, [r7, #5]
 80087d0:	b21b      	sxth	r3, r3
 80087d2:	025b      	lsls	r3, r3, #9
 80087d4:	b21b      	sxth	r3, r3
 80087d6:	4313      	orrs	r3, r2
 80087d8:	b21a      	sxth	r2, r3
 80087da:	4b0b      	ldr	r3, [pc, #44]	@ (8008808 <queueByte+0x7c>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	b291      	uxth	r1, r2
 80087e0:	4a0a      	ldr	r2, [pc, #40]	@ (800880c <queueByte+0x80>)
 80087e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	bytesQueuedEnd = QueueNextIndex(bytesQueuedEnd);
 80087e6:	4b08      	ldr	r3, [pc, #32]	@ (8008808 <queueByte+0x7c>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7ff fd10 	bl	8008212 <QueueNextIndex>
 80087f2:	4603      	mov	r3, r0
 80087f4:	461a      	mov	r2, r3
 80087f6:	4b04      	ldr	r3, [pc, #16]	@ (8008808 <queueByte+0x7c>)
 80087f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80087fa:	b662      	cpsie	i
}
 80087fc:	bf00      	nop
	__enable_irq();
	return 1;
 80087fe:	2301      	movs	r3, #1
}
 8008800:	4618      	mov	r0, r3
 8008802:	3708      	adds	r7, #8
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}
 8008808:	20000eb4 	.word	0x20000eb4
 800880c:	200006b0 	.word	0x200006b0

08008810 <LCD_WriteData>:
uint8_t LCD_WriteData(uint8_t data)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b082      	sub	sp, #8
 8008814:	af00      	add	r7, sp, #0
 8008816:	4603      	mov	r3, r0
 8008818:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 800881a:	b672      	cpsid	i
}
 800881c:	bf00      	nop
	__disable_irq();
	return queueByte(data, 1, 0);
 800881e:	79fb      	ldrb	r3, [r7, #7]
 8008820:	2200      	movs	r2, #0
 8008822:	2101      	movs	r1, #1
 8008824:	4618      	mov	r0, r3
 8008826:	f7ff ffb1 	bl	800878c <queueByte>
 800882a:	4603      	mov	r3, r0
	__enable_irq();
}
 800882c:	4618      	mov	r0, r3
 800882e:	3708      	adds	r7, #8
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <LCD_WriteCommand>:
uint8_t LCD_WriteCommand(uint8_t data, uint8_t delay)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	4603      	mov	r3, r0
 800883c:	460a      	mov	r2, r1
 800883e:	71fb      	strb	r3, [r7, #7]
 8008840:	4613      	mov	r3, r2
 8008842:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8008844:	b672      	cpsid	i
}
 8008846:	bf00      	nop
	__disable_irq();
	return queueByte(data, 0, delay);
 8008848:	79ba      	ldrb	r2, [r7, #6]
 800884a:	79fb      	ldrb	r3, [r7, #7]
 800884c:	2100      	movs	r1, #0
 800884e:	4618      	mov	r0, r3
 8008850:	f7ff ff9c 	bl	800878c <queueByte>
 8008854:	4603      	mov	r3, r0
	__enable_irq();
}
 8008856:	4618      	mov	r0, r3
 8008858:	3708      	adds	r7, #8
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}

0800885e <Write_String_LCD>:

uint8_t Write_String_LCD(char *str)
{
 800885e:	b590      	push	{r4, r7, lr}
 8008860:	b085      	sub	sp, #20
 8008862:	af00      	add	r7, sp, #0
 8008864:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8008866:	b672      	cpsid	i
}
 8008868:	bf00      	nop
	__disable_irq();
	if (queue_full_or_emptying() || LenStr(str) >= queue_left())
 800886a:	f7ff ff7d 	bl	8008768 <queue_full_or_emptying>
 800886e:	4603      	mov	r3, r0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d108      	bne.n	8008886 <Write_String_LCD+0x28>
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f7ff fcb5 	bl	80081e4 <LenStr>
 800887a:	4604      	mov	r4, r0
 800887c:	f7ff ff3e 	bl	80086fc <queue_left>
 8008880:	4603      	mov	r3, r0
 8008882:	429c      	cmp	r4, r3
 8008884:	db13      	blt.n	80088ae <Write_String_LCD+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8008886:	b662      	cpsie	i
}
 8008888:	bf00      	nop
	{
		__enable_irq();
		return 0;
 800888a:	2300      	movs	r3, #0
 800888c:	e016      	b.n	80088bc <Write_String_LCD+0x5e>
	}
	while (*str)
	{
		uint8_t queueAvailable = LCD_WriteData(*str++);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	1c5a      	adds	r2, r3, #1
 8008892:	607a      	str	r2, [r7, #4]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	4618      	mov	r0, r3
 8008898:	f7ff ffba 	bl	8008810 <LCD_WriteData>
 800889c:	4603      	mov	r3, r0
 800889e:	73fb      	strb	r3, [r7, #15]
		if (!queueAvailable)
 80088a0:	7bfb      	ldrb	r3, [r7, #15]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d103      	bne.n	80088ae <Write_String_LCD+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 80088a6:	b662      	cpsie	i
}
 80088a8:	bf00      	nop
		{
			__enable_irq();
			return queueAvailable;
 80088aa:	7bfb      	ldrb	r3, [r7, #15]
 80088ac:	e006      	b.n	80088bc <Write_String_LCD+0x5e>
	while (*str)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d1eb      	bne.n	800888e <Write_String_LCD+0x30>
  __ASM volatile ("cpsie i" : : : "memory");
 80088b6:	b662      	cpsie	i
}
 80088b8:	bf00      	nop
		}
	}
	__enable_irq();
	return 1;
 80088ba:	2301      	movs	r3, #1
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3714      	adds	r7, #20
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd90      	pop	{r4, r7, pc}

080088c4 <lcd_init>:
void lcd_init(void)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80088c8:	b672      	cpsid	i
}
 80088ca:	bf00      	nop
	__disable_irq();
	LCD_WriteCommand(0x2A, 1); // function set (extended command set)
 80088cc:	2101      	movs	r1, #1
 80088ce:	202a      	movs	r0, #42	@ 0x2a
 80088d0:	f7ff ffb0 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x71, 1); // function selection A
 80088d4:	2101      	movs	r1, #1
 80088d6:	2071      	movs	r0, #113	@ 0x71
 80088d8:	f7ff ffac 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteData(0x00);	   // disable internal VDD regulator (2.8V I/O). data(0x5C) = enable regulator (5V I/O)
 80088dc:	2000      	movs	r0, #0
 80088de:	f7ff ff97 	bl	8008810 <LCD_WriteData>
	LCD_WriteCommand(0x28, 1); // function set (fundamental command set)
 80088e2:	2101      	movs	r1, #1
 80088e4:	2028      	movs	r0, #40	@ 0x28
 80088e6:	f7ff ffa5 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x08, 1); // display off, cursor off, blink off
 80088ea:	2101      	movs	r1, #1
 80088ec:	2008      	movs	r0, #8
 80088ee:	f7ff ffa1 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x2A, 1); // function set (extended command set)
 80088f2:	2101      	movs	r1, #1
 80088f4:	202a      	movs	r0, #42	@ 0x2a
 80088f6:	f7ff ff9d 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x79, 1); // OLED command set enabled
 80088fa:	2101      	movs	r1, #1
 80088fc:	2079      	movs	r0, #121	@ 0x79
 80088fe:	f7ff ff99 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0xD5, 1); // set display clock divide ratio/oscillator frequency
 8008902:	2101      	movs	r1, #1
 8008904:	20d5      	movs	r0, #213	@ 0xd5
 8008906:	f7ff ff95 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x70, 1); // set display clock divide ratio/oscillator frequency
 800890a:	2101      	movs	r1, #1
 800890c:	2070      	movs	r0, #112	@ 0x70
 800890e:	f7ff ff91 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x78, 1); // OLED command set disabled
 8008912:	2101      	movs	r1, #1
 8008914:	2078      	movs	r0, #120	@ 0x78
 8008916:	f7ff ff8d 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x08, 1); // extended function set (2-lines)
 800891a:	2101      	movs	r1, #1
 800891c:	2008      	movs	r0, #8
 800891e:	f7ff ff89 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x06, 1); // COM SEG direction
 8008922:	2101      	movs	r1, #1
 8008924:	2006      	movs	r0, #6
 8008926:	f7ff ff85 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x72, 1); // function selection B
 800892a:	2101      	movs	r1, #1
 800892c:	2072      	movs	r0, #114	@ 0x72
 800892e:	f7ff ff81 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteData(0x00);	   // ROM CGRAM selection
 8008932:	2000      	movs	r0, #0
 8008934:	f7ff ff6c 	bl	8008810 <LCD_WriteData>
	LCD_WriteCommand(0x2A, 1); // function set (extended command set)
 8008938:	2101      	movs	r1, #1
 800893a:	202a      	movs	r0, #42	@ 0x2a
 800893c:	f7ff ff7a 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x79, 1); // OLED command set enabled
 8008940:	2101      	movs	r1, #1
 8008942:	2079      	movs	r0, #121	@ 0x79
 8008944:	f7ff ff76 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0xDA, 1); // set SEG pins hardware configuration
 8008948:	2101      	movs	r1, #1
 800894a:	20da      	movs	r0, #218	@ 0xda
 800894c:	f7ff ff72 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x10, 1); // set SEG pins hardware configuration
 8008950:	2101      	movs	r1, #1
 8008952:	2010      	movs	r0, #16
 8008954:	f7ff ff6e 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0xDC, 1); // function selection C
 8008958:	2101      	movs	r1, #1
 800895a:	20dc      	movs	r0, #220	@ 0xdc
 800895c:	f7ff ff6a 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x00, 1); // function selection C
 8008960:	2101      	movs	r1, #1
 8008962:	2000      	movs	r0, #0
 8008964:	f7ff ff66 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x81, 1); // set contrast control
 8008968:	2101      	movs	r1, #1
 800896a:	2081      	movs	r0, #129	@ 0x81
 800896c:	f7ff ff62 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x7F, 1); // set contrast control
 8008970:	2101      	movs	r1, #1
 8008972:	207f      	movs	r0, #127	@ 0x7f
 8008974:	f7ff ff5e 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0xD9, 1); // set phase length
 8008978:	2101      	movs	r1, #1
 800897a:	20d9      	movs	r0, #217	@ 0xd9
 800897c:	f7ff ff5a 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0xF1, 1); // set phase length
 8008980:	2101      	movs	r1, #1
 8008982:	20f1      	movs	r0, #241	@ 0xf1
 8008984:	f7ff ff56 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0xDB, 1); // set VCOMH deselect level
 8008988:	2101      	movs	r1, #1
 800898a:	20db      	movs	r0, #219	@ 0xdb
 800898c:	f7ff ff52 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x40, 1); // set VCOMH deselect level
 8008990:	2101      	movs	r1, #1
 8008992:	2040      	movs	r0, #64	@ 0x40
 8008994:	f7ff ff4e 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x78, 1); // OLED command set disabled
 8008998:	2101      	movs	r1, #1
 800899a:	2078      	movs	r0, #120	@ 0x78
 800899c:	f7ff ff4a 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x28, 1); // function set (fundamental command set)
 80089a0:	2101      	movs	r1, #1
 80089a2:	2028      	movs	r0, #40	@ 0x28
 80089a4:	f7ff ff46 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x01, 1); // clear display
 80089a8:	2101      	movs	r1, #1
 80089aa:	2001      	movs	r0, #1
 80089ac:	f7ff ff42 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x80, 1); // set DDRAM address to 0x00
 80089b0:	2101      	movs	r1, #1
 80089b2:	2080      	movs	r0, #128	@ 0x80
 80089b4:	f7ff ff3e 	bl	8008834 <LCD_WriteCommand>
	LCD_WriteCommand(0x0C, 1); // display ON
 80089b8:	2101      	movs	r1, #1
 80089ba:	200c      	movs	r0, #12
 80089bc:	f7ff ff3a 	bl	8008834 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 80089c0:	b662      	cpsie	i
}
 80089c2:	bf00      	nop
	// LCD_WriteCommand(EntryModeSetCursorMoveDirectIncrement, 1);
	// // HAL_Delay(1);
	// // Display on/off control --> D = 1, C and B =0. (Cursor and blink, last two bits)
	// LCD_WriteCommand(DisplayOnOffControlDisplayOn | DisplayOnOffControlCursorOn | DisplayOnOffControlCursorBlinkOn, 1);
	__enable_irq();
}
 80089c4:	bf00      	nop
 80089c6:	bd80      	pop	{r7, pc}

080089c8 <CacheChar>:
	LCD_WriteCommand(CursorOrDisplayShiftCursorMove | CursorOrDisplayShiftCursorShiftLeft | (value << 2), 1);
	__enable_irq();
}

void CacheChar(uint8_t code)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b085      	sub	sp, #20
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	4603      	mov	r3, r0
 80089d0:	71fb      	strb	r3, [r7, #7]
	uint8_t index = 16 * cacheLCD.line + cacheLCD.position;
 80089d2:	4b0f      	ldr	r3, [pc, #60]	@ (8008a10 <CacheChar+0x48>)
 80089d4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80089d8:	011b      	lsls	r3, r3, #4
 80089da:	b2da      	uxtb	r2, r3
 80089dc:	4b0c      	ldr	r3, [pc, #48]	@ (8008a10 <CacheChar+0x48>)
 80089de:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80089e2:	4413      	add	r3, r2
 80089e4:	73fb      	strb	r3, [r7, #15]
	if (index < 32)
 80089e6:	7bfb      	ldrb	r3, [r7, #15]
 80089e8:	2b1f      	cmp	r3, #31
 80089ea:	d803      	bhi.n	80089f4 <CacheChar+0x2c>
		cacheLCD.string[index] = code; // cache the string for later use in Set_LCD
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	4908      	ldr	r1, [pc, #32]	@ (8008a10 <CacheChar+0x48>)
 80089f0:	79fa      	ldrb	r2, [r7, #7]
 80089f2:	54ca      	strb	r2, [r1, r3]
	cacheLCD.position++;
 80089f4:	4b06      	ldr	r3, [pc, #24]	@ (8008a10 <CacheChar+0x48>)
 80089f6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80089fa:	3301      	adds	r3, #1
 80089fc:	b2da      	uxtb	r2, r3
 80089fe:	4b04      	ldr	r3, [pc, #16]	@ (8008a10 <CacheChar+0x48>)
 8008a00:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8008a04:	bf00      	nop
 8008a06:	3714      	adds	r7, #20
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0e:	4770      	bx	lr
 8008a10:	2000068c 	.word	0x2000068c

08008a14 <Clear_Cache>:

void Clear_Cache()
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 32; i++)
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	71fb      	strb	r3, [r7, #7]
 8008a1e:	e006      	b.n	8008a2e <Clear_Cache+0x1a>
	{
		cacheLCD.string[i] = 0;
 8008a20:	79fb      	ldrb	r3, [r7, #7]
 8008a22:	4a0b      	ldr	r2, [pc, #44]	@ (8008a50 <Clear_Cache+0x3c>)
 8008a24:	2100      	movs	r1, #0
 8008a26:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 32; i++)
 8008a28:	79fb      	ldrb	r3, [r7, #7]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	71fb      	strb	r3, [r7, #7]
 8008a2e:	79fb      	ldrb	r3, [r7, #7]
 8008a30:	2b1f      	cmp	r3, #31
 8008a32:	d9f5      	bls.n	8008a20 <Clear_Cache+0xc>
	}
	cacheLCD.line = 0;
 8008a34:	4b06      	ldr	r3, [pc, #24]	@ (8008a50 <Clear_Cache+0x3c>)
 8008a36:	2200      	movs	r2, #0
 8008a38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	cacheLCD.position = 0;
 8008a3c:	4b04      	ldr	r3, [pc, #16]	@ (8008a50 <Clear_Cache+0x3c>)
 8008a3e:	2200      	movs	r2, #0
 8008a40:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8008a44:	bf00      	nop
 8008a46:	370c      	adds	r7, #12
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr
 8008a50:	2000068c 	.word	0x2000068c

08008a54 <CacheCursor>:
void CacheCursor(uint8_t code)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b085      	sub	sp, #20
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	71fb      	strb	r3, [r7, #7]
	if (!((code >= 0x80 && code <= 0x8F) || (code >= 0xC0 && code <= 0xCF)))
 8008a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	da02      	bge.n	8008a6c <CacheCursor+0x18>
 8008a66:	79fb      	ldrb	r3, [r7, #7]
 8008a68:	2b8f      	cmp	r3, #143	@ 0x8f
 8008a6a:	d905      	bls.n	8008a78 <CacheCursor+0x24>
 8008a6c:	79fb      	ldrb	r3, [r7, #7]
 8008a6e:	2bbf      	cmp	r3, #191	@ 0xbf
 8008a70:	d91a      	bls.n	8008aa8 <CacheCursor+0x54>
 8008a72:	79fb      	ldrb	r3, [r7, #7]
 8008a74:	2bcf      	cmp	r3, #207	@ 0xcf
 8008a76:	d817      	bhi.n	8008aa8 <CacheCursor+0x54>
		return;
	uint8_t line = ((code >> 4) & 0xF) == 0xC ? 1 : 0;
 8008a78:	79fb      	ldrb	r3, [r7, #7]
 8008a7a:	091b      	lsrs	r3, r3, #4
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	f003 030f 	and.w	r3, r3, #15
 8008a82:	2b0c      	cmp	r3, #12
 8008a84:	bf0c      	ite	eq
 8008a86:	2301      	moveq	r3, #1
 8008a88:	2300      	movne	r3, #0
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	73fb      	strb	r3, [r7, #15]
	uint8_t position = (code & 0xF);
 8008a8e:	79fb      	ldrb	r3, [r7, #7]
 8008a90:	f003 030f 	and.w	r3, r3, #15
 8008a94:	73bb      	strb	r3, [r7, #14]
	cacheLCD.line = line;
 8008a96:	4a07      	ldr	r2, [pc, #28]	@ (8008ab4 <CacheCursor+0x60>)
 8008a98:	7bfb      	ldrb	r3, [r7, #15]
 8008a9a:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
	cacheLCD.position = position;
 8008a9e:	4a05      	ldr	r2, [pc, #20]	@ (8008ab4 <CacheCursor+0x60>)
 8008aa0:	7bbb      	ldrb	r3, [r7, #14]
 8008aa2:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
 8008aa6:	e000      	b.n	8008aaa <CacheCursor+0x56>
		return;
 8008aa8:	bf00      	nop
}
 8008aaa:	3714      	adds	r7, #20
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr
 8008ab4:	2000068c 	.word	0x2000068c

08008ab8 <Clear_Display>:
void Clear_Display()
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008abc:	b672      	cpsid	i
}
 8008abe:	bf00      	nop
	__disable_irq();
	LCD_WriteCommand(ClearDisplay, 2);
 8008ac0:	2102      	movs	r1, #2
 8008ac2:	2001      	movs	r0, #1
 8008ac4:	f7ff feb6 	bl	8008834 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 8008ac8:	b662      	cpsie	i
}
 8008aca:	bf00      	nop
	__enable_irq();
}
 8008acc:	bf00      	nop
 8008ace:	bd80      	pop	{r7, pc}

08008ad0 <CursorPositionToCode>:
	Set_CursorPosition(line, position);
	Write_String_LCD(string);
	__enable_irq();
}
uint8_t CursorPositionToCode(uint8_t line, uint8_t position)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b085      	sub	sp, #20
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	460a      	mov	r2, r1
 8008ada:	71fb      	strb	r3, [r7, #7]
 8008adc:	4613      	mov	r3, r2
 8008ade:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8008ae0:	b672      	cpsid	i
}
 8008ae2:	bf00      	nop
	__disable_irq();
	uint8_t location = line ? SetDDRamAddressLine1 : SetDDRamAddressLine0;
 8008ae4:	79fb      	ldrb	r3, [r7, #7]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d001      	beq.n	8008aee <CursorPositionToCode+0x1e>
 8008aea:	23c0      	movs	r3, #192	@ 0xc0
 8008aec:	e000      	b.n	8008af0 <CursorPositionToCode+0x20>
 8008aee:	2380      	movs	r3, #128	@ 0x80
 8008af0:	73fb      	strb	r3, [r7, #15]
	location |= position;
 8008af2:	7bfa      	ldrb	r2, [r7, #15]
 8008af4:	79bb      	ldrb	r3, [r7, #6]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8008afa:	b662      	cpsie	i
}
 8008afc:	bf00      	nop
	__enable_irq();
	return location;
 8008afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3714      	adds	r7, #20
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <Set_CursorPosition>:
void Set_CursorPosition(uint8_t line, uint8_t position)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b084      	sub	sp, #16
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	4603      	mov	r3, r0
 8008b14:	460a      	mov	r2, r1
 8008b16:	71fb      	strb	r3, [r7, #7]
 8008b18:	4613      	mov	r3, r2
 8008b1a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8008b1c:	b672      	cpsid	i
}
 8008b1e:	bf00      	nop
	__disable_irq();
	uint8_t location = CursorPositionToCode(line, position);
 8008b20:	79ba      	ldrb	r2, [r7, #6]
 8008b22:	79fb      	ldrb	r3, [r7, #7]
 8008b24:	4611      	mov	r1, r2
 8008b26:	4618      	mov	r0, r3
 8008b28:	f7ff ffd2 	bl	8008ad0 <CursorPositionToCode>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	73fb      	strb	r3, [r7, #15]
	LCD_WriteCommand(location, 0);
 8008b30:	7bfb      	ldrb	r3, [r7, #15]
 8008b32:	2100      	movs	r1, #0
 8008b34:	4618      	mov	r0, r3
 8008b36:	f7ff fe7d 	bl	8008834 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 8008b3a:	b662      	cpsie	i
}
 8008b3c:	bf00      	nop
	__enable_irq();
}
 8008b3e:	bf00      	nop
 8008b40:	3710      	adds	r7, #16
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}

08008b46 <Write_String_Sector_LCD>:

void Write_String_Sector_LCD(uint8_t sector, char *string)
{
 8008b46:	b580      	push	{r7, lr}
 8008b48:	b082      	sub	sp, #8
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	6039      	str	r1, [r7, #0]
 8008b50:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8008b52:	b672      	cpsid	i
}
 8008b54:	bf00      	nop
	__disable_irq();
	// uint8_t lastPosition = cacheLCD.position;
	// uint8_t lastLine = cacheLCD.line;
	Set_CursorPosition(sector / 4, (sector % 4) * 4);
 8008b56:	79fb      	ldrb	r3, [r7, #7]
 8008b58:	089b      	lsrs	r3, r3, #2
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	79fb      	ldrb	r3, [r7, #7]
 8008b5e:	f003 0303 	and.w	r3, r3, #3
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	4619      	mov	r1, r3
 8008b6a:	4610      	mov	r0, r2
 8008b6c:	f7ff ffce 	bl	8008b0c <Set_CursorPosition>
	Write_String_LCD(string);
 8008b70:	6838      	ldr	r0, [r7, #0]
 8008b72:	f7ff fe74 	bl	800885e <Write_String_LCD>
  __ASM volatile ("cpsie i" : : : "memory");
 8008b76:	b662      	cpsie	i
}
 8008b78:	bf00      	nop
	// Set_CursorPosition(lastLine, lastPosition);
	__enable_irq();
}
 8008b7a:	bf00      	nop
 8008b7c:	3708      	adds	r7, #8
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <DisplayNumberBase>:

void DisplayNumberBase(long num, int8_t line, int8_t position, uint8_t from, uint8_t digits, uint8_t base)
{
 8008b82:	b5b0      	push	{r4, r5, r7, lr}
 8008b84:	b086      	sub	sp, #24
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	6078      	str	r0, [r7, #4]
 8008b8a:	4608      	mov	r0, r1
 8008b8c:	4611      	mov	r1, r2
 8008b8e:	461a      	mov	r2, r3
 8008b90:	4603      	mov	r3, r0
 8008b92:	70fb      	strb	r3, [r7, #3]
 8008b94:	460b      	mov	r3, r1
 8008b96:	70bb      	strb	r3, [r7, #2]
 8008b98:	4613      	mov	r3, r2
 8008b9a:	707b      	strb	r3, [r7, #1]
  __ASM volatile ("cpsid i" : : : "memory");
 8008b9c:	b672      	cpsid	i
}
 8008b9e:	bf00      	nop
	__disable_irq();
	int logOf = digits - 1;
 8008ba0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008ba4:	3b01      	subs	r3, #1
 8008ba6:	617b      	str	r3, [r7, #20]
	if ((line != -1) && (position != -1))
 8008ba8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bb0:	d012      	beq.n	8008bd8 <DisplayNumberBase+0x56>
 8008bb2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bba:	d00d      	beq.n	8008bd8 <DisplayNumberBase+0x56>
		Set_CursorPosition(line, from ? position - logOf : position);
 8008bbc:	78f8      	ldrb	r0, [r7, #3]
 8008bbe:	787b      	ldrb	r3, [r7, #1]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d005      	beq.n	8008bd0 <DisplayNumberBase+0x4e>
 8008bc4:	78ba      	ldrb	r2, [r7, #2]
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	1ad3      	subs	r3, r2, r3
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	e000      	b.n	8008bd2 <DisplayNumberBase+0x50>
 8008bd0:	78bb      	ldrb	r3, [r7, #2]
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	f7ff ff9a 	bl	8008b0c <Set_CursorPosition>
	if (num < 0)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	da08      	bge.n	8008bf0 <DisplayNumberBase+0x6e>
	{
		LCD_WriteData('-');
 8008bde:	202d      	movs	r0, #45	@ 0x2d
 8008be0:	f7ff fe16 	bl	8008810 <LCD_WriteData>
		--logOf;
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	3b01      	subs	r3, #1
 8008be8:	617b      	str	r3, [r7, #20]
		num = -num;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	425b      	negs	r3, r3
 8008bee:	607b      	str	r3, [r7, #4]
	}

	for (int i = logOf; i >= 0; i--)
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	613b      	str	r3, [r7, #16]
 8008bf4:	e043      	b.n	8008c7e <DisplayNumberBase+0xfc>
	{
		uint8_t place = (int)num / (int)pow(base, i);
 8008bf6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7f7 fc7a 	bl	80004f4 <__aeabi_ui2d>
 8008c00:	4604      	mov	r4, r0
 8008c02:	460d      	mov	r5, r1
 8008c04:	6938      	ldr	r0, [r7, #16]
 8008c06:	f7f7 fc85 	bl	8000514 <__aeabi_i2d>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	ec43 2b11 	vmov	d1, r2, r3
 8008c12:	ec45 4b10 	vmov	d0, r4, r5
 8008c16:	f001 fdad 	bl	800a774 <pow>
 8008c1a:	ec53 2b10 	vmov	r2, r3, d0
 8008c1e:	4610      	mov	r0, r2
 8008c20:	4619      	mov	r1, r3
 8008c22:	f7f7 ff91 	bl	8000b48 <__aeabi_d2iz>
 8008c26:	4602      	mov	r2, r0
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c2e:	73fb      	strb	r3, [r7, #15]
		uint8_t digit = place % base;
 8008c30:	7bfb      	ldrb	r3, [r7, #15]
 8008c32:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8008c36:	fbb3 f1f2 	udiv	r1, r3, r2
 8008c3a:	fb01 f202 	mul.w	r2, r1, r2
 8008c3e:	1a9b      	subs	r3, r3, r2
 8008c40:	73bb      	strb	r3, [r7, #14]
		char digitChar = (digit > 61)	? '*'
 8008c42:	7bbb      	ldrb	r3, [r7, #14]
 8008c44:	2b3d      	cmp	r3, #61	@ 0x3d
 8008c46:	d811      	bhi.n	8008c6c <DisplayNumberBase+0xea>
 8008c48:	7bbb      	ldrb	r3, [r7, #14]
 8008c4a:	2b23      	cmp	r3, #35	@ 0x23
 8008c4c:	d903      	bls.n	8008c56 <DisplayNumberBase+0xd4>
 8008c4e:	7bbb      	ldrb	r3, [r7, #14]
 8008c50:	331d      	adds	r3, #29
 8008c52:	b2db      	uxtb	r3, r3
 8008c54:	e00b      	b.n	8008c6e <DisplayNumberBase+0xec>
 8008c56:	7bbb      	ldrb	r3, [r7, #14]
 8008c58:	2b09      	cmp	r3, #9
 8008c5a:	d903      	bls.n	8008c64 <DisplayNumberBase+0xe2>
 8008c5c:	7bbb      	ldrb	r3, [r7, #14]
 8008c5e:	3357      	adds	r3, #87	@ 0x57
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	e004      	b.n	8008c6e <DisplayNumberBase+0xec>
 8008c64:	7bbb      	ldrb	r3, [r7, #14]
 8008c66:	3330      	adds	r3, #48	@ 0x30
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	e000      	b.n	8008c6e <DisplayNumberBase+0xec>
 8008c6c:	232a      	movs	r3, #42	@ 0x2a
 8008c6e:	737b      	strb	r3, [r7, #13]
						 : (digit > 35) ? (digit - 36) + 'A'
						 : (digit > 9)	? (digit - 10) + 'a'
										: digit + '0';
		LCD_WriteData(digitChar);
 8008c70:	7b7b      	ldrb	r3, [r7, #13]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7ff fdcc 	bl	8008810 <LCD_WriteData>
	for (int i = logOf; i >= 0; i--)
 8008c78:	693b      	ldr	r3, [r7, #16]
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	613b      	str	r3, [r7, #16]
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	dab8      	bge.n	8008bf6 <DisplayNumberBase+0x74>
  __ASM volatile ("cpsie i" : : : "memory");
 8008c84:	b662      	cpsie	i
}
 8008c86:	bf00      	nop
	}
	__enable_irq();
}
 8008c88:	bf00      	nop
 8008c8a:	3718      	adds	r7, #24
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bdb0      	pop	{r4, r5, r7, pc}

08008c90 <DisplayNumber>:
void DisplayNumber(long num, int8_t line, int8_t position, uint8_t from, uint8_t digits)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b084      	sub	sp, #16
 8008c94:	af02      	add	r7, sp, #8
 8008c96:	6078      	str	r0, [r7, #4]
 8008c98:	4608      	mov	r0, r1
 8008c9a:	4611      	mov	r1, r2
 8008c9c:	461a      	mov	r2, r3
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	70fb      	strb	r3, [r7, #3]
 8008ca2:	460b      	mov	r3, r1
 8008ca4:	70bb      	strb	r3, [r7, #2]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	707b      	strb	r3, [r7, #1]
	DisplayNumberBase(num, line, position, from, digits, 10);
 8008caa:	7878      	ldrb	r0, [r7, #1]
 8008cac:	f997 2002 	ldrsb.w	r2, [r7, #2]
 8008cb0:	f997 1003 	ldrsb.w	r1, [r7, #3]
 8008cb4:	230a      	movs	r3, #10
 8008cb6:	9301      	str	r3, [sp, #4]
 8008cb8:	7c3b      	ldrb	r3, [r7, #16]
 8008cba:	9300      	str	r3, [sp, #0]
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f7ff ff5f 	bl	8008b82 <DisplayNumberBase>
}
 8008cc4:	bf00      	nop
 8008cc6:	3708      	adds	r7, #8
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	0000      	movs	r0, r0
	...

08008cd0 <DisplayDecimal>:
void DisplayDecimal(double num, int8_t line, int8_t position, uint8_t from, uint8_t digits)
{
 8008cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008cd2:	b08d      	sub	sp, #52	@ 0x34
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	ed87 0b02 	vstr	d0, [r7, #8]
 8008cda:	4606      	mov	r6, r0
 8008cdc:	4608      	mov	r0, r1
 8008cde:	4611      	mov	r1, r2
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	4633      	mov	r3, r6
 8008ce4:	71fb      	strb	r3, [r7, #7]
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	71bb      	strb	r3, [r7, #6]
 8008cea:	460b      	mov	r3, r1
 8008cec:	717b      	strb	r3, [r7, #5]
 8008cee:	4613      	mov	r3, r2
 8008cf0:	713b      	strb	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8008cf2:	b672      	cpsid	i
}
 8008cf4:	bf00      	nop
	__disable_irq();
	int maxDigits = digits - 1;
 8008cf6:	793b      	ldrb	r3, [r7, #4]
 8008cf8:	3b01      	subs	r3, #1
 8008cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int logOf = (abs(num) <= 1) ? 0 : (int)log10(abs(num));
 8008cfc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008d00:	f7f7 ff22 	bl	8000b48 <__aeabi_d2iz>
 8008d04:	4603      	mov	r3, r0
 8008d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d0a:	db06      	blt.n	8008d1a <DisplayDecimal+0x4a>
 8008d0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008d10:	f7f7 ff1a 	bl	8000b48 <__aeabi_d2iz>
 8008d14:	4603      	mov	r3, r0
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	dd18      	ble.n	8008d4c <DisplayDecimal+0x7c>
 8008d1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008d1e:	f7f7 ff13 	bl	8000b48 <__aeabi_d2iz>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	bfb8      	it	lt
 8008d28:	425b      	neglt	r3, r3
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	f7f7 fbf2 	bl	8000514 <__aeabi_i2d>
 8008d30:	4602      	mov	r2, r0
 8008d32:	460b      	mov	r3, r1
 8008d34:	ec43 2b10 	vmov	d0, r2, r3
 8008d38:	f001 fcde 	bl	800a6f8 <log10>
 8008d3c:	ec53 2b10 	vmov	r2, r3, d0
 8008d40:	4610      	mov	r0, r2
 8008d42:	4619      	mov	r1, r3
 8008d44:	f7f7 ff00 	bl	8000b48 <__aeabi_d2iz>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	e000      	b.n	8008d4e <DisplayDecimal+0x7e>
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t negitive = 0;
 8008d50:	2300      	movs	r3, #0
 8008d52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (num < 0)
 8008d56:	f04f 0200 	mov.w	r2, #0
 8008d5a:	f04f 0300 	mov.w	r3, #0
 8008d5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008d62:	f7f7 feb3 	bl	8000acc <__aeabi_dcmplt>
 8008d66:	4603      	mov	r3, r0
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d00b      	beq.n	8008d84 <DisplayDecimal+0xb4>
	{
		negitive = 1;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		--maxDigits;
 8008d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d74:	3b01      	subs	r3, #1
 8008d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
		num = -num;
 8008d78:	68bc      	ldr	r4, [r7, #8]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8008d80:	e9c7 4502 	strd	r4, r5, [r7, #8]
	}
	if (logOf > maxDigits)
 8008d84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	dd01      	ble.n	8008d90 <DisplayDecimal+0xc0>
		logOf = maxDigits;
 8008d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
	if ((line != -1) && (position != -1))
 8008d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d98:	d012      	beq.n	8008dc0 <DisplayDecimal+0xf0>
 8008d9a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008da2:	d00d      	beq.n	8008dc0 <DisplayDecimal+0xf0>
		Set_CursorPosition(line, from ? position - maxDigits : position);
 8008da4:	79f8      	ldrb	r0, [r7, #7]
 8008da6:	797b      	ldrb	r3, [r7, #5]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d005      	beq.n	8008db8 <DisplayDecimal+0xe8>
 8008dac:	79ba      	ldrb	r2, [r7, #6]
 8008dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	1ad3      	subs	r3, r2, r3
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	e000      	b.n	8008dba <DisplayDecimal+0xea>
 8008db8:	79bb      	ldrb	r3, [r7, #6]
 8008dba:	4619      	mov	r1, r3
 8008dbc:	f7ff fea6 	bl	8008b0c <Set_CursorPosition>
	int decimalplaces = fmin(-(maxDigits - logOf - 1), 0);
 8008dc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	f1c3 0301 	rsb	r3, r3, #1
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f7f7 fba2 	bl	8000514 <__aeabi_i2d>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	460b      	mov	r3, r1
 8008dd4:	ed9f 1b30 	vldr	d1, [pc, #192]	@ 8008e98 <DisplayDecimal+0x1c8>
 8008dd8:	ec43 2b10 	vmov	d0, r2, r3
 8008ddc:	f001 fd50 	bl	800a880 <fmin>
 8008de0:	ec53 2b10 	vmov	r2, r3, d0
 8008de4:	4610      	mov	r0, r2
 8008de6:	4619      	mov	r1, r3
 8008de8:	f7f7 feae 	bl	8000b48 <__aeabi_d2iz>
 8008dec:	4603      	mov	r3, r0
 8008dee:	61bb      	str	r3, [r7, #24]
	if (negitive)
 8008df0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d002      	beq.n	8008dfe <DisplayDecimal+0x12e>
		LCD_WriteData('-');
 8008df8:	202d      	movs	r0, #45	@ 0x2d
 8008dfa:	f7ff fd09 	bl	8008810 <LCD_WriteData>
	int j = 0;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	623b      	str	r3, [r7, #32]
	for (int i = logOf; i >= decimalplaces; i--)
 8008e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e04:	61fb      	str	r3, [r7, #28]
 8008e06:	e03b      	b.n	8008e80 <DisplayDecimal+0x1b0>
	{
		int place = (int)(num / pow(10, i));
 8008e08:	69f8      	ldr	r0, [r7, #28]
 8008e0a:	f7f7 fb83 	bl	8000514 <__aeabi_i2d>
 8008e0e:	4602      	mov	r2, r0
 8008e10:	460b      	mov	r3, r1
 8008e12:	ec43 2b11 	vmov	d1, r2, r3
 8008e16:	ed9f 0b22 	vldr	d0, [pc, #136]	@ 8008ea0 <DisplayDecimal+0x1d0>
 8008e1a:	f001 fcab 	bl	800a774 <pow>
 8008e1e:	ec53 2b10 	vmov	r2, r3, d0
 8008e22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008e26:	f7f7 fd09 	bl	800083c <__aeabi_ddiv>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	4610      	mov	r0, r2
 8008e30:	4619      	mov	r1, r3
 8008e32:	f7f7 fe89 	bl	8000b48 <__aeabi_d2iz>
 8008e36:	4603      	mov	r3, r0
 8008e38:	617b      	str	r3, [r7, #20]
		int digit = place % 10;
 8008e3a:	697a      	ldr	r2, [r7, #20]
 8008e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8008ea8 <DisplayDecimal+0x1d8>)
 8008e3e:	fb83 1302 	smull	r1, r3, r3, r2
 8008e42:	1099      	asrs	r1, r3, #2
 8008e44:	17d3      	asrs	r3, r2, #31
 8008e46:	1ac9      	subs	r1, r1, r3
 8008e48:	460b      	mov	r3, r1
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	440b      	add	r3, r1
 8008e4e:	005b      	lsls	r3, r3, #1
 8008e50:	1ad3      	subs	r3, r2, r3
 8008e52:	613b      	str	r3, [r7, #16]
		LCD_WriteData(digit + '0');
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	3330      	adds	r3, #48	@ 0x30
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f7ff fcd7 	bl	8008810 <LCD_WriteData>
		if (j++ < maxDigits && i == 0)
 8008e62:	6a3b      	ldr	r3, [r7, #32]
 8008e64:	1c5a      	adds	r2, r3, #1
 8008e66:	623a      	str	r2, [r7, #32]
 8008e68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	dd05      	ble.n	8008e7a <DisplayDecimal+0x1aa>
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d102      	bne.n	8008e7a <DisplayDecimal+0x1aa>
			LCD_WriteData('.');
 8008e74:	202e      	movs	r0, #46	@ 0x2e
 8008e76:	f7ff fccb 	bl	8008810 <LCD_WriteData>
	for (int i = logOf; i >= decimalplaces; i--)
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	61fb      	str	r3, [r7, #28]
 8008e80:	69fa      	ldr	r2, [r7, #28]
 8008e82:	69bb      	ldr	r3, [r7, #24]
 8008e84:	429a      	cmp	r2, r3
 8008e86:	dabf      	bge.n	8008e08 <DisplayDecimal+0x138>
  __ASM volatile ("cpsie i" : : : "memory");
 8008e88:	b662      	cpsie	i
}
 8008e8a:	bf00      	nop
	}
	__enable_irq();
}
 8008e8c:	bf00      	nop
 8008e8e:	3734      	adds	r7, #52	@ 0x34
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e94:	f3af 8000 	nop.w
	...
 8008ea4:	40240000 	.word	0x40240000
 8008ea8:	66666667 	.word	0x66666667

08008eac <max31856_init>:
#include "stm32l476xx.h"
#include <float.h>
#define MAX31856_SPI_TIMEOUT 50U

void max31856_init(max31856_t *max31856)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
	 * Default:
	 * - Thermocouple type: K
	 * - Number of samples for average: 1
	 * - Cold junction temperature offset: 0
	 */
	max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8008eb4:	2100      	movs	r1, #0
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 f95a 	bl	8009170 <max31856_read_register>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	771a      	strb	r2, [r3, #28]
	max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 8008ec4:	2101      	movs	r1, #1
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f000 f952 	bl	8009170 <max31856_read_register>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	461a      	mov	r2, r3
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	775a      	strb	r2, [r3, #29]

	// Enable all faults
	max31856->mask.val = 0;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	779a      	strb	r2, [r3, #30]
	max31856_write_register(max31856, MAX31856_MASK, max31856->mask.val);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	7f9b      	ldrb	r3, [r3, #30]
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	2102      	movs	r1, #2
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f000 f915 	bl	8009114 <max31856_write_register>
}
 8008eea:	bf00      	nop
 8008eec:	3708      	adds	r7, #8
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <max31856_set_conversion_mode>:

void max31856_set_conversion_mode(max31856_t *max31856, max31856_conversion_mode_t conv_mode)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b082      	sub	sp, #8
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
 8008efa:	460b      	mov	r3, r1
 8008efc:	70fb      	strb	r3, [r7, #3]
	max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8008efe:	2100      	movs	r1, #0
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 f935 	bl	8009170 <max31856_read_register>
 8008f06:	4603      	mov	r3, r0
 8008f08:	461a      	mov	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	771a      	strb	r2, [r3, #28]
	max31856->cr0.bits.conv_mode = conv_mode;
 8008f0e:	78fb      	ldrb	r3, [r7, #3]
 8008f10:	f003 0301 	and.w	r3, r3, #1
 8008f14:	b2d9      	uxtb	r1, r3
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	7f13      	ldrb	r3, [r2, #28]
 8008f1a:	f361 13c7 	bfi	r3, r1, #7, #1
 8008f1e:	7713      	strb	r3, [r2, #28]
	max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	7f1b      	ldrb	r3, [r3, #28]
 8008f24:	b2db      	uxtb	r3, r3
 8008f26:	461a      	mov	r2, r3
 8008f28:	2100      	movs	r1, #0
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 f8f2 	bl	8009114 <max31856_write_register>
}
 8008f30:	bf00      	nop
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <max31856_set_noise_filter>:
		max31856->cr0.bits.one_shot_mode = 0;
	}
}

void max31856_set_noise_filter(max31856_t *max31856, max31856_noise_filter_t noise_filter)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b082      	sub	sp, #8
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	460b      	mov	r3, r1
 8008f42:	70fb      	strb	r3, [r7, #3]
	max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8008f44:	2100      	movs	r1, #0
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f000 f912 	bl	8009170 <max31856_read_register>
 8008f4c:	4603      	mov	r3, r0
 8008f4e:	461a      	mov	r2, r3
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	771a      	strb	r2, [r3, #28]
	max31856->cr0.bits.noise_filter = noise_filter;
 8008f54:	78fb      	ldrb	r3, [r7, #3]
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	b2d9      	uxtb	r1, r3
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	7f13      	ldrb	r3, [r2, #28]
 8008f60:	f361 0300 	bfi	r3, r1, #0, #1
 8008f64:	7713      	strb	r3, [r2, #28]
	max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	7f1b      	ldrb	r3, [r3, #28]
 8008f6a:	b2db      	uxtb	r3, r3
 8008f6c:	461a      	mov	r2, r3
 8008f6e:	2100      	movs	r1, #0
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 f8cf 	bl	8009114 <max31856_write_register>
}
 8008f76:	bf00      	nop
 8008f78:	3708      	adds	r7, #8
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}

08008f7e <max31856_set_cold_junction_enable>:

void max31856_set_cold_junction_enable(max31856_t *max31856, max31856_cj_enable cj_enable)
{
 8008f7e:	b580      	push	{r7, lr}
 8008f80:	b082      	sub	sp, #8
 8008f82:	af00      	add	r7, sp, #0
 8008f84:	6078      	str	r0, [r7, #4]
 8008f86:	460b      	mov	r3, r1
 8008f88:	70fb      	strb	r3, [r7, #3]
	max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 8008f8a:	2100      	movs	r1, #0
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f000 f8ef 	bl	8009170 <max31856_read_register>
 8008f92:	4603      	mov	r3, r0
 8008f94:	461a      	mov	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	771a      	strb	r2, [r3, #28]
	max31856->cr0.bits.cj_enable = cj_enable;
 8008f9a:	78fb      	ldrb	r3, [r7, #3]
 8008f9c:	f003 0301 	and.w	r3, r3, #1
 8008fa0:	b2d9      	uxtb	r1, r3
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	7f13      	ldrb	r3, [r2, #28]
 8008fa6:	f361 03c3 	bfi	r3, r1, #3, #1
 8008faa:	7713      	strb	r3, [r2, #28]
	max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	7f1b      	ldrb	r3, [r3, #28]
 8008fb0:	b2db      	uxtb	r3, r3
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	2100      	movs	r1, #0
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 f8ac 	bl	8009114 <max31856_write_register>
}
 8008fbc:	bf00      	nop
 8008fbe:	3708      	adds	r7, #8
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <max31856_set_thermocouple_type>:

void max31856_set_thermocouple_type(max31856_t *max31856, max31856_thermocouple_t therm_typ)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	460b      	mov	r3, r1
 8008fce:	70fb      	strb	r3, [r7, #3]
	max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 8008fd0:	2101      	movs	r1, #1
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 f8cc 	bl	8009170 <max31856_read_register>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	461a      	mov	r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	775a      	strb	r2, [r3, #29]
	max31856->cr1.bits.thermo_type = therm_typ;
 8008fe0:	78fb      	ldrb	r3, [r7, #3]
 8008fe2:	f003 030f 	and.w	r3, r3, #15
 8008fe6:	b2d9      	uxtb	r1, r3
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	7f53      	ldrb	r3, [r2, #29]
 8008fec:	f361 0303 	bfi	r3, r1, #0, #4
 8008ff0:	7753      	strb	r3, [r2, #29]
	max31856_write_register(max31856, MAX31856_CR1, max31856->cr1.val);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	7f5b      	ldrb	r3, [r3, #29]
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	2101      	movs	r1, #1
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 f889 	bl	8009114 <max31856_write_register>
}
 8009002:	bf00      	nop
 8009004:	3708      	adds	r7, #8
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}

0800900a <max31856_set_average_samples>:

void max31856_set_average_samples(max31856_t *max31856, max31856_sampling_t samples)
{
 800900a:	b580      	push	{r7, lr}
 800900c:	b082      	sub	sp, #8
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
 8009012:	460b      	mov	r3, r1
 8009014:	70fb      	strb	r3, [r7, #3]
	max31856->cr1.val = max31856_read_register(max31856, MAX31856_CR1);
 8009016:	2101      	movs	r1, #1
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f8a9 	bl	8009170 <max31856_read_register>
 800901e:	4603      	mov	r3, r0
 8009020:	461a      	mov	r2, r3
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	775a      	strb	r2, [r3, #29]
	max31856->cr1.bits.conv_avg_mode = samples;
 8009026:	78fb      	ldrb	r3, [r7, #3]
 8009028:	f003 0307 	and.w	r3, r3, #7
 800902c:	b2d9      	uxtb	r1, r3
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	7f53      	ldrb	r3, [r2, #29]
 8009032:	f361 1306 	bfi	r3, r1, #4, #3
 8009036:	7753      	strb	r3, [r2, #29]
	max31856_write_register(max31856, MAX31856_CR1, max31856->cr1.val);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	7f5b      	ldrb	r3, [r3, #29]
 800903c:	b2db      	uxtb	r3, r3
 800903e:	461a      	mov	r2, r3
 8009040:	2101      	movs	r1, #1
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 f866 	bl	8009114 <max31856_write_register>
}
 8009048:	bf00      	nop
 800904a:	3708      	adds	r7, #8
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <max31856_read_TC_temp>:

float max31856_read_TC_temp(max31856_t *max31856)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b084      	sub	sp, #16
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
	uint8_t raw_val[3] = {};
 8009058:	f107 0308 	add.w	r3, r7, #8
 800905c:	2100      	movs	r1, #0
 800905e:	460a      	mov	r2, r1
 8009060:	801a      	strh	r2, [r3, #0]
 8009062:	460a      	mov	r2, r1
 8009064:	709a      	strb	r2, [r3, #2]
	max31856_read_nregisters(max31856, MAX31856_LTCBH, raw_val, 3);
 8009066:	f107 0208 	add.w	r2, r7, #8
 800906a:	2303      	movs	r3, #3
 800906c:	210c      	movs	r1, #12
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 f8a8 	bl	80091c4 <max31856_read_nregisters>
	int32_t raw_val_signed = (raw_val[0] << 16) | (raw_val[1] << 8) | raw_val[2];
 8009074:	7a3b      	ldrb	r3, [r7, #8]
 8009076:	041a      	lsls	r2, r3, #16
 8009078:	7a7b      	ldrb	r3, [r7, #9]
 800907a:	021b      	lsls	r3, r3, #8
 800907c:	4313      	orrs	r3, r2
 800907e:	7aba      	ldrb	r2, [r7, #10]
 8009080:	4313      	orrs	r3, r2
 8009082:	60fb      	str	r3, [r7, #12]
	// First 5 bits aren't unused
	raw_val_signed >>= 5;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	115b      	asrs	r3, r3, #5
 8009088:	60fb      	str	r3, [r7, #12]
	if (raw_val_signed & 0x20000)
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009090:	2b00      	cmp	r3, #0
 8009092:	d005      	beq.n	80090a0 <max31856_read_TC_temp+0x50>
	{
		raw_val_signed |= 0xFFFC0000;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	ea6f 3383 	mvn.w	r3, r3, lsl #14
 800909a:	ea6f 3393 	mvn.w	r3, r3, lsr #14
 800909e:	60fb      	str	r3, [r7, #12]
	}
	return raw_val_signed * 0.0078125;
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f7f7 fa37 	bl	8000514 <__aeabi_i2d>
 80090a6:	f04f 0200 	mov.w	r2, #0
 80090aa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80090ae:	f7f7 fa9b 	bl	80005e8 <__aeabi_dmul>
 80090b2:	4602      	mov	r2, r0
 80090b4:	460b      	mov	r3, r1
 80090b6:	4610      	mov	r0, r2
 80090b8:	4619      	mov	r1, r3
 80090ba:	f7f7 fd6d 	bl	8000b98 <__aeabi_d2f>
 80090be:	4603      	mov	r3, r0
 80090c0:	ee07 3a90 	vmov	s15, r3
}
 80090c4:	eeb0 0a67 	vmov.f32	s0, s15
 80090c8:	3710      	adds	r7, #16
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}

080090ce <max31856_set_open_circuit_fault_detection>:
	max31856->cr0.bits.fault_mode = fault_mode;
	max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
}

void max31856_set_open_circuit_fault_detection(max31856_t *max31856, max31856_oc_fault_t oc_fault)
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b082      	sub	sp, #8
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
 80090d6:	460b      	mov	r3, r1
 80090d8:	70fb      	strb	r3, [r7, #3]
	max31856->cr0.val = max31856_read_register(max31856, MAX31856_CR0);
 80090da:	2100      	movs	r1, #0
 80090dc:	6878      	ldr	r0, [r7, #4]
 80090de:	f000 f847 	bl	8009170 <max31856_read_register>
 80090e2:	4603      	mov	r3, r0
 80090e4:	461a      	mov	r2, r3
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	771a      	strb	r2, [r3, #28]
	max31856->cr0.bits.oc_fault_enable = oc_fault;
 80090ea:	78fb      	ldrb	r3, [r7, #3]
 80090ec:	f003 0303 	and.w	r3, r3, #3
 80090f0:	b2d9      	uxtb	r1, r3
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	7f13      	ldrb	r3, [r2, #28]
 80090f6:	f361 1305 	bfi	r3, r1, #4, #2
 80090fa:	7713      	strb	r3, [r2, #28]
	max31856_write_register(max31856, MAX31856_CR0, max31856->cr0.val);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	7f1b      	ldrb	r3, [r3, #28]
 8009100:	b2db      	uxtb	r3, r3
 8009102:	461a      	mov	r2, r3
 8009104:	2100      	movs	r1, #0
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f000 f804 	bl	8009114 <max31856_write_register>
}
 800910c:	bf00      	nop
 800910e:	3708      	adds	r7, #8
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <max31856_write_register>:
		max31856->cr0.bits.fault_clear = 0;
	}
}

void max31856_write_register(max31856_t *max31856, uint8_t reg_addr, uint8_t reg_val)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b082      	sub	sp, #8
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	460b      	mov	r3, r1
 800911e:	70fb      	strb	r3, [r7, #3]
 8009120:	4613      	mov	r3, r2
 8009122:	70bb      	strb	r3, [r7, #2]
	reg_addr += 0x80;
 8009124:	78fb      	ldrb	r3, [r7, #3]
 8009126:	3b80      	subs	r3, #128	@ 0x80
 8009128:	b2db      	uxtb	r3, r3
 800912a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6858      	ldr	r0, [r3, #4]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	891b      	ldrh	r3, [r3, #8]
 8009134:	2200      	movs	r2, #0
 8009136:	4619      	mov	r1, r3
 8009138:	f7f9 fd7e 	bl	8002c38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6818      	ldr	r0, [r3, #0]
 8009140:	1cf9      	adds	r1, r7, #3
 8009142:	2332      	movs	r3, #50	@ 0x32
 8009144:	2201      	movs	r2, #1
 8009146:	f7fb fa9c 	bl	8004682 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(max31856->spi_handle, &reg_val, 1, MAX31856_SPI_TIMEOUT);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6818      	ldr	r0, [r3, #0]
 800914e:	1cb9      	adds	r1, r7, #2
 8009150:	2332      	movs	r3, #50	@ 0x32
 8009152:	2201      	movs	r2, #1
 8009154:	f7fb fa95 	bl	8004682 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6858      	ldr	r0, [r3, #4]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	891b      	ldrh	r3, [r3, #8]
 8009160:	2201      	movs	r2, #1
 8009162:	4619      	mov	r1, r3
 8009164:	f7f9 fd68 	bl	8002c38 <HAL_GPIO_WritePin>
}
 8009168:	bf00      	nop
 800916a:	3708      	adds	r7, #8
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <max31856_read_register>:
	HAL_SPI_Transmit(max31856->spi_handle, buff, len, MAX31856_SPI_TIMEOUT);
	HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
}

uint8_t max31856_read_register(max31856_t *max31856, uint8_t reg_addr)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	460b      	mov	r3, r1
 800917a:	70fb      	strb	r3, [r7, #3]
	uint8_t reg_val;

	HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6858      	ldr	r0, [r3, #4]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	891b      	ldrh	r3, [r3, #8]
 8009184:	2200      	movs	r2, #0
 8009186:	4619      	mov	r1, r3
 8009188:	f7f9 fd56 	bl	8002c38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6818      	ldr	r0, [r3, #0]
 8009190:	1cf9      	adds	r1, r7, #3
 8009192:	2332      	movs	r3, #50	@ 0x32
 8009194:	2201      	movs	r2, #1
 8009196:	f7fb fa74 	bl	8004682 <HAL_SPI_Transmit>
	HAL_SPI_Receive(max31856->spi_handle, &reg_val, 1, MAX31856_SPI_TIMEOUT);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6818      	ldr	r0, [r3, #0]
 800919e:	f107 010f 	add.w	r1, r7, #15
 80091a2:	2332      	movs	r3, #50	@ 0x32
 80091a4:	2201      	movs	r2, #1
 80091a6:	f7fb fbe2 	bl	800496e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6858      	ldr	r0, [r3, #4]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	891b      	ldrh	r3, [r3, #8]
 80091b2:	2201      	movs	r2, #1
 80091b4:	4619      	mov	r1, r3
 80091b6:	f7f9 fd3f 	bl	8002c38 <HAL_GPIO_WritePin>

	return reg_val;
 80091ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3710      	adds	r7, #16
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <max31856_read_nregisters>:

void max31856_read_nregisters(max31856_t *max31856, uint8_t reg_addr, uint8_t *buff, uint16_t len)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	60f8      	str	r0, [r7, #12]
 80091cc:	607a      	str	r2, [r7, #4]
 80091ce:	461a      	mov	r2, r3
 80091d0:	460b      	mov	r3, r1
 80091d2:	72fb      	strb	r3, [r7, #11]
 80091d4:	4613      	mov	r3, r2
 80091d6:	813b      	strh	r3, [r7, #8]
	HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_RESET);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	6858      	ldr	r0, [r3, #4]
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	891b      	ldrh	r3, [r3, #8]
 80091e0:	2200      	movs	r2, #0
 80091e2:	4619      	mov	r1, r3
 80091e4:	f7f9 fd28 	bl	8002c38 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(max31856->spi_handle, &reg_addr, 1, MAX31856_SPI_TIMEOUT);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6818      	ldr	r0, [r3, #0]
 80091ec:	f107 010b 	add.w	r1, r7, #11
 80091f0:	2332      	movs	r3, #50	@ 0x32
 80091f2:	2201      	movs	r2, #1
 80091f4:	f7fb fa45 	bl	8004682 <HAL_SPI_Transmit>
	HAL_SPI_Receive(max31856->spi_handle, buff, len, MAX31856_SPI_TIMEOUT);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6818      	ldr	r0, [r3, #0]
 80091fc:	893a      	ldrh	r2, [r7, #8]
 80091fe:	2332      	movs	r3, #50	@ 0x32
 8009200:	6879      	ldr	r1, [r7, #4]
 8009202:	f7fb fbb4 	bl	800496e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(max31856->cs_pin.gpio_port, max31856->cs_pin.gpio_pin, GPIO_PIN_SET);
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	6858      	ldr	r0, [r3, #4]
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	891b      	ldrh	r3, [r3, #8]
 800920e:	2201      	movs	r2, #1
 8009210:	4619      	mov	r1, r3
 8009212:	f7f9 fd11 	bl	8002c38 <HAL_GPIO_WritePin>
}
 8009216:	bf00      	nop
 8009218:	3710      	adds	r7, #16
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <max31856_setHighFaultTemp>:
begin
*/

const float TEMPERATURE_TO_MASK_RATIO = 16.0f;
void max31856_setHighFaultTemp(max31856_t *max31856, float temperature)
{
 800921e:	b580      	push	{r7, lr}
 8009220:	b084      	sub	sp, #16
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
 8009226:	ed87 0a00 	vstr	s0, [r7]
	int mask = (int)(temperature * TEMPERATURE_TO_MASK_RATIO);
 800922a:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 800922e:	edd7 7a00 	vldr	s15, [r7]
 8009232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009236:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800923a:	ee17 3a90 	vmov	r3, s15
 800923e:	60fb      	str	r3, [r7, #12]
	max31856_write_register(max31856, MAX31856_LTHFTH, mask >> 8);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	121b      	asrs	r3, r3, #8
 8009244:	b2db      	uxtb	r3, r3
 8009246:	461a      	mov	r2, r3
 8009248:	2105      	movs	r1, #5
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f7ff ff62 	bl	8009114 <max31856_write_register>
	max31856_write_register(max31856, MAX31856_LTHFTL, mask & 0xFF);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	b2db      	uxtb	r3, r3
 8009254:	461a      	mov	r2, r3
 8009256:	2106      	movs	r1, #6
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f7ff ff5b 	bl	8009114 <max31856_write_register>
}
 800925e:	bf00      	nop
 8009260:	3710      	adds	r7, #16
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
	...

08009268 <TIM8_Update>:
 * @param frequency
 * @param dutyCycle 0-100%
 * @param deadTime 0-100%
 */
void TIM8_Update(float frequency, float dutyCycle, float deadTime)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b09e      	sub	sp, #120	@ 0x78
 800926c:	af00      	add	r7, sp, #0
 800926e:	ed87 0a03 	vstr	s0, [r7, #12]
 8009272:	edc7 0a02 	vstr	s1, [r7, #8]
 8009276:	ed87 1a01 	vstr	s2, [r7, #4]
	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800927a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800927e:	2200      	movs	r2, #0
 8009280:	601a      	str	r2, [r3, #0]
 8009282:	605a      	str	r2, [r3, #4]
 8009284:	609a      	str	r2, [r3, #8]
 8009286:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009288:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800928c:	2200      	movs	r2, #0
 800928e:	601a      	str	r2, [r3, #0]
 8009290:	605a      	str	r2, [r3, #4]
 8009292:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8009294:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009298:	2200      	movs	r2, #0
 800929a:	601a      	str	r2, [r3, #0]
 800929c:	605a      	str	r2, [r3, #4]
 800929e:	609a      	str	r2, [r3, #8]
 80092a0:	60da      	str	r2, [r3, #12]
 80092a2:	611a      	str	r2, [r3, #16]
 80092a4:	615a      	str	r2, [r3, #20]
 80092a6:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80092a8:	f107 0310 	add.w	r3, r7, #16
 80092ac:	222c      	movs	r2, #44	@ 0x2c
 80092ae:	2100      	movs	r1, #0
 80092b0:	4618      	mov	r0, r3
 80092b2:	f000 fd3d 	bl	8009d30 <memset>

	/* USER CODE BEGIN TIM8_Init 1 */
	unsigned period = (unsigned)(CLOCK_SPEED / frequency);
 80092b6:	eddf 6a59 	vldr	s13, [pc, #356]	@ 800941c <TIM8_Update+0x1b4>
 80092ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80092be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092c6:	ee17 3a90 	vmov	r3, s15
 80092ca:	677b      	str	r3, [r7, #116]	@ 0x74
	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 80092cc:	4b54      	ldr	r3, [pc, #336]	@ (8009420 <TIM8_Update+0x1b8>)
 80092ce:	4a55      	ldr	r2, [pc, #340]	@ (8009424 <TIM8_Update+0x1bc>)
 80092d0:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 80092d2:	4b53      	ldr	r3, [pc, #332]	@ (8009420 <TIM8_Update+0x1b8>)
 80092d4:	2200      	movs	r2, #0
 80092d6:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80092d8:	4b51      	ldr	r3, [pc, #324]	@ (8009420 <TIM8_Update+0x1b8>)
 80092da:	2200      	movs	r2, #0
 80092dc:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = period;
 80092de:	4a50      	ldr	r2, [pc, #320]	@ (8009420 <TIM8_Update+0x1b8>)
 80092e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092e2:	60d3      	str	r3, [r2, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80092e4:	4b4e      	ldr	r3, [pc, #312]	@ (8009420 <TIM8_Update+0x1b8>)
 80092e6:	2200      	movs	r2, #0
 80092e8:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80092ea:	4b4d      	ldr	r3, [pc, #308]	@ (8009420 <TIM8_Update+0x1b8>)
 80092ec:	2200      	movs	r2, #0
 80092ee:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80092f0:	4b4b      	ldr	r3, [pc, #300]	@ (8009420 <TIM8_Update+0x1b8>)
 80092f2:	2200      	movs	r2, #0
 80092f4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80092f6:	484a      	ldr	r0, [pc, #296]	@ (8009420 <TIM8_Update+0x1b8>)
 80092f8:	f7fc f84c 	bl	8005394 <HAL_TIM_Base_Init>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d001      	beq.n	8009306 <TIM8_Update+0x9e>
	{
		Error_Handler();
 8009302:	f7f8 fb95 	bl	8001a30 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009306:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800930a:	667b      	str	r3, [r7, #100]	@ 0x64
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800930c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8009310:	4619      	mov	r1, r3
 8009312:	4843      	ldr	r0, [pc, #268]	@ (8009420 <TIM8_Update+0x1b8>)
 8009314:	f7fc fdde 	bl	8005ed4 <HAL_TIM_ConfigClockSource>
 8009318:	4603      	mov	r3, r0
 800931a:	2b00      	cmp	r3, #0
 800931c:	d001      	beq.n	8009322 <TIM8_Update+0xba>
	{
		Error_Handler();
 800931e:	f7f8 fb87 	bl	8001a30 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8009322:	483f      	ldr	r0, [pc, #252]	@ (8009420 <TIM8_Update+0x1b8>)
 8009324:	f7fc f8fe 	bl	8005524 <HAL_TIM_PWM_Init>
 8009328:	4603      	mov	r3, r0
 800932a:	2b00      	cmp	r3, #0
 800932c:	d001      	beq.n	8009332 <TIM8_Update+0xca>
	{
		Error_Handler();
 800932e:	f7f8 fb7f 	bl	8001a30 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009332:	2300      	movs	r3, #0
 8009334:	65bb      	str	r3, [r7, #88]	@ 0x58
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009336:	2300      	movs	r3, #0
 8009338:	65fb      	str	r3, [r7, #92]	@ 0x5c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800933a:	2300      	movs	r3, #0
 800933c:	663b      	str	r3, [r7, #96]	@ 0x60
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800933e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8009342:	4619      	mov	r1, r3
 8009344:	4836      	ldr	r0, [pc, #216]	@ (8009420 <TIM8_Update+0x1b8>)
 8009346:	f7fd fba3 	bl	8006a90 <HAL_TIMEx_MasterConfigSynchronization>
 800934a:	4603      	mov	r3, r0
 800934c:	2b00      	cmp	r3, #0
 800934e:	d001      	beq.n	8009354 <TIM8_Update+0xec>
	{
		Error_Handler();
 8009350:	f7f8 fb6e 	bl	8001a30 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009354:	2360      	movs	r3, #96	@ 0x60
 8009356:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sConfigOC.Pulse = (unsigned)(period * dutyCycle / 100.0f);
 8009358:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800935a:	ee07 3a90 	vmov	s15, r3
 800935e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009362:	edd7 7a02 	vldr	s15, [r7, #8]
 8009366:	ee27 7a27 	vmul.f32	s14, s14, s15
 800936a:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8009428 <TIM8_Update+0x1c0>
 800936e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009372:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009376:	ee17 3a90 	vmov	r3, s15
 800937a:	643b      	str	r3, [r7, #64]	@ 0x40
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800937c:	2300      	movs	r3, #0
 800937e:	647b      	str	r3, [r7, #68]	@ 0x44
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009380:	2300      	movs	r3, #0
 8009382:	64bb      	str	r3, [r7, #72]	@ 0x48
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009384:	2300      	movs	r3, #0
 8009386:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009388:	2300      	movs	r3, #0
 800938a:	653b      	str	r3, [r7, #80]	@ 0x50
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800938c:	2300      	movs	r3, #0
 800938e:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009390:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009394:	2208      	movs	r2, #8
 8009396:	4619      	mov	r1, r3
 8009398:	4821      	ldr	r0, [pc, #132]	@ (8009420 <TIM8_Update+0x1b8>)
 800939a:	f7fc fc87 	bl	8005cac <HAL_TIM_PWM_ConfigChannel>
 800939e:	4603      	mov	r3, r0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d001      	beq.n	80093a8 <TIM8_Update+0x140>
	{
		Error_Handler();
 80093a4:	f7f8 fb44 	bl	8001a30 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80093a8:	2300      	movs	r3, #0
 80093aa:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80093ac:	2300      	movs	r3, #0
 80093ae:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80093b0:	2300      	movs	r3, #0
 80093b2:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.DeadTime = (unsigned)(period * deadTime / 100.0f);
 80093b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093b6:	ee07 3a90 	vmov	s15, r3
 80093ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80093be:	edd7 7a01 	vldr	s15, [r7, #4]
 80093c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80093c6:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8009428 <TIM8_Update+0x1c0>
 80093ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80093ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093d2:	ee17 3a90 	vmov	r3, s15
 80093d6:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80093d8:	2300      	movs	r3, #0
 80093da:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80093dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80093e0:	627b      	str	r3, [r7, #36]	@ 0x24
	sBreakDeadTimeConfig.BreakFilter = 0;
 80093e2:	2300      	movs	r3, #0
 80093e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80093e6:	2300      	movs	r3, #0
 80093e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80093ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80093ee:	633b      	str	r3, [r7, #48]	@ 0x30
	sBreakDeadTimeConfig.Break2Filter = 0;
 80093f0:	2300      	movs	r3, #0
 80093f2:	637b      	str	r3, [r7, #52]	@ 0x34
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80093f4:	2300      	movs	r3, #0
 80093f6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80093f8:	f107 0310 	add.w	r3, r7, #16
 80093fc:	4619      	mov	r1, r3
 80093fe:	4808      	ldr	r0, [pc, #32]	@ (8009420 <TIM8_Update+0x1b8>)
 8009400:	f7fd fbce 	bl	8006ba0 <HAL_TIMEx_ConfigBreakDeadTime>
 8009404:	4603      	mov	r3, r0
 8009406:	2b00      	cmp	r3, #0
 8009408:	d001      	beq.n	800940e <TIM8_Update+0x1a6>
	{
		Error_Handler();
 800940a:	f7f8 fb11 	bl	8001a30 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */
	HAL_TIM_MspPostInit(&htim8);
 800940e:	4804      	ldr	r0, [pc, #16]	@ (8009420 <TIM8_Update+0x1b8>)
 8009410:	f7f8 fd38 	bl	8001e84 <HAL_TIM_MspPostInit>
}
 8009414:	bf00      	nop
 8009416:	3778      	adds	r7, #120	@ 0x78
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}
 800941c:	4a989680 	.word	0x4a989680
 8009420:	200003c8 	.word	0x200003c8
 8009424:	40013400 	.word	0x40013400
 8009428:	42c80000 	.word	0x42c80000

0800942c <TIM8_UpdateStart>:
 * @param frequency
 * @param dutyCycle 0-100%
 * @param deadTime 0-100%
 */
void TIM8_UpdateStart(float frequency, float dutyCycle, float deadTime, bool start)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	ed87 0a03 	vstr	s0, [r7, #12]
 8009436:	edc7 0a02 	vstr	s1, [r7, #8]
 800943a:	ed87 1a01 	vstr	s2, [r7, #4]
 800943e:	4603      	mov	r3, r0
 8009440:	70fb      	strb	r3, [r7, #3]
	TIM8_Update(frequency, dutyCycle, deadTime);
 8009442:	ed97 1a01 	vldr	s2, [r7, #4]
 8009446:	edd7 0a02 	vldr	s1, [r7, #8]
 800944a:	ed97 0a03 	vldr	s0, [r7, #12]
 800944e:	f7ff ff0b 	bl	8009268 <TIM8_Update>
	if (start)
 8009452:	78fb      	ldrb	r3, [r7, #3]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d001      	beq.n	800945c <TIM8_UpdateStart+0x30>
	{
		TIM8_start();
 8009458:	f000 f804 	bl	8009464 <TIM8_start>
	}
}
 800945c:	bf00      	nop
 800945e:	3710      	adds	r7, #16
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <TIM8_start>:
void TIM8_start()
{
 8009464:	b580      	push	{r7, lr}
 8009466:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8009468:	2108      	movs	r1, #8
 800946a:	4804      	ldr	r0, [pc, #16]	@ (800947c <TIM8_start+0x18>)
 800946c:	f7fc f8bc 	bl	80055e8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 8009470:	2108      	movs	r1, #8
 8009472:	4802      	ldr	r0, [pc, #8]	@ (800947c <TIM8_start+0x18>)
 8009474:	f7fd fa52 	bl	800691c <HAL_TIMEx_PWMN_Start>
}
 8009478:	bf00      	nop
 800947a:	bd80      	pop	{r7, pc}
 800947c:	200003c8 	.word	0x200003c8

08009480 <sign>:
#include "delay.h"
#include "main.h"
#include "save.h"
#include "run.h"
int sign(int x)
{
 8009480:	b480      	push	{r7}
 8009482:	b083      	sub	sp, #12
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
	if (x > 0)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2b00      	cmp	r3, #0
 800948c:	dd01      	ble.n	8009492 <sign+0x12>
		return 1;
 800948e:	2301      	movs	r3, #1
 8009490:	e006      	b.n	80094a0 <sign+0x20>
	else if (x < 0)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	da02      	bge.n	800949e <sign+0x1e>
		return -1;
 8009498:	f04f 33ff 	mov.w	r3, #4294967295
 800949c:	e000      	b.n	80094a0 <sign+0x20>
	else
		return 0;
 800949e:	2300      	movs	r3, #0
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	370c      	adds	r7, #12
 80094a4:	46bd      	mov	sp, r7
 80094a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094aa:	4770      	bx	lr

080094ac <onRotateTimeoutCallback>:
bool onRotateTimeout = false;
#define ON_ROTATE_TIMEOUT_DELAY 100
void runRotateTimeout(bool force);

void onRotateTimeoutCallback(void)
{
 80094ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80094b0:	b084      	sub	sp, #16
 80094b2:	af00      	add	r7, sp, #0

	if (TIM3->CNT != timeoutLast)
 80094b4:	4b33      	ldr	r3, [pc, #204]	@ (8009584 <onRotateTimeoutCallback+0xd8>)
 80094b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094b8:	4b33      	ldr	r3, [pc, #204]	@ (8009588 <onRotateTimeoutCallback+0xdc>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d059      	beq.n	8009574 <onRotateTimeoutCallback+0xc8>
	{
		long delta = ((long)TIM3->CNT - (long)timeoutLast);
 80094c0:	4b30      	ldr	r3, [pc, #192]	@ (8009584 <onRotateTimeoutCallback+0xd8>)
 80094c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c4:	461a      	mov	r2, r3
 80094c6:	4b30      	ldr	r3, [pc, #192]	@ (8009588 <onRotateTimeoutCallback+0xdc>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	60fb      	str	r3, [r7, #12]
		long deltaABS = abs((long)TIM3->CNT - (long)timeoutLast);
 80094ce:	4b2d      	ldr	r3, [pc, #180]	@ (8009584 <onRotateTimeoutCallback+0xd8>)
 80094d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094d2:	461a      	mov	r2, r3
 80094d4:	4b2c      	ldr	r3, [pc, #176]	@ (8009588 <onRotateTimeoutCallback+0xdc>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	1ad3      	subs	r3, r2, r3
 80094da:	2b00      	cmp	r3, #0
 80094dc:	bfb8      	it	lt
 80094de:	425b      	neglt	r3, r3
 80094e0:	60bb      	str	r3, [r7, #8]
		int direction = sign(delta);
 80094e2:	68f8      	ldr	r0, [r7, #12]
 80094e4:	f7ff ffcc 	bl	8009480 <sign>
 80094e8:	6078      	str	r0, [r7, #4]
		delta = direction * fmin(deltaABS, TIM3->ARR - deltaABS);
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f7f7 f812 	bl	8000514 <__aeabi_i2d>
 80094f0:	4604      	mov	r4, r0
 80094f2:	460d      	mov	r5, r1
 80094f4:	68b8      	ldr	r0, [r7, #8]
 80094f6:	f7f7 f80d 	bl	8000514 <__aeabi_i2d>
 80094fa:	4680      	mov	r8, r0
 80094fc:	4689      	mov	r9, r1
 80094fe:	4b21      	ldr	r3, [pc, #132]	@ (8009584 <onRotateTimeoutCallback+0xd8>)
 8009500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	1ad3      	subs	r3, r2, r3
 8009506:	4618      	mov	r0, r3
 8009508:	f7f6 fff4 	bl	80004f4 <__aeabi_ui2d>
 800950c:	4602      	mov	r2, r0
 800950e:	460b      	mov	r3, r1
 8009510:	ec43 2b11 	vmov	d1, r2, r3
 8009514:	ec49 8b10 	vmov	d0, r8, r9
 8009518:	f001 f9b2 	bl	800a880 <fmin>
 800951c:	ec53 2b10 	vmov	r2, r3, d0
 8009520:	4620      	mov	r0, r4
 8009522:	4629      	mov	r1, r5
 8009524:	f7f7 f860 	bl	80005e8 <__aeabi_dmul>
 8009528:	4602      	mov	r2, r0
 800952a:	460b      	mov	r3, r1
 800952c:	4610      	mov	r0, r2
 800952e:	4619      	mov	r1, r3
 8009530:	f7f7 fb0a 	bl	8000b48 <__aeabi_d2iz>
 8009534:	4603      	mov	r3, r0
 8009536:	60fb      	str	r3, [r7, #12]
		//		DisplayNumber(delta, 1, 7, 0, 4);

		timeoutLast = TIM3->CNT;
 8009538:	4b12      	ldr	r3, [pc, #72]	@ (8009584 <onRotateTimeoutCallback+0xd8>)
 800953a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800953c:	4a12      	ldr	r2, [pc, #72]	@ (8009588 <onRotateTimeoutCallback+0xdc>)
 800953e:	6013      	str	r3, [r2, #0]
		controllerData.desiredTemperature += (float)(delta) / 10.0f;
 8009540:	4b12      	ldr	r3, [pc, #72]	@ (800958c <onRotateTimeoutCallback+0xe0>)
 8009542:	ed93 7a00 	vldr	s14, [r3]
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	ee07 3a90 	vmov	s15, r3
 800954c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009550:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8009554:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8009558:	ee77 7a27 	vadd.f32	s15, s14, s15
 800955c:	4b0b      	ldr	r3, [pc, #44]	@ (800958c <onRotateTimeoutCallback+0xe0>)
 800955e:	edc3 7a00 	vstr	s15, [r3]
		save();
 8009562:	f000 f891 	bl	8009688 <save>
		runRotateTimeout(true);
 8009566:	2001      	movs	r0, #1
 8009568:	f000 f814 	bl	8009594 <runRotateTimeout>
		onRotateTimeout = true;
 800956c:	4b08      	ldr	r3, [pc, #32]	@ (8009590 <onRotateTimeoutCallback+0xe4>)
 800956e:	2201      	movs	r2, #1
 8009570:	701a      	strb	r2, [r3, #0]
	else
	{
		onRotateTimeout = false;
		//		DisplayNumber(0, 1, 7, 0, 4);
	}
}
 8009572:	e002      	b.n	800957a <onRotateTimeoutCallback+0xce>
		onRotateTimeout = false;
 8009574:	4b06      	ldr	r3, [pc, #24]	@ (8009590 <onRotateTimeoutCallback+0xe4>)
 8009576:	2200      	movs	r2, #0
 8009578:	701a      	strb	r2, [r3, #0]
}
 800957a:	bf00      	nop
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009584:	40000400 	.word	0x40000400
 8009588:	20000038 	.word	0x20000038
 800958c:	20000ec8 	.word	0x20000ec8
 8009590:	20000ec4 	.word	0x20000ec4

08009594 <runRotateTimeout>:
void runRotateTimeout(bool force)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b082      	sub	sp, #8
 8009598:	af00      	add	r7, sp, #0
 800959a:	4603      	mov	r3, r0
 800959c:	71fb      	strb	r3, [r7, #7]
	if (!force && onRotateTimeout)
 800959e:	79fb      	ldrb	r3, [r7, #7]
 80095a0:	f083 0301 	eor.w	r3, r3, #1
 80095a4:	b2db      	uxtb	r3, r3
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d003      	beq.n	80095b2 <runRotateTimeout+0x1e>
 80095aa:	4b0a      	ldr	r3, [pc, #40]	@ (80095d4 <runRotateTimeout+0x40>)
 80095ac:	781b      	ldrb	r3, [r3, #0]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d10b      	bne.n	80095ca <runRotateTimeout+0x36>
		return;
	onRotateTimeout = true;
 80095b2:	4b08      	ldr	r3, [pc, #32]	@ (80095d4 <runRotateTimeout+0x40>)
 80095b4:	2201      	movs	r2, #1
 80095b6:	701a      	strb	r2, [r3, #0]
	timeoutLast = TIM3->CNT;
 80095b8:	4b07      	ldr	r3, [pc, #28]	@ (80095d8 <runRotateTimeout+0x44>)
 80095ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095bc:	4a07      	ldr	r2, [pc, #28]	@ (80095dc <runRotateTimeout+0x48>)
 80095be:	6013      	str	r3, [r2, #0]
	runTimeout(onRotateTimeoutCallback, ON_ROTATE_TIMEOUT_DELAY);
 80095c0:	2164      	movs	r1, #100	@ 0x64
 80095c2:	4807      	ldr	r0, [pc, #28]	@ (80095e0 <runRotateTimeout+0x4c>)
 80095c4:	f7fe fa46 	bl	8007a54 <runTimeout>
 80095c8:	e000      	b.n	80095cc <runRotateTimeout+0x38>
		return;
 80095ca:	bf00      	nop
}
 80095cc:	3708      	adds	r7, #8
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	20000ec4 	.word	0x20000ec4
 80095d8:	40000400 	.word	0x40000400
 80095dc:	20000038 	.word	0x20000038
 80095e0:	080094ad 	.word	0x080094ad

080095e4 <onRotate>:
void onRotate(int16_t cnt, unsigned counting_down)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b0b8      	sub	sp, #224	@ 0xe0
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	4603      	mov	r3, r0
 80095ec:	6039      	str	r1, [r7, #0]
 80095ee:	80fb      	strh	r3, [r7, #6]
	int16_t delta = (int16_t)(cnt - last);
 80095f0:	88fa      	ldrh	r2, [r7, #6]
 80095f2:	4b1f      	ldr	r3, [pc, #124]	@ (8009670 <onRotate+0x8c>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	1ad3      	subs	r3, r2, r3
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
	if (counting_down && delta > 0)
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d012      	beq.n	800962c <onRotate+0x48>
 8009606:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 800960a:	2b00      	cmp	r3, #0
 800960c:	dd0e      	ble.n	800962c <onRotate+0x48>
	{
		delta -= (getTimer3Instance().ARR + 1);
 800960e:	f107 030c 	add.w	r3, r7, #12
 8009612:	4618      	mov	r0, r3
 8009614:	f7f7 fca6 	bl	8000f64 <getTimer3Instance>
 8009618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800961a:	3301      	adds	r3, #1
 800961c:	f8b7 20de 	ldrh.w	r2, [r7, #222]	@ 0xde
 8009620:	b29b      	uxth	r3, r3
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	b29b      	uxth	r3, r3
 8009626:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
 800962a:	e015      	b.n	8009658 <onRotate+0x74>
	}
	else if (!counting_down && delta < 0)
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d112      	bne.n	8009658 <onRotate+0x74>
 8009632:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 8009636:	2b00      	cmp	r3, #0
 8009638:	da0e      	bge.n	8009658 <onRotate+0x74>
	{
		delta += (getTimer3Instance().ARR + 1);
 800963a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800963e:	4618      	mov	r0, r3
 8009640:	f7f7 fc90 	bl	8000f64 <getTimer3Instance>
 8009644:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009648:	3301      	adds	r3, #1
 800964a:	b29a      	uxth	r2, r3
 800964c:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 8009650:	4413      	add	r3, r2
 8009652:	b29b      	uxth	r3, r3
 8009654:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
	}
	last = cnt;
 8009658:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800965c:	4a04      	ldr	r2, [pc, #16]	@ (8009670 <onRotate+0x8c>)
 800965e:	6013      	str	r3, [r2, #0]
	// DisplayNumber((int)cnt, 1, 12, 0, 4);
	runRotateTimeout(false);
 8009660:	2000      	movs	r0, #0
 8009662:	f7ff ff97 	bl	8009594 <runRotateTimeout>
}
 8009666:	bf00      	nop
 8009668:	37e0      	adds	r7, #224	@ 0xe0
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	20000ec0 	.word	0x20000ec0

08009674 <onWrap>:
void onWrap(unsigned counting_down)
{
 8009674:	b480      	push	{r7}
 8009676:	b083      	sub	sp, #12
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
}
 800967c:	bf00      	nop
 800967e:	370c      	adds	r7, #12
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr

08009688 <save>:
#include "keypad.h"
#include "max31856.h"
volatile bool need_save = false;
volatile bool need_log = false;
void save()
{
 8009688:	b480      	push	{r7}
 800968a:	af00      	add	r7, sp, #0
	need_save = true;
 800968c:	4b03      	ldr	r3, [pc, #12]	@ (800969c <save+0x14>)
 800968e:	2201      	movs	r2, #1
 8009690:	701a      	strb	r2, [r3, #0]
}
 8009692:	bf00      	nop
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr
 800969c:	20000ec5 	.word	0x20000ec5

080096a0 <threeTenthSeconds>:
// max6675_tc *thermoSPI3;
struct ControllerData controllerData;
int tick = 1;

void threeTenthSeconds(void)
{
 80096a0:	b5b0      	push	{r4, r5, r7, lr}
 80096a2:	b082      	sub	sp, #8
 80096a4:	af00      	add	r7, sp, #0
	float tempSPI2 = max31856_read_TC_temp(&thermoSPI2);
 80096a6:	480e      	ldr	r0, [pc, #56]	@ (80096e0 <threeTenthSeconds+0x40>)
 80096a8:	f7ff fcd2 	bl	8009050 <max31856_read_TC_temp>
 80096ac:	ed87 0a01 	vstr	s0, [r7, #4]
	if (thermoSPI2.sr.val)
 80096b0:	4b0b      	ldr	r3, [pc, #44]	@ (80096e0 <threeTenthSeconds+0x40>)
 80096b2:	7fdb      	ldrb	r3, [r3, #31]
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d10d      	bne.n	80096d6 <threeTenthSeconds+0x36>
	{
		return;
	}
	// tempSPI2 /= 128.0f;
	DisplayDecimal(tempSPI2, 0, 0, 0, 6);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f7f6 ff3c 	bl	8000538 <__aeabi_f2d>
 80096c0:	4604      	mov	r4, r0
 80096c2:	460d      	mov	r5, r1
 80096c4:	2306      	movs	r3, #6
 80096c6:	2200      	movs	r2, #0
 80096c8:	2100      	movs	r1, #0
 80096ca:	2000      	movs	r0, #0
 80096cc:	ec45 4b10 	vmov	d0, r4, r5
 80096d0:	f7ff fafe 	bl	8008cd0 <DisplayDecimal>
 80096d4:	e000      	b.n	80096d8 <threeTenthSeconds+0x38>
		return;
 80096d6:	bf00      	nop
	// DisplayDecimal(tempSPI3, 1, 0, 0, 4);
	// float flowRate = getFlowRateGPS();
	// DisplayDecimal(flowRate, 0, 5, 0, 6);
	// DisplayDecimal(controllerData.desiredTemperature, 0, 12, 0, 4);
	// log();
}
 80096d8:	3708      	adds	r7, #8
 80096da:	46bd      	mov	sp, r7
 80096dc:	bdb0      	pop	{r4, r5, r7, pc}
 80096de:	bf00      	nop
 80096e0:	2000003c 	.word	0x2000003c

080096e4 <testUntilCallback>:
int kjdwkjdwjdwkj = 0;
bool testUntilCallback(void *aux)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b084      	sub	sp, #16
 80096e8:	af02      	add	r7, sp, #8
 80096ea:	6078      	str	r0, [r7, #4]

	DisplayNumber(kjdwkjdwjdwkj, 1, 0, 0, 3);
 80096ec:	4b09      	ldr	r3, [pc, #36]	@ (8009714 <testUntilCallback+0x30>)
 80096ee:	6818      	ldr	r0, [r3, #0]
 80096f0:	2303      	movs	r3, #3
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	2300      	movs	r3, #0
 80096f6:	2200      	movs	r2, #0
 80096f8:	2101      	movs	r1, #1
 80096fa:	f7ff fac9 	bl	8008c90 <DisplayNumber>
	kjdwkjdwjdwkj++;
 80096fe:	4b05      	ldr	r3, [pc, #20]	@ (8009714 <testUntilCallback+0x30>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	3301      	adds	r3, #1
 8009704:	4a03      	ldr	r2, [pc, #12]	@ (8009714 <testUntilCallback+0x30>)
 8009706:	6013      	str	r3, [r2, #0]
	// if (kjdwkjdwjdwkj > 500)
	// {
	// 	return true;
	// }
	return false;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	3708      	adds	r7, #8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
 8009712:	bf00      	nop
 8009714:	20000ed4 	.word	0x20000ed4

08009718 <keyStateChangeCallback>:
void keyStateChangeCallback(char key, enum KeyState keyState)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
 800971e:	4603      	mov	r3, r0
 8009720:	460a      	mov	r2, r1
 8009722:	71fb      	strb	r3, [r7, #7]
 8009724:	4613      	mov	r3, r2
 8009726:	71bb      	strb	r3, [r7, #6]
	Set_CursorPosition(0, charToKeyNumber(key));
 8009728:	79fb      	ldrb	r3, [r7, #7]
 800972a:	4618      	mov	r0, r3
 800972c:	f7fe fb98 	bl	8007e60 <charToKeyNumber>
 8009730:	4603      	mov	r3, r0
 8009732:	b2db      	uxtb	r3, r3
 8009734:	4619      	mov	r1, r3
 8009736:	2000      	movs	r0, #0
 8009738:	f7ff f9e8 	bl	8008b0c <Set_CursorPosition>
	if (keyState == KeyPressed)
 800973c:	79bb      	ldrb	r3, [r7, #6]
 800973e:	2b01      	cmp	r3, #1
 8009740:	d104      	bne.n	800974c <keyStateChangeCallback+0x34>
	{
		LCD_WriteData(key);
 8009742:	79fb      	ldrb	r3, [r7, #7]
 8009744:	4618      	mov	r0, r3
 8009746:	f7ff f863 	bl	8008810 <LCD_WriteData>
	}
	else
	{
		LCD_WriteData(' ');
	}
}
 800974a:	e002      	b.n	8009752 <keyStateChangeCallback+0x3a>
		LCD_WriteData(' ');
 800974c:	2020      	movs	r0, #32
 800974e:	f7ff f85f 	bl	8008810 <LCD_WriteData>
}
 8009752:	bf00      	nop
 8009754:	3708      	adds	r7, #8
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
	...

0800975c <startTim8>:
void startTim8()
{
 800975c:	b580      	push	{r7, lr}
 800975e:	af00      	add	r7, sp, #0
	TIM8_UpdateStart(10000, 15, 1, true);
 8009760:	2001      	movs	r0, #1
 8009762:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8009766:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 800976a:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8009778 <startTim8+0x1c>
 800976e:	f7ff fe5d 	bl	800942c <TIM8_UpdateStart>
}
 8009772:	bf00      	nop
 8009774:	bd80      	pop	{r7, pc}
 8009776:	bf00      	nop
 8009778:	461c4000 	.word	0x461c4000

0800977c <setupTempAmp>:
void unsubscribeTest()
{
	unsubscribeKeyStateChange(keyStateChangeCallback);
}
void setupTempAmp(max31856_t *amp)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
	max31856_init(amp);
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f7ff fb91 	bl	8008eac <max31856_init>
	max31856_set_noise_filter(amp, CR0_FILTER_OUT_60Hz);
 800978a:	2100      	movs	r1, #0
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f7ff fbd3 	bl	8008f38 <max31856_set_noise_filter>
	max31856_set_cold_junction_enable(amp, CR0_CJ_ENABLED);
 8009792:	2100      	movs	r1, #0
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f7ff fbf2 	bl	8008f7e <max31856_set_cold_junction_enable>
	max31856_set_thermocouple_type(amp, CR1_TC_TYPE_K);
 800979a:	2103      	movs	r1, #3
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f7ff fc11 	bl	8008fc4 <max31856_set_thermocouple_type>
	max31856_set_average_samples(amp, CR1_AVG_TC_SAMPLES_2);
 80097a2:	2101      	movs	r1, #1
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f7ff fc30 	bl	800900a <max31856_set_average_samples>
	max31856_set_open_circuit_fault_detection(amp, CR0_OC_DETECT_ENABLED_TC_LESS_2ms);
 80097aa:	2102      	movs	r1, #2
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f7ff fc8e 	bl	80090ce <max31856_set_open_circuit_fault_detection>
	max31856_set_conversion_mode(amp, CR0_CONV_CONTINUOUS);
 80097b2:	2101      	movs	r1, #1
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f7ff fb9c 	bl	8008ef2 <max31856_set_conversion_mode>
}
 80097ba:	bf00      	nop
 80097bc:	3708      	adds	r7, #8
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
	...

080097c4 <run>:
void run()
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b082      	sub	sp, #8
 80097c8:	af00      	add	r7, sp, #0
	printf("\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r");
 80097ca:	4822      	ldr	r0, [pc, #136]	@ (8009854 <run+0x90>)
 80097cc:	f000 f9c6 	bl	8009b5c <iprintf>
	// Initial wait for I2C and LCD to be ready

	HAL_Delay(100);
 80097d0:	2064      	movs	r0, #100	@ 0x64
 80097d2:	f7f8 fdd1 	bl	8002378 <HAL_Delay>
	// initFlowSensor();
	// HAL_ADC_Start_DMA(&hadc3, (unsigned *)&value_adc, 1);
	HAL_Delay(20);
 80097d6:	2014      	movs	r0, #20
 80097d8:	f7f8 fdce 	bl	8002378 <HAL_Delay>
	initKeypad();
 80097dc:	f7fe fb74 	bl	8007ec8 <initKeypad>
	//
	//	// Initialize LCD once
	lcd_init();
 80097e0:	f7ff f870 	bl	80088c4 <lcd_init>
	HAL_Delay(20); // Wait after init
 80097e4:	2014      	movs	r0, #20
 80097e6:	f7f8 fdc7 	bl	8002378 <HAL_Delay>
	// sd_send_initial_dummy_clocks();
	setupTempAmp(&thermoSPI2);
 80097ea:	481b      	ldr	r0, [pc, #108]	@ (8009858 <run+0x94>)
 80097ec:	f7ff ffc6 	bl	800977c <setupTempAmp>
	max31856_setHighFaultTemp(&thermoSPI2, 25);
 80097f0:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80097f4:	4818      	ldr	r0, [pc, #96]	@ (8009858 <run+0x94>)
 80097f6:	f7ff fd12 	bl	800921e <max31856_setHighFaultTemp>
	//	if (fr != FR_OK)
	//	{
	//		printf("Mount failed\n");
	//		return;
	//	}
	subscribeKeyStateChange(keyStateChangeCallback);
 80097fa:	4818      	ldr	r0, [pc, #96]	@ (800985c <run+0x98>)
 80097fc:	f7fe fc7e 	bl	80080fc <subscribeKeyStateChange>
	bool success = false; // loadControllerDataSD(CONTROLLER_DATA_PATH, &controllerData);
 8009800:	2300      	movs	r3, #0
 8009802:	71fb      	strb	r3, [r7, #7]
	if (!success)
 8009804:	79fb      	ldrb	r3, [r7, #7]
 8009806:	f083 0301 	eor.w	r3, r3, #1
 800980a:	b2db      	uxtb	r3, r3
 800980c:	2b00      	cmp	r3, #0
 800980e:	d002      	beq.n	8009816 <run+0x52>

		controllerData.desiredTemperature = 48.8f;
 8009810:	4b13      	ldr	r3, [pc, #76]	@ (8009860 <run+0x9c>)
 8009812:	4a14      	ldr	r2, [pc, #80]	@ (8009864 <run+0xa0>)
 8009814:	601a      	str	r2, [r3, #0]
	//
	//	// Clear display and home cursor
	//	HAL_Delay(2);		// Clear needs > 1.5ms
	// LCD_WriteCommand(0xF, 1);

	Write_String_Sector_LCD(0, "Tempature");
 8009816:	4914      	ldr	r1, [pc, #80]	@ (8009868 <run+0xa4>)
 8009818:	2000      	movs	r0, #0
 800981a:	f7ff f994 	bl	8008b46 <Write_String_Sector_LCD>
	Write_String_Sector_LCD(4, "Sensors");
 800981e:	4913      	ldr	r1, [pc, #76]	@ (800986c <run+0xa8>)
 8009820:	2004      	movs	r0, #4
 8009822:	f7ff f990 	bl	8008b46 <Write_String_Sector_LCD>
	HAL_Delay(2000);
 8009826:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800982a:	f7f8 fda5 	bl	8002378 <HAL_Delay>
	Clear_Display();
 800982e:	f7ff f943 	bl	8008ab8 <Clear_Display>
	// WriteStringAt(success ? "true " : "false", 0, 6);

	// test();
	runInterval(threeTenthSeconds, 50);
 8009832:	2132      	movs	r1, #50	@ 0x32
 8009834:	480e      	ldr	r0, [pc, #56]	@ (8009870 <run+0xac>)
 8009836:	f7fe f8fd 	bl	8007a34 <runInterval>
	runIntervalUntil(testUntilCallback, NULL, 1000);
 800983a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800983e:	2100      	movs	r1, #0
 8009840:	480c      	ldr	r0, [pc, #48]	@ (8009874 <run+0xb0>)
 8009842:	f7fe f919 	bl	8007a78 <runIntervalUntil>
	runTimeout(startTim8, 5000);
 8009846:	f241 3188 	movw	r1, #5000	@ 0x1388
 800984a:	480b      	ldr	r0, [pc, #44]	@ (8009878 <run+0xb4>)
 800984c:	f7fe f902 	bl	8007a54 <runTimeout>
	// runTimeout(unsubscribeTest, 10000);
	while (1)
 8009850:	bf00      	nop
 8009852:	e7fd      	b.n	8009850 <run+0x8c>
 8009854:	0800bb8c 	.word	0x0800bb8c
 8009858:	2000003c 	.word	0x2000003c
 800985c:	08009719 	.word	0x08009719
 8009860:	20000ec8 	.word	0x20000ec8
 8009864:	42433333 	.word	0x42433333
 8009868:	0800bbb8 	.word	0x0800bbb8
 800986c:	0800bbc4 	.word	0x0800bbc4
 8009870:	080096a1 	.word	0x080096a1
 8009874:	080096e5 	.word	0x080096e5
 8009878:	0800975d 	.word	0x0800975d

0800987c <sbrk_aligned>:
 800987c:	b570      	push	{r4, r5, r6, lr}
 800987e:	4e0f      	ldr	r6, [pc, #60]	@ (80098bc <sbrk_aligned+0x40>)
 8009880:	460c      	mov	r4, r1
 8009882:	6831      	ldr	r1, [r6, #0]
 8009884:	4605      	mov	r5, r0
 8009886:	b911      	cbnz	r1, 800988e <sbrk_aligned+0x12>
 8009888:	f000 fa8e 	bl	8009da8 <_sbrk_r>
 800988c:	6030      	str	r0, [r6, #0]
 800988e:	4621      	mov	r1, r4
 8009890:	4628      	mov	r0, r5
 8009892:	f000 fa89 	bl	8009da8 <_sbrk_r>
 8009896:	1c43      	adds	r3, r0, #1
 8009898:	d103      	bne.n	80098a2 <sbrk_aligned+0x26>
 800989a:	f04f 34ff 	mov.w	r4, #4294967295
 800989e:	4620      	mov	r0, r4
 80098a0:	bd70      	pop	{r4, r5, r6, pc}
 80098a2:	1cc4      	adds	r4, r0, #3
 80098a4:	f024 0403 	bic.w	r4, r4, #3
 80098a8:	42a0      	cmp	r0, r4
 80098aa:	d0f8      	beq.n	800989e <sbrk_aligned+0x22>
 80098ac:	1a21      	subs	r1, r4, r0
 80098ae:	4628      	mov	r0, r5
 80098b0:	f000 fa7a 	bl	8009da8 <_sbrk_r>
 80098b4:	3001      	adds	r0, #1
 80098b6:	d1f2      	bne.n	800989e <sbrk_aligned+0x22>
 80098b8:	e7ef      	b.n	800989a <sbrk_aligned+0x1e>
 80098ba:	bf00      	nop
 80098bc:	20000ed8 	.word	0x20000ed8

080098c0 <_malloc_r>:
 80098c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098c4:	1ccd      	adds	r5, r1, #3
 80098c6:	f025 0503 	bic.w	r5, r5, #3
 80098ca:	3508      	adds	r5, #8
 80098cc:	2d0c      	cmp	r5, #12
 80098ce:	bf38      	it	cc
 80098d0:	250c      	movcc	r5, #12
 80098d2:	2d00      	cmp	r5, #0
 80098d4:	4606      	mov	r6, r0
 80098d6:	db01      	blt.n	80098dc <_malloc_r+0x1c>
 80098d8:	42a9      	cmp	r1, r5
 80098da:	d904      	bls.n	80098e6 <_malloc_r+0x26>
 80098dc:	230c      	movs	r3, #12
 80098de:	6033      	str	r3, [r6, #0]
 80098e0:	2000      	movs	r0, #0
 80098e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80099bc <_malloc_r+0xfc>
 80098ea:	f000 f869 	bl	80099c0 <__malloc_lock>
 80098ee:	f8d8 3000 	ldr.w	r3, [r8]
 80098f2:	461c      	mov	r4, r3
 80098f4:	bb44      	cbnz	r4, 8009948 <_malloc_r+0x88>
 80098f6:	4629      	mov	r1, r5
 80098f8:	4630      	mov	r0, r6
 80098fa:	f7ff ffbf 	bl	800987c <sbrk_aligned>
 80098fe:	1c43      	adds	r3, r0, #1
 8009900:	4604      	mov	r4, r0
 8009902:	d158      	bne.n	80099b6 <_malloc_r+0xf6>
 8009904:	f8d8 4000 	ldr.w	r4, [r8]
 8009908:	4627      	mov	r7, r4
 800990a:	2f00      	cmp	r7, #0
 800990c:	d143      	bne.n	8009996 <_malloc_r+0xd6>
 800990e:	2c00      	cmp	r4, #0
 8009910:	d04b      	beq.n	80099aa <_malloc_r+0xea>
 8009912:	6823      	ldr	r3, [r4, #0]
 8009914:	4639      	mov	r1, r7
 8009916:	4630      	mov	r0, r6
 8009918:	eb04 0903 	add.w	r9, r4, r3
 800991c:	f000 fa44 	bl	8009da8 <_sbrk_r>
 8009920:	4581      	cmp	r9, r0
 8009922:	d142      	bne.n	80099aa <_malloc_r+0xea>
 8009924:	6821      	ldr	r1, [r4, #0]
 8009926:	1a6d      	subs	r5, r5, r1
 8009928:	4629      	mov	r1, r5
 800992a:	4630      	mov	r0, r6
 800992c:	f7ff ffa6 	bl	800987c <sbrk_aligned>
 8009930:	3001      	adds	r0, #1
 8009932:	d03a      	beq.n	80099aa <_malloc_r+0xea>
 8009934:	6823      	ldr	r3, [r4, #0]
 8009936:	442b      	add	r3, r5
 8009938:	6023      	str	r3, [r4, #0]
 800993a:	f8d8 3000 	ldr.w	r3, [r8]
 800993e:	685a      	ldr	r2, [r3, #4]
 8009940:	bb62      	cbnz	r2, 800999c <_malloc_r+0xdc>
 8009942:	f8c8 7000 	str.w	r7, [r8]
 8009946:	e00f      	b.n	8009968 <_malloc_r+0xa8>
 8009948:	6822      	ldr	r2, [r4, #0]
 800994a:	1b52      	subs	r2, r2, r5
 800994c:	d420      	bmi.n	8009990 <_malloc_r+0xd0>
 800994e:	2a0b      	cmp	r2, #11
 8009950:	d917      	bls.n	8009982 <_malloc_r+0xc2>
 8009952:	1961      	adds	r1, r4, r5
 8009954:	42a3      	cmp	r3, r4
 8009956:	6025      	str	r5, [r4, #0]
 8009958:	bf18      	it	ne
 800995a:	6059      	strne	r1, [r3, #4]
 800995c:	6863      	ldr	r3, [r4, #4]
 800995e:	bf08      	it	eq
 8009960:	f8c8 1000 	streq.w	r1, [r8]
 8009964:	5162      	str	r2, [r4, r5]
 8009966:	604b      	str	r3, [r1, #4]
 8009968:	4630      	mov	r0, r6
 800996a:	f000 f82f 	bl	80099cc <__malloc_unlock>
 800996e:	f104 000b 	add.w	r0, r4, #11
 8009972:	1d23      	adds	r3, r4, #4
 8009974:	f020 0007 	bic.w	r0, r0, #7
 8009978:	1ac2      	subs	r2, r0, r3
 800997a:	bf1c      	itt	ne
 800997c:	1a1b      	subne	r3, r3, r0
 800997e:	50a3      	strne	r3, [r4, r2]
 8009980:	e7af      	b.n	80098e2 <_malloc_r+0x22>
 8009982:	6862      	ldr	r2, [r4, #4]
 8009984:	42a3      	cmp	r3, r4
 8009986:	bf0c      	ite	eq
 8009988:	f8c8 2000 	streq.w	r2, [r8]
 800998c:	605a      	strne	r2, [r3, #4]
 800998e:	e7eb      	b.n	8009968 <_malloc_r+0xa8>
 8009990:	4623      	mov	r3, r4
 8009992:	6864      	ldr	r4, [r4, #4]
 8009994:	e7ae      	b.n	80098f4 <_malloc_r+0x34>
 8009996:	463c      	mov	r4, r7
 8009998:	687f      	ldr	r7, [r7, #4]
 800999a:	e7b6      	b.n	800990a <_malloc_r+0x4a>
 800999c:	461a      	mov	r2, r3
 800999e:	685b      	ldr	r3, [r3, #4]
 80099a0:	42a3      	cmp	r3, r4
 80099a2:	d1fb      	bne.n	800999c <_malloc_r+0xdc>
 80099a4:	2300      	movs	r3, #0
 80099a6:	6053      	str	r3, [r2, #4]
 80099a8:	e7de      	b.n	8009968 <_malloc_r+0xa8>
 80099aa:	230c      	movs	r3, #12
 80099ac:	6033      	str	r3, [r6, #0]
 80099ae:	4630      	mov	r0, r6
 80099b0:	f000 f80c 	bl	80099cc <__malloc_unlock>
 80099b4:	e794      	b.n	80098e0 <_malloc_r+0x20>
 80099b6:	6005      	str	r5, [r0, #0]
 80099b8:	e7d6      	b.n	8009968 <_malloc_r+0xa8>
 80099ba:	bf00      	nop
 80099bc:	20000edc 	.word	0x20000edc

080099c0 <__malloc_lock>:
 80099c0:	4801      	ldr	r0, [pc, #4]	@ (80099c8 <__malloc_lock+0x8>)
 80099c2:	f000 ba3e 	b.w	8009e42 <__retarget_lock_acquire_recursive>
 80099c6:	bf00      	nop
 80099c8:	20001020 	.word	0x20001020

080099cc <__malloc_unlock>:
 80099cc:	4801      	ldr	r0, [pc, #4]	@ (80099d4 <__malloc_unlock+0x8>)
 80099ce:	f000 ba39 	b.w	8009e44 <__retarget_lock_release_recursive>
 80099d2:	bf00      	nop
 80099d4:	20001020 	.word	0x20001020

080099d8 <std>:
 80099d8:	2300      	movs	r3, #0
 80099da:	b510      	push	{r4, lr}
 80099dc:	4604      	mov	r4, r0
 80099de:	e9c0 3300 	strd	r3, r3, [r0]
 80099e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099e6:	6083      	str	r3, [r0, #8]
 80099e8:	8181      	strh	r1, [r0, #12]
 80099ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80099ec:	81c2      	strh	r2, [r0, #14]
 80099ee:	6183      	str	r3, [r0, #24]
 80099f0:	4619      	mov	r1, r3
 80099f2:	2208      	movs	r2, #8
 80099f4:	305c      	adds	r0, #92	@ 0x5c
 80099f6:	f000 f99b 	bl	8009d30 <memset>
 80099fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009a30 <std+0x58>)
 80099fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80099fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009a34 <std+0x5c>)
 8009a00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009a02:	4b0d      	ldr	r3, [pc, #52]	@ (8009a38 <std+0x60>)
 8009a04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009a06:	4b0d      	ldr	r3, [pc, #52]	@ (8009a3c <std+0x64>)
 8009a08:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009a40 <std+0x68>)
 8009a0c:	6224      	str	r4, [r4, #32]
 8009a0e:	429c      	cmp	r4, r3
 8009a10:	d006      	beq.n	8009a20 <std+0x48>
 8009a12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009a16:	4294      	cmp	r4, r2
 8009a18:	d002      	beq.n	8009a20 <std+0x48>
 8009a1a:	33d0      	adds	r3, #208	@ 0xd0
 8009a1c:	429c      	cmp	r4, r3
 8009a1e:	d105      	bne.n	8009a2c <std+0x54>
 8009a20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a28:	f000 ba0a 	b.w	8009e40 <__retarget_lock_init_recursive>
 8009a2c:	bd10      	pop	{r4, pc}
 8009a2e:	bf00      	nop
 8009a30:	08009b81 	.word	0x08009b81
 8009a34:	08009ba3 	.word	0x08009ba3
 8009a38:	08009bdb 	.word	0x08009bdb
 8009a3c:	08009bff 	.word	0x08009bff
 8009a40:	20000ee0 	.word	0x20000ee0

08009a44 <stdio_exit_handler>:
 8009a44:	4a02      	ldr	r2, [pc, #8]	@ (8009a50 <stdio_exit_handler+0xc>)
 8009a46:	4903      	ldr	r1, [pc, #12]	@ (8009a54 <stdio_exit_handler+0x10>)
 8009a48:	4803      	ldr	r0, [pc, #12]	@ (8009a58 <stdio_exit_handler+0x14>)
 8009a4a:	f000 b869 	b.w	8009b20 <_fwalk_sglue>
 8009a4e:	bf00      	nop
 8009a50:	2000005c 	.word	0x2000005c
 8009a54:	0800a59d 	.word	0x0800a59d
 8009a58:	2000006c 	.word	0x2000006c

08009a5c <cleanup_stdio>:
 8009a5c:	6841      	ldr	r1, [r0, #4]
 8009a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8009a90 <cleanup_stdio+0x34>)
 8009a60:	4299      	cmp	r1, r3
 8009a62:	b510      	push	{r4, lr}
 8009a64:	4604      	mov	r4, r0
 8009a66:	d001      	beq.n	8009a6c <cleanup_stdio+0x10>
 8009a68:	f000 fd98 	bl	800a59c <_fflush_r>
 8009a6c:	68a1      	ldr	r1, [r4, #8]
 8009a6e:	4b09      	ldr	r3, [pc, #36]	@ (8009a94 <cleanup_stdio+0x38>)
 8009a70:	4299      	cmp	r1, r3
 8009a72:	d002      	beq.n	8009a7a <cleanup_stdio+0x1e>
 8009a74:	4620      	mov	r0, r4
 8009a76:	f000 fd91 	bl	800a59c <_fflush_r>
 8009a7a:	68e1      	ldr	r1, [r4, #12]
 8009a7c:	4b06      	ldr	r3, [pc, #24]	@ (8009a98 <cleanup_stdio+0x3c>)
 8009a7e:	4299      	cmp	r1, r3
 8009a80:	d004      	beq.n	8009a8c <cleanup_stdio+0x30>
 8009a82:	4620      	mov	r0, r4
 8009a84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a88:	f000 bd88 	b.w	800a59c <_fflush_r>
 8009a8c:	bd10      	pop	{r4, pc}
 8009a8e:	bf00      	nop
 8009a90:	20000ee0 	.word	0x20000ee0
 8009a94:	20000f48 	.word	0x20000f48
 8009a98:	20000fb0 	.word	0x20000fb0

08009a9c <global_stdio_init.part.0>:
 8009a9c:	b510      	push	{r4, lr}
 8009a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8009acc <global_stdio_init.part.0+0x30>)
 8009aa0:	4c0b      	ldr	r4, [pc, #44]	@ (8009ad0 <global_stdio_init.part.0+0x34>)
 8009aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8009ad4 <global_stdio_init.part.0+0x38>)
 8009aa4:	601a      	str	r2, [r3, #0]
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	2104      	movs	r1, #4
 8009aac:	f7ff ff94 	bl	80099d8 <std>
 8009ab0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	2109      	movs	r1, #9
 8009ab8:	f7ff ff8e 	bl	80099d8 <std>
 8009abc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009ac0:	2202      	movs	r2, #2
 8009ac2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ac6:	2112      	movs	r1, #18
 8009ac8:	f7ff bf86 	b.w	80099d8 <std>
 8009acc:	20001018 	.word	0x20001018
 8009ad0:	20000ee0 	.word	0x20000ee0
 8009ad4:	08009a45 	.word	0x08009a45

08009ad8 <__sfp_lock_acquire>:
 8009ad8:	4801      	ldr	r0, [pc, #4]	@ (8009ae0 <__sfp_lock_acquire+0x8>)
 8009ada:	f000 b9b2 	b.w	8009e42 <__retarget_lock_acquire_recursive>
 8009ade:	bf00      	nop
 8009ae0:	20001021 	.word	0x20001021

08009ae4 <__sfp_lock_release>:
 8009ae4:	4801      	ldr	r0, [pc, #4]	@ (8009aec <__sfp_lock_release+0x8>)
 8009ae6:	f000 b9ad 	b.w	8009e44 <__retarget_lock_release_recursive>
 8009aea:	bf00      	nop
 8009aec:	20001021 	.word	0x20001021

08009af0 <__sinit>:
 8009af0:	b510      	push	{r4, lr}
 8009af2:	4604      	mov	r4, r0
 8009af4:	f7ff fff0 	bl	8009ad8 <__sfp_lock_acquire>
 8009af8:	6a23      	ldr	r3, [r4, #32]
 8009afa:	b11b      	cbz	r3, 8009b04 <__sinit+0x14>
 8009afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b00:	f7ff bff0 	b.w	8009ae4 <__sfp_lock_release>
 8009b04:	4b04      	ldr	r3, [pc, #16]	@ (8009b18 <__sinit+0x28>)
 8009b06:	6223      	str	r3, [r4, #32]
 8009b08:	4b04      	ldr	r3, [pc, #16]	@ (8009b1c <__sinit+0x2c>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1f5      	bne.n	8009afc <__sinit+0xc>
 8009b10:	f7ff ffc4 	bl	8009a9c <global_stdio_init.part.0>
 8009b14:	e7f2      	b.n	8009afc <__sinit+0xc>
 8009b16:	bf00      	nop
 8009b18:	08009a5d 	.word	0x08009a5d
 8009b1c:	20001018 	.word	0x20001018

08009b20 <_fwalk_sglue>:
 8009b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b24:	4607      	mov	r7, r0
 8009b26:	4688      	mov	r8, r1
 8009b28:	4614      	mov	r4, r2
 8009b2a:	2600      	movs	r6, #0
 8009b2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b30:	f1b9 0901 	subs.w	r9, r9, #1
 8009b34:	d505      	bpl.n	8009b42 <_fwalk_sglue+0x22>
 8009b36:	6824      	ldr	r4, [r4, #0]
 8009b38:	2c00      	cmp	r4, #0
 8009b3a:	d1f7      	bne.n	8009b2c <_fwalk_sglue+0xc>
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b42:	89ab      	ldrh	r3, [r5, #12]
 8009b44:	2b01      	cmp	r3, #1
 8009b46:	d907      	bls.n	8009b58 <_fwalk_sglue+0x38>
 8009b48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	d003      	beq.n	8009b58 <_fwalk_sglue+0x38>
 8009b50:	4629      	mov	r1, r5
 8009b52:	4638      	mov	r0, r7
 8009b54:	47c0      	blx	r8
 8009b56:	4306      	orrs	r6, r0
 8009b58:	3568      	adds	r5, #104	@ 0x68
 8009b5a:	e7e9      	b.n	8009b30 <_fwalk_sglue+0x10>

08009b5c <iprintf>:
 8009b5c:	b40f      	push	{r0, r1, r2, r3}
 8009b5e:	b507      	push	{r0, r1, r2, lr}
 8009b60:	4906      	ldr	r1, [pc, #24]	@ (8009b7c <iprintf+0x20>)
 8009b62:	ab04      	add	r3, sp, #16
 8009b64:	6808      	ldr	r0, [r1, #0]
 8009b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b6a:	6881      	ldr	r1, [r0, #8]
 8009b6c:	9301      	str	r3, [sp, #4]
 8009b6e:	f000 f9ed 	bl	8009f4c <_vfiprintf_r>
 8009b72:	b003      	add	sp, #12
 8009b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b78:	b004      	add	sp, #16
 8009b7a:	4770      	bx	lr
 8009b7c:	20000068 	.word	0x20000068

08009b80 <__sread>:
 8009b80:	b510      	push	{r4, lr}
 8009b82:	460c      	mov	r4, r1
 8009b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b88:	f000 f8fc 	bl	8009d84 <_read_r>
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	bfab      	itete	ge
 8009b90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009b92:	89a3      	ldrhlt	r3, [r4, #12]
 8009b94:	181b      	addge	r3, r3, r0
 8009b96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009b9a:	bfac      	ite	ge
 8009b9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009b9e:	81a3      	strhlt	r3, [r4, #12]
 8009ba0:	bd10      	pop	{r4, pc}

08009ba2 <__swrite>:
 8009ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba6:	461f      	mov	r7, r3
 8009ba8:	898b      	ldrh	r3, [r1, #12]
 8009baa:	05db      	lsls	r3, r3, #23
 8009bac:	4605      	mov	r5, r0
 8009bae:	460c      	mov	r4, r1
 8009bb0:	4616      	mov	r6, r2
 8009bb2:	d505      	bpl.n	8009bc0 <__swrite+0x1e>
 8009bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb8:	2302      	movs	r3, #2
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f000 f8d0 	bl	8009d60 <_lseek_r>
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009bca:	81a3      	strh	r3, [r4, #12]
 8009bcc:	4632      	mov	r2, r6
 8009bce:	463b      	mov	r3, r7
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd6:	f000 b8f7 	b.w	8009dc8 <_write_r>

08009bda <__sseek>:
 8009bda:	b510      	push	{r4, lr}
 8009bdc:	460c      	mov	r4, r1
 8009bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009be2:	f000 f8bd 	bl	8009d60 <_lseek_r>
 8009be6:	1c43      	adds	r3, r0, #1
 8009be8:	89a3      	ldrh	r3, [r4, #12]
 8009bea:	bf15      	itete	ne
 8009bec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009bee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009bf2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009bf6:	81a3      	strheq	r3, [r4, #12]
 8009bf8:	bf18      	it	ne
 8009bfa:	81a3      	strhne	r3, [r4, #12]
 8009bfc:	bd10      	pop	{r4, pc}

08009bfe <__sclose>:
 8009bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c02:	f000 b89d 	b.w	8009d40 <_close_r>

08009c06 <__swbuf_r>:
 8009c06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c08:	460e      	mov	r6, r1
 8009c0a:	4614      	mov	r4, r2
 8009c0c:	4605      	mov	r5, r0
 8009c0e:	b118      	cbz	r0, 8009c18 <__swbuf_r+0x12>
 8009c10:	6a03      	ldr	r3, [r0, #32]
 8009c12:	b90b      	cbnz	r3, 8009c18 <__swbuf_r+0x12>
 8009c14:	f7ff ff6c 	bl	8009af0 <__sinit>
 8009c18:	69a3      	ldr	r3, [r4, #24]
 8009c1a:	60a3      	str	r3, [r4, #8]
 8009c1c:	89a3      	ldrh	r3, [r4, #12]
 8009c1e:	071a      	lsls	r2, r3, #28
 8009c20:	d501      	bpl.n	8009c26 <__swbuf_r+0x20>
 8009c22:	6923      	ldr	r3, [r4, #16]
 8009c24:	b943      	cbnz	r3, 8009c38 <__swbuf_r+0x32>
 8009c26:	4621      	mov	r1, r4
 8009c28:	4628      	mov	r0, r5
 8009c2a:	f000 f82b 	bl	8009c84 <__swsetup_r>
 8009c2e:	b118      	cbz	r0, 8009c38 <__swbuf_r+0x32>
 8009c30:	f04f 37ff 	mov.w	r7, #4294967295
 8009c34:	4638      	mov	r0, r7
 8009c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c38:	6823      	ldr	r3, [r4, #0]
 8009c3a:	6922      	ldr	r2, [r4, #16]
 8009c3c:	1a98      	subs	r0, r3, r2
 8009c3e:	6963      	ldr	r3, [r4, #20]
 8009c40:	b2f6      	uxtb	r6, r6
 8009c42:	4283      	cmp	r3, r0
 8009c44:	4637      	mov	r7, r6
 8009c46:	dc05      	bgt.n	8009c54 <__swbuf_r+0x4e>
 8009c48:	4621      	mov	r1, r4
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	f000 fca6 	bl	800a59c <_fflush_r>
 8009c50:	2800      	cmp	r0, #0
 8009c52:	d1ed      	bne.n	8009c30 <__swbuf_r+0x2a>
 8009c54:	68a3      	ldr	r3, [r4, #8]
 8009c56:	3b01      	subs	r3, #1
 8009c58:	60a3      	str	r3, [r4, #8]
 8009c5a:	6823      	ldr	r3, [r4, #0]
 8009c5c:	1c5a      	adds	r2, r3, #1
 8009c5e:	6022      	str	r2, [r4, #0]
 8009c60:	701e      	strb	r6, [r3, #0]
 8009c62:	6962      	ldr	r2, [r4, #20]
 8009c64:	1c43      	adds	r3, r0, #1
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d004      	beq.n	8009c74 <__swbuf_r+0x6e>
 8009c6a:	89a3      	ldrh	r3, [r4, #12]
 8009c6c:	07db      	lsls	r3, r3, #31
 8009c6e:	d5e1      	bpl.n	8009c34 <__swbuf_r+0x2e>
 8009c70:	2e0a      	cmp	r6, #10
 8009c72:	d1df      	bne.n	8009c34 <__swbuf_r+0x2e>
 8009c74:	4621      	mov	r1, r4
 8009c76:	4628      	mov	r0, r5
 8009c78:	f000 fc90 	bl	800a59c <_fflush_r>
 8009c7c:	2800      	cmp	r0, #0
 8009c7e:	d0d9      	beq.n	8009c34 <__swbuf_r+0x2e>
 8009c80:	e7d6      	b.n	8009c30 <__swbuf_r+0x2a>
	...

08009c84 <__swsetup_r>:
 8009c84:	b538      	push	{r3, r4, r5, lr}
 8009c86:	4b29      	ldr	r3, [pc, #164]	@ (8009d2c <__swsetup_r+0xa8>)
 8009c88:	4605      	mov	r5, r0
 8009c8a:	6818      	ldr	r0, [r3, #0]
 8009c8c:	460c      	mov	r4, r1
 8009c8e:	b118      	cbz	r0, 8009c98 <__swsetup_r+0x14>
 8009c90:	6a03      	ldr	r3, [r0, #32]
 8009c92:	b90b      	cbnz	r3, 8009c98 <__swsetup_r+0x14>
 8009c94:	f7ff ff2c 	bl	8009af0 <__sinit>
 8009c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c9c:	0719      	lsls	r1, r3, #28
 8009c9e:	d422      	bmi.n	8009ce6 <__swsetup_r+0x62>
 8009ca0:	06da      	lsls	r2, r3, #27
 8009ca2:	d407      	bmi.n	8009cb4 <__swsetup_r+0x30>
 8009ca4:	2209      	movs	r2, #9
 8009ca6:	602a      	str	r2, [r5, #0]
 8009ca8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cac:	81a3      	strh	r3, [r4, #12]
 8009cae:	f04f 30ff 	mov.w	r0, #4294967295
 8009cb2:	e033      	b.n	8009d1c <__swsetup_r+0x98>
 8009cb4:	0758      	lsls	r0, r3, #29
 8009cb6:	d512      	bpl.n	8009cde <__swsetup_r+0x5a>
 8009cb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cba:	b141      	cbz	r1, 8009cce <__swsetup_r+0x4a>
 8009cbc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cc0:	4299      	cmp	r1, r3
 8009cc2:	d002      	beq.n	8009cca <__swsetup_r+0x46>
 8009cc4:	4628      	mov	r0, r5
 8009cc6:	f000 f8cd 	bl	8009e64 <_free_r>
 8009cca:	2300      	movs	r3, #0
 8009ccc:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cce:	89a3      	ldrh	r3, [r4, #12]
 8009cd0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cd4:	81a3      	strh	r3, [r4, #12]
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	6063      	str	r3, [r4, #4]
 8009cda:	6923      	ldr	r3, [r4, #16]
 8009cdc:	6023      	str	r3, [r4, #0]
 8009cde:	89a3      	ldrh	r3, [r4, #12]
 8009ce0:	f043 0308 	orr.w	r3, r3, #8
 8009ce4:	81a3      	strh	r3, [r4, #12]
 8009ce6:	6923      	ldr	r3, [r4, #16]
 8009ce8:	b94b      	cbnz	r3, 8009cfe <__swsetup_r+0x7a>
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009cf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cf4:	d003      	beq.n	8009cfe <__swsetup_r+0x7a>
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	f000 fc9d 	bl	800a638 <__smakebuf_r>
 8009cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d02:	f013 0201 	ands.w	r2, r3, #1
 8009d06:	d00a      	beq.n	8009d1e <__swsetup_r+0x9a>
 8009d08:	2200      	movs	r2, #0
 8009d0a:	60a2      	str	r2, [r4, #8]
 8009d0c:	6962      	ldr	r2, [r4, #20]
 8009d0e:	4252      	negs	r2, r2
 8009d10:	61a2      	str	r2, [r4, #24]
 8009d12:	6922      	ldr	r2, [r4, #16]
 8009d14:	b942      	cbnz	r2, 8009d28 <__swsetup_r+0xa4>
 8009d16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d1a:	d1c5      	bne.n	8009ca8 <__swsetup_r+0x24>
 8009d1c:	bd38      	pop	{r3, r4, r5, pc}
 8009d1e:	0799      	lsls	r1, r3, #30
 8009d20:	bf58      	it	pl
 8009d22:	6962      	ldrpl	r2, [r4, #20]
 8009d24:	60a2      	str	r2, [r4, #8]
 8009d26:	e7f4      	b.n	8009d12 <__swsetup_r+0x8e>
 8009d28:	2000      	movs	r0, #0
 8009d2a:	e7f7      	b.n	8009d1c <__swsetup_r+0x98>
 8009d2c:	20000068 	.word	0x20000068

08009d30 <memset>:
 8009d30:	4402      	add	r2, r0
 8009d32:	4603      	mov	r3, r0
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d100      	bne.n	8009d3a <memset+0xa>
 8009d38:	4770      	bx	lr
 8009d3a:	f803 1b01 	strb.w	r1, [r3], #1
 8009d3e:	e7f9      	b.n	8009d34 <memset+0x4>

08009d40 <_close_r>:
 8009d40:	b538      	push	{r3, r4, r5, lr}
 8009d42:	4d06      	ldr	r5, [pc, #24]	@ (8009d5c <_close_r+0x1c>)
 8009d44:	2300      	movs	r3, #0
 8009d46:	4604      	mov	r4, r0
 8009d48:	4608      	mov	r0, r1
 8009d4a:	602b      	str	r3, [r5, #0]
 8009d4c:	f7f8 f9f1 	bl	8002132 <_close>
 8009d50:	1c43      	adds	r3, r0, #1
 8009d52:	d102      	bne.n	8009d5a <_close_r+0x1a>
 8009d54:	682b      	ldr	r3, [r5, #0]
 8009d56:	b103      	cbz	r3, 8009d5a <_close_r+0x1a>
 8009d58:	6023      	str	r3, [r4, #0]
 8009d5a:	bd38      	pop	{r3, r4, r5, pc}
 8009d5c:	2000101c 	.word	0x2000101c

08009d60 <_lseek_r>:
 8009d60:	b538      	push	{r3, r4, r5, lr}
 8009d62:	4d07      	ldr	r5, [pc, #28]	@ (8009d80 <_lseek_r+0x20>)
 8009d64:	4604      	mov	r4, r0
 8009d66:	4608      	mov	r0, r1
 8009d68:	4611      	mov	r1, r2
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	602a      	str	r2, [r5, #0]
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f7f8 fa06 	bl	8002180 <_lseek>
 8009d74:	1c43      	adds	r3, r0, #1
 8009d76:	d102      	bne.n	8009d7e <_lseek_r+0x1e>
 8009d78:	682b      	ldr	r3, [r5, #0]
 8009d7a:	b103      	cbz	r3, 8009d7e <_lseek_r+0x1e>
 8009d7c:	6023      	str	r3, [r4, #0]
 8009d7e:	bd38      	pop	{r3, r4, r5, pc}
 8009d80:	2000101c 	.word	0x2000101c

08009d84 <_read_r>:
 8009d84:	b538      	push	{r3, r4, r5, lr}
 8009d86:	4d07      	ldr	r5, [pc, #28]	@ (8009da4 <_read_r+0x20>)
 8009d88:	4604      	mov	r4, r0
 8009d8a:	4608      	mov	r0, r1
 8009d8c:	4611      	mov	r1, r2
 8009d8e:	2200      	movs	r2, #0
 8009d90:	602a      	str	r2, [r5, #0]
 8009d92:	461a      	mov	r2, r3
 8009d94:	f7f8 f9b0 	bl	80020f8 <_read>
 8009d98:	1c43      	adds	r3, r0, #1
 8009d9a:	d102      	bne.n	8009da2 <_read_r+0x1e>
 8009d9c:	682b      	ldr	r3, [r5, #0]
 8009d9e:	b103      	cbz	r3, 8009da2 <_read_r+0x1e>
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	bd38      	pop	{r3, r4, r5, pc}
 8009da4:	2000101c 	.word	0x2000101c

08009da8 <_sbrk_r>:
 8009da8:	b538      	push	{r3, r4, r5, lr}
 8009daa:	4d06      	ldr	r5, [pc, #24]	@ (8009dc4 <_sbrk_r+0x1c>)
 8009dac:	2300      	movs	r3, #0
 8009dae:	4604      	mov	r4, r0
 8009db0:	4608      	mov	r0, r1
 8009db2:	602b      	str	r3, [r5, #0]
 8009db4:	f7f8 f9f2 	bl	800219c <_sbrk>
 8009db8:	1c43      	adds	r3, r0, #1
 8009dba:	d102      	bne.n	8009dc2 <_sbrk_r+0x1a>
 8009dbc:	682b      	ldr	r3, [r5, #0]
 8009dbe:	b103      	cbz	r3, 8009dc2 <_sbrk_r+0x1a>
 8009dc0:	6023      	str	r3, [r4, #0]
 8009dc2:	bd38      	pop	{r3, r4, r5, pc}
 8009dc4:	2000101c 	.word	0x2000101c

08009dc8 <_write_r>:
 8009dc8:	b538      	push	{r3, r4, r5, lr}
 8009dca:	4d07      	ldr	r5, [pc, #28]	@ (8009de8 <_write_r+0x20>)
 8009dcc:	4604      	mov	r4, r0
 8009dce:	4608      	mov	r0, r1
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	602a      	str	r2, [r5, #0]
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	f7f7 f954 	bl	8001084 <_write>
 8009ddc:	1c43      	adds	r3, r0, #1
 8009dde:	d102      	bne.n	8009de6 <_write_r+0x1e>
 8009de0:	682b      	ldr	r3, [r5, #0]
 8009de2:	b103      	cbz	r3, 8009de6 <_write_r+0x1e>
 8009de4:	6023      	str	r3, [r4, #0]
 8009de6:	bd38      	pop	{r3, r4, r5, pc}
 8009de8:	2000101c 	.word	0x2000101c

08009dec <__errno>:
 8009dec:	4b01      	ldr	r3, [pc, #4]	@ (8009df4 <__errno+0x8>)
 8009dee:	6818      	ldr	r0, [r3, #0]
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	20000068 	.word	0x20000068

08009df8 <__libc_init_array>:
 8009df8:	b570      	push	{r4, r5, r6, lr}
 8009dfa:	4d0d      	ldr	r5, [pc, #52]	@ (8009e30 <__libc_init_array+0x38>)
 8009dfc:	4c0d      	ldr	r4, [pc, #52]	@ (8009e34 <__libc_init_array+0x3c>)
 8009dfe:	1b64      	subs	r4, r4, r5
 8009e00:	10a4      	asrs	r4, r4, #2
 8009e02:	2600      	movs	r6, #0
 8009e04:	42a6      	cmp	r6, r4
 8009e06:	d109      	bne.n	8009e1c <__libc_init_array+0x24>
 8009e08:	4d0b      	ldr	r5, [pc, #44]	@ (8009e38 <__libc_init_array+0x40>)
 8009e0a:	4c0c      	ldr	r4, [pc, #48]	@ (8009e3c <__libc_init_array+0x44>)
 8009e0c:	f001 feae 	bl	800bb6c <_init>
 8009e10:	1b64      	subs	r4, r4, r5
 8009e12:	10a4      	asrs	r4, r4, #2
 8009e14:	2600      	movs	r6, #0
 8009e16:	42a6      	cmp	r6, r4
 8009e18:	d105      	bne.n	8009e26 <__libc_init_array+0x2e>
 8009e1a:	bd70      	pop	{r4, r5, r6, pc}
 8009e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e20:	4798      	blx	r3
 8009e22:	3601      	adds	r6, #1
 8009e24:	e7ee      	b.n	8009e04 <__libc_init_array+0xc>
 8009e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e2a:	4798      	blx	r3
 8009e2c:	3601      	adds	r6, #1
 8009e2e:	e7f2      	b.n	8009e16 <__libc_init_array+0x1e>
 8009e30:	0800bc90 	.word	0x0800bc90
 8009e34:	0800bc90 	.word	0x0800bc90
 8009e38:	0800bc90 	.word	0x0800bc90
 8009e3c:	0800bc94 	.word	0x0800bc94

08009e40 <__retarget_lock_init_recursive>:
 8009e40:	4770      	bx	lr

08009e42 <__retarget_lock_acquire_recursive>:
 8009e42:	4770      	bx	lr

08009e44 <__retarget_lock_release_recursive>:
 8009e44:	4770      	bx	lr

08009e46 <memcpy>:
 8009e46:	440a      	add	r2, r1
 8009e48:	4291      	cmp	r1, r2
 8009e4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e4e:	d100      	bne.n	8009e52 <memcpy+0xc>
 8009e50:	4770      	bx	lr
 8009e52:	b510      	push	{r4, lr}
 8009e54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e5c:	4291      	cmp	r1, r2
 8009e5e:	d1f9      	bne.n	8009e54 <memcpy+0xe>
 8009e60:	bd10      	pop	{r4, pc}
	...

08009e64 <_free_r>:
 8009e64:	b538      	push	{r3, r4, r5, lr}
 8009e66:	4605      	mov	r5, r0
 8009e68:	2900      	cmp	r1, #0
 8009e6a:	d041      	beq.n	8009ef0 <_free_r+0x8c>
 8009e6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e70:	1f0c      	subs	r4, r1, #4
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	bfb8      	it	lt
 8009e76:	18e4      	addlt	r4, r4, r3
 8009e78:	f7ff fda2 	bl	80099c0 <__malloc_lock>
 8009e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8009ef4 <_free_r+0x90>)
 8009e7e:	6813      	ldr	r3, [r2, #0]
 8009e80:	b933      	cbnz	r3, 8009e90 <_free_r+0x2c>
 8009e82:	6063      	str	r3, [r4, #4]
 8009e84:	6014      	str	r4, [r2, #0]
 8009e86:	4628      	mov	r0, r5
 8009e88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e8c:	f7ff bd9e 	b.w	80099cc <__malloc_unlock>
 8009e90:	42a3      	cmp	r3, r4
 8009e92:	d908      	bls.n	8009ea6 <_free_r+0x42>
 8009e94:	6820      	ldr	r0, [r4, #0]
 8009e96:	1821      	adds	r1, r4, r0
 8009e98:	428b      	cmp	r3, r1
 8009e9a:	bf01      	itttt	eq
 8009e9c:	6819      	ldreq	r1, [r3, #0]
 8009e9e:	685b      	ldreq	r3, [r3, #4]
 8009ea0:	1809      	addeq	r1, r1, r0
 8009ea2:	6021      	streq	r1, [r4, #0]
 8009ea4:	e7ed      	b.n	8009e82 <_free_r+0x1e>
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	b10b      	cbz	r3, 8009eb0 <_free_r+0x4c>
 8009eac:	42a3      	cmp	r3, r4
 8009eae:	d9fa      	bls.n	8009ea6 <_free_r+0x42>
 8009eb0:	6811      	ldr	r1, [r2, #0]
 8009eb2:	1850      	adds	r0, r2, r1
 8009eb4:	42a0      	cmp	r0, r4
 8009eb6:	d10b      	bne.n	8009ed0 <_free_r+0x6c>
 8009eb8:	6820      	ldr	r0, [r4, #0]
 8009eba:	4401      	add	r1, r0
 8009ebc:	1850      	adds	r0, r2, r1
 8009ebe:	4283      	cmp	r3, r0
 8009ec0:	6011      	str	r1, [r2, #0]
 8009ec2:	d1e0      	bne.n	8009e86 <_free_r+0x22>
 8009ec4:	6818      	ldr	r0, [r3, #0]
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	6053      	str	r3, [r2, #4]
 8009eca:	4408      	add	r0, r1
 8009ecc:	6010      	str	r0, [r2, #0]
 8009ece:	e7da      	b.n	8009e86 <_free_r+0x22>
 8009ed0:	d902      	bls.n	8009ed8 <_free_r+0x74>
 8009ed2:	230c      	movs	r3, #12
 8009ed4:	602b      	str	r3, [r5, #0]
 8009ed6:	e7d6      	b.n	8009e86 <_free_r+0x22>
 8009ed8:	6820      	ldr	r0, [r4, #0]
 8009eda:	1821      	adds	r1, r4, r0
 8009edc:	428b      	cmp	r3, r1
 8009ede:	bf04      	itt	eq
 8009ee0:	6819      	ldreq	r1, [r3, #0]
 8009ee2:	685b      	ldreq	r3, [r3, #4]
 8009ee4:	6063      	str	r3, [r4, #4]
 8009ee6:	bf04      	itt	eq
 8009ee8:	1809      	addeq	r1, r1, r0
 8009eea:	6021      	streq	r1, [r4, #0]
 8009eec:	6054      	str	r4, [r2, #4]
 8009eee:	e7ca      	b.n	8009e86 <_free_r+0x22>
 8009ef0:	bd38      	pop	{r3, r4, r5, pc}
 8009ef2:	bf00      	nop
 8009ef4:	20000edc 	.word	0x20000edc

08009ef8 <__sfputc_r>:
 8009ef8:	6893      	ldr	r3, [r2, #8]
 8009efa:	3b01      	subs	r3, #1
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	b410      	push	{r4}
 8009f00:	6093      	str	r3, [r2, #8]
 8009f02:	da08      	bge.n	8009f16 <__sfputc_r+0x1e>
 8009f04:	6994      	ldr	r4, [r2, #24]
 8009f06:	42a3      	cmp	r3, r4
 8009f08:	db01      	blt.n	8009f0e <__sfputc_r+0x16>
 8009f0a:	290a      	cmp	r1, #10
 8009f0c:	d103      	bne.n	8009f16 <__sfputc_r+0x1e>
 8009f0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f12:	f7ff be78 	b.w	8009c06 <__swbuf_r>
 8009f16:	6813      	ldr	r3, [r2, #0]
 8009f18:	1c58      	adds	r0, r3, #1
 8009f1a:	6010      	str	r0, [r2, #0]
 8009f1c:	7019      	strb	r1, [r3, #0]
 8009f1e:	4608      	mov	r0, r1
 8009f20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f24:	4770      	bx	lr

08009f26 <__sfputs_r>:
 8009f26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f28:	4606      	mov	r6, r0
 8009f2a:	460f      	mov	r7, r1
 8009f2c:	4614      	mov	r4, r2
 8009f2e:	18d5      	adds	r5, r2, r3
 8009f30:	42ac      	cmp	r4, r5
 8009f32:	d101      	bne.n	8009f38 <__sfputs_r+0x12>
 8009f34:	2000      	movs	r0, #0
 8009f36:	e007      	b.n	8009f48 <__sfputs_r+0x22>
 8009f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f3c:	463a      	mov	r2, r7
 8009f3e:	4630      	mov	r0, r6
 8009f40:	f7ff ffda 	bl	8009ef8 <__sfputc_r>
 8009f44:	1c43      	adds	r3, r0, #1
 8009f46:	d1f3      	bne.n	8009f30 <__sfputs_r+0xa>
 8009f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009f4c <_vfiprintf_r>:
 8009f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f50:	460d      	mov	r5, r1
 8009f52:	b09d      	sub	sp, #116	@ 0x74
 8009f54:	4614      	mov	r4, r2
 8009f56:	4698      	mov	r8, r3
 8009f58:	4606      	mov	r6, r0
 8009f5a:	b118      	cbz	r0, 8009f64 <_vfiprintf_r+0x18>
 8009f5c:	6a03      	ldr	r3, [r0, #32]
 8009f5e:	b90b      	cbnz	r3, 8009f64 <_vfiprintf_r+0x18>
 8009f60:	f7ff fdc6 	bl	8009af0 <__sinit>
 8009f64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f66:	07d9      	lsls	r1, r3, #31
 8009f68:	d405      	bmi.n	8009f76 <_vfiprintf_r+0x2a>
 8009f6a:	89ab      	ldrh	r3, [r5, #12]
 8009f6c:	059a      	lsls	r2, r3, #22
 8009f6e:	d402      	bmi.n	8009f76 <_vfiprintf_r+0x2a>
 8009f70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f72:	f7ff ff66 	bl	8009e42 <__retarget_lock_acquire_recursive>
 8009f76:	89ab      	ldrh	r3, [r5, #12]
 8009f78:	071b      	lsls	r3, r3, #28
 8009f7a:	d501      	bpl.n	8009f80 <_vfiprintf_r+0x34>
 8009f7c:	692b      	ldr	r3, [r5, #16]
 8009f7e:	b99b      	cbnz	r3, 8009fa8 <_vfiprintf_r+0x5c>
 8009f80:	4629      	mov	r1, r5
 8009f82:	4630      	mov	r0, r6
 8009f84:	f7ff fe7e 	bl	8009c84 <__swsetup_r>
 8009f88:	b170      	cbz	r0, 8009fa8 <_vfiprintf_r+0x5c>
 8009f8a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f8c:	07dc      	lsls	r4, r3, #31
 8009f8e:	d504      	bpl.n	8009f9a <_vfiprintf_r+0x4e>
 8009f90:	f04f 30ff 	mov.w	r0, #4294967295
 8009f94:	b01d      	add	sp, #116	@ 0x74
 8009f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f9a:	89ab      	ldrh	r3, [r5, #12]
 8009f9c:	0598      	lsls	r0, r3, #22
 8009f9e:	d4f7      	bmi.n	8009f90 <_vfiprintf_r+0x44>
 8009fa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fa2:	f7ff ff4f 	bl	8009e44 <__retarget_lock_release_recursive>
 8009fa6:	e7f3      	b.n	8009f90 <_vfiprintf_r+0x44>
 8009fa8:	2300      	movs	r3, #0
 8009faa:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fac:	2320      	movs	r3, #32
 8009fae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009fb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fb6:	2330      	movs	r3, #48	@ 0x30
 8009fb8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a168 <_vfiprintf_r+0x21c>
 8009fbc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009fc0:	f04f 0901 	mov.w	r9, #1
 8009fc4:	4623      	mov	r3, r4
 8009fc6:	469a      	mov	sl, r3
 8009fc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fcc:	b10a      	cbz	r2, 8009fd2 <_vfiprintf_r+0x86>
 8009fce:	2a25      	cmp	r2, #37	@ 0x25
 8009fd0:	d1f9      	bne.n	8009fc6 <_vfiprintf_r+0x7a>
 8009fd2:	ebba 0b04 	subs.w	fp, sl, r4
 8009fd6:	d00b      	beq.n	8009ff0 <_vfiprintf_r+0xa4>
 8009fd8:	465b      	mov	r3, fp
 8009fda:	4622      	mov	r2, r4
 8009fdc:	4629      	mov	r1, r5
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f7ff ffa1 	bl	8009f26 <__sfputs_r>
 8009fe4:	3001      	adds	r0, #1
 8009fe6:	f000 80a7 	beq.w	800a138 <_vfiprintf_r+0x1ec>
 8009fea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fec:	445a      	add	r2, fp
 8009fee:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 809f 	beq.w	800a138 <_vfiprintf_r+0x1ec>
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	f04f 32ff 	mov.w	r2, #4294967295
 800a000:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a004:	f10a 0a01 	add.w	sl, sl, #1
 800a008:	9304      	str	r3, [sp, #16]
 800a00a:	9307      	str	r3, [sp, #28]
 800a00c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a010:	931a      	str	r3, [sp, #104]	@ 0x68
 800a012:	4654      	mov	r4, sl
 800a014:	2205      	movs	r2, #5
 800a016:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a01a:	4853      	ldr	r0, [pc, #332]	@ (800a168 <_vfiprintf_r+0x21c>)
 800a01c:	f7f6 f8d8 	bl	80001d0 <memchr>
 800a020:	9a04      	ldr	r2, [sp, #16]
 800a022:	b9d8      	cbnz	r0, 800a05c <_vfiprintf_r+0x110>
 800a024:	06d1      	lsls	r1, r2, #27
 800a026:	bf44      	itt	mi
 800a028:	2320      	movmi	r3, #32
 800a02a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a02e:	0713      	lsls	r3, r2, #28
 800a030:	bf44      	itt	mi
 800a032:	232b      	movmi	r3, #43	@ 0x2b
 800a034:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a038:	f89a 3000 	ldrb.w	r3, [sl]
 800a03c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a03e:	d015      	beq.n	800a06c <_vfiprintf_r+0x120>
 800a040:	9a07      	ldr	r2, [sp, #28]
 800a042:	4654      	mov	r4, sl
 800a044:	2000      	movs	r0, #0
 800a046:	f04f 0c0a 	mov.w	ip, #10
 800a04a:	4621      	mov	r1, r4
 800a04c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a050:	3b30      	subs	r3, #48	@ 0x30
 800a052:	2b09      	cmp	r3, #9
 800a054:	d94b      	bls.n	800a0ee <_vfiprintf_r+0x1a2>
 800a056:	b1b0      	cbz	r0, 800a086 <_vfiprintf_r+0x13a>
 800a058:	9207      	str	r2, [sp, #28]
 800a05a:	e014      	b.n	800a086 <_vfiprintf_r+0x13a>
 800a05c:	eba0 0308 	sub.w	r3, r0, r8
 800a060:	fa09 f303 	lsl.w	r3, r9, r3
 800a064:	4313      	orrs	r3, r2
 800a066:	9304      	str	r3, [sp, #16]
 800a068:	46a2      	mov	sl, r4
 800a06a:	e7d2      	b.n	800a012 <_vfiprintf_r+0xc6>
 800a06c:	9b03      	ldr	r3, [sp, #12]
 800a06e:	1d19      	adds	r1, r3, #4
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	9103      	str	r1, [sp, #12]
 800a074:	2b00      	cmp	r3, #0
 800a076:	bfbb      	ittet	lt
 800a078:	425b      	neglt	r3, r3
 800a07a:	f042 0202 	orrlt.w	r2, r2, #2
 800a07e:	9307      	strge	r3, [sp, #28]
 800a080:	9307      	strlt	r3, [sp, #28]
 800a082:	bfb8      	it	lt
 800a084:	9204      	strlt	r2, [sp, #16]
 800a086:	7823      	ldrb	r3, [r4, #0]
 800a088:	2b2e      	cmp	r3, #46	@ 0x2e
 800a08a:	d10a      	bne.n	800a0a2 <_vfiprintf_r+0x156>
 800a08c:	7863      	ldrb	r3, [r4, #1]
 800a08e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a090:	d132      	bne.n	800a0f8 <_vfiprintf_r+0x1ac>
 800a092:	9b03      	ldr	r3, [sp, #12]
 800a094:	1d1a      	adds	r2, r3, #4
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	9203      	str	r2, [sp, #12]
 800a09a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a09e:	3402      	adds	r4, #2
 800a0a0:	9305      	str	r3, [sp, #20]
 800a0a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a178 <_vfiprintf_r+0x22c>
 800a0a6:	7821      	ldrb	r1, [r4, #0]
 800a0a8:	2203      	movs	r2, #3
 800a0aa:	4650      	mov	r0, sl
 800a0ac:	f7f6 f890 	bl	80001d0 <memchr>
 800a0b0:	b138      	cbz	r0, 800a0c2 <_vfiprintf_r+0x176>
 800a0b2:	9b04      	ldr	r3, [sp, #16]
 800a0b4:	eba0 000a 	sub.w	r0, r0, sl
 800a0b8:	2240      	movs	r2, #64	@ 0x40
 800a0ba:	4082      	lsls	r2, r0
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	3401      	adds	r4, #1
 800a0c0:	9304      	str	r3, [sp, #16]
 800a0c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0c6:	4829      	ldr	r0, [pc, #164]	@ (800a16c <_vfiprintf_r+0x220>)
 800a0c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a0cc:	2206      	movs	r2, #6
 800a0ce:	f7f6 f87f 	bl	80001d0 <memchr>
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	d03f      	beq.n	800a156 <_vfiprintf_r+0x20a>
 800a0d6:	4b26      	ldr	r3, [pc, #152]	@ (800a170 <_vfiprintf_r+0x224>)
 800a0d8:	bb1b      	cbnz	r3, 800a122 <_vfiprintf_r+0x1d6>
 800a0da:	9b03      	ldr	r3, [sp, #12]
 800a0dc:	3307      	adds	r3, #7
 800a0de:	f023 0307 	bic.w	r3, r3, #7
 800a0e2:	3308      	adds	r3, #8
 800a0e4:	9303      	str	r3, [sp, #12]
 800a0e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0e8:	443b      	add	r3, r7
 800a0ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0ec:	e76a      	b.n	8009fc4 <_vfiprintf_r+0x78>
 800a0ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0f2:	460c      	mov	r4, r1
 800a0f4:	2001      	movs	r0, #1
 800a0f6:	e7a8      	b.n	800a04a <_vfiprintf_r+0xfe>
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	3401      	adds	r4, #1
 800a0fc:	9305      	str	r3, [sp, #20]
 800a0fe:	4619      	mov	r1, r3
 800a100:	f04f 0c0a 	mov.w	ip, #10
 800a104:	4620      	mov	r0, r4
 800a106:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a10a:	3a30      	subs	r2, #48	@ 0x30
 800a10c:	2a09      	cmp	r2, #9
 800a10e:	d903      	bls.n	800a118 <_vfiprintf_r+0x1cc>
 800a110:	2b00      	cmp	r3, #0
 800a112:	d0c6      	beq.n	800a0a2 <_vfiprintf_r+0x156>
 800a114:	9105      	str	r1, [sp, #20]
 800a116:	e7c4      	b.n	800a0a2 <_vfiprintf_r+0x156>
 800a118:	fb0c 2101 	mla	r1, ip, r1, r2
 800a11c:	4604      	mov	r4, r0
 800a11e:	2301      	movs	r3, #1
 800a120:	e7f0      	b.n	800a104 <_vfiprintf_r+0x1b8>
 800a122:	ab03      	add	r3, sp, #12
 800a124:	9300      	str	r3, [sp, #0]
 800a126:	462a      	mov	r2, r5
 800a128:	4b12      	ldr	r3, [pc, #72]	@ (800a174 <_vfiprintf_r+0x228>)
 800a12a:	a904      	add	r1, sp, #16
 800a12c:	4630      	mov	r0, r6
 800a12e:	f3af 8000 	nop.w
 800a132:	4607      	mov	r7, r0
 800a134:	1c78      	adds	r0, r7, #1
 800a136:	d1d6      	bne.n	800a0e6 <_vfiprintf_r+0x19a>
 800a138:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a13a:	07d9      	lsls	r1, r3, #31
 800a13c:	d405      	bmi.n	800a14a <_vfiprintf_r+0x1fe>
 800a13e:	89ab      	ldrh	r3, [r5, #12]
 800a140:	059a      	lsls	r2, r3, #22
 800a142:	d402      	bmi.n	800a14a <_vfiprintf_r+0x1fe>
 800a144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a146:	f7ff fe7d 	bl	8009e44 <__retarget_lock_release_recursive>
 800a14a:	89ab      	ldrh	r3, [r5, #12]
 800a14c:	065b      	lsls	r3, r3, #25
 800a14e:	f53f af1f 	bmi.w	8009f90 <_vfiprintf_r+0x44>
 800a152:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a154:	e71e      	b.n	8009f94 <_vfiprintf_r+0x48>
 800a156:	ab03      	add	r3, sp, #12
 800a158:	9300      	str	r3, [sp, #0]
 800a15a:	462a      	mov	r2, r5
 800a15c:	4b05      	ldr	r3, [pc, #20]	@ (800a174 <_vfiprintf_r+0x228>)
 800a15e:	a904      	add	r1, sp, #16
 800a160:	4630      	mov	r0, r6
 800a162:	f000 f879 	bl	800a258 <_printf_i>
 800a166:	e7e4      	b.n	800a132 <_vfiprintf_r+0x1e6>
 800a168:	0800bc14 	.word	0x0800bc14
 800a16c:	0800bc1e 	.word	0x0800bc1e
 800a170:	00000000 	.word	0x00000000
 800a174:	08009f27 	.word	0x08009f27
 800a178:	0800bc1a 	.word	0x0800bc1a

0800a17c <_printf_common>:
 800a17c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a180:	4616      	mov	r6, r2
 800a182:	4698      	mov	r8, r3
 800a184:	688a      	ldr	r2, [r1, #8]
 800a186:	690b      	ldr	r3, [r1, #16]
 800a188:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a18c:	4293      	cmp	r3, r2
 800a18e:	bfb8      	it	lt
 800a190:	4613      	movlt	r3, r2
 800a192:	6033      	str	r3, [r6, #0]
 800a194:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a198:	4607      	mov	r7, r0
 800a19a:	460c      	mov	r4, r1
 800a19c:	b10a      	cbz	r2, 800a1a2 <_printf_common+0x26>
 800a19e:	3301      	adds	r3, #1
 800a1a0:	6033      	str	r3, [r6, #0]
 800a1a2:	6823      	ldr	r3, [r4, #0]
 800a1a4:	0699      	lsls	r1, r3, #26
 800a1a6:	bf42      	ittt	mi
 800a1a8:	6833      	ldrmi	r3, [r6, #0]
 800a1aa:	3302      	addmi	r3, #2
 800a1ac:	6033      	strmi	r3, [r6, #0]
 800a1ae:	6825      	ldr	r5, [r4, #0]
 800a1b0:	f015 0506 	ands.w	r5, r5, #6
 800a1b4:	d106      	bne.n	800a1c4 <_printf_common+0x48>
 800a1b6:	f104 0a19 	add.w	sl, r4, #25
 800a1ba:	68e3      	ldr	r3, [r4, #12]
 800a1bc:	6832      	ldr	r2, [r6, #0]
 800a1be:	1a9b      	subs	r3, r3, r2
 800a1c0:	42ab      	cmp	r3, r5
 800a1c2:	dc26      	bgt.n	800a212 <_printf_common+0x96>
 800a1c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a1c8:	6822      	ldr	r2, [r4, #0]
 800a1ca:	3b00      	subs	r3, #0
 800a1cc:	bf18      	it	ne
 800a1ce:	2301      	movne	r3, #1
 800a1d0:	0692      	lsls	r2, r2, #26
 800a1d2:	d42b      	bmi.n	800a22c <_printf_common+0xb0>
 800a1d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a1d8:	4641      	mov	r1, r8
 800a1da:	4638      	mov	r0, r7
 800a1dc:	47c8      	blx	r9
 800a1de:	3001      	adds	r0, #1
 800a1e0:	d01e      	beq.n	800a220 <_printf_common+0xa4>
 800a1e2:	6823      	ldr	r3, [r4, #0]
 800a1e4:	6922      	ldr	r2, [r4, #16]
 800a1e6:	f003 0306 	and.w	r3, r3, #6
 800a1ea:	2b04      	cmp	r3, #4
 800a1ec:	bf02      	ittt	eq
 800a1ee:	68e5      	ldreq	r5, [r4, #12]
 800a1f0:	6833      	ldreq	r3, [r6, #0]
 800a1f2:	1aed      	subeq	r5, r5, r3
 800a1f4:	68a3      	ldr	r3, [r4, #8]
 800a1f6:	bf0c      	ite	eq
 800a1f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a1fc:	2500      	movne	r5, #0
 800a1fe:	4293      	cmp	r3, r2
 800a200:	bfc4      	itt	gt
 800a202:	1a9b      	subgt	r3, r3, r2
 800a204:	18ed      	addgt	r5, r5, r3
 800a206:	2600      	movs	r6, #0
 800a208:	341a      	adds	r4, #26
 800a20a:	42b5      	cmp	r5, r6
 800a20c:	d11a      	bne.n	800a244 <_printf_common+0xc8>
 800a20e:	2000      	movs	r0, #0
 800a210:	e008      	b.n	800a224 <_printf_common+0xa8>
 800a212:	2301      	movs	r3, #1
 800a214:	4652      	mov	r2, sl
 800a216:	4641      	mov	r1, r8
 800a218:	4638      	mov	r0, r7
 800a21a:	47c8      	blx	r9
 800a21c:	3001      	adds	r0, #1
 800a21e:	d103      	bne.n	800a228 <_printf_common+0xac>
 800a220:	f04f 30ff 	mov.w	r0, #4294967295
 800a224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a228:	3501      	adds	r5, #1
 800a22a:	e7c6      	b.n	800a1ba <_printf_common+0x3e>
 800a22c:	18e1      	adds	r1, r4, r3
 800a22e:	1c5a      	adds	r2, r3, #1
 800a230:	2030      	movs	r0, #48	@ 0x30
 800a232:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a236:	4422      	add	r2, r4
 800a238:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a23c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a240:	3302      	adds	r3, #2
 800a242:	e7c7      	b.n	800a1d4 <_printf_common+0x58>
 800a244:	2301      	movs	r3, #1
 800a246:	4622      	mov	r2, r4
 800a248:	4641      	mov	r1, r8
 800a24a:	4638      	mov	r0, r7
 800a24c:	47c8      	blx	r9
 800a24e:	3001      	adds	r0, #1
 800a250:	d0e6      	beq.n	800a220 <_printf_common+0xa4>
 800a252:	3601      	adds	r6, #1
 800a254:	e7d9      	b.n	800a20a <_printf_common+0x8e>
	...

0800a258 <_printf_i>:
 800a258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a25c:	7e0f      	ldrb	r7, [r1, #24]
 800a25e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a260:	2f78      	cmp	r7, #120	@ 0x78
 800a262:	4691      	mov	r9, r2
 800a264:	4680      	mov	r8, r0
 800a266:	460c      	mov	r4, r1
 800a268:	469a      	mov	sl, r3
 800a26a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a26e:	d807      	bhi.n	800a280 <_printf_i+0x28>
 800a270:	2f62      	cmp	r7, #98	@ 0x62
 800a272:	d80a      	bhi.n	800a28a <_printf_i+0x32>
 800a274:	2f00      	cmp	r7, #0
 800a276:	f000 80d1 	beq.w	800a41c <_printf_i+0x1c4>
 800a27a:	2f58      	cmp	r7, #88	@ 0x58
 800a27c:	f000 80b8 	beq.w	800a3f0 <_printf_i+0x198>
 800a280:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a284:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a288:	e03a      	b.n	800a300 <_printf_i+0xa8>
 800a28a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a28e:	2b15      	cmp	r3, #21
 800a290:	d8f6      	bhi.n	800a280 <_printf_i+0x28>
 800a292:	a101      	add	r1, pc, #4	@ (adr r1, 800a298 <_printf_i+0x40>)
 800a294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a298:	0800a2f1 	.word	0x0800a2f1
 800a29c:	0800a305 	.word	0x0800a305
 800a2a0:	0800a281 	.word	0x0800a281
 800a2a4:	0800a281 	.word	0x0800a281
 800a2a8:	0800a281 	.word	0x0800a281
 800a2ac:	0800a281 	.word	0x0800a281
 800a2b0:	0800a305 	.word	0x0800a305
 800a2b4:	0800a281 	.word	0x0800a281
 800a2b8:	0800a281 	.word	0x0800a281
 800a2bc:	0800a281 	.word	0x0800a281
 800a2c0:	0800a281 	.word	0x0800a281
 800a2c4:	0800a403 	.word	0x0800a403
 800a2c8:	0800a32f 	.word	0x0800a32f
 800a2cc:	0800a3bd 	.word	0x0800a3bd
 800a2d0:	0800a281 	.word	0x0800a281
 800a2d4:	0800a281 	.word	0x0800a281
 800a2d8:	0800a425 	.word	0x0800a425
 800a2dc:	0800a281 	.word	0x0800a281
 800a2e0:	0800a32f 	.word	0x0800a32f
 800a2e4:	0800a281 	.word	0x0800a281
 800a2e8:	0800a281 	.word	0x0800a281
 800a2ec:	0800a3c5 	.word	0x0800a3c5
 800a2f0:	6833      	ldr	r3, [r6, #0]
 800a2f2:	1d1a      	adds	r2, r3, #4
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	6032      	str	r2, [r6, #0]
 800a2f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a300:	2301      	movs	r3, #1
 800a302:	e09c      	b.n	800a43e <_printf_i+0x1e6>
 800a304:	6833      	ldr	r3, [r6, #0]
 800a306:	6820      	ldr	r0, [r4, #0]
 800a308:	1d19      	adds	r1, r3, #4
 800a30a:	6031      	str	r1, [r6, #0]
 800a30c:	0606      	lsls	r6, r0, #24
 800a30e:	d501      	bpl.n	800a314 <_printf_i+0xbc>
 800a310:	681d      	ldr	r5, [r3, #0]
 800a312:	e003      	b.n	800a31c <_printf_i+0xc4>
 800a314:	0645      	lsls	r5, r0, #25
 800a316:	d5fb      	bpl.n	800a310 <_printf_i+0xb8>
 800a318:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a31c:	2d00      	cmp	r5, #0
 800a31e:	da03      	bge.n	800a328 <_printf_i+0xd0>
 800a320:	232d      	movs	r3, #45	@ 0x2d
 800a322:	426d      	negs	r5, r5
 800a324:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a328:	4858      	ldr	r0, [pc, #352]	@ (800a48c <_printf_i+0x234>)
 800a32a:	230a      	movs	r3, #10
 800a32c:	e011      	b.n	800a352 <_printf_i+0xfa>
 800a32e:	6821      	ldr	r1, [r4, #0]
 800a330:	6833      	ldr	r3, [r6, #0]
 800a332:	0608      	lsls	r0, r1, #24
 800a334:	f853 5b04 	ldr.w	r5, [r3], #4
 800a338:	d402      	bmi.n	800a340 <_printf_i+0xe8>
 800a33a:	0649      	lsls	r1, r1, #25
 800a33c:	bf48      	it	mi
 800a33e:	b2ad      	uxthmi	r5, r5
 800a340:	2f6f      	cmp	r7, #111	@ 0x6f
 800a342:	4852      	ldr	r0, [pc, #328]	@ (800a48c <_printf_i+0x234>)
 800a344:	6033      	str	r3, [r6, #0]
 800a346:	bf14      	ite	ne
 800a348:	230a      	movne	r3, #10
 800a34a:	2308      	moveq	r3, #8
 800a34c:	2100      	movs	r1, #0
 800a34e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a352:	6866      	ldr	r6, [r4, #4]
 800a354:	60a6      	str	r6, [r4, #8]
 800a356:	2e00      	cmp	r6, #0
 800a358:	db05      	blt.n	800a366 <_printf_i+0x10e>
 800a35a:	6821      	ldr	r1, [r4, #0]
 800a35c:	432e      	orrs	r6, r5
 800a35e:	f021 0104 	bic.w	r1, r1, #4
 800a362:	6021      	str	r1, [r4, #0]
 800a364:	d04b      	beq.n	800a3fe <_printf_i+0x1a6>
 800a366:	4616      	mov	r6, r2
 800a368:	fbb5 f1f3 	udiv	r1, r5, r3
 800a36c:	fb03 5711 	mls	r7, r3, r1, r5
 800a370:	5dc7      	ldrb	r7, [r0, r7]
 800a372:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a376:	462f      	mov	r7, r5
 800a378:	42bb      	cmp	r3, r7
 800a37a:	460d      	mov	r5, r1
 800a37c:	d9f4      	bls.n	800a368 <_printf_i+0x110>
 800a37e:	2b08      	cmp	r3, #8
 800a380:	d10b      	bne.n	800a39a <_printf_i+0x142>
 800a382:	6823      	ldr	r3, [r4, #0]
 800a384:	07df      	lsls	r7, r3, #31
 800a386:	d508      	bpl.n	800a39a <_printf_i+0x142>
 800a388:	6923      	ldr	r3, [r4, #16]
 800a38a:	6861      	ldr	r1, [r4, #4]
 800a38c:	4299      	cmp	r1, r3
 800a38e:	bfde      	ittt	le
 800a390:	2330      	movle	r3, #48	@ 0x30
 800a392:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a396:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a39a:	1b92      	subs	r2, r2, r6
 800a39c:	6122      	str	r2, [r4, #16]
 800a39e:	f8cd a000 	str.w	sl, [sp]
 800a3a2:	464b      	mov	r3, r9
 800a3a4:	aa03      	add	r2, sp, #12
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	4640      	mov	r0, r8
 800a3aa:	f7ff fee7 	bl	800a17c <_printf_common>
 800a3ae:	3001      	adds	r0, #1
 800a3b0:	d14a      	bne.n	800a448 <_printf_i+0x1f0>
 800a3b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3b6:	b004      	add	sp, #16
 800a3b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3bc:	6823      	ldr	r3, [r4, #0]
 800a3be:	f043 0320 	orr.w	r3, r3, #32
 800a3c2:	6023      	str	r3, [r4, #0]
 800a3c4:	4832      	ldr	r0, [pc, #200]	@ (800a490 <_printf_i+0x238>)
 800a3c6:	2778      	movs	r7, #120	@ 0x78
 800a3c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a3cc:	6823      	ldr	r3, [r4, #0]
 800a3ce:	6831      	ldr	r1, [r6, #0]
 800a3d0:	061f      	lsls	r7, r3, #24
 800a3d2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a3d6:	d402      	bmi.n	800a3de <_printf_i+0x186>
 800a3d8:	065f      	lsls	r7, r3, #25
 800a3da:	bf48      	it	mi
 800a3dc:	b2ad      	uxthmi	r5, r5
 800a3de:	6031      	str	r1, [r6, #0]
 800a3e0:	07d9      	lsls	r1, r3, #31
 800a3e2:	bf44      	itt	mi
 800a3e4:	f043 0320 	orrmi.w	r3, r3, #32
 800a3e8:	6023      	strmi	r3, [r4, #0]
 800a3ea:	b11d      	cbz	r5, 800a3f4 <_printf_i+0x19c>
 800a3ec:	2310      	movs	r3, #16
 800a3ee:	e7ad      	b.n	800a34c <_printf_i+0xf4>
 800a3f0:	4826      	ldr	r0, [pc, #152]	@ (800a48c <_printf_i+0x234>)
 800a3f2:	e7e9      	b.n	800a3c8 <_printf_i+0x170>
 800a3f4:	6823      	ldr	r3, [r4, #0]
 800a3f6:	f023 0320 	bic.w	r3, r3, #32
 800a3fa:	6023      	str	r3, [r4, #0]
 800a3fc:	e7f6      	b.n	800a3ec <_printf_i+0x194>
 800a3fe:	4616      	mov	r6, r2
 800a400:	e7bd      	b.n	800a37e <_printf_i+0x126>
 800a402:	6833      	ldr	r3, [r6, #0]
 800a404:	6825      	ldr	r5, [r4, #0]
 800a406:	6961      	ldr	r1, [r4, #20]
 800a408:	1d18      	adds	r0, r3, #4
 800a40a:	6030      	str	r0, [r6, #0]
 800a40c:	062e      	lsls	r6, r5, #24
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	d501      	bpl.n	800a416 <_printf_i+0x1be>
 800a412:	6019      	str	r1, [r3, #0]
 800a414:	e002      	b.n	800a41c <_printf_i+0x1c4>
 800a416:	0668      	lsls	r0, r5, #25
 800a418:	d5fb      	bpl.n	800a412 <_printf_i+0x1ba>
 800a41a:	8019      	strh	r1, [r3, #0]
 800a41c:	2300      	movs	r3, #0
 800a41e:	6123      	str	r3, [r4, #16]
 800a420:	4616      	mov	r6, r2
 800a422:	e7bc      	b.n	800a39e <_printf_i+0x146>
 800a424:	6833      	ldr	r3, [r6, #0]
 800a426:	1d1a      	adds	r2, r3, #4
 800a428:	6032      	str	r2, [r6, #0]
 800a42a:	681e      	ldr	r6, [r3, #0]
 800a42c:	6862      	ldr	r2, [r4, #4]
 800a42e:	2100      	movs	r1, #0
 800a430:	4630      	mov	r0, r6
 800a432:	f7f5 fecd 	bl	80001d0 <memchr>
 800a436:	b108      	cbz	r0, 800a43c <_printf_i+0x1e4>
 800a438:	1b80      	subs	r0, r0, r6
 800a43a:	6060      	str	r0, [r4, #4]
 800a43c:	6863      	ldr	r3, [r4, #4]
 800a43e:	6123      	str	r3, [r4, #16]
 800a440:	2300      	movs	r3, #0
 800a442:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a446:	e7aa      	b.n	800a39e <_printf_i+0x146>
 800a448:	6923      	ldr	r3, [r4, #16]
 800a44a:	4632      	mov	r2, r6
 800a44c:	4649      	mov	r1, r9
 800a44e:	4640      	mov	r0, r8
 800a450:	47d0      	blx	sl
 800a452:	3001      	adds	r0, #1
 800a454:	d0ad      	beq.n	800a3b2 <_printf_i+0x15a>
 800a456:	6823      	ldr	r3, [r4, #0]
 800a458:	079b      	lsls	r3, r3, #30
 800a45a:	d413      	bmi.n	800a484 <_printf_i+0x22c>
 800a45c:	68e0      	ldr	r0, [r4, #12]
 800a45e:	9b03      	ldr	r3, [sp, #12]
 800a460:	4298      	cmp	r0, r3
 800a462:	bfb8      	it	lt
 800a464:	4618      	movlt	r0, r3
 800a466:	e7a6      	b.n	800a3b6 <_printf_i+0x15e>
 800a468:	2301      	movs	r3, #1
 800a46a:	4632      	mov	r2, r6
 800a46c:	4649      	mov	r1, r9
 800a46e:	4640      	mov	r0, r8
 800a470:	47d0      	blx	sl
 800a472:	3001      	adds	r0, #1
 800a474:	d09d      	beq.n	800a3b2 <_printf_i+0x15a>
 800a476:	3501      	adds	r5, #1
 800a478:	68e3      	ldr	r3, [r4, #12]
 800a47a:	9903      	ldr	r1, [sp, #12]
 800a47c:	1a5b      	subs	r3, r3, r1
 800a47e:	42ab      	cmp	r3, r5
 800a480:	dcf2      	bgt.n	800a468 <_printf_i+0x210>
 800a482:	e7eb      	b.n	800a45c <_printf_i+0x204>
 800a484:	2500      	movs	r5, #0
 800a486:	f104 0619 	add.w	r6, r4, #25
 800a48a:	e7f5      	b.n	800a478 <_printf_i+0x220>
 800a48c:	0800bc25 	.word	0x0800bc25
 800a490:	0800bc36 	.word	0x0800bc36

0800a494 <__sflush_r>:
 800a494:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a49c:	0716      	lsls	r6, r2, #28
 800a49e:	4605      	mov	r5, r0
 800a4a0:	460c      	mov	r4, r1
 800a4a2:	d454      	bmi.n	800a54e <__sflush_r+0xba>
 800a4a4:	684b      	ldr	r3, [r1, #4]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	dc02      	bgt.n	800a4b0 <__sflush_r+0x1c>
 800a4aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	dd48      	ble.n	800a542 <__sflush_r+0xae>
 800a4b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4b2:	2e00      	cmp	r6, #0
 800a4b4:	d045      	beq.n	800a542 <__sflush_r+0xae>
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a4bc:	682f      	ldr	r7, [r5, #0]
 800a4be:	6a21      	ldr	r1, [r4, #32]
 800a4c0:	602b      	str	r3, [r5, #0]
 800a4c2:	d030      	beq.n	800a526 <__sflush_r+0x92>
 800a4c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a4c6:	89a3      	ldrh	r3, [r4, #12]
 800a4c8:	0759      	lsls	r1, r3, #29
 800a4ca:	d505      	bpl.n	800a4d8 <__sflush_r+0x44>
 800a4cc:	6863      	ldr	r3, [r4, #4]
 800a4ce:	1ad2      	subs	r2, r2, r3
 800a4d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4d2:	b10b      	cbz	r3, 800a4d8 <__sflush_r+0x44>
 800a4d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4d6:	1ad2      	subs	r2, r2, r3
 800a4d8:	2300      	movs	r3, #0
 800a4da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4dc:	6a21      	ldr	r1, [r4, #32]
 800a4de:	4628      	mov	r0, r5
 800a4e0:	47b0      	blx	r6
 800a4e2:	1c43      	adds	r3, r0, #1
 800a4e4:	89a3      	ldrh	r3, [r4, #12]
 800a4e6:	d106      	bne.n	800a4f6 <__sflush_r+0x62>
 800a4e8:	6829      	ldr	r1, [r5, #0]
 800a4ea:	291d      	cmp	r1, #29
 800a4ec:	d82b      	bhi.n	800a546 <__sflush_r+0xb2>
 800a4ee:	4a2a      	ldr	r2, [pc, #168]	@ (800a598 <__sflush_r+0x104>)
 800a4f0:	40ca      	lsrs	r2, r1
 800a4f2:	07d6      	lsls	r6, r2, #31
 800a4f4:	d527      	bpl.n	800a546 <__sflush_r+0xb2>
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	6062      	str	r2, [r4, #4]
 800a4fa:	04d9      	lsls	r1, r3, #19
 800a4fc:	6922      	ldr	r2, [r4, #16]
 800a4fe:	6022      	str	r2, [r4, #0]
 800a500:	d504      	bpl.n	800a50c <__sflush_r+0x78>
 800a502:	1c42      	adds	r2, r0, #1
 800a504:	d101      	bne.n	800a50a <__sflush_r+0x76>
 800a506:	682b      	ldr	r3, [r5, #0]
 800a508:	b903      	cbnz	r3, 800a50c <__sflush_r+0x78>
 800a50a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a50c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a50e:	602f      	str	r7, [r5, #0]
 800a510:	b1b9      	cbz	r1, 800a542 <__sflush_r+0xae>
 800a512:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a516:	4299      	cmp	r1, r3
 800a518:	d002      	beq.n	800a520 <__sflush_r+0x8c>
 800a51a:	4628      	mov	r0, r5
 800a51c:	f7ff fca2 	bl	8009e64 <_free_r>
 800a520:	2300      	movs	r3, #0
 800a522:	6363      	str	r3, [r4, #52]	@ 0x34
 800a524:	e00d      	b.n	800a542 <__sflush_r+0xae>
 800a526:	2301      	movs	r3, #1
 800a528:	4628      	mov	r0, r5
 800a52a:	47b0      	blx	r6
 800a52c:	4602      	mov	r2, r0
 800a52e:	1c50      	adds	r0, r2, #1
 800a530:	d1c9      	bne.n	800a4c6 <__sflush_r+0x32>
 800a532:	682b      	ldr	r3, [r5, #0]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d0c6      	beq.n	800a4c6 <__sflush_r+0x32>
 800a538:	2b1d      	cmp	r3, #29
 800a53a:	d001      	beq.n	800a540 <__sflush_r+0xac>
 800a53c:	2b16      	cmp	r3, #22
 800a53e:	d11e      	bne.n	800a57e <__sflush_r+0xea>
 800a540:	602f      	str	r7, [r5, #0]
 800a542:	2000      	movs	r0, #0
 800a544:	e022      	b.n	800a58c <__sflush_r+0xf8>
 800a546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a54a:	b21b      	sxth	r3, r3
 800a54c:	e01b      	b.n	800a586 <__sflush_r+0xf2>
 800a54e:	690f      	ldr	r7, [r1, #16]
 800a550:	2f00      	cmp	r7, #0
 800a552:	d0f6      	beq.n	800a542 <__sflush_r+0xae>
 800a554:	0793      	lsls	r3, r2, #30
 800a556:	680e      	ldr	r6, [r1, #0]
 800a558:	bf08      	it	eq
 800a55a:	694b      	ldreq	r3, [r1, #20]
 800a55c:	600f      	str	r7, [r1, #0]
 800a55e:	bf18      	it	ne
 800a560:	2300      	movne	r3, #0
 800a562:	eba6 0807 	sub.w	r8, r6, r7
 800a566:	608b      	str	r3, [r1, #8]
 800a568:	f1b8 0f00 	cmp.w	r8, #0
 800a56c:	dde9      	ble.n	800a542 <__sflush_r+0xae>
 800a56e:	6a21      	ldr	r1, [r4, #32]
 800a570:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a572:	4643      	mov	r3, r8
 800a574:	463a      	mov	r2, r7
 800a576:	4628      	mov	r0, r5
 800a578:	47b0      	blx	r6
 800a57a:	2800      	cmp	r0, #0
 800a57c:	dc08      	bgt.n	800a590 <__sflush_r+0xfc>
 800a57e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a582:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a586:	81a3      	strh	r3, [r4, #12]
 800a588:	f04f 30ff 	mov.w	r0, #4294967295
 800a58c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a590:	4407      	add	r7, r0
 800a592:	eba8 0800 	sub.w	r8, r8, r0
 800a596:	e7e7      	b.n	800a568 <__sflush_r+0xd4>
 800a598:	20400001 	.word	0x20400001

0800a59c <_fflush_r>:
 800a59c:	b538      	push	{r3, r4, r5, lr}
 800a59e:	690b      	ldr	r3, [r1, #16]
 800a5a0:	4605      	mov	r5, r0
 800a5a2:	460c      	mov	r4, r1
 800a5a4:	b913      	cbnz	r3, 800a5ac <_fflush_r+0x10>
 800a5a6:	2500      	movs	r5, #0
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	bd38      	pop	{r3, r4, r5, pc}
 800a5ac:	b118      	cbz	r0, 800a5b6 <_fflush_r+0x1a>
 800a5ae:	6a03      	ldr	r3, [r0, #32]
 800a5b0:	b90b      	cbnz	r3, 800a5b6 <_fflush_r+0x1a>
 800a5b2:	f7ff fa9d 	bl	8009af0 <__sinit>
 800a5b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d0f3      	beq.n	800a5a6 <_fflush_r+0xa>
 800a5be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a5c0:	07d0      	lsls	r0, r2, #31
 800a5c2:	d404      	bmi.n	800a5ce <_fflush_r+0x32>
 800a5c4:	0599      	lsls	r1, r3, #22
 800a5c6:	d402      	bmi.n	800a5ce <_fflush_r+0x32>
 800a5c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5ca:	f7ff fc3a 	bl	8009e42 <__retarget_lock_acquire_recursive>
 800a5ce:	4628      	mov	r0, r5
 800a5d0:	4621      	mov	r1, r4
 800a5d2:	f7ff ff5f 	bl	800a494 <__sflush_r>
 800a5d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5d8:	07da      	lsls	r2, r3, #31
 800a5da:	4605      	mov	r5, r0
 800a5dc:	d4e4      	bmi.n	800a5a8 <_fflush_r+0xc>
 800a5de:	89a3      	ldrh	r3, [r4, #12]
 800a5e0:	059b      	lsls	r3, r3, #22
 800a5e2:	d4e1      	bmi.n	800a5a8 <_fflush_r+0xc>
 800a5e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5e6:	f7ff fc2d 	bl	8009e44 <__retarget_lock_release_recursive>
 800a5ea:	e7dd      	b.n	800a5a8 <_fflush_r+0xc>

0800a5ec <__swhatbuf_r>:
 800a5ec:	b570      	push	{r4, r5, r6, lr}
 800a5ee:	460c      	mov	r4, r1
 800a5f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5f4:	2900      	cmp	r1, #0
 800a5f6:	b096      	sub	sp, #88	@ 0x58
 800a5f8:	4615      	mov	r5, r2
 800a5fa:	461e      	mov	r6, r3
 800a5fc:	da0d      	bge.n	800a61a <__swhatbuf_r+0x2e>
 800a5fe:	89a3      	ldrh	r3, [r4, #12]
 800a600:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a604:	f04f 0100 	mov.w	r1, #0
 800a608:	bf14      	ite	ne
 800a60a:	2340      	movne	r3, #64	@ 0x40
 800a60c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a610:	2000      	movs	r0, #0
 800a612:	6031      	str	r1, [r6, #0]
 800a614:	602b      	str	r3, [r5, #0]
 800a616:	b016      	add	sp, #88	@ 0x58
 800a618:	bd70      	pop	{r4, r5, r6, pc}
 800a61a:	466a      	mov	r2, sp
 800a61c:	f000 f848 	bl	800a6b0 <_fstat_r>
 800a620:	2800      	cmp	r0, #0
 800a622:	dbec      	blt.n	800a5fe <__swhatbuf_r+0x12>
 800a624:	9901      	ldr	r1, [sp, #4]
 800a626:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a62a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a62e:	4259      	negs	r1, r3
 800a630:	4159      	adcs	r1, r3
 800a632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a636:	e7eb      	b.n	800a610 <__swhatbuf_r+0x24>

0800a638 <__smakebuf_r>:
 800a638:	898b      	ldrh	r3, [r1, #12]
 800a63a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a63c:	079d      	lsls	r5, r3, #30
 800a63e:	4606      	mov	r6, r0
 800a640:	460c      	mov	r4, r1
 800a642:	d507      	bpl.n	800a654 <__smakebuf_r+0x1c>
 800a644:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a648:	6023      	str	r3, [r4, #0]
 800a64a:	6123      	str	r3, [r4, #16]
 800a64c:	2301      	movs	r3, #1
 800a64e:	6163      	str	r3, [r4, #20]
 800a650:	b003      	add	sp, #12
 800a652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a654:	ab01      	add	r3, sp, #4
 800a656:	466a      	mov	r2, sp
 800a658:	f7ff ffc8 	bl	800a5ec <__swhatbuf_r>
 800a65c:	9f00      	ldr	r7, [sp, #0]
 800a65e:	4605      	mov	r5, r0
 800a660:	4639      	mov	r1, r7
 800a662:	4630      	mov	r0, r6
 800a664:	f7ff f92c 	bl	80098c0 <_malloc_r>
 800a668:	b948      	cbnz	r0, 800a67e <__smakebuf_r+0x46>
 800a66a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a66e:	059a      	lsls	r2, r3, #22
 800a670:	d4ee      	bmi.n	800a650 <__smakebuf_r+0x18>
 800a672:	f023 0303 	bic.w	r3, r3, #3
 800a676:	f043 0302 	orr.w	r3, r3, #2
 800a67a:	81a3      	strh	r3, [r4, #12]
 800a67c:	e7e2      	b.n	800a644 <__smakebuf_r+0xc>
 800a67e:	89a3      	ldrh	r3, [r4, #12]
 800a680:	6020      	str	r0, [r4, #0]
 800a682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a686:	81a3      	strh	r3, [r4, #12]
 800a688:	9b01      	ldr	r3, [sp, #4]
 800a68a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a68e:	b15b      	cbz	r3, 800a6a8 <__smakebuf_r+0x70>
 800a690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a694:	4630      	mov	r0, r6
 800a696:	f000 f81d 	bl	800a6d4 <_isatty_r>
 800a69a:	b128      	cbz	r0, 800a6a8 <__smakebuf_r+0x70>
 800a69c:	89a3      	ldrh	r3, [r4, #12]
 800a69e:	f023 0303 	bic.w	r3, r3, #3
 800a6a2:	f043 0301 	orr.w	r3, r3, #1
 800a6a6:	81a3      	strh	r3, [r4, #12]
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	431d      	orrs	r5, r3
 800a6ac:	81a5      	strh	r5, [r4, #12]
 800a6ae:	e7cf      	b.n	800a650 <__smakebuf_r+0x18>

0800a6b0 <_fstat_r>:
 800a6b0:	b538      	push	{r3, r4, r5, lr}
 800a6b2:	4d07      	ldr	r5, [pc, #28]	@ (800a6d0 <_fstat_r+0x20>)
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	4604      	mov	r4, r0
 800a6b8:	4608      	mov	r0, r1
 800a6ba:	4611      	mov	r1, r2
 800a6bc:	602b      	str	r3, [r5, #0]
 800a6be:	f7f7 fd44 	bl	800214a <_fstat>
 800a6c2:	1c43      	adds	r3, r0, #1
 800a6c4:	d102      	bne.n	800a6cc <_fstat_r+0x1c>
 800a6c6:	682b      	ldr	r3, [r5, #0]
 800a6c8:	b103      	cbz	r3, 800a6cc <_fstat_r+0x1c>
 800a6ca:	6023      	str	r3, [r4, #0]
 800a6cc:	bd38      	pop	{r3, r4, r5, pc}
 800a6ce:	bf00      	nop
 800a6d0:	2000101c 	.word	0x2000101c

0800a6d4 <_isatty_r>:
 800a6d4:	b538      	push	{r3, r4, r5, lr}
 800a6d6:	4d06      	ldr	r5, [pc, #24]	@ (800a6f0 <_isatty_r+0x1c>)
 800a6d8:	2300      	movs	r3, #0
 800a6da:	4604      	mov	r4, r0
 800a6dc:	4608      	mov	r0, r1
 800a6de:	602b      	str	r3, [r5, #0]
 800a6e0:	f7f7 fd43 	bl	800216a <_isatty>
 800a6e4:	1c43      	adds	r3, r0, #1
 800a6e6:	d102      	bne.n	800a6ee <_isatty_r+0x1a>
 800a6e8:	682b      	ldr	r3, [r5, #0]
 800a6ea:	b103      	cbz	r3, 800a6ee <_isatty_r+0x1a>
 800a6ec:	6023      	str	r3, [r4, #0]
 800a6ee:	bd38      	pop	{r3, r4, r5, pc}
 800a6f0:	2000101c 	.word	0x2000101c
 800a6f4:	00000000 	.word	0x00000000

0800a6f8 <log10>:
 800a6f8:	b538      	push	{r3, r4, r5, lr}
 800a6fa:	ed2d 8b02 	vpush	{d8}
 800a6fe:	ec55 4b10 	vmov	r4, r5, d0
 800a702:	f000 f90d 	bl	800a920 <__ieee754_log10>
 800a706:	4622      	mov	r2, r4
 800a708:	462b      	mov	r3, r5
 800a70a:	4620      	mov	r0, r4
 800a70c:	4629      	mov	r1, r5
 800a70e:	eeb0 8a40 	vmov.f32	s16, s0
 800a712:	eef0 8a60 	vmov.f32	s17, s1
 800a716:	f7f6 fa01 	bl	8000b1c <__aeabi_dcmpun>
 800a71a:	b998      	cbnz	r0, 800a744 <log10+0x4c>
 800a71c:	2200      	movs	r2, #0
 800a71e:	2300      	movs	r3, #0
 800a720:	4620      	mov	r0, r4
 800a722:	4629      	mov	r1, r5
 800a724:	f7f6 f9dc 	bl	8000ae0 <__aeabi_dcmple>
 800a728:	b160      	cbz	r0, 800a744 <log10+0x4c>
 800a72a:	2200      	movs	r2, #0
 800a72c:	2300      	movs	r3, #0
 800a72e:	4620      	mov	r0, r4
 800a730:	4629      	mov	r1, r5
 800a732:	f7f6 f9c1 	bl	8000ab8 <__aeabi_dcmpeq>
 800a736:	b160      	cbz	r0, 800a752 <log10+0x5a>
 800a738:	f7ff fb58 	bl	8009dec <__errno>
 800a73c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800a768 <log10+0x70>
 800a740:	2322      	movs	r3, #34	@ 0x22
 800a742:	6003      	str	r3, [r0, #0]
 800a744:	eeb0 0a48 	vmov.f32	s0, s16
 800a748:	eef0 0a68 	vmov.f32	s1, s17
 800a74c:	ecbd 8b02 	vpop	{d8}
 800a750:	bd38      	pop	{r3, r4, r5, pc}
 800a752:	f7ff fb4b 	bl	8009dec <__errno>
 800a756:	ecbd 8b02 	vpop	{d8}
 800a75a:	2321      	movs	r3, #33	@ 0x21
 800a75c:	6003      	str	r3, [r0, #0]
 800a75e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a762:	4803      	ldr	r0, [pc, #12]	@ (800a770 <log10+0x78>)
 800a764:	f000 b884 	b.w	800a870 <nan>
 800a768:	00000000 	.word	0x00000000
 800a76c:	fff00000 	.word	0xfff00000
 800a770:	0800bc19 	.word	0x0800bc19

0800a774 <pow>:
 800a774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a776:	ed2d 8b02 	vpush	{d8}
 800a77a:	eeb0 8a40 	vmov.f32	s16, s0
 800a77e:	eef0 8a60 	vmov.f32	s17, s1
 800a782:	ec55 4b11 	vmov	r4, r5, d1
 800a786:	f000 f957 	bl	800aa38 <__ieee754_pow>
 800a78a:	4622      	mov	r2, r4
 800a78c:	462b      	mov	r3, r5
 800a78e:	4620      	mov	r0, r4
 800a790:	4629      	mov	r1, r5
 800a792:	ec57 6b10 	vmov	r6, r7, d0
 800a796:	f7f6 f9c1 	bl	8000b1c <__aeabi_dcmpun>
 800a79a:	2800      	cmp	r0, #0
 800a79c:	d13b      	bne.n	800a816 <pow+0xa2>
 800a79e:	ec51 0b18 	vmov	r0, r1, d8
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	f7f6 f987 	bl	8000ab8 <__aeabi_dcmpeq>
 800a7aa:	b1b8      	cbz	r0, 800a7dc <pow+0x68>
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	4629      	mov	r1, r5
 800a7b4:	f7f6 f980 	bl	8000ab8 <__aeabi_dcmpeq>
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	d146      	bne.n	800a84a <pow+0xd6>
 800a7bc:	ec45 4b10 	vmov	d0, r4, r5
 800a7c0:	f000 f848 	bl	800a854 <finite>
 800a7c4:	b338      	cbz	r0, 800a816 <pow+0xa2>
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	4629      	mov	r1, r5
 800a7ce:	f7f6 f97d 	bl	8000acc <__aeabi_dcmplt>
 800a7d2:	b300      	cbz	r0, 800a816 <pow+0xa2>
 800a7d4:	f7ff fb0a 	bl	8009dec <__errno>
 800a7d8:	2322      	movs	r3, #34	@ 0x22
 800a7da:	e01b      	b.n	800a814 <pow+0xa0>
 800a7dc:	ec47 6b10 	vmov	d0, r6, r7
 800a7e0:	f000 f838 	bl	800a854 <finite>
 800a7e4:	b9e0      	cbnz	r0, 800a820 <pow+0xac>
 800a7e6:	eeb0 0a48 	vmov.f32	s0, s16
 800a7ea:	eef0 0a68 	vmov.f32	s1, s17
 800a7ee:	f000 f831 	bl	800a854 <finite>
 800a7f2:	b1a8      	cbz	r0, 800a820 <pow+0xac>
 800a7f4:	ec45 4b10 	vmov	d0, r4, r5
 800a7f8:	f000 f82c 	bl	800a854 <finite>
 800a7fc:	b180      	cbz	r0, 800a820 <pow+0xac>
 800a7fe:	4632      	mov	r2, r6
 800a800:	463b      	mov	r3, r7
 800a802:	4630      	mov	r0, r6
 800a804:	4639      	mov	r1, r7
 800a806:	f7f6 f989 	bl	8000b1c <__aeabi_dcmpun>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d0e2      	beq.n	800a7d4 <pow+0x60>
 800a80e:	f7ff faed 	bl	8009dec <__errno>
 800a812:	2321      	movs	r3, #33	@ 0x21
 800a814:	6003      	str	r3, [r0, #0]
 800a816:	ecbd 8b02 	vpop	{d8}
 800a81a:	ec47 6b10 	vmov	d0, r6, r7
 800a81e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a820:	2200      	movs	r2, #0
 800a822:	2300      	movs	r3, #0
 800a824:	4630      	mov	r0, r6
 800a826:	4639      	mov	r1, r7
 800a828:	f7f6 f946 	bl	8000ab8 <__aeabi_dcmpeq>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d0f2      	beq.n	800a816 <pow+0xa2>
 800a830:	eeb0 0a48 	vmov.f32	s0, s16
 800a834:	eef0 0a68 	vmov.f32	s1, s17
 800a838:	f000 f80c 	bl	800a854 <finite>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	d0ea      	beq.n	800a816 <pow+0xa2>
 800a840:	ec45 4b10 	vmov	d0, r4, r5
 800a844:	f000 f806 	bl	800a854 <finite>
 800a848:	e7c3      	b.n	800a7d2 <pow+0x5e>
 800a84a:	4f01      	ldr	r7, [pc, #4]	@ (800a850 <pow+0xdc>)
 800a84c:	2600      	movs	r6, #0
 800a84e:	e7e2      	b.n	800a816 <pow+0xa2>
 800a850:	3ff00000 	.word	0x3ff00000

0800a854 <finite>:
 800a854:	b082      	sub	sp, #8
 800a856:	ed8d 0b00 	vstr	d0, [sp]
 800a85a:	9801      	ldr	r0, [sp, #4]
 800a85c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800a860:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800a864:	0fc0      	lsrs	r0, r0, #31
 800a866:	b002      	add	sp, #8
 800a868:	4770      	bx	lr
 800a86a:	0000      	movs	r0, r0
 800a86c:	0000      	movs	r0, r0
	...

0800a870 <nan>:
 800a870:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a878 <nan+0x8>
 800a874:	4770      	bx	lr
 800a876:	bf00      	nop
 800a878:	00000000 	.word	0x00000000
 800a87c:	7ff80000 	.word	0x7ff80000

0800a880 <fmin>:
 800a880:	b508      	push	{r3, lr}
 800a882:	ed2d 8b04 	vpush	{d8-d9}
 800a886:	eeb0 8a40 	vmov.f32	s16, s0
 800a88a:	eef0 8a60 	vmov.f32	s17, s1
 800a88e:	eeb0 9a41 	vmov.f32	s18, s2
 800a892:	eef0 9a61 	vmov.f32	s19, s3
 800a896:	f000 f81d 	bl	800a8d4 <__fpclassifyd>
 800a89a:	b950      	cbnz	r0, 800a8b2 <fmin+0x32>
 800a89c:	eeb0 8a49 	vmov.f32	s16, s18
 800a8a0:	eef0 8a69 	vmov.f32	s17, s19
 800a8a4:	eeb0 0a48 	vmov.f32	s0, s16
 800a8a8:	eef0 0a68 	vmov.f32	s1, s17
 800a8ac:	ecbd 8b04 	vpop	{d8-d9}
 800a8b0:	bd08      	pop	{r3, pc}
 800a8b2:	eeb0 0a49 	vmov.f32	s0, s18
 800a8b6:	eef0 0a69 	vmov.f32	s1, s19
 800a8ba:	f000 f80b 	bl	800a8d4 <__fpclassifyd>
 800a8be:	2800      	cmp	r0, #0
 800a8c0:	d0f0      	beq.n	800a8a4 <fmin+0x24>
 800a8c2:	ec53 2b19 	vmov	r2, r3, d9
 800a8c6:	ec51 0b18 	vmov	r0, r1, d8
 800a8ca:	f7f6 f8ff 	bl	8000acc <__aeabi_dcmplt>
 800a8ce:	2800      	cmp	r0, #0
 800a8d0:	d0e4      	beq.n	800a89c <fmin+0x1c>
 800a8d2:	e7e7      	b.n	800a8a4 <fmin+0x24>

0800a8d4 <__fpclassifyd>:
 800a8d4:	ec51 0b10 	vmov	r0, r1, d0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 800a8de:	b510      	push	{r4, lr}
 800a8e0:	d104      	bne.n	800a8ec <__fpclassifyd+0x18>
 800a8e2:	2800      	cmp	r0, #0
 800a8e4:	bf0c      	ite	eq
 800a8e6:	2002      	moveq	r0, #2
 800a8e8:	2003      	movne	r0, #3
 800a8ea:	bd10      	pop	{r4, pc}
 800a8ec:	4a09      	ldr	r2, [pc, #36]	@ (800a914 <__fpclassifyd+0x40>)
 800a8ee:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 800a8f2:	4294      	cmp	r4, r2
 800a8f4:	d908      	bls.n	800a908 <__fpclassifyd+0x34>
 800a8f6:	4a08      	ldr	r2, [pc, #32]	@ (800a918 <__fpclassifyd+0x44>)
 800a8f8:	4213      	tst	r3, r2
 800a8fa:	d007      	beq.n	800a90c <__fpclassifyd+0x38>
 800a8fc:	4291      	cmp	r1, r2
 800a8fe:	d107      	bne.n	800a910 <__fpclassifyd+0x3c>
 800a900:	fab0 f080 	clz	r0, r0
 800a904:	0940      	lsrs	r0, r0, #5
 800a906:	e7f0      	b.n	800a8ea <__fpclassifyd+0x16>
 800a908:	2004      	movs	r0, #4
 800a90a:	e7ee      	b.n	800a8ea <__fpclassifyd+0x16>
 800a90c:	2003      	movs	r0, #3
 800a90e:	e7ec      	b.n	800a8ea <__fpclassifyd+0x16>
 800a910:	2000      	movs	r0, #0
 800a912:	e7ea      	b.n	800a8ea <__fpclassifyd+0x16>
 800a914:	7fdfffff 	.word	0x7fdfffff
 800a918:	7ff00000 	.word	0x7ff00000
 800a91c:	00000000 	.word	0x00000000

0800a920 <__ieee754_log10>:
 800a920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a924:	ec55 4b10 	vmov	r4, r5, d0
 800a928:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800a92c:	ed2d 8b02 	vpush	{d8}
 800a930:	462b      	mov	r3, r5
 800a932:	da2e      	bge.n	800a992 <__ieee754_log10+0x72>
 800a934:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a938:	4322      	orrs	r2, r4
 800a93a:	d10b      	bne.n	800a954 <__ieee754_log10+0x34>
 800a93c:	493a      	ldr	r1, [pc, #232]	@ (800aa28 <__ieee754_log10+0x108>)
 800a93e:	2200      	movs	r2, #0
 800a940:	2300      	movs	r3, #0
 800a942:	2000      	movs	r0, #0
 800a944:	f7f5 ff7a 	bl	800083c <__aeabi_ddiv>
 800a948:	ecbd 8b02 	vpop	{d8}
 800a94c:	ec41 0b10 	vmov	d0, r0, r1
 800a950:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a954:	2d00      	cmp	r5, #0
 800a956:	da07      	bge.n	800a968 <__ieee754_log10+0x48>
 800a958:	4622      	mov	r2, r4
 800a95a:	4620      	mov	r0, r4
 800a95c:	4629      	mov	r1, r5
 800a95e:	f7f5 fc8b 	bl	8000278 <__aeabi_dsub>
 800a962:	2200      	movs	r2, #0
 800a964:	2300      	movs	r3, #0
 800a966:	e7ed      	b.n	800a944 <__ieee754_log10+0x24>
 800a968:	4b30      	ldr	r3, [pc, #192]	@ (800aa2c <__ieee754_log10+0x10c>)
 800a96a:	2200      	movs	r2, #0
 800a96c:	4620      	mov	r0, r4
 800a96e:	4629      	mov	r1, r5
 800a970:	f7f5 fe3a 	bl	80005e8 <__aeabi_dmul>
 800a974:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800a978:	4604      	mov	r4, r0
 800a97a:	460d      	mov	r5, r1
 800a97c:	460b      	mov	r3, r1
 800a97e:	492c      	ldr	r1, [pc, #176]	@ (800aa30 <__ieee754_log10+0x110>)
 800a980:	428b      	cmp	r3, r1
 800a982:	dd08      	ble.n	800a996 <__ieee754_log10+0x76>
 800a984:	4622      	mov	r2, r4
 800a986:	462b      	mov	r3, r5
 800a988:	4620      	mov	r0, r4
 800a98a:	4629      	mov	r1, r5
 800a98c:	f7f5 fc76 	bl	800027c <__adddf3>
 800a990:	e7da      	b.n	800a948 <__ieee754_log10+0x28>
 800a992:	2200      	movs	r2, #0
 800a994:	e7f3      	b.n	800a97e <__ieee754_log10+0x5e>
 800a996:	1518      	asrs	r0, r3, #20
 800a998:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 800a99c:	4410      	add	r0, r2
 800a99e:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800a9a2:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800a9a6:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800a9aa:	f7f5 fdb3 	bl	8000514 <__aeabi_i2d>
 800a9ae:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 800a9b2:	3303      	adds	r3, #3
 800a9b4:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800a9b8:	a315      	add	r3, pc, #84	@ (adr r3, 800aa10 <__ieee754_log10+0xf0>)
 800a9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9be:	ec45 4b18 	vmov	d8, r4, r5
 800a9c2:	4606      	mov	r6, r0
 800a9c4:	460f      	mov	r7, r1
 800a9c6:	f7f5 fe0f 	bl	80005e8 <__aeabi_dmul>
 800a9ca:	eeb0 0a48 	vmov.f32	s0, s16
 800a9ce:	eef0 0a68 	vmov.f32	s1, s17
 800a9d2:	4604      	mov	r4, r0
 800a9d4:	460d      	mov	r5, r1
 800a9d6:	f000 ff13 	bl	800b800 <__ieee754_log>
 800a9da:	a30f      	add	r3, pc, #60	@ (adr r3, 800aa18 <__ieee754_log10+0xf8>)
 800a9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e0:	ec51 0b10 	vmov	r0, r1, d0
 800a9e4:	f7f5 fe00 	bl	80005e8 <__aeabi_dmul>
 800a9e8:	4622      	mov	r2, r4
 800a9ea:	462b      	mov	r3, r5
 800a9ec:	f7f5 fc46 	bl	800027c <__adddf3>
 800a9f0:	a30b      	add	r3, pc, #44	@ (adr r3, 800aa20 <__ieee754_log10+0x100>)
 800a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f6:	4604      	mov	r4, r0
 800a9f8:	460d      	mov	r5, r1
 800a9fa:	4630      	mov	r0, r6
 800a9fc:	4639      	mov	r1, r7
 800a9fe:	f7f5 fdf3 	bl	80005e8 <__aeabi_dmul>
 800aa02:	4602      	mov	r2, r0
 800aa04:	460b      	mov	r3, r1
 800aa06:	4620      	mov	r0, r4
 800aa08:	4629      	mov	r1, r5
 800aa0a:	e7bf      	b.n	800a98c <__ieee754_log10+0x6c>
 800aa0c:	f3af 8000 	nop.w
 800aa10:	11f12b36 	.word	0x11f12b36
 800aa14:	3d59fef3 	.word	0x3d59fef3
 800aa18:	1526e50e 	.word	0x1526e50e
 800aa1c:	3fdbcb7b 	.word	0x3fdbcb7b
 800aa20:	509f6000 	.word	0x509f6000
 800aa24:	3fd34413 	.word	0x3fd34413
 800aa28:	c3500000 	.word	0xc3500000
 800aa2c:	43500000 	.word	0x43500000
 800aa30:	7fefffff 	.word	0x7fefffff
 800aa34:	00000000 	.word	0x00000000

0800aa38 <__ieee754_pow>:
 800aa38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa3c:	b091      	sub	sp, #68	@ 0x44
 800aa3e:	ed8d 1b00 	vstr	d1, [sp]
 800aa42:	e9dd 1900 	ldrd	r1, r9, [sp]
 800aa46:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800aa4a:	ea5a 0001 	orrs.w	r0, sl, r1
 800aa4e:	ec57 6b10 	vmov	r6, r7, d0
 800aa52:	d113      	bne.n	800aa7c <__ieee754_pow+0x44>
 800aa54:	19b3      	adds	r3, r6, r6
 800aa56:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800aa5a:	4152      	adcs	r2, r2
 800aa5c:	4298      	cmp	r0, r3
 800aa5e:	4b9a      	ldr	r3, [pc, #616]	@ (800acc8 <__ieee754_pow+0x290>)
 800aa60:	4193      	sbcs	r3, r2
 800aa62:	f080 84ee 	bcs.w	800b442 <__ieee754_pow+0xa0a>
 800aa66:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa6a:	4630      	mov	r0, r6
 800aa6c:	4639      	mov	r1, r7
 800aa6e:	f7f5 fc05 	bl	800027c <__adddf3>
 800aa72:	ec41 0b10 	vmov	d0, r0, r1
 800aa76:	b011      	add	sp, #68	@ 0x44
 800aa78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa7c:	4a93      	ldr	r2, [pc, #588]	@ (800accc <__ieee754_pow+0x294>)
 800aa7e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800aa82:	4295      	cmp	r5, r2
 800aa84:	46b8      	mov	r8, r7
 800aa86:	4633      	mov	r3, r6
 800aa88:	d80a      	bhi.n	800aaa0 <__ieee754_pow+0x68>
 800aa8a:	d104      	bne.n	800aa96 <__ieee754_pow+0x5e>
 800aa8c:	2e00      	cmp	r6, #0
 800aa8e:	d1ea      	bne.n	800aa66 <__ieee754_pow+0x2e>
 800aa90:	45aa      	cmp	sl, r5
 800aa92:	d8e8      	bhi.n	800aa66 <__ieee754_pow+0x2e>
 800aa94:	e001      	b.n	800aa9a <__ieee754_pow+0x62>
 800aa96:	4592      	cmp	sl, r2
 800aa98:	d802      	bhi.n	800aaa0 <__ieee754_pow+0x68>
 800aa9a:	4592      	cmp	sl, r2
 800aa9c:	d10f      	bne.n	800aabe <__ieee754_pow+0x86>
 800aa9e:	b171      	cbz	r1, 800aabe <__ieee754_pow+0x86>
 800aaa0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800aaa4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800aaa8:	ea58 0803 	orrs.w	r8, r8, r3
 800aaac:	d1db      	bne.n	800aa66 <__ieee754_pow+0x2e>
 800aaae:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aab2:	18db      	adds	r3, r3, r3
 800aab4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800aab8:	4152      	adcs	r2, r2
 800aaba:	4598      	cmp	r8, r3
 800aabc:	e7cf      	b.n	800aa5e <__ieee754_pow+0x26>
 800aabe:	f1b8 0f00 	cmp.w	r8, #0
 800aac2:	46ab      	mov	fp, r5
 800aac4:	da43      	bge.n	800ab4e <__ieee754_pow+0x116>
 800aac6:	4a82      	ldr	r2, [pc, #520]	@ (800acd0 <__ieee754_pow+0x298>)
 800aac8:	4592      	cmp	sl, r2
 800aaca:	d856      	bhi.n	800ab7a <__ieee754_pow+0x142>
 800aacc:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800aad0:	4592      	cmp	sl, r2
 800aad2:	f240 84c5 	bls.w	800b460 <__ieee754_pow+0xa28>
 800aad6:	ea4f 522a 	mov.w	r2, sl, asr #20
 800aada:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800aade:	2a14      	cmp	r2, #20
 800aae0:	dd18      	ble.n	800ab14 <__ieee754_pow+0xdc>
 800aae2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800aae6:	fa21 f402 	lsr.w	r4, r1, r2
 800aaea:	fa04 f202 	lsl.w	r2, r4, r2
 800aaee:	428a      	cmp	r2, r1
 800aaf0:	f040 84b6 	bne.w	800b460 <__ieee754_pow+0xa28>
 800aaf4:	f004 0401 	and.w	r4, r4, #1
 800aaf8:	f1c4 0402 	rsb	r4, r4, #2
 800aafc:	2900      	cmp	r1, #0
 800aafe:	d159      	bne.n	800abb4 <__ieee754_pow+0x17c>
 800ab00:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800ab04:	d148      	bne.n	800ab98 <__ieee754_pow+0x160>
 800ab06:	4632      	mov	r2, r6
 800ab08:	463b      	mov	r3, r7
 800ab0a:	4630      	mov	r0, r6
 800ab0c:	4639      	mov	r1, r7
 800ab0e:	f7f5 fd6b 	bl	80005e8 <__aeabi_dmul>
 800ab12:	e7ae      	b.n	800aa72 <__ieee754_pow+0x3a>
 800ab14:	2900      	cmp	r1, #0
 800ab16:	d14c      	bne.n	800abb2 <__ieee754_pow+0x17a>
 800ab18:	f1c2 0214 	rsb	r2, r2, #20
 800ab1c:	fa4a f402 	asr.w	r4, sl, r2
 800ab20:	fa04 f202 	lsl.w	r2, r4, r2
 800ab24:	4552      	cmp	r2, sl
 800ab26:	f040 8498 	bne.w	800b45a <__ieee754_pow+0xa22>
 800ab2a:	f004 0401 	and.w	r4, r4, #1
 800ab2e:	f1c4 0402 	rsb	r4, r4, #2
 800ab32:	4a68      	ldr	r2, [pc, #416]	@ (800acd4 <__ieee754_pow+0x29c>)
 800ab34:	4592      	cmp	sl, r2
 800ab36:	d1e3      	bne.n	800ab00 <__ieee754_pow+0xc8>
 800ab38:	f1b9 0f00 	cmp.w	r9, #0
 800ab3c:	f280 8489 	bge.w	800b452 <__ieee754_pow+0xa1a>
 800ab40:	4964      	ldr	r1, [pc, #400]	@ (800acd4 <__ieee754_pow+0x29c>)
 800ab42:	4632      	mov	r2, r6
 800ab44:	463b      	mov	r3, r7
 800ab46:	2000      	movs	r0, #0
 800ab48:	f7f5 fe78 	bl	800083c <__aeabi_ddiv>
 800ab4c:	e791      	b.n	800aa72 <__ieee754_pow+0x3a>
 800ab4e:	2400      	movs	r4, #0
 800ab50:	bb81      	cbnz	r1, 800abb4 <__ieee754_pow+0x17c>
 800ab52:	4a5e      	ldr	r2, [pc, #376]	@ (800accc <__ieee754_pow+0x294>)
 800ab54:	4592      	cmp	sl, r2
 800ab56:	d1ec      	bne.n	800ab32 <__ieee754_pow+0xfa>
 800ab58:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800ab5c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800ab60:	431a      	orrs	r2, r3
 800ab62:	f000 846e 	beq.w	800b442 <__ieee754_pow+0xa0a>
 800ab66:	4b5c      	ldr	r3, [pc, #368]	@ (800acd8 <__ieee754_pow+0x2a0>)
 800ab68:	429d      	cmp	r5, r3
 800ab6a:	d908      	bls.n	800ab7e <__ieee754_pow+0x146>
 800ab6c:	f1b9 0f00 	cmp.w	r9, #0
 800ab70:	f280 846b 	bge.w	800b44a <__ieee754_pow+0xa12>
 800ab74:	2000      	movs	r0, #0
 800ab76:	2100      	movs	r1, #0
 800ab78:	e77b      	b.n	800aa72 <__ieee754_pow+0x3a>
 800ab7a:	2402      	movs	r4, #2
 800ab7c:	e7e8      	b.n	800ab50 <__ieee754_pow+0x118>
 800ab7e:	f1b9 0f00 	cmp.w	r9, #0
 800ab82:	f04f 0000 	mov.w	r0, #0
 800ab86:	f04f 0100 	mov.w	r1, #0
 800ab8a:	f6bf af72 	bge.w	800aa72 <__ieee754_pow+0x3a>
 800ab8e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800ab92:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ab96:	e76c      	b.n	800aa72 <__ieee754_pow+0x3a>
 800ab98:	4a50      	ldr	r2, [pc, #320]	@ (800acdc <__ieee754_pow+0x2a4>)
 800ab9a:	4591      	cmp	r9, r2
 800ab9c:	d10a      	bne.n	800abb4 <__ieee754_pow+0x17c>
 800ab9e:	f1b8 0f00 	cmp.w	r8, #0
 800aba2:	db07      	blt.n	800abb4 <__ieee754_pow+0x17c>
 800aba4:	ec47 6b10 	vmov	d0, r6, r7
 800aba8:	b011      	add	sp, #68	@ 0x44
 800abaa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abae:	f000 bd4f 	b.w	800b650 <__ieee754_sqrt>
 800abb2:	2400      	movs	r4, #0
 800abb4:	ec47 6b10 	vmov	d0, r6, r7
 800abb8:	9302      	str	r3, [sp, #8]
 800abba:	f000 fc87 	bl	800b4cc <fabs>
 800abbe:	9b02      	ldr	r3, [sp, #8]
 800abc0:	ec51 0b10 	vmov	r0, r1, d0
 800abc4:	bb43      	cbnz	r3, 800ac18 <__ieee754_pow+0x1e0>
 800abc6:	4b43      	ldr	r3, [pc, #268]	@ (800acd4 <__ieee754_pow+0x29c>)
 800abc8:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800abcc:	429a      	cmp	r2, r3
 800abce:	d000      	beq.n	800abd2 <__ieee754_pow+0x19a>
 800abd0:	bb15      	cbnz	r5, 800ac18 <__ieee754_pow+0x1e0>
 800abd2:	f1b9 0f00 	cmp.w	r9, #0
 800abd6:	da05      	bge.n	800abe4 <__ieee754_pow+0x1ac>
 800abd8:	4602      	mov	r2, r0
 800abda:	460b      	mov	r3, r1
 800abdc:	2000      	movs	r0, #0
 800abde:	493d      	ldr	r1, [pc, #244]	@ (800acd4 <__ieee754_pow+0x29c>)
 800abe0:	f7f5 fe2c 	bl	800083c <__aeabi_ddiv>
 800abe4:	f1b8 0f00 	cmp.w	r8, #0
 800abe8:	f6bf af43 	bge.w	800aa72 <__ieee754_pow+0x3a>
 800abec:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800abf0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800abf4:	4325      	orrs	r5, r4
 800abf6:	d108      	bne.n	800ac0a <__ieee754_pow+0x1d2>
 800abf8:	4602      	mov	r2, r0
 800abfa:	460b      	mov	r3, r1
 800abfc:	4610      	mov	r0, r2
 800abfe:	4619      	mov	r1, r3
 800ac00:	f7f5 fb3a 	bl	8000278 <__aeabi_dsub>
 800ac04:	4602      	mov	r2, r0
 800ac06:	460b      	mov	r3, r1
 800ac08:	e79e      	b.n	800ab48 <__ieee754_pow+0x110>
 800ac0a:	2c01      	cmp	r4, #1
 800ac0c:	f47f af31 	bne.w	800aa72 <__ieee754_pow+0x3a>
 800ac10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ac14:	4619      	mov	r1, r3
 800ac16:	e72c      	b.n	800aa72 <__ieee754_pow+0x3a>
 800ac18:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800ac1c:	3b01      	subs	r3, #1
 800ac1e:	ea53 0204 	orrs.w	r2, r3, r4
 800ac22:	d102      	bne.n	800ac2a <__ieee754_pow+0x1f2>
 800ac24:	4632      	mov	r2, r6
 800ac26:	463b      	mov	r3, r7
 800ac28:	e7e8      	b.n	800abfc <__ieee754_pow+0x1c4>
 800ac2a:	3c01      	subs	r4, #1
 800ac2c:	431c      	orrs	r4, r3
 800ac2e:	d016      	beq.n	800ac5e <__ieee754_pow+0x226>
 800ac30:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800acb8 <__ieee754_pow+0x280>
 800ac34:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800ac38:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ac3c:	f240 8110 	bls.w	800ae60 <__ieee754_pow+0x428>
 800ac40:	4b27      	ldr	r3, [pc, #156]	@ (800ace0 <__ieee754_pow+0x2a8>)
 800ac42:	459a      	cmp	sl, r3
 800ac44:	4b24      	ldr	r3, [pc, #144]	@ (800acd8 <__ieee754_pow+0x2a0>)
 800ac46:	d916      	bls.n	800ac76 <__ieee754_pow+0x23e>
 800ac48:	429d      	cmp	r5, r3
 800ac4a:	d80b      	bhi.n	800ac64 <__ieee754_pow+0x22c>
 800ac4c:	f1b9 0f00 	cmp.w	r9, #0
 800ac50:	da0b      	bge.n	800ac6a <__ieee754_pow+0x232>
 800ac52:	2000      	movs	r0, #0
 800ac54:	b011      	add	sp, #68	@ 0x44
 800ac56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac5a:	f000 bcf1 	b.w	800b640 <__math_oflow>
 800ac5e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800acc0 <__ieee754_pow+0x288>
 800ac62:	e7e7      	b.n	800ac34 <__ieee754_pow+0x1fc>
 800ac64:	f1b9 0f00 	cmp.w	r9, #0
 800ac68:	dcf3      	bgt.n	800ac52 <__ieee754_pow+0x21a>
 800ac6a:	2000      	movs	r0, #0
 800ac6c:	b011      	add	sp, #68	@ 0x44
 800ac6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac72:	f000 bcdd 	b.w	800b630 <__math_uflow>
 800ac76:	429d      	cmp	r5, r3
 800ac78:	d20c      	bcs.n	800ac94 <__ieee754_pow+0x25c>
 800ac7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	2300      	movs	r3, #0
 800ac82:	f7f5 ff23 	bl	8000acc <__aeabi_dcmplt>
 800ac86:	3800      	subs	r0, #0
 800ac88:	bf18      	it	ne
 800ac8a:	2001      	movne	r0, #1
 800ac8c:	f1b9 0f00 	cmp.w	r9, #0
 800ac90:	daec      	bge.n	800ac6c <__ieee754_pow+0x234>
 800ac92:	e7df      	b.n	800ac54 <__ieee754_pow+0x21c>
 800ac94:	4b0f      	ldr	r3, [pc, #60]	@ (800acd4 <__ieee754_pow+0x29c>)
 800ac96:	429d      	cmp	r5, r3
 800ac98:	f04f 0200 	mov.w	r2, #0
 800ac9c:	d922      	bls.n	800ace4 <__ieee754_pow+0x2ac>
 800ac9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aca2:	2300      	movs	r3, #0
 800aca4:	f7f5 ff12 	bl	8000acc <__aeabi_dcmplt>
 800aca8:	3800      	subs	r0, #0
 800acaa:	bf18      	it	ne
 800acac:	2001      	movne	r0, #1
 800acae:	f1b9 0f00 	cmp.w	r9, #0
 800acb2:	dccf      	bgt.n	800ac54 <__ieee754_pow+0x21c>
 800acb4:	e7da      	b.n	800ac6c <__ieee754_pow+0x234>
 800acb6:	bf00      	nop
 800acb8:	00000000 	.word	0x00000000
 800acbc:	3ff00000 	.word	0x3ff00000
 800acc0:	00000000 	.word	0x00000000
 800acc4:	bff00000 	.word	0xbff00000
 800acc8:	fff00000 	.word	0xfff00000
 800accc:	7ff00000 	.word	0x7ff00000
 800acd0:	433fffff 	.word	0x433fffff
 800acd4:	3ff00000 	.word	0x3ff00000
 800acd8:	3fefffff 	.word	0x3fefffff
 800acdc:	3fe00000 	.word	0x3fe00000
 800ace0:	43f00000 	.word	0x43f00000
 800ace4:	4b5a      	ldr	r3, [pc, #360]	@ (800ae50 <__ieee754_pow+0x418>)
 800ace6:	f7f5 fac7 	bl	8000278 <__aeabi_dsub>
 800acea:	a351      	add	r3, pc, #324	@ (adr r3, 800ae30 <__ieee754_pow+0x3f8>)
 800acec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf0:	4604      	mov	r4, r0
 800acf2:	460d      	mov	r5, r1
 800acf4:	f7f5 fc78 	bl	80005e8 <__aeabi_dmul>
 800acf8:	a34f      	add	r3, pc, #316	@ (adr r3, 800ae38 <__ieee754_pow+0x400>)
 800acfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acfe:	4606      	mov	r6, r0
 800ad00:	460f      	mov	r7, r1
 800ad02:	4620      	mov	r0, r4
 800ad04:	4629      	mov	r1, r5
 800ad06:	f7f5 fc6f 	bl	80005e8 <__aeabi_dmul>
 800ad0a:	4b52      	ldr	r3, [pc, #328]	@ (800ae54 <__ieee754_pow+0x41c>)
 800ad0c:	4682      	mov	sl, r0
 800ad0e:	468b      	mov	fp, r1
 800ad10:	2200      	movs	r2, #0
 800ad12:	4620      	mov	r0, r4
 800ad14:	4629      	mov	r1, r5
 800ad16:	f7f5 fc67 	bl	80005e8 <__aeabi_dmul>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	a148      	add	r1, pc, #288	@ (adr r1, 800ae40 <__ieee754_pow+0x408>)
 800ad20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad24:	f7f5 faa8 	bl	8000278 <__aeabi_dsub>
 800ad28:	4622      	mov	r2, r4
 800ad2a:	462b      	mov	r3, r5
 800ad2c:	f7f5 fc5c 	bl	80005e8 <__aeabi_dmul>
 800ad30:	4602      	mov	r2, r0
 800ad32:	460b      	mov	r3, r1
 800ad34:	2000      	movs	r0, #0
 800ad36:	4948      	ldr	r1, [pc, #288]	@ (800ae58 <__ieee754_pow+0x420>)
 800ad38:	f7f5 fa9e 	bl	8000278 <__aeabi_dsub>
 800ad3c:	4622      	mov	r2, r4
 800ad3e:	4680      	mov	r8, r0
 800ad40:	4689      	mov	r9, r1
 800ad42:	462b      	mov	r3, r5
 800ad44:	4620      	mov	r0, r4
 800ad46:	4629      	mov	r1, r5
 800ad48:	f7f5 fc4e 	bl	80005e8 <__aeabi_dmul>
 800ad4c:	4602      	mov	r2, r0
 800ad4e:	460b      	mov	r3, r1
 800ad50:	4640      	mov	r0, r8
 800ad52:	4649      	mov	r1, r9
 800ad54:	f7f5 fc48 	bl	80005e8 <__aeabi_dmul>
 800ad58:	a33b      	add	r3, pc, #236	@ (adr r3, 800ae48 <__ieee754_pow+0x410>)
 800ad5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad5e:	f7f5 fc43 	bl	80005e8 <__aeabi_dmul>
 800ad62:	4602      	mov	r2, r0
 800ad64:	460b      	mov	r3, r1
 800ad66:	4650      	mov	r0, sl
 800ad68:	4659      	mov	r1, fp
 800ad6a:	f7f5 fa85 	bl	8000278 <__aeabi_dsub>
 800ad6e:	4602      	mov	r2, r0
 800ad70:	460b      	mov	r3, r1
 800ad72:	4680      	mov	r8, r0
 800ad74:	4689      	mov	r9, r1
 800ad76:	4630      	mov	r0, r6
 800ad78:	4639      	mov	r1, r7
 800ad7a:	f7f5 fa7f 	bl	800027c <__adddf3>
 800ad7e:	2400      	movs	r4, #0
 800ad80:	4632      	mov	r2, r6
 800ad82:	463b      	mov	r3, r7
 800ad84:	4620      	mov	r0, r4
 800ad86:	460d      	mov	r5, r1
 800ad88:	f7f5 fa76 	bl	8000278 <__aeabi_dsub>
 800ad8c:	4602      	mov	r2, r0
 800ad8e:	460b      	mov	r3, r1
 800ad90:	4640      	mov	r0, r8
 800ad92:	4649      	mov	r1, r9
 800ad94:	f7f5 fa70 	bl	8000278 <__aeabi_dsub>
 800ad98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad9c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ada0:	2300      	movs	r3, #0
 800ada2:	9304      	str	r3, [sp, #16]
 800ada4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ada8:	4606      	mov	r6, r0
 800adaa:	460f      	mov	r7, r1
 800adac:	465b      	mov	r3, fp
 800adae:	4652      	mov	r2, sl
 800adb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800adb4:	f7f5 fa60 	bl	8000278 <__aeabi_dsub>
 800adb8:	4622      	mov	r2, r4
 800adba:	462b      	mov	r3, r5
 800adbc:	f7f5 fc14 	bl	80005e8 <__aeabi_dmul>
 800adc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adc4:	4680      	mov	r8, r0
 800adc6:	4689      	mov	r9, r1
 800adc8:	4630      	mov	r0, r6
 800adca:	4639      	mov	r1, r7
 800adcc:	f7f5 fc0c 	bl	80005e8 <__aeabi_dmul>
 800add0:	4602      	mov	r2, r0
 800add2:	460b      	mov	r3, r1
 800add4:	4640      	mov	r0, r8
 800add6:	4649      	mov	r1, r9
 800add8:	f7f5 fa50 	bl	800027c <__adddf3>
 800addc:	465b      	mov	r3, fp
 800adde:	4606      	mov	r6, r0
 800ade0:	460f      	mov	r7, r1
 800ade2:	4652      	mov	r2, sl
 800ade4:	4620      	mov	r0, r4
 800ade6:	4629      	mov	r1, r5
 800ade8:	f7f5 fbfe 	bl	80005e8 <__aeabi_dmul>
 800adec:	460b      	mov	r3, r1
 800adee:	4602      	mov	r2, r0
 800adf0:	4680      	mov	r8, r0
 800adf2:	4689      	mov	r9, r1
 800adf4:	4630      	mov	r0, r6
 800adf6:	4639      	mov	r1, r7
 800adf8:	f7f5 fa40 	bl	800027c <__adddf3>
 800adfc:	4b17      	ldr	r3, [pc, #92]	@ (800ae5c <__ieee754_pow+0x424>)
 800adfe:	4299      	cmp	r1, r3
 800ae00:	4604      	mov	r4, r0
 800ae02:	460d      	mov	r5, r1
 800ae04:	468b      	mov	fp, r1
 800ae06:	f340 820b 	ble.w	800b220 <__ieee754_pow+0x7e8>
 800ae0a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800ae0e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800ae12:	4303      	orrs	r3, r0
 800ae14:	f000 81ea 	beq.w	800b1ec <__ieee754_pow+0x7b4>
 800ae18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	2300      	movs	r3, #0
 800ae20:	f7f5 fe54 	bl	8000acc <__aeabi_dcmplt>
 800ae24:	3800      	subs	r0, #0
 800ae26:	bf18      	it	ne
 800ae28:	2001      	movne	r0, #1
 800ae2a:	e713      	b.n	800ac54 <__ieee754_pow+0x21c>
 800ae2c:	f3af 8000 	nop.w
 800ae30:	60000000 	.word	0x60000000
 800ae34:	3ff71547 	.word	0x3ff71547
 800ae38:	f85ddf44 	.word	0xf85ddf44
 800ae3c:	3e54ae0b 	.word	0x3e54ae0b
 800ae40:	55555555 	.word	0x55555555
 800ae44:	3fd55555 	.word	0x3fd55555
 800ae48:	652b82fe 	.word	0x652b82fe
 800ae4c:	3ff71547 	.word	0x3ff71547
 800ae50:	3ff00000 	.word	0x3ff00000
 800ae54:	3fd00000 	.word	0x3fd00000
 800ae58:	3fe00000 	.word	0x3fe00000
 800ae5c:	408fffff 	.word	0x408fffff
 800ae60:	4bd5      	ldr	r3, [pc, #852]	@ (800b1b8 <__ieee754_pow+0x780>)
 800ae62:	ea08 0303 	and.w	r3, r8, r3
 800ae66:	2200      	movs	r2, #0
 800ae68:	b92b      	cbnz	r3, 800ae76 <__ieee754_pow+0x43e>
 800ae6a:	4bd4      	ldr	r3, [pc, #848]	@ (800b1bc <__ieee754_pow+0x784>)
 800ae6c:	f7f5 fbbc 	bl	80005e8 <__aeabi_dmul>
 800ae70:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800ae74:	468b      	mov	fp, r1
 800ae76:	ea4f 532b 	mov.w	r3, fp, asr #20
 800ae7a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ae7e:	4413      	add	r3, r2
 800ae80:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae82:	4bcf      	ldr	r3, [pc, #828]	@ (800b1c0 <__ieee754_pow+0x788>)
 800ae84:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800ae88:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800ae8c:	459b      	cmp	fp, r3
 800ae8e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ae92:	dd08      	ble.n	800aea6 <__ieee754_pow+0x46e>
 800ae94:	4bcb      	ldr	r3, [pc, #812]	@ (800b1c4 <__ieee754_pow+0x78c>)
 800ae96:	459b      	cmp	fp, r3
 800ae98:	f340 81a5 	ble.w	800b1e6 <__ieee754_pow+0x7ae>
 800ae9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae9e:	3301      	adds	r3, #1
 800aea0:	930a      	str	r3, [sp, #40]	@ 0x28
 800aea2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800aea6:	f04f 0a00 	mov.w	sl, #0
 800aeaa:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800aeae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aeb0:	4bc5      	ldr	r3, [pc, #788]	@ (800b1c8 <__ieee754_pow+0x790>)
 800aeb2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800aeb6:	ed93 7b00 	vldr	d7, [r3]
 800aeba:	4629      	mov	r1, r5
 800aebc:	ec53 2b17 	vmov	r2, r3, d7
 800aec0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800aec4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800aec8:	f7f5 f9d6 	bl	8000278 <__aeabi_dsub>
 800aecc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800aed0:	4606      	mov	r6, r0
 800aed2:	460f      	mov	r7, r1
 800aed4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aed8:	f7f5 f9d0 	bl	800027c <__adddf3>
 800aedc:	4602      	mov	r2, r0
 800aede:	460b      	mov	r3, r1
 800aee0:	2000      	movs	r0, #0
 800aee2:	49ba      	ldr	r1, [pc, #744]	@ (800b1cc <__ieee754_pow+0x794>)
 800aee4:	f7f5 fcaa 	bl	800083c <__aeabi_ddiv>
 800aee8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800aeec:	4602      	mov	r2, r0
 800aeee:	460b      	mov	r3, r1
 800aef0:	4630      	mov	r0, r6
 800aef2:	4639      	mov	r1, r7
 800aef4:	f7f5 fb78 	bl	80005e8 <__aeabi_dmul>
 800aef8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aefc:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800af00:	106d      	asrs	r5, r5, #1
 800af02:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800af06:	f04f 0b00 	mov.w	fp, #0
 800af0a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800af0e:	4661      	mov	r1, ip
 800af10:	2200      	movs	r2, #0
 800af12:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800af16:	4658      	mov	r0, fp
 800af18:	46e1      	mov	r9, ip
 800af1a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800af1e:	4614      	mov	r4, r2
 800af20:	461d      	mov	r5, r3
 800af22:	f7f5 fb61 	bl	80005e8 <__aeabi_dmul>
 800af26:	4602      	mov	r2, r0
 800af28:	460b      	mov	r3, r1
 800af2a:	4630      	mov	r0, r6
 800af2c:	4639      	mov	r1, r7
 800af2e:	f7f5 f9a3 	bl	8000278 <__aeabi_dsub>
 800af32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af36:	4606      	mov	r6, r0
 800af38:	460f      	mov	r7, r1
 800af3a:	4620      	mov	r0, r4
 800af3c:	4629      	mov	r1, r5
 800af3e:	f7f5 f99b 	bl	8000278 <__aeabi_dsub>
 800af42:	4602      	mov	r2, r0
 800af44:	460b      	mov	r3, r1
 800af46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800af4a:	f7f5 f995 	bl	8000278 <__aeabi_dsub>
 800af4e:	465a      	mov	r2, fp
 800af50:	464b      	mov	r3, r9
 800af52:	f7f5 fb49 	bl	80005e8 <__aeabi_dmul>
 800af56:	4602      	mov	r2, r0
 800af58:	460b      	mov	r3, r1
 800af5a:	4630      	mov	r0, r6
 800af5c:	4639      	mov	r1, r7
 800af5e:	f7f5 f98b 	bl	8000278 <__aeabi_dsub>
 800af62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800af66:	f7f5 fb3f 	bl	80005e8 <__aeabi_dmul>
 800af6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800af72:	4610      	mov	r0, r2
 800af74:	4619      	mov	r1, r3
 800af76:	f7f5 fb37 	bl	80005e8 <__aeabi_dmul>
 800af7a:	a37d      	add	r3, pc, #500	@ (adr r3, 800b170 <__ieee754_pow+0x738>)
 800af7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af80:	4604      	mov	r4, r0
 800af82:	460d      	mov	r5, r1
 800af84:	f7f5 fb30 	bl	80005e8 <__aeabi_dmul>
 800af88:	a37b      	add	r3, pc, #492	@ (adr r3, 800b178 <__ieee754_pow+0x740>)
 800af8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af8e:	f7f5 f975 	bl	800027c <__adddf3>
 800af92:	4622      	mov	r2, r4
 800af94:	462b      	mov	r3, r5
 800af96:	f7f5 fb27 	bl	80005e8 <__aeabi_dmul>
 800af9a:	a379      	add	r3, pc, #484	@ (adr r3, 800b180 <__ieee754_pow+0x748>)
 800af9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa0:	f7f5 f96c 	bl	800027c <__adddf3>
 800afa4:	4622      	mov	r2, r4
 800afa6:	462b      	mov	r3, r5
 800afa8:	f7f5 fb1e 	bl	80005e8 <__aeabi_dmul>
 800afac:	a376      	add	r3, pc, #472	@ (adr r3, 800b188 <__ieee754_pow+0x750>)
 800afae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb2:	f7f5 f963 	bl	800027c <__adddf3>
 800afb6:	4622      	mov	r2, r4
 800afb8:	462b      	mov	r3, r5
 800afba:	f7f5 fb15 	bl	80005e8 <__aeabi_dmul>
 800afbe:	a374      	add	r3, pc, #464	@ (adr r3, 800b190 <__ieee754_pow+0x758>)
 800afc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc4:	f7f5 f95a 	bl	800027c <__adddf3>
 800afc8:	4622      	mov	r2, r4
 800afca:	462b      	mov	r3, r5
 800afcc:	f7f5 fb0c 	bl	80005e8 <__aeabi_dmul>
 800afd0:	a371      	add	r3, pc, #452	@ (adr r3, 800b198 <__ieee754_pow+0x760>)
 800afd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd6:	f7f5 f951 	bl	800027c <__adddf3>
 800afda:	4622      	mov	r2, r4
 800afdc:	4606      	mov	r6, r0
 800afde:	460f      	mov	r7, r1
 800afe0:	462b      	mov	r3, r5
 800afe2:	4620      	mov	r0, r4
 800afe4:	4629      	mov	r1, r5
 800afe6:	f7f5 faff 	bl	80005e8 <__aeabi_dmul>
 800afea:	4602      	mov	r2, r0
 800afec:	460b      	mov	r3, r1
 800afee:	4630      	mov	r0, r6
 800aff0:	4639      	mov	r1, r7
 800aff2:	f7f5 faf9 	bl	80005e8 <__aeabi_dmul>
 800aff6:	465a      	mov	r2, fp
 800aff8:	4604      	mov	r4, r0
 800affa:	460d      	mov	r5, r1
 800affc:	464b      	mov	r3, r9
 800affe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b002:	f7f5 f93b 	bl	800027c <__adddf3>
 800b006:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b00a:	f7f5 faed 	bl	80005e8 <__aeabi_dmul>
 800b00e:	4622      	mov	r2, r4
 800b010:	462b      	mov	r3, r5
 800b012:	f7f5 f933 	bl	800027c <__adddf3>
 800b016:	465a      	mov	r2, fp
 800b018:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b01c:	464b      	mov	r3, r9
 800b01e:	4658      	mov	r0, fp
 800b020:	4649      	mov	r1, r9
 800b022:	f7f5 fae1 	bl	80005e8 <__aeabi_dmul>
 800b026:	4b6a      	ldr	r3, [pc, #424]	@ (800b1d0 <__ieee754_pow+0x798>)
 800b028:	2200      	movs	r2, #0
 800b02a:	4606      	mov	r6, r0
 800b02c:	460f      	mov	r7, r1
 800b02e:	f7f5 f925 	bl	800027c <__adddf3>
 800b032:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b036:	f7f5 f921 	bl	800027c <__adddf3>
 800b03a:	46d8      	mov	r8, fp
 800b03c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800b040:	460d      	mov	r5, r1
 800b042:	465a      	mov	r2, fp
 800b044:	460b      	mov	r3, r1
 800b046:	4640      	mov	r0, r8
 800b048:	4649      	mov	r1, r9
 800b04a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800b04e:	f7f5 facb 	bl	80005e8 <__aeabi_dmul>
 800b052:	465c      	mov	r4, fp
 800b054:	4680      	mov	r8, r0
 800b056:	4689      	mov	r9, r1
 800b058:	4b5d      	ldr	r3, [pc, #372]	@ (800b1d0 <__ieee754_pow+0x798>)
 800b05a:	2200      	movs	r2, #0
 800b05c:	4620      	mov	r0, r4
 800b05e:	4629      	mov	r1, r5
 800b060:	f7f5 f90a 	bl	8000278 <__aeabi_dsub>
 800b064:	4632      	mov	r2, r6
 800b066:	463b      	mov	r3, r7
 800b068:	f7f5 f906 	bl	8000278 <__aeabi_dsub>
 800b06c:	4602      	mov	r2, r0
 800b06e:	460b      	mov	r3, r1
 800b070:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b074:	f7f5 f900 	bl	8000278 <__aeabi_dsub>
 800b078:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b07c:	f7f5 fab4 	bl	80005e8 <__aeabi_dmul>
 800b080:	4622      	mov	r2, r4
 800b082:	4606      	mov	r6, r0
 800b084:	460f      	mov	r7, r1
 800b086:	462b      	mov	r3, r5
 800b088:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b08c:	f7f5 faac 	bl	80005e8 <__aeabi_dmul>
 800b090:	4602      	mov	r2, r0
 800b092:	460b      	mov	r3, r1
 800b094:	4630      	mov	r0, r6
 800b096:	4639      	mov	r1, r7
 800b098:	f7f5 f8f0 	bl	800027c <__adddf3>
 800b09c:	4606      	mov	r6, r0
 800b09e:	460f      	mov	r7, r1
 800b0a0:	4602      	mov	r2, r0
 800b0a2:	460b      	mov	r3, r1
 800b0a4:	4640      	mov	r0, r8
 800b0a6:	4649      	mov	r1, r9
 800b0a8:	f7f5 f8e8 	bl	800027c <__adddf3>
 800b0ac:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800b0b0:	a33b      	add	r3, pc, #236	@ (adr r3, 800b1a0 <__ieee754_pow+0x768>)
 800b0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b6:	4658      	mov	r0, fp
 800b0b8:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800b0bc:	460d      	mov	r5, r1
 800b0be:	f7f5 fa93 	bl	80005e8 <__aeabi_dmul>
 800b0c2:	465c      	mov	r4, fp
 800b0c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0c8:	4642      	mov	r2, r8
 800b0ca:	464b      	mov	r3, r9
 800b0cc:	4620      	mov	r0, r4
 800b0ce:	4629      	mov	r1, r5
 800b0d0:	f7f5 f8d2 	bl	8000278 <__aeabi_dsub>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	4630      	mov	r0, r6
 800b0da:	4639      	mov	r1, r7
 800b0dc:	f7f5 f8cc 	bl	8000278 <__aeabi_dsub>
 800b0e0:	a331      	add	r3, pc, #196	@ (adr r3, 800b1a8 <__ieee754_pow+0x770>)
 800b0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e6:	f7f5 fa7f 	bl	80005e8 <__aeabi_dmul>
 800b0ea:	a331      	add	r3, pc, #196	@ (adr r3, 800b1b0 <__ieee754_pow+0x778>)
 800b0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f0:	4606      	mov	r6, r0
 800b0f2:	460f      	mov	r7, r1
 800b0f4:	4620      	mov	r0, r4
 800b0f6:	4629      	mov	r1, r5
 800b0f8:	f7f5 fa76 	bl	80005e8 <__aeabi_dmul>
 800b0fc:	4602      	mov	r2, r0
 800b0fe:	460b      	mov	r3, r1
 800b100:	4630      	mov	r0, r6
 800b102:	4639      	mov	r1, r7
 800b104:	f7f5 f8ba 	bl	800027c <__adddf3>
 800b108:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b10a:	4b32      	ldr	r3, [pc, #200]	@ (800b1d4 <__ieee754_pow+0x79c>)
 800b10c:	4413      	add	r3, r2
 800b10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b112:	f7f5 f8b3 	bl	800027c <__adddf3>
 800b116:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b11a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b11c:	f7f5 f9fa 	bl	8000514 <__aeabi_i2d>
 800b120:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b122:	4b2d      	ldr	r3, [pc, #180]	@ (800b1d8 <__ieee754_pow+0x7a0>)
 800b124:	4413      	add	r3, r2
 800b126:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b12a:	4606      	mov	r6, r0
 800b12c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b130:	460f      	mov	r7, r1
 800b132:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b136:	f7f5 f8a1 	bl	800027c <__adddf3>
 800b13a:	4642      	mov	r2, r8
 800b13c:	464b      	mov	r3, r9
 800b13e:	f7f5 f89d 	bl	800027c <__adddf3>
 800b142:	4632      	mov	r2, r6
 800b144:	463b      	mov	r3, r7
 800b146:	f7f5 f899 	bl	800027c <__adddf3>
 800b14a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800b14e:	4632      	mov	r2, r6
 800b150:	463b      	mov	r3, r7
 800b152:	4658      	mov	r0, fp
 800b154:	460d      	mov	r5, r1
 800b156:	f7f5 f88f 	bl	8000278 <__aeabi_dsub>
 800b15a:	4642      	mov	r2, r8
 800b15c:	464b      	mov	r3, r9
 800b15e:	f7f5 f88b 	bl	8000278 <__aeabi_dsub>
 800b162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b166:	f7f5 f887 	bl	8000278 <__aeabi_dsub>
 800b16a:	465c      	mov	r4, fp
 800b16c:	e036      	b.n	800b1dc <__ieee754_pow+0x7a4>
 800b16e:	bf00      	nop
 800b170:	4a454eef 	.word	0x4a454eef
 800b174:	3fca7e28 	.word	0x3fca7e28
 800b178:	93c9db65 	.word	0x93c9db65
 800b17c:	3fcd864a 	.word	0x3fcd864a
 800b180:	a91d4101 	.word	0xa91d4101
 800b184:	3fd17460 	.word	0x3fd17460
 800b188:	518f264d 	.word	0x518f264d
 800b18c:	3fd55555 	.word	0x3fd55555
 800b190:	db6fabff 	.word	0xdb6fabff
 800b194:	3fdb6db6 	.word	0x3fdb6db6
 800b198:	33333303 	.word	0x33333303
 800b19c:	3fe33333 	.word	0x3fe33333
 800b1a0:	e0000000 	.word	0xe0000000
 800b1a4:	3feec709 	.word	0x3feec709
 800b1a8:	dc3a03fd 	.word	0xdc3a03fd
 800b1ac:	3feec709 	.word	0x3feec709
 800b1b0:	145b01f5 	.word	0x145b01f5
 800b1b4:	be3e2fe0 	.word	0xbe3e2fe0
 800b1b8:	7ff00000 	.word	0x7ff00000
 800b1bc:	43400000 	.word	0x43400000
 800b1c0:	0003988e 	.word	0x0003988e
 800b1c4:	000bb679 	.word	0x000bb679
 800b1c8:	0800bc68 	.word	0x0800bc68
 800b1cc:	3ff00000 	.word	0x3ff00000
 800b1d0:	40080000 	.word	0x40080000
 800b1d4:	0800bc48 	.word	0x0800bc48
 800b1d8:	0800bc58 	.word	0x0800bc58
 800b1dc:	4602      	mov	r2, r0
 800b1de:	460b      	mov	r3, r1
 800b1e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b1e4:	e5d6      	b.n	800ad94 <__ieee754_pow+0x35c>
 800b1e6:	f04f 0a01 	mov.w	sl, #1
 800b1ea:	e65e      	b.n	800aeaa <__ieee754_pow+0x472>
 800b1ec:	a3b5      	add	r3, pc, #724	@ (adr r3, 800b4c4 <__ieee754_pow+0xa8c>)
 800b1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f2:	4630      	mov	r0, r6
 800b1f4:	4639      	mov	r1, r7
 800b1f6:	f7f5 f841 	bl	800027c <__adddf3>
 800b1fa:	4642      	mov	r2, r8
 800b1fc:	e9cd 0100 	strd	r0, r1, [sp]
 800b200:	464b      	mov	r3, r9
 800b202:	4620      	mov	r0, r4
 800b204:	4629      	mov	r1, r5
 800b206:	f7f5 f837 	bl	8000278 <__aeabi_dsub>
 800b20a:	4602      	mov	r2, r0
 800b20c:	460b      	mov	r3, r1
 800b20e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b212:	f7f5 fc79 	bl	8000b08 <__aeabi_dcmpgt>
 800b216:	2800      	cmp	r0, #0
 800b218:	f47f adfe 	bne.w	800ae18 <__ieee754_pow+0x3e0>
 800b21c:	4ba2      	ldr	r3, [pc, #648]	@ (800b4a8 <__ieee754_pow+0xa70>)
 800b21e:	e022      	b.n	800b266 <__ieee754_pow+0x82e>
 800b220:	4ca2      	ldr	r4, [pc, #648]	@ (800b4ac <__ieee754_pow+0xa74>)
 800b222:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b226:	42a3      	cmp	r3, r4
 800b228:	d919      	bls.n	800b25e <__ieee754_pow+0x826>
 800b22a:	4ba1      	ldr	r3, [pc, #644]	@ (800b4b0 <__ieee754_pow+0xa78>)
 800b22c:	440b      	add	r3, r1
 800b22e:	4303      	orrs	r3, r0
 800b230:	d009      	beq.n	800b246 <__ieee754_pow+0x80e>
 800b232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b236:	2200      	movs	r2, #0
 800b238:	2300      	movs	r3, #0
 800b23a:	f7f5 fc47 	bl	8000acc <__aeabi_dcmplt>
 800b23e:	3800      	subs	r0, #0
 800b240:	bf18      	it	ne
 800b242:	2001      	movne	r0, #1
 800b244:	e512      	b.n	800ac6c <__ieee754_pow+0x234>
 800b246:	4642      	mov	r2, r8
 800b248:	464b      	mov	r3, r9
 800b24a:	f7f5 f815 	bl	8000278 <__aeabi_dsub>
 800b24e:	4632      	mov	r2, r6
 800b250:	463b      	mov	r3, r7
 800b252:	f7f5 fc4f 	bl	8000af4 <__aeabi_dcmpge>
 800b256:	2800      	cmp	r0, #0
 800b258:	d1eb      	bne.n	800b232 <__ieee754_pow+0x7fa>
 800b25a:	4b96      	ldr	r3, [pc, #600]	@ (800b4b4 <__ieee754_pow+0xa7c>)
 800b25c:	e003      	b.n	800b266 <__ieee754_pow+0x82e>
 800b25e:	4a96      	ldr	r2, [pc, #600]	@ (800b4b8 <__ieee754_pow+0xa80>)
 800b260:	4293      	cmp	r3, r2
 800b262:	f240 80e7 	bls.w	800b434 <__ieee754_pow+0x9fc>
 800b266:	151b      	asrs	r3, r3, #20
 800b268:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800b26c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800b270:	fa4a fa03 	asr.w	sl, sl, r3
 800b274:	44da      	add	sl, fp
 800b276:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b27a:	4890      	ldr	r0, [pc, #576]	@ (800b4bc <__ieee754_pow+0xa84>)
 800b27c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b280:	4108      	asrs	r0, r1
 800b282:	ea00 030a 	and.w	r3, r0, sl
 800b286:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b28a:	f1c1 0114 	rsb	r1, r1, #20
 800b28e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b292:	fa4a fa01 	asr.w	sl, sl, r1
 800b296:	f1bb 0f00 	cmp.w	fp, #0
 800b29a:	4640      	mov	r0, r8
 800b29c:	4649      	mov	r1, r9
 800b29e:	f04f 0200 	mov.w	r2, #0
 800b2a2:	bfb8      	it	lt
 800b2a4:	f1ca 0a00 	rsblt	sl, sl, #0
 800b2a8:	f7f4 ffe6 	bl	8000278 <__aeabi_dsub>
 800b2ac:	4680      	mov	r8, r0
 800b2ae:	4689      	mov	r9, r1
 800b2b0:	4632      	mov	r2, r6
 800b2b2:	463b      	mov	r3, r7
 800b2b4:	4640      	mov	r0, r8
 800b2b6:	4649      	mov	r1, r9
 800b2b8:	f7f4 ffe0 	bl	800027c <__adddf3>
 800b2bc:	2400      	movs	r4, #0
 800b2be:	a36a      	add	r3, pc, #424	@ (adr r3, 800b468 <__ieee754_pow+0xa30>)
 800b2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c4:	4620      	mov	r0, r4
 800b2c6:	460d      	mov	r5, r1
 800b2c8:	f7f5 f98e 	bl	80005e8 <__aeabi_dmul>
 800b2cc:	4642      	mov	r2, r8
 800b2ce:	e9cd 0100 	strd	r0, r1, [sp]
 800b2d2:	464b      	mov	r3, r9
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	4629      	mov	r1, r5
 800b2d8:	f7f4 ffce 	bl	8000278 <__aeabi_dsub>
 800b2dc:	4602      	mov	r2, r0
 800b2de:	460b      	mov	r3, r1
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	4639      	mov	r1, r7
 800b2e4:	f7f4 ffc8 	bl	8000278 <__aeabi_dsub>
 800b2e8:	a361      	add	r3, pc, #388	@ (adr r3, 800b470 <__ieee754_pow+0xa38>)
 800b2ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ee:	f7f5 f97b 	bl	80005e8 <__aeabi_dmul>
 800b2f2:	a361      	add	r3, pc, #388	@ (adr r3, 800b478 <__ieee754_pow+0xa40>)
 800b2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f8:	4680      	mov	r8, r0
 800b2fa:	4689      	mov	r9, r1
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	4629      	mov	r1, r5
 800b300:	f7f5 f972 	bl	80005e8 <__aeabi_dmul>
 800b304:	4602      	mov	r2, r0
 800b306:	460b      	mov	r3, r1
 800b308:	4640      	mov	r0, r8
 800b30a:	4649      	mov	r1, r9
 800b30c:	f7f4 ffb6 	bl	800027c <__adddf3>
 800b310:	4604      	mov	r4, r0
 800b312:	460d      	mov	r5, r1
 800b314:	4602      	mov	r2, r0
 800b316:	460b      	mov	r3, r1
 800b318:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b31c:	f7f4 ffae 	bl	800027c <__adddf3>
 800b320:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b324:	4680      	mov	r8, r0
 800b326:	4689      	mov	r9, r1
 800b328:	f7f4 ffa6 	bl	8000278 <__aeabi_dsub>
 800b32c:	4602      	mov	r2, r0
 800b32e:	460b      	mov	r3, r1
 800b330:	4620      	mov	r0, r4
 800b332:	4629      	mov	r1, r5
 800b334:	f7f4 ffa0 	bl	8000278 <__aeabi_dsub>
 800b338:	4642      	mov	r2, r8
 800b33a:	4606      	mov	r6, r0
 800b33c:	460f      	mov	r7, r1
 800b33e:	464b      	mov	r3, r9
 800b340:	4640      	mov	r0, r8
 800b342:	4649      	mov	r1, r9
 800b344:	f7f5 f950 	bl	80005e8 <__aeabi_dmul>
 800b348:	a34d      	add	r3, pc, #308	@ (adr r3, 800b480 <__ieee754_pow+0xa48>)
 800b34a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b34e:	4604      	mov	r4, r0
 800b350:	460d      	mov	r5, r1
 800b352:	f7f5 f949 	bl	80005e8 <__aeabi_dmul>
 800b356:	a34c      	add	r3, pc, #304	@ (adr r3, 800b488 <__ieee754_pow+0xa50>)
 800b358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b35c:	f7f4 ff8c 	bl	8000278 <__aeabi_dsub>
 800b360:	4622      	mov	r2, r4
 800b362:	462b      	mov	r3, r5
 800b364:	f7f5 f940 	bl	80005e8 <__aeabi_dmul>
 800b368:	a349      	add	r3, pc, #292	@ (adr r3, 800b490 <__ieee754_pow+0xa58>)
 800b36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36e:	f7f4 ff85 	bl	800027c <__adddf3>
 800b372:	4622      	mov	r2, r4
 800b374:	462b      	mov	r3, r5
 800b376:	f7f5 f937 	bl	80005e8 <__aeabi_dmul>
 800b37a:	a347      	add	r3, pc, #284	@ (adr r3, 800b498 <__ieee754_pow+0xa60>)
 800b37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b380:	f7f4 ff7a 	bl	8000278 <__aeabi_dsub>
 800b384:	4622      	mov	r2, r4
 800b386:	462b      	mov	r3, r5
 800b388:	f7f5 f92e 	bl	80005e8 <__aeabi_dmul>
 800b38c:	a344      	add	r3, pc, #272	@ (adr r3, 800b4a0 <__ieee754_pow+0xa68>)
 800b38e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b392:	f7f4 ff73 	bl	800027c <__adddf3>
 800b396:	4622      	mov	r2, r4
 800b398:	462b      	mov	r3, r5
 800b39a:	f7f5 f925 	bl	80005e8 <__aeabi_dmul>
 800b39e:	4602      	mov	r2, r0
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	4640      	mov	r0, r8
 800b3a4:	4649      	mov	r1, r9
 800b3a6:	f7f4 ff67 	bl	8000278 <__aeabi_dsub>
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	460d      	mov	r5, r1
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	460b      	mov	r3, r1
 800b3b2:	4640      	mov	r0, r8
 800b3b4:	4649      	mov	r1, r9
 800b3b6:	f7f5 f917 	bl	80005e8 <__aeabi_dmul>
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	e9cd 0100 	strd	r0, r1, [sp]
 800b3c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	4629      	mov	r1, r5
 800b3c8:	f7f4 ff56 	bl	8000278 <__aeabi_dsub>
 800b3cc:	4602      	mov	r2, r0
 800b3ce:	460b      	mov	r3, r1
 800b3d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3d4:	f7f5 fa32 	bl	800083c <__aeabi_ddiv>
 800b3d8:	4632      	mov	r2, r6
 800b3da:	4604      	mov	r4, r0
 800b3dc:	460d      	mov	r5, r1
 800b3de:	463b      	mov	r3, r7
 800b3e0:	4640      	mov	r0, r8
 800b3e2:	4649      	mov	r1, r9
 800b3e4:	f7f5 f900 	bl	80005e8 <__aeabi_dmul>
 800b3e8:	4632      	mov	r2, r6
 800b3ea:	463b      	mov	r3, r7
 800b3ec:	f7f4 ff46 	bl	800027c <__adddf3>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	460b      	mov	r3, r1
 800b3f4:	4620      	mov	r0, r4
 800b3f6:	4629      	mov	r1, r5
 800b3f8:	f7f4 ff3e 	bl	8000278 <__aeabi_dsub>
 800b3fc:	4642      	mov	r2, r8
 800b3fe:	464b      	mov	r3, r9
 800b400:	f7f4 ff3a 	bl	8000278 <__aeabi_dsub>
 800b404:	460b      	mov	r3, r1
 800b406:	4602      	mov	r2, r0
 800b408:	492d      	ldr	r1, [pc, #180]	@ (800b4c0 <__ieee754_pow+0xa88>)
 800b40a:	2000      	movs	r0, #0
 800b40c:	f7f4 ff34 	bl	8000278 <__aeabi_dsub>
 800b410:	ec41 0b10 	vmov	d0, r0, r1
 800b414:	ee10 3a90 	vmov	r3, s1
 800b418:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800b41c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b420:	da0b      	bge.n	800b43a <__ieee754_pow+0xa02>
 800b422:	4650      	mov	r0, sl
 800b424:	f000 f85c 	bl	800b4e0 <scalbn>
 800b428:	ec51 0b10 	vmov	r0, r1, d0
 800b42c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b430:	f7ff bb6d 	b.w	800ab0e <__ieee754_pow+0xd6>
 800b434:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b438:	e73a      	b.n	800b2b0 <__ieee754_pow+0x878>
 800b43a:	ec51 0b10 	vmov	r0, r1, d0
 800b43e:	4619      	mov	r1, r3
 800b440:	e7f4      	b.n	800b42c <__ieee754_pow+0x9f4>
 800b442:	491f      	ldr	r1, [pc, #124]	@ (800b4c0 <__ieee754_pow+0xa88>)
 800b444:	2000      	movs	r0, #0
 800b446:	f7ff bb14 	b.w	800aa72 <__ieee754_pow+0x3a>
 800b44a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b44e:	f7ff bb10 	b.w	800aa72 <__ieee754_pow+0x3a>
 800b452:	4630      	mov	r0, r6
 800b454:	4639      	mov	r1, r7
 800b456:	f7ff bb0c 	b.w	800aa72 <__ieee754_pow+0x3a>
 800b45a:	460c      	mov	r4, r1
 800b45c:	f7ff bb69 	b.w	800ab32 <__ieee754_pow+0xfa>
 800b460:	2400      	movs	r4, #0
 800b462:	f7ff bb4b 	b.w	800aafc <__ieee754_pow+0xc4>
 800b466:	bf00      	nop
 800b468:	00000000 	.word	0x00000000
 800b46c:	3fe62e43 	.word	0x3fe62e43
 800b470:	fefa39ef 	.word	0xfefa39ef
 800b474:	3fe62e42 	.word	0x3fe62e42
 800b478:	0ca86c39 	.word	0x0ca86c39
 800b47c:	be205c61 	.word	0xbe205c61
 800b480:	72bea4d0 	.word	0x72bea4d0
 800b484:	3e663769 	.word	0x3e663769
 800b488:	c5d26bf1 	.word	0xc5d26bf1
 800b48c:	3ebbbd41 	.word	0x3ebbbd41
 800b490:	af25de2c 	.word	0xaf25de2c
 800b494:	3f11566a 	.word	0x3f11566a
 800b498:	16bebd93 	.word	0x16bebd93
 800b49c:	3f66c16c 	.word	0x3f66c16c
 800b4a0:	5555553e 	.word	0x5555553e
 800b4a4:	3fc55555 	.word	0x3fc55555
 800b4a8:	40900000 	.word	0x40900000
 800b4ac:	4090cbff 	.word	0x4090cbff
 800b4b0:	3f6f3400 	.word	0x3f6f3400
 800b4b4:	4090cc00 	.word	0x4090cc00
 800b4b8:	3fe00000 	.word	0x3fe00000
 800b4bc:	fff00000 	.word	0xfff00000
 800b4c0:	3ff00000 	.word	0x3ff00000
 800b4c4:	652b82fe 	.word	0x652b82fe
 800b4c8:	3c971547 	.word	0x3c971547

0800b4cc <fabs>:
 800b4cc:	ec51 0b10 	vmov	r0, r1, d0
 800b4d0:	4602      	mov	r2, r0
 800b4d2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b4d6:	ec43 2b10 	vmov	d0, r2, r3
 800b4da:	4770      	bx	lr
 800b4dc:	0000      	movs	r0, r0
	...

0800b4e0 <scalbn>:
 800b4e0:	b570      	push	{r4, r5, r6, lr}
 800b4e2:	ec55 4b10 	vmov	r4, r5, d0
 800b4e6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b4ea:	4606      	mov	r6, r0
 800b4ec:	462b      	mov	r3, r5
 800b4ee:	b991      	cbnz	r1, 800b516 <scalbn+0x36>
 800b4f0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b4f4:	4323      	orrs	r3, r4
 800b4f6:	d03b      	beq.n	800b570 <scalbn+0x90>
 800b4f8:	4b33      	ldr	r3, [pc, #204]	@ (800b5c8 <scalbn+0xe8>)
 800b4fa:	4620      	mov	r0, r4
 800b4fc:	4629      	mov	r1, r5
 800b4fe:	2200      	movs	r2, #0
 800b500:	f7f5 f872 	bl	80005e8 <__aeabi_dmul>
 800b504:	4b31      	ldr	r3, [pc, #196]	@ (800b5cc <scalbn+0xec>)
 800b506:	429e      	cmp	r6, r3
 800b508:	4604      	mov	r4, r0
 800b50a:	460d      	mov	r5, r1
 800b50c:	da0f      	bge.n	800b52e <scalbn+0x4e>
 800b50e:	a326      	add	r3, pc, #152	@ (adr r3, 800b5a8 <scalbn+0xc8>)
 800b510:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b514:	e01e      	b.n	800b554 <scalbn+0x74>
 800b516:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b51a:	4291      	cmp	r1, r2
 800b51c:	d10b      	bne.n	800b536 <scalbn+0x56>
 800b51e:	4622      	mov	r2, r4
 800b520:	4620      	mov	r0, r4
 800b522:	4629      	mov	r1, r5
 800b524:	f7f4 feaa 	bl	800027c <__adddf3>
 800b528:	4604      	mov	r4, r0
 800b52a:	460d      	mov	r5, r1
 800b52c:	e020      	b.n	800b570 <scalbn+0x90>
 800b52e:	460b      	mov	r3, r1
 800b530:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b534:	3936      	subs	r1, #54	@ 0x36
 800b536:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b53a:	4296      	cmp	r6, r2
 800b53c:	dd0d      	ble.n	800b55a <scalbn+0x7a>
 800b53e:	2d00      	cmp	r5, #0
 800b540:	a11b      	add	r1, pc, #108	@ (adr r1, 800b5b0 <scalbn+0xd0>)
 800b542:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b546:	da02      	bge.n	800b54e <scalbn+0x6e>
 800b548:	a11b      	add	r1, pc, #108	@ (adr r1, 800b5b8 <scalbn+0xd8>)
 800b54a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b54e:	a318      	add	r3, pc, #96	@ (adr r3, 800b5b0 <scalbn+0xd0>)
 800b550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b554:	f7f5 f848 	bl	80005e8 <__aeabi_dmul>
 800b558:	e7e6      	b.n	800b528 <scalbn+0x48>
 800b55a:	1872      	adds	r2, r6, r1
 800b55c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b560:	428a      	cmp	r2, r1
 800b562:	dcec      	bgt.n	800b53e <scalbn+0x5e>
 800b564:	2a00      	cmp	r2, #0
 800b566:	dd06      	ble.n	800b576 <scalbn+0x96>
 800b568:	f36f 531e 	bfc	r3, #20, #11
 800b56c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b570:	ec45 4b10 	vmov	d0, r4, r5
 800b574:	bd70      	pop	{r4, r5, r6, pc}
 800b576:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b57a:	da08      	bge.n	800b58e <scalbn+0xae>
 800b57c:	2d00      	cmp	r5, #0
 800b57e:	a10a      	add	r1, pc, #40	@ (adr r1, 800b5a8 <scalbn+0xc8>)
 800b580:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b584:	dac3      	bge.n	800b50e <scalbn+0x2e>
 800b586:	a10e      	add	r1, pc, #56	@ (adr r1, 800b5c0 <scalbn+0xe0>)
 800b588:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b58c:	e7bf      	b.n	800b50e <scalbn+0x2e>
 800b58e:	3236      	adds	r2, #54	@ 0x36
 800b590:	f36f 531e 	bfc	r3, #20, #11
 800b594:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b598:	4620      	mov	r0, r4
 800b59a:	4b0d      	ldr	r3, [pc, #52]	@ (800b5d0 <scalbn+0xf0>)
 800b59c:	4629      	mov	r1, r5
 800b59e:	2200      	movs	r2, #0
 800b5a0:	e7d8      	b.n	800b554 <scalbn+0x74>
 800b5a2:	bf00      	nop
 800b5a4:	f3af 8000 	nop.w
 800b5a8:	c2f8f359 	.word	0xc2f8f359
 800b5ac:	01a56e1f 	.word	0x01a56e1f
 800b5b0:	8800759c 	.word	0x8800759c
 800b5b4:	7e37e43c 	.word	0x7e37e43c
 800b5b8:	8800759c 	.word	0x8800759c
 800b5bc:	fe37e43c 	.word	0xfe37e43c
 800b5c0:	c2f8f359 	.word	0xc2f8f359
 800b5c4:	81a56e1f 	.word	0x81a56e1f
 800b5c8:	43500000 	.word	0x43500000
 800b5cc:	ffff3cb0 	.word	0xffff3cb0
 800b5d0:	3c900000 	.word	0x3c900000

0800b5d4 <with_errno>:
 800b5d4:	b510      	push	{r4, lr}
 800b5d6:	ed2d 8b02 	vpush	{d8}
 800b5da:	eeb0 8a40 	vmov.f32	s16, s0
 800b5de:	eef0 8a60 	vmov.f32	s17, s1
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	f7fe fc02 	bl	8009dec <__errno>
 800b5e8:	eeb0 0a48 	vmov.f32	s0, s16
 800b5ec:	eef0 0a68 	vmov.f32	s1, s17
 800b5f0:	ecbd 8b02 	vpop	{d8}
 800b5f4:	6004      	str	r4, [r0, #0]
 800b5f6:	bd10      	pop	{r4, pc}

0800b5f8 <xflow>:
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	b507      	push	{r0, r1, r2, lr}
 800b5fc:	ec51 0b10 	vmov	r0, r1, d0
 800b600:	b183      	cbz	r3, 800b624 <xflow+0x2c>
 800b602:	4602      	mov	r2, r0
 800b604:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b608:	e9cd 2300 	strd	r2, r3, [sp]
 800b60c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b610:	f7f4 ffea 	bl	80005e8 <__aeabi_dmul>
 800b614:	ec41 0b10 	vmov	d0, r0, r1
 800b618:	2022      	movs	r0, #34	@ 0x22
 800b61a:	b003      	add	sp, #12
 800b61c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b620:	f7ff bfd8 	b.w	800b5d4 <with_errno>
 800b624:	4602      	mov	r2, r0
 800b626:	460b      	mov	r3, r1
 800b628:	e7ee      	b.n	800b608 <xflow+0x10>
 800b62a:	0000      	movs	r0, r0
 800b62c:	0000      	movs	r0, r0
	...

0800b630 <__math_uflow>:
 800b630:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b638 <__math_uflow+0x8>
 800b634:	f7ff bfe0 	b.w	800b5f8 <xflow>
 800b638:	00000000 	.word	0x00000000
 800b63c:	10000000 	.word	0x10000000

0800b640 <__math_oflow>:
 800b640:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b648 <__math_oflow+0x8>
 800b644:	f7ff bfd8 	b.w	800b5f8 <xflow>
 800b648:	00000000 	.word	0x00000000
 800b64c:	70000000 	.word	0x70000000

0800b650 <__ieee754_sqrt>:
 800b650:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	4a66      	ldr	r2, [pc, #408]	@ (800b7f0 <__ieee754_sqrt+0x1a0>)
 800b656:	ec55 4b10 	vmov	r4, r5, d0
 800b65a:	43aa      	bics	r2, r5
 800b65c:	462b      	mov	r3, r5
 800b65e:	4621      	mov	r1, r4
 800b660:	d110      	bne.n	800b684 <__ieee754_sqrt+0x34>
 800b662:	4622      	mov	r2, r4
 800b664:	4620      	mov	r0, r4
 800b666:	4629      	mov	r1, r5
 800b668:	f7f4 ffbe 	bl	80005e8 <__aeabi_dmul>
 800b66c:	4602      	mov	r2, r0
 800b66e:	460b      	mov	r3, r1
 800b670:	4620      	mov	r0, r4
 800b672:	4629      	mov	r1, r5
 800b674:	f7f4 fe02 	bl	800027c <__adddf3>
 800b678:	4604      	mov	r4, r0
 800b67a:	460d      	mov	r5, r1
 800b67c:	ec45 4b10 	vmov	d0, r4, r5
 800b680:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b684:	2d00      	cmp	r5, #0
 800b686:	dc0e      	bgt.n	800b6a6 <__ieee754_sqrt+0x56>
 800b688:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b68c:	4322      	orrs	r2, r4
 800b68e:	d0f5      	beq.n	800b67c <__ieee754_sqrt+0x2c>
 800b690:	b19d      	cbz	r5, 800b6ba <__ieee754_sqrt+0x6a>
 800b692:	4622      	mov	r2, r4
 800b694:	4620      	mov	r0, r4
 800b696:	4629      	mov	r1, r5
 800b698:	f7f4 fdee 	bl	8000278 <__aeabi_dsub>
 800b69c:	4602      	mov	r2, r0
 800b69e:	460b      	mov	r3, r1
 800b6a0:	f7f5 f8cc 	bl	800083c <__aeabi_ddiv>
 800b6a4:	e7e8      	b.n	800b678 <__ieee754_sqrt+0x28>
 800b6a6:	152a      	asrs	r2, r5, #20
 800b6a8:	d115      	bne.n	800b6d6 <__ieee754_sqrt+0x86>
 800b6aa:	2000      	movs	r0, #0
 800b6ac:	e009      	b.n	800b6c2 <__ieee754_sqrt+0x72>
 800b6ae:	0acb      	lsrs	r3, r1, #11
 800b6b0:	3a15      	subs	r2, #21
 800b6b2:	0549      	lsls	r1, r1, #21
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d0fa      	beq.n	800b6ae <__ieee754_sqrt+0x5e>
 800b6b8:	e7f7      	b.n	800b6aa <__ieee754_sqrt+0x5a>
 800b6ba:	462a      	mov	r2, r5
 800b6bc:	e7fa      	b.n	800b6b4 <__ieee754_sqrt+0x64>
 800b6be:	005b      	lsls	r3, r3, #1
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	02dc      	lsls	r4, r3, #11
 800b6c4:	d5fb      	bpl.n	800b6be <__ieee754_sqrt+0x6e>
 800b6c6:	1e44      	subs	r4, r0, #1
 800b6c8:	1b12      	subs	r2, r2, r4
 800b6ca:	f1c0 0420 	rsb	r4, r0, #32
 800b6ce:	fa21 f404 	lsr.w	r4, r1, r4
 800b6d2:	4323      	orrs	r3, r4
 800b6d4:	4081      	lsls	r1, r0
 800b6d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6da:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800b6de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b6e2:	07d2      	lsls	r2, r2, #31
 800b6e4:	bf5c      	itt	pl
 800b6e6:	005b      	lslpl	r3, r3, #1
 800b6e8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b6ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b6f0:	bf58      	it	pl
 800b6f2:	0049      	lslpl	r1, r1, #1
 800b6f4:	2600      	movs	r6, #0
 800b6f6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b6fa:	107f      	asrs	r7, r7, #1
 800b6fc:	0049      	lsls	r1, r1, #1
 800b6fe:	2016      	movs	r0, #22
 800b700:	4632      	mov	r2, r6
 800b702:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b706:	1915      	adds	r5, r2, r4
 800b708:	429d      	cmp	r5, r3
 800b70a:	bfde      	ittt	le
 800b70c:	192a      	addle	r2, r5, r4
 800b70e:	1b5b      	suble	r3, r3, r5
 800b710:	1936      	addle	r6, r6, r4
 800b712:	0fcd      	lsrs	r5, r1, #31
 800b714:	3801      	subs	r0, #1
 800b716:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b71a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b71e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b722:	d1f0      	bne.n	800b706 <__ieee754_sqrt+0xb6>
 800b724:	4605      	mov	r5, r0
 800b726:	2420      	movs	r4, #32
 800b728:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b72c:	4293      	cmp	r3, r2
 800b72e:	eb0c 0e00 	add.w	lr, ip, r0
 800b732:	dc02      	bgt.n	800b73a <__ieee754_sqrt+0xea>
 800b734:	d113      	bne.n	800b75e <__ieee754_sqrt+0x10e>
 800b736:	458e      	cmp	lr, r1
 800b738:	d811      	bhi.n	800b75e <__ieee754_sqrt+0x10e>
 800b73a:	f1be 0f00 	cmp.w	lr, #0
 800b73e:	eb0e 000c 	add.w	r0, lr, ip
 800b742:	da3f      	bge.n	800b7c4 <__ieee754_sqrt+0x174>
 800b744:	2800      	cmp	r0, #0
 800b746:	db3d      	blt.n	800b7c4 <__ieee754_sqrt+0x174>
 800b748:	f102 0801 	add.w	r8, r2, #1
 800b74c:	1a9b      	subs	r3, r3, r2
 800b74e:	458e      	cmp	lr, r1
 800b750:	bf88      	it	hi
 800b752:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b756:	eba1 010e 	sub.w	r1, r1, lr
 800b75a:	4465      	add	r5, ip
 800b75c:	4642      	mov	r2, r8
 800b75e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b762:	3c01      	subs	r4, #1
 800b764:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b768:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b76c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b770:	d1dc      	bne.n	800b72c <__ieee754_sqrt+0xdc>
 800b772:	4319      	orrs	r1, r3
 800b774:	d01b      	beq.n	800b7ae <__ieee754_sqrt+0x15e>
 800b776:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800b7f4 <__ieee754_sqrt+0x1a4>
 800b77a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800b7f8 <__ieee754_sqrt+0x1a8>
 800b77e:	e9da 0100 	ldrd	r0, r1, [sl]
 800b782:	e9db 2300 	ldrd	r2, r3, [fp]
 800b786:	f7f4 fd77 	bl	8000278 <__aeabi_dsub>
 800b78a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b78e:	4602      	mov	r2, r0
 800b790:	460b      	mov	r3, r1
 800b792:	4640      	mov	r0, r8
 800b794:	4649      	mov	r1, r9
 800b796:	f7f5 f9a3 	bl	8000ae0 <__aeabi_dcmple>
 800b79a:	b140      	cbz	r0, 800b7ae <__ieee754_sqrt+0x15e>
 800b79c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800b7a0:	e9da 0100 	ldrd	r0, r1, [sl]
 800b7a4:	e9db 2300 	ldrd	r2, r3, [fp]
 800b7a8:	d10e      	bne.n	800b7c8 <__ieee754_sqrt+0x178>
 800b7aa:	3601      	adds	r6, #1
 800b7ac:	4625      	mov	r5, r4
 800b7ae:	1073      	asrs	r3, r6, #1
 800b7b0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800b7b4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800b7b8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800b7bc:	086b      	lsrs	r3, r5, #1
 800b7be:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800b7c2:	e759      	b.n	800b678 <__ieee754_sqrt+0x28>
 800b7c4:	4690      	mov	r8, r2
 800b7c6:	e7c1      	b.n	800b74c <__ieee754_sqrt+0xfc>
 800b7c8:	f7f4 fd58 	bl	800027c <__adddf3>
 800b7cc:	e9da 8900 	ldrd	r8, r9, [sl]
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	460b      	mov	r3, r1
 800b7d4:	4640      	mov	r0, r8
 800b7d6:	4649      	mov	r1, r9
 800b7d8:	f7f5 f978 	bl	8000acc <__aeabi_dcmplt>
 800b7dc:	b120      	cbz	r0, 800b7e8 <__ieee754_sqrt+0x198>
 800b7de:	1cab      	adds	r3, r5, #2
 800b7e0:	bf08      	it	eq
 800b7e2:	3601      	addeq	r6, #1
 800b7e4:	3502      	adds	r5, #2
 800b7e6:	e7e2      	b.n	800b7ae <__ieee754_sqrt+0x15e>
 800b7e8:	1c6b      	adds	r3, r5, #1
 800b7ea:	f023 0501 	bic.w	r5, r3, #1
 800b7ee:	e7de      	b.n	800b7ae <__ieee754_sqrt+0x15e>
 800b7f0:	7ff00000 	.word	0x7ff00000
 800b7f4:	0800bc80 	.word	0x0800bc80
 800b7f8:	0800bc78 	.word	0x0800bc78
 800b7fc:	00000000 	.word	0x00000000

0800b800 <__ieee754_log>:
 800b800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b804:	ec51 0b10 	vmov	r0, r1, d0
 800b808:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800b80c:	b087      	sub	sp, #28
 800b80e:	460d      	mov	r5, r1
 800b810:	da26      	bge.n	800b860 <__ieee754_log+0x60>
 800b812:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b816:	4303      	orrs	r3, r0
 800b818:	4602      	mov	r2, r0
 800b81a:	d10a      	bne.n	800b832 <__ieee754_log+0x32>
 800b81c:	49ce      	ldr	r1, [pc, #824]	@ (800bb58 <__ieee754_log+0x358>)
 800b81e:	2200      	movs	r2, #0
 800b820:	2300      	movs	r3, #0
 800b822:	2000      	movs	r0, #0
 800b824:	f7f5 f80a 	bl	800083c <__aeabi_ddiv>
 800b828:	ec41 0b10 	vmov	d0, r0, r1
 800b82c:	b007      	add	sp, #28
 800b82e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b832:	2900      	cmp	r1, #0
 800b834:	da05      	bge.n	800b842 <__ieee754_log+0x42>
 800b836:	460b      	mov	r3, r1
 800b838:	f7f4 fd1e 	bl	8000278 <__aeabi_dsub>
 800b83c:	2200      	movs	r2, #0
 800b83e:	2300      	movs	r3, #0
 800b840:	e7f0      	b.n	800b824 <__ieee754_log+0x24>
 800b842:	4bc6      	ldr	r3, [pc, #792]	@ (800bb5c <__ieee754_log+0x35c>)
 800b844:	2200      	movs	r2, #0
 800b846:	f7f4 fecf 	bl	80005e8 <__aeabi_dmul>
 800b84a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800b84e:	460d      	mov	r5, r1
 800b850:	4ac3      	ldr	r2, [pc, #780]	@ (800bb60 <__ieee754_log+0x360>)
 800b852:	4295      	cmp	r5, r2
 800b854:	dd06      	ble.n	800b864 <__ieee754_log+0x64>
 800b856:	4602      	mov	r2, r0
 800b858:	460b      	mov	r3, r1
 800b85a:	f7f4 fd0f 	bl	800027c <__adddf3>
 800b85e:	e7e3      	b.n	800b828 <__ieee754_log+0x28>
 800b860:	2300      	movs	r3, #0
 800b862:	e7f5      	b.n	800b850 <__ieee754_log+0x50>
 800b864:	152c      	asrs	r4, r5, #20
 800b866:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800b86a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800b86e:	441c      	add	r4, r3
 800b870:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800b874:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800b878:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b87c:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800b880:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800b884:	ea42 0105 	orr.w	r1, r2, r5
 800b888:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800b88c:	2200      	movs	r2, #0
 800b88e:	4bb5      	ldr	r3, [pc, #724]	@ (800bb64 <__ieee754_log+0x364>)
 800b890:	f7f4 fcf2 	bl	8000278 <__aeabi_dsub>
 800b894:	1cab      	adds	r3, r5, #2
 800b896:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b89a:	2b02      	cmp	r3, #2
 800b89c:	4682      	mov	sl, r0
 800b89e:	468b      	mov	fp, r1
 800b8a0:	f04f 0200 	mov.w	r2, #0
 800b8a4:	dc53      	bgt.n	800b94e <__ieee754_log+0x14e>
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	f7f5 f906 	bl	8000ab8 <__aeabi_dcmpeq>
 800b8ac:	b1d0      	cbz	r0, 800b8e4 <__ieee754_log+0xe4>
 800b8ae:	2c00      	cmp	r4, #0
 800b8b0:	f000 8120 	beq.w	800baf4 <__ieee754_log+0x2f4>
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	f7f4 fe2d 	bl	8000514 <__aeabi_i2d>
 800b8ba:	a391      	add	r3, pc, #580	@ (adr r3, 800bb00 <__ieee754_log+0x300>)
 800b8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c0:	4606      	mov	r6, r0
 800b8c2:	460f      	mov	r7, r1
 800b8c4:	f7f4 fe90 	bl	80005e8 <__aeabi_dmul>
 800b8c8:	a38f      	add	r3, pc, #572	@ (adr r3, 800bb08 <__ieee754_log+0x308>)
 800b8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	460d      	mov	r5, r1
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	4639      	mov	r1, r7
 800b8d6:	f7f4 fe87 	bl	80005e8 <__aeabi_dmul>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	460b      	mov	r3, r1
 800b8de:	4620      	mov	r0, r4
 800b8e0:	4629      	mov	r1, r5
 800b8e2:	e7ba      	b.n	800b85a <__ieee754_log+0x5a>
 800b8e4:	a38a      	add	r3, pc, #552	@ (adr r3, 800bb10 <__ieee754_log+0x310>)
 800b8e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ea:	4650      	mov	r0, sl
 800b8ec:	4659      	mov	r1, fp
 800b8ee:	f7f4 fe7b 	bl	80005e8 <__aeabi_dmul>
 800b8f2:	4602      	mov	r2, r0
 800b8f4:	460b      	mov	r3, r1
 800b8f6:	2000      	movs	r0, #0
 800b8f8:	499b      	ldr	r1, [pc, #620]	@ (800bb68 <__ieee754_log+0x368>)
 800b8fa:	f7f4 fcbd 	bl	8000278 <__aeabi_dsub>
 800b8fe:	4652      	mov	r2, sl
 800b900:	4606      	mov	r6, r0
 800b902:	460f      	mov	r7, r1
 800b904:	465b      	mov	r3, fp
 800b906:	4650      	mov	r0, sl
 800b908:	4659      	mov	r1, fp
 800b90a:	f7f4 fe6d 	bl	80005e8 <__aeabi_dmul>
 800b90e:	4602      	mov	r2, r0
 800b910:	460b      	mov	r3, r1
 800b912:	4630      	mov	r0, r6
 800b914:	4639      	mov	r1, r7
 800b916:	f7f4 fe67 	bl	80005e8 <__aeabi_dmul>
 800b91a:	4606      	mov	r6, r0
 800b91c:	460f      	mov	r7, r1
 800b91e:	b914      	cbnz	r4, 800b926 <__ieee754_log+0x126>
 800b920:	4632      	mov	r2, r6
 800b922:	463b      	mov	r3, r7
 800b924:	e0a0      	b.n	800ba68 <__ieee754_log+0x268>
 800b926:	4620      	mov	r0, r4
 800b928:	f7f4 fdf4 	bl	8000514 <__aeabi_i2d>
 800b92c:	a374      	add	r3, pc, #464	@ (adr r3, 800bb00 <__ieee754_log+0x300>)
 800b92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b932:	4680      	mov	r8, r0
 800b934:	4689      	mov	r9, r1
 800b936:	f7f4 fe57 	bl	80005e8 <__aeabi_dmul>
 800b93a:	a373      	add	r3, pc, #460	@ (adr r3, 800bb08 <__ieee754_log+0x308>)
 800b93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b940:	4604      	mov	r4, r0
 800b942:	460d      	mov	r5, r1
 800b944:	4640      	mov	r0, r8
 800b946:	4649      	mov	r1, r9
 800b948:	f7f4 fe4e 	bl	80005e8 <__aeabi_dmul>
 800b94c:	e0a5      	b.n	800ba9a <__ieee754_log+0x29a>
 800b94e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b952:	f7f4 fc93 	bl	800027c <__adddf3>
 800b956:	4602      	mov	r2, r0
 800b958:	460b      	mov	r3, r1
 800b95a:	4650      	mov	r0, sl
 800b95c:	4659      	mov	r1, fp
 800b95e:	f7f4 ff6d 	bl	800083c <__aeabi_ddiv>
 800b962:	e9cd 0100 	strd	r0, r1, [sp]
 800b966:	4620      	mov	r0, r4
 800b968:	f7f4 fdd4 	bl	8000514 <__aeabi_i2d>
 800b96c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b970:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b974:	4610      	mov	r0, r2
 800b976:	4619      	mov	r1, r3
 800b978:	f7f4 fe36 	bl	80005e8 <__aeabi_dmul>
 800b97c:	4602      	mov	r2, r0
 800b97e:	460b      	mov	r3, r1
 800b980:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b984:	f7f4 fe30 	bl	80005e8 <__aeabi_dmul>
 800b988:	a363      	add	r3, pc, #396	@ (adr r3, 800bb18 <__ieee754_log+0x318>)
 800b98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98e:	4680      	mov	r8, r0
 800b990:	4689      	mov	r9, r1
 800b992:	f7f4 fe29 	bl	80005e8 <__aeabi_dmul>
 800b996:	a362      	add	r3, pc, #392	@ (adr r3, 800bb20 <__ieee754_log+0x320>)
 800b998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99c:	f7f4 fc6e 	bl	800027c <__adddf3>
 800b9a0:	4642      	mov	r2, r8
 800b9a2:	464b      	mov	r3, r9
 800b9a4:	f7f4 fe20 	bl	80005e8 <__aeabi_dmul>
 800b9a8:	a35f      	add	r3, pc, #380	@ (adr r3, 800bb28 <__ieee754_log+0x328>)
 800b9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ae:	f7f4 fc65 	bl	800027c <__adddf3>
 800b9b2:	4642      	mov	r2, r8
 800b9b4:	464b      	mov	r3, r9
 800b9b6:	f7f4 fe17 	bl	80005e8 <__aeabi_dmul>
 800b9ba:	a35d      	add	r3, pc, #372	@ (adr r3, 800bb30 <__ieee754_log+0x330>)
 800b9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c0:	f7f4 fc5c 	bl	800027c <__adddf3>
 800b9c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9c8:	f7f4 fe0e 	bl	80005e8 <__aeabi_dmul>
 800b9cc:	a35a      	add	r3, pc, #360	@ (adr r3, 800bb38 <__ieee754_log+0x338>)
 800b9ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9d6:	4640      	mov	r0, r8
 800b9d8:	4649      	mov	r1, r9
 800b9da:	f7f4 fe05 	bl	80005e8 <__aeabi_dmul>
 800b9de:	a358      	add	r3, pc, #352	@ (adr r3, 800bb40 <__ieee754_log+0x340>)
 800b9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e4:	f7f4 fc4a 	bl	800027c <__adddf3>
 800b9e8:	4642      	mov	r2, r8
 800b9ea:	464b      	mov	r3, r9
 800b9ec:	f7f4 fdfc 	bl	80005e8 <__aeabi_dmul>
 800b9f0:	a355      	add	r3, pc, #340	@ (adr r3, 800bb48 <__ieee754_log+0x348>)
 800b9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f6:	f7f4 fc41 	bl	800027c <__adddf3>
 800b9fa:	4642      	mov	r2, r8
 800b9fc:	464b      	mov	r3, r9
 800b9fe:	f7f4 fdf3 	bl	80005e8 <__aeabi_dmul>
 800ba02:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800ba06:	4602      	mov	r2, r0
 800ba08:	460b      	mov	r3, r1
 800ba0a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800ba0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba12:	f7f4 fc33 	bl	800027c <__adddf3>
 800ba16:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800ba1a:	3551      	adds	r5, #81	@ 0x51
 800ba1c:	4335      	orrs	r5, r6
 800ba1e:	2d00      	cmp	r5, #0
 800ba20:	4680      	mov	r8, r0
 800ba22:	4689      	mov	r9, r1
 800ba24:	dd48      	ble.n	800bab8 <__ieee754_log+0x2b8>
 800ba26:	4b50      	ldr	r3, [pc, #320]	@ (800bb68 <__ieee754_log+0x368>)
 800ba28:	2200      	movs	r2, #0
 800ba2a:	4650      	mov	r0, sl
 800ba2c:	4659      	mov	r1, fp
 800ba2e:	f7f4 fddb 	bl	80005e8 <__aeabi_dmul>
 800ba32:	4652      	mov	r2, sl
 800ba34:	465b      	mov	r3, fp
 800ba36:	f7f4 fdd7 	bl	80005e8 <__aeabi_dmul>
 800ba3a:	4602      	mov	r2, r0
 800ba3c:	460b      	mov	r3, r1
 800ba3e:	4606      	mov	r6, r0
 800ba40:	460f      	mov	r7, r1
 800ba42:	4640      	mov	r0, r8
 800ba44:	4649      	mov	r1, r9
 800ba46:	f7f4 fc19 	bl	800027c <__adddf3>
 800ba4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba4e:	f7f4 fdcb 	bl	80005e8 <__aeabi_dmul>
 800ba52:	4680      	mov	r8, r0
 800ba54:	4689      	mov	r9, r1
 800ba56:	b964      	cbnz	r4, 800ba72 <__ieee754_log+0x272>
 800ba58:	4602      	mov	r2, r0
 800ba5a:	460b      	mov	r3, r1
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	4639      	mov	r1, r7
 800ba60:	f7f4 fc0a 	bl	8000278 <__aeabi_dsub>
 800ba64:	4602      	mov	r2, r0
 800ba66:	460b      	mov	r3, r1
 800ba68:	4650      	mov	r0, sl
 800ba6a:	4659      	mov	r1, fp
 800ba6c:	f7f4 fc04 	bl	8000278 <__aeabi_dsub>
 800ba70:	e6da      	b.n	800b828 <__ieee754_log+0x28>
 800ba72:	a323      	add	r3, pc, #140	@ (adr r3, 800bb00 <__ieee754_log+0x300>)
 800ba74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba7c:	f7f4 fdb4 	bl	80005e8 <__aeabi_dmul>
 800ba80:	a321      	add	r3, pc, #132	@ (adr r3, 800bb08 <__ieee754_log+0x308>)
 800ba82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba86:	4604      	mov	r4, r0
 800ba88:	460d      	mov	r5, r1
 800ba8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba8e:	f7f4 fdab 	bl	80005e8 <__aeabi_dmul>
 800ba92:	4642      	mov	r2, r8
 800ba94:	464b      	mov	r3, r9
 800ba96:	f7f4 fbf1 	bl	800027c <__adddf3>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	4630      	mov	r0, r6
 800baa0:	4639      	mov	r1, r7
 800baa2:	f7f4 fbe9 	bl	8000278 <__aeabi_dsub>
 800baa6:	4652      	mov	r2, sl
 800baa8:	465b      	mov	r3, fp
 800baaa:	f7f4 fbe5 	bl	8000278 <__aeabi_dsub>
 800baae:	4602      	mov	r2, r0
 800bab0:	460b      	mov	r3, r1
 800bab2:	4620      	mov	r0, r4
 800bab4:	4629      	mov	r1, r5
 800bab6:	e7d9      	b.n	800ba6c <__ieee754_log+0x26c>
 800bab8:	4602      	mov	r2, r0
 800baba:	460b      	mov	r3, r1
 800babc:	4650      	mov	r0, sl
 800babe:	4659      	mov	r1, fp
 800bac0:	f7f4 fbda 	bl	8000278 <__aeabi_dsub>
 800bac4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bac8:	f7f4 fd8e 	bl	80005e8 <__aeabi_dmul>
 800bacc:	4606      	mov	r6, r0
 800bace:	460f      	mov	r7, r1
 800bad0:	2c00      	cmp	r4, #0
 800bad2:	f43f af25 	beq.w	800b920 <__ieee754_log+0x120>
 800bad6:	a30a      	add	r3, pc, #40	@ (adr r3, 800bb00 <__ieee754_log+0x300>)
 800bad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800badc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bae0:	f7f4 fd82 	bl	80005e8 <__aeabi_dmul>
 800bae4:	a308      	add	r3, pc, #32	@ (adr r3, 800bb08 <__ieee754_log+0x308>)
 800bae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baea:	4604      	mov	r4, r0
 800baec:	460d      	mov	r5, r1
 800baee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baf2:	e729      	b.n	800b948 <__ieee754_log+0x148>
 800baf4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800bb50 <__ieee754_log+0x350>
 800baf8:	e698      	b.n	800b82c <__ieee754_log+0x2c>
 800bafa:	bf00      	nop
 800bafc:	f3af 8000 	nop.w
 800bb00:	fee00000 	.word	0xfee00000
 800bb04:	3fe62e42 	.word	0x3fe62e42
 800bb08:	35793c76 	.word	0x35793c76
 800bb0c:	3dea39ef 	.word	0x3dea39ef
 800bb10:	55555555 	.word	0x55555555
 800bb14:	3fd55555 	.word	0x3fd55555
 800bb18:	df3e5244 	.word	0xdf3e5244
 800bb1c:	3fc2f112 	.word	0x3fc2f112
 800bb20:	96cb03de 	.word	0x96cb03de
 800bb24:	3fc74664 	.word	0x3fc74664
 800bb28:	94229359 	.word	0x94229359
 800bb2c:	3fd24924 	.word	0x3fd24924
 800bb30:	55555593 	.word	0x55555593
 800bb34:	3fe55555 	.word	0x3fe55555
 800bb38:	d078c69f 	.word	0xd078c69f
 800bb3c:	3fc39a09 	.word	0x3fc39a09
 800bb40:	1d8e78af 	.word	0x1d8e78af
 800bb44:	3fcc71c5 	.word	0x3fcc71c5
 800bb48:	9997fa04 	.word	0x9997fa04
 800bb4c:	3fd99999 	.word	0x3fd99999
	...
 800bb58:	c3500000 	.word	0xc3500000
 800bb5c:	43500000 	.word	0x43500000
 800bb60:	7fefffff 	.word	0x7fefffff
 800bb64:	3ff00000 	.word	0x3ff00000
 800bb68:	3fe00000 	.word	0x3fe00000

0800bb6c <_init>:
 800bb6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb6e:	bf00      	nop
 800bb70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb72:	bc08      	pop	{r3}
 800bb74:	469e      	mov	lr, r3
 800bb76:	4770      	bx	lr

0800bb78 <_fini>:
 800bb78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb7a:	bf00      	nop
 800bb7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb7e:	bc08      	pop	{r3}
 800bb80:	469e      	mov	lr, r3
 800bb82:	4770      	bx	lr
