Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b8910f7a235d4b28873a9da086080723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fourbitsyncup_behav xil_defaultlib.tb_fourbitsyncup xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jk_flipflopbehav
Compiling module xil_defaultlib.fourbit_syncup
Compiling module xil_defaultlib.tb_fourbitsyncup
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fourbitsyncup_behav
