Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Jun 27 17:25:39 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      7 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            9 |
| Yes          | No                    | No                     |             122 |           32 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |             134 |           68 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                        | data_ready_W                |                2 |              2 |
|  clk_IBUF_BUFG | cnt_ce_W               | INST_CNT/cnt_rst_W          |                1 |              2 |
|  clk_IBUF_BUFG | AES_DUT/INST_CNT/busy  | AES_DUT/cnt_rst             |                1 |              4 |
|  clk_IBUF_BUFG |                        | rst_IBUF                    |                4 |              7 |
|  clk_IBUF_BUFG |                        | AES_DUT/cnt_rst             |                3 |              8 |
|  clk_IBUF_BUFG | AES_DUT/INST_CNT/IS_CE |                             |               32 |            122 |
|  clk_IBUF_BUFG | AES_DUT/INST_CNT/IS_CE | AES_DUT/INST_CNT/Q_reg[127] |               68 |            134 |
+----------------+------------------------+-----------------------------+------------------+----------------+


