//  
//  This design was downloaded from http://www.cbl.ncsu.edu.
//  (Currently available from: http://www.archive.org)
//  
//  Users may copy and distribute the benchmarks as long as they do not 
//  charge for these services.
//  All users of these benchmarks are request to refer to them in presentations 
//  and publications as named in the respective directories (e. g. ISCAS'95,
//  LayoutSynth92, etc.), while providing a pointer to the benchmark access by 
//  ftp from benchmarks@cbl.ncsu.edu.
//  
//  The design was synthesized with Cadence RTL Compiler in a quick 
//  synthesis run.
//  
//  
//  (c) Copyright 2005, Cadence Design Systems, Inc.  All rights reserved. 
//  
//  Permission is hereby granted, free of charge, to any person obtaining
//  a copy of this software and associated documentation files (the
//  "Software"), to deal in the Software without restriction, including
//  without limitation the rights to use, copy, modify, merge, publish,
//  distribute, or sublicense, the Software, and to permit persons to whom
//  the Software is furnished to do so, subject to the following conditions:
//  
//  The above copyright notice and this permission notice shall be included
//  in all copies or substantial portions of the Software.
//  
//  All other requirements of any other incorporated license or permissions
//  statements shall apply.
//  
//  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
//  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
//  USE OF THE SOFTWARE IS AT YOUR SOLE RISK AND EXPENSE.  IN NO EVENT SHALL
//  THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
//  OTHER LIABILITY, OF ANY TYPE, WHETHER IN AN ACTION OF CONTRACT, TORT OR
//  OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR
//  THE USE OR OTHER DEALINGS IN THE SOFTWARE. 
//  

// Generated by Cadence RTL Compiler (RC) v05.10-b006_1

module s420_1(blif_clk_net, blif_reset_net, P_0, C_16, C_15,
     C_14, C_13, C_12, C_11, C_10, C_9, C_8, C_7, C_6, C_5, C_4, C_3,
     C_2, C_1, C_0, Z);
  input blif_clk_net, blif_reset_net, P_0, C_16, C_15, C_14, C_13,
       C_12, C_11, C_10, C_9, C_8, C_7, C_6, C_5, C_4, C_3, C_2, C_1,
       C_0;
  output Z;
  wire blif_clk_net, blif_reset_net, P_0, C_16, C_15, C_14, C_13, C_12,
       C_11, C_10, C_9, C_8, C_7, C_6, C_5, C_4, C_3, C_2, C_1, C_0;
  wire Z;
  wire X_1, X_3, X_5, X_7, X_8, X_9, X_10, X_11;
  wire X_13, X_14, X_15, X_16, n_5, n_31, n_46, n_48;
  wire n_50, n_51, n_52, n_53, n_54, n_56, n_61, n_62;
  wire n_63, n_65, n_66, n_69, n_71, n_74, n_75, n_76;
  wire n_85, n_87, n_88, n_95, n_96, n_99, n_104, n_106;
  wire n_107, n_111, n_112, n_117, n_124, n_128, n_132, n_140;
  wire n_142, n_148, n_246, n_256, n_257, n_258, n_350, n_381;
  wire n_383, n_414, n_415, n_418, n_419, n_422, n_430, n_483;
  wire n_484, n_508, n_512, n_513, n_514, n_515, n_518, n_519;
  wire n_521, n_528, n_530, n_531, n_535, n_543, n_545, n_546;
  wire n_562, n_565, n_569, n_576, n_580, n_581, n_583, n_584;
  wire n_585, n_595, n_599, n_600, n_601, n_602, n_604, n_605;
  wire n_606, n_607, n_608, n_619, n_620, n_622, n_625, n_634;
  wire n_635, n_648, n_652, n_653, n_656, n_658, n_661, n_662;
  wire n_665, n_669, n_670, n_671, n_672, n_673, n_674, n_675;
  wire n_683, n_684, n_685, n_686, n_689, n_690, n_691, n_692;
  wire n_693, n_694, n_695, n_697, n_700, n_701, n_705, n_707;
  wire n_719, n_721, n_722, n_723, n_724, n_725, n_727, n_728;
  wire n_729, n_730, n_731, n_732, n_733, n_740, n_741, n_742;
  wire n_743, n_752, n_756, n_758, n_759, n_760, n_762, n_763;
  wire n_764, n_765, n_766, n_767, n_769, n_770, n_771, n_774;
  wire n_775, n_776, n_777, n_778, n_779, n_780, n_781, n_782;
  wire n_783, n_784, n_785, n_787, n_789, n_790, n_792, n_793;
  wire n_796, n_797;
  DFFSRX1 X_15_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_602), .Q (), .QN (X_15));
  SDFFSRX1 X_16_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_106), .SE (n_142), .SI (n_5), .Q (X_16), .QN ());
  DFFSRX1 X_14_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_512), .Q (X_14), .QN ());
  NAND2X1 g670(.A (n_140), .B (n_132), .Y (Z));
  NOR2X1 g669(.A (n_601), .B (X_15), .Y (n_142));
  NOR2X1 g673(.A (n_128), .B (n_608), .Y (n_140));
  DFFSRX1 X_13_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_600), .Q (X_13), .QN ());
  DFFSRX1 X_12_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_258), .Q (n_797), .QN ());
  DFFSRX1 X_10_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_770), .Q (X_10), .QN ());
  DFFSRX1 X_11_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_675), .Q (X_11), .QN ());
  DFFSRX1 X_8_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_694), .Q (X_8), .QN ());
  NOR2X1 g691(.A (n_111), .B (n_124), .Y (n_132));
  DFFSRX1 X_9_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_662), .Q (X_9), .QN ());
  NAND2X1 g712(.A (n_117), .B (n_69), .Y (n_128));
  DFFSRX1 X_6_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_625), .Q (n_543), .QN ());
  NAND4X1 g705(.A (n_99), .B (n_96), .C (n_87), .D (n_85), .Y (n_124));
  DFFSRX1 X_7_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_104), .Q (X_7), .QN ());
  NAND4X1 g702(.A (n_530), .B (C_13), .C (P_0), .D (X_13), .Y (n_784));
  NAND4X1 g733(.A (n_782), .B (C_8), .C (n_246), .D (n_419), .Y
       (n_117));
  NAND2X1 g711(.A (n_414), .B (n_71), .Y (n_111));
  NAND4X1 g701(.A (n_531), .B (C_16), .C (n_106), .D (n_63), .Y
       (n_107));
  DFFSRX1 X_5_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_88), .Q (X_5), .QN ());
  XOR2X1 g721(.A (n_692), .B (n_595), .Y (n_104));
  DFFSRX1 X_2_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_743), .Q (n_785), .QN ());
  DFFSRX1 X_4_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_75), .Q (n_565), .QN ());
  NAND4X1 g724(.A (n_780), .B (n_671), .C (C_11), .D (n_53), .Y (n_99));
  NAND4X1 g725(.A (n_780), .B (C_10), .C (n_46), .D (n_31), .Y (n_96));
  NAND4X1 g726(.A (n_779), .B (C_12), .C (n_796), .D (n_61), .Y (n_95));
  XOR2X1 g734(.A (n_705), .B (n_620), .Y (n_88));
  NAND4X1 g742(.A (n_419), .B (n_76), .C (C_7), .D (n_692), .Y (n_87));
  NAND4X1 g745(.A (n_419), .B (n_535), .C (C_6), .D (n_51), .Y (n_85));
  DFFSRX1 X_3_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_65), .Q (X_3), .QN ());
  AND2X1 g749(.A (n_76), .B (n_634), .Y (n_782));
  XOR2X1 g714(.A (n_562), .B (n_54), .Y (n_75));
  NAND3X1 g719(.A (C_3), .B (n_719), .C (n_545), .Y (n_74));
  DFFSRX1 X_1_reg(.RN (n_148), .SN (1'b1), .CK (blif_clk_net), .D
       (n_56), .Q (X_1), .QN ());
  NAND4X1 g744(.A (n_419), .B (C_5), .C (P_0), .D (n_705), .Y (n_71));
  NAND4X1 g722(.A (n_719), .B (C_4), .C (n_546), .D (n_562), .Y (n_69));
  NAND3X1 g728(.A (C_2), .B (n_721), .C (n_787), .Y (n_66));
  XOR2X1 g743(.A (n_546), .B (n_742), .Y (n_65));
  AND2X1 g747(.A (n_62), .B (X_15), .Y (n_63));
  NOR2X1 g750(.A (n_671), .B (n_52), .Y (n_61));
  NOR2X1 g758(.A (n_535), .B (n_50), .Y (n_76));
  OAI21X1 g763(.A0 (n_776), .A1 (P_0), .B0 (n_722), .Y (n_56));
  NOR2X1 g740(.A (n_722), .B (n_787), .Y (n_719));
  NOR2X1 g746(.A (n_742), .B (n_546), .Y (n_54));
  INVX1 g761(.A (n_52), .Y (n_53));
  INVX1 g765(.A (n_50), .Y (n_51));
  AND2X1 g759(.A (n_48), .B (n_508), .Y (n_62));
  NAND2X1 g762(.A (n_769), .B (n_46), .Y (n_52));
  OR2X1 g766(.A (n_705), .B (n_415), .Y (n_50));
  NAND2X1 g768(.A (n_776), .B (P_0), .Y (n_722));
  NOR2X1 g764(.A (n_763), .B (n_415), .Y (n_46));
  NOR2X1 g767(.A (X_13), .B (n_415), .Y (n_48));
  INVX1 g802(.A (n_769), .Y (n_31));
  INVX1 g794(.A (n_5), .Y (n_106));
  INVX1 g828(.A (X_15), .Y (n_112));
  INVX1 g829(.A (blif_reset_net), .Y (n_148));
  INVX1 g795(.A (X_16), .Y (n_5));
  INVX1 g885(.A (n_691), .Y (n_246));
  MX2X1 g886(.A (n_793), .B (n_796), .S0 (n_257), .Y (n_258));
  NAND4X1 g29(.A (n_528), .B (n_585), .C (n_583), .D (n_256), .Y
       (n_257));
  AND2X1 g32(.A (n_763), .B (X_11), .Y (n_256));
  AND2X1 g952(.A (X_1), .B (P_0), .Y (n_350));
  NOR2X1 g974(.A (n_686), .B (n_652), .Y (n_381));
  NOR2X1 g975(.A (n_415), .B (n_690), .Y (n_383));
  NAND4X1 g44(.A (n_780), .B (n_763), .C (P_0), .D (C_9), .Y (n_414));
  INVX1 g63(.A (P_0), .Y (n_415));
  INVX1 g48(.A (n_418), .Y (n_419));
  NAND3X1 g1002(.A (n_771), .B (n_776), .C (n_789), .Y (n_418));
  NAND3X1 g36(.A (n_350), .B (n_665), .C (n_790), .Y (n_422));
  NOR2X1 g1007(.A (n_686), .B (n_781), .Y (n_430));
  NAND3X1 g1008(.A (n_701), .B (n_543), .C (P_0), .Y (n_781));
  NOR2X1 g21(.A (n_729), .B (n_483), .Y (n_484));
  NAND3X1 g24(.A (n_732), .B (X_13), .C (X_14), .Y (n_483));
  MX2X1 g1063(.A (n_508), .B (X_14), .S0 (n_733), .Y (n_512));
  INVX1 g1064(.A (X_14), .Y (n_508));
  INVX1 g1068(.A (n_513), .Y (n_514));
  AND2X1 g1069(.A (n_543), .B (P_0), .Y (n_513));
  NAND3X1 g1070(.A (n_515), .B (n_764), .C (n_518), .Y (n_519));
  CLKBUFX1 g1(.A (X_1), .Y (n_515));
  AND2X1 g28(.A (X_7), .B (X_8), .Y (n_518));
  INVX1 g1073(.A (n_518), .Y (n_521));
  NOR2X1 g1075(.A (n_514), .B (n_519), .Y (n_528));
  NOR2X1 g1076(.A (n_758), .B (n_689), .Y (n_530));
  NOR2X1 g1030_dup(.A (n_758), .B (n_689), .Y (n_531));
  INVX1 g1079(.A (n_648), .Y (n_535));
  INVX1 g1088(.A (n_546), .Y (n_545));
  CLKBUFX1 g1089(.A (n_690), .Y (n_546));
  CLKBUFX1 g1101(.A (n_764), .Y (n_562));
  INVX1 g60(.A (n_519), .Y (n_569));
  OR2X1 g54(.A (n_769), .B (n_792), .Y (n_576));
  NAND2X1 g47_dup(.A (n_670), .B (n_569), .Y (n_580));
  INVX1 g1109(.A (n_673), .Y (n_581));
  INVX1 g53(.A (n_576), .Y (n_583));
  NOR2X1 g52(.A (n_700), .B (n_584), .Y (n_585));
  INVX1 g58(.A (n_665), .Y (n_584));
  INVX1 g1118(.A (n_695), .Y (n_595));
  MX2X1 g1119(.A (n_723), .B (X_13), .S0 (n_599), .Y (n_600));
  NAND3X1 g27(.A (n_697), .B (n_730), .C (n_732), .Y (n_599));
  MX2X1 g15(.A (X_15), .B (n_112), .S0 (n_601), .Y (n_602));
  NAND2X2 g16(.A (n_484), .B (n_697), .Y (n_601));
  OR2X1 g1122(.A (n_605), .B (n_607), .Y (n_608));
  NAND4X1 g1123(.A (n_783), .B (n_66), .C (n_784), .D (n_604), .Y
       (n_605));
  NAND4X1 g62(.A (n_531), .B (n_62), .C (n_112), .D (C_15), .Y (n_783));
  AOI22X1 g1124(.A0 (C_0), .A1 (P_0), .B0 (n_740), .B1 (C_1), .Y
       (n_604));
  NAND4X1 g1125(.A (n_95), .B (n_74), .C (n_107), .D (n_606), .Y
       (n_607));
  NAND4X1 g61(.A (n_530), .B (n_48), .C (X_14), .D (C_14), .Y (n_606));
  AOI22X1 g17(.A0 (n_653), .A1 (n_619), .B0 (n_622), .B1 (n_648), .Y
       (n_625));
  CLKBUFX1 g1135(.A (n_430), .Y (n_619));
  NAND2X1 g18(.A (n_620), .B (n_705), .Y (n_622));
  AND2X1 g1136(.A (n_381), .B (n_383), .Y (n_620));
  INVX1 g1145(.A (n_692), .Y (n_634));
  INVX1 g1146(.A (X_7), .Y (n_635));
  INVX2 g11(.A (n_774), .Y (n_648));
  NOR2X1 g9(.A (n_690), .B (n_652), .Y (n_653));
  NAND2X1 g10(.A (X_1), .B (n_785), .Y (n_652));
  MX2X1 g1157(.A (n_756), .B (n_763), .S0 (n_661), .Y (n_662));
  NAND4X1 g1160(.A (n_656), .B (n_762), .C (n_658), .D (n_764), .Y
       (n_661));
  INVX1 g1161(.A (n_422), .Y (n_656));
  INVX1 g1163(.A (n_521), .Y (n_658));
  INVX1 g12(.A (n_669), .Y (n_670));
  NAND3X1 g13(.A (n_665), .B (n_701), .C (n_763), .Y (n_669));
  INVX2 g1165(.A (n_690), .Y (n_665));
  XOR2X1 g1169(.A (n_672), .B (n_674), .Y (n_675));
  INVX1 g1170(.A (n_671), .Y (n_672));
  CLKBUFX1 g1171(.A (X_11), .Y (n_671));
  NAND3X1 g1172(.A (n_569), .B (n_670), .C (n_673), .Y (n_674));
  NOR2X1 g1173(.A (n_514), .B (n_576), .Y (n_673));
  NAND4X1 g35(.A (n_684), .B (n_685), .C (n_686), .D (n_789), .Y
       (n_689));
  NOR2X1 g1180(.A (n_705), .B (n_683), .Y (n_684));
  OR2X1 g1181(.A (n_797), .B (X_3), .Y (n_683));
  NOR2X1 g1182(.A (X_11), .B (n_774), .Y (n_685));
  INVX1 g45(.A (n_565), .Y (n_686));
  INVX2 g41(.A (X_3), .Y (n_690));
  XOR2X1 g1185(.A (n_691), .B (n_693), .Y (n_694));
  INVX1 g1186(.A (X_8), .Y (n_691));
  NAND3X1 g1187(.A (n_430), .B (n_653), .C (n_692), .Y (n_693));
  CLKBUFX1 g1188(.A (X_7), .Y (n_692));
  NAND2X1 g1189(.A (n_430), .B (n_653), .Y (n_695));
  INVX2 g1191(.A (n_727), .Y (n_697));
  CLKBUFX1 g1193(.A (n_707), .Y (n_700));
  INVX2 g1194(.A (n_707), .Y (n_701));
  INVX2 g1197(.A (n_707), .Y (n_705));
  INVX2 g1199(.A (X_5), .Y (n_707));
  INVX1 g1211(.A (n_722), .Y (n_721));
  NAND3X1 g1212(.A (n_728), .B (n_730), .C (n_732), .Y (n_733));
  NOR2X1 g1213(.A (n_723), .B (n_727), .Y (n_728));
  INVX1 g70(.A (X_13), .Y (n_723));
  NAND4X1 g1214(.A (n_724), .B (n_725), .C (n_796), .D (X_9), .Y
       (n_727));
  NOR2X1 g69(.A (n_707), .B (n_690), .Y (n_724));
  AND2X1 g68(.A (X_7), .B (n_785), .Y (n_725));
  INVX1 g65(.A (n_729), .Y (n_730));
  NAND3X1 g67(.A (n_515), .B (n_513), .C (X_8), .Y (n_729));
  INVX2 g1215(.A (n_731), .Y (n_732));
  NAND3X1 g64(.A (X_10), .B (n_565), .C (X_11), .Y (n_731));
  AND2X1 g1218(.A (n_741), .B (n_742), .Y (n_743));
  OR2X1 g1219(.A (n_787), .B (n_740), .Y (n_741));
  NOR2X1 g1221(.A (n_415), .B (n_776), .Y (n_740));
  NAND2X1 g1222(.A (n_350), .B (n_790), .Y (n_742));
  NAND4X1 g23(.A (n_752), .B (n_769), .C (n_756), .D (n_776), .Y
       (n_758));
  AND2X1 g1229(.A (n_635), .B (n_691), .Y (n_752));
  INVX1 g25(.A (n_763), .Y (n_756));
  AOI22X1 g1234(.A0 (n_759), .A1 (n_760), .B0 (n_767), .B1 (n_769), .Y
       (n_770));
  INVX1 g1235(.A (n_581), .Y (n_759));
  INVX1 g46(.A (n_580), .Y (n_760));
  NAND3X1 g40(.A (n_656), .B (n_762), .C (n_766), .Y (n_767));
  NOR2X1 g42(.A (n_700), .B (n_648), .Y (n_762));
  NOR2X1 g1237(.A (n_765), .B (n_521), .Y (n_766));
  NAND2X1 g43(.A (n_763), .B (n_764), .Y (n_765));
  CLKBUFX3 g2(.A (X_9), .Y (n_763));
  CLKBUFX2 g1238(.A (n_565), .Y (n_764));
  INVX2 g1239(.A (X_10), .Y (n_769));
  CLKBUFX1 g5(.A (n_779), .Y (n_780));
  NOR2X1 g1240(.A (n_777), .B (n_778), .Y (n_779));
  NAND3X1 g1241(.A (n_771), .B (n_775), .C (n_776), .Y (n_777));
  AND2X1 g33(.A (n_686), .B (n_690), .Y (n_771));
  NOR2X1 g1242(.A (n_790), .B (n_774), .Y (n_775));
  CLKBUFX1 g4(.A (n_543), .Y (n_774));
  INVX2 g38(.A (X_1), .Y (n_776));
  NAND2X1 g1244(.A (n_700), .B (n_752), .Y (n_778));
  CLKBUFX1 g1246(.A (n_790), .Y (n_787));
  INVX2 g1248(.A (n_790), .Y (n_789));
  INVX4 g1249(.A (n_792), .Y (n_790));
  INVX2 g1251(.A (n_785), .Y (n_792));
  INVX1 g1252(.A (n_796), .Y (n_793));
  CLKBUFX1 g1255(.A (n_797), .Y (n_796));
endmodule

