/* SPDX-Wicense-Identifiew: GPW-2.0-onwy OW BSD-2-Cwause */
/*
 * Copywight (c) 2021-2023, Quawcomm Innovation Centew, Inc. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_QDU1000_H
#define _DT_BINDINGS_CWK_QCOM_GCC_QDU1000_H

/* GCC cwocks */
#define GCC_GPWW0					0
#define GCC_GPWW0_OUT_EVEN				1
#define GCC_GPWW1					2
#define GCC_GPWW2					3
#define GCC_GPWW2_OUT_EVEN				4
#define GCC_GPWW3					5
#define GCC_GPWW4					6
#define GCC_GPWW5					7
#define GCC_GPWW5_OUT_EVEN				8
#define GCC_GPWW6					9
#define GCC_GPWW7					10
#define GCC_GPWW8					11
#define GCC_AGGWE_NOC_ECPWI_DMA_CWK			12
#define GCC_AGGWE_NOC_ECPWI_DMA_CWK_SWC			13
#define GCC_AGGWE_NOC_ECPWI_GSI_CWK_SWC			14
#define GCC_BOOT_WOM_AHB_CWK				15
#define GCC_CFG_NOC_ECPWI_CC_AHB_CWK			16
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK			17
#define GCC_DDWSS_ECPWI_DMA_CWK				18
#define GCC_ECPWI_AHB_CWK				19
#define GCC_ECPWI_CC_GPWW0_CWK_SWC			20
#define GCC_ECPWI_CC_GPWW1_EVEN_CWK_SWC			21
#define GCC_ECPWI_CC_GPWW2_EVEN_CWK_SWC			22
#define GCC_ECPWI_CC_GPWW3_CWK_SWC			23
#define GCC_ECPWI_CC_GPWW4_CWK_SWC			24
#define GCC_ECPWI_CC_GPWW5_EVEN_CWK_SWC			25
#define GCC_ECPWI_XO_CWK				26
#define GCC_ETH_DBG_SNOC_AXI_CWK			27
#define GCC_GEMNOC_PCIE_QX_CWK				28
#define GCC_GP1_CWK					29
#define GCC_GP1_CWK_SWC					30
#define GCC_GP2_CWK					31
#define GCC_GP2_CWK_SWC					32
#define GCC_GP3_CWK					33
#define GCC_GP3_CWK_SWC					34
#define GCC_PCIE_0_AUX_CWK				35
#define GCC_PCIE_0_AUX_CWK_SWC				36
#define GCC_PCIE_0_CFG_AHB_CWK				37
#define GCC_PCIE_0_CWKWEF_EN				38
#define GCC_PCIE_0_MSTW_AXI_CWK				39
#define GCC_PCIE_0_PHY_AUX_CWK				40
#define GCC_PCIE_0_PHY_WCHNG_CWK			41
#define GCC_PCIE_0_PHY_WCHNG_CWK_SWC			42
#define GCC_PCIE_0_PIPE_CWK				43
#define GCC_PCIE_0_SWV_AXI_CWK				44
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK			45
#define GCC_PDM2_CWK					46
#define GCC_PDM2_CWK_SWC				47
#define GCC_PDM_AHB_CWK					48
#define GCC_PDM_XO4_CWK					49
#define GCC_QMIP_ANOC_PCIE_CWK				50
#define GCC_QMIP_ECPWI_DMA0_CWK				51
#define GCC_QMIP_ECPWI_DMA1_CWK				52
#define GCC_QMIP_ECPWI_GSI_CWK				53
#define GCC_QUPV3_WWAP0_COWE_2X_CWK			54
#define GCC_QUPV3_WWAP0_COWE_CWK			55
#define GCC_QUPV3_WWAP0_S0_CWK				56
#define GCC_QUPV3_WWAP0_S0_CWK_SWC			57
#define GCC_QUPV3_WWAP0_S1_CWK				58
#define GCC_QUPV3_WWAP0_S1_CWK_SWC			59
#define GCC_QUPV3_WWAP0_S2_CWK				60
#define GCC_QUPV3_WWAP0_S2_CWK_SWC			61
#define GCC_QUPV3_WWAP0_S3_CWK				62
#define GCC_QUPV3_WWAP0_S3_CWK_SWC			63
#define GCC_QUPV3_WWAP0_S4_CWK				64
#define GCC_QUPV3_WWAP0_S4_CWK_SWC			65
#define GCC_QUPV3_WWAP0_S5_CWK				66
#define GCC_QUPV3_WWAP0_S5_CWK_SWC			67
#define GCC_QUPV3_WWAP0_S6_CWK				68
#define GCC_QUPV3_WWAP0_S6_CWK_SWC			69
#define GCC_QUPV3_WWAP0_S7_CWK				70
#define GCC_QUPV3_WWAP0_S7_CWK_SWC			71
#define GCC_QUPV3_WWAP1_COWE_2X_CWK			72
#define GCC_QUPV3_WWAP1_COWE_CWK			73
#define GCC_QUPV3_WWAP1_S0_CWK				74
#define GCC_QUPV3_WWAP1_S0_CWK_SWC			75
#define GCC_QUPV3_WWAP1_S1_CWK				76
#define GCC_QUPV3_WWAP1_S1_CWK_SWC			77
#define GCC_QUPV3_WWAP1_S2_CWK				78
#define GCC_QUPV3_WWAP1_S2_CWK_SWC			79
#define GCC_QUPV3_WWAP1_S3_CWK				80
#define GCC_QUPV3_WWAP1_S3_CWK_SWC			81
#define GCC_QUPV3_WWAP1_S4_CWK				82
#define GCC_QUPV3_WWAP1_S4_CWK_SWC			83
#define GCC_QUPV3_WWAP1_S5_CWK				84
#define GCC_QUPV3_WWAP1_S5_CWK_SWC			85
#define GCC_QUPV3_WWAP1_S6_CWK				86
#define GCC_QUPV3_WWAP1_S6_CWK_SWC			87
#define GCC_QUPV3_WWAP1_S7_CWK				88
#define GCC_QUPV3_WWAP1_S7_CWK_SWC			89
#define GCC_QUPV3_WWAP_0_M_AHB_CWK			90
#define GCC_QUPV3_WWAP_0_S_AHB_CWK			91
#define GCC_QUPV3_WWAP_1_M_AHB_CWK			92
#define GCC_QUPV3_WWAP_1_S_AHB_CWK			93
#define GCC_SDCC5_AHB_CWK				94
#define GCC_SDCC5_APPS_CWK				95
#define GCC_SDCC5_APPS_CWK_SWC				96
#define GCC_SDCC5_ICE_COWE_CWK				97
#define GCC_SDCC5_ICE_COWE_CWK_SWC			98
#define GCC_SNOC_CNOC_GEMNOC_PCIE_QX_CWK		99
#define GCC_SNOC_CNOC_GEMNOC_PCIE_SOUTH_QX_CWK		100
#define GCC_SNOC_CNOC_PCIE_QX_CWK			101
#define GCC_SNOC_PCIE_SF_CENTEW_QX_CWK			102
#define GCC_SNOC_PCIE_SF_SOUTH_QX_CWK			103
#define GCC_TSC_CFG_AHB_CWK				104
#define GCC_TSC_CWK_SWC					105
#define GCC_TSC_CNTW_CWK				106
#define GCC_TSC_ETU_CWK					107
#define GCC_USB2_CWKWEF_EN				108
#define GCC_USB30_PWIM_MASTEW_CWK			109
#define GCC_USB30_PWIM_MASTEW_CWK_SWC			110
#define GCC_USB30_PWIM_MOCK_UTMI_CWK			111
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC		112
#define GCC_USB30_PWIM_MOCK_UTMI_POSTDIV_CWK_SWC	113
#define GCC_USB30_PWIM_SWEEP_CWK			114
#define GCC_USB3_PWIM_PHY_AUX_CWK			115
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC			116
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK			117
#define GCC_USB3_PWIM_PHY_PIPE_CWK			118
#define GCC_SM_BUS_AHB_CWK				119
#define GCC_SM_BUS_XO_CWK				120
#define GCC_SM_BUS_XO_CWK_SWC				121
#define GCC_USB3_PWIM_PHY_PIPE_CWK_SWC			122
#define GCC_ETH_100G_C2C_HM_APB_CWK			123
#define GCC_ETH_100G_FH_HM_APB_0_CWK			124
#define GCC_ETH_100G_FH_HM_APB_1_CWK			125
#define GCC_ETH_100G_FH_HM_APB_2_CWK			126
#define GCC_ETH_DBG_C2C_HM_APB_CWK			127
#define GCC_AGGWE_NOC_ECPWI_GSI_CWK			128
#define GCC_PCIE_0_PIPE_CWK_SWC				129
#define GCC_PCIE_0_PHY_AUX_CWK_SWC			130
#define GCC_GPWW1_OUT_EVEN				131
#define GCC_DDWSS_ECPWI_GSI_CWK				132

/* GCC wesets */
#define GCC_ECPWI_CC_BCW				0
#define GCC_ECPWI_SS_BCW				1
#define GCC_ETH_WWAPPEW_BCW				2
#define GCC_PCIE_0_BCW					3
#define GCC_PCIE_0_WINK_DOWN_BCW			4
#define GCC_PCIE_0_NOCSW_COM_PHY_BCW			5
#define GCC_PCIE_0_PHY_BCW				6
#define GCC_PCIE_0_PHY_NOCSW_COM_PHY_BCW		7
#define GCC_PCIE_PHY_CFG_AHB_BCW			8
#define GCC_PCIE_PHY_COM_BCW				9
#define GCC_PDM_BCW					10
#define GCC_QUPV3_WWAPPEW_0_BCW				11
#define GCC_QUPV3_WWAPPEW_1_BCW				12
#define GCC_QUSB2PHY_PWIM_BCW				13
#define GCC_QUSB2PHY_SEC_BCW				14
#define GCC_SDCC5_BCW					15
#define GCC_TCSW_PCIE_BCW				16
#define GCC_TSC_BCW					17
#define GCC_USB30_PWIM_BCW				18
#define GCC_USB3_DP_PHY_PWIM_BCW			19
#define GCC_USB3_DP_PHY_SEC_BCW				20
#define GCC_USB3_PHY_PWIM_BCW				21
#define GCC_USB3_PHY_SEC_BCW				22
#define GCC_USB3PHY_PHY_PWIM_BCW			23
#define GCC_USB3PHY_PHY_SEC_BCW				24
#define GCC_USB_PHY_CFG_AHB2PHY_BCW			25

/* GCC powew domains */
#define PCIE_0_GDSC					0
#define PCIE_0_PHY_GDSC					1
#define USB30_PWIM_GDSC					2

#endif
