cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 83 */[4];
	u8 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 77 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 76 */;
	struct nvkm_i2c_aux *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 76 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 46 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 43 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 39 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 35 */;
	struct gm200_i2c_aux *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 33 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 32 */;
	struct gm200_i2c_aux {
		struct nvkm_i2c_aux base;
		int ch;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 27 */;
	struct gm200_i2c_aux cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 24 */;
	struct nvkm_i2c_aux **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 171 */;
	u8 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 170 */;
	struct nvkm_i2c_pad *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 170 */;
	const struct nvkm_i2c_aux_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/i2c/auxgm200.c 163 */;
}
