// Seed: 945305738
module module_0 (
    input wand id_0,
    output wand id_1,
    input wire id_2,
    output tri id_3,
    inout wand id_4,
    input wand id_5,
    output tri0 id_6,
    output wire id_7,
    output wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input uwire id_12,
    input wire id_13
);
  initial begin
    id_6 = id_5;
  end
  wand id_15 = id_12;
  supply1 id_16 = 1 !== id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input uwire id_2,
    input uwire id_3,
    output wor id_4,
    output uwire id_5,
    input wor id_6,
    input tri id_7,
    output supply1 id_8,
    output wire id_9
    , id_18,
    output wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    output tri id_14,
    input wand id_15,
    output supply0 id_16
);
  id_19 :
  assert property (@(posedge {id_15, 1, id_7, 1, id_2, !id_19, id_2, 1'b0, 1, id_12, 1'b0}) 1)
  else begin
    $display(id_2);
  end
  wire id_20;
  module_0(
      id_15, id_11, id_6, id_4, id_19, id_6, id_13, id_9, id_9, id_15, id_6, id_0, id_3, id_19
  );
  assign #(1) id_16 = $display(id_1, 1, {1{1}}, 1, (1) - 1'b0,, 1);
endmodule
