Improved error handling within ARM acquire/reset sequences to better support chips with unusual reset behaviors
