// Seed: 3681976514
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input logic id_0
);
  assign id_1 = id_1 == |1;
endmodule
