// Seed: 1593368809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1
);
  parameter id_3 = 1;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wor id_4 = 1'd0 - 1'h0;
endmodule
module module_2 (
    input wor id_0,
    output uwire id_1,
    output tri id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10
);
  logic id_12;
endmodule
module module_3 (
    output tri id_0,
    input tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    output tri0 id_17
);
  assign id_15 = 1'b0;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_17,
      id_4,
      id_13,
      id_13,
      id_4,
      id_10,
      id_11,
      id_10,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
