// Seed: 1724829757
module module_0 ();
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output wire  id_2,
    input  uwire id_3,
    input  wand  id_4,
    output wor   id_5
);
  assign id_2 = -1 + id_1 | id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd3,
    parameter id_2 = 32'd85,
    parameter id_4 = 32'd6,
    parameter id_5 = 32'd95,
    parameter id_6 = 32'd39,
    parameter id_7 = 32'd49,
    parameter id_9 = 32'd20
) (
    output tri id_0,
    input tri0 _id_1,
    output tri _id_2,
    input tri1 id_3,
    input wire _id_4,
    output wire _id_5,
    input tri _id_6,
    input tri1 _id_7,
    input tri0 id_8,
    output supply1 _id_9
);
  logic [id_4 : id_1] id_11;
  ;
  assign id_0#(.id_4(1)) = id_4;
  struct packed {
    struct packed {
      logic [id_6 : -1 'b0] id_12;
      logic [id_5 : id_2]   id_13;
    } [id_7 : -1] id_14;
    logic [-1 : 'b0] id_15;
  } [id_9 : id_7] id_16;
  module_0 modCall_1 ();
  integer id_17 = id_4;
endmodule
