Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 22 15:00:42 2019
| Host         : JULIAN-SURFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toppo_timing_summary_routed.rpt -pb toppo_timing_summary_routed.pb -rpx toppo_timing_summary_routed.rpx -warn_on_violation
| Design       : toppo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.500        0.000                      0                  210        0.163        0.000                      0                  210        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.500        0.000                      0                  210        0.163        0.000                      0                  210       19.500        0.000                       0                   122  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.500ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Vertical/count3to7/flip3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 1.702ns (23.081%)  route 5.672ns (76.919%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 f  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 r  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           0.955     1.993    stuffISee/Vert/count8to12/flip1_2
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.332     2.325 r  stuffISee/Vert/count8to12/flip2_i_4__7/O
                         net (fo=27, routed)          1.560     3.885    bird1/Vertical/count0to2/flip0_4
    SLICE_X55Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.009 f  bird1/Vertical/count0to2/flip4_i_1__5/O
                         net (fo=9, routed)           0.979     4.988    bird1/Vertical/count3to7/ce_0
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.152     5.140 r  bird1/Vertical/count3to7/flip3_i_2__4/O
                         net (fo=1, routed)           0.998     6.138    bird1/Vertical/count3to7/flip3_i_2__4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.348     6.486 r  bird1/Vertical/count3to7/flip3_i_1__4/O
                         net (fo=1, routed)           0.000     6.486    bird1/Vertical/count3to7/out_3
    SLICE_X54Y63         FDRE                                         r  bird1/Vertical/count3to7/flip3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.437    38.441    bird1/Vertical/count3to7/clk
    SLICE_X54Y63         FDRE                                         r  bird1/Vertical/count3to7/flip3/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X54Y63         FDRE (Setup_fdre_C_D)        0.077    38.986    bird1/Vertical/count3to7/flip3
  -------------------------------------------------------------------
                         required time                         38.986    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                 32.500    

Slack (MET) :             32.651ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            catcher/Vertical/count8to12/flip0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.450ns (20.660%)  route 5.568ns (79.340%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           1.143     2.181    stuffISee/Hori/count0to2/flip1_3
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.332     2.513 f  stuffISee/Hori/count0to2/flip4_i_7__1/O
                         net (fo=12, routed)          0.965     3.477    catcher/Vertical/count0to2/flip1_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.124     3.601 r  catcher/Vertical/count0to2/flip1_i_2__0/O
                         net (fo=4, routed)           0.697     4.298    catcher/Vertical/count3to7/flip1_0
    SLICE_X65Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.422 r  catcher/Vertical/count3to7/flip2_i_4__9/O
                         net (fo=4, routed)           0.825     5.247    catcher/Vertical/count3to7/flip2_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.371 r  catcher/Vertical/count3to7/flip2_i_1__13/O
                         net (fo=3, routed)           0.759     6.131    catcher/Vertical/count8to12/ce
    SLICE_X65Y67         FDRE                                         r  catcher/Vertical/count8to12/flip0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.501    38.505    catcher/Vertical/count8to12/clk
    SLICE_X65Y67         FDRE                                         r  catcher/Vertical/count8to12/flip0/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X65Y67         FDRE (Setup_fdre_C_CE)      -0.205    38.782    catcher/Vertical/count8to12/flip0
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 32.651    

Slack (MET) :             32.651ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            catcher/Vertical/count8to12/flip1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.450ns (20.660%)  route 5.568ns (79.340%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           1.143     2.181    stuffISee/Hori/count0to2/flip1_3
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.332     2.513 f  stuffISee/Hori/count0to2/flip4_i_7__1/O
                         net (fo=12, routed)          0.965     3.477    catcher/Vertical/count0to2/flip1_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.124     3.601 r  catcher/Vertical/count0to2/flip1_i_2__0/O
                         net (fo=4, routed)           0.697     4.298    catcher/Vertical/count3to7/flip1_0
    SLICE_X65Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.422 r  catcher/Vertical/count3to7/flip2_i_4__9/O
                         net (fo=4, routed)           0.825     5.247    catcher/Vertical/count3to7/flip2_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.371 r  catcher/Vertical/count3to7/flip2_i_1__13/O
                         net (fo=3, routed)           0.759     6.131    catcher/Vertical/count8to12/ce
    SLICE_X65Y67         FDRE                                         r  catcher/Vertical/count8to12/flip1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.501    38.505    catcher/Vertical/count8to12/clk
    SLICE_X65Y67         FDRE                                         r  catcher/Vertical/count8to12/flip1/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X65Y67         FDRE (Setup_fdre_C_CE)      -0.205    38.782    catcher/Vertical/count8to12/flip1
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 32.651    

Slack (MET) :             32.651ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            catcher/Vertical/count8to12/flip2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.450ns (20.660%)  route 5.568ns (79.340%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           1.143     2.181    stuffISee/Hori/count0to2/flip1_3
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.332     2.513 f  stuffISee/Hori/count0to2/flip4_i_7__1/O
                         net (fo=12, routed)          0.965     3.477    catcher/Vertical/count0to2/flip1_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.124     3.601 r  catcher/Vertical/count0to2/flip1_i_2__0/O
                         net (fo=4, routed)           0.697     4.298    catcher/Vertical/count3to7/flip1_0
    SLICE_X65Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.422 r  catcher/Vertical/count3to7/flip2_i_4__9/O
                         net (fo=4, routed)           0.825     5.247    catcher/Vertical/count3to7/flip2_0
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.371 r  catcher/Vertical/count3to7/flip2_i_1__13/O
                         net (fo=3, routed)           0.759     6.131    catcher/Vertical/count8to12/ce
    SLICE_X65Y67         FDRE                                         r  catcher/Vertical/count8to12/flip2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.501    38.505    catcher/Vertical/count8to12/clk
    SLICE_X65Y67         FDRE                                         r  catcher/Vertical/count8to12/flip2/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X65Y67         FDRE (Setup_fdre_C_CE)      -0.205    38.782    catcher/Vertical/count8to12/flip2
  -------------------------------------------------------------------
                         required time                         38.782    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 32.651    

Slack (MET) :             32.975ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count8to12/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.450ns (20.981%)  route 5.461ns (79.019%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           0.955     1.993    stuffISee/Vert/count8to12/flip1_2
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.332     2.325 f  stuffISee/Vert/count8to12/flip2_i_4__7/O
                         net (fo=27, routed)          1.514     3.839    bird1/Horizontal/count0to2/flip2_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.963 r  bird1/Horizontal/count0to2/flip4_i_4__2/O
                         net (fo=5, routed)           0.853     4.815    bird1/Horizontal/count3to7/flip2_3
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.939 r  bird1/Horizontal/count3to7/flip2_i_4__6/O
                         net (fo=4, routed)           0.960     5.899    bird1/Horizontal/count3to7/flip2_0
    SLICE_X58Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.023 r  bird1/Horizontal/count3to7/flip0_i_1__16/O
                         net (fo=1, routed)           0.000     6.023    bird1/Horizontal/count8to12/out_0
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.498    38.502    bird1/Horizontal/count8to12/clk
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip0/C
                         clock pessimism              0.562    39.064    
                         clock uncertainty           -0.094    38.970    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)        0.029    38.999    bird1/Horizontal/count8to12/flip0
  -------------------------------------------------------------------
                         required time                         38.999    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                 32.975    

Slack (MET) :             32.993ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count8to12/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.478ns (21.299%)  route 5.461ns (78.701%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           0.955     1.993    stuffISee/Vert/count8to12/flip1_2
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.332     2.325 f  stuffISee/Vert/count8to12/flip2_i_4__7/O
                         net (fo=27, routed)          1.514     3.839    bird1/Horizontal/count0to2/flip2_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.963 r  bird1/Horizontal/count0to2/flip4_i_4__2/O
                         net (fo=5, routed)           0.853     4.815    bird1/Horizontal/count3to7/flip2_3
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.939 r  bird1/Horizontal/count3to7/flip2_i_4__6/O
                         net (fo=4, routed)           0.960     5.899    bird1/Horizontal/count3to7/flip2_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I0_O)        0.152     6.051 r  bird1/Horizontal/count3to7/flip1_i_1__20/O
                         net (fo=1, routed)           0.000     6.051    bird1/Horizontal/count8to12/flip1_0
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.498    38.502    bird1/Horizontal/count8to12/clk
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip1/C
                         clock pessimism              0.562    39.064    
                         clock uncertainty           -0.094    38.970    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)        0.075    39.045    bird1/Horizontal/count8to12/flip1
  -------------------------------------------------------------------
                         required time                         39.045    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 32.993    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count8to12/flip0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 1.450ns (22.024%)  route 5.134ns (77.976%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           0.955     1.993    stuffISee/Vert/count8to12/flip1_2
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.332     2.325 f  stuffISee/Vert/count8to12/flip2_i_4__7/O
                         net (fo=27, routed)          1.514     3.839    bird1/Horizontal/count0to2/flip2_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.963 r  bird1/Horizontal/count0to2/flip4_i_4__2/O
                         net (fo=5, routed)           0.853     4.815    bird1/Horizontal/count3to7/flip2_3
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.939 r  bird1/Horizontal/count3to7/flip2_i_4__6/O
                         net (fo=4, routed)           0.442     5.382    bird1/Horizontal/count3to7/flip2_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.506 r  bird1/Horizontal/count3to7/flip2_i_1__11/O
                         net (fo=3, routed)           0.190     5.696    bird1/Horizontal/count8to12/ce
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.498    38.502    bird1/Horizontal/count8to12/clk
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip0/C
                         clock pessimism              0.562    39.064    
                         clock uncertainty           -0.094    38.970    
    SLICE_X58Y68         FDRE (Setup_fdre_C_CE)      -0.205    38.765    bird1/Horizontal/count8to12/flip0
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count8to12/flip1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 1.450ns (22.024%)  route 5.134ns (77.976%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           0.955     1.993    stuffISee/Vert/count8to12/flip1_2
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.332     2.325 f  stuffISee/Vert/count8to12/flip2_i_4__7/O
                         net (fo=27, routed)          1.514     3.839    bird1/Horizontal/count0to2/flip2_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.963 r  bird1/Horizontal/count0to2/flip4_i_4__2/O
                         net (fo=5, routed)           0.853     4.815    bird1/Horizontal/count3to7/flip2_3
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.939 r  bird1/Horizontal/count3to7/flip2_i_4__6/O
                         net (fo=4, routed)           0.442     5.382    bird1/Horizontal/count3to7/flip2_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.506 r  bird1/Horizontal/count3to7/flip2_i_1__11/O
                         net (fo=3, routed)           0.190     5.696    bird1/Horizontal/count8to12/ce
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.498    38.502    bird1/Horizontal/count8to12/clk
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip1/C
                         clock pessimism              0.562    39.064    
                         clock uncertainty           -0.094    38.970    
    SLICE_X58Y68         FDRE (Setup_fdre_C_CE)      -0.205    38.765    bird1/Horizontal/count8to12/flip1
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count8to12/flip2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.584ns  (logic 1.450ns (22.024%)  route 5.134ns (77.976%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           0.955     1.993    stuffISee/Vert/count8to12/flip1_2
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.332     2.325 f  stuffISee/Vert/count8to12/flip2_i_4__7/O
                         net (fo=27, routed)          1.514     3.839    bird1/Horizontal/count0to2/flip2_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.124     3.963 r  bird1/Horizontal/count0to2/flip4_i_4__2/O
                         net (fo=5, routed)           0.853     4.815    bird1/Horizontal/count3to7/flip2_3
    SLICE_X58Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.939 r  bird1/Horizontal/count3to7/flip2_i_4__6/O
                         net (fo=4, routed)           0.442     5.382    bird1/Horizontal/count3to7/flip2_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.506 r  bird1/Horizontal/count3to7/flip2_i_1__11/O
                         net (fo=3, routed)           0.190     5.696    bird1/Horizontal/count8to12/ce
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.498    38.502    bird1/Horizontal/count8to12/clk
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip2/C
                         clock pessimism              0.562    39.064    
                         clock uncertainty           -0.094    38.970    
    SLICE_X58Y68         FDRE (Setup_fdre_C_CE)      -0.205    38.765    bird1/Horizontal/count8to12/flip2
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.071ns  (required time - arrival time)
  Source:                 stuffISee/Vert/count0to2/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count0to2/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 1.354ns (20.876%)  route 5.132ns (79.124%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.624    -0.888    stuffISee/Vert/count0to2/clk
    SLICE_X63Y60         FDRE                                         r  stuffISee/Vert/count0to2/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.469 r  stuffISee/Vert/count0to2/flip2/Q
                         net (fo=18, routed)          1.180     0.711    stuffISee/Vert/count8to12/flip4_i_7__1
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.327     1.038 f  stuffISee/Vert/count8to12/flip4_i_13/O
                         net (fo=2, routed)           0.955     1.993    stuffISee/Vert/count8to12/flip1_2
    SLICE_X64Y60         LUT5 (Prop_lut5_I0_O)        0.332     2.325 f  stuffISee/Vert/count8to12/flip2_i_4__7/O
                         net (fo=27, routed)          1.980     4.305    bird1/Horizontal/count0to2/flip2_4
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124     4.429 r  bird1/Horizontal/count0to2/flip2_i_6/O
                         net (fo=2, routed)           0.681     5.110    bird1/Horizontal/count0to2/flip2_i_6_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.152     5.262 r  bird1/Horizontal/count0to2/flip1_i_1__21/O
                         net (fo=1, routed)           0.336     5.598    bird1/Horizontal/count0to2/flip1_i_1__21_n_0
    SLICE_X56Y65         FDRE                                         r  bird1/Horizontal/count0to2/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         1.437    38.441    bird1/Horizontal/count0to2/clk
    SLICE_X56Y65         FDRE                                         r  bird1/Horizontal/count0to2/flip1/C
                         clock pessimism              0.562    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)       -0.240    38.669    bird1/Horizontal/count0to2/flip1
  -------------------------------------------------------------------
                         required time                         38.669    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                 33.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 catcher/Vertical/count0to2/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            catcher/Vertical/count0to2/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.589    -0.592    catcher/Vertical/count0to2/clk
    SLICE_X65Y63         FDRE                                         r  catcher/Vertical/count0to2/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  catcher/Vertical/count0to2/flip0/Q
                         net (fo=16, routed)          0.110    -0.341    catcher/Vertical/count0to2/flip0_0
    SLICE_X64Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.296 r  catcher/Vertical/count0to2/flip2_i_2__13/O
                         net (fo=1, routed)           0.000    -0.296    catcher/Vertical/count0to2/flip2_i_2__13_n_0
    SLICE_X64Y63         FDRE                                         r  catcher/Vertical/count0to2/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.858    -0.831    catcher/Vertical/count0to2/clk
    SLICE_X64Y63         FDRE                                         r  catcher/Vertical/count0to2/flip2/C
                         clock pessimism              0.252    -0.579    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.120    -0.459    catcher/Vertical/count0to2/flip2
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bird1/Vertical/count0to2/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Vertical/count0to2/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.562    -0.619    bird1/Vertical/count0to2/clk
    SLICE_X57Y64         FDRE                                         r  bird1/Vertical/count0to2/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  bird1/Vertical/count0to2/flip0/Q
                         net (fo=15, routed)          0.145    -0.334    bird1/Vertical/count0to2/vout[0]
    SLICE_X56Y64         LUT5 (Prop_lut5_I1_O)        0.045    -0.289 r  bird1/Vertical/count0to2/flip1_i_1__10/O
                         net (fo=1, routed)           0.000    -0.289    bird1/Vertical/count0to2/out_1_0
    SLICE_X56Y64         FDRE                                         r  bird1/Vertical/count0to2/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.829    -0.860    bird1/Vertical/count0to2/clk
    SLICE_X56Y64         FDRE                                         r  bird1/Vertical/count0to2/flip1/C
                         clock pessimism              0.254    -0.606    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.120    -0.486    bird1/Vertical/count0to2/flip1
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bird1/Vertical/count3to7/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Vertical/count3to7/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.560    -0.621    bird1/Vertical/count3to7/clk
    SLICE_X55Y64         FDRE                                         r  bird1/Vertical/count3to7/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  bird1/Vertical/count3to7/flip0/Q
                         net (fo=18, routed)          0.145    -0.336    bird1/Vertical/count3to7/vout[0]
    SLICE_X54Y64         LUT6 (Prop_lut6_I4_O)        0.045    -0.291 r  bird1/Vertical/count3to7/flip2_i_1__22/O
                         net (fo=1, routed)           0.000    -0.291    bird1/Vertical/count3to7/flip2_i_1__22_n_0
    SLICE_X54Y64         FDRE                                         r  bird1/Vertical/count3to7/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.829    -0.860    bird1/Vertical/count3to7/clk
    SLICE_X54Y64         FDRE                                         r  bird1/Vertical/count3to7/flip2/C
                         clock pessimism              0.252    -0.608    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.120    -0.488    bird1/Vertical/count3to7/flip2
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 bird1/Vertical/count0to2/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Vertical/count0to2/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.562    -0.619    bird1/Vertical/count0to2/clk
    SLICE_X57Y64         FDRE                                         r  bird1/Vertical/count0to2/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  bird1/Vertical/count0to2/flip0/Q
                         net (fo=15, routed)          0.149    -0.330    bird1/Vertical/count0to2/vout[0]
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  bird1/Vertical/count0to2/flip2_i_2__10/O
                         net (fo=1, routed)           0.000    -0.285    bird1/Vertical/count0to2/flip2_i_2__10_n_0
    SLICE_X56Y64         FDRE                                         r  bird1/Vertical/count0to2/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.829    -0.860    bird1/Vertical/count0to2/clk
    SLICE_X56Y64         FDRE                                         r  bird1/Vertical/count0to2/flip2/C
                         clock pessimism              0.254    -0.606    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.121    -0.485    bird1/Vertical/count0to2/flip2
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bird1/Horizontal/count0to2/flip1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count0to2/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.562    -0.619    bird1/Horizontal/count0to2/clk
    SLICE_X56Y65         FDRE                                         r  bird1/Horizontal/count0to2/flip1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  bird1/Horizontal/count0to2/flip1/Q
                         net (fo=12, routed)          0.089    -0.382    bird1/Horizontal/count0to2/hout[1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.098    -0.284 r  bird1/Horizontal/count0to2/flip2_i_2__12/O
                         net (fo=1, routed)           0.000    -0.284    bird1/Horizontal/count0to2/flip2_i_2__12_n_0
    SLICE_X56Y65         FDRE                                         r  bird1/Horizontal/count0to2/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.828    -0.861    bird1/Horizontal/count0to2/clk
    SLICE_X56Y65         FDRE                                         r  bird1/Horizontal/count0to2/flip2/C
                         clock pessimism              0.242    -0.619    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.120    -0.499    bird1/Horizontal/count0to2/flip2
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 stuffISee/Hori/count8to12/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            stuffISee/Hori/count8to12/flip4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.592    -0.589    stuffISee/Hori/count8to12/clk
    SLICE_X65Y58         FDRE                                         r  stuffISee/Hori/count8to12/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  stuffISee/Hori/count8to12/flip3/Q
                         net (fo=4, routed)           0.082    -0.379    stuffISee/Hori/count8to12/flip4_0[0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.099    -0.280 r  stuffISee/Hori/count8to12/flip4_i_2__1/O
                         net (fo=1, routed)           0.000    -0.280    stuffISee/Hori/count8to12/out_4
    SLICE_X65Y58         FDRE                                         r  stuffISee/Hori/count8to12/flip4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.862    -0.827    stuffISee/Hori/count8to12/clk
    SLICE_X65Y58         FDRE                                         r  stuffISee/Hori/count8to12/flip4/C
                         clock pessimism              0.238    -0.589    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.092    -0.497    stuffISee/Hori/count8to12/flip4
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 syncer/sync0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird2/Vertical/count0to2/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.859%)  route 0.165ns (44.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.564    -0.617    syncer/clk
    SLICE_X54Y56         FDRE                                         r  syncer/sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.453 f  syncer/sync0/Q
                         net (fo=26, routed)          0.165    -0.288    bird2/Vertical/count0to2/q[0]
    SLICE_X56Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  bird2/Vertical/count0to2/flip0_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    bird2/Vertical/count0to2/out_0
    SLICE_X56Y56         FDRE                                         r  bird2/Vertical/count0to2/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.834    -0.855    bird2/Vertical/count0to2/clk
    SLICE_X56Y56         FDRE                                         r  bird2/Vertical/count0to2/flip0/C
                         clock pessimism              0.275    -0.580    
    SLICE_X56Y56         FDRE (Hold_fdre_C_D)         0.120    -0.460    bird2/Vertical/count0to2/flip0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 stuffISee/Vert/count8to12/flip4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            stuffISee/Vert/count13to15/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.882%)  route 0.141ns (43.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.592    -0.589    stuffISee/Vert/count8to12/clk
    SLICE_X62Y58         FDRE                                         r  stuffISee/Vert/count8to12/flip4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  stuffISee/Vert/count8to12/flip4/Q
                         net (fo=7, routed)           0.141    -0.307    stuffISee/Vert/count8to12/flip4_0[1]
    SLICE_X63Y58         LUT5 (Prop_lut5_I0_O)        0.045    -0.262 r  stuffISee/Vert/count8to12/flip0_i_1__3/O
                         net (fo=1, routed)           0.000    -0.262    stuffISee/Vert/count13to15/out_0
    SLICE_X63Y58         FDRE                                         r  stuffISee/Vert/count13to15/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.862    -0.827    stuffISee/Vert/count13to15/clk
    SLICE_X63Y58         FDRE                                         r  stuffISee/Vert/count13to15/flip0/C
                         clock pessimism              0.251    -0.576    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.091    -0.485    stuffISee/Vert/count13to15/flip0
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 stuffISee/Vert/count8to12/flip4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            stuffISee/Vert/count13to15/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.708%)  route 0.142ns (43.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.592    -0.589    stuffISee/Vert/count8to12/clk
    SLICE_X62Y58         FDRE                                         r  stuffISee/Vert/count8to12/flip4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  stuffISee/Vert/count8to12/flip4/Q
                         net (fo=7, routed)           0.142    -0.306    stuffISee/Vert/count8to12/flip4_0[1]
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.261 r  stuffISee/Vert/count8to12/flip1_i_1__2/O
                         net (fo=1, routed)           0.000    -0.261    stuffISee/Vert/count13to15/out_1
    SLICE_X63Y58         FDRE                                         r  stuffISee/Vert/count13to15/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.862    -0.827    stuffISee/Vert/count13to15/clk
    SLICE_X63Y58         FDRE                                         r  stuffISee/Vert/count13to15/flip1/C
                         clock pessimism              0.251    -0.576    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.092    -0.484    stuffISee/Vert/count13to15/flip1
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 bird1/Horizontal/count8to12/flip1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bird1/Horizontal/count8to12/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.585    -0.596    bird1/Horizontal/count8to12/clk
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  bird1/Horizontal/count8to12/flip1/Q
                         net (fo=10, routed)          0.092    -0.376    bird1/Horizontal/count8to12/flip2_0[1]
    SLICE_X58Y68         LUT6 (Prop_lut6_I4_O)        0.099    -0.277 r  bird1/Horizontal/count8to12/flip2_i_2__11/O
                         net (fo=1, routed)           0.000    -0.277    bird1/Horizontal/count8to12/flip2_i_2__11_n_0
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=120, routed)         0.853    -0.837    bird1/Horizontal/count8to12/clk
    SLICE_X58Y68         FDRE                                         r  bird1/Horizontal/count8to12/flip2/C
                         clock pessimism              0.241    -0.596    
    SLICE_X58Y68         FDRE (Hold_fdre_C_D)         0.092    -0.504    bird1/Horizontal/count8to12/flip2
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y66     bird1/Horizontal/count0to2/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y65     bird1/Horizontal/count0to2/flip1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y65     bird1/Horizontal/count0to2/flip2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y63     bird1/Vertical/count8to12/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y63     bird1/Vertical/count8to12/flip1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y63     bird1/Vertical/count8to12/flip2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y67     bird1/s0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X54Y66     bird1/s1to4[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y65     bird1/Horizontal/count0to2/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y65     bird1/Horizontal/count0to2/flip2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y67     bird1/s0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y67     bird1/s0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y66     bird1/s1to4[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y66     bird1/s1to4[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y66     bird1/s1to4[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y56     bird2/Horizontal/count3to7/flip1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y56     bird2/Horizontal/count3to7/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y57     bird2/Horizontal/count3to7/flip3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y66     bird1/Horizontal/count0to2/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y66     bird1/Horizontal/count0to2/flip0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y65     bird1/Horizontal/count0to2/flip1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y65     bird1/Horizontal/count0to2/flip1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y65     bird1/Horizontal/count0to2/flip2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y65     bird1/Horizontal/count0to2/flip2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y63     bird1/Vertical/count8to12/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y63     bird1/Vertical/count8to12/flip0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y63     bird1/Vertical/count8to12/flip1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y63     bird1/Vertical/count8to12/flip1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



