
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.674494                       # Number of seconds simulated
sim_ticks                                2674494349500                       # Number of ticks simulated
final_tick                               2674494349500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 213364                       # Simulator instruction rate (inst/s)
host_op_rate                                   213364                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5850989388                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732004                       # Number of bytes of host memory used
host_seconds                                   457.10                       # Real time elapsed on the host
sim_insts                                    97529107                       # Number of instructions simulated
sim_ops                                      97529107                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       125033600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       343121664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          468159360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    125033600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     125033600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     59321984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59321984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           976825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2680638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3657495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        463453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             463453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           46750370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          128294032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             175045933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      46750370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46750370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22180635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22180635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22180635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          46750370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         128294032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            197226569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3657495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     463453                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7314990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   926906                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              464420864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3738496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                58523200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               468159360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59321984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  58414                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12451                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            533367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            285657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            505747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            414236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            306751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            339492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            407236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            506503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            461029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            666186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           526298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           570263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           406907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           470104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           443310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           413490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             60526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            51464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            57299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            53570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           105625                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        12                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5872                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2674494336500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7314990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               926906                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3629039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3627469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      6                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  52077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  52625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  52724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  52734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  52740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  52752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  53562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  53518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  13016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12014                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1319183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    396.414520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   279.063930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.711696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19793      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       544753     41.29%     42.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       258068     19.56%     62.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       105085      7.97%     70.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56802      4.31%     74.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        42128      3.19%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32072      2.43%     80.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24676      1.87%     82.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       235806     17.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1319183                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     131.893962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4412.501591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        55017    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.620470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.575421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.442893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         54005     98.16%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           668      1.21%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           311      0.57%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            19      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            10      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55018                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 140413189510                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            276473989510                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                36282880000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19349.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38099.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       173.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    175.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  6124675                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  727139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     648999.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3621179520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1924702560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             23554781460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2129154480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         35378063760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          46678174380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1247399040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    133498897440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     15054426720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     537666258900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           800755644300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            299.404500                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2568865166750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    969502250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   14974684500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2236910782500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  39202413250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   89684996000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 292751971000                       # Time in different power states
system.mem_ctrls_1.actEnergy               5797815660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3081596925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             28257171180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2644144020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         35210881680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          52192078500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1260972960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    124866802620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     14845765920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     539827482840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           807988904565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            302.109034                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2556745198000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1099658750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   14908642000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2244253351000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  38661103250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  101740850750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 273830743750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17025536                       # DTB read hits
system.cpu.dtb.read_misses                      12422                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   816984                       # DTB read accesses
system.cpu.dtb.write_hits                     8903121                       # DTB write hits
system.cpu.dtb.write_misses                      1305                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324492                       # DTB write accesses
system.cpu.dtb.data_hits                     25928657                       # DTB hits
system.cpu.dtb.data_misses                      13727                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141476                       # DTB accesses
system.cpu.itb.fetch_hits                     5693557                       # ITB hits
system.cpu.itb.fetch_misses                      6026                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5699583                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14130                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310838191.153574                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451710823.746763                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7065    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        95000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    478422529000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2196071820500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5348988699                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7065                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4462      2.05%      2.06% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.09% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.09% # number of callpals executed
system.cpu.kern.callpal::swpipl                199452     91.79%     93.88% # number of callpals executed
system.cpu.kern.callpal::rdps                    6215      2.86%     96.74% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.74% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rti                     6268      2.88%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 217288                       # number of callpals executed
system.cpu.kern.inst.hwrei                     240095                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6943                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1967                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2293                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2021                      
system.cpu.kern.mode_good::user                  1967                      
system.cpu.kern.mode_good::idle                    54                      
system.cpu.kern.mode_switch_good::kernel     0.291085                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.023550                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.360796                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       384912969500     14.39%     14.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          11437001000      0.43%     14.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2278142105000     85.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4463                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83198     39.90%     39.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     39.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2667      1.28%     41.24% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122523     58.76%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               208505                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81661     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2667      1.61%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81661     49.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                166106                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2510348553000     93.86%     93.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               259105000      0.01%     93.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1833519500      0.07%     93.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            162050900000      6.06%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2674492077500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981526                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.666495                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.796652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97529107                       # Number of instructions committed
system.cpu.committedOps                      97529107                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94518879                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 423236                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2923826                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12579471                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94518879                       # number of integer instructions
system.cpu.num_fp_insts                        423236                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129876525                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71831443                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176267                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179215                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25987301                       # number of memory refs
system.cpu.num_load_insts                    17066651                       # Number of load instructions
system.cpu.num_store_insts                    8920650                       # Number of store instructions
system.cpu.num_idle_cycles               4392143640.998358                       # Number of idle cycles
system.cpu.num_busy_cycles               956845058.001642                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.178883                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.821117                       # Percentage of idle cycles
system.cpu.Branches                          16121621                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595431      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  68025710     69.74%     71.37% # Class of executed instruction
system.cpu.op_class::IntMult                   187332      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117330      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::MemRead                 17370242     17.81%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8847906      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              154431      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147296      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1093244      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97543101                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2816187                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996995                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23124923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2816187                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.211430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833204027                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833204027                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14221828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14221828                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8315748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8315748                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279725                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279725                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315991                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315991                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22537576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22537576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22537576                       # number of overall hits
system.cpu.dcache.overall_hits::total        22537576                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2508288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2508288                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       270719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       270719                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37317                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37317                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2779007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2779007                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2779007                       # number of overall misses
system.cpu.dcache.overall_misses::total       2779007                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 223718948000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 223718948000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23553905000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23553905000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   3225820500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   3225820500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 247272853000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 247272853000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 247272853000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 247272853000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16730116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16730116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8586467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8586467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       317042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       317042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315991                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315991                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25316583                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25316583                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25316583                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25316583                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149927                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031529                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031529                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.117704                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.117704                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109770                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109770                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109770                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109770                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89191.890245                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89191.890245                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87004.994108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87004.994108                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 86443.725380                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 86443.725380                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88978.852158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88978.852158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88978.852158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88978.852158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       515890                       # number of writebacks
system.cpu.dcache.writebacks::total            515890                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2508288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2508288                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       270719                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       270719                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37317                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37317                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2779007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2779007                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2779007                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2779007                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10445                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10445                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17418                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17418                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 221210660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 221210660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23283186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23283186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   3188503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   3188503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 244493846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 244493846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 244493846000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 244493846000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561254500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561254500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561254500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561254500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.117704                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117704                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109770                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109770                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109770                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109770                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 88191.890245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88191.890245                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86004.994108                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86004.994108                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 85443.725380                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85443.725380                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87978.852158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87978.852158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87978.852158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87978.852158                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223899.971318                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223899.971318                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89634.544724                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89634.544724                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1652783                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95887473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1652783                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.015767                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         891619500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196739213                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196739213                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95890093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95890093                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95890093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95890093                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95890093                       # number of overall hits
system.cpu.icache.overall_hits::total        95890093                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1653009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1653009                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1653009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1653009                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1653009                       # number of overall misses
system.cpu.icache.overall_misses::total       1653009                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 102845916500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 102845916500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 102845916500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 102845916500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 102845916500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 102845916500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97543102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97543102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97543102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97543102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97543102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97543102                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016946                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016946                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62217.396578                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62217.396578                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 62217.396578                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62217.396578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 62217.396578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62217.396578                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1652783                       # number of writebacks
system.cpu.icache.writebacks::total           1652783                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1653009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1653009                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1653009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1653009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1653009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1653009                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 101192907500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 101192907500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 101192907500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 101192907500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 101192907500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 101192907500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016946                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016946                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016946                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016946                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016946                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61217.396578                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61217.396578                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61217.396578                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61217.396578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61217.396578                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61217.396578                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32669                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32669                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79640                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47794                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897730                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6434500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               649500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23500                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               22500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              200000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17136000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5391000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208049330                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24391000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.181757                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2613730949000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.181757                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.022720                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.022720                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27354130                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27354130                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2772082200                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2772082200                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2799436330                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2799436330                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2799436330                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2799436330                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 153674.887640                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 153674.887640                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124733.720302                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124733.720302                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124963.678689                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124963.678689                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124963.678689                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124963.678689                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1018                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   22                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    46.272727                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18454130                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18454130                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1660584490                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1660584490                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1679038620                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1679038620                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1679038620                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1679038620                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 103674.887640                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 103674.887640                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74720.324424                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74720.324424                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74950.389251                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74950.389251                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74950.389251                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74950.389251                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   4219283                       # number of replacements
system.l2.tags.tagsinuse                   263.993839                       # Cycle average of tags in use
system.l2.tags.total_refs                     4108771                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4219283                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.973808                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  92159000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       38.508811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        148.627356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         76.857673                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.145867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.562982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.291128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999977                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2363573819                       # Number of tag accesses
system.l2.tags.data_accesses               2363573819                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       515890                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           515890                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1652024                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1652024                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              24439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24439                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          676172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             676172                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         111179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            111179                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                676172                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                135618                       # number of demand (read+write) hits
system.l2.demand_hits::total                   811790                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               676172                       # number of overall hits
system.l2.overall_hits::cpu.data               135618                       # number of overall hits
system.l2.overall_hits::total                  811790                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           246271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              246271                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        976825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           976825                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2434426                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2434426                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              976825                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2680697                       # number of demand (read+write) misses
system.l2.demand_misses::total                3657522                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             976825                       # number of overall misses
system.l2.overall_misses::cpu.data            2680697                       # number of overall misses
system.l2.overall_misses::total               3657522                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  22610756500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22610756500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  91544931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  91544931500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 219311183500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219311183500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   91544931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  241921940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     333466871500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  91544931500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 241921940000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    333466871500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       515890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       515890                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1652024                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1652024                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         270710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            270710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1652997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1652997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2545605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2545605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1652997                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2816315                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4469312                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1652997                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2816315                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4469312                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.111111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.111111                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.909723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909723                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.590942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.590942                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.956325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956325                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.590942                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.951846                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.818364                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.590942                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.951846                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.818364                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 91812.501269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91812.501269                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93716.818775                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93716.818775                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 90087.430672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90087.430672                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93716.818775                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90245.909926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91172.895611                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93716.818775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90245.909926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91172.895611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               441237                       # number of writebacks
system.l2.writebacks::total                    441237                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       607617                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        607617                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       246271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         246271                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       976825                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       976825                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2434426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2434426                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         976825                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2680697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3657522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        976825                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2680697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3657522                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10445                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10445                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17418                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17418                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  20148046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20148046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  81776681500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  81776681500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 194966923500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 194966923500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  81776681500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 215114970000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 296891651500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  81776681500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 215114970000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 296891651500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1466007000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1466007000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1466007000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1466007000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.909723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.909723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.590942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.590942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.956325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.956325                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.590942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.951846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.818364                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.590942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.951846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.818364                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81812.501269                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81812.501269                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83716.818775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83716.818775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80087.430672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80087.430672                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83716.818775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80245.909926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81172.895611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83716.818775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80245.909926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81172.895611                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210240.499068                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210240.499068                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84166.207372                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84166.207372                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       7365004                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3685411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            3418402                       # Transaction distribution
system.membus.trans_dist::WriteReq              10445                       # Transaction distribution
system.membus.trans_dist::WriteResp             10445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       463453                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3215742                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            246269                       # Transaction distribution
system.membus.trans_dist::ReadExResp           246269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3411429                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10971787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11006623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11051451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47794                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    524633600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    524681394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               527529138                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              203                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3697355                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000055                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007410                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3697152     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     203      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3697355                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31885500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         11148851142                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1694592                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        34235081750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8938303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4469057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1917                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1170778                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1170283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          495                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4205733                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10445                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       957127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1652783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6078343                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           270710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          270710                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1653009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2545751                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4958789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8483817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13442606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    423139840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    426588722                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              849728562                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4219587                       # Total snoops (count)
system.tol2bus.snoopTraffic                  56498560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8706180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.134754                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.341627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7533484     86.53%     86.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1172201     13.46%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    495      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8706180                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8820429000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           414153                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4132522500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7052987500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2674494349500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007739                       # Number of seconds simulated
sim_ticks                                  7739331000                       # Number of ticks simulated
final_tick                               2682233680500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               17430795                       # Simulator instruction rate (inst/s)
host_op_rate                                 17430748                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1359087928                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733028                       # Number of bytes of host memory used
host_seconds                                     5.69                       # Real time elapsed on the host
sim_insts                                    99259222                       # Number of instructions simulated
sim_ops                                      99259222                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2874112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3400320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6274432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2874112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2874112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2185600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2185600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            22454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            26565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               49019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          371364398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          439355805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             810720203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     371364398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        371364398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       282401670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            282401670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       282401670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         371364398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         439355805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1093121873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       49019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17075                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6208320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   66112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2185536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6274432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2185600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1033                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3218                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1634                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7739331000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34150                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3450                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.371973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.685101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.250072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          410      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13674     50.24%     51.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5718     21.01%     72.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2267      8.33%     81.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1151      4.23%     85.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          691      2.54%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          435      1.60%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          397      1.46%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2474      9.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27217                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.507500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.633730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.214350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1109     55.45%     55.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           350     17.50%     72.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           207     10.35%     83.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          147      7.35%     90.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           72      3.60%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           36      1.80%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           27      1.35%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           13      0.65%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.45%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           13      0.65%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            4      0.20%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            6      0.30%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2000                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.074500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.936972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.398714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1502     75.10%     75.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      3.30%     78.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              153      7.65%     86.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      2.05%     88.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.80%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      2.45%     91.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               61      3.05%     94.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      1.75%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               30      1.50%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      1.20%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.45%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.15%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.15%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.20%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.05%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2000                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2413461500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4232305250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  485025000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24879.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43629.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       802.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       282.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    810.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    282.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    74602                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29330                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     117095.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 74084640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 39369330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               267578640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               85983840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         602347200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            736831590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             17375520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2267709090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       299804640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         94408500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4485492990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            579.571153                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6077350250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     14086000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     255109500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    324342000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    780696250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1391902500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4973194750                       # Time in different power states
system.mem_ctrls_1.actEnergy                120280440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 63919185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               425037060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               92273940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         602961840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            875944650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             16037280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2352589500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       166499040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         50752680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4766295615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            615.853698                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5776924750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8775500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     255144000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    183854500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    433600250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1698486750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5159470000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       326620                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      257665                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       584285                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426628                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427461                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7703331000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         15478662                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   229      5.22%      5.22% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3556     81.02%     86.56% # number of callpals executed
system.cpu.kern.callpal::rdps                     102      2.32%     88.88% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     88.97% # number of callpals executed
system.cpu.kern.callpal::rti                      374      8.52%     97.49% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.73%     99.23% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4389                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7090                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               603                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 339                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 339                      
system.cpu.kern.mode_good::user                   339                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.562189                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.719745                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6495004500     83.92%     83.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1244272500     16.08%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      229                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1667     42.05%     42.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.20%     42.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2263     57.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3964                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1664     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.77%     50.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.24%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1664     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3362                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5862478000     75.75%     75.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                53284500      0.69%     76.44% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                13825000      0.18%     76.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1809689500     23.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7739277000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998200                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.735307                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.848133                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1730115                       # Number of instructions committed
system.cpu.committedOps                       1730115                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1665102                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5545                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54315                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       174799                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1665102                       # number of integer instructions
system.cpu.num_fp_insts                          5545                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2294089                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1211153                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3294                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3190                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        588994                       # number of memory refs
system.cpu.num_load_insts                      330322                       # Number of load instructions
system.cpu.num_store_insts                     258672                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999991                       # Number of idle cycles
system.cpu.num_busy_cycles               15406662.000009                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.995348                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.004652                       # Percentage of idle cycles
system.cpu.Branches                            244655                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30145      1.74%      1.74% # Class of executed instruction
system.cpu.op_class::IntAlu                   1052147     60.75%     62.49% # Class of executed instruction
system.cpu.op_class::IntMult                     2196      0.13%     62.62% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1632      0.09%     62.71% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.73% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::MemRead                   340261     19.65%     82.37% # Class of executed instruction
system.cpu.op_class::MemWrite                  257832     14.89%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1898      0.11%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1750      0.10%     97.47% # Class of executed instruction
system.cpu.op_class::IprAccess                  43823      2.53%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1731949                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             30541                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              563548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30669                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.375167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18773293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18773293                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       300489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          300489                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       243194                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         243194                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5413                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5413                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6073                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6073                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        543683                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           543683                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       543683                       # number of overall hits
system.cpu.dcache.overall_hits::total          543683                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21485                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8255                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          802                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          802                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        29740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29740                       # number of overall misses
system.cpu.dcache.overall_misses::total         29740                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1911684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1911684000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    731021000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    731021000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     65450500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65450500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2642705000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2642705000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2642705000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2642705000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       321974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       321974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       251449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       251449                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6073                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6073                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       573423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       573423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       573423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       573423                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066729                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066729                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032830                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032830                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.129043                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.129043                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051864                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 88977.612288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88977.612288                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 88554.936402                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88554.936402                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 81609.102244                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81609.102244                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 88860.289173                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88860.289173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 88860.289173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88860.289173                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        13857                       # number of writebacks
system.cpu.dcache.writebacks::total             13857                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21485                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8255                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8255                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          802                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          802                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29740                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        29740                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29740                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          465                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          465                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1075                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1075                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1890199000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1890199000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    722766000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    722766000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     64648500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64648500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2612965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2612965000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2612965000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2612965000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137373500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137373500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137373500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137373500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.066729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.032830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.129043                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.129043                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.051864                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.051864                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.051864                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051864                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 87977.612288                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87977.612288                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87554.936402                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87554.936402                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 80609.102244                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80609.102244                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87860.289173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87860.289173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87860.289173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87860.289173                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225202.459016                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225202.459016                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127789.302326                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127789.302326                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             40963                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998474                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1693603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41027                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.280206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998474                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3504864                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3504864                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1690983                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1690983                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1690983                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1690983                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1690983                       # number of overall hits
system.cpu.icache.overall_hits::total         1690983                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        40966                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         40966                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        40966                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          40966                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        40966                       # number of overall misses
system.cpu.icache.overall_misses::total         40966                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2465689500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2465689500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2465689500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2465689500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2465689500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2465689500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1731949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1731949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1731949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1731949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1731949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1731949                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023653                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023653                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023653                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023653                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023653                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023653                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60188.680857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60188.680857                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60188.680857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60188.680857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60188.680857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60188.680857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        40963                       # number of writebacks
system.cpu.icache.writebacks::total             40963                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        40966                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        40966                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        40966                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        40966                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        40966                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        40966                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2424723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2424723500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2424723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2424723500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2424723500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2424723500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023653                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023653                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023653                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023653                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023653                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59188.680857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59188.680857                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59188.680857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59188.680857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59188.680857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59188.680857                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6129                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6129                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726951                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               102000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               86000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              910000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              665500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53044832                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1685000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3597484                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3597484                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    701493348                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    701493348                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    705090832                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    705090832                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    705090832                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    705090832                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 133240.148148                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 133240.148148                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 123851.226695                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 123851.226695                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123895.770866                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123895.770866                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123895.770866                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123895.770866                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2247484                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2247484                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    418222267                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    418222267                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    420469751                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    420469751                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    420469751                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    420469751                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 83240.148148                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 83240.148148                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 73838.677083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 73838.677083                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73883.280794                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73883.280794                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73883.280794                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73883.280794                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     62463                       # number of replacements
system.l2.tags.tagsinuse                          264                       # Cycle average of tags in use
system.l2.tags.total_refs                       70555                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62727                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.124795                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       50.024289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        109.214125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        104.761586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.189486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.413690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.396824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37762191                       # Number of tag accesses
system.l2.tags.data_accesses                 37762191                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        13857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13857                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        40860                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            40860                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                571                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   571                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           18512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18512                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           3405                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3405                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 18512                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3976                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22488                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                18512                       # number of overall hits
system.l2.overall_hits::cpu.data                 3976                       # number of overall hits
system.l2.overall_hits::total                   22488                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7683                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         22454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22454                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18882                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               22454                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               26565                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49019                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              22454                       # number of overall misses
system.l2.overall_misses::cpu.data              26565                       # number of overall misses
system.l2.overall_misses::total                 49019                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    704218500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     704218500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   2167004500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2167004500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1883063000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1883063000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    2167004500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2587281500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4754286000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   2167004500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2587281500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4754286000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        40860                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        40860                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        40966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          40966                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             40966                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             30541                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71507                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            40966                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            30541                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71507                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.930821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930821                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.548113                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.548113                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.847220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847220                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.548113                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.869814                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.685513                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.548113                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.869814                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.685513                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91659.312768                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91659.312768                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96508.617618                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96508.617618                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99727.941955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99727.941955                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96508.617618                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 97394.372294                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96988.637059                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96508.617618                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 97394.372294                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96988.637059                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                11411                       # number of writebacks
system.l2.writebacks::total                     11411                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        10797                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10797                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7683                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        22454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        22454                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18882                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          22454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          26565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49019                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         22454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         26565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49019                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          465                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          465                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1075                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1075                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    627388500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    627388500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1942464500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1942464500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1694243000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1694243000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1942464500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2321631500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4264096000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1942464500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2321631500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4264096000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129034500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129034500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129034500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129034500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.930821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.548113                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.548113                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.847220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847220                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.548113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.869814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.685513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.548113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.869814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.685513                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81659.312768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81659.312768                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86508.617618                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86508.617618                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89727.941955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89727.941955                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86508.617618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 87394.372294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86988.637059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86508.617618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 87394.372294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86988.637059                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211531.967213                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211531.967213                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120032.093023                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120032.093023                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        110986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        56344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              41973                       # Transaction distribution
system.membus.trans_dist::WriteReq                465                       # Transaction distribution
system.membus.trans_dist::WriteResp               465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17075                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37567                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7683                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7683                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41363                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       146989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       149139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 160521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1743                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7735040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7736783                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8461775                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             55785                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000502                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022398                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   55757     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               55785                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1784500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           249742681                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256765                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          463176250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       143012                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        71511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          293                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          24419                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        24277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          142                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             63890                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               465                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        40963                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67736                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8254                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         40966                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22314                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       122895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                216697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10486912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5688143                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16175055                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           62518                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1464064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135074                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 110361     81.70%     81.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24571     18.19%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    142      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135074                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          181916000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            75735                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102415000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77195500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   7739331000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
