Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct 11 13:50:52 2025
| Host         : LAPTOP-TSMU9UUL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CLK_100MHz (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clk_div_inst/out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   85          inf        0.000                      0                   85           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_COUNT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.116ns (53.556%)  route 3.570ns (46.444%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  counter_inst/cnt_reg_reg[3]/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/cnt_reg_reg[3]/Q
                         net (fo=3, routed)           3.570     3.989    LED_COUNT_OBUF[3]
    T22                  OBUF (Prop_obuf_I_O)         3.697     7.686 r  LED_COUNT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.686    LED_COUNT[3]
    T22                                                               r  LED_COUNT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_COUNT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 3.986ns (52.898%)  route 3.549ns (47.102%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  counter_inst/cnt_reg_reg[0]/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/cnt_reg_reg[0]/Q
                         net (fo=6, routed)           3.549     4.005    LED_COUNT_OBUF[0]
    U21                  OBUF (Prop_obuf_I_O)         3.530     7.535 r  LED_COUNT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.535    LED_COUNT[0]
    U21                                                               r  LED_COUNT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_COUNT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 3.970ns (52.712%)  route 3.561ns (47.288%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  counter_inst/cnt_reg_reg[2]/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/cnt_reg_reg[2]/Q
                         net (fo=4, routed)           3.561     4.017    LED_COUNT_OBUF[2]
    T21                  OBUF (Prop_obuf_I_O)         3.514     7.531 r  LED_COUNT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.531    LED_COUNT[2]
    T21                                                               r  LED_COUNT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_COUNT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 3.987ns (55.359%)  route 3.215ns (44.641%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDCE                         0.000     0.000 r  counter_inst/cnt_reg_reg[1]/C
    SLICE_X113Y102       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/cnt_reg_reg[1]/Q
                         net (fo=5, routed)           3.215     3.671    LED_COUNT_OBUF[1]
    U22                  OBUF (Prop_obuf_I_O)         3.531     7.202 r  LED_COUNT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.202    LED_COUNT[1]
    U22                                                               r  LED_COUNT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/over_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_OVER
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 3.987ns (55.569%)  route 3.188ns (44.431%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE                         0.000     0.000 r  counter_inst/over_reg_reg/C
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/over_reg_reg/Q
                         net (fo=1, routed)           3.188     3.644    LED_OVER_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531     7.175 r  LED_OVER_OBUF_inst/O
                         net (fo=0)                   0.000     7.175    LED_OVER
    W22                                                               r  LED_OVER (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 0.828ns (17.777%)  route 3.830ns (82.223%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[6]/C
    SLICE_X113Y98        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clk_div_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           1.138     1.594    clk_div_inst/cnt[6]
    SLICE_X113Y98        LUT4 (Prop_lut4_I3_O)        0.124     1.718 r  clk_div_inst/cnt[31]_i_10/O
                         net (fo=1, routed)           0.636     2.354    clk_div_inst/cnt[31]_i_10_n_0
    SLICE_X113Y97        LUT5 (Prop_lut5_I4_O)        0.124     2.478 r  clk_div_inst/cnt[31]_i_5/O
                         net (fo=32, routed)          2.055     4.534    clk_div_inst/cnt[31]_i_5_n_0
    SLICE_X113Y104       LUT5 (Prop_lut5_I2_O)        0.124     4.658 r  clk_div_inst/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     4.658    clk_div_inst/cnt_0[29]
    SLICE_X113Y104       FDCE                                         r  clk_div_inst/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 0.828ns (17.777%)  route 3.830ns (82.223%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[6]/C
    SLICE_X113Y98        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clk_div_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           1.138     1.594    clk_div_inst/cnt[6]
    SLICE_X113Y98        LUT4 (Prop_lut4_I3_O)        0.124     1.718 r  clk_div_inst/cnt[31]_i_10/O
                         net (fo=1, routed)           0.636     2.354    clk_div_inst/cnt[31]_i_10_n_0
    SLICE_X113Y97        LUT5 (Prop_lut5_I4_O)        0.124     2.478 r  clk_div_inst/cnt[31]_i_5/O
                         net (fo=32, routed)          2.055     4.534    clk_div_inst/cnt[31]_i_5_n_0
    SLICE_X113Y104       LUT5 (Prop_lut5_I2_O)        0.124     4.658 r  clk_div_inst/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     4.658    clk_div_inst/cnt_0[31]
    SLICE_X113Y104       FDCE                                         r  clk_div_inst/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.657ns  (logic 0.828ns (17.781%)  route 3.829ns (82.219%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[6]/C
    SLICE_X113Y98        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clk_div_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           1.138     1.594    clk_div_inst/cnt[6]
    SLICE_X113Y98        LUT4 (Prop_lut4_I3_O)        0.124     1.718 r  clk_div_inst/cnt[31]_i_10/O
                         net (fo=1, routed)           0.636     2.354    clk_div_inst/cnt[31]_i_10_n_0
    SLICE_X113Y97        LUT5 (Prop_lut5_I4_O)        0.124     2.478 r  clk_div_inst/cnt[31]_i_5/O
                         net (fo=32, routed)          2.054     4.533    clk_div_inst/cnt[31]_i_5_n_0
    SLICE_X113Y104       LUT5 (Prop_lut5_I2_O)        0.124     4.657 r  clk_div_inst/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     4.657    clk_div_inst/cnt_0[30]
    SLICE_X113Y104       FDCE                                         r  clk_div_inst/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_DATA[1]
                            (input port)
  Destination:            counter_inst/cnt_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.593ns  (logic 1.578ns (34.363%)  route 3.015ns (65.637%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW_DATA[1] (IN)
                         net (fo=0)                   0.000     0.000    SW_DATA[1]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  SW_DATA_IBUF[1]_inst/O
                         net (fo=1, routed)           3.015     4.469    counter_inst/SW_DATA_IBUF[1]
    SLICE_X113Y102       LUT5 (Prop_lut5_I0_O)        0.124     4.593 r  counter_inst/cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.593    counter_inst/cnt_reg[1]_i_1_n_0
    SLICE_X113Y102       FDCE                                         r  counter_inst/cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.511ns  (logic 0.828ns (18.357%)  route 3.683ns (81.643%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y98        FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[6]/C
    SLICE_X113Y98        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  clk_div_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           1.138     1.594    clk_div_inst/cnt[6]
    SLICE_X113Y98        LUT4 (Prop_lut4_I3_O)        0.124     1.718 r  clk_div_inst/cnt[31]_i_10/O
                         net (fo=1, routed)           0.636     2.354    clk_div_inst/cnt[31]_i_10_n_0
    SLICE_X113Y97        LUT5 (Prop_lut5_I4_O)        0.124     2.478 r  clk_div_inst/cnt[31]_i_5/O
                         net (fo=32, routed)          1.908     4.387    clk_div_inst/cnt[31]_i_5_n_0
    SLICE_X113Y103       LUT5 (Prop_lut5_I2_O)        0.124     4.511 r  clk_div_inst/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     4.511    clk_div_inst/cnt_0[25]
    SLICE_X113Y103       FDCE                                         r  clk_div_inst/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE                         0.000     0.000 r  clk_div_inst/out_reg_reg/C
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_inst/out_reg_reg/Q
                         net (fo=6, routed)           0.182     0.323    clk_div_inst/CLK
    SLICE_X111Y100       LUT5 (Prop_lut5_I4_O)        0.045     0.368 r  clk_div_inst/out_reg_i_1/O
                         net (fo=1, routed)           0.000     0.368    clk_div_inst/out_reg_i_1_n_0
    SLICE_X111Y100       FDCE                                         r  clk_div_inst/out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/cnt_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  counter_inst/cnt_reg_reg[0]/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/cnt_reg_reg[0]/Q
                         net (fo=6, routed)           0.183     0.324    counter_inst/Q[0]
    SLICE_X113Y100       LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  counter_inst/cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.369    counter_inst/cnt_reg[0]_i_1_n_0
    SLICE_X113Y100       FDCE                                         r  counter_inst/cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/cnt_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y102       FDCE                         0.000     0.000 r  counter_inst/cnt_reg_reg[1]/C
    SLICE_X113Y102       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/cnt_reg_reg[1]/Q
                         net (fo=5, routed)           0.183     0.324    counter_inst/Q[1]
    SLICE_X113Y102       LUT5 (Prop_lut5_I4_O)        0.045     0.369 r  counter_inst/cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    counter_inst/cnt_reg[1]_i_1_n_0
    SLICE_X113Y102       FDCE                                         r  counter_inst/cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[0]/C
    SLICE_X111Y97        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_inst/cnt_reg[0]/Q
                         net (fo=3, routed)           0.231     0.372    clk_div_inst/cnt[0]
    SLICE_X111Y97        LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  clk_div_inst/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    clk_div_inst/cnt_0[0]
    SLICE_X111Y97        FDCE                                         r  clk_div_inst/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/cnt_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.219%)  route 0.244ns (56.781%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE                         0.000     0.000 r  counter_inst/cnt_reg_reg[2]/C
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/cnt_reg_reg[2]/Q
                         net (fo=4, routed)           0.244     0.385    counter_inst/Q[2]
    SLICE_X113Y100       LUT6 (Prop_lut6_I5_O)        0.045     0.430 r  counter_inst/cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.430    counter_inst/cnt_reg[2]_i_1_n_0
    SLICE_X113Y100       FDCE                                         r  counter_inst/cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.231ns (50.879%)  route 0.223ns (49.121%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[2]/C
    SLICE_X111Y97        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.107     0.248    clk_div_inst/cnt[2]
    SLICE_X113Y97        LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  clk_div_inst/cnt[31]_i_5/O
                         net (fo=32, routed)          0.116     0.409    clk_div_inst/cnt[31]_i_5_n_0
    SLICE_X113Y97        LUT5 (Prop_lut5_I2_O)        0.045     0.454 r  clk_div_inst/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.454    clk_div_inst/cnt_0[4]
    SLICE_X113Y97        FDCE                                         r  clk_div_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.231ns (49.350%)  route 0.237ns (50.650%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[26]/C
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div_inst/cnt_reg[26]/Q
                         net (fo=2, routed)           0.107     0.248    clk_div_inst/cnt[26]
    SLICE_X113Y103       LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  clk_div_inst/cnt[31]_i_4/O
                         net (fo=32, routed)          0.130     0.423    clk_div_inst/cnt[31]_i_4_n_0
    SLICE_X113Y103       LUT5 (Prop_lut5_I1_O)        0.045     0.468 r  clk_div_inst/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     0.468    clk_div_inst/cnt_0[28]
    SLICE_X113Y103       FDCE                                         r  clk_div_inst/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.231ns (47.133%)  route 0.259ns (52.867%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[18]/C
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_inst/cnt_reg[18]/Q
                         net (fo=2, routed)           0.107     0.248    clk_div_inst/cnt[18]
    SLICE_X113Y101       LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  clk_div_inst/cnt[31]_i_3/O
                         net (fo=32, routed)          0.152     0.445    clk_div_inst/cnt[31]_i_3_n_0
    SLICE_X113Y101       LUT5 (Prop_lut5_I0_O)        0.045     0.490 r  clk_div_inst/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     0.490    clk_div_inst/cnt_0[19]
    SLICE_X113Y101       FDCE                                         r  clk_div_inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.231ns (43.760%)  route 0.297ns (56.240%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[11]/C
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_inst/cnt_reg[11]/Q
                         net (fo=2, routed)           0.145     0.286    clk_div_inst/cnt[11]
    SLICE_X113Y99        LUT5 (Prop_lut5_I1_O)        0.045     0.331 r  clk_div_inst/cnt[31]_i_6/O
                         net (fo=32, routed)          0.152     0.483    clk_div_inst/cnt[31]_i_6_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I3_O)        0.045     0.528 r  clk_div_inst/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.528    clk_div_inst/cnt_0[9]
    SLICE_X113Y99        FDCE                                         r  clk_div_inst/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div_inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div_inst/cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.231ns (43.435%)  route 0.301ns (56.565%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y101       FDCE                         0.000     0.000 r  clk_div_inst/cnt_reg[18]/C
    SLICE_X111Y101       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div_inst/cnt_reg[18]/Q
                         net (fo=2, routed)           0.107     0.248    clk_div_inst/cnt[18]
    SLICE_X113Y101       LUT5 (Prop_lut5_I0_O)        0.045     0.293 r  clk_div_inst/cnt[31]_i_3/O
                         net (fo=32, routed)          0.194     0.487    clk_div_inst/cnt[31]_i_3_n_0
    SLICE_X111Y102       LUT5 (Prop_lut5_I0_O)        0.045     0.532 r  clk_div_inst/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     0.532    clk_div_inst/cnt_0[21]
    SLICE_X111Y102       FDCE                                         r  clk_div_inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------





